// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition"

// DATE "06/29/2017 10:03:51"

// 
// Device: Altera 5CGXFC7C7F23C8 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module proyecto2 (
	Mclk,
	nReset,
	Data_Available,
	BUS_IN,
	Read_RQ,
	BUS_OUT,
	SPI_clk,
	SPI_CS,
	SPI_MOSI,
	SPI_MISO,
	Address,
	rst_clk);
input 	Mclk;
input 	nReset;
input 	Data_Available;
input 	[7:0] BUS_IN;
input 	Read_RQ;
output 	[119:0] BUS_OUT;
output 	SPI_clk;
output 	SPI_CS;
output 	SPI_MOSI;
input 	SPI_MISO;
input 	[6:0] Address;
input 	rst_clk;

// Design Ports Information
// BUS_OUT[0]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[1]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[2]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[3]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[4]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[5]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[6]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[7]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[8]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[9]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[10]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[11]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[12]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[13]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[14]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[15]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[16]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[17]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[18]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[19]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[20]	=>  Location: PIN_E20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[21]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[22]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[23]	=>  Location: PIN_V19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[24]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[25]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[26]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[27]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[28]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[29]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[30]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[31]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[32]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[33]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[34]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[35]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[36]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[37]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[38]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[39]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[40]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[41]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[42]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[43]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[44]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[45]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[46]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[47]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[48]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[49]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[50]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[51]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[52]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[53]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[54]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[55]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[56]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[57]	=>  Location: PIN_H18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[58]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[59]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[60]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[61]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[62]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[63]	=>  Location: PIN_K20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[64]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[65]	=>  Location: PIN_P17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[66]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[67]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[68]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[69]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[70]	=>  Location: PIN_P19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[71]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[72]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[73]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[74]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[75]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[76]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[77]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[78]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[79]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[80]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[81]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[82]	=>  Location: PIN_H20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[83]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[84]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[85]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[86]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[87]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[88]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[89]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[90]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[91]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[92]	=>  Location: PIN_L17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[93]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[94]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[95]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[96]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[97]	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[98]	=>  Location: PIN_L19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[99]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[100]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[101]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[102]	=>  Location: PIN_J21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[103]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[104]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[105]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[106]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[107]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[108]	=>  Location: PIN_M18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[109]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[110]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[111]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[112]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[113]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[114]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[115]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[116]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[117]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[118]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[119]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SPI_clk	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SPI_CS	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SPI_MOSI	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nReset	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Mclk	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_RQ	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst_clk	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address[0]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SPI_MISO	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_Available	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address[1]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address[2]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_IN[0]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address[3]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_IN[1]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address[4]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_IN[2]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address[5]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_IN[3]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address[6]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_IN[4]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_IN[5]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_IN[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_IN[7]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama0~PORTBDATAOUT1 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama0~PORTBDATAOUT2 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama0~PORTBDATAOUT3 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama0~PORTBDATAOUT4 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama0~PORTBDATAOUT5 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama0~PORTBDATAOUT6 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama0~PORTBDATAOUT7 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama0~PORTBDATAOUT8 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama0~PORTBDATAOUT9 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama0~PORTBDATAOUT10 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama0~PORTBDATAOUT11 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama0~PORTBDATAOUT12 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama0~PORTBDATAOUT13 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama0~PORTBDATAOUT14 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama0~PORTBDATAOUT15 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama0~PORTBDATAOUT16 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama0~PORTBDATAOUT17 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama0~PORTBDATAOUT18 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama0~PORTBDATAOUT19 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama1~PORTBDATAOUT1 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama1~PORTBDATAOUT2 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama1~PORTBDATAOUT3 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama1~PORTBDATAOUT4 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama1~PORTBDATAOUT5 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama1~PORTBDATAOUT6 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama1~PORTBDATAOUT7 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama1~PORTBDATAOUT8 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama1~PORTBDATAOUT9 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama1~PORTBDATAOUT10 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama1~PORTBDATAOUT11 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama1~PORTBDATAOUT12 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama1~PORTBDATAOUT13 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama1~PORTBDATAOUT14 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama1~PORTBDATAOUT15 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama1~PORTBDATAOUT16 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama1~PORTBDATAOUT17 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama1~PORTBDATAOUT18 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama1~PORTBDATAOUT19 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama2~PORTBDATAOUT1 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama2~PORTBDATAOUT2 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama2~PORTBDATAOUT3 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama2~PORTBDATAOUT4 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama2~PORTBDATAOUT5 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama2~PORTBDATAOUT6 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama2~PORTBDATAOUT7 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama2~PORTBDATAOUT8 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama2~PORTBDATAOUT9 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama2~PORTBDATAOUT10 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama2~PORTBDATAOUT11 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama2~PORTBDATAOUT12 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama2~PORTBDATAOUT13 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama2~PORTBDATAOUT14 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama2~PORTBDATAOUT15 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama2~PORTBDATAOUT16 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama2~PORTBDATAOUT17 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama2~PORTBDATAOUT18 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama2~PORTBDATAOUT19 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama3~PORTBDATAOUT1 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama3~PORTBDATAOUT2 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama3~PORTBDATAOUT3 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama3~PORTBDATAOUT4 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama3~PORTBDATAOUT5 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama3~PORTBDATAOUT6 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama3~PORTBDATAOUT7 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama3~PORTBDATAOUT8 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama3~PORTBDATAOUT9 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama3~PORTBDATAOUT10 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama3~PORTBDATAOUT11 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama3~PORTBDATAOUT12 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama3~PORTBDATAOUT13 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama3~PORTBDATAOUT14 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama3~PORTBDATAOUT15 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama3~PORTBDATAOUT16 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama3~PORTBDATAOUT17 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama3~PORTBDATAOUT18 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama3~PORTBDATAOUT19 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama4~PORTBDATAOUT1 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama4~PORTBDATAOUT2 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama4~PORTBDATAOUT3 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama4~PORTBDATAOUT4 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama4~PORTBDATAOUT5 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama4~PORTBDATAOUT6 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama4~PORTBDATAOUT7 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama4~PORTBDATAOUT8 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama4~PORTBDATAOUT9 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama4~PORTBDATAOUT10 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama4~PORTBDATAOUT11 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama4~PORTBDATAOUT12 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama4~PORTBDATAOUT13 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama4~PORTBDATAOUT14 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama4~PORTBDATAOUT15 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama4~PORTBDATAOUT16 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama4~PORTBDATAOUT17 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama4~PORTBDATAOUT18 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama4~PORTBDATAOUT19 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama5~PORTBDATAOUT1 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama5~PORTBDATAOUT2 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama5~PORTBDATAOUT3 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama5~PORTBDATAOUT4 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama5~PORTBDATAOUT5 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama5~PORTBDATAOUT6 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama5~PORTBDATAOUT7 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama5~PORTBDATAOUT8 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama5~PORTBDATAOUT9 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama5~PORTBDATAOUT10 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama5~PORTBDATAOUT11 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama5~PORTBDATAOUT12 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama5~PORTBDATAOUT13 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama5~PORTBDATAOUT14 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama5~PORTBDATAOUT15 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama5~PORTBDATAOUT16 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama5~PORTBDATAOUT17 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama5~PORTBDATAOUT18 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama5~PORTBDATAOUT19 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama6~PORTBDATAOUT1 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama6~PORTBDATAOUT2 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama6~PORTBDATAOUT3 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama6~PORTBDATAOUT4 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama6~PORTBDATAOUT5 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama6~PORTBDATAOUT6 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama6~PORTBDATAOUT7 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama6~PORTBDATAOUT8 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama6~PORTBDATAOUT9 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama6~PORTBDATAOUT10 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama6~PORTBDATAOUT11 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama6~PORTBDATAOUT12 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama6~PORTBDATAOUT13 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama6~PORTBDATAOUT14 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama6~PORTBDATAOUT15 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama6~PORTBDATAOUT16 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama6~PORTBDATAOUT17 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama6~PORTBDATAOUT18 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama6~PORTBDATAOUT19 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama7~PORTBDATAOUT1 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama7~PORTBDATAOUT2 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama7~PORTBDATAOUT3 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama7~PORTBDATAOUT4 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama7~PORTBDATAOUT5 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama7~PORTBDATAOUT6 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama7~PORTBDATAOUT7 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama7~PORTBDATAOUT8 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama7~PORTBDATAOUT9 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama7~PORTBDATAOUT10 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama7~PORTBDATAOUT11 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama7~PORTBDATAOUT12 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama7~PORTBDATAOUT13 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama7~PORTBDATAOUT14 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama7~PORTBDATAOUT15 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama7~PORTBDATAOUT16 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama7~PORTBDATAOUT17 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama7~PORTBDATAOUT18 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama7~PORTBDATAOUT19 ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \Mclk~input_o ;
wire \Mclk~inputCLKENA0_outclk ;
wire \nReset~input_o ;
wire \sclr~0_combout ;
wire \sclr~q ;
wire \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout ;
wire \rst_clk~input_o ;
wire \U4|div_cont~3_combout ;
wire \U4|div_cont~2_combout ;
wire \U4|div_cont~0_combout ;
wire \U4|div_cont~1_combout ;
wire \U4|csi_clk~0_combout ;
wire \U4|csi_clk~feeder_combout ;
wire \U4|csi_clk~q ;
wire \Read_RQ~input_o ;
wire \U2|Selector17~0_combout ;
wire \U2|Selector2~0_combout ;
wire \U2|Selector23~0_combout ;
wire \U2|Selector22~0_combout ;
wire \U2|Selector21~0_combout ;
wire \U2|Equal3~0_combout ;
wire \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout ;
wire \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout ;
wire \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ;
wire \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ;
wire \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout ;
wire \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ;
wire \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout ;
wire \Data_Available~input_o ;
wire \U0|old_data~q ;
wire \U0|always0~0_combout ;
wire \U0|fifo_wrreq~q ;
wire \U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ;
wire \U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ;
wire \U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ;
wire \U2|WideOr16~0_combout ;
wire \U2|Selector24~0_combout ;
wire \U2|Selector20~0_combout ;
wire \U2|Selector19~0_combout ;
wire \U2|Selector11~0_combout ;
wire \U2|Selector10~0_combout ;
wire \U2|fstate.F~q ;
wire \U2|Selector11~1_combout ;
wire \U2|fstate.G~q ;
wire \U2|Selector3~0_combout ;
wire \U2|Selector25~0_combout ;
wire \U2|reg_fstate.H~2_combout ;
wire \U2|Selector7~1_combout ;
wire \U2|reg_fstate.H~3_combout ;
wire \U2|fstate.H~q ;
wire \U2|WideOr16~combout ;
wire \U2|csa_changes_0[0]~0_combout ;
wire \U2|csa_changes_0[0]~1_combout ;
wire \U2|Selector18~0_combout ;
wire \U2|reg_fstate~0_combout ;
wire \U2|Selector14~0_combout ;
wire \U2|fstate.K~q ;
wire \U2|Selector13~0_combout ;
wire \U2|reg_fstate.H~1_combout ;
wire \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ;
wire \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout ;
wire \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ;
wire \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout ;
wire \U8|Decoder0~0_combout ;
wire \U6|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ;
wire \U6|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ;
wire \U2|Selector4~0_combout ;
wire \U2|reg_fstate.IDLE~0_combout ;
wire \U2|fstate.IDLE~q ;
wire \U2|csa_old~0_combout ;
wire \U2|csa_old~combout ;
wire \U2|fifo_tx_read_rq~0_combout ;
wire \U2|Selector5~0_combout ;
wire \U2|fstate.A~q ;
wire \U2|Selector6~0_combout ;
wire \U2|fstate.B~q ;
wire \U2|Selector27~0_combout ;
wire \U2|Selector7~0_combout ;
wire \U2|Selector9~0_combout ;
wire \U2|fstate.E~q ;
wire \U2|Selector8~0_combout ;
wire \U2|always1~0_combout ;
wire \U2|Selector7~2_combout ;
wire \U2|fstate.C~q ;
wire \U2|Selector8~1_combout ;
wire \U2|fstate.D~q ;
wire \U2|fifo_tx_read_rq~2_combout ;
wire \U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout ;
wire \U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout ;
wire \U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ;
wire \U1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ;
wire \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout ;
wire \U1|scfifo_component|auto_generated|dffe_af~0_combout ;
wire \U2|fifo_tx_read_rq~1_combout ;
wire \U1|scfifo_component|auto_generated|dffe_af~1_combout ;
wire \U1|scfifo_component|auto_generated|dffe_af~q ;
wire \U2|Selector13~1_combout ;
wire \U2|fstate.J~q ;
wire \U2|WideOr17~0_combout ;
wire \U2|csa_changes_1[3]~0_combout ;
wire \U2|Selector26~0_combout ;
wire \U2|reg_fstate.H~0_combout ;
wire \U6|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ;
wire \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout ;
wire \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ;
wire \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout ;
wire \U6|scfifo_component|auto_generated|dffe_af~1_combout ;
wire \U6|scfifo_component|auto_generated|dffe_af~0_combout ;
wire \U6|scfifo_component|auto_generated|dffe_af~2_combout ;
wire \U6|scfifo_component|auto_generated|dffe_af~q ;
wire \U2|Selector12~0_combout ;
wire \U2|fstate.I~q ;
wire \U6|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout ;
wire \U6|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout ;
wire \U6|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout ;
wire \U6|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ;
wire \U6|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ;
wire \U6|scfifo_component|auto_generated|dpfifo|_~0_combout ;
wire \SPI_MISO~input_o ;
wire \U7|data_out[2]~0_combout ;
wire \U6|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ;
wire \U6|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ;
wire \U6|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \U6|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ;
wire \U6|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \U6|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ;
wire \U6|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \U6|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ;
wire \U6|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout ;
wire \U6|scfifo_component|auto_generated|dpfifo|_~1_combout ;
wire \U6|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ;
wire \U6|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout ;
wire \U6|scfifo_component|auto_generated|dpfifo|_~2_combout ;
wire \U6|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ;
wire \U6|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout ;
wire \U6|scfifo_component|auto_generated|dpfifo|_~3_combout ;
wire \U6|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ;
wire \U6|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout ;
wire \U6|scfifo_component|auto_generated|dpfifo|_~4_combout ;
wire \U8|bus_out[6]~0_combout ;
wire \U8|bus_out[2]~feeder_combout ;
wire \U8|bus_out[4]~feeder_combout ;
wire \U8|bus_out[5]~feeder_combout ;
wire \U8|bus_out[6]~feeder_combout ;
wire \U8|bus_out[7]~feeder_combout ;
wire \U8|bus_out[8]~1_combout ;
wire \U8|bus_out[9]~feeder_combout ;
wire \U8|bus_out[11]~feeder_combout ;
wire \U8|bus_out[12]~feeder_combout ;
wire \U8|bus_out[14]~feeder_combout ;
wire \U8|bus_out[16]~2_combout ;
wire \U8|bus_out[17]~feeder_combout ;
wire \U8|bus_out[18]~feeder_combout ;
wire \U8|bus_out[19]~feeder_combout ;
wire \U8|bus_out[20]~feeder_combout ;
wire \U8|bus_out[22]~feeder_combout ;
wire \U8|bus_out[30]~3_combout ;
wire \U8|bus_out[26]~feeder_combout ;
wire \U8|bus_out[27]~feeder_combout ;
wire \U8|bus_out[28]~feeder_combout ;
wire \U8|bus_out[30]~feeder_combout ;
wire \U8|bus_out[36]~4_combout ;
wire \U8|bus_out[34]~feeder_combout ;
wire \U8|bus_out[35]~feeder_combout ;
wire \U8|bus_out[36]~feeder_combout ;
wire \U8|bus_out[37]~feeder_combout ;
wire \U8|bus_out[38]~feeder_combout ;
wire \U8|bus_out[40]~5_combout ;
wire \U8|bus_out[41]~feeder_combout ;
wire \U8|bus_out[42]~feeder_combout ;
wire \U8|bus_out[43]~feeder_combout ;
wire \U8|bus_out[46]~feeder_combout ;
wire \U8|bus_out[47]~feeder_combout ;
wire \U8|bus_out[52]~6_combout ;
wire \U8|bus_out[49]~feeder_combout ;
wire \U8|bus_out[51]~feeder_combout ;
wire \U8|bus_out[54]~feeder_combout ;
wire \U8|bus_out[63]~7_combout ;
wire \U8|bus_out[57]~feeder_combout ;
wire \U8|bus_out[60]~feeder_combout ;
wire \U8|bus_out[61]~feeder_combout ;
wire \U8|bus_out[62]~feeder_combout ;
wire \U8|bus_out[63]~feeder_combout ;
wire \U8|bus_out[64]~feeder_combout ;
wire \U8|bus_out[66]~8_combout ;
wire \U8|bus_out[65]~feeder_combout ;
wire \U8|bus_out[67]~feeder_combout ;
wire \U8|bus_out[69]~feeder_combout ;
wire \U8|bus_out[70]~feeder_combout ;
wire \U8|bus_out[76]~9_combout ;
wire \U8|bus_out[73]~feeder_combout ;
wire \U8|bus_out[75]~feeder_combout ;
wire \U8|bus_out[77]~feeder_combout ;
wire \U8|bus_out[78]~feeder_combout ;
wire \U8|bus_out[85]~10_combout ;
wire \U8|bus_out[83]~feeder_combout ;
wire \U8|bus_out[84]~feeder_combout ;
wire \U8|bus_out[86]~feeder_combout ;
wire \U8|bus_out[88]~11_combout ;
wire \U8|bus_out[89]~feeder_combout ;
wire \U8|bus_out[91]~feeder_combout ;
wire \U8|bus_out[92]~feeder_combout ;
wire \U8|bus_out[93]~feeder_combout ;
wire \U8|bus_out[94]~feeder_combout ;
wire \U8|bus_out[98]~12_combout ;
wire \U8|bus_out[97]~feeder_combout ;
wire \U8|bus_out[98]~feeder_combout ;
wire \U8|bus_out[100]~feeder_combout ;
wire \U8|bus_out[101]~feeder_combout ;
wire \U8|bus_out[102]~feeder_combout ;
wire \U8|bus_out[103]~feeder_combout ;
wire \U8|bus_out[104]~feeder_combout ;
wire \U8|bus_out[106]~13_combout ;
wire \U8|bus_out[105]~feeder_combout ;
wire \U8|bus_out[106]~feeder_combout ;
wire \U8|bus_out[108]~feeder_combout ;
wire \U8|bus_out[109]~feeder_combout ;
wire \U8|bus_out[113]~14_combout ;
wire \U8|bus_out[114]~feeder_combout ;
wire \U8|bus_out[116]~feeder_combout ;
wire \U8|bus_out[117]~feeder_combout ;
wire \U8|bus_out[118]~feeder_combout ;
wire \U8|bus_out[119]~feeder_combout ;
wire \SPI_clk~1_combout ;
wire \U2|CS~0_combout ;
wire \U2|WideOr16~1_combout ;
wire \Address[1]~input_o ;
wire \read_write_addr~q ;
wire \U2|data_sel~0_combout ;
wire \BUS_IN[7]~input_o ;
wire \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ;
wire \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ;
wire \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ;
wire \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ;
wire \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ;
wire \U1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout ;
wire \U1|scfifo_component|auto_generated|dpfifo|_~1_combout ;
wire \U1|scfifo_component|auto_generated|dpfifo|_~0_combout ;
wire \U1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ;
wire \U1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout ;
wire \U1|scfifo_component|auto_generated|dpfifo|_~2_combout ;
wire \U1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ;
wire \U1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout ;
wire \U1|scfifo_component|auto_generated|dpfifo|_~3_combout ;
wire \U1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ;
wire \U1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout ;
wire \U1|scfifo_component|auto_generated|dpfifo|_~4_combout ;
wire \U3|current_data~7_combout ;
wire \Address[6]~input_o ;
wire \BUS_IN[6]~input_o ;
wire \U0|data_tmp[6]~feeder_combout ;
wire \U3|current_data~6_combout ;
wire \Address[5]~input_o ;
wire \BUS_IN[5]~input_o ;
wire \U0|data_tmp[5]~feeder_combout ;
wire \U3|current_data~5_combout ;
wire \Address[4]~input_o ;
wire \BUS_IN[4]~input_o ;
wire \U0|data_tmp[4]~feeder_combout ;
wire \U3|current_data~4_combout ;
wire \Address[3]~input_o ;
wire \BUS_IN[3]~input_o ;
wire \U0|data_tmp[3]~feeder_combout ;
wire \U3|current_data~3_combout ;
wire \Address[2]~input_o ;
wire \BUS_IN[2]~input_o ;
wire \U3|current_data~2_combout ;
wire \BUS_IN[1]~input_o ;
wire \U3|current_data~1_combout ;
wire \Address[0]~input_o ;
wire \BUS_IN[0]~input_o ;
wire \U3|current_data~0_combout ;
wire \U3|data_out~q ;
wire [119:0] \U8|bus_out ;
wire [3:0] \U6|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit ;
wire [7:0] \U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b ;
wire [3:0] \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [3:0] \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit ;
wire [7:0] \U7|data_out ;
wire [3:0] \U6|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [3:0] \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit ;
wire [7:0] \U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire ;
wire [3:0] \U1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit ;
wire [7:0] \U3|current_data ;
wire [3:0] \U4|div_cont ;
wire [7:0] \U0|data_tmp ;
wire [3:0] \U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg ;
wire [3:0] \U2|csa_changes_0 ;
wire [3:0] \U2|csa_changes_1 ;
wire [3:0] \U2|byte_sends ;

wire [39:0] \U6|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama0_PORTBDATAOUT_bus ;
wire [0:0] \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama1_PORTBDATAOUT_bus ;
wire [0:0] \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama2_PORTBDATAOUT_bus ;
wire [0:0] \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama3_PORTBDATAOUT_bus ;
wire [0:0] \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama4_PORTBDATAOUT_bus ;
wire [0:0] \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama5_PORTBDATAOUT_bus ;
wire [0:0] \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama6_PORTBDATAOUT_bus ;
wire [0:0] \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama7_PORTBDATAOUT_bus ;

assign \U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] = \U6|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] = \U6|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] = \U6|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] = \U6|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] = \U6|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [4];
assign \U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] = \U6|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [5];
assign \U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] = \U6|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [6];
assign \U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] = \U6|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [7];

assign \U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire [0] = \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama0_PORTBDATAOUT_bus [0];

assign \U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire [1] = \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama1_PORTBDATAOUT_bus [0];

assign \U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire [2] = \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama2_PORTBDATAOUT_bus [0];

assign \U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire [3] = \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama3_PORTBDATAOUT_bus [0];

assign \U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire [4] = \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama4_PORTBDATAOUT_bus [0];

assign \U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire [5] = \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama5_PORTBDATAOUT_bus [0];

assign \U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire [6] = \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama6_PORTBDATAOUT_bus [0];

assign \U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire [7] = \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama7_PORTBDATAOUT_bus [0];

// Location: IOOBUF_X89_Y38_N22
cyclonev_io_obuf \BUS_OUT[0]~output (
	.i(\U8|bus_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[0]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[0]~output .bus_hold = "false";
defparam \BUS_OUT[0]~output .open_drain_output = "false";
defparam \BUS_OUT[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \BUS_OUT[1]~output (
	.i(\U8|bus_out [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[1]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[1]~output .bus_hold = "false";
defparam \BUS_OUT[1]~output .open_drain_output = "false";
defparam \BUS_OUT[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \BUS_OUT[2]~output (
	.i(\U8|bus_out [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[2]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[2]~output .bus_hold = "false";
defparam \BUS_OUT[2]~output .open_drain_output = "false";
defparam \BUS_OUT[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y81_N2
cyclonev_io_obuf \BUS_OUT[3]~output (
	.i(\U8|bus_out [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[3]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[3]~output .bus_hold = "false";
defparam \BUS_OUT[3]~output .open_drain_output = "false";
defparam \BUS_OUT[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \BUS_OUT[4]~output (
	.i(\U8|bus_out [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[4]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[4]~output .bus_hold = "false";
defparam \BUS_OUT[4]~output .open_drain_output = "false";
defparam \BUS_OUT[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \BUS_OUT[5]~output (
	.i(\U8|bus_out [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[5]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[5]~output .bus_hold = "false";
defparam \BUS_OUT[5]~output .open_drain_output = "false";
defparam \BUS_OUT[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \BUS_OUT[6]~output (
	.i(\U8|bus_out [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[6]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[6]~output .bus_hold = "false";
defparam \BUS_OUT[6]~output .open_drain_output = "false";
defparam \BUS_OUT[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y81_N37
cyclonev_io_obuf \BUS_OUT[7]~output (
	.i(\U8|bus_out [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[7]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[7]~output .bus_hold = "false";
defparam \BUS_OUT[7]~output .open_drain_output = "false";
defparam \BUS_OUT[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y81_N19
cyclonev_io_obuf \BUS_OUT[8]~output (
	.i(\U8|bus_out [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[8]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[8]~output .bus_hold = "false";
defparam \BUS_OUT[8]~output .open_drain_output = "false";
defparam \BUS_OUT[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
cyclonev_io_obuf \BUS_OUT[9]~output (
	.i(\U8|bus_out [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[9]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[9]~output .bus_hold = "false";
defparam \BUS_OUT[9]~output .open_drain_output = "false";
defparam \BUS_OUT[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y81_N93
cyclonev_io_obuf \BUS_OUT[10]~output (
	.i(\U8|bus_out [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[10]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[10]~output .bus_hold = "false";
defparam \BUS_OUT[10]~output .open_drain_output = "false";
defparam \BUS_OUT[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N53
cyclonev_io_obuf \BUS_OUT[11]~output (
	.i(\U8|bus_out [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[11]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[11]~output .bus_hold = "false";
defparam \BUS_OUT[11]~output .open_drain_output = "false";
defparam \BUS_OUT[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N93
cyclonev_io_obuf \BUS_OUT[12]~output (
	.i(\U8|bus_out [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[12]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[12]~output .bus_hold = "false";
defparam \BUS_OUT[12]~output .open_drain_output = "false";
defparam \BUS_OUT[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N53
cyclonev_io_obuf \BUS_OUT[13]~output (
	.i(\U8|bus_out [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[13]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[13]~output .bus_hold = "false";
defparam \BUS_OUT[13]~output .open_drain_output = "false";
defparam \BUS_OUT[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \BUS_OUT[14]~output (
	.i(\U8|bus_out [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[14]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[14]~output .bus_hold = "false";
defparam \BUS_OUT[14]~output .open_drain_output = "false";
defparam \BUS_OUT[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cyclonev_io_obuf \BUS_OUT[15]~output (
	.i(\U8|bus_out [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[15]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[15]~output .bus_hold = "false";
defparam \BUS_OUT[15]~output .open_drain_output = "false";
defparam \BUS_OUT[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \BUS_OUT[16]~output (
	.i(\U8|bus_out [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[16]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[16]~output .bus_hold = "false";
defparam \BUS_OUT[16]~output .open_drain_output = "false";
defparam \BUS_OUT[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N93
cyclonev_io_obuf \BUS_OUT[17]~output (
	.i(\U8|bus_out [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[17]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[17]~output .bus_hold = "false";
defparam \BUS_OUT[17]~output .open_drain_output = "false";
defparam \BUS_OUT[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \BUS_OUT[18]~output (
	.i(\U8|bus_out [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[18]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[18]~output .bus_hold = "false";
defparam \BUS_OUT[18]~output .open_drain_output = "false";
defparam \BUS_OUT[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N19
cyclonev_io_obuf \BUS_OUT[19]~output (
	.i(\U8|bus_out [19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[19]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[19]~output .bus_hold = "false";
defparam \BUS_OUT[19]~output .open_drain_output = "false";
defparam \BUS_OUT[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y81_N36
cyclonev_io_obuf \BUS_OUT[20]~output (
	.i(\U8|bus_out [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[20]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[20]~output .bus_hold = "false";
defparam \BUS_OUT[20]~output .open_drain_output = "false";
defparam \BUS_OUT[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y81_N19
cyclonev_io_obuf \BUS_OUT[21]~output (
	.i(\U8|bus_out [21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[21]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[21]~output .bus_hold = "false";
defparam \BUS_OUT[21]~output .open_drain_output = "false";
defparam \BUS_OUT[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y81_N36
cyclonev_io_obuf \BUS_OUT[22]~output (
	.i(\U8|bus_out [22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[22]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[22]~output .bus_hold = "false";
defparam \BUS_OUT[22]~output .open_drain_output = "false";
defparam \BUS_OUT[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \BUS_OUT[23]~output (
	.i(\U8|bus_out [23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[23]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[23]~output .bus_hold = "false";
defparam \BUS_OUT[23]~output .open_drain_output = "false";
defparam \BUS_OUT[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \BUS_OUT[24]~output (
	.i(\U8|bus_out [24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[24]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[24]~output .bus_hold = "false";
defparam \BUS_OUT[24]~output .open_drain_output = "false";
defparam \BUS_OUT[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y81_N19
cyclonev_io_obuf \BUS_OUT[25]~output (
	.i(\U8|bus_out [25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[25]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[25]~output .bus_hold = "false";
defparam \BUS_OUT[25]~output .open_drain_output = "false";
defparam \BUS_OUT[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y81_N76
cyclonev_io_obuf \BUS_OUT[26]~output (
	.i(\U8|bus_out [26]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[26]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[26]~output .bus_hold = "false";
defparam \BUS_OUT[26]~output .open_drain_output = "false";
defparam \BUS_OUT[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y81_N53
cyclonev_io_obuf \BUS_OUT[27]~output (
	.i(\U8|bus_out [27]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[27]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[27]~output .bus_hold = "false";
defparam \BUS_OUT[27]~output .open_drain_output = "false";
defparam \BUS_OUT[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y81_N53
cyclonev_io_obuf \BUS_OUT[28]~output (
	.i(\U8|bus_out [28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[28]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[28]~output .bus_hold = "false";
defparam \BUS_OUT[28]~output .open_drain_output = "false";
defparam \BUS_OUT[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y81_N36
cyclonev_io_obuf \BUS_OUT[29]~output (
	.i(\U8|bus_out [29]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[29]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[29]~output .bus_hold = "false";
defparam \BUS_OUT[29]~output .open_drain_output = "false";
defparam \BUS_OUT[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \BUS_OUT[30]~output (
	.i(\U8|bus_out [30]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[30]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[30]~output .bus_hold = "false";
defparam \BUS_OUT[30]~output .open_drain_output = "false";
defparam \BUS_OUT[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y81_N53
cyclonev_io_obuf \BUS_OUT[31]~output (
	.i(\U8|bus_out [31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[31]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[31]~output .bus_hold = "false";
defparam \BUS_OUT[31]~output .open_drain_output = "false";
defparam \BUS_OUT[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \BUS_OUT[32]~output (
	.i(\U8|bus_out [32]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[32]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[32]~output .bus_hold = "false";
defparam \BUS_OUT[32]~output .open_drain_output = "false";
defparam \BUS_OUT[32]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \BUS_OUT[33]~output (
	.i(\U8|bus_out [33]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[33]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[33]~output .bus_hold = "false";
defparam \BUS_OUT[33]~output .open_drain_output = "false";
defparam \BUS_OUT[33]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y81_N2
cyclonev_io_obuf \BUS_OUT[34]~output (
	.i(\U8|bus_out [34]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[34]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[34]~output .bus_hold = "false";
defparam \BUS_OUT[34]~output .open_drain_output = "false";
defparam \BUS_OUT[34]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y81_N19
cyclonev_io_obuf \BUS_OUT[35]~output (
	.i(\U8|bus_out [35]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[35]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[35]~output .bus_hold = "false";
defparam \BUS_OUT[35]~output .open_drain_output = "false";
defparam \BUS_OUT[35]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y81_N2
cyclonev_io_obuf \BUS_OUT[36]~output (
	.i(\U8|bus_out [36]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[36]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[36]~output .bus_hold = "false";
defparam \BUS_OUT[36]~output .open_drain_output = "false";
defparam \BUS_OUT[36]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y81_N53
cyclonev_io_obuf \BUS_OUT[37]~output (
	.i(\U8|bus_out [37]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[37]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[37]~output .bus_hold = "false";
defparam \BUS_OUT[37]~output .open_drain_output = "false";
defparam \BUS_OUT[37]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \BUS_OUT[38]~output (
	.i(\U8|bus_out [38]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[38]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[38]~output .bus_hold = "false";
defparam \BUS_OUT[38]~output .open_drain_output = "false";
defparam \BUS_OUT[38]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \BUS_OUT[39]~output (
	.i(\U8|bus_out [39]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[39]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[39]~output .bus_hold = "false";
defparam \BUS_OUT[39]~output .open_drain_output = "false";
defparam \BUS_OUT[39]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y81_N53
cyclonev_io_obuf \BUS_OUT[40]~output (
	.i(\U8|bus_out [40]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[40]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[40]~output .bus_hold = "false";
defparam \BUS_OUT[40]~output .open_drain_output = "false";
defparam \BUS_OUT[40]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y81_N53
cyclonev_io_obuf \BUS_OUT[41]~output (
	.i(\U8|bus_out [41]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[41]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[41]~output .bus_hold = "false";
defparam \BUS_OUT[41]~output .open_drain_output = "false";
defparam \BUS_OUT[41]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \BUS_OUT[42]~output (
	.i(\U8|bus_out [42]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[42]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[42]~output .bus_hold = "false";
defparam \BUS_OUT[42]~output .open_drain_output = "false";
defparam \BUS_OUT[42]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y81_N2
cyclonev_io_obuf \BUS_OUT[43]~output (
	.i(\U8|bus_out [43]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[43]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[43]~output .bus_hold = "false";
defparam \BUS_OUT[43]~output .open_drain_output = "false";
defparam \BUS_OUT[43]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y81_N2
cyclonev_io_obuf \BUS_OUT[44]~output (
	.i(\U8|bus_out [44]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[44]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[44]~output .bus_hold = "false";
defparam \BUS_OUT[44]~output .open_drain_output = "false";
defparam \BUS_OUT[44]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \BUS_OUT[45]~output (
	.i(\U8|bus_out [45]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[45]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[45]~output .bus_hold = "false";
defparam \BUS_OUT[45]~output .open_drain_output = "false";
defparam \BUS_OUT[45]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y81_N53
cyclonev_io_obuf \BUS_OUT[46]~output (
	.i(\U8|bus_out [46]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[46]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[46]~output .bus_hold = "false";
defparam \BUS_OUT[46]~output .open_drain_output = "false";
defparam \BUS_OUT[46]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y81_N76
cyclonev_io_obuf \BUS_OUT[47]~output (
	.i(\U8|bus_out [47]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[47]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[47]~output .bus_hold = "false";
defparam \BUS_OUT[47]~output .open_drain_output = "false";
defparam \BUS_OUT[47]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \BUS_OUT[48]~output (
	.i(\U8|bus_out [48]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[48]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[48]~output .bus_hold = "false";
defparam \BUS_OUT[48]~output .open_drain_output = "false";
defparam \BUS_OUT[48]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y81_N53
cyclonev_io_obuf \BUS_OUT[49]~output (
	.i(\U8|bus_out [49]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[49]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[49]~output .bus_hold = "false";
defparam \BUS_OUT[49]~output .open_drain_output = "false";
defparam \BUS_OUT[49]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \BUS_OUT[50]~output (
	.i(\U8|bus_out [50]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[50]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[50]~output .bus_hold = "false";
defparam \BUS_OUT[50]~output .open_drain_output = "false";
defparam \BUS_OUT[50]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y81_N36
cyclonev_io_obuf \BUS_OUT[51]~output (
	.i(\U8|bus_out [51]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[51]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[51]~output .bus_hold = "false";
defparam \BUS_OUT[51]~output .open_drain_output = "false";
defparam \BUS_OUT[51]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \BUS_OUT[52]~output (
	.i(\U8|bus_out [52]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[52]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[52]~output .bus_hold = "false";
defparam \BUS_OUT[52]~output .open_drain_output = "false";
defparam \BUS_OUT[52]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y81_N59
cyclonev_io_obuf \BUS_OUT[53]~output (
	.i(\U8|bus_out [53]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[53]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[53]~output .bus_hold = "false";
defparam \BUS_OUT[53]~output .open_drain_output = "false";
defparam \BUS_OUT[53]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \BUS_OUT[54]~output (
	.i(\U8|bus_out [54]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[54]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[54]~output .bus_hold = "false";
defparam \BUS_OUT[54]~output .open_drain_output = "false";
defparam \BUS_OUT[54]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y81_N19
cyclonev_io_obuf \BUS_OUT[55]~output (
	.i(\U8|bus_out [55]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[55]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[55]~output .bus_hold = "false";
defparam \BUS_OUT[55]~output .open_drain_output = "false";
defparam \BUS_OUT[55]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \BUS_OUT[56]~output (
	.i(\U8|bus_out [56]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[56]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[56]~output .bus_hold = "false";
defparam \BUS_OUT[56]~output .open_drain_output = "false";
defparam \BUS_OUT[56]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y81_N19
cyclonev_io_obuf \BUS_OUT[57]~output (
	.i(\U8|bus_out [57]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[57]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[57]~output .bus_hold = "false";
defparam \BUS_OUT[57]~output .open_drain_output = "false";
defparam \BUS_OUT[57]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y81_N2
cyclonev_io_obuf \BUS_OUT[58]~output (
	.i(\U8|bus_out [58]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[58]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[58]~output .bus_hold = "false";
defparam \BUS_OUT[58]~output .open_drain_output = "false";
defparam \BUS_OUT[58]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y81_N42
cyclonev_io_obuf \BUS_OUT[59]~output (
	.i(\U8|bus_out [59]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[59]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[59]~output .bus_hold = "false";
defparam \BUS_OUT[59]~output .open_drain_output = "false";
defparam \BUS_OUT[59]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \BUS_OUT[60]~output (
	.i(\U8|bus_out [60]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[60]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[60]~output .bus_hold = "false";
defparam \BUS_OUT[60]~output .open_drain_output = "false";
defparam \BUS_OUT[60]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \BUS_OUT[61]~output (
	.i(\U8|bus_out [61]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[61]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[61]~output .bus_hold = "false";
defparam \BUS_OUT[61]~output .open_drain_output = "false";
defparam \BUS_OUT[61]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \BUS_OUT[62]~output (
	.i(\U8|bus_out [62]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[62]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[62]~output .bus_hold = "false";
defparam \BUS_OUT[62]~output .open_drain_output = "false";
defparam \BUS_OUT[62]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y81_N2
cyclonev_io_obuf \BUS_OUT[63]~output (
	.i(\U8|bus_out [63]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[63]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[63]~output .bus_hold = "false";
defparam \BUS_OUT[63]~output .open_drain_output = "false";
defparam \BUS_OUT[63]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y35_N79
cyclonev_io_obuf \BUS_OUT[64]~output (
	.i(\U8|bus_out [64]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[64]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[64]~output .bus_hold = "false";
defparam \BUS_OUT[64]~output .open_drain_output = "false";
defparam \BUS_OUT[64]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \BUS_OUT[65]~output (
	.i(\U8|bus_out [65]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[65]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[65]~output .bus_hold = "false";
defparam \BUS_OUT[65]~output .open_drain_output = "false";
defparam \BUS_OUT[65]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \BUS_OUT[66]~output (
	.i(\U8|bus_out [66]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[66]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[66]~output .bus_hold = "false";
defparam \BUS_OUT[66]~output .open_drain_output = "false";
defparam \BUS_OUT[66]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \BUS_OUT[67]~output (
	.i(\U8|bus_out [67]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[67]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[67]~output .bus_hold = "false";
defparam \BUS_OUT[67]~output .open_drain_output = "false";
defparam \BUS_OUT[67]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y35_N45
cyclonev_io_obuf \BUS_OUT[68]~output (
	.i(\U8|bus_out [68]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[68]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[68]~output .bus_hold = "false";
defparam \BUS_OUT[68]~output .open_drain_output = "false";
defparam \BUS_OUT[68]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y81_N42
cyclonev_io_obuf \BUS_OUT[69]~output (
	.i(\U8|bus_out [69]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[69]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[69]~output .bus_hold = "false";
defparam \BUS_OUT[69]~output .open_drain_output = "false";
defparam \BUS_OUT[69]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \BUS_OUT[70]~output (
	.i(\U8|bus_out [70]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[70]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[70]~output .bus_hold = "false";
defparam \BUS_OUT[70]~output .open_drain_output = "false";
defparam \BUS_OUT[70]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \BUS_OUT[71]~output (
	.i(\U8|bus_out [71]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[71]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[71]~output .bus_hold = "false";
defparam \BUS_OUT[71]~output .open_drain_output = "false";
defparam \BUS_OUT[71]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N19
cyclonev_io_obuf \BUS_OUT[72]~output (
	.i(\U8|bus_out [72]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[72]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[72]~output .bus_hold = "false";
defparam \BUS_OUT[72]~output .open_drain_output = "false";
defparam \BUS_OUT[72]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y81_N54
cyclonev_io_obuf \BUS_OUT[73]~output (
	.i(\U8|bus_out [73]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[73]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[73]~output .bus_hold = "false";
defparam \BUS_OUT[73]~output .open_drain_output = "false";
defparam \BUS_OUT[73]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \BUS_OUT[74]~output (
	.i(\U8|bus_out [74]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[74]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[74]~output .bus_hold = "false";
defparam \BUS_OUT[74]~output .open_drain_output = "false";
defparam \BUS_OUT[74]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \BUS_OUT[75]~output (
	.i(\U8|bus_out [75]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[75]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[75]~output .bus_hold = "false";
defparam \BUS_OUT[75]~output .open_drain_output = "false";
defparam \BUS_OUT[75]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N42
cyclonev_io_obuf \BUS_OUT[76]~output (
	.i(\U8|bus_out [76]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[76]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[76]~output .bus_hold = "false";
defparam \BUS_OUT[76]~output .open_drain_output = "false";
defparam \BUS_OUT[76]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \BUS_OUT[77]~output (
	.i(\U8|bus_out [77]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[77]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[77]~output .bus_hold = "false";
defparam \BUS_OUT[77]~output .open_drain_output = "false";
defparam \BUS_OUT[77]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y81_N93
cyclonev_io_obuf \BUS_OUT[78]~output (
	.i(\U8|bus_out [78]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[78]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[78]~output .bus_hold = "false";
defparam \BUS_OUT[78]~output .open_drain_output = "false";
defparam \BUS_OUT[78]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \BUS_OUT[79]~output (
	.i(\U8|bus_out [79]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[79]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[79]~output .bus_hold = "false";
defparam \BUS_OUT[79]~output .open_drain_output = "false";
defparam \BUS_OUT[79]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N36
cyclonev_io_obuf \BUS_OUT[80]~output (
	.i(\U8|bus_out [80]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[80]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[80]~output .bus_hold = "false";
defparam \BUS_OUT[80]~output .open_drain_output = "false";
defparam \BUS_OUT[80]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \BUS_OUT[81]~output (
	.i(\U8|bus_out [81]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[81]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[81]~output .bus_hold = "false";
defparam \BUS_OUT[81]~output .open_drain_output = "false";
defparam \BUS_OUT[81]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y81_N19
cyclonev_io_obuf \BUS_OUT[82]~output (
	.i(\U8|bus_out [82]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[82]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[82]~output .bus_hold = "false";
defparam \BUS_OUT[82]~output .open_drain_output = "false";
defparam \BUS_OUT[82]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y81_N36
cyclonev_io_obuf \BUS_OUT[83]~output (
	.i(\U8|bus_out [83]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[83]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[83]~output .bus_hold = "false";
defparam \BUS_OUT[83]~output .open_drain_output = "false";
defparam \BUS_OUT[83]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \BUS_OUT[84]~output (
	.i(\U8|bus_out [84]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[84]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[84]~output .bus_hold = "false";
defparam \BUS_OUT[84]~output .open_drain_output = "false";
defparam \BUS_OUT[84]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N36
cyclonev_io_obuf \BUS_OUT[85]~output (
	.i(\U8|bus_out [85]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[85]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[85]~output .bus_hold = "false";
defparam \BUS_OUT[85]~output .open_drain_output = "false";
defparam \BUS_OUT[85]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y81_N2
cyclonev_io_obuf \BUS_OUT[86]~output (
	.i(\U8|bus_out [86]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[86]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[86]~output .bus_hold = "false";
defparam \BUS_OUT[86]~output .open_drain_output = "false";
defparam \BUS_OUT[86]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \BUS_OUT[87]~output (
	.i(\U8|bus_out [87]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[87]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[87]~output .bus_hold = "false";
defparam \BUS_OUT[87]~output .open_drain_output = "false";
defparam \BUS_OUT[87]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \BUS_OUT[88]~output (
	.i(\U8|bus_out [88]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[88]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[88]~output .bus_hold = "false";
defparam \BUS_OUT[88]~output .open_drain_output = "false";
defparam \BUS_OUT[88]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y81_N19
cyclonev_io_obuf \BUS_OUT[89]~output (
	.i(\U8|bus_out [89]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[89]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[89]~output .bus_hold = "false";
defparam \BUS_OUT[89]~output .open_drain_output = "false";
defparam \BUS_OUT[89]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N53
cyclonev_io_obuf \BUS_OUT[90]~output (
	.i(\U8|bus_out [90]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[90]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[90]~output .bus_hold = "false";
defparam \BUS_OUT[90]~output .open_drain_output = "false";
defparam \BUS_OUT[90]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y37_N39
cyclonev_io_obuf \BUS_OUT[91]~output (
	.i(\U8|bus_out [91]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[91]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[91]~output .bus_hold = "false";
defparam \BUS_OUT[91]~output .open_drain_output = "false";
defparam \BUS_OUT[91]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y37_N22
cyclonev_io_obuf \BUS_OUT[92]~output (
	.i(\U8|bus_out [92]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[92]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[92]~output .bus_hold = "false";
defparam \BUS_OUT[92]~output .open_drain_output = "false";
defparam \BUS_OUT[92]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y81_N76
cyclonev_io_obuf \BUS_OUT[93]~output (
	.i(\U8|bus_out [93]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[93]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[93]~output .bus_hold = "false";
defparam \BUS_OUT[93]~output .open_drain_output = "false";
defparam \BUS_OUT[93]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \BUS_OUT[94]~output (
	.i(\U8|bus_out [94]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[94]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[94]~output .bus_hold = "false";
defparam \BUS_OUT[94]~output .open_drain_output = "false";
defparam \BUS_OUT[94]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y81_N53
cyclonev_io_obuf \BUS_OUT[95]~output (
	.i(\U8|bus_out [95]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[95]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[95]~output .bus_hold = "false";
defparam \BUS_OUT[95]~output .open_drain_output = "false";
defparam \BUS_OUT[95]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y81_N53
cyclonev_io_obuf \BUS_OUT[96]~output (
	.i(\U8|bus_out [96]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[96]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[96]~output .bus_hold = "false";
defparam \BUS_OUT[96]~output .open_drain_output = "false";
defparam \BUS_OUT[96]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y37_N5
cyclonev_io_obuf \BUS_OUT[97]~output (
	.i(\U8|bus_out [97]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[97]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[97]~output .bus_hold = "false";
defparam \BUS_OUT[97]~output .open_drain_output = "false";
defparam \BUS_OUT[97]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y38_N5
cyclonev_io_obuf \BUS_OUT[98]~output (
	.i(\U8|bus_out [98]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[98]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[98]~output .bus_hold = "false";
defparam \BUS_OUT[98]~output .open_drain_output = "false";
defparam \BUS_OUT[98]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y37_N56
cyclonev_io_obuf \BUS_OUT[99]~output (
	.i(\U8|bus_out [99]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[99]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[99]~output .bus_hold = "false";
defparam \BUS_OUT[99]~output .open_drain_output = "false";
defparam \BUS_OUT[99]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \BUS_OUT[100]~output (
	.i(\U8|bus_out [100]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[100]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[100]~output .bus_hold = "false";
defparam \BUS_OUT[100]~output .open_drain_output = "false";
defparam \BUS_OUT[100]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y36_N39
cyclonev_io_obuf \BUS_OUT[101]~output (
	.i(\U8|bus_out [101]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[101]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[101]~output .bus_hold = "false";
defparam \BUS_OUT[101]~output .open_drain_output = "false";
defparam \BUS_OUT[101]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y81_N2
cyclonev_io_obuf \BUS_OUT[102]~output (
	.i(\U8|bus_out [102]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[102]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[102]~output .bus_hold = "false";
defparam \BUS_OUT[102]~output .open_drain_output = "false";
defparam \BUS_OUT[102]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y81_N36
cyclonev_io_obuf \BUS_OUT[103]~output (
	.i(\U8|bus_out [103]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[103]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[103]~output .bus_hold = "false";
defparam \BUS_OUT[103]~output .open_drain_output = "false";
defparam \BUS_OUT[103]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \BUS_OUT[104]~output (
	.i(\U8|bus_out [104]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[104]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[104]~output .bus_hold = "false";
defparam \BUS_OUT[104]~output .open_drain_output = "false";
defparam \BUS_OUT[104]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \BUS_OUT[105]~output (
	.i(\U8|bus_out [105]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[105]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[105]~output .bus_hold = "false";
defparam \BUS_OUT[105]~output .open_drain_output = "false";
defparam \BUS_OUT[105]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y81_N19
cyclonev_io_obuf \BUS_OUT[106]~output (
	.i(\U8|bus_out [106]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[106]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[106]~output .bus_hold = "false";
defparam \BUS_OUT[106]~output .open_drain_output = "false";
defparam \BUS_OUT[106]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y38_N39
cyclonev_io_obuf \BUS_OUT[107]~output (
	.i(\U8|bus_out [107]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[107]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[107]~output .bus_hold = "false";
defparam \BUS_OUT[107]~output .open_drain_output = "false";
defparam \BUS_OUT[107]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y36_N22
cyclonev_io_obuf \BUS_OUT[108]~output (
	.i(\U8|bus_out [108]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[108]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[108]~output .bus_hold = "false";
defparam \BUS_OUT[108]~output .open_drain_output = "false";
defparam \BUS_OUT[108]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y36_N5
cyclonev_io_obuf \BUS_OUT[109]~output (
	.i(\U8|bus_out [109]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[109]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[109]~output .bus_hold = "false";
defparam \BUS_OUT[109]~output .open_drain_output = "false";
defparam \BUS_OUT[109]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y36_N56
cyclonev_io_obuf \BUS_OUT[110]~output (
	.i(\U8|bus_out [110]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[110]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[110]~output .bus_hold = "false";
defparam \BUS_OUT[110]~output .open_drain_output = "false";
defparam \BUS_OUT[110]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \BUS_OUT[111]~output (
	.i(\U8|bus_out [111]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[111]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[111]~output .bus_hold = "false";
defparam \BUS_OUT[111]~output .open_drain_output = "false";
defparam \BUS_OUT[111]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y81_N36
cyclonev_io_obuf \BUS_OUT[112]~output (
	.i(\U8|bus_out [112]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[112]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[112]~output .bus_hold = "false";
defparam \BUS_OUT[112]~output .open_drain_output = "false";
defparam \BUS_OUT[112]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \BUS_OUT[113]~output (
	.i(\U8|bus_out [113]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[113]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[113]~output .bus_hold = "false";
defparam \BUS_OUT[113]~output .open_drain_output = "false";
defparam \BUS_OUT[113]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y38_N56
cyclonev_io_obuf \BUS_OUT[114]~output (
	.i(\U8|bus_out [114]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[114]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[114]~output .bus_hold = "false";
defparam \BUS_OUT[114]~output .open_drain_output = "false";
defparam \BUS_OUT[114]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y81_N20
cyclonev_io_obuf \BUS_OUT[115]~output (
	.i(\U8|bus_out [115]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[115]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[115]~output .bus_hold = "false";
defparam \BUS_OUT[115]~output .open_drain_output = "false";
defparam \BUS_OUT[115]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \BUS_OUT[116]~output (
	.i(\U8|bus_out [116]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[116]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[116]~output .bus_hold = "false";
defparam \BUS_OUT[116]~output .open_drain_output = "false";
defparam \BUS_OUT[116]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \BUS_OUT[117]~output (
	.i(\U8|bus_out [117]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[117]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[117]~output .bus_hold = "false";
defparam \BUS_OUT[117]~output .open_drain_output = "false";
defparam \BUS_OUT[117]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y81_N3
cyclonev_io_obuf \BUS_OUT[118]~output (
	.i(\U8|bus_out [118]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[118]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[118]~output .bus_hold = "false";
defparam \BUS_OUT[118]~output .open_drain_output = "false";
defparam \BUS_OUT[118]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \BUS_OUT[119]~output (
	.i(\U8|bus_out [119]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[119]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[119]~output .bus_hold = "false";
defparam \BUS_OUT[119]~output .open_drain_output = "false";
defparam \BUS_OUT[119]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \SPI_clk~output (
	.i(\SPI_clk~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SPI_clk),
	.obar());
// synopsys translate_off
defparam \SPI_clk~output .bus_hold = "false";
defparam \SPI_clk~output .open_drain_output = "false";
defparam \SPI_clk~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \SPI_CS~output (
	.i(\U2|CS~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SPI_CS),
	.obar());
// synopsys translate_off
defparam \SPI_CS~output .bus_hold = "false";
defparam \SPI_CS~output .open_drain_output = "false";
defparam \SPI_CS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y81_N36
cyclonev_io_obuf \SPI_MOSI~output (
	.i(\U3|data_out~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SPI_MOSI),
	.obar());
// synopsys translate_off
defparam \SPI_MOSI~output .bus_hold = "false";
defparam \SPI_MOSI~output .open_drain_output = "false";
defparam \SPI_MOSI~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y35_N61
cyclonev_io_ibuf \Mclk~input (
	.i(Mclk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Mclk~input_o ));
// synopsys translate_off
defparam \Mclk~input .bus_hold = "false";
defparam \Mclk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \Mclk~inputCLKENA0 (
	.inclk(\Mclk~input_o ),
	.ena(vcc),
	.outclk(\Mclk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \Mclk~inputCLKENA0 .clock_type = "global clock";
defparam \Mclk~inputCLKENA0 .disable_mode = "low";
defparam \Mclk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \Mclk~inputCLKENA0 .ena_register_power_up = "high";
defparam \Mclk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X89_Y35_N95
cyclonev_io_ibuf \nReset~input (
	.i(nReset),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\nReset~input_o ));
// synopsys translate_off
defparam \nReset~input .bus_hold = "false";
defparam \nReset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X75_Y31_N9
cyclonev_lcell_comb \sclr~0 (
// Equation(s):
// \sclr~0_combout  = ( !\nReset~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nReset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sclr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sclr~0 .extended_lut = "off";
defparam \sclr~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \sclr~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y31_N11
dffeas sclr(
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\sclr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sclr~q ),
	.prn(vcc));
// synopsys translate_off
defparam sclr.is_wysiwyg = "true";
defparam sclr.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y31_N0
cyclonev_lcell_comb \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 (
// Equation(s):
// \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout  = SUM(( \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  = CARRY(( \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout ),
	.cout(\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .extended_lut = "off";
defparam \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N35
cyclonev_io_ibuf \rst_clk~input (
	.i(rst_clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rst_clk~input_o ));
// synopsys translate_off
defparam \rst_clk~input .bus_hold = "false";
defparam \rst_clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X73_Y31_N39
cyclonev_lcell_comb \U4|div_cont~3 (
// Equation(s):
// \U4|div_cont~3_combout  = ( !\U4|div_cont [0] & ( \rst_clk~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\U4|div_cont [0]),
	.dataf(!\rst_clk~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|div_cont~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|div_cont~3 .extended_lut = "off";
defparam \U4|div_cont~3 .lut_mask = 64'h00000000FFFF0000;
defparam \U4|div_cont~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y31_N41
dffeas \U4|div_cont[0] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U4|div_cont~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|div_cont [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|div_cont[0] .is_wysiwyg = "true";
defparam \U4|div_cont[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y31_N12
cyclonev_lcell_comb \U4|div_cont~2 (
// Equation(s):
// \U4|div_cont~2_combout  = ( !\U4|div_cont [1] & ( \U4|div_cont [0] & ( \rst_clk~input_o  ) ) ) # ( \U4|div_cont [1] & ( !\U4|div_cont [0] & ( \rst_clk~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rst_clk~input_o ),
	.datad(gnd),
	.datae(!\U4|div_cont [1]),
	.dataf(!\U4|div_cont [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|div_cont~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|div_cont~2 .extended_lut = "off";
defparam \U4|div_cont~2 .lut_mask = 64'h00000F0F0F0F0000;
defparam \U4|div_cont~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y31_N14
dffeas \U4|div_cont[1] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U4|div_cont~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|div_cont [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|div_cont[1] .is_wysiwyg = "true";
defparam \U4|div_cont[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y31_N48
cyclonev_lcell_comb \U4|div_cont~0 (
// Equation(s):
// \U4|div_cont~0_combout  = ( \U4|div_cont [2] & ( \U4|div_cont [3] & ( (\rst_clk~input_o  & ((!\U4|div_cont [0]) # (!\U4|div_cont [1]))) ) ) ) # ( !\U4|div_cont [2] & ( \U4|div_cont [3] & ( (\U4|div_cont [0] & (\rst_clk~input_o  & \U4|div_cont [1])) ) ) ) 
// # ( \U4|div_cont [2] & ( !\U4|div_cont [3] & ( (\rst_clk~input_o  & ((!\U4|div_cont [0]) # (!\U4|div_cont [1]))) ) ) )

	.dataa(!\U4|div_cont [0]),
	.datab(gnd),
	.datac(!\rst_clk~input_o ),
	.datad(!\U4|div_cont [1]),
	.datae(!\U4|div_cont [2]),
	.dataf(!\U4|div_cont [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|div_cont~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|div_cont~0 .extended_lut = "off";
defparam \U4|div_cont~0 .lut_mask = 64'h00000F0A00050F0A;
defparam \U4|div_cont~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y31_N50
dffeas \U4|div_cont[2] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U4|div_cont~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|div_cont [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|div_cont[2] .is_wysiwyg = "true";
defparam \U4|div_cont[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y31_N33
cyclonev_lcell_comb \U4|div_cont~1 (
// Equation(s):
// \U4|div_cont~1_combout  = ( \U4|div_cont [3] & ( \U4|div_cont [2] & ( (\rst_clk~input_o  & ((!\U4|div_cont [0]) # (!\U4|div_cont [1]))) ) ) ) # ( !\U4|div_cont [3] & ( \U4|div_cont [2] & ( (\rst_clk~input_o  & (\U4|div_cont [0] & \U4|div_cont [1])) ) ) ) 
// # ( \U4|div_cont [3] & ( !\U4|div_cont [2] & ( \rst_clk~input_o  ) ) )

	.dataa(!\rst_clk~input_o ),
	.datab(!\U4|div_cont [0]),
	.datac(!\U4|div_cont [1]),
	.datad(gnd),
	.datae(!\U4|div_cont [3]),
	.dataf(!\U4|div_cont [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|div_cont~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|div_cont~1 .extended_lut = "off";
defparam \U4|div_cont~1 .lut_mask = 64'h0000555501015454;
defparam \U4|div_cont~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y31_N35
dffeas \U4|div_cont[3] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U4|div_cont~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|div_cont [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|div_cont[3] .is_wysiwyg = "true";
defparam \U4|div_cont[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y31_N6
cyclonev_lcell_comb \U4|csi_clk~0 (
// Equation(s):
// \U4|csi_clk~0_combout  = ( \U4|div_cont [2] & ( \U4|div_cont [0] & ( (\U4|csi_clk~q  & \rst_clk~input_o ) ) ) ) # ( !\U4|div_cont [2] & ( \U4|div_cont [0] & ( (\rst_clk~input_o  & (!\U4|csi_clk~q  $ (((!\U4|div_cont [1]) # (\U4|div_cont [3]))))) ) ) ) # ( 
// \U4|div_cont [2] & ( !\U4|div_cont [0] & ( (\U4|csi_clk~q  & \rst_clk~input_o ) ) ) ) # ( !\U4|div_cont [2] & ( !\U4|div_cont [0] & ( (\U4|csi_clk~q  & \rst_clk~input_o ) ) ) )

	.dataa(!\U4|csi_clk~q ),
	.datab(!\rst_clk~input_o ),
	.datac(!\U4|div_cont [3]),
	.datad(!\U4|div_cont [1]),
	.datae(!\U4|div_cont [2]),
	.dataf(!\U4|div_cont [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|csi_clk~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|csi_clk~0 .extended_lut = "off";
defparam \U4|csi_clk~0 .lut_mask = 64'h1111111111211111;
defparam \U4|csi_clk~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y31_N45
cyclonev_lcell_comb \U4|csi_clk~feeder (
// Equation(s):
// \U4|csi_clk~feeder_combout  = ( \U4|csi_clk~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U4|csi_clk~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|csi_clk~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|csi_clk~feeder .extended_lut = "off";
defparam \U4|csi_clk~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U4|csi_clk~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y31_N47
dffeas \U4|csi_clk (
	.clk(\Mclk~input_o ),
	.d(\U4|csi_clk~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|csi_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U4|csi_clk .is_wysiwyg = "true";
defparam \U4|csi_clk .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X74_Y81_N58
cyclonev_io_ibuf \Read_RQ~input (
	.i(Read_RQ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Read_RQ~input_o ));
// synopsys translate_off
defparam \Read_RQ~input .bus_hold = "false";
defparam \Read_RQ~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X74_Y35_N33
cyclonev_lcell_comb \U2|Selector17~0 (
// Equation(s):
// \U2|Selector17~0_combout  = ( \U2|csa_old~combout  & ( !\U2|fstate.IDLE~q  ) ) # ( !\U2|csa_old~combout  & ( (!\U2|fstate.IDLE~q ) # ((\U2|fstate.E~q  & \U4|csi_clk~q )) ) )

	.dataa(!\U2|fstate.E~q ),
	.datab(gnd),
	.datac(!\U2|fstate.IDLE~q ),
	.datad(!\U4|csi_clk~q ),
	.datae(gnd),
	.dataf(!\U2|csa_old~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|Selector17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|Selector17~0 .extended_lut = "off";
defparam \U2|Selector17~0 .lut_mask = 64'hF0F5F0F5F0F0F0F0;
defparam \U2|Selector17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y35_N27
cyclonev_lcell_comb \U2|Selector2~0 (
// Equation(s):
// \U2|Selector2~0_combout  = (!\U2|byte_sends [0] & \U2|fstate.E~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U2|byte_sends [0]),
	.datad(!\U2|fstate.E~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|Selector2~0 .extended_lut = "off";
defparam \U2|Selector2~0 .lut_mask = 64'h00F000F000F000F0;
defparam \U2|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y35_N9
cyclonev_lcell_comb \U2|byte_sends[0] (
// Equation(s):
// \U2|byte_sends [0] = ( \nReset~input_o  & ( (!\U2|Selector17~0_combout  & (\U2|byte_sends [0])) # (\U2|Selector17~0_combout  & ((\U2|Selector2~0_combout ))) ) )

	.dataa(!\U2|Selector17~0_combout ),
	.datab(gnd),
	.datac(!\U2|byte_sends [0]),
	.datad(!\U2|Selector2~0_combout ),
	.datae(gnd),
	.dataf(!\nReset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|byte_sends [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|byte_sends[0] .extended_lut = "off";
defparam \U2|byte_sends[0] .lut_mask = 64'h000000000A5F0A5F;
defparam \U2|byte_sends[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y35_N57
cyclonev_lcell_comb \U2|Selector23~0 (
// Equation(s):
// \U2|Selector23~0_combout  = ( \U2|fstate.E~q  & ( !\U2|byte_sends [1] $ (!\U2|byte_sends [0]) ) )

	.dataa(!\U2|byte_sends [1]),
	.datab(gnd),
	.datac(!\U2|byte_sends [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U2|fstate.E~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|Selector23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|Selector23~0 .extended_lut = "off";
defparam \U2|Selector23~0 .lut_mask = 64'h000000005A5A5A5A;
defparam \U2|Selector23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y35_N45
cyclonev_lcell_comb \U2|byte_sends[1] (
// Equation(s):
// \U2|byte_sends [1] = ( \nReset~input_o  & ( \U2|Selector23~0_combout  & ( (\U2|Selector17~0_combout ) # (\U2|byte_sends [1]) ) ) ) # ( \nReset~input_o  & ( !\U2|Selector23~0_combout  & ( (\U2|byte_sends [1] & !\U2|Selector17~0_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U2|byte_sends [1]),
	.datad(!\U2|Selector17~0_combout ),
	.datae(!\nReset~input_o ),
	.dataf(!\U2|Selector23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|byte_sends [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|byte_sends[1] .extended_lut = "off";
defparam \U2|byte_sends[1] .lut_mask = 64'h00000F0000000FFF;
defparam \U2|byte_sends[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y35_N30
cyclonev_lcell_comb \U2|Selector22~0 (
// Equation(s):
// \U2|Selector22~0_combout  = ( \U2|fstate.E~q  & ( !\U2|byte_sends [2] $ (((!\U2|byte_sends [0]) # (!\U2|byte_sends [1]))) ) )

	.dataa(gnd),
	.datab(!\U2|byte_sends [0]),
	.datac(!\U2|byte_sends [1]),
	.datad(!\U2|byte_sends [2]),
	.datae(gnd),
	.dataf(!\U2|fstate.E~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|Selector22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|Selector22~0 .extended_lut = "off";
defparam \U2|Selector22~0 .lut_mask = 64'h0000000003FC03FC;
defparam \U2|Selector22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y35_N15
cyclonev_lcell_comb \U2|byte_sends[2] (
// Equation(s):
// \U2|byte_sends [2] = ( \nReset~input_o  & ( \U2|Selector22~0_combout  & ( (\U2|Selector17~0_combout ) # (\U2|byte_sends [2]) ) ) ) # ( \nReset~input_o  & ( !\U2|Selector22~0_combout  & ( (\U2|byte_sends [2] & !\U2|Selector17~0_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U2|byte_sends [2]),
	.datad(!\U2|Selector17~0_combout ),
	.datae(!\nReset~input_o ),
	.dataf(!\U2|Selector22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|byte_sends [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|byte_sends[2] .extended_lut = "off";
defparam \U2|byte_sends[2] .lut_mask = 64'h00000F0000000FFF;
defparam \U2|byte_sends[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y35_N36
cyclonev_lcell_comb \U2|Selector21~0 (
// Equation(s):
// \U2|Selector21~0_combout  = ( \U2|fstate.E~q  & ( !\U2|byte_sends [3] $ (((!\U2|byte_sends [2]) # ((!\U2|byte_sends [1]) # (!\U2|byte_sends [0])))) ) )

	.dataa(!\U2|byte_sends [3]),
	.datab(!\U2|byte_sends [2]),
	.datac(!\U2|byte_sends [1]),
	.datad(!\U2|byte_sends [0]),
	.datae(gnd),
	.dataf(!\U2|fstate.E~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|Selector21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|Selector21~0 .extended_lut = "off";
defparam \U2|Selector21~0 .lut_mask = 64'h0000000055565556;
defparam \U2|Selector21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y35_N48
cyclonev_lcell_comb \U2|byte_sends[3] (
// Equation(s):
// \U2|byte_sends [3] = ( \nReset~input_o  & ( \U2|Selector21~0_combout  & ( (\U2|Selector17~0_combout ) # (\U2|byte_sends [3]) ) ) ) # ( \nReset~input_o  & ( !\U2|Selector21~0_combout  & ( (\U2|byte_sends [3] & !\U2|Selector17~0_combout ) ) ) )

	.dataa(!\U2|byte_sends [3]),
	.datab(gnd),
	.datac(!\U2|Selector17~0_combout ),
	.datad(gnd),
	.datae(!\nReset~input_o ),
	.dataf(!\U2|Selector21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|byte_sends [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|byte_sends[3] .extended_lut = "off";
defparam \U2|byte_sends[3] .lut_mask = 64'h0000505000005F5F;
defparam \U2|byte_sends[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y35_N54
cyclonev_lcell_comb \U2|Equal3~0 (
// Equation(s):
// \U2|Equal3~0_combout  = ( \U2|byte_sends [3] & ( (\U2|byte_sends [1] & (\U2|byte_sends [2] & !\U2|byte_sends [0])) ) )

	.dataa(gnd),
	.datab(!\U2|byte_sends [1]),
	.datac(!\U2|byte_sends [2]),
	.datad(!\U2|byte_sends [0]),
	.datae(gnd),
	.dataf(!\U2|byte_sends [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|Equal3~0 .extended_lut = "off";
defparam \U2|Equal3~0 .lut_mask = 64'h0000000003000300;
defparam \U2|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y33_N30
cyclonev_lcell_comb \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 (
// Equation(s):
// \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout  = SUM(( \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  = CARRY(( \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout ),
	.cout(\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .extended_lut = "off";
defparam \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y33_N48
cyclonev_lcell_comb \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|_~0 (
// Equation(s):
// \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout  = ( \nReset~input_o  & ( \U1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & ( (!\U2|fifo_tx_read_rq~0_combout ) # 
// (((!\U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ) # (\U2|fifo_tx_read_rq~2_combout )) # (\sclr~q )) ) ) ) # ( !\nReset~input_o  & ( \U1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) ) # ( \nReset~input_o  & ( 
// !\U1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & ( ((\U2|fifo_tx_read_rq~0_combout  & (\U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & !\U2|fifo_tx_read_rq~2_combout ))) # (\sclr~q ) ) ) ) # ( !\nReset~input_o  & ( 
// !\U1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & ( \sclr~q  ) ) )

	.dataa(!\U2|fifo_tx_read_rq~0_combout ),
	.datab(!\sclr~q ),
	.datac(!\U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datad(!\U2|fifo_tx_read_rq~2_combout ),
	.datae(!\nReset~input_o ),
	.dataf(!\U1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|_~0 .extended_lut = "off";
defparam \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|_~0 .lut_mask = 64'h33333733FFFFFBFF;
defparam \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y33_N32
dffeas \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sclr~q ),
	.sload(gnd),
	.ena(\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y33_N33
cyclonev_lcell_comb \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 (
// Equation(s):
// \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout  = SUM(( \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] ) + ( !\U1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout 
//  ) + ( \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  ))
// \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  = CARRY(( \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] ) + ( !\U1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout 
//  ) + ( \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datad(!\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout ),
	.cout(\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .extended_lut = "off";
defparam \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .lut_mask = 64'h00000F0F000000FF;
defparam \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y33_N36
cyclonev_lcell_comb \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 (
// Equation(s):
// \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout  = SUM(( \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] ) + ( !\U1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout 
//  ) + ( \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  ))
// \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  = CARRY(( \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] ) + ( !\U1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout 
//  ) + ( \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datad(!\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout ),
	.cout(\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .extended_lut = "off";
defparam \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .lut_mask = 64'h00000F0F000000FF;
defparam \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y33_N38
dffeas \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sclr~q ),
	.sload(gnd),
	.ena(\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y33_N39
cyclonev_lcell_comb \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 (
// Equation(s):
// \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout  = SUM(( \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] ) + ( !\U1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout 
//  ) + ( \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  ))

	.dataa(!\U1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .extended_lut = "off";
defparam \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .lut_mask = 64'h00005555000000FF;
defparam \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y33_N41
dffeas \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sclr~q ),
	.sload(gnd),
	.ena(\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N55
cyclonev_io_ibuf \Data_Available~input (
	.i(Data_Available),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Data_Available~input_o ));
// synopsys translate_off
defparam \Data_Available~input .bus_hold = "false";
defparam \Data_Available~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X68_Y33_N20
dffeas \U0|old_data (
	.clk(!\Mclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Data_Available~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U0|old_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U0|old_data .is_wysiwyg = "true";
defparam \U0|old_data .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y33_N18
cyclonev_lcell_comb \U0|always0~0 (
// Equation(s):
// \U0|always0~0_combout  = ( \Data_Available~input_o  & ( !\U0|old_data~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Data_Available~input_o ),
	.dataf(!\U0|old_data~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|always0~0 .extended_lut = "off";
defparam \U0|always0~0 .lut_mask = 64'h0000FFFF00000000;
defparam \U0|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y33_N20
dffeas \U0|fifo_wrreq (
	.clk(!\Mclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U0|always0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U0|fifo_wrreq~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U0|fifo_wrreq .is_wysiwyg = "true";
defparam \U0|fifo_wrreq .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y33_N0
cyclonev_lcell_comb \U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 (
// Equation(s):
// \U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout  = ( !\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & ( \U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( 
// (!\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & (!\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & (!\U0|fifo_wrreq~q  & 
// !\U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ))) ) ) ) # ( \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & ( !\U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( 
// (!\U0|fifo_wrreq~q  & !\U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ) ) ) ) # ( !\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & ( 
// !\U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( (!\U0|fifo_wrreq~q  & !\U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ) ) ) )

	.dataa(!\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datab(!\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datac(!\U0|fifo_wrreq~q ),
	.datad(!\U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datae(!\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.dataf(!\U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 .extended_lut = "off";
defparam \U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 .lut_mask = 64'hF000F00080000000;
defparam \U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y33_N24
cyclonev_lcell_comb \U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1 (
// Equation(s):
// \U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout  = ( \U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( \U2|fifo_tx_read_rq~0_combout  & ( 
// (!\U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ) # (((!\nReset~input_o ) # (!\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0])) # (\U2|fifo_tx_read_rq~2_combout )) ) ) ) # ( 
// !\U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( \U2|fifo_tx_read_rq~0_combout  & ( !\U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout  ) ) ) # ( 
// \U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( !\U2|fifo_tx_read_rq~0_combout  ) ) # ( !\U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( !\U2|fifo_tx_read_rq~0_combout  & ( 
// !\U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout  ) ) )

	.dataa(!\U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.datab(!\U2|fifo_tx_read_rq~2_combout ),
	.datac(!\nReset~input_o ),
	.datad(!\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datae(!\U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.dataf(!\U2|fifo_tx_read_rq~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1 .extended_lut = "off";
defparam \U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1 .lut_mask = 64'hAAAAFFFFAAAAFFFB;
defparam \U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y33_N26
dffeas \U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sclr~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty .is_wysiwyg = "true";
defparam \U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y33_N6
cyclonev_lcell_comb \U2|WideOr16~0 (
// Equation(s):
// \U2|WideOr16~0_combout  = ( !\U2|fstate.B~q  & ( (!\U2|fstate.E~q  & !\U2|fstate.J~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U2|fstate.E~q ),
	.datad(!\U2|fstate.J~q ),
	.datae(gnd),
	.dataf(!\U2|fstate.B~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|WideOr16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|WideOr16~0 .extended_lut = "off";
defparam \U2|WideOr16~0 .lut_mask = 64'hF000F00000000000;
defparam \U2|WideOr16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y33_N24
cyclonev_lcell_comb \U2|Selector24~0 (
// Equation(s):
// \U2|Selector24~0_combout  = ( \U2|csa_changes_0 [0] ) # ( !\U2|csa_changes_0 [0] & ( ((!\U2|fstate.IDLE~q ) # ((!\U2|WideOr16~0_combout ) # (\U2|fstate.H~q ))) # (\U2|fstate.G~q ) ) )

	.dataa(!\U2|fstate.G~q ),
	.datab(!\U2|fstate.IDLE~q ),
	.datac(!\U2|fstate.H~q ),
	.datad(!\U2|WideOr16~0_combout ),
	.datae(gnd),
	.dataf(!\U2|csa_changes_0 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|Selector24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|Selector24~0 .extended_lut = "off";
defparam \U2|Selector24~0 .lut_mask = 64'hFFDFFFDFFFFFFFFF;
defparam \U2|Selector24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y33_N57
cyclonev_lcell_comb \U2|csa_changes_0[0] (
// Equation(s):
// \U2|csa_changes_0 [0] = ( \U2|Selector24~0_combout  & ( (\U2|csa_changes_0 [0] & !\U2|csa_changes_0[0]~1_combout ) ) ) # ( !\U2|Selector24~0_combout  & ( (\U2|csa_changes_0[0]~1_combout ) # (\U2|csa_changes_0 [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U2|csa_changes_0 [0]),
	.datad(!\U2|csa_changes_0[0]~1_combout ),
	.datae(gnd),
	.dataf(!\U2|Selector24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|csa_changes_0 [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|csa_changes_0[0] .extended_lut = "off";
defparam \U2|csa_changes_0[0] .lut_mask = 64'h0FFF0FFF0F000F00;
defparam \U2|csa_changes_0[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y33_N48
cyclonev_lcell_comb \U2|Selector20~0 (
// Equation(s):
// \U2|Selector20~0_combout  = ( !\U2|fstate.G~q  & ( \U2|csa_changes_0 [0] & ( (!\U2|csa_changes_0 [1] & (\U2|WideOr16~0_combout  & (!\U2|fstate.H~q  & \U2|fstate.IDLE~q ))) ) ) ) # ( !\U2|fstate.G~q  & ( !\U2|csa_changes_0 [0] & ( (\U2|csa_changes_0 [1] & 
// (\U2|WideOr16~0_combout  & (!\U2|fstate.H~q  & \U2|fstate.IDLE~q ))) ) ) )

	.dataa(!\U2|csa_changes_0 [1]),
	.datab(!\U2|WideOr16~0_combout ),
	.datac(!\U2|fstate.H~q ),
	.datad(!\U2|fstate.IDLE~q ),
	.datae(!\U2|fstate.G~q ),
	.dataf(!\U2|csa_changes_0 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|Selector20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|Selector20~0 .extended_lut = "off";
defparam \U2|Selector20~0 .lut_mask = 64'h0010000000200000;
defparam \U2|Selector20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y33_N54
cyclonev_lcell_comb \U2|csa_changes_0[1] (
// Equation(s):
// \U2|csa_changes_0 [1] = ( \U2|Selector20~0_combout  & ( (\U2|csa_changes_0[0]~1_combout ) # (\U2|csa_changes_0 [1]) ) ) # ( !\U2|Selector20~0_combout  & ( (\U2|csa_changes_0 [1] & !\U2|csa_changes_0[0]~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U2|csa_changes_0 [1]),
	.datad(!\U2|csa_changes_0[0]~1_combout ),
	.datae(gnd),
	.dataf(!\U2|Selector20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|csa_changes_0 [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|csa_changes_0[1] .extended_lut = "off";
defparam \U2|csa_changes_0[1] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \U2|csa_changes_0[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y33_N21
cyclonev_lcell_comb \U2|Selector19~0 (
// Equation(s):
// \U2|Selector19~0_combout  = ( \U2|csa_changes_0 [1] & ( (\U2|WideOr16~combout  & (!\U2|csa_changes_0 [2] $ (!\U2|csa_changes_0 [0]))) ) ) # ( !\U2|csa_changes_0 [1] & ( (\U2|csa_changes_0 [2] & \U2|WideOr16~combout ) ) )

	.dataa(!\U2|csa_changes_0 [2]),
	.datab(gnd),
	.datac(!\U2|csa_changes_0 [0]),
	.datad(!\U2|WideOr16~combout ),
	.datae(gnd),
	.dataf(!\U2|csa_changes_0 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|Selector19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|Selector19~0 .extended_lut = "off";
defparam \U2|Selector19~0 .lut_mask = 64'h00550055005A005A;
defparam \U2|Selector19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y33_N36
cyclonev_lcell_comb \U2|csa_changes_0[2] (
// Equation(s):
// \U2|csa_changes_0 [2] = ( \U2|Selector19~0_combout  & ( (\U2|csa_changes_0[0]~1_combout ) # (\U2|csa_changes_0 [2]) ) ) # ( !\U2|Selector19~0_combout  & ( (\U2|csa_changes_0 [2] & !\U2|csa_changes_0[0]~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U2|csa_changes_0 [2]),
	.datad(!\U2|csa_changes_0[0]~1_combout ),
	.datae(gnd),
	.dataf(!\U2|Selector19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|csa_changes_0 [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|csa_changes_0[2] .extended_lut = "off";
defparam \U2|csa_changes_0[2] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \U2|csa_changes_0[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y35_N21
cyclonev_lcell_comb \U2|Selector11~0 (
// Equation(s):
// \U2|Selector11~0_combout  = ( !\U2|csa_changes_0 [0] & ( \U2|csa_changes_0 [3] & ( (!\U2|csa_changes_0 [2] & (!\U2|csa_changes_0 [1] & ((!\U4|csi_clk~q ) # (\U2|csa_old~combout )))) ) ) )

	.dataa(!\U4|csi_clk~q ),
	.datab(!\U2|csa_changes_0 [2]),
	.datac(!\U2|csa_changes_0 [1]),
	.datad(!\U2|csa_old~combout ),
	.datae(!\U2|csa_changes_0 [0]),
	.dataf(!\U2|csa_changes_0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|Selector11~0 .extended_lut = "off";
defparam \U2|Selector11~0 .lut_mask = 64'h0000000080C00000;
defparam \U2|Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y35_N6
cyclonev_lcell_comb \U2|Selector10~0 (
// Equation(s):
// \U2|Selector10~0_combout  = ( \U2|Selector11~0_combout  & ( (\U2|fstate.J~q  & \U2|Selector7~0_combout ) ) ) # ( !\U2|Selector11~0_combout  & ( ((\U2|fstate.J~q  & \U2|Selector7~0_combout )) # (\U2|fstate.F~q ) ) )

	.dataa(gnd),
	.datab(!\U2|fstate.J~q ),
	.datac(!\U2|Selector7~0_combout ),
	.datad(!\U2|fstate.F~q ),
	.datae(gnd),
	.dataf(!\U2|Selector11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|Selector10~0 .extended_lut = "off";
defparam \U2|Selector10~0 .lut_mask = 64'h03FF03FF03030303;
defparam \U2|Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y35_N8
dffeas \U2|fstate.F (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U2|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|fstate.F~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|fstate.F .is_wysiwyg = "true";
defparam \U2|fstate.F .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y33_N12
cyclonev_lcell_comb \U2|Selector11~1 (
// Equation(s):
// \U2|Selector11~1_combout  = ( \U2|fstate.G~q  & ( \U2|reg_fstate.H~0_combout  & ( (!\U2|fstate.H~q  & (\U2|Selector11~0_combout  & (\U2|fstate.F~q ))) # (\U2|fstate.H~q  & ((!\U6|scfifo_component|auto_generated|dffe_af~q ) # ((\U2|Selector11~0_combout  & 
// \U2|fstate.F~q )))) ) ) ) # ( !\U2|fstate.G~q  & ( \U2|reg_fstate.H~0_combout  & ( (!\U2|fstate.H~q  & (\U2|Selector11~0_combout  & (\U2|fstate.F~q ))) # (\U2|fstate.H~q  & ((!\U6|scfifo_component|auto_generated|dffe_af~q ) # ((\U2|Selector11~0_combout  & 
// \U2|fstate.F~q )))) ) ) ) # ( \U2|fstate.G~q  & ( !\U2|reg_fstate.H~0_combout  ) ) # ( !\U2|fstate.G~q  & ( !\U2|reg_fstate.H~0_combout  & ( (!\U2|fstate.H~q  & (\U2|Selector11~0_combout  & (\U2|fstate.F~q ))) # (\U2|fstate.H~q  & 
// ((!\U6|scfifo_component|auto_generated|dffe_af~q ) # ((\U2|Selector11~0_combout  & \U2|fstate.F~q )))) ) ) )

	.dataa(!\U2|fstate.H~q ),
	.datab(!\U2|Selector11~0_combout ),
	.datac(!\U2|fstate.F~q ),
	.datad(!\U6|scfifo_component|auto_generated|dffe_af~q ),
	.datae(!\U2|fstate.G~q ),
	.dataf(!\U2|reg_fstate.H~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|Selector11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|Selector11~1 .extended_lut = "off";
defparam \U2|Selector11~1 .lut_mask = 64'h5703FFFF57035703;
defparam \U2|Selector11~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y33_N14
dffeas \U2|fstate.G (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U2|Selector11~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|fstate.G~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|fstate.G .is_wysiwyg = "true";
defparam \U2|fstate.G .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y31_N51
cyclonev_lcell_comb \U2|Selector3~0 (
// Equation(s):
// \U2|Selector3~0_combout  = ( !\U2|csa_changes_1 [0] & ( (((\U2|fstate.G~q ) # (\U2|fstate.J~q )) # (\U2|fstate.E~q )) # (\U2|fstate.B~q ) ) )

	.dataa(!\U2|fstate.B~q ),
	.datab(!\U2|fstate.E~q ),
	.datac(!\U2|fstate.J~q ),
	.datad(!\U2|fstate.G~q ),
	.datae(gnd),
	.dataf(!\U2|csa_changes_1 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|Selector3~0 .extended_lut = "off";
defparam \U2|Selector3~0 .lut_mask = 64'h7FFF7FFF00000000;
defparam \U2|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y31_N21
cyclonev_lcell_comb \U2|csa_changes_1[0] (
// Equation(s):
// \U2|csa_changes_1 [0] = ( \U2|Selector3~0_combout  & ( (\U2|csa_changes_1 [0]) # (\U2|csa_changes_1[3]~0_combout ) ) ) # ( !\U2|Selector3~0_combout  & ( (!\U2|csa_changes_1[3]~0_combout  & \U2|csa_changes_1 [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U2|csa_changes_1[3]~0_combout ),
	.datad(!\U2|csa_changes_1 [0]),
	.datae(gnd),
	.dataf(!\U2|Selector3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|csa_changes_1 [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|csa_changes_1[0] .extended_lut = "off";
defparam \U2|csa_changes_1[0] .lut_mask = 64'h00F000F00FFF0FFF;
defparam \U2|csa_changes_1[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y31_N39
cyclonev_lcell_comb \U2|Selector25~0 (
// Equation(s):
// \U2|Selector25~0_combout  = ( !\U2|WideOr17~0_combout  & ( !\U2|csa_changes_1 [3] $ (((!\U2|csa_changes_1 [1]) # ((!\U2|csa_changes_1 [2]) # (!\U2|csa_changes_1 [0])))) ) )

	.dataa(!\U2|csa_changes_1 [1]),
	.datab(!\U2|csa_changes_1 [2]),
	.datac(!\U2|csa_changes_1 [0]),
	.datad(!\U2|csa_changes_1 [3]),
	.datae(gnd),
	.dataf(!\U2|WideOr17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|Selector25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|Selector25~0 .extended_lut = "off";
defparam \U2|Selector25~0 .lut_mask = 64'h01FE01FE00000000;
defparam \U2|Selector25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y31_N36
cyclonev_lcell_comb \U2|csa_changes_1[3] (
// Equation(s):
// \U2|csa_changes_1 [3] = ( \U2|Selector25~0_combout  & ( (\U2|csa_changes_1[3]~0_combout ) # (\U2|csa_changes_1 [3]) ) ) # ( !\U2|Selector25~0_combout  & ( (\U2|csa_changes_1 [3] & !\U2|csa_changes_1[3]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U2|csa_changes_1 [3]),
	.datad(!\U2|csa_changes_1[3]~0_combout ),
	.datae(gnd),
	.dataf(!\U2|Selector25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|csa_changes_1 [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|csa_changes_1[3] .extended_lut = "off";
defparam \U2|csa_changes_1[3] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \U2|csa_changes_1[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y33_N3
cyclonev_lcell_comb \U2|reg_fstate.H~2 (
// Equation(s):
// \U2|reg_fstate.H~2_combout  = (!\U2|csa_changes_1 [0] & \U2|csa_changes_1 [3])

	.dataa(!\U2|csa_changes_1 [0]),
	.datab(!\U2|csa_changes_1 [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|reg_fstate.H~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|reg_fstate.H~2 .extended_lut = "off";
defparam \U2|reg_fstate.H~2 .lut_mask = 64'h2222222222222222;
defparam \U2|reg_fstate.H~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y31_N57
cyclonev_lcell_comb \U2|Selector7~1 (
// Equation(s):
// \U2|Selector7~1_combout  = ( !\U2|csa_changes_1 [1] & ( !\U2|csa_changes_1 [2] ) )

	.dataa(gnd),
	.datab(!\U2|csa_changes_1 [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U2|csa_changes_1 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|Selector7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|Selector7~1 .extended_lut = "off";
defparam \U2|Selector7~1 .lut_mask = 64'hCCCCCCCC00000000;
defparam \U2|Selector7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y33_N0
cyclonev_lcell_comb \U2|reg_fstate.H~3 (
// Equation(s):
// \U2|reg_fstate.H~3_combout  = ( \nReset~input_o  & ( \U4|csi_clk~q  & ( (\U2|reg_fstate.H~2_combout  & (\U2|Selector7~1_combout  & (\U2|csa_old~combout  & \U2|fstate.G~q ))) ) ) ) # ( \nReset~input_o  & ( !\U4|csi_clk~q  & ( (\U2|reg_fstate.H~2_combout  & 
// (\U2|Selector7~1_combout  & \U2|fstate.G~q )) ) ) )

	.dataa(!\U2|reg_fstate.H~2_combout ),
	.datab(!\U2|Selector7~1_combout ),
	.datac(!\U2|csa_old~combout ),
	.datad(!\U2|fstate.G~q ),
	.datae(!\nReset~input_o ),
	.dataf(!\U4|csi_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|reg_fstate.H~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|reg_fstate.H~3 .extended_lut = "off";
defparam \U2|reg_fstate.H~3 .lut_mask = 64'h0000001100000001;
defparam \U2|reg_fstate.H~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y33_N2
dffeas \U2|fstate.H (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U2|reg_fstate.H~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|fstate.H~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|fstate.H .is_wysiwyg = "true";
defparam \U2|fstate.H .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y33_N3
cyclonev_lcell_comb \U2|WideOr16 (
// Equation(s):
// \U2|WideOr16~combout  = ( !\U2|fstate.B~q  & ( !\U2|fstate.G~q  & ( (!\U2|fstate.E~q  & (!\U2|fstate.J~q  & (\U2|fstate.IDLE~q  & !\U2|fstate.H~q ))) ) ) )

	.dataa(!\U2|fstate.E~q ),
	.datab(!\U2|fstate.J~q ),
	.datac(!\U2|fstate.IDLE~q ),
	.datad(!\U2|fstate.H~q ),
	.datae(!\U2|fstate.B~q ),
	.dataf(!\U2|fstate.G~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|WideOr16~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|WideOr16 .extended_lut = "off";
defparam \U2|WideOr16 .lut_mask = 64'h0800000000000000;
defparam \U2|WideOr16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y33_N6
cyclonev_lcell_comb \U2|csa_changes_0[0]~0 (
// Equation(s):
// \U2|csa_changes_0[0]~0_combout  = ( !\U2|fstate.F~q  & ( !\U2|fstate.A~q  & ( (!\U2|fstate.C~q  & (!\U2|fstate.D~q  & !\U2|fstate.K~q )) ) ) )

	.dataa(gnd),
	.datab(!\U2|fstate.C~q ),
	.datac(!\U2|fstate.D~q ),
	.datad(!\U2|fstate.K~q ),
	.datae(!\U2|fstate.F~q ),
	.dataf(!\U2|fstate.A~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|csa_changes_0[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|csa_changes_0[0]~0 .extended_lut = "off";
defparam \U2|csa_changes_0[0]~0 .lut_mask = 64'hC000000000000000;
defparam \U2|csa_changes_0[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y33_N54
cyclonev_lcell_comb \U2|csa_changes_0[0]~1 (
// Equation(s):
// \U2|csa_changes_0[0]~1_combout  = ( \U4|csi_clk~q  & ( \U2|csa_changes_0[0]~0_combout  & ( (\nReset~input_o  & !\U2|WideOr16~combout ) ) ) ) # ( !\U4|csi_clk~q  & ( \U2|csa_changes_0[0]~0_combout  & ( (\nReset~input_o  & !\U2|WideOr16~combout ) ) ) ) # ( 
// \U4|csi_clk~q  & ( !\U2|csa_changes_0[0]~0_combout  & ( (\nReset~input_o  & ((!\U2|csa_old~combout ) # (!\U2|WideOr16~combout ))) ) ) ) # ( !\U4|csi_clk~q  & ( !\U2|csa_changes_0[0]~0_combout  & ( (\nReset~input_o  & !\U2|WideOr16~combout ) ) ) )

	.dataa(gnd),
	.datab(!\U2|csa_old~combout ),
	.datac(!\nReset~input_o ),
	.datad(!\U2|WideOr16~combout ),
	.datae(!\U4|csi_clk~q ),
	.dataf(!\U2|csa_changes_0[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|csa_changes_0[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|csa_changes_0[0]~1 .extended_lut = "off";
defparam \U2|csa_changes_0[0]~1 .lut_mask = 64'h0F000F0C0F000F00;
defparam \U2|csa_changes_0[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y33_N9
cyclonev_lcell_comb \U2|Selector18~0 (
// Equation(s):
// \U2|Selector18~0_combout  = ( \U2|csa_changes_0 [1] & ( (\U2|WideOr16~combout  & (!\U2|csa_changes_0 [3] $ (((!\U2|csa_changes_0 [2]) # (!\U2|csa_changes_0 [0]))))) ) ) # ( !\U2|csa_changes_0 [1] & ( (\U2|csa_changes_0 [3] & \U2|WideOr16~combout ) ) )

	.dataa(!\U2|csa_changes_0 [3]),
	.datab(!\U2|csa_changes_0 [2]),
	.datac(!\U2|csa_changes_0 [0]),
	.datad(!\U2|WideOr16~combout ),
	.datae(gnd),
	.dataf(!\U2|csa_changes_0 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|Selector18~0 .extended_lut = "off";
defparam \U2|Selector18~0 .lut_mask = 64'h0055005500560056;
defparam \U2|Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y33_N27
cyclonev_lcell_comb \U2|csa_changes_0[3] (
// Equation(s):
// \U2|csa_changes_0 [3] = ( \U2|Selector18~0_combout  & ( (\U2|csa_changes_0 [3]) # (\U2|csa_changes_0[0]~1_combout ) ) ) # ( !\U2|Selector18~0_combout  & ( (!\U2|csa_changes_0[0]~1_combout  & \U2|csa_changes_0 [3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U2|csa_changes_0[0]~1_combout ),
	.datad(!\U2|csa_changes_0 [3]),
	.datae(gnd),
	.dataf(!\U2|Selector18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|csa_changes_0 [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|csa_changes_0[3] .extended_lut = "off";
defparam \U2|csa_changes_0[3] .lut_mask = 64'h00F000F00FFF0FFF;
defparam \U2|csa_changes_0[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y33_N18
cyclonev_lcell_comb \U2|reg_fstate~0 (
// Equation(s):
// \U2|reg_fstate~0_combout  = ( \U2|csa_old~combout  & ( \U2|csa_changes_0 [0] & ( (\U2|csa_changes_0 [3] & (!\U2|csa_changes_0 [2] & !\U2|csa_changes_0 [1])) ) ) ) # ( !\U2|csa_old~combout  & ( \U2|csa_changes_0 [0] & ( (\U2|csa_changes_0 [3] & 
// (!\U2|csa_changes_0 [2] & (!\U4|csi_clk~q  & !\U2|csa_changes_0 [1]))) ) ) )

	.dataa(!\U2|csa_changes_0 [3]),
	.datab(!\U2|csa_changes_0 [2]),
	.datac(!\U4|csi_clk~q ),
	.datad(!\U2|csa_changes_0 [1]),
	.datae(!\U2|csa_old~combout ),
	.dataf(!\U2|csa_changes_0 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|reg_fstate~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|reg_fstate~0 .extended_lut = "off";
defparam \U2|reg_fstate~0 .lut_mask = 64'h0000000040004400;
defparam \U2|reg_fstate~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y33_N12
cyclonev_lcell_comb \U2|Selector14~0 (
// Equation(s):
// \U2|Selector14~0_combout  = ( \U2|fstate.K~q  & ( \U2|reg_fstate~0_combout  & ( (\U2|Selector7~0_combout  & (\U2|fstate.E~q  & ((!\U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ) # (\U2|Equal3~0_combout )))) ) ) ) # ( !\U2|fstate.K~q  
// & ( \U2|reg_fstate~0_combout  & ( (\U2|Selector7~0_combout  & (\U2|fstate.E~q  & ((!\U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ) # (\U2|Equal3~0_combout )))) ) ) ) # ( \U2|fstate.K~q  & ( !\U2|reg_fstate~0_combout  ) ) # ( 
// !\U2|fstate.K~q  & ( !\U2|reg_fstate~0_combout  & ( (\U2|Selector7~0_combout  & (\U2|fstate.E~q  & ((!\U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ) # (\U2|Equal3~0_combout )))) ) ) )

	.dataa(!\U2|Equal3~0_combout ),
	.datab(!\U2|Selector7~0_combout ),
	.datac(!\U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datad(!\U2|fstate.E~q ),
	.datae(!\U2|fstate.K~q ),
	.dataf(!\U2|reg_fstate~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|Selector14~0 .extended_lut = "off";
defparam \U2|Selector14~0 .lut_mask = 64'h0031FFFF00310031;
defparam \U2|Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y33_N14
dffeas \U2|fstate.K (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U2|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|fstate.K~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|fstate.K .is_wysiwyg = "true";
defparam \U2|fstate.K .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y33_N48
cyclonev_lcell_comb \U2|Selector13~0 (
// Equation(s):
// \U2|Selector13~0_combout  = (!\U2|fstate.IDLE~q  & !\U1|scfifo_component|auto_generated|dffe_af~q )

	.dataa(gnd),
	.datab(!\U2|fstate.IDLE~q ),
	.datac(!\U1|scfifo_component|auto_generated|dffe_af~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|Selector13~0 .extended_lut = "off";
defparam \U2|Selector13~0 .lut_mask = 64'hC0C0C0C0C0C0C0C0;
defparam \U2|Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y31_N45
cyclonev_lcell_comb \U2|reg_fstate.H~1 (
// Equation(s):
// \U2|reg_fstate.H~1_combout  = ( \nReset~input_o  & ( \U2|fstate.G~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U2|fstate.G~q ),
	.datae(gnd),
	.dataf(!\nReset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|reg_fstate.H~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|reg_fstate.H~1 .extended_lut = "off";
defparam \U2|reg_fstate.H~1 .lut_mask = 64'h0000000000FF00FF;
defparam \U2|reg_fstate.H~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y31_N3
cyclonev_lcell_comb \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 (
// Equation(s):
// \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout  = SUM(( \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] ) + ( !\U6|scfifo_component|auto_generated|dpfifo|valid_wreq~combout 
//  ) + ( \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  ))
// \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  = CARRY(( \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] ) + ( !\U6|scfifo_component|auto_generated|dpfifo|valid_wreq~combout 
//  ) + ( \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U6|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datad(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout ),
	.cout(\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .extended_lut = "off";
defparam \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .lut_mask = 64'h00000F0F000000FF;
defparam \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y31_N6
cyclonev_lcell_comb \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 (
// Equation(s):
// \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout  = SUM(( \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] ) + ( !\U6|scfifo_component|auto_generated|dpfifo|valid_wreq~combout 
//  ) + ( \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  ))
// \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  = CARRY(( \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] ) + ( !\U6|scfifo_component|auto_generated|dpfifo|valid_wreq~combout 
//  ) + ( \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U6|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datad(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout ),
	.cout(\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .extended_lut = "off";
defparam \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .lut_mask = 64'h00000F0F000000FF;
defparam \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y31_N8
dffeas \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sclr~q ),
	.sload(gnd),
	.ena(\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y31_N9
cyclonev_lcell_comb \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 (
// Equation(s):
// \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout  = SUM(( \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] ) + ( !\U6|scfifo_component|auto_generated|dpfifo|valid_wreq~combout 
//  ) + ( \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U6|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datad(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .extended_lut = "off";
defparam \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .lut_mask = 64'h00000F0F000000FF;
defparam \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y31_N11
dffeas \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sclr~q ),
	.sload(gnd),
	.ena(\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y31_N24
cyclonev_lcell_comb \U8|Decoder0~0 (
// Equation(s):
// \U8|Decoder0~0_combout  = ( !\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & ( \nReset~input_o  & ( (!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & (\U2|fstate.I~q  & 
// (\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & !\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]))) ) ) )

	.dataa(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datab(!\U2|fstate.I~q ),
	.datac(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datad(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datae(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.dataf(!\nReset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8|Decoder0~0 .extended_lut = "off";
defparam \U8|Decoder0~0 .lut_mask = 64'h0000000002000000;
defparam \U8|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y31_N15
cyclonev_lcell_comb \U6|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 (
// Equation(s):
// \U6|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout  = ( \U6|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( \U2|reg_fstate.H~0_combout  & ( (!\U8|Decoder0~0_combout ) # 
// (\U6|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ) ) ) ) # ( !\U6|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( \U2|reg_fstate.H~0_combout  & ( (\U6|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ) # 
// (\U2|reg_fstate.H~1_combout ) ) ) ) # ( \U6|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( !\U2|reg_fstate.H~0_combout  & ( (!\U8|Decoder0~0_combout ) # (\U6|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ) ) ) ) # ( 
// !\U6|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( !\U2|reg_fstate.H~0_combout  & ( \U6|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  ) ) )

	.dataa(!\U2|reg_fstate.H~1_combout ),
	.datab(!\U8|Decoder0~0_combout ),
	.datac(gnd),
	.datad(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datae(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.dataf(!\U2|reg_fstate.H~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U6|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U6|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 .extended_lut = "off";
defparam \U6|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 .lut_mask = 64'h00FFCCFF55FFCCFF;
defparam \U6|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y31_N17
dffeas \U6|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U6|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sclr~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U6|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U6|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty .is_wysiwyg = "true";
defparam \U6|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y33_N42
cyclonev_lcell_comb \U2|Selector4~0 (
// Equation(s):
// \U2|Selector4~0_combout  = ( !\U6|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( \U2|fstate.I~q  ) )

	.dataa(gnd),
	.datab(!\U2|fstate.I~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|Selector4~0 .extended_lut = "off";
defparam \U2|Selector4~0 .lut_mask = 64'h3333333300000000;
defparam \U2|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y33_N24
cyclonev_lcell_comb \U2|reg_fstate.IDLE~0 (
// Equation(s):
// \U2|reg_fstate.IDLE~0_combout  = ( \nReset~input_o  & ( \U2|reg_fstate~0_combout  & ( (!\U2|fstate.K~q  & (!\U2|Selector4~0_combout  & ((!\U2|Selector13~0_combout ) # (\Read_RQ~input_o )))) ) ) ) # ( \nReset~input_o  & ( !\U2|reg_fstate~0_combout  & ( 
// (!\U2|Selector4~0_combout  & ((!\U2|Selector13~0_combout ) # (\Read_RQ~input_o ))) ) ) )

	.dataa(!\Read_RQ~input_o ),
	.datab(!\U2|fstate.K~q ),
	.datac(!\U2|Selector13~0_combout ),
	.datad(!\U2|Selector4~0_combout ),
	.datae(!\nReset~input_o ),
	.dataf(!\U2|reg_fstate~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|reg_fstate.IDLE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|reg_fstate.IDLE~0 .extended_lut = "off";
defparam \U2|reg_fstate.IDLE~0 .lut_mask = 64'h0000F5000000C400;
defparam \U2|reg_fstate.IDLE~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y33_N26
dffeas \U2|fstate.IDLE (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U2|reg_fstate.IDLE~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|fstate.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|fstate.IDLE .is_wysiwyg = "true";
defparam \U2|fstate.IDLE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y33_N51
cyclonev_lcell_comb \U2|csa_old~0 (
// Equation(s):
// \U2|csa_old~0_combout  = ( \U2|fstate.IDLE~q  & ( \U4|csi_clk~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U4|csi_clk~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U2|fstate.IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|csa_old~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|csa_old~0 .extended_lut = "off";
defparam \U2|csa_old~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \U2|csa_old~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y33_N45
cyclonev_lcell_comb \U2|csa_old (
// Equation(s):
// \U2|csa_old~combout  = ( \U2|csa_old~0_combout  & ( (\U2|csa_old~combout ) # (\nReset~input_o ) ) ) # ( !\U2|csa_old~0_combout  & ( (!\nReset~input_o  & \U2|csa_old~combout ) ) )

	.dataa(!\nReset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U2|csa_old~combout ),
	.datae(gnd),
	.dataf(!\U2|csa_old~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|csa_old~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|csa_old .extended_lut = "off";
defparam \U2|csa_old .lut_mask = 64'h00AA00AA55FF55FF;
defparam \U2|csa_old .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y33_N54
cyclonev_lcell_comb \U2|fifo_tx_read_rq~0 (
// Equation(s):
// \U2|fifo_tx_read_rq~0_combout  = ( \U2|csa_changes_0 [1] & ( \U2|csa_changes_0 [0] & ( (!\U2|csa_changes_0 [3] & (\U2|csa_changes_0 [2] & ((!\U4|csi_clk~q ) # (\U2|csa_old~combout )))) ) ) )

	.dataa(!\U2|csa_old~combout ),
	.datab(!\U4|csi_clk~q ),
	.datac(!\U2|csa_changes_0 [3]),
	.datad(!\U2|csa_changes_0 [2]),
	.datae(!\U2|csa_changes_0 [1]),
	.dataf(!\U2|csa_changes_0 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|fifo_tx_read_rq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|fifo_tx_read_rq~0 .extended_lut = "off";
defparam \U2|fifo_tx_read_rq~0 .lut_mask = 64'h00000000000000D0;
defparam \U2|fifo_tx_read_rq~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y33_N33
cyclonev_lcell_comb \U2|Selector5~0 (
// Equation(s):
// \U2|Selector5~0_combout  = ( \U2|fstate.IDLE~q  & ( (!\U2|fifo_tx_read_rq~0_combout  & \U2|fstate.A~q ) ) ) # ( !\U2|fstate.IDLE~q  & ( ((!\U2|fifo_tx_read_rq~0_combout  & \U2|fstate.A~q )) # (\U1|scfifo_component|auto_generated|dffe_af~q ) ) )

	.dataa(!\U1|scfifo_component|auto_generated|dffe_af~q ),
	.datab(gnd),
	.datac(!\U2|fifo_tx_read_rq~0_combout ),
	.datad(!\U2|fstate.A~q ),
	.datae(gnd),
	.dataf(!\U2|fstate.IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|Selector5~0 .extended_lut = "off";
defparam \U2|Selector5~0 .lut_mask = 64'h55F555F500F000F0;
defparam \U2|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y33_N35
dffeas \U2|fstate.A (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U2|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|fstate.A~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|fstate.A .is_wysiwyg = "true";
defparam \U2|fstate.A .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y33_N30
cyclonev_lcell_comb \U2|Selector6~0 (
// Equation(s):
// \U2|Selector6~0_combout  = ( \U2|fifo_tx_read_rq~0_combout  & ( ((!\U2|Selector7~0_combout  & \U2|fstate.B~q )) # (\U2|fstate.A~q ) ) ) # ( !\U2|fifo_tx_read_rq~0_combout  & ( (!\U2|Selector7~0_combout  & \U2|fstate.B~q ) ) )

	.dataa(gnd),
	.datab(!\U2|Selector7~0_combout ),
	.datac(!\U2|fstate.A~q ),
	.datad(!\U2|fstate.B~q ),
	.datae(gnd),
	.dataf(!\U2|fifo_tx_read_rq~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|Selector6~0 .extended_lut = "off";
defparam \U2|Selector6~0 .lut_mask = 64'h00CC00CC0FCF0FCF;
defparam \U2|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y33_N32
dffeas \U2|fstate.B (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U2|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|fstate.B~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|fstate.B .is_wysiwyg = "true";
defparam \U2|fstate.B .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y31_N24
cyclonev_lcell_comb \U2|Selector27~0 (
// Equation(s):
// \U2|Selector27~0_combout  = ( !\U2|csa_changes_1 [1] & ( \U2|csa_changes_1 [0] & ( (((\U2|fstate.G~q ) # (\U2|fstate.B~q )) # (\U2|fstate.E~q )) # (\U2|fstate.J~q ) ) ) ) # ( \U2|csa_changes_1 [1] & ( !\U2|csa_changes_1 [0] & ( (((\U2|fstate.G~q ) # 
// (\U2|fstate.B~q )) # (\U2|fstate.E~q )) # (\U2|fstate.J~q ) ) ) )

	.dataa(!\U2|fstate.J~q ),
	.datab(!\U2|fstate.E~q ),
	.datac(!\U2|fstate.B~q ),
	.datad(!\U2|fstate.G~q ),
	.datae(!\U2|csa_changes_1 [1]),
	.dataf(!\U2|csa_changes_1 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|Selector27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|Selector27~0 .extended_lut = "off";
defparam \U2|Selector27~0 .lut_mask = 64'h00007FFF7FFF0000;
defparam \U2|Selector27~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y31_N54
cyclonev_lcell_comb \U2|csa_changes_1[1] (
// Equation(s):
// \U2|csa_changes_1 [1] = ( \U2|Selector27~0_combout  & ( (\U2|csa_changes_1[3]~0_combout ) # (\U2|csa_changes_1 [1]) ) ) # ( !\U2|Selector27~0_combout  & ( (\U2|csa_changes_1 [1] & !\U2|csa_changes_1[3]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U2|csa_changes_1 [1]),
	.datad(!\U2|csa_changes_1[3]~0_combout ),
	.datae(gnd),
	.dataf(!\U2|Selector27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|csa_changes_1 [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|csa_changes_1[1] .extended_lut = "off";
defparam \U2|csa_changes_1[1] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \U2|csa_changes_1[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y31_N15
cyclonev_lcell_comb \U2|Selector7~0 (
// Equation(s):
// \U2|Selector7~0_combout  = ( \U2|csa_changes_1 [0] & ( !\U2|csa_changes_1 [3] & ( (!\U2|csa_changes_1 [2] & (!\U2|csa_changes_1 [1] & ((!\U4|csi_clk~q ) # (\U2|csa_old~combout )))) ) ) )

	.dataa(!\U2|csa_changes_1 [2]),
	.datab(!\U2|csa_changes_1 [1]),
	.datac(!\U2|csa_old~combout ),
	.datad(!\U4|csi_clk~q ),
	.datae(!\U2|csa_changes_1 [0]),
	.dataf(!\U2|csa_changes_1 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|Selector7~0 .extended_lut = "off";
defparam \U2|Selector7~0 .lut_mask = 64'h0000880800000000;
defparam \U2|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y33_N33
cyclonev_lcell_comb \U2|Selector9~0 (
// Equation(s):
// \U2|Selector9~0_combout  = ( \U2|fifo_tx_read_rq~0_combout  & ( ((!\U2|Selector7~0_combout  & \U2|fstate.E~q )) # (\U2|fstate.D~q ) ) ) # ( !\U2|fifo_tx_read_rq~0_combout  & ( (!\U2|Selector7~0_combout  & \U2|fstate.E~q ) ) )

	.dataa(!\U2|fstate.D~q ),
	.datab(!\U2|Selector7~0_combout ),
	.datac(gnd),
	.datad(!\U2|fstate.E~q ),
	.datae(gnd),
	.dataf(!\U2|fifo_tx_read_rq~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|Selector9~0 .extended_lut = "off";
defparam \U2|Selector9~0 .lut_mask = 64'h00CC00CC55DD55DD;
defparam \U2|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y33_N35
dffeas \U2|fstate.E (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U2|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|fstate.E~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|fstate.E .is_wysiwyg = "true";
defparam \U2|fstate.E .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y33_N39
cyclonev_lcell_comb \U2|Selector8~0 (
// Equation(s):
// \U2|Selector8~0_combout  = ( \U2|csa_old~combout  & ( !\U2|csa_changes_0 [0] & ( (!\U2|csa_changes_0 [3] & (\U2|csa_changes_0 [2] & \U2|csa_changes_0 [1])) ) ) ) # ( !\U2|csa_old~combout  & ( !\U2|csa_changes_0 [0] & ( (!\U2|csa_changes_0 [3] & 
// (\U2|csa_changes_0 [2] & (\U2|csa_changes_0 [1] & !\U4|csi_clk~q ))) ) ) )

	.dataa(!\U2|csa_changes_0 [3]),
	.datab(!\U2|csa_changes_0 [2]),
	.datac(!\U2|csa_changes_0 [1]),
	.datad(!\U4|csi_clk~q ),
	.datae(!\U2|csa_old~combout ),
	.dataf(!\U2|csa_changes_0 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|Selector8~0 .extended_lut = "off";
defparam \U2|Selector8~0 .lut_mask = 64'h0200020200000000;
defparam \U2|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y35_N24
cyclonev_lcell_comb \U2|always1~0 (
// Equation(s):
// \U2|always1~0_combout  = ( \U2|byte_sends [3] & ( (\U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ((!\U2|byte_sends [1]) # ((!\U2|byte_sends [2]) # (\U2|byte_sends [0])))) ) ) # ( !\U2|byte_sends [3] & ( 
// \U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  ) )

	.dataa(!\U2|byte_sends [1]),
	.datab(!\U2|byte_sends [0]),
	.datac(!\U2|byte_sends [2]),
	.datad(!\U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datae(gnd),
	.dataf(!\U2|byte_sends [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|always1~0 .extended_lut = "off";
defparam \U2|always1~0 .lut_mask = 64'h00FF00FF00FB00FB;
defparam \U2|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y33_N42
cyclonev_lcell_comb \U2|Selector7~2 (
// Equation(s):
// \U2|Selector7~2_combout  = ( \U2|fstate.C~q  & ( \U2|Selector7~0_combout  & ( (!\U2|Selector8~0_combout ) # (((\U2|fstate.E~q  & \U2|always1~0_combout )) # (\U2|fstate.B~q )) ) ) ) # ( !\U2|fstate.C~q  & ( \U2|Selector7~0_combout  & ( ((\U2|fstate.E~q  & 
// \U2|always1~0_combout )) # (\U2|fstate.B~q ) ) ) ) # ( \U2|fstate.C~q  & ( !\U2|Selector7~0_combout  & ( !\U2|Selector8~0_combout  ) ) )

	.dataa(!\U2|fstate.E~q ),
	.datab(!\U2|Selector8~0_combout ),
	.datac(!\U2|always1~0_combout ),
	.datad(!\U2|fstate.B~q ),
	.datae(!\U2|fstate.C~q ),
	.dataf(!\U2|Selector7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|Selector7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|Selector7~2 .extended_lut = "off";
defparam \U2|Selector7~2 .lut_mask = 64'h0000CCCC05FFCDFF;
defparam \U2|Selector7~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y33_N44
dffeas \U2|fstate.C (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U2|Selector7~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|fstate.C~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|fstate.C .is_wysiwyg = "true";
defparam \U2|fstate.C .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y33_N57
cyclonev_lcell_comb \U2|Selector8~1 (
// Equation(s):
// \U2|Selector8~1_combout  = ( \U2|fifo_tx_read_rq~0_combout  & ( (\U2|fstate.C~q  & \U2|Selector8~0_combout ) ) ) # ( !\U2|fifo_tx_read_rq~0_combout  & ( ((\U2|fstate.C~q  & \U2|Selector8~0_combout )) # (\U2|fstate.D~q ) ) )

	.dataa(gnd),
	.datab(!\U2|fstate.C~q ),
	.datac(!\U2|Selector8~0_combout ),
	.datad(!\U2|fstate.D~q ),
	.datae(gnd),
	.dataf(!\U2|fifo_tx_read_rq~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|Selector8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|Selector8~1 .extended_lut = "off";
defparam \U2|Selector8~1 .lut_mask = 64'h03FF03FF03030303;
defparam \U2|Selector8~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y33_N59
dffeas \U2|fstate.D (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U2|Selector8~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|fstate.D~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|fstate.D .is_wysiwyg = "true";
defparam \U2|fstate.D .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y33_N21
cyclonev_lcell_comb \U2|fifo_tx_read_rq~2 (
// Equation(s):
// \U2|fifo_tx_read_rq~2_combout  = (!\U2|fstate.D~q  & !\U2|fstate.A~q )

	.dataa(!\U2|fstate.D~q ),
	.datab(gnd),
	.datac(!\U2|fstate.A~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|fifo_tx_read_rq~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|fifo_tx_read_rq~2 .extended_lut = "off";
defparam \U2|fifo_tx_read_rq~2 .lut_mask = 64'hA0A0A0A0A0A0A0A0;
defparam \U2|fifo_tx_read_rq~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y33_N12
cyclonev_lcell_comb \U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 (
// Equation(s):
// \U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout  = ( \U0|fifo_wrreq~q  & ( \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & ( 
// (\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & (\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & (\U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & 
// \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]))) ) ) )

	.dataa(!\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datab(!\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datac(!\U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datad(!\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datae(!\U0|fifo_wrreq~q ),
	.dataf(!\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 .extended_lut = "off";
defparam \U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 .lut_mask = 64'h0000000000000001;
defparam \U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y33_N54
cyclonev_lcell_comb \U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1 (
// Equation(s):
// \U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout  = ( \U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  & ( \U2|fifo_tx_read_rq~0_combout  & ( (!\sclr~q  & ((!\nReset~input_o ) # (\U2|fifo_tx_read_rq~2_combout ))) ) ) ) 
// # ( !\U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  & ( \U2|fifo_tx_read_rq~0_combout  & ( (!\sclr~q  & (\U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout  & ((!\nReset~input_o ) # (\U2|fifo_tx_read_rq~2_combout )))) 
// ) ) ) # ( \U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  & ( !\U2|fifo_tx_read_rq~0_combout  & ( !\sclr~q  ) ) ) # ( !\U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  & ( !\U2|fifo_tx_read_rq~0_combout  & ( (!\sclr~q  & 
// \U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout ) ) ) )

	.dataa(!\sclr~q ),
	.datab(!\U2|fifo_tx_read_rq~2_combout ),
	.datac(!\nReset~input_o ),
	.datad(!\U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.datae(!\U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.dataf(!\U2|fifo_tx_read_rq~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1 .extended_lut = "off";
defparam \U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1 .lut_mask = 64'h00AAAAAA00A2A2A2;
defparam \U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y33_N56
dffeas \U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full .is_wysiwyg = "true";
defparam \U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y33_N6
cyclonev_lcell_comb \U1|scfifo_component|auto_generated|dpfifo|valid_wreq (
// Equation(s):
// \U1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  = ( \U0|fifo_wrreq~q  & ( !\U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  ) )

	.dataa(!\U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U0|fifo_wrreq~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dpfifo|valid_wreq .extended_lut = "off";
defparam \U1|scfifo_component|auto_generated|dpfifo|valid_wreq .lut_mask = 64'h00000000AAAAAAAA;
defparam \U1|scfifo_component|auto_generated|dpfifo|valid_wreq .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y33_N35
dffeas \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sclr~q ),
	.sload(gnd),
	.ena(\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y33_N45
cyclonev_lcell_comb \U1|scfifo_component|auto_generated|dffe_af~0 (
// Equation(s):
// \U1|scfifo_component|auto_generated|dffe_af~0_combout  = ( \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & ( \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & ( 
// \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] ) ) )

	.dataa(!\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.dataf(!\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|scfifo_component|auto_generated|dffe_af~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dffe_af~0 .extended_lut = "off";
defparam \U1|scfifo_component|auto_generated|dffe_af~0 .lut_mask = 64'h0000000000005555;
defparam \U1|scfifo_component|auto_generated|dffe_af~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y33_N24
cyclonev_lcell_comb \U2|fifo_tx_read_rq~1 (
// Equation(s):
// \U2|fifo_tx_read_rq~1_combout  = ( \U2|fstate.D~q  & ( \nReset~input_o  ) ) # ( !\U2|fstate.D~q  & ( (\nReset~input_o  & \U2|fstate.A~q ) ) )

	.dataa(gnd),
	.datab(!\nReset~input_o ),
	.datac(gnd),
	.datad(!\U2|fstate.A~q ),
	.datae(gnd),
	.dataf(!\U2|fstate.D~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|fifo_tx_read_rq~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|fifo_tx_read_rq~1 .extended_lut = "off";
defparam \U2|fifo_tx_read_rq~1 .lut_mask = 64'h0033003333333333;
defparam \U2|fifo_tx_read_rq~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y33_N15
cyclonev_lcell_comb \U1|scfifo_component|auto_generated|dffe_af~1 (
// Equation(s):
// \U1|scfifo_component|auto_generated|dffe_af~1_combout  = ( \U1|scfifo_component|auto_generated|dffe_af~q  & ( \U2|fifo_tx_read_rq~0_combout  & ( (!\U1|scfifo_component|auto_generated|dffe_af~0_combout ) # ((!\U2|fifo_tx_read_rq~1_combout ) # 
// ((!\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]) # (\U0|fifo_wrreq~q ))) ) ) ) # ( !\U1|scfifo_component|auto_generated|dffe_af~q  & ( \U2|fifo_tx_read_rq~0_combout  & ( 
// (\U1|scfifo_component|auto_generated|dffe_af~0_combout  & (!\U2|fifo_tx_read_rq~1_combout  & (!\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & \U0|fifo_wrreq~q ))) ) ) ) # ( 
// \U1|scfifo_component|auto_generated|dffe_af~q  & ( !\U2|fifo_tx_read_rq~0_combout  ) ) # ( !\U1|scfifo_component|auto_generated|dffe_af~q  & ( !\U2|fifo_tx_read_rq~0_combout  & ( (\U1|scfifo_component|auto_generated|dffe_af~0_combout  & 
// (!\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & \U0|fifo_wrreq~q )) ) ) )

	.dataa(!\U1|scfifo_component|auto_generated|dffe_af~0_combout ),
	.datab(!\U2|fifo_tx_read_rq~1_combout ),
	.datac(!\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datad(!\U0|fifo_wrreq~q ),
	.datae(!\U1|scfifo_component|auto_generated|dffe_af~q ),
	.dataf(!\U2|fifo_tx_read_rq~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|scfifo_component|auto_generated|dffe_af~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dffe_af~1 .extended_lut = "off";
defparam \U1|scfifo_component|auto_generated|dffe_af~1 .lut_mask = 64'h0050FFFF0040FEFF;
defparam \U1|scfifo_component|auto_generated|dffe_af~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y33_N17
dffeas \U1|scfifo_component|auto_generated|dffe_af (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U1|scfifo_component|auto_generated|dffe_af~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sclr~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|scfifo_component|auto_generated|dffe_af~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dffe_af .is_wysiwyg = "true";
defparam \U1|scfifo_component|auto_generated|dffe_af .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y33_N39
cyclonev_lcell_comb \U2|Selector13~1 (
// Equation(s):
// \U2|Selector13~1_combout  = ( \U2|fstate.IDLE~q  & ( (!\U2|Selector7~0_combout  & \U2|fstate.J~q ) ) ) # ( !\U2|fstate.IDLE~q  & ( (!\U1|scfifo_component|auto_generated|dffe_af~q  & (((!\U2|Selector7~0_combout  & \U2|fstate.J~q )) # (\Read_RQ~input_o ))) 
// # (\U1|scfifo_component|auto_generated|dffe_af~q  & (!\U2|Selector7~0_combout  & ((\U2|fstate.J~q )))) ) )

	.dataa(!\U1|scfifo_component|auto_generated|dffe_af~q ),
	.datab(!\U2|Selector7~0_combout ),
	.datac(!\Read_RQ~input_o ),
	.datad(!\U2|fstate.J~q ),
	.datae(gnd),
	.dataf(!\U2|fstate.IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|Selector13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|Selector13~1 .extended_lut = "off";
defparam \U2|Selector13~1 .lut_mask = 64'h0ACE0ACE00CC00CC;
defparam \U2|Selector13~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y33_N41
dffeas \U2|fstate.J (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U2|Selector13~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|fstate.J~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|fstate.J .is_wysiwyg = "true";
defparam \U2|fstate.J .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y33_N18
cyclonev_lcell_comb \U2|WideOr17~0 (
// Equation(s):
// \U2|WideOr17~0_combout  = ( !\U2|fstate.G~q  & ( (!\U2|fstate.J~q  & (!\U2|fstate.E~q  & !\U2|fstate.B~q )) ) )

	.dataa(gnd),
	.datab(!\U2|fstate.J~q ),
	.datac(!\U2|fstate.E~q ),
	.datad(!\U2|fstate.B~q ),
	.datae(gnd),
	.dataf(!\U2|fstate.G~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|WideOr17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|WideOr17~0 .extended_lut = "off";
defparam \U2|WideOr17~0 .lut_mask = 64'hC000C00000000000;
defparam \U2|WideOr17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y31_N30
cyclonev_lcell_comb \U2|csa_changes_1[3]~0 (
// Equation(s):
// \U2|csa_changes_1[3]~0_combout  = ( \nReset~input_o  & ( ((\U4|csi_clk~q  & !\U2|csa_old~combout )) # (\U2|WideOr17~0_combout ) ) )

	.dataa(gnd),
	.datab(!\U4|csi_clk~q ),
	.datac(!\U2|WideOr17~0_combout ),
	.datad(!\U2|csa_old~combout ),
	.datae(gnd),
	.dataf(!\nReset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|csa_changes_1[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|csa_changes_1[3]~0 .extended_lut = "off";
defparam \U2|csa_changes_1[3]~0 .lut_mask = 64'h000000003F0F3F0F;
defparam \U2|csa_changes_1[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y31_N42
cyclonev_lcell_comb \U2|Selector26~0 (
// Equation(s):
// \U2|Selector26~0_combout  = ( \U2|csa_changes_1 [0] & ( (!\U2|WideOr17~0_combout  & (!\U2|csa_changes_1 [2] $ (!\U2|csa_changes_1 [1]))) ) ) # ( !\U2|csa_changes_1 [0] & ( (\U2|csa_changes_1 [2] & !\U2|WideOr17~0_combout ) ) )

	.dataa(gnd),
	.datab(!\U2|csa_changes_1 [2]),
	.datac(!\U2|csa_changes_1 [1]),
	.datad(!\U2|WideOr17~0_combout ),
	.datae(gnd),
	.dataf(!\U2|csa_changes_1 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|Selector26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|Selector26~0 .extended_lut = "off";
defparam \U2|Selector26~0 .lut_mask = 64'h330033003C003C00;
defparam \U2|Selector26~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y31_N18
cyclonev_lcell_comb \U2|csa_changes_1[2] (
// Equation(s):
// \U2|csa_changes_1 [2] = ( \U2|Selector26~0_combout  & ( (\U2|csa_changes_1 [2]) # (\U2|csa_changes_1[3]~0_combout ) ) ) # ( !\U2|Selector26~0_combout  & ( (!\U2|csa_changes_1[3]~0_combout  & \U2|csa_changes_1 [2]) ) )

	.dataa(gnd),
	.datab(!\U2|csa_changes_1[3]~0_combout ),
	.datac(!\U2|csa_changes_1 [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U2|Selector26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|csa_changes_1 [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|csa_changes_1[2] .extended_lut = "off";
defparam \U2|csa_changes_1[2] .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \U2|csa_changes_1[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y31_N12
cyclonev_lcell_comb \U2|reg_fstate.H~0 (
// Equation(s):
// \U2|reg_fstate.H~0_combout  = ( \U2|csa_changes_1 [3] & ( !\U2|csa_changes_1 [0] & ( (!\U2|csa_changes_1 [2] & (!\U2|csa_changes_1 [1] & ((!\U4|csi_clk~q ) # (\U2|csa_old~combout )))) ) ) )

	.dataa(!\U2|csa_changes_1 [2]),
	.datab(!\U2|csa_changes_1 [1]),
	.datac(!\U4|csi_clk~q ),
	.datad(!\U2|csa_old~combout ),
	.datae(!\U2|csa_changes_1 [3]),
	.dataf(!\U2|csa_changes_1 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|reg_fstate.H~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|reg_fstate.H~0 .extended_lut = "off";
defparam \U2|reg_fstate.H~0 .lut_mask = 64'h0000808800000000;
defparam \U2|reg_fstate.H~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y31_N48
cyclonev_lcell_comb \U6|scfifo_component|auto_generated|dpfifo|valid_rreq~0 (
// Equation(s):
// \U6|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  = ( \nReset~input_o  & ( (\U2|fstate.I~q  & \U6|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U2|fstate.I~q ),
	.datad(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datae(gnd),
	.dataf(!\nReset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U6|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U6|scfifo_component|auto_generated|dpfifo|valid_rreq~0 .extended_lut = "off";
defparam \U6|scfifo_component|auto_generated|dpfifo|valid_rreq~0 .lut_mask = 64'h00000000000F000F;
defparam \U6|scfifo_component|auto_generated|dpfifo|valid_rreq~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y31_N57
cyclonev_lcell_comb \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|_~0 (
// Equation(s):
// \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout  = ( \U6|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  ) # ( !\U6|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & ( 
// ((!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  & (\U2|reg_fstate.H~0_combout  & \U2|reg_fstate.H~1_combout ))) # (\sclr~q ) ) )

	.dataa(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datab(!\U2|reg_fstate.H~0_combout ),
	.datac(!\sclr~q ),
	.datad(!\U2|reg_fstate.H~1_combout ),
	.datae(gnd),
	.dataf(!\U6|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|_~0 .extended_lut = "off";
defparam \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|_~0 .lut_mask = 64'h0F2F0F2FFFFFFFFF;
defparam \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y31_N2
dffeas \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sclr~q ),
	.sload(gnd),
	.ena(\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y31_N5
dffeas \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sclr~q ),
	.sload(gnd),
	.ena(\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y31_N3
cyclonev_lcell_comb \U6|scfifo_component|auto_generated|dffe_af~1 (
// Equation(s):
// \U6|scfifo_component|auto_generated|dffe_af~1_combout  = ( \U2|fstate.I~q  & ( \nReset~input_o  & ( (\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & 
// (\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & (\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & 
// \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]))) ) ) )

	.dataa(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datab(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datac(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datad(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datae(!\U2|fstate.I~q ),
	.dataf(!\nReset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U6|scfifo_component|auto_generated|dffe_af~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U6|scfifo_component|auto_generated|dffe_af~1 .extended_lut = "off";
defparam \U6|scfifo_component|auto_generated|dffe_af~1 .lut_mask = 64'h0000000000000001;
defparam \U6|scfifo_component|auto_generated|dffe_af~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y31_N54
cyclonev_lcell_comb \U6|scfifo_component|auto_generated|dffe_af~0 (
// Equation(s):
// \U6|scfifo_component|auto_generated|dffe_af~0_combout  = ( \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & ( (\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & 
// \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datad(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U6|scfifo_component|auto_generated|dffe_af~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U6|scfifo_component|auto_generated|dffe_af~0 .extended_lut = "off";
defparam \U6|scfifo_component|auto_generated|dffe_af~0 .lut_mask = 64'h00000000000F000F;
defparam \U6|scfifo_component|auto_generated|dffe_af~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y31_N42
cyclonev_lcell_comb \U6|scfifo_component|auto_generated|dffe_af~2 (
// Equation(s):
// \U6|scfifo_component|auto_generated|dffe_af~2_combout  = ( \U6|scfifo_component|auto_generated|dffe_af~q  & ( \U2|reg_fstate.H~0_combout  & ( (!\U6|scfifo_component|auto_generated|dffe_af~1_combout ) # ((\U2|reg_fstate.H~1_combout  & 
// (\U6|scfifo_component|auto_generated|dffe_af~0_combout  & !\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]))) ) ) ) # ( !\U6|scfifo_component|auto_generated|dffe_af~q  & ( \U2|reg_fstate.H~0_combout  & ( 
// (\U2|reg_fstate.H~1_combout  & (\U6|scfifo_component|auto_generated|dffe_af~0_combout  & !\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0])) ) ) ) # ( \U6|scfifo_component|auto_generated|dffe_af~q  & ( 
// !\U2|reg_fstate.H~0_combout  & ( !\U6|scfifo_component|auto_generated|dffe_af~1_combout  ) ) )

	.dataa(!\U6|scfifo_component|auto_generated|dffe_af~1_combout ),
	.datab(!\U2|reg_fstate.H~1_combout ),
	.datac(!\U6|scfifo_component|auto_generated|dffe_af~0_combout ),
	.datad(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datae(!\U6|scfifo_component|auto_generated|dffe_af~q ),
	.dataf(!\U2|reg_fstate.H~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U6|scfifo_component|auto_generated|dffe_af~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U6|scfifo_component|auto_generated|dffe_af~2 .extended_lut = "off";
defparam \U6|scfifo_component|auto_generated|dffe_af~2 .lut_mask = 64'h0000AAAA0300ABAA;
defparam \U6|scfifo_component|auto_generated|dffe_af~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y31_N44
dffeas \U6|scfifo_component|auto_generated|dffe_af (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U6|scfifo_component|auto_generated|dffe_af~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sclr~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U6|scfifo_component|auto_generated|dffe_af~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U6|scfifo_component|auto_generated|dffe_af .is_wysiwyg = "true";
defparam \U6|scfifo_component|auto_generated|dffe_af .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y33_N30
cyclonev_lcell_comb \U2|Selector12~0 (
// Equation(s):
// \U2|Selector12~0_combout  = ( \U6|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( ((\U6|scfifo_component|auto_generated|dffe_af~q  & \U2|fstate.H~q )) # (\U2|fstate.I~q ) ) ) # ( 
// !\U6|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( (\U6|scfifo_component|auto_generated|dffe_af~q  & \U2|fstate.H~q ) ) )

	.dataa(gnd),
	.datab(!\U6|scfifo_component|auto_generated|dffe_af~q ),
	.datac(!\U2|fstate.H~q ),
	.datad(!\U2|fstate.I~q ),
	.datae(gnd),
	.dataf(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|Selector12~0 .extended_lut = "off";
defparam \U2|Selector12~0 .lut_mask = 64'h0303030303FF03FF;
defparam \U2|Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y33_N32
dffeas \U2|fstate.I (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U2|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|fstate.I~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|fstate.I .is_wysiwyg = "true";
defparam \U2|fstate.I .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y31_N6
cyclonev_lcell_comb \U6|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 (
// Equation(s):
// \U6|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout  = ( \nReset~input_o  & ( (!\sclr~q  & (\U6|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  & !\U2|fstate.I~q )) ) ) # ( !\nReset~input_o  & ( (!\sclr~q  & 
// \U6|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ) ) )

	.dataa(gnd),
	.datab(!\sclr~q ),
	.datac(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(!\U2|fstate.I~q ),
	.datae(gnd),
	.dataf(!\nReset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U6|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U6|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 .extended_lut = "off";
defparam \U6|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 .lut_mask = 64'h0C0C0C0C0C000C00;
defparam \U6|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y31_N57
cyclonev_lcell_comb \U6|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1 (
// Equation(s):
// \U6|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout  = ( \nReset~input_o  & ( (\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & (!\sclr~q  & (!\U2|fstate.I~q  & 
// \U6|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ))) ) ) # ( !\nReset~input_o  & ( (\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & (!\sclr~q  & 
// \U6|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q )) ) )

	.dataa(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datab(!\sclr~q ),
	.datac(!\U2|fstate.I~q ),
	.datad(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datae(gnd),
	.dataf(!\nReset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U6|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U6|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1 .extended_lut = "off";
defparam \U6|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1 .lut_mask = 64'h0044004400400040;
defparam \U6|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y31_N48
cyclonev_lcell_comb \U6|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2 (
// Equation(s):
// \U6|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout  = ( \U2|reg_fstate.H~0_combout  & ( \U2|reg_fstate.H~1_combout  & ( ((\U6|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout  & 
// \U6|scfifo_component|auto_generated|dffe_af~0_combout )) # (\U6|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout ) ) ) ) # ( !\U2|reg_fstate.H~0_combout  & ( \U2|reg_fstate.H~1_combout  & ( 
// \U6|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout  ) ) ) # ( \U2|reg_fstate.H~0_combout  & ( !\U2|reg_fstate.H~1_combout  & ( \U6|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout  ) ) ) # ( 
// !\U2|reg_fstate.H~0_combout  & ( !\U2|reg_fstate.H~1_combout  & ( \U6|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout  ) ) )

	.dataa(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.datab(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.datac(!\U6|scfifo_component|auto_generated|dffe_af~0_combout ),
	.datad(gnd),
	.datae(!\U2|reg_fstate.H~0_combout ),
	.dataf(!\U2|reg_fstate.H~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U6|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U6|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2 .extended_lut = "off";
defparam \U6|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2 .lut_mask = 64'h5555555555555757;
defparam \U6|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y31_N50
dffeas \U6|scfifo_component|auto_generated|dpfifo|fifo_state|b_full (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U6|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U6|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U6|scfifo_component|auto_generated|dpfifo|fifo_state|b_full .is_wysiwyg = "true";
defparam \U6|scfifo_component|auto_generated|dpfifo|fifo_state|b_full .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y31_N33
cyclonev_lcell_comb \U6|scfifo_component|auto_generated|dpfifo|valid_wreq (
// Equation(s):
// \U6|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  = ( \U2|reg_fstate.H~0_combout  & ( (\nReset~input_o  & (!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  & \U2|fstate.G~q )) ) )

	.dataa(!\nReset~input_o ),
	.datab(gnd),
	.datac(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(!\U2|fstate.G~q ),
	.datae(gnd),
	.dataf(!\U2|reg_fstate.H~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U6|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U6|scfifo_component|auto_generated|dpfifo|valid_wreq .extended_lut = "off";
defparam \U6|scfifo_component|auto_generated|dpfifo|valid_wreq .lut_mask = 64'h0000000000500050;
defparam \U6|scfifo_component|auto_generated|dpfifo|valid_wreq .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y31_N48
cyclonev_lcell_comb \U6|scfifo_component|auto_generated|dpfifo|_~0 (
// Equation(s):
// \U6|scfifo_component|auto_generated|dpfifo|_~0_combout  = ( \nReset~input_o  & ( ((\U2|fstate.I~q  & \U6|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q )) # (\sclr~q ) ) ) # ( !\nReset~input_o  & ( \sclr~q  ) )

	.dataa(gnd),
	.datab(!\sclr~q ),
	.datac(!\U2|fstate.I~q ),
	.datad(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datae(gnd),
	.dataf(!\nReset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U6|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U6|scfifo_component|auto_generated|dpfifo|_~0 .extended_lut = "off";
defparam \U6|scfifo_component|auto_generated|dpfifo|_~0 .lut_mask = 64'h33333333333F333F;
defparam \U6|scfifo_component|auto_generated|dpfifo|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N18
cyclonev_io_ibuf \SPI_MISO~input (
	.i(SPI_MISO),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SPI_MISO~input_o ));
// synopsys translate_off
defparam \SPI_MISO~input .bus_hold = "false";
defparam \SPI_MISO~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X74_Y35_N0
cyclonev_lcell_comb \U7|data_out[2]~0 (
// Equation(s):
// \U7|data_out[2]~0_combout  = ( \U2|Selector11~0_combout  & ( \nReset~input_o  & ( (\U2|fstate.G~q ) # (\U2|fstate.F~q ) ) ) ) # ( !\U2|Selector11~0_combout  & ( \nReset~input_o  & ( \U2|fstate.G~q  ) ) ) # ( \U2|Selector11~0_combout  & ( !\nReset~input_o  
// ) ) # ( !\U2|Selector11~0_combout  & ( !\nReset~input_o  ) )

	.dataa(gnd),
	.datab(!\U2|fstate.F~q ),
	.datac(gnd),
	.datad(!\U2|fstate.G~q ),
	.datae(!\U2|Selector11~0_combout ),
	.dataf(!\nReset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U7|data_out[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U7|data_out[2]~0 .extended_lut = "off";
defparam \U7|data_out[2]~0 .lut_mask = 64'hFFFFFFFF00FF33FF;
defparam \U7|data_out[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y35_N2
dffeas \U7|data_out[0] (
	.clk(!\U4|csi_clk~q ),
	.d(gnd),
	.asdata(\SPI_MISO~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(vcc),
	.ena(\U7|data_out[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U7|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U7|data_out[0] .is_wysiwyg = "true";
defparam \U7|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y31_N30
cyclonev_lcell_comb \U6|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \U6|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout  = SUM(( \U6|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \U6|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(( \U6|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U6|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\U6|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.cout(\U6|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \U6|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .extended_lut = "off";
defparam \U6|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \U6|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y31_N18
cyclonev_lcell_comb \U6|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0 (
// Equation(s):
// \U6|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout  = ( \U2|fstate.G~q  & ( \nReset~input_o  & ( ((\U2|reg_fstate.H~0_combout  & !\U6|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q )) # (\sclr~q ) ) ) ) # ( !\U2|fstate.G~q  & ( 
// \nReset~input_o  & ( \sclr~q  ) ) ) # ( \U2|fstate.G~q  & ( !\nReset~input_o  & ( \sclr~q  ) ) ) # ( !\U2|fstate.G~q  & ( !\nReset~input_o  & ( \sclr~q  ) ) )

	.dataa(gnd),
	.datab(!\U2|reg_fstate.H~0_combout ),
	.datac(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(!\sclr~q ),
	.datae(!\U2|fstate.G~q ),
	.dataf(!\nReset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U6|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U6|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0 .extended_lut = "off";
defparam \U6|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0 .lut_mask = 64'h00FF00FF00FF30FF;
defparam \U6|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y31_N31
dffeas \U6|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U6|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sclr~q ),
	.sload(gnd),
	.ena(\U6|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U6|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U6|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \U6|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y31_N33
cyclonev_lcell_comb \U6|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \U6|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout  = SUM(( \U6|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( \U6|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))
// \U6|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY(( \U6|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( \U6|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U6|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U6|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\U6|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.cout(\U6|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \U6|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .extended_lut = "off";
defparam \U6|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \U6|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y31_N34
dffeas \U6|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U6|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sclr~q ),
	.sload(gnd),
	.ena(\U6|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U6|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U6|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \U6|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y31_N36
cyclonev_lcell_comb \U6|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \U6|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout  = SUM(( \U6|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( \U6|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))
// \U6|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY(( \U6|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( \U6|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U6|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U6|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\U6|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.cout(\U6|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \U6|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .extended_lut = "off";
defparam \U6|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \U6|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y31_N37
dffeas \U6|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U6|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sclr~q ),
	.sload(gnd),
	.ena(\U6|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U6|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U6|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \U6|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y31_N39
cyclonev_lcell_comb \U6|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \U6|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout  = SUM(( \U6|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) + ( \U6|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U6|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U6|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\U6|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U6|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .extended_lut = "off";
defparam \U6|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \U6|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y31_N40
dffeas \U6|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U6|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sclr~q ),
	.sload(gnd),
	.ena(\U6|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U6|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U6|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \U6|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y31_N0
cyclonev_lcell_comb \U6|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 (
// Equation(s):
// \U6|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout  = SUM(( \U6|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \U6|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  = CARRY(( \U6|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U6|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\U6|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout ),
	.cout(\U6|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \U6|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .extended_lut = "off";
defparam \U6|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \U6|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y31_N2
dffeas \U6|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U6|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sclr~q ),
	.sload(gnd),
	.ena(\U6|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U6|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U6|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \U6|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y31_N57
cyclonev_lcell_comb \U6|scfifo_component|auto_generated|dpfifo|_~1 (
// Equation(s):
// \U6|scfifo_component|auto_generated|dpfifo|_~1_combout  = (!\sclr~q  & \U6|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0])

	.dataa(!\sclr~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U6|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U6|scfifo_component|auto_generated|dpfifo|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U6|scfifo_component|auto_generated|dpfifo|_~1 .extended_lut = "off";
defparam \U6|scfifo_component|auto_generated|dpfifo|_~1 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \U6|scfifo_component|auto_generated|dpfifo|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y31_N3
cyclonev_lcell_comb \U6|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 (
// Equation(s):
// \U6|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout  = SUM(( \U6|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] ) + ( GND ) + ( 
// \U6|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  ))
// \U6|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  = CARRY(( \U6|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] ) + ( GND ) + ( 
// \U6|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U6|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U6|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\U6|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout ),
	.cout(\U6|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \U6|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .extended_lut = "off";
defparam \U6|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \U6|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y31_N5
dffeas \U6|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U6|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sclr~q ),
	.sload(gnd),
	.ena(\U6|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U6|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U6|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \U6|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y31_N54
cyclonev_lcell_comb \U6|scfifo_component|auto_generated|dpfifo|_~2 (
// Equation(s):
// \U6|scfifo_component|auto_generated|dpfifo|_~2_combout  = (!\sclr~q  & \U6|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1])

	.dataa(!\sclr~q ),
	.datab(gnd),
	.datac(!\U6|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U6|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U6|scfifo_component|auto_generated|dpfifo|_~2 .extended_lut = "off";
defparam \U6|scfifo_component|auto_generated|dpfifo|_~2 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \U6|scfifo_component|auto_generated|dpfifo|_~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y31_N6
cyclonev_lcell_comb \U6|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 (
// Equation(s):
// \U6|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout  = SUM(( \U6|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] ) + ( GND ) + ( 
// \U6|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  ))
// \U6|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  = CARRY(( \U6|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] ) + ( GND ) + ( 
// \U6|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U6|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U6|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\U6|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout ),
	.cout(\U6|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \U6|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .extended_lut = "off";
defparam \U6|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \U6|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y31_N8
dffeas \U6|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U6|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sclr~q ),
	.sload(gnd),
	.ena(\U6|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U6|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U6|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \U6|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y31_N39
cyclonev_lcell_comb \U6|scfifo_component|auto_generated|dpfifo|_~3 (
// Equation(s):
// \U6|scfifo_component|auto_generated|dpfifo|_~3_combout  = ( !\sclr~q  & ( \U6|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\sclr~q ),
	.dataf(!\U6|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U6|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U6|scfifo_component|auto_generated|dpfifo|_~3 .extended_lut = "off";
defparam \U6|scfifo_component|auto_generated|dpfifo|_~3 .lut_mask = 64'h00000000FFFF0000;
defparam \U6|scfifo_component|auto_generated|dpfifo|_~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y31_N9
cyclonev_lcell_comb \U6|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 (
// Equation(s):
// \U6|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout  = SUM(( \U6|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] ) + ( GND ) + ( 
// \U6|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U6|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U6|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\U6|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U6|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .extended_lut = "off";
defparam \U6|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \U6|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y31_N11
dffeas \U6|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U6|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sclr~q ),
	.sload(gnd),
	.ena(\U6|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U6|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U6|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \U6|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y31_N45
cyclonev_lcell_comb \U6|scfifo_component|auto_generated|dpfifo|_~4 (
// Equation(s):
// \U6|scfifo_component|auto_generated|dpfifo|_~4_combout  = ( !\sclr~q  & ( \U6|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\sclr~q ),
	.dataf(!\U6|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U6|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U6|scfifo_component|auto_generated|dpfifo|_~4 .extended_lut = "off";
defparam \U6|scfifo_component|auto_generated|dpfifo|_~4 .lut_mask = 64'h00000000FFFF0000;
defparam \U6|scfifo_component|auto_generated|dpfifo|_~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y35_N5
dffeas \U7|data_out[1] (
	.clk(!\U4|csi_clk~q ),
	.d(gnd),
	.asdata(\U7|data_out [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(vcc),
	.ena(\U7|data_out[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U7|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U7|data_out[1] .is_wysiwyg = "true";
defparam \U7|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y35_N14
dffeas \U7|data_out[2] (
	.clk(!\U4|csi_clk~q ),
	.d(gnd),
	.asdata(\U7|data_out [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(vcc),
	.ena(\U7|data_out[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U7|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U7|data_out[2] .is_wysiwyg = "true";
defparam \U7|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y35_N41
dffeas \U7|data_out[3] (
	.clk(!\U4|csi_clk~q ),
	.d(gnd),
	.asdata(\U7|data_out [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(vcc),
	.ena(\U7|data_out[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U7|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U7|data_out[3] .is_wysiwyg = "true";
defparam \U7|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y35_N20
dffeas \U7|data_out[4] (
	.clk(!\U4|csi_clk~q ),
	.d(gnd),
	.asdata(\U7|data_out [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(vcc),
	.ena(\U7|data_out[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U7|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U7|data_out[4] .is_wysiwyg = "true";
defparam \U7|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y35_N23
dffeas \U7|data_out[5] (
	.clk(!\U4|csi_clk~q ),
	.d(gnd),
	.asdata(\U7|data_out [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(vcc),
	.ena(\U7|data_out[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U7|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U7|data_out[5] .is_wysiwyg = "true";
defparam \U7|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y35_N44
dffeas \U7|data_out[6] (
	.clk(!\U4|csi_clk~q ),
	.d(gnd),
	.asdata(\U7|data_out [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(vcc),
	.ena(\U7|data_out[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U7|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U7|data_out[6] .is_wysiwyg = "true";
defparam \U7|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y35_N26
dffeas \U7|data_out[7] (
	.clk(!\U4|csi_clk~q ),
	.d(gnd),
	.asdata(\U7|data_out [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(vcc),
	.ena(\U7|data_out[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U7|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U7|data_out[7] .is_wysiwyg = "true";
defparam \U7|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y31_N0
cyclonev_ram_block \U6|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(\U6|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Mclk~inputCLKENA0_outclk ),
	.clk1(\Mclk~inputCLKENA0_outclk ),
	.ena0(vcc),
	.ena1(\U6|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\U7|data_out [7],\U7|data_out [6],\U7|data_out [5],\U7|data_out [4],\U7|data_out [3],\U7|data_out [2],\U7|data_out [1],\U7|data_out [0]}),
	.portaaddr({\U6|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\U6|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\U6|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\U6|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\U6|scfifo_component|auto_generated|dpfifo|_~4_combout ,\U6|scfifo_component|auto_generated|dpfifo|_~3_combout ,\U6|scfifo_component|auto_generated|dpfifo|_~2_combout ,\U6|scfifo_component|auto_generated|dpfifo|_~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U6|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U6|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \U6|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_input_clock_enable = "ena1";
defparam \U6|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \U6|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \U6|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "fifo_rx:U6|scfifo:scfifo_component|scfifo_c7d1:auto_generated|a_dpfifo_sp91:dpfifo|altsyncram_ons1:FIFOram|ALTSYNCRAM";
defparam \U6|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \U6|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \U6|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \U6|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 4;
defparam \U6|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \U6|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \U6|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \U6|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 40;
defparam \U6|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \U6|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \U6|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 15;
defparam \U6|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \U6|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \U6|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U6|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \U6|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \U6|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 4;
defparam \U6|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \U6|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "none";
defparam \U6|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 40;
defparam \U6|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \U6|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \U6|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 15;
defparam \U6|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 16;
defparam \U6|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \U6|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U6|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \U6|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X85_Y35_N36
cyclonev_lcell_comb \U8|bus_out[6]~0 (
// Equation(s):
// \U8|bus_out[6]~0_combout  = ( !\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & ( \nReset~input_o  & ( (!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & 
// (!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & (\U2|fstate.I~q  & !\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]))) ) ) ) # ( 
// \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & ( !\nReset~input_o  ) ) # ( !\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & ( !\nReset~input_o  ) )

	.dataa(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datab(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datac(!\U2|fstate.I~q ),
	.datad(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datae(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.dataf(!\nReset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8|bus_out[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8|bus_out[6]~0 .extended_lut = "off";
defparam \U8|bus_out[6]~0 .lut_mask = 64'hFFFFFFFF08000000;
defparam \U8|bus_out[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y35_N37
dffeas \U8|bus_out[0] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(vcc),
	.ena(\U8|bus_out[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[0] .is_wysiwyg = "true";
defparam \U8|bus_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y35_N56
dffeas \U8|bus_out[1] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(vcc),
	.ena(\U8|bus_out[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[1] .is_wysiwyg = "true";
defparam \U8|bus_out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y35_N27
cyclonev_lcell_comb \U8|bus_out[2]~feeder (
// Equation(s):
// \U8|bus_out[2]~feeder_combout  = ( \U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8|bus_out[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8|bus_out[2]~feeder .extended_lut = "off";
defparam \U8|bus_out[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U8|bus_out[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y35_N28
dffeas \U8|bus_out[2] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U8|bus_out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(\U8|bus_out[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[2] .is_wysiwyg = "true";
defparam \U8|bus_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y35_N40
dffeas \U8|bus_out[3] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(vcc),
	.ena(\U8|bus_out[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[3] .is_wysiwyg = "true";
defparam \U8|bus_out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y35_N18
cyclonev_lcell_comb \U8|bus_out[4]~feeder (
// Equation(s):
// \U8|bus_out[4]~feeder_combout  = ( \U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8|bus_out[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8|bus_out[4]~feeder .extended_lut = "off";
defparam \U8|bus_out[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U8|bus_out[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y35_N19
dffeas \U8|bus_out[4] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U8|bus_out[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(\U8|bus_out[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[4] .is_wysiwyg = "true";
defparam \U8|bus_out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y35_N21
cyclonev_lcell_comb \U8|bus_out[5]~feeder (
// Equation(s):
// \U8|bus_out[5]~feeder_combout  = ( \U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8|bus_out[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8|bus_out[5]~feeder .extended_lut = "off";
defparam \U8|bus_out[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U8|bus_out[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y35_N22
dffeas \U8|bus_out[5] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U8|bus_out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(\U8|bus_out[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[5] .is_wysiwyg = "true";
defparam \U8|bus_out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y35_N24
cyclonev_lcell_comb \U8|bus_out[6]~feeder (
// Equation(s):
// \U8|bus_out[6]~feeder_combout  = ( \U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8|bus_out[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8|bus_out[6]~feeder .extended_lut = "off";
defparam \U8|bus_out[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U8|bus_out[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y35_N25
dffeas \U8|bus_out[6] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U8|bus_out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(\U8|bus_out[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[6] .is_wysiwyg = "true";
defparam \U8|bus_out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y35_N57
cyclonev_lcell_comb \U8|bus_out[7]~feeder (
// Equation(s):
// \U8|bus_out[7]~feeder_combout  = ( \U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8|bus_out[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8|bus_out[7]~feeder .extended_lut = "off";
defparam \U8|bus_out[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U8|bus_out[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y35_N58
dffeas \U8|bus_out[7] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U8|bus_out[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(\U8|bus_out[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[7] .is_wysiwyg = "true";
defparam \U8|bus_out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y35_N39
cyclonev_lcell_comb \U8|bus_out[8]~1 (
// Equation(s):
// \U8|bus_out[8]~1_combout  = ( \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & ( \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & ( !\nReset~input_o  ) ) ) # ( 
// !\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & ( \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & ( !\nReset~input_o  ) ) ) # ( 
// \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & ( !\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & ( !\nReset~input_o  ) ) ) # ( 
// !\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & ( !\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & ( (!\nReset~input_o ) # 
// ((\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & (\U2|fstate.I~q  & !\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]))) ) ) )

	.dataa(!\nReset~input_o ),
	.datab(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datac(!\U2|fstate.I~q ),
	.datad(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datae(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.dataf(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8|bus_out[8]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8|bus_out[8]~1 .extended_lut = "off";
defparam \U8|bus_out[8]~1 .lut_mask = 64'hABAAAAAAAAAAAAAA;
defparam \U8|bus_out[8]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y35_N40
dffeas \U8|bus_out[8] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(vcc),
	.ena(\U8|bus_out[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[8] .is_wysiwyg = "true";
defparam \U8|bus_out[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y35_N33
cyclonev_lcell_comb \U8|bus_out[9]~feeder (
// Equation(s):
// \U8|bus_out[9]~feeder_combout  = ( \U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8|bus_out[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8|bus_out[9]~feeder .extended_lut = "off";
defparam \U8|bus_out[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U8|bus_out[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y35_N35
dffeas \U8|bus_out[9] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U8|bus_out[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(\U8|bus_out[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[9] .is_wysiwyg = "true";
defparam \U8|bus_out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y35_N1
dffeas \U8|bus_out[10] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(vcc),
	.ena(\U8|bus_out[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[10] .is_wysiwyg = "true";
defparam \U8|bus_out[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y35_N54
cyclonev_lcell_comb \U8|bus_out[11]~feeder (
// Equation(s):
// \U8|bus_out[11]~feeder_combout  = ( \U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8|bus_out[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8|bus_out[11]~feeder .extended_lut = "off";
defparam \U8|bus_out[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U8|bus_out[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y35_N56
dffeas \U8|bus_out[11] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U8|bus_out[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(\U8|bus_out[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[11] .is_wysiwyg = "true";
defparam \U8|bus_out[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y35_N30
cyclonev_lcell_comb \U8|bus_out[12]~feeder (
// Equation(s):
// \U8|bus_out[12]~feeder_combout  = ( \U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8|bus_out[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8|bus_out[12]~feeder .extended_lut = "off";
defparam \U8|bus_out[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U8|bus_out[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y35_N31
dffeas \U8|bus_out[12] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U8|bus_out[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(\U8|bus_out[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[12] .is_wysiwyg = "true";
defparam \U8|bus_out[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y35_N58
dffeas \U8|bus_out[13] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(vcc),
	.ena(\U8|bus_out[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[13] .is_wysiwyg = "true";
defparam \U8|bus_out[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y35_N3
cyclonev_lcell_comb \U8|bus_out[14]~feeder (
// Equation(s):
// \U8|bus_out[14]~feeder_combout  = ( \U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8|bus_out[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8|bus_out[14]~feeder .extended_lut = "off";
defparam \U8|bus_out[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U8|bus_out[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y35_N5
dffeas \U8|bus_out[14] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U8|bus_out[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(\U8|bus_out[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[14] .is_wysiwyg = "true";
defparam \U8|bus_out[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y35_N37
dffeas \U8|bus_out[15] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(vcc),
	.ena(\U8|bus_out[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[15] .is_wysiwyg = "true";
defparam \U8|bus_out[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y35_N27
cyclonev_lcell_comb \U8|bus_out[16]~2 (
// Equation(s):
// \U8|bus_out[16]~2_combout  = ( \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & ( \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & ( !\nReset~input_o  ) ) ) # ( 
// !\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & ( \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & ( !\nReset~input_o  ) ) ) # ( 
// \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & ( !\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & ( (!\nReset~input_o ) # 
// ((!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & (\U2|fstate.I~q  & !\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]))) ) ) ) # ( 
// !\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & ( !\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & ( !\nReset~input_o  ) ) )

	.dataa(!\nReset~input_o ),
	.datab(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datac(!\U2|fstate.I~q ),
	.datad(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datae(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.dataf(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8|bus_out[16]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8|bus_out[16]~2 .extended_lut = "off";
defparam \U8|bus_out[16]~2 .lut_mask = 64'hAAAAAEAAAAAAAAAA;
defparam \U8|bus_out[16]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y35_N26
dffeas \U8|bus_out[16] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(vcc),
	.ena(\U8|bus_out[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[16] .is_wysiwyg = "true";
defparam \U8|bus_out[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y35_N21
cyclonev_lcell_comb \U8|bus_out[17]~feeder (
// Equation(s):
// \U8|bus_out[17]~feeder_combout  = ( \U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8|bus_out[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8|bus_out[17]~feeder .extended_lut = "off";
defparam \U8|bus_out[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U8|bus_out[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y35_N22
dffeas \U8|bus_out[17] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U8|bus_out[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(\U8|bus_out[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[17] .is_wysiwyg = "true";
defparam \U8|bus_out[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y35_N3
cyclonev_lcell_comb \U8|bus_out[18]~feeder (
// Equation(s):
// \U8|bus_out[18]~feeder_combout  = ( \U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8|bus_out[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8|bus_out[18]~feeder .extended_lut = "off";
defparam \U8|bus_out[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U8|bus_out[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y35_N4
dffeas \U8|bus_out[18] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U8|bus_out[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(\U8|bus_out[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[18] .is_wysiwyg = "true";
defparam \U8|bus_out[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y35_N54
cyclonev_lcell_comb \U8|bus_out[19]~feeder (
// Equation(s):
// \U8|bus_out[19]~feeder_combout  = ( \U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8|bus_out[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8|bus_out[19]~feeder .extended_lut = "off";
defparam \U8|bus_out[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U8|bus_out[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y35_N55
dffeas \U8|bus_out[19] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U8|bus_out[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(\U8|bus_out[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[19] .is_wysiwyg = "true";
defparam \U8|bus_out[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y35_N0
cyclonev_lcell_comb \U8|bus_out[20]~feeder (
// Equation(s):
// \U8|bus_out[20]~feeder_combout  = ( \U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8|bus_out[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8|bus_out[20]~feeder .extended_lut = "off";
defparam \U8|bus_out[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U8|bus_out[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y35_N1
dffeas \U8|bus_out[20] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U8|bus_out[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(\U8|bus_out[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[20] .is_wysiwyg = "true";
defparam \U8|bus_out[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y35_N20
dffeas \U8|bus_out[21] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(vcc),
	.ena(\U8|bus_out[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[21] .is_wysiwyg = "true";
defparam \U8|bus_out[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y35_N12
cyclonev_lcell_comb \U8|bus_out[22]~feeder (
// Equation(s):
// \U8|bus_out[22]~feeder_combout  = ( \U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8|bus_out[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8|bus_out[22]~feeder .extended_lut = "off";
defparam \U8|bus_out[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U8|bus_out[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y35_N14
dffeas \U8|bus_out[22] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U8|bus_out[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(\U8|bus_out[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[22] .is_wysiwyg = "true";
defparam \U8|bus_out[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y35_N29
dffeas \U8|bus_out[23] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(vcc),
	.ena(\U8|bus_out[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[23] .is_wysiwyg = "true";
defparam \U8|bus_out[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y35_N24
cyclonev_lcell_comb \U8|bus_out[30]~3 (
// Equation(s):
// \U8|bus_out[30]~3_combout  = ( \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & ( \nReset~input_o  & ( (!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & (\U2|fstate.I~q  & 
// (\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & !\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]))) ) ) ) # ( 
// \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & ( !\nReset~input_o  ) ) # ( !\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & ( !\nReset~input_o  ) )

	.dataa(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datab(!\U2|fstate.I~q ),
	.datac(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datad(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datae(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.dataf(!\nReset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8|bus_out[30]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8|bus_out[30]~3 .extended_lut = "off";
defparam \U8|bus_out[30]~3 .lut_mask = 64'hFFFFFFFF00000200;
defparam \U8|bus_out[30]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y35_N28
dffeas \U8|bus_out[24] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(vcc),
	.ena(\U8|bus_out[30]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[24] .is_wysiwyg = "true";
defparam \U8|bus_out[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y35_N35
dffeas \U8|bus_out[25] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(vcc),
	.ena(\U8|bus_out[30]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[25] .is_wysiwyg = "true";
defparam \U8|bus_out[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y35_N12
cyclonev_lcell_comb \U8|bus_out[26]~feeder (
// Equation(s):
// \U8|bus_out[26]~feeder_combout  = ( \U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8|bus_out[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8|bus_out[26]~feeder .extended_lut = "off";
defparam \U8|bus_out[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U8|bus_out[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y35_N14
dffeas \U8|bus_out[26] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U8|bus_out[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(\U8|bus_out[30]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[26] .is_wysiwyg = "true";
defparam \U8|bus_out[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y35_N30
cyclonev_lcell_comb \U8|bus_out[27]~feeder (
// Equation(s):
// \U8|bus_out[27]~feeder_combout  = ( \U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8|bus_out[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8|bus_out[27]~feeder .extended_lut = "off";
defparam \U8|bus_out[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U8|bus_out[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y35_N31
dffeas \U8|bus_out[27] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U8|bus_out[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(\U8|bus_out[30]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[27] .is_wysiwyg = "true";
defparam \U8|bus_out[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y35_N15
cyclonev_lcell_comb \U8|bus_out[28]~feeder (
// Equation(s):
// \U8|bus_out[28]~feeder_combout  = ( \U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8|bus_out[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8|bus_out[28]~feeder .extended_lut = "off";
defparam \U8|bus_out[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U8|bus_out[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y35_N16
dffeas \U8|bus_out[28] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U8|bus_out[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(\U8|bus_out[30]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[28] .is_wysiwyg = "true";
defparam \U8|bus_out[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y35_N26
dffeas \U8|bus_out[29] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(vcc),
	.ena(\U8|bus_out[30]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[29] .is_wysiwyg = "true";
defparam \U8|bus_out[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y35_N42
cyclonev_lcell_comb \U8|bus_out[30]~feeder (
// Equation(s):
// \U8|bus_out[30]~feeder_combout  = ( \U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8|bus_out[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8|bus_out[30]~feeder .extended_lut = "off";
defparam \U8|bus_out[30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U8|bus_out[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y35_N43
dffeas \U8|bus_out[30] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U8|bus_out[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(\U8|bus_out[30]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[30] .is_wysiwyg = "true";
defparam \U8|bus_out[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y35_N46
dffeas \U8|bus_out[31] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(vcc),
	.ena(\U8|bus_out[30]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[31] .is_wysiwyg = "true";
defparam \U8|bus_out[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y35_N39
cyclonev_lcell_comb \U8|bus_out[36]~4 (
// Equation(s):
// \U8|bus_out[36]~4_combout  = ( !\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & ( \nReset~input_o  & ( (!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & 
// (\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & (\U2|fstate.I~q  & !\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]))) ) ) ) # ( 
// \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & ( !\nReset~input_o  ) ) # ( !\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & ( !\nReset~input_o  ) )

	.dataa(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datab(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datac(!\U2|fstate.I~q ),
	.datad(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datae(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.dataf(!\nReset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8|bus_out[36]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8|bus_out[36]~4 .extended_lut = "off";
defparam \U8|bus_out[36]~4 .lut_mask = 64'hFFFFFFFF02000000;
defparam \U8|bus_out[36]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y35_N41
dffeas \U8|bus_out[32] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(vcc),
	.ena(\U8|bus_out[36]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [32]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[32] .is_wysiwyg = "true";
defparam \U8|bus_out[32] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y35_N59
dffeas \U8|bus_out[33] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(vcc),
	.ena(\U8|bus_out[36]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [33]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[33] .is_wysiwyg = "true";
defparam \U8|bus_out[33] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y35_N48
cyclonev_lcell_comb \U8|bus_out[34]~feeder (
// Equation(s):
// \U8|bus_out[34]~feeder_combout  = ( \U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8|bus_out[34]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8|bus_out[34]~feeder .extended_lut = "off";
defparam \U8|bus_out[34]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U8|bus_out[34]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y35_N50
dffeas \U8|bus_out[34] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U8|bus_out[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(\U8|bus_out[36]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [34]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[34] .is_wysiwyg = "true";
defparam \U8|bus_out[34] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y35_N54
cyclonev_lcell_comb \U8|bus_out[35]~feeder (
// Equation(s):
// \U8|bus_out[35]~feeder_combout  = ( \U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8|bus_out[35]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8|bus_out[35]~feeder .extended_lut = "off";
defparam \U8|bus_out[35]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U8|bus_out[35]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y35_N55
dffeas \U8|bus_out[35] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U8|bus_out[35]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(\U8|bus_out[36]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [35]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[35] .is_wysiwyg = "true";
defparam \U8|bus_out[35] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y35_N51
cyclonev_lcell_comb \U8|bus_out[36]~feeder (
// Equation(s):
// \U8|bus_out[36]~feeder_combout  = ( \U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8|bus_out[36]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8|bus_out[36]~feeder .extended_lut = "off";
defparam \U8|bus_out[36]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U8|bus_out[36]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y35_N53
dffeas \U8|bus_out[36] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U8|bus_out[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(\U8|bus_out[36]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [36]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[36] .is_wysiwyg = "true";
defparam \U8|bus_out[36] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y35_N18
cyclonev_lcell_comb \U8|bus_out[37]~feeder (
// Equation(s):
// \U8|bus_out[37]~feeder_combout  = ( \U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8|bus_out[37]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8|bus_out[37]~feeder .extended_lut = "off";
defparam \U8|bus_out[37]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U8|bus_out[37]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y35_N20
dffeas \U8|bus_out[37] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U8|bus_out[37]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(\U8|bus_out[36]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [37]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[37] .is_wysiwyg = "true";
defparam \U8|bus_out[37] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y35_N21
cyclonev_lcell_comb \U8|bus_out[38]~feeder (
// Equation(s):
// \U8|bus_out[38]~feeder_combout  = ( \U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8|bus_out[38]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8|bus_out[38]~feeder .extended_lut = "off";
defparam \U8|bus_out[38]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U8|bus_out[38]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y35_N22
dffeas \U8|bus_out[38] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U8|bus_out[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(\U8|bus_out[36]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [38]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[38] .is_wysiwyg = "true";
defparam \U8|bus_out[38] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y35_N38
dffeas \U8|bus_out[39] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(vcc),
	.ena(\U8|bus_out[36]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [39]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[39] .is_wysiwyg = "true";
defparam \U8|bus_out[39] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y35_N36
cyclonev_lcell_comb \U8|bus_out[40]~5 (
// Equation(s):
// \U8|bus_out[40]~5_combout  = ( \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & ( \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & ( (!\nReset~input_o ) # 
// ((!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & (!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & \U2|fstate.I~q ))) ) ) ) # ( 
// !\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & ( \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & ( !\nReset~input_o  ) ) ) # ( 
// \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & ( !\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & ( !\nReset~input_o  ) ) ) # ( 
// !\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & ( !\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & ( !\nReset~input_o  ) ) )

	.dataa(!\nReset~input_o ),
	.datab(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datac(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datad(!\U2|fstate.I~q ),
	.datae(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.dataf(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8|bus_out[40]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8|bus_out[40]~5 .extended_lut = "off";
defparam \U8|bus_out[40]~5 .lut_mask = 64'hAAAAAAAAAAAAAAEA;
defparam \U8|bus_out[40]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y35_N46
dffeas \U8|bus_out[40] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(vcc),
	.ena(\U8|bus_out[40]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [40]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[40] .is_wysiwyg = "true";
defparam \U8|bus_out[40] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y35_N48
cyclonev_lcell_comb \U8|bus_out[41]~feeder (
// Equation(s):
// \U8|bus_out[41]~feeder_combout  = ( \U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8|bus_out[41]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8|bus_out[41]~feeder .extended_lut = "off";
defparam \U8|bus_out[41]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U8|bus_out[41]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y35_N49
dffeas \U8|bus_out[41] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U8|bus_out[41]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(\U8|bus_out[40]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [41]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[41] .is_wysiwyg = "true";
defparam \U8|bus_out[41] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y35_N51
cyclonev_lcell_comb \U8|bus_out[42]~feeder (
// Equation(s):
// \U8|bus_out[42]~feeder_combout  = ( \U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8|bus_out[42]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8|bus_out[42]~feeder .extended_lut = "off";
defparam \U8|bus_out[42]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U8|bus_out[42]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y35_N53
dffeas \U8|bus_out[42] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U8|bus_out[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(\U8|bus_out[40]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [42]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[42] .is_wysiwyg = "true";
defparam \U8|bus_out[42] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y35_N30
cyclonev_lcell_comb \U8|bus_out[43]~feeder (
// Equation(s):
// \U8|bus_out[43]~feeder_combout  = ( \U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8|bus_out[43]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8|bus_out[43]~feeder .extended_lut = "off";
defparam \U8|bus_out[43]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U8|bus_out[43]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y35_N31
dffeas \U8|bus_out[43] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U8|bus_out[43]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(\U8|bus_out[40]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [43]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[43] .is_wysiwyg = "true";
defparam \U8|bus_out[43] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y35_N38
dffeas \U8|bus_out[44] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(vcc),
	.ena(\U8|bus_out[40]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [44]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[44] .is_wysiwyg = "true";
defparam \U8|bus_out[44] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y35_N40
dffeas \U8|bus_out[45] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(vcc),
	.ena(\U8|bus_out[40]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [45]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[45] .is_wysiwyg = "true";
defparam \U8|bus_out[45] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y35_N33
cyclonev_lcell_comb \U8|bus_out[46]~feeder (
// Equation(s):
// \U8|bus_out[46]~feeder_combout  = ( \U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8|bus_out[46]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8|bus_out[46]~feeder .extended_lut = "off";
defparam \U8|bus_out[46]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U8|bus_out[46]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y35_N34
dffeas \U8|bus_out[46] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U8|bus_out[46]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(\U8|bus_out[40]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [46]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[46] .is_wysiwyg = "true";
defparam \U8|bus_out[46] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y35_N42
cyclonev_lcell_comb \U8|bus_out[47]~feeder (
// Equation(s):
// \U8|bus_out[47]~feeder_combout  = ( \U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8|bus_out[47]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8|bus_out[47]~feeder .extended_lut = "off";
defparam \U8|bus_out[47]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U8|bus_out[47]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y35_N43
dffeas \U8|bus_out[47] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U8|bus_out[47]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(\U8|bus_out[40]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [47]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[47] .is_wysiwyg = "true";
defparam \U8|bus_out[47] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y35_N12
cyclonev_lcell_comb \U8|bus_out[52]~6 (
// Equation(s):
// \U8|bus_out[52]~6_combout  = ( \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & ( \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & ( !\nReset~input_o  ) ) ) # ( 
// !\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & ( \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & ( !\nReset~input_o  ) ) ) # ( 
// \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & ( !\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & ( !\nReset~input_o  ) ) ) # ( 
// !\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & ( !\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & ( (!\nReset~input_o ) # 
// ((\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & (\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & \U2|fstate.I~q ))) ) ) )

	.dataa(!\nReset~input_o ),
	.datab(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datac(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datad(!\U2|fstate.I~q ),
	.datae(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.dataf(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8|bus_out[52]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8|bus_out[52]~6 .extended_lut = "off";
defparam \U8|bus_out[52]~6 .lut_mask = 64'hAAABAAAAAAAAAAAA;
defparam \U8|bus_out[52]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y35_N16
dffeas \U8|bus_out[48] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(vcc),
	.ena(\U8|bus_out[52]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [48]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[48] .is_wysiwyg = "true";
defparam \U8|bus_out[48] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y35_N18
cyclonev_lcell_comb \U8|bus_out[49]~feeder (
// Equation(s):
// \U8|bus_out[49]~feeder_combout  = ( \U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8|bus_out[49]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8|bus_out[49]~feeder .extended_lut = "off";
defparam \U8|bus_out[49]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U8|bus_out[49]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y35_N19
dffeas \U8|bus_out[49] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U8|bus_out[49]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(\U8|bus_out[52]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [49]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[49] .is_wysiwyg = "true";
defparam \U8|bus_out[49] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y35_N22
dffeas \U8|bus_out[50] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(vcc),
	.ena(\U8|bus_out[52]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [50]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[50] .is_wysiwyg = "true";
defparam \U8|bus_out[50] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y35_N36
cyclonev_lcell_comb \U8|bus_out[51]~feeder (
// Equation(s):
// \U8|bus_out[51]~feeder_combout  = ( \U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8|bus_out[51]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8|bus_out[51]~feeder .extended_lut = "off";
defparam \U8|bus_out[51]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U8|bus_out[51]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y35_N37
dffeas \U8|bus_out[51] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U8|bus_out[51]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(\U8|bus_out[52]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [51]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[51] .is_wysiwyg = "true";
defparam \U8|bus_out[51] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y35_N32
dffeas \U8|bus_out[52] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(vcc),
	.ena(\U8|bus_out[52]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [52]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[52] .is_wysiwyg = "true";
defparam \U8|bus_out[52] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y35_N13
dffeas \U8|bus_out[53] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(vcc),
	.ena(\U8|bus_out[52]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [53]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[53] .is_wysiwyg = "true";
defparam \U8|bus_out[53] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y35_N39
cyclonev_lcell_comb \U8|bus_out[54]~feeder (
// Equation(s):
// \U8|bus_out[54]~feeder_combout  = ( \U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8|bus_out[54]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8|bus_out[54]~feeder .extended_lut = "off";
defparam \U8|bus_out[54]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U8|bus_out[54]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y35_N40
dffeas \U8|bus_out[54] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U8|bus_out[54]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(\U8|bus_out[52]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [54]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[54] .is_wysiwyg = "true";
defparam \U8|bus_out[54] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y35_N34
dffeas \U8|bus_out[55] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(vcc),
	.ena(\U8|bus_out[52]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [55]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[55] .is_wysiwyg = "true";
defparam \U8|bus_out[55] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y35_N48
cyclonev_lcell_comb \U8|bus_out[63]~7 (
// Equation(s):
// \U8|bus_out[63]~7_combout  = ( \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & ( \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & ( (!\nReset~input_o ) # ((\U2|fstate.I~q  & 
// (\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & !\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]))) ) ) ) # ( 
// !\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & ( \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & ( !\nReset~input_o  ) ) ) # ( 
// \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & ( !\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & ( !\nReset~input_o  ) ) ) # ( 
// !\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & ( !\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & ( !\nReset~input_o  ) ) )

	.dataa(!\U2|fstate.I~q ),
	.datab(!\nReset~input_o ),
	.datac(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datad(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datae(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.dataf(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8|bus_out[63]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8|bus_out[63]~7 .extended_lut = "off";
defparam \U8|bus_out[63]~7 .lut_mask = 64'hCCCCCCCCCCCCCDCC;
defparam \U8|bus_out[63]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y35_N50
dffeas \U8|bus_out[56] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(vcc),
	.ena(\U8|bus_out[63]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [56]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[56] .is_wysiwyg = "true";
defparam \U8|bus_out[56] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y35_N45
cyclonev_lcell_comb \U8|bus_out[57]~feeder (
// Equation(s):
// \U8|bus_out[57]~feeder_combout  = ( \U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8|bus_out[57]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8|bus_out[57]~feeder .extended_lut = "off";
defparam \U8|bus_out[57]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U8|bus_out[57]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y35_N46
dffeas \U8|bus_out[57] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U8|bus_out[57]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(\U8|bus_out[63]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [57]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[57] .is_wysiwyg = "true";
defparam \U8|bus_out[57] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y35_N53
dffeas \U8|bus_out[58] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(vcc),
	.ena(\U8|bus_out[63]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [58]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[58] .is_wysiwyg = "true";
defparam \U8|bus_out[58] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y35_N41
dffeas \U8|bus_out[59] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(vcc),
	.ena(\U8|bus_out[63]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [59]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[59] .is_wysiwyg = "true";
defparam \U8|bus_out[59] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y35_N42
cyclonev_lcell_comb \U8|bus_out[60]~feeder (
// Equation(s):
// \U8|bus_out[60]~feeder_combout  = ( \U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8|bus_out[60]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8|bus_out[60]~feeder .extended_lut = "off";
defparam \U8|bus_out[60]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U8|bus_out[60]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y35_N44
dffeas \U8|bus_out[60] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U8|bus_out[60]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(\U8|bus_out[63]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [60]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[60] .is_wysiwyg = "true";
defparam \U8|bus_out[60] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y35_N18
cyclonev_lcell_comb \U8|bus_out[61]~feeder (
// Equation(s):
// \U8|bus_out[61]~feeder_combout  = ( \U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8|bus_out[61]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8|bus_out[61]~feeder .extended_lut = "off";
defparam \U8|bus_out[61]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U8|bus_out[61]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y35_N19
dffeas \U8|bus_out[61] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U8|bus_out[61]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(\U8|bus_out[63]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [61]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[61] .is_wysiwyg = "true";
defparam \U8|bus_out[61] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y35_N24
cyclonev_lcell_comb \U8|bus_out[62]~feeder (
// Equation(s):
// \U8|bus_out[62]~feeder_combout  = ( \U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8|bus_out[62]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8|bus_out[62]~feeder .extended_lut = "off";
defparam \U8|bus_out[62]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U8|bus_out[62]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y35_N26
dffeas \U8|bus_out[62] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U8|bus_out[62]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(\U8|bus_out[63]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [62]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[62] .is_wysiwyg = "true";
defparam \U8|bus_out[62] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y35_N33
cyclonev_lcell_comb \U8|bus_out[63]~feeder (
// Equation(s):
// \U8|bus_out[63]~feeder_combout  = ( \U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8|bus_out[63]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8|bus_out[63]~feeder .extended_lut = "off";
defparam \U8|bus_out[63]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U8|bus_out[63]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y35_N34
dffeas \U8|bus_out[63] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U8|bus_out[63]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(\U8|bus_out[63]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [63]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[63] .is_wysiwyg = "true";
defparam \U8|bus_out[63] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y35_N15
cyclonev_lcell_comb \U8|bus_out[64]~feeder (
// Equation(s):
// \U8|bus_out[64]~feeder_combout  = ( \U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8|bus_out[64]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8|bus_out[64]~feeder .extended_lut = "off";
defparam \U8|bus_out[64]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U8|bus_out[64]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y35_N3
cyclonev_lcell_comb \U8|bus_out[66]~8 (
// Equation(s):
// \U8|bus_out[66]~8_combout  = ( \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & ( \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & ( !\nReset~input_o  ) ) ) # ( 
// !\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & ( \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & ( !\nReset~input_o  ) ) ) # ( 
// \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & ( !\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & ( (!\nReset~input_o ) # 
// ((!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & (!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & \U2|fstate.I~q ))) ) ) ) # ( 
// !\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & ( !\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & ( !\nReset~input_o  ) ) )

	.dataa(!\nReset~input_o ),
	.datab(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datac(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datad(!\U2|fstate.I~q ),
	.datae(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.dataf(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8|bus_out[66]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8|bus_out[66]~8 .extended_lut = "off";
defparam \U8|bus_out[66]~8 .lut_mask = 64'hAAAAAAEAAAAAAAAA;
defparam \U8|bus_out[66]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y35_N16
dffeas \U8|bus_out[64] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U8|bus_out[64]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(\U8|bus_out[66]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [64]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[64] .is_wysiwyg = "true";
defparam \U8|bus_out[64] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y35_N45
cyclonev_lcell_comb \U8|bus_out[65]~feeder (
// Equation(s):
// \U8|bus_out[65]~feeder_combout  = ( \U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8|bus_out[65]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8|bus_out[65]~feeder .extended_lut = "off";
defparam \U8|bus_out[65]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U8|bus_out[65]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y35_N46
dffeas \U8|bus_out[65] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U8|bus_out[65]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(\U8|bus_out[66]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [65]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[65] .is_wysiwyg = "true";
defparam \U8|bus_out[65] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y35_N1
dffeas \U8|bus_out[66] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(vcc),
	.ena(\U8|bus_out[66]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [66]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[66] .is_wysiwyg = "true";
defparam \U8|bus_out[66] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y35_N9
cyclonev_lcell_comb \U8|bus_out[67]~feeder (
// Equation(s):
// \U8|bus_out[67]~feeder_combout  = ( \U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8|bus_out[67]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8|bus_out[67]~feeder .extended_lut = "off";
defparam \U8|bus_out[67]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U8|bus_out[67]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y35_N10
dffeas \U8|bus_out[67] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U8|bus_out[67]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(\U8|bus_out[66]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [67]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[67] .is_wysiwyg = "true";
defparam \U8|bus_out[67] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y35_N4
dffeas \U8|bus_out[68] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(vcc),
	.ena(\U8|bus_out[66]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [68]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[68] .is_wysiwyg = "true";
defparam \U8|bus_out[68] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y35_N39
cyclonev_lcell_comb \U8|bus_out[69]~feeder (
// Equation(s):
// \U8|bus_out[69]~feeder_combout  = ( \U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8|bus_out[69]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8|bus_out[69]~feeder .extended_lut = "off";
defparam \U8|bus_out[69]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U8|bus_out[69]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y35_N40
dffeas \U8|bus_out[69] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U8|bus_out[69]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(\U8|bus_out[66]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [69]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[69] .is_wysiwyg = "true";
defparam \U8|bus_out[69] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y35_N36
cyclonev_lcell_comb \U8|bus_out[70]~feeder (
// Equation(s):
// \U8|bus_out[70]~feeder_combout  = ( \U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8|bus_out[70]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8|bus_out[70]~feeder .extended_lut = "off";
defparam \U8|bus_out[70]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U8|bus_out[70]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y35_N37
dffeas \U8|bus_out[70] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U8|bus_out[70]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(\U8|bus_out[66]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [70]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[70] .is_wysiwyg = "true";
defparam \U8|bus_out[70] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y35_N7
dffeas \U8|bus_out[71] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(vcc),
	.ena(\U8|bus_out[66]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [71]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[71] .is_wysiwyg = "true";
defparam \U8|bus_out[71] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y35_N48
cyclonev_lcell_comb \U8|bus_out[76]~9 (
// Equation(s):
// \U8|bus_out[76]~9_combout  = ( \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & ( \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & ( (!\nReset~input_o ) # 
// ((!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & (!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & \U2|fstate.I~q ))) ) ) ) # ( 
// !\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & ( \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & ( !\nReset~input_o  ) ) ) # ( 
// \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & ( !\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & ( !\nReset~input_o  ) ) ) # ( 
// !\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & ( !\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & ( !\nReset~input_o  ) ) )

	.dataa(!\nReset~input_o ),
	.datab(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datac(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datad(!\U2|fstate.I~q ),
	.datae(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.dataf(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8|bus_out[76]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8|bus_out[76]~9 .extended_lut = "off";
defparam \U8|bus_out[76]~9 .lut_mask = 64'hAAAAAAAAAAAAAAEA;
defparam \U8|bus_out[76]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y35_N50
dffeas \U8|bus_out[72] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(vcc),
	.ena(\U8|bus_out[76]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [72]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[72] .is_wysiwyg = "true";
defparam \U8|bus_out[72] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y35_N9
cyclonev_lcell_comb \U8|bus_out[73]~feeder (
// Equation(s):
// \U8|bus_out[73]~feeder_combout  = ( \U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8|bus_out[73]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8|bus_out[73]~feeder .extended_lut = "off";
defparam \U8|bus_out[73]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U8|bus_out[73]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y35_N10
dffeas \U8|bus_out[73] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U8|bus_out[73]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(\U8|bus_out[76]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [73]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[73] .is_wysiwyg = "true";
defparam \U8|bus_out[73] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y35_N25
dffeas \U8|bus_out[74] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(vcc),
	.ena(\U8|bus_out[76]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [74]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[74] .is_wysiwyg = "true";
defparam \U8|bus_out[74] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y35_N42
cyclonev_lcell_comb \U8|bus_out[75]~feeder (
// Equation(s):
// \U8|bus_out[75]~feeder_combout  = ( \U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8|bus_out[75]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8|bus_out[75]~feeder .extended_lut = "off";
defparam \U8|bus_out[75]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U8|bus_out[75]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y35_N43
dffeas \U8|bus_out[75] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U8|bus_out[75]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(\U8|bus_out[76]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [75]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[75] .is_wysiwyg = "true";
defparam \U8|bus_out[75] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y35_N53
dffeas \U8|bus_out[76] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(vcc),
	.ena(\U8|bus_out[76]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [76]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[76] .is_wysiwyg = "true";
defparam \U8|bus_out[76] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y35_N6
cyclonev_lcell_comb \U8|bus_out[77]~feeder (
// Equation(s):
// \U8|bus_out[77]~feeder_combout  = ( \U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8|bus_out[77]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8|bus_out[77]~feeder .extended_lut = "off";
defparam \U8|bus_out[77]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U8|bus_out[77]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y35_N7
dffeas \U8|bus_out[77] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U8|bus_out[77]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(\U8|bus_out[76]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [77]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[77] .is_wysiwyg = "true";
defparam \U8|bus_out[77] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y35_N45
cyclonev_lcell_comb \U8|bus_out[78]~feeder (
// Equation(s):
// \U8|bus_out[78]~feeder_combout  = ( \U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8|bus_out[78]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8|bus_out[78]~feeder .extended_lut = "off";
defparam \U8|bus_out[78]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U8|bus_out[78]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y35_N46
dffeas \U8|bus_out[78] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U8|bus_out[78]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(\U8|bus_out[76]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [78]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[78] .is_wysiwyg = "true";
defparam \U8|bus_out[78] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y35_N28
dffeas \U8|bus_out[79] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(vcc),
	.ena(\U8|bus_out[76]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [79]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[79] .is_wysiwyg = "true";
defparam \U8|bus_out[79] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y35_N18
cyclonev_lcell_comb \U8|bus_out[85]~10 (
// Equation(s):
// \U8|bus_out[85]~10_combout  = ( \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & ( \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & ( (!\nReset~input_o ) # ((\U2|fstate.I~q  & 
// (!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & !\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]))) ) ) ) # ( 
// !\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & ( \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & ( !\nReset~input_o  ) ) ) # ( 
// \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & ( !\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & ( !\nReset~input_o  ) ) ) # ( 
// !\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & ( !\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & ( !\nReset~input_o  ) ) )

	.dataa(!\nReset~input_o ),
	.datab(!\U2|fstate.I~q ),
	.datac(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datad(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datae(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.dataf(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8|bus_out[85]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8|bus_out[85]~10 .extended_lut = "off";
defparam \U8|bus_out[85]~10 .lut_mask = 64'hAAAAAAAAAAAABAAA;
defparam \U8|bus_out[85]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y35_N25
dffeas \U8|bus_out[80] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(vcc),
	.ena(\U8|bus_out[85]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [80]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[80] .is_wysiwyg = "true";
defparam \U8|bus_out[80] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y35_N20
dffeas \U8|bus_out[81] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(vcc),
	.ena(\U8|bus_out[85]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [81]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[81] .is_wysiwyg = "true";
defparam \U8|bus_out[81] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y35_N53
dffeas \U8|bus_out[82] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(vcc),
	.ena(\U8|bus_out[85]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [82]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[82] .is_wysiwyg = "true";
defparam \U8|bus_out[82] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y35_N45
cyclonev_lcell_comb \U8|bus_out[83]~feeder (
// Equation(s):
// \U8|bus_out[83]~feeder_combout  = ( \U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8|bus_out[83]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8|bus_out[83]~feeder .extended_lut = "off";
defparam \U8|bus_out[83]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U8|bus_out[83]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y35_N46
dffeas \U8|bus_out[83] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U8|bus_out[83]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(\U8|bus_out[85]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [83]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[83] .is_wysiwyg = "true";
defparam \U8|bus_out[83] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y35_N27
cyclonev_lcell_comb \U8|bus_out[84]~feeder (
// Equation(s):
// \U8|bus_out[84]~feeder_combout  = ( \U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8|bus_out[84]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8|bus_out[84]~feeder .extended_lut = "off";
defparam \U8|bus_out[84]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U8|bus_out[84]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y35_N28
dffeas \U8|bus_out[84] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U8|bus_out[84]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(\U8|bus_out[85]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [84]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[84] .is_wysiwyg = "true";
defparam \U8|bus_out[84] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y35_N43
dffeas \U8|bus_out[85] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(vcc),
	.ena(\U8|bus_out[85]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [85]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[85] .is_wysiwyg = "true";
defparam \U8|bus_out[85] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y35_N15
cyclonev_lcell_comb \U8|bus_out[86]~feeder (
// Equation(s):
// \U8|bus_out[86]~feeder_combout  = ( \U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8|bus_out[86]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8|bus_out[86]~feeder .extended_lut = "off";
defparam \U8|bus_out[86]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U8|bus_out[86]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y35_N17
dffeas \U8|bus_out[86] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U8|bus_out[86]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(\U8|bus_out[85]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [86]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[86] .is_wysiwyg = "true";
defparam \U8|bus_out[86] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y35_N22
dffeas \U8|bus_out[87] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(vcc),
	.ena(\U8|bus_out[85]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [87]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[87] .is_wysiwyg = "true";
defparam \U8|bus_out[87] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y35_N21
cyclonev_lcell_comb \U8|bus_out[88]~11 (
// Equation(s):
// \U8|bus_out[88]~11_combout  = ( \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & ( \U2|fstate.I~q  & ( (!\nReset~input_o ) # ((!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & 
// (\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]))) ) ) ) # ( 
// !\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & ( \U2|fstate.I~q  & ( !\nReset~input_o  ) ) ) # ( \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & ( !\U2|fstate.I~q  & ( 
// !\nReset~input_o  ) ) ) # ( !\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & ( !\U2|fstate.I~q  & ( !\nReset~input_o  ) ) )

	.dataa(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datab(!\nReset~input_o ),
	.datac(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datad(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datae(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.dataf(!\U2|fstate.I~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8|bus_out[88]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8|bus_out[88]~11 .extended_lut = "off";
defparam \U8|bus_out[88]~11 .lut_mask = 64'hCCCCCCCCCCCCCCCE;
defparam \U8|bus_out[88]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y35_N22
dffeas \U8|bus_out[88] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(vcc),
	.ena(\U8|bus_out[88]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [88]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[88] .is_wysiwyg = "true";
defparam \U8|bus_out[88] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y35_N27
cyclonev_lcell_comb \U8|bus_out[89]~feeder (
// Equation(s):
// \U8|bus_out[89]~feeder_combout  = ( \U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8|bus_out[89]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8|bus_out[89]~feeder .extended_lut = "off";
defparam \U8|bus_out[89]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U8|bus_out[89]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y35_N28
dffeas \U8|bus_out[89] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U8|bus_out[89]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(\U8|bus_out[88]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [89]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[89] .is_wysiwyg = "true";
defparam \U8|bus_out[89] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y35_N55
dffeas \U8|bus_out[90] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(vcc),
	.ena(\U8|bus_out[88]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [90]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[90] .is_wysiwyg = "true";
defparam \U8|bus_out[90] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y35_N24
cyclonev_lcell_comb \U8|bus_out[91]~feeder (
// Equation(s):
// \U8|bus_out[91]~feeder_combout  = ( \U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8|bus_out[91]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8|bus_out[91]~feeder .extended_lut = "off";
defparam \U8|bus_out[91]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U8|bus_out[91]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y35_N25
dffeas \U8|bus_out[91] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U8|bus_out[91]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(\U8|bus_out[88]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [91]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[91] .is_wysiwyg = "true";
defparam \U8|bus_out[91] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y35_N57
cyclonev_lcell_comb \U8|bus_out[92]~feeder (
// Equation(s):
// \U8|bus_out[92]~feeder_combout  = ( \U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8|bus_out[92]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8|bus_out[92]~feeder .extended_lut = "off";
defparam \U8|bus_out[92]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U8|bus_out[92]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y35_N58
dffeas \U8|bus_out[92] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U8|bus_out[92]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(\U8|bus_out[88]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [92]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[92] .is_wysiwyg = "true";
defparam \U8|bus_out[92] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y35_N48
cyclonev_lcell_comb \U8|bus_out[93]~feeder (
// Equation(s):
// \U8|bus_out[93]~feeder_combout  = ( \U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8|bus_out[93]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8|bus_out[93]~feeder .extended_lut = "off";
defparam \U8|bus_out[93]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U8|bus_out[93]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y35_N49
dffeas \U8|bus_out[93] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U8|bus_out[93]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(\U8|bus_out[88]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [93]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[93] .is_wysiwyg = "true";
defparam \U8|bus_out[93] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y35_N51
cyclonev_lcell_comb \U8|bus_out[94]~feeder (
// Equation(s):
// \U8|bus_out[94]~feeder_combout  = ( \U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8|bus_out[94]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8|bus_out[94]~feeder .extended_lut = "off";
defparam \U8|bus_out[94]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U8|bus_out[94]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y35_N52
dffeas \U8|bus_out[94] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U8|bus_out[94]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(\U8|bus_out[88]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [94]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[94] .is_wysiwyg = "true";
defparam \U8|bus_out[94] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y35_N19
dffeas \U8|bus_out[95] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(vcc),
	.ena(\U8|bus_out[88]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [95]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[95] .is_wysiwyg = "true";
defparam \U8|bus_out[95] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y35_N12
cyclonev_lcell_comb \U8|bus_out[98]~12 (
// Equation(s):
// \U8|bus_out[98]~12_combout  = ( \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & ( \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & ( !\nReset~input_o  ) ) ) # ( 
// !\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & ( \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & ( (!\nReset~input_o ) # ((\U2|fstate.I~q  & 
// (!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]))) ) ) ) # ( 
// \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & ( !\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & ( !\nReset~input_o  ) ) ) # ( 
// !\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & ( !\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & ( !\nReset~input_o  ) ) )

	.dataa(!\U2|fstate.I~q ),
	.datab(!\nReset~input_o ),
	.datac(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datad(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datae(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.dataf(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8|bus_out[98]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8|bus_out[98]~12 .extended_lut = "off";
defparam \U8|bus_out[98]~12 .lut_mask = 64'hCCCCCCCCCCDCCCCC;
defparam \U8|bus_out[98]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y35_N13
dffeas \U8|bus_out[96] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(vcc),
	.ena(\U8|bus_out[98]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [96]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[96] .is_wysiwyg = "true";
defparam \U8|bus_out[96] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y35_N54
cyclonev_lcell_comb \U8|bus_out[97]~feeder (
// Equation(s):
// \U8|bus_out[97]~feeder_combout  = ( \U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8|bus_out[97]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8|bus_out[97]~feeder .extended_lut = "off";
defparam \U8|bus_out[97]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U8|bus_out[97]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y35_N55
dffeas \U8|bus_out[97] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U8|bus_out[97]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(\U8|bus_out[98]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [97]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[97] .is_wysiwyg = "true";
defparam \U8|bus_out[97] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y35_N48
cyclonev_lcell_comb \U8|bus_out[98]~feeder (
// Equation(s):
// \U8|bus_out[98]~feeder_combout  = ( \U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8|bus_out[98]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8|bus_out[98]~feeder .extended_lut = "off";
defparam \U8|bus_out[98]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U8|bus_out[98]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y35_N49
dffeas \U8|bus_out[98] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U8|bus_out[98]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(\U8|bus_out[98]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [98]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[98] .is_wysiwyg = "true";
defparam \U8|bus_out[98] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y35_N16
dffeas \U8|bus_out[99] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(vcc),
	.ena(\U8|bus_out[98]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [99]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[99] .is_wysiwyg = "true";
defparam \U8|bus_out[99] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y35_N57
cyclonev_lcell_comb \U8|bus_out[100]~feeder (
// Equation(s):
// \U8|bus_out[100]~feeder_combout  = ( \U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8|bus_out[100]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8|bus_out[100]~feeder .extended_lut = "off";
defparam \U8|bus_out[100]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U8|bus_out[100]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y35_N58
dffeas \U8|bus_out[100] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U8|bus_out[100]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(\U8|bus_out[98]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [100]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[100] .is_wysiwyg = "true";
defparam \U8|bus_out[100] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y35_N51
cyclonev_lcell_comb \U8|bus_out[101]~feeder (
// Equation(s):
// \U8|bus_out[101]~feeder_combout  = ( \U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8|bus_out[101]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8|bus_out[101]~feeder .extended_lut = "off";
defparam \U8|bus_out[101]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U8|bus_out[101]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y35_N52
dffeas \U8|bus_out[101] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U8|bus_out[101]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(\U8|bus_out[98]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [101]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[101] .is_wysiwyg = "true";
defparam \U8|bus_out[101] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y35_N30
cyclonev_lcell_comb \U8|bus_out[102]~feeder (
// Equation(s):
// \U8|bus_out[102]~feeder_combout  = ( \U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8|bus_out[102]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8|bus_out[102]~feeder .extended_lut = "off";
defparam \U8|bus_out[102]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U8|bus_out[102]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y35_N31
dffeas \U8|bus_out[102] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U8|bus_out[102]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(\U8|bus_out[98]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [102]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[102] .is_wysiwyg = "true";
defparam \U8|bus_out[102] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y35_N33
cyclonev_lcell_comb \U8|bus_out[103]~feeder (
// Equation(s):
// \U8|bus_out[103]~feeder_combout  = ( \U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8|bus_out[103]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8|bus_out[103]~feeder .extended_lut = "off";
defparam \U8|bus_out[103]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U8|bus_out[103]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y35_N35
dffeas \U8|bus_out[103] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U8|bus_out[103]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(\U8|bus_out[98]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [103]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[103] .is_wysiwyg = "true";
defparam \U8|bus_out[103] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y35_N27
cyclonev_lcell_comb \U8|bus_out[104]~feeder (
// Equation(s):
// \U8|bus_out[104]~feeder_combout  = ( \U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8|bus_out[104]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8|bus_out[104]~feeder .extended_lut = "off";
defparam \U8|bus_out[104]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U8|bus_out[104]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y35_N45
cyclonev_lcell_comb \U8|bus_out[106]~13 (
// Equation(s):
// \U8|bus_out[106]~13_combout  = ( \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & ( \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & ( (!\nReset~input_o ) # ((\U2|fstate.I~q  & 
// (\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & !\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]))) ) ) ) # ( 
// !\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & ( \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & ( !\nReset~input_o  ) ) ) # ( 
// \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & ( !\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & ( !\nReset~input_o  ) ) ) # ( 
// !\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & ( !\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & ( !\nReset~input_o  ) ) )

	.dataa(!\U2|fstate.I~q ),
	.datab(!\nReset~input_o ),
	.datac(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datad(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datae(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.dataf(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8|bus_out[106]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8|bus_out[106]~13 .extended_lut = "off";
defparam \U8|bus_out[106]~13 .lut_mask = 64'hCCCCCCCCCCCCCDCC;
defparam \U8|bus_out[106]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y35_N28
dffeas \U8|bus_out[104] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U8|bus_out[104]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(\U8|bus_out[106]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [104]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[104] .is_wysiwyg = "true";
defparam \U8|bus_out[104] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y35_N21
cyclonev_lcell_comb \U8|bus_out[105]~feeder (
// Equation(s):
// \U8|bus_out[105]~feeder_combout  = ( \U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8|bus_out[105]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8|bus_out[105]~feeder .extended_lut = "off";
defparam \U8|bus_out[105]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U8|bus_out[105]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y35_N22
dffeas \U8|bus_out[105] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U8|bus_out[105]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(\U8|bus_out[106]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [105]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[105] .is_wysiwyg = "true";
defparam \U8|bus_out[105] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y35_N39
cyclonev_lcell_comb \U8|bus_out[106]~feeder (
// Equation(s):
// \U8|bus_out[106]~feeder_combout  = ( \U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8|bus_out[106]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8|bus_out[106]~feeder .extended_lut = "off";
defparam \U8|bus_out[106]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U8|bus_out[106]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y35_N40
dffeas \U8|bus_out[106] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U8|bus_out[106]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(\U8|bus_out[106]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [106]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[106] .is_wysiwyg = "true";
defparam \U8|bus_out[106] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y35_N25
dffeas \U8|bus_out[107] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(vcc),
	.ena(\U8|bus_out[106]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [107]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[107] .is_wysiwyg = "true";
defparam \U8|bus_out[107] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y35_N36
cyclonev_lcell_comb \U8|bus_out[108]~feeder (
// Equation(s):
// \U8|bus_out[108]~feeder_combout  = ( \U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8|bus_out[108]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8|bus_out[108]~feeder .extended_lut = "off";
defparam \U8|bus_out[108]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U8|bus_out[108]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y35_N37
dffeas \U8|bus_out[108] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U8|bus_out[108]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(\U8|bus_out[106]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [108]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[108] .is_wysiwyg = "true";
defparam \U8|bus_out[108] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y35_N18
cyclonev_lcell_comb \U8|bus_out[109]~feeder (
// Equation(s):
// \U8|bus_out[109]~feeder_combout  = ( \U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8|bus_out[109]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8|bus_out[109]~feeder .extended_lut = "off";
defparam \U8|bus_out[109]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U8|bus_out[109]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y35_N19
dffeas \U8|bus_out[109] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U8|bus_out[109]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(\U8|bus_out[106]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [109]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[109] .is_wysiwyg = "true";
defparam \U8|bus_out[109] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y35_N43
dffeas \U8|bus_out[110] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(vcc),
	.ena(\U8|bus_out[106]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [110]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[110] .is_wysiwyg = "true";
defparam \U8|bus_out[110] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y35_N46
dffeas \U8|bus_out[111] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(vcc),
	.ena(\U8|bus_out[106]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [111]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[111] .is_wysiwyg = "true";
defparam \U8|bus_out[111] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y35_N12
cyclonev_lcell_comb \U8|bus_out[113]~14 (
// Equation(s):
// \U8|bus_out[113]~14_combout  = ( \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & ( \nReset~input_o  & ( (\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & 
// (!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & (\U2|fstate.I~q  & \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]))) ) ) ) # ( 
// \U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & ( !\nReset~input_o  ) ) # ( !\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & ( !\nReset~input_o  ) )

	.dataa(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datab(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datac(!\U2|fstate.I~q ),
	.datad(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datae(!\U6|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.dataf(!\nReset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8|bus_out[113]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8|bus_out[113]~14 .extended_lut = "off";
defparam \U8|bus_out[113]~14 .lut_mask = 64'hFFFFFFFF00000004;
defparam \U8|bus_out[113]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y35_N13
dffeas \U8|bus_out[112] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(vcc),
	.ena(\U8|bus_out[113]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [112]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[112] .is_wysiwyg = "true";
defparam \U8|bus_out[112] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y35_N17
dffeas \U8|bus_out[113] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(vcc),
	.ena(\U8|bus_out[113]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [113]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[113] .is_wysiwyg = "true";
defparam \U8|bus_out[113] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y35_N30
cyclonev_lcell_comb \U8|bus_out[114]~feeder (
// Equation(s):
// \U8|bus_out[114]~feeder_combout  = ( \U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8|bus_out[114]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8|bus_out[114]~feeder .extended_lut = "off";
defparam \U8|bus_out[114]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U8|bus_out[114]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y35_N31
dffeas \U8|bus_out[114] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U8|bus_out[114]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(\U8|bus_out[113]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [114]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[114] .is_wysiwyg = "true";
defparam \U8|bus_out[114] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y35_N34
dffeas \U8|bus_out[115] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(vcc),
	.ena(\U8|bus_out[113]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [115]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[115] .is_wysiwyg = "true";
defparam \U8|bus_out[115] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y35_N0
cyclonev_lcell_comb \U8|bus_out[116]~feeder (
// Equation(s):
// \U8|bus_out[116]~feeder_combout  = ( \U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8|bus_out[116]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8|bus_out[116]~feeder .extended_lut = "off";
defparam \U8|bus_out[116]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U8|bus_out[116]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y35_N1
dffeas \U8|bus_out[116] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U8|bus_out[116]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(\U8|bus_out[113]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [116]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[116] .is_wysiwyg = "true";
defparam \U8|bus_out[116] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y35_N3
cyclonev_lcell_comb \U8|bus_out[117]~feeder (
// Equation(s):
// \U8|bus_out[117]~feeder_combout  = ( \U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8|bus_out[117]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8|bus_out[117]~feeder .extended_lut = "off";
defparam \U8|bus_out[117]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U8|bus_out[117]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y35_N4
dffeas \U8|bus_out[117] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U8|bus_out[117]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(\U8|bus_out[113]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [117]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[117] .is_wysiwyg = "true";
defparam \U8|bus_out[117] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y35_N9
cyclonev_lcell_comb \U8|bus_out[118]~feeder (
// Equation(s):
// \U8|bus_out[118]~feeder_combout  = ( \U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8|bus_out[118]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8|bus_out[118]~feeder .extended_lut = "off";
defparam \U8|bus_out[118]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U8|bus_out[118]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y35_N10
dffeas \U8|bus_out[118] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U8|bus_out[118]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(\U8|bus_out[113]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [118]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[118] .is_wysiwyg = "true";
defparam \U8|bus_out[118] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y35_N6
cyclonev_lcell_comb \U8|bus_out[119]~feeder (
// Equation(s):
// \U8|bus_out[119]~feeder_combout  = ( \U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U6|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8|bus_out[119]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8|bus_out[119]~feeder .extended_lut = "off";
defparam \U8|bus_out[119]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U8|bus_out[119]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y35_N8
dffeas \U8|bus_out[119] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U8|bus_out[119]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(\U8|bus_out[113]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U8|bus_out [119]),
	.prn(vcc));
// synopsys translate_off
defparam \U8|bus_out[119] .is_wysiwyg = "true";
defparam \U8|bus_out[119] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y35_N42
cyclonev_lcell_comb \SPI_clk~1 (
// Equation(s):
// \SPI_clk~1_combout  = ( !\U2|fstate.J~q  & ( !\SPI_clk~1_combout  & ( (!\U2|fstate.I~q  & (\nReset~input_o  & \U2|fstate.IDLE~q )) ) ) )

	.dataa(!\U2|fstate.I~q ),
	.datab(!\nReset~input_o ),
	.datac(!\U2|fstate.IDLE~q ),
	.datad(gnd),
	.datae(!\U2|fstate.J~q ),
	.dataf(!\SPI_clk~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SPI_clk~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SPI_clk~1 .extended_lut = "off";
defparam \SPI_clk~1 .lut_mask = 64'h0202000000000000;
defparam \SPI_clk~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y35_N51
cyclonev_lcell_comb \U2|CS~0 (
// Equation(s):
// \U2|CS~0_combout  = ( \U2|fstate.J~q  & ( \U2|fstate.I~q  ) ) # ( !\U2|fstate.J~q  & ( \U2|fstate.I~q  ) ) # ( \U2|fstate.J~q  & ( !\U2|fstate.I~q  ) ) # ( !\U2|fstate.J~q  & ( !\U2|fstate.I~q  & ( (!\U2|fstate.IDLE~q ) # (!\nReset~input_o ) ) ) )

	.dataa(!\U2|fstate.IDLE~q ),
	.datab(!\nReset~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\U2|fstate.J~q ),
	.dataf(!\U2|fstate.I~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|CS~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|CS~0 .extended_lut = "off";
defparam \U2|CS~0 .lut_mask = 64'hEEEEFFFFFFFFFFFF;
defparam \U2|CS~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y33_N54
cyclonev_lcell_comb \U2|WideOr16~1 (
// Equation(s):
// \U2|WideOr16~1_combout  = ( !\U2|fstate.J~q  & ( (!\U2|fstate.B~q  & (!\U2|fstate.E~q  & \U2|fstate.IDLE~q )) ) )

	.dataa(!\U2|fstate.B~q ),
	.datab(gnd),
	.datac(!\U2|fstate.E~q ),
	.datad(!\U2|fstate.IDLE~q ),
	.datae(gnd),
	.dataf(!\U2|fstate.J~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|WideOr16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|WideOr16~1 .extended_lut = "off";
defparam \U2|WideOr16~1 .lut_mask = 64'h00A000A000000000;
defparam \U2|WideOr16~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X72_Y81_N18
cyclonev_io_ibuf \Address[1]~input (
	.i(Address[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Address[1]~input_o ));
// synopsys translate_off
defparam \Address[1]~input .bus_hold = "false";
defparam \Address[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X74_Y33_N17
dffeas read_write_addr(
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Read_RQ~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\read_write_addr~q ),
	.prn(vcc));
// synopsys translate_off
defparam read_write_addr.is_wysiwyg = "true";
defparam read_write_addr.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y33_N6
cyclonev_lcell_comb \U2|data_sel~0 (
// Equation(s):
// \U2|data_sel~0_combout  = ( !\U2|fstate.C~q  & ( !\U2|fstate.K~q  & ( (!\U2|fstate.B~q  & (!\U2|fstate.D~q  & !\U2|fstate.E~q )) ) ) )

	.dataa(!\U2|fstate.B~q ),
	.datab(!\U2|fstate.D~q ),
	.datac(!\U2|fstate.E~q ),
	.datad(gnd),
	.datae(!\U2|fstate.C~q ),
	.dataf(!\U2|fstate.K~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|data_sel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|data_sel~0 .extended_lut = "off";
defparam \U2|data_sel~0 .lut_mask = 64'h8080000000000000;
defparam \U2|data_sel~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N35
cyclonev_io_ibuf \BUS_IN[7]~input (
	.i(BUS_IN[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\BUS_IN[7]~input_o ));
// synopsys translate_off
defparam \BUS_IN[7]~input .bus_hold = "false";
defparam \BUS_IN[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X68_Y33_N4
dffeas \U0|data_tmp[7] (
	.clk(!\Mclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BUS_IN[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\Data_Available~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U0|data_tmp [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U0|data_tmp[7] .is_wysiwyg = "true";
defparam \U0|data_tmp[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y33_N30
cyclonev_lcell_comb \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout  = SUM(( \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(( \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.cout(\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .extended_lut = "off";
defparam \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y33_N21
cyclonev_lcell_comb \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0 (
// Equation(s):
// \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout  = ( \U0|fifo_wrreq~q  & ( (!\U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ) # (\sclr~q ) ) ) # ( !\U0|fifo_wrreq~q  & ( \sclr~q  ) )

	.dataa(gnd),
	.datab(!\sclr~q ),
	.datac(gnd),
	.datad(!\U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datae(gnd),
	.dataf(!\U0|fifo_wrreq~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0 .extended_lut = "off";
defparam \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0 .lut_mask = 64'h33333333FF33FF33;
defparam \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y33_N31
dffeas \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sclr~q ),
	.sload(gnd),
	.ena(\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y33_N33
cyclonev_lcell_comb \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout  = SUM(( \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))
// \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY(( \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.cout(\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .extended_lut = "off";
defparam \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y33_N34
dffeas \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sclr~q ),
	.sload(gnd),
	.ena(\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y33_N36
cyclonev_lcell_comb \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout  = SUM(( \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))
// \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY(( \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.cout(\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .extended_lut = "off";
defparam \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y33_N37
dffeas \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sclr~q ),
	.sload(gnd),
	.ena(\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y33_N39
cyclonev_lcell_comb \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout  = SUM(( \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) + ( \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .extended_lut = "off";
defparam \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y33_N40
dffeas \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sclr~q ),
	.sload(gnd),
	.ena(\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y33_N0
cyclonev_lcell_comb \U1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 (
// Equation(s):
// \U1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout  = SUM(( \U1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \U1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  = CARRY(( \U1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout ),
	.cout(\U1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .extended_lut = "off";
defparam \U1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \U1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y33_N42
cyclonev_lcell_comb \U1|scfifo_component|auto_generated|dpfifo|_~1 (
// Equation(s):
// \U1|scfifo_component|auto_generated|dpfifo|_~1_combout  = ( \U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( \nReset~input_o  & ( ((\U2|fifo_tx_read_rq~0_combout  & ((\U2|fstate.A~q ) # (\U2|fstate.D~q )))) # (\sclr~q ) ) ) ) # ( 
// !\U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( \nReset~input_o  & ( \sclr~q  ) ) ) # ( \U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( !\nReset~input_o  & ( \sclr~q  ) ) ) # ( 
// !\U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( !\nReset~input_o  & ( \sclr~q  ) ) )

	.dataa(!\U2|fifo_tx_read_rq~0_combout ),
	.datab(!\U2|fstate.D~q ),
	.datac(!\U2|fstate.A~q ),
	.datad(!\sclr~q ),
	.datae(!\U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.dataf(!\nReset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|scfifo_component|auto_generated|dpfifo|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dpfifo|_~1 .extended_lut = "off";
defparam \U1|scfifo_component|auto_generated|dpfifo|_~1 .lut_mask = 64'h00FF00FF00FF15FF;
defparam \U1|scfifo_component|auto_generated|dpfifo|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y33_N2
dffeas \U1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sclr~q ),
	.sload(gnd),
	.ena(\U1|scfifo_component|auto_generated|dpfifo|_~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \U1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y33_N48
cyclonev_lcell_comb \U1|scfifo_component|auto_generated|dpfifo|_~0 (
// Equation(s):
// \U1|scfifo_component|auto_generated|dpfifo|_~0_combout  = ( !\sclr~q  & ( \U1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0] ) )

	.dataa(!\U1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sclr~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dpfifo|_~0 .extended_lut = "off";
defparam \U1|scfifo_component|auto_generated|dpfifo|_~0 .lut_mask = 64'h5555555500000000;
defparam \U1|scfifo_component|auto_generated|dpfifo|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y33_N50
dffeas \U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[0] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U1|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|scfifo_component|auto_generated|dpfifo|_~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[0] .is_wysiwyg = "true";
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y33_N3
cyclonev_lcell_comb \U1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 (
// Equation(s):
// \U1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout  = SUM(( \U1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] ) + ( GND ) + ( 
// \U1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  ))
// \U1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  = CARRY(( \U1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] ) + ( GND ) + ( 
// \U1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout ),
	.cout(\U1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .extended_lut = "off";
defparam \U1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \U1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y33_N4
dffeas \U1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sclr~q ),
	.sload(gnd),
	.ena(\U1|scfifo_component|auto_generated|dpfifo|_~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \U1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y33_N27
cyclonev_lcell_comb \U1|scfifo_component|auto_generated|dpfifo|_~2 (
// Equation(s):
// \U1|scfifo_component|auto_generated|dpfifo|_~2_combout  = ( !\sclr~q  & ( \U1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sclr~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dpfifo|_~2 .extended_lut = "off";
defparam \U1|scfifo_component|auto_generated|dpfifo|_~2 .lut_mask = 64'h0F0F0F0F00000000;
defparam \U1|scfifo_component|auto_generated|dpfifo|_~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y33_N29
dffeas \U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[1] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U1|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|scfifo_component|auto_generated|dpfifo|_~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[1] .is_wysiwyg = "true";
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y33_N6
cyclonev_lcell_comb \U1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 (
// Equation(s):
// \U1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout  = SUM(( \U1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] ) + ( GND ) + ( 
// \U1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  ))
// \U1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  = CARRY(( \U1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] ) + ( GND ) + ( 
// \U1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout ),
	.cout(\U1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .extended_lut = "off";
defparam \U1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \U1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y33_N7
dffeas \U1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sclr~q ),
	.sload(gnd),
	.ena(\U1|scfifo_component|auto_generated|dpfifo|_~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \U1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y33_N18
cyclonev_lcell_comb \U1|scfifo_component|auto_generated|dpfifo|_~3 (
// Equation(s):
// \U1|scfifo_component|auto_generated|dpfifo|_~3_combout  = ( \U1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & ( !\sclr~q  ) )

	.dataa(gnd),
	.datab(!\sclr~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dpfifo|_~3 .extended_lut = "off";
defparam \U1|scfifo_component|auto_generated|dpfifo|_~3 .lut_mask = 64'h00000000CCCCCCCC;
defparam \U1|scfifo_component|auto_generated|dpfifo|_~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y33_N20
dffeas \U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[2] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U1|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|scfifo_component|auto_generated|dpfifo|_~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[2] .is_wysiwyg = "true";
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y33_N9
cyclonev_lcell_comb \U1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 (
// Equation(s):
// \U1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout  = SUM(( \U1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] ) + ( GND ) + ( 
// \U1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .extended_lut = "off";
defparam \U1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \U1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y33_N10
dffeas \U1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sclr~q ),
	.sload(gnd),
	.ena(\U1|scfifo_component|auto_generated|dpfifo|_~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \U1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y33_N18
cyclonev_lcell_comb \U1|scfifo_component|auto_generated|dpfifo|_~4 (
// Equation(s):
// \U1|scfifo_component|auto_generated|dpfifo|_~4_combout  = ( \U1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] & ( !\sclr~q  ) )

	.dataa(gnd),
	.datab(!\sclr~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dpfifo|_~4 .extended_lut = "off";
defparam \U1|scfifo_component|auto_generated|dpfifo|_~4 .lut_mask = 64'h00000000CCCCCCCC;
defparam \U1|scfifo_component|auto_generated|dpfifo|_~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y33_N23
dffeas \U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[3] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U1|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|scfifo_component|auto_generated|dpfifo|_~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[3] .is_wysiwyg = "true";
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y33_N0
cyclonev_mlab_cell \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama7 (
	.clk0(\Mclk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.clr(gnd),
	.portadatain({\U0|data_tmp [7]}),
	.portaaddr({\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbaddr({\U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg [3],\U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg [2],\U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg [1],\U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portbdataout(\U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama7 .address_width = 4;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama7 .data_width = 1;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama7 .first_address = 0;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama7 .first_bit_number = 7;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama7 .init_file = "none";
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama7 .last_address = 15;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama7 .logical_ram_depth = 16;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama7 .logical_ram_name = "fifo:u1|scfifo:scfifo_component|scfifo_k4i1:auto_generated|a_dpfifo_smc1:dpfifo|altsyncram_0ou1:fiforam|altdpram_instance";
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama7 .logical_ram_width = 8;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama7 .mixed_port_feed_through_mode = "dont care";
// synopsys translate_on

// Location: LABCELL_X73_Y33_N48
cyclonev_lcell_comb \U3|current_data~7 (
// Equation(s):
// \U3|current_data~7_combout  = ( \nReset~input_o  & ( \U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire [7] & ( (!\U2|WideOr16~0_combout  & (((!\U2|data_sel~0_combout ) # (\read_write_addr~q )))) # (\U2|WideOr16~0_combout  & 
// (!\U2|fstate.IDLE~q  & ((!\U2|data_sel~0_combout ) # (\read_write_addr~q )))) ) ) ) # ( \nReset~input_o  & ( !\U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire [7] & ( (\read_write_addr~q  & (\U2|data_sel~0_combout  & 
// ((!\U2|WideOr16~0_combout ) # (!\U2|fstate.IDLE~q )))) ) ) )

	.dataa(!\U2|WideOr16~0_combout ),
	.datab(!\U2|fstate.IDLE~q ),
	.datac(!\read_write_addr~q ),
	.datad(!\U2|data_sel~0_combout ),
	.datae(!\nReset~input_o ),
	.dataf(!\U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|current_data~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|current_data~7 .extended_lut = "off";
defparam \U3|current_data~7 .lut_mask = 64'h0000000E0000EE0E;
defparam \U3|current_data~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y33_N49
dffeas \U3|current_data[7] (
	.clk(\U4|csi_clk~q ),
	.d(\U3|current_data~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|current_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|current_data[7] .is_wysiwyg = "true";
defparam \U3|current_data[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N1
cyclonev_io_ibuf \Address[6]~input (
	.i(Address[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Address[6]~input_o ));
// synopsys translate_off
defparam \Address[6]~input .bus_hold = "false";
defparam \Address[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y81_N35
cyclonev_io_ibuf \BUS_IN[6]~input (
	.i(BUS_IN[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\BUS_IN[6]~input_o ));
// synopsys translate_off
defparam \BUS_IN[6]~input .bus_hold = "false";
defparam \BUS_IN[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X68_Y33_N12
cyclonev_lcell_comb \U0|data_tmp[6]~feeder (
// Equation(s):
// \U0|data_tmp[6]~feeder_combout  = ( \BUS_IN[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BUS_IN[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|data_tmp[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|data_tmp[6]~feeder .extended_lut = "off";
defparam \U0|data_tmp[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U0|data_tmp[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y33_N13
dffeas \U0|data_tmp[6] (
	.clk(!\Mclk~inputCLKENA0_outclk ),
	.d(\U0|data_tmp[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Data_Available~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U0|data_tmp [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U0|data_tmp[6] .is_wysiwyg = "true";
defparam \U0|data_tmp[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y33_N6
cyclonev_mlab_cell \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama6 (
	.clk0(\Mclk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.clr(gnd),
	.portadatain({\U0|data_tmp [6]}),
	.portaaddr({\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbaddr({\U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg [3],\U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg [2],\U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg [1],\U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portbdataout(\U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama6 .address_width = 4;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama6 .data_width = 1;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama6 .first_address = 0;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama6 .first_bit_number = 6;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama6 .init_file = "none";
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama6 .last_address = 15;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama6 .logical_ram_depth = 16;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama6 .logical_ram_name = "fifo:u1|scfifo:scfifo_component|scfifo_k4i1:auto_generated|a_dpfifo_smc1:dpfifo|altsyncram_0ou1:fiforam|altdpram_instance";
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama6 .logical_ram_width = 8;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama6 .mixed_port_feed_through_mode = "dont care";
// synopsys translate_on

// Location: LABCELL_X73_Y33_N36
cyclonev_lcell_comb \U3|current_data~6 (
// Equation(s):
// \U3|current_data~6_combout  = ( \U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire [6] & ( \nReset~input_o  & ( (!\U2|WideOr16~1_combout  & (((!\U2|data_sel~0_combout ) # (\Address[6]~input_o )))) # (\U2|WideOr16~1_combout  & 
// (\U3|current_data [7])) ) ) ) # ( !\U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire [6] & ( \nReset~input_o  & ( (!\U2|WideOr16~1_combout  & (((\U2|data_sel~0_combout  & \Address[6]~input_o )))) # (\U2|WideOr16~1_combout  & 
// (\U3|current_data [7])) ) ) ) # ( \U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire [6] & ( !\nReset~input_o  & ( \U3|current_data [7] ) ) ) # ( !\U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire [6] & ( !\nReset~input_o  & ( 
// \U3|current_data [7] ) ) )

	.dataa(!\U3|current_data [7]),
	.datab(!\U2|data_sel~0_combout ),
	.datac(!\U2|WideOr16~1_combout ),
	.datad(!\Address[6]~input_o ),
	.datae(!\U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire [6]),
	.dataf(!\nReset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|current_data~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|current_data~6 .extended_lut = "off";
defparam \U3|current_data~6 .lut_mask = 64'h555555550535C5F5;
defparam \U3|current_data~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y33_N38
dffeas \U3|current_data[6] (
	.clk(\U4|csi_clk~q ),
	.d(\U3|current_data~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|current_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|current_data[6] .is_wysiwyg = "true";
defparam \U3|current_data[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N52
cyclonev_io_ibuf \Address[5]~input (
	.i(Address[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Address[5]~input_o ));
// synopsys translate_off
defparam \Address[5]~input .bus_hold = "false";
defparam \Address[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y81_N41
cyclonev_io_ibuf \BUS_IN[5]~input (
	.i(BUS_IN[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\BUS_IN[5]~input_o ));
// synopsys translate_off
defparam \BUS_IN[5]~input .bus_hold = "false";
defparam \BUS_IN[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X68_Y33_N24
cyclonev_lcell_comb \U0|data_tmp[5]~feeder (
// Equation(s):
// \U0|data_tmp[5]~feeder_combout  = ( \BUS_IN[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BUS_IN[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|data_tmp[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|data_tmp[5]~feeder .extended_lut = "off";
defparam \U0|data_tmp[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U0|data_tmp[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y33_N25
dffeas \U0|data_tmp[5] (
	.clk(!\Mclk~inputCLKENA0_outclk ),
	.d(\U0|data_tmp[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Data_Available~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U0|data_tmp [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U0|data_tmp[5] .is_wysiwyg = "true";
defparam \U0|data_tmp[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y33_N48
cyclonev_mlab_cell \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama5 (
	.clk0(\Mclk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.clr(gnd),
	.portadatain({\U0|data_tmp [5]}),
	.portaaddr({\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbaddr({\U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg [3],\U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg [2],\U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg [1],\U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portbdataout(\U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama5 .address_width = 4;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama5 .data_width = 1;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama5 .first_address = 0;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama5 .first_bit_number = 5;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama5 .init_file = "none";
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama5 .last_address = 15;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama5 .logical_ram_depth = 16;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama5 .logical_ram_name = "fifo:u1|scfifo:scfifo_component|scfifo_k4i1:auto_generated|a_dpfifo_smc1:dpfifo|altsyncram_0ou1:fiforam|altdpram_instance";
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama5 .logical_ram_width = 8;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama5 .mixed_port_feed_through_mode = "dont care";
// synopsys translate_on

// Location: LABCELL_X73_Y33_N42
cyclonev_lcell_comb \U3|current_data~5 (
// Equation(s):
// \U3|current_data~5_combout  = ( \U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire [5] & ( \nReset~input_o  & ( (!\U2|WideOr16~1_combout  & (((!\U2|data_sel~0_combout ) # (\Address[5]~input_o )))) # (\U2|WideOr16~1_combout  & 
// (\U3|current_data [6])) ) ) ) # ( !\U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire [5] & ( \nReset~input_o  & ( (!\U2|WideOr16~1_combout  & (((\Address[5]~input_o  & \U2|data_sel~0_combout )))) # (\U2|WideOr16~1_combout  & 
// (\U3|current_data [6])) ) ) ) # ( \U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire [5] & ( !\nReset~input_o  & ( \U3|current_data [6] ) ) ) # ( !\U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire [5] & ( !\nReset~input_o  & ( 
// \U3|current_data [6] ) ) )

	.dataa(!\U3|current_data [6]),
	.datab(!\Address[5]~input_o ),
	.datac(!\U2|WideOr16~1_combout ),
	.datad(!\U2|data_sel~0_combout ),
	.datae(!\U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire [5]),
	.dataf(!\nReset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|current_data~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|current_data~5 .extended_lut = "off";
defparam \U3|current_data~5 .lut_mask = 64'h555555550535F535;
defparam \U3|current_data~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y33_N44
dffeas \U3|current_data[5] (
	.clk(\U4|csi_clk~q ),
	.d(\U3|current_data~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|current_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|current_data[5] .is_wysiwyg = "true";
defparam \U3|current_data[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N75
cyclonev_io_ibuf \Address[4]~input (
	.i(Address[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Address[4]~input_o ));
// synopsys translate_off
defparam \Address[4]~input .bus_hold = "false";
defparam \Address[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N18
cyclonev_io_ibuf \BUS_IN[4]~input (
	.i(BUS_IN[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\BUS_IN[4]~input_o ));
// synopsys translate_off
defparam \BUS_IN[4]~input .bus_hold = "false";
defparam \BUS_IN[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X68_Y33_N30
cyclonev_lcell_comb \U0|data_tmp[4]~feeder (
// Equation(s):
// \U0|data_tmp[4]~feeder_combout  = ( \BUS_IN[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BUS_IN[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|data_tmp[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|data_tmp[4]~feeder .extended_lut = "off";
defparam \U0|data_tmp[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U0|data_tmp[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y33_N31
dffeas \U0|data_tmp[4] (
	.clk(!\Mclk~inputCLKENA0_outclk ),
	.d(\U0|data_tmp[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Data_Available~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U0|data_tmp [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U0|data_tmp[4] .is_wysiwyg = "true";
defparam \U0|data_tmp[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y33_N36
cyclonev_mlab_cell \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama4 (
	.clk0(\Mclk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.clr(gnd),
	.portadatain({\U0|data_tmp [4]}),
	.portaaddr({\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbaddr({\U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg [3],\U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg [2],\U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg [1],\U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portbdataout(\U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama4 .address_width = 4;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama4 .data_width = 1;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama4 .first_address = 0;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama4 .first_bit_number = 4;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama4 .init_file = "none";
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama4 .last_address = 15;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama4 .logical_ram_depth = 16;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama4 .logical_ram_name = "fifo:u1|scfifo:scfifo_component|scfifo_k4i1:auto_generated|a_dpfifo_smc1:dpfifo|altsyncram_0ou1:fiforam|altdpram_instance";
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama4 .logical_ram_width = 8;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama4 .mixed_port_feed_through_mode = "dont care";
// synopsys translate_on

// Location: LABCELL_X73_Y33_N24
cyclonev_lcell_comb \U3|current_data~4 (
// Equation(s):
// \U3|current_data~4_combout  = ( \nReset~input_o  & ( \U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire [4] & ( (!\U2|WideOr16~1_combout  & (((!\U2|data_sel~0_combout ) # (\Address[4]~input_o )))) # (\U2|WideOr16~1_combout  & 
// (\U3|current_data [5])) ) ) ) # ( !\nReset~input_o  & ( \U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire [4] & ( \U3|current_data [5] ) ) ) # ( \nReset~input_o  & ( !\U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire [4] & ( 
// (!\U2|WideOr16~1_combout  & (((\Address[4]~input_o  & \U2|data_sel~0_combout )))) # (\U2|WideOr16~1_combout  & (\U3|current_data [5])) ) ) ) # ( !\nReset~input_o  & ( !\U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire [4] & ( 
// \U3|current_data [5] ) ) )

	.dataa(!\U2|WideOr16~1_combout ),
	.datab(!\U3|current_data [5]),
	.datac(!\Address[4]~input_o ),
	.datad(!\U2|data_sel~0_combout ),
	.datae(!\nReset~input_o ),
	.dataf(!\U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|current_data~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|current_data~4 .extended_lut = "off";
defparam \U3|current_data~4 .lut_mask = 64'h3333111B3333BB1B;
defparam \U3|current_data~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y33_N26
dffeas \U3|current_data[4] (
	.clk(\U4|csi_clk~q ),
	.d(\U3|current_data~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|current_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|current_data[4] .is_wysiwyg = "true";
defparam \U3|current_data[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N1
cyclonev_io_ibuf \Address[3]~input (
	.i(Address[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Address[3]~input_o ));
// synopsys translate_off
defparam \Address[3]~input .bus_hold = "false";
defparam \Address[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N1
cyclonev_io_ibuf \BUS_IN[3]~input (
	.i(BUS_IN[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\BUS_IN[3]~input_o ));
// synopsys translate_off
defparam \BUS_IN[3]~input .bus_hold = "false";
defparam \BUS_IN[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X68_Y33_N48
cyclonev_lcell_comb \U0|data_tmp[3]~feeder (
// Equation(s):
// \U0|data_tmp[3]~feeder_combout  = ( \BUS_IN[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BUS_IN[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|data_tmp[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|data_tmp[3]~feeder .extended_lut = "off";
defparam \U0|data_tmp[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U0|data_tmp[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y33_N49
dffeas \U0|data_tmp[3] (
	.clk(!\Mclk~inputCLKENA0_outclk ),
	.d(\U0|data_tmp[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Data_Available~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U0|data_tmp [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U0|data_tmp[3] .is_wysiwyg = "true";
defparam \U0|data_tmp[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y33_N42
cyclonev_mlab_cell \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama3 (
	.clk0(\Mclk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.clr(gnd),
	.portadatain({\U0|data_tmp [3]}),
	.portaaddr({\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbaddr({\U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg [3],\U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg [2],\U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg [1],\U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portbdataout(\U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama3 .address_width = 4;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama3 .data_width = 1;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama3 .first_address = 0;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama3 .first_bit_number = 3;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama3 .init_file = "none";
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama3 .last_address = 15;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama3 .logical_ram_depth = 16;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama3 .logical_ram_name = "fifo:u1|scfifo:scfifo_component|scfifo_k4i1:auto_generated|a_dpfifo_smc1:dpfifo|altsyncram_0ou1:fiforam|altdpram_instance";
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama3 .logical_ram_width = 8;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama3 .mixed_port_feed_through_mode = "dont care";
// synopsys translate_on

// Location: LABCELL_X73_Y33_N30
cyclonev_lcell_comb \U3|current_data~3 (
// Equation(s):
// \U3|current_data~3_combout  = ( \U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire [3] & ( \nReset~input_o  & ( (!\U2|WideOr16~1_combout  & (((!\U2|data_sel~0_combout ) # (\Address[3]~input_o )))) # (\U2|WideOr16~1_combout  & 
// (\U3|current_data [4])) ) ) ) # ( !\U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire [3] & ( \nReset~input_o  & ( (!\U2|WideOr16~1_combout  & (((\Address[3]~input_o  & \U2|data_sel~0_combout )))) # (\U2|WideOr16~1_combout  & 
// (\U3|current_data [4])) ) ) ) # ( \U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire [3] & ( !\nReset~input_o  & ( \U3|current_data [4] ) ) ) # ( !\U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire [3] & ( !\nReset~input_o  & ( 
// \U3|current_data [4] ) ) )

	.dataa(!\U2|WideOr16~1_combout ),
	.datab(!\U3|current_data [4]),
	.datac(!\Address[3]~input_o ),
	.datad(!\U2|data_sel~0_combout ),
	.datae(!\U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire [3]),
	.dataf(!\nReset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|current_data~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|current_data~3 .extended_lut = "off";
defparam \U3|current_data~3 .lut_mask = 64'h33333333111BBB1B;
defparam \U3|current_data~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y33_N32
dffeas \U3|current_data[3] (
	.clk(\U4|csi_clk~q ),
	.d(\U3|current_data~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|current_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|current_data[3] .is_wysiwyg = "true";
defparam \U3|current_data[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X72_Y81_N35
cyclonev_io_ibuf \Address[2]~input (
	.i(Address[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Address[2]~input_o ));
// synopsys translate_off
defparam \Address[2]~input .bus_hold = "false";
defparam \Address[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N58
cyclonev_io_ibuf \BUS_IN[2]~input (
	.i(BUS_IN[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\BUS_IN[2]~input_o ));
// synopsys translate_off
defparam \BUS_IN[2]~input .bus_hold = "false";
defparam \BUS_IN[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X68_Y33_N10
dffeas \U0|data_tmp[2] (
	.clk(!\Mclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BUS_IN[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\Data_Available~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U0|data_tmp [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U0|data_tmp[2] .is_wysiwyg = "true";
defparam \U0|data_tmp[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y33_N54
cyclonev_mlab_cell \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama2 (
	.clk0(\Mclk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.clr(gnd),
	.portadatain({\U0|data_tmp [2]}),
	.portaaddr({\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbaddr({\U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg [3],\U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg [2],\U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg [1],\U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portbdataout(\U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama2 .address_width = 4;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama2 .data_width = 1;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama2 .first_address = 0;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama2 .first_bit_number = 2;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama2 .init_file = "none";
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama2 .last_address = 15;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama2 .logical_ram_depth = 16;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama2 .logical_ram_name = "fifo:u1|scfifo:scfifo_component|scfifo_k4i1:auto_generated|a_dpfifo_smc1:dpfifo|altsyncram_0ou1:fiforam|altdpram_instance";
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama2 .logical_ram_width = 8;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama2 .mixed_port_feed_through_mode = "dont care";
// synopsys translate_on

// Location: LABCELL_X73_Y33_N18
cyclonev_lcell_comb \U3|current_data~2 (
// Equation(s):
// \U3|current_data~2_combout  = ( \nReset~input_o  & ( \U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire [2] & ( (!\U2|WideOr16~1_combout  & (((!\U2|data_sel~0_combout ) # (\Address[2]~input_o )))) # (\U2|WideOr16~1_combout  & 
// (\U3|current_data [3])) ) ) ) # ( !\nReset~input_o  & ( \U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire [2] & ( \U3|current_data [3] ) ) ) # ( \nReset~input_o  & ( !\U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire [2] & ( 
// (!\U2|WideOr16~1_combout  & (((\U2|data_sel~0_combout  & \Address[2]~input_o )))) # (\U2|WideOr16~1_combout  & (\U3|current_data [3])) ) ) ) # ( !\nReset~input_o  & ( !\U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire [2] & ( 
// \U3|current_data [3] ) ) )

	.dataa(!\U3|current_data [3]),
	.datab(!\U2|data_sel~0_combout ),
	.datac(!\U2|WideOr16~1_combout ),
	.datad(!\Address[2]~input_o ),
	.datae(!\nReset~input_o ),
	.dataf(!\U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|current_data~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|current_data~2 .extended_lut = "off";
defparam \U3|current_data~2 .lut_mask = 64'h555505355555C5F5;
defparam \U3|current_data~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y33_N20
dffeas \U3|current_data[2] (
	.clk(\U4|csi_clk~q ),
	.d(\U3|current_data~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|current_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|current_data[2] .is_wysiwyg = "true";
defparam \U3|current_data[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N1
cyclonev_io_ibuf \BUS_IN[1]~input (
	.i(BUS_IN[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\BUS_IN[1]~input_o ));
// synopsys translate_off
defparam \BUS_IN[1]~input .bus_hold = "false";
defparam \BUS_IN[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X68_Y33_N40
dffeas \U0|data_tmp[1] (
	.clk(!\Mclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BUS_IN[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\Data_Available~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U0|data_tmp [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U0|data_tmp[1] .is_wysiwyg = "true";
defparam \U0|data_tmp[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y33_N12
cyclonev_mlab_cell \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama1 (
	.clk0(\Mclk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.clr(gnd),
	.portadatain({\U0|data_tmp [1]}),
	.portaaddr({\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbaddr({\U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg [3],\U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg [2],\U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg [1],\U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portbdataout(\U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama1 .address_width = 4;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama1 .data_width = 1;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama1 .first_address = 0;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama1 .first_bit_number = 1;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama1 .init_file = "none";
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama1 .last_address = 15;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama1 .logical_ram_depth = 16;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama1 .logical_ram_name = "fifo:u1|scfifo:scfifo_component|scfifo_k4i1:auto_generated|a_dpfifo_smc1:dpfifo|altsyncram_0ou1:fiforam|altdpram_instance";
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama1 .logical_ram_width = 8;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama1 .mixed_port_feed_through_mode = "dont care";
// synopsys translate_on

// Location: LABCELL_X73_Y33_N12
cyclonev_lcell_comb \U3|current_data~1 (
// Equation(s):
// \U3|current_data~1_combout  = ( \U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire [1] & ( \nReset~input_o  & ( (!\U2|WideOr16~1_combout  & (((!\U2|data_sel~0_combout )) # (\Address[1]~input_o ))) # (\U2|WideOr16~1_combout  & 
// (((\U3|current_data [2])))) ) ) ) # ( !\U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire [1] & ( \nReset~input_o  & ( (!\U2|WideOr16~1_combout  & (\Address[1]~input_o  & ((\U2|data_sel~0_combout )))) # (\U2|WideOr16~1_combout  & 
// (((\U3|current_data [2])))) ) ) ) # ( \U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire [1] & ( !\nReset~input_o  & ( \U3|current_data [2] ) ) ) # ( !\U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire [1] & ( !\nReset~input_o  & 
// ( \U3|current_data [2] ) ) )

	.dataa(!\Address[1]~input_o ),
	.datab(!\U3|current_data [2]),
	.datac(!\U2|WideOr16~1_combout ),
	.datad(!\U2|data_sel~0_combout ),
	.datae(!\U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire [1]),
	.dataf(!\nReset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|current_data~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|current_data~1 .extended_lut = "off";
defparam \U3|current_data~1 .lut_mask = 64'h333333330353F353;
defparam \U3|current_data~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y33_N14
dffeas \U3|current_data[1] (
	.clk(\U4|csi_clk~q ),
	.d(\U3|current_data~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|current_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|current_data[1] .is_wysiwyg = "true";
defparam \U3|current_data[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N52
cyclonev_io_ibuf \Address[0]~input (
	.i(Address[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Address[0]~input_o ));
// synopsys translate_off
defparam \Address[0]~input .bus_hold = "false";
defparam \Address[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N52
cyclonev_io_ibuf \BUS_IN[0]~input (
	.i(BUS_IN[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\BUS_IN[0]~input_o ));
// synopsys translate_off
defparam \BUS_IN[0]~input .bus_hold = "false";
defparam \BUS_IN[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X68_Y33_N46
dffeas \U0|data_tmp[0] (
	.clk(!\Mclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BUS_IN[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\Data_Available~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U0|data_tmp [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U0|data_tmp[0] .is_wysiwyg = "true";
defparam \U0|data_tmp[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y33_N18
cyclonev_mlab_cell \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama0 (
	.clk0(\Mclk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.clr(gnd),
	.portadatain({\U0|data_tmp [0]}),
	.portaaddr({\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbaddr({\U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg [3],\U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg [2],\U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg [1],\U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portbdataout(\U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama0 .address_width = 4;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama0 .data_width = 1;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama0 .first_address = 0;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama0 .first_bit_number = 0;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama0 .init_file = "none";
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama0 .last_address = 15;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama0 .logical_ram_depth = 16;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama0 .logical_ram_name = "fifo:u1|scfifo:scfifo_component|scfifo_k4i1:auto_generated|a_dpfifo_smc1:dpfifo|altsyncram_0ou1:fiforam|altdpram_instance";
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama0 .logical_ram_width = 8;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama0 .mixed_port_feed_through_mode = "dont care";
// synopsys translate_on

// Location: LABCELL_X73_Y33_N0
cyclonev_lcell_comb \U3|current_data~0 (
// Equation(s):
// \U3|current_data~0_combout  = ( \nReset~input_o  & ( \U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire [0] & ( (!\U2|WideOr16~1_combout  & (((!\U2|data_sel~0_combout ) # (\Address[0]~input_o )))) # (\U2|WideOr16~1_combout  & 
// (\U3|current_data [1])) ) ) ) # ( !\nReset~input_o  & ( \U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire [0] & ( \U3|current_data [1] ) ) ) # ( \nReset~input_o  & ( !\U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire [0] & ( 
// (!\U2|WideOr16~1_combout  & (((\Address[0]~input_o  & \U2|data_sel~0_combout )))) # (\U2|WideOr16~1_combout  & (\U3|current_data [1])) ) ) ) # ( !\nReset~input_o  & ( !\U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire [0] & ( 
// \U3|current_data [1] ) ) )

	.dataa(!\U2|WideOr16~1_combout ),
	.datab(!\U3|current_data [1]),
	.datac(!\Address[0]~input_o ),
	.datad(!\U2|data_sel~0_combout ),
	.datae(!\nReset~input_o ),
	.dataf(!\U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|current_data~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|current_data~0 .extended_lut = "off";
defparam \U3|current_data~0 .lut_mask = 64'h3333111B3333BB1B;
defparam \U3|current_data~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y33_N1
dffeas \U3|current_data[0] (
	.clk(\U4|csi_clk~q ),
	.d(\U3|current_data~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|current_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|current_data[0] .is_wysiwyg = "true";
defparam \U3|current_data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y33_N16
dffeas \U3|data_out (
	.clk(\U4|csi_clk~q ),
	.d(gnd),
	.asdata(\U3|current_data [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|data_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U3|data_out .is_wysiwyg = "true";
defparam \U3|data_out .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
