C:/Users/Aadhithan/Documents/Verilog_labs/lab5/tb/ram_tb.v {1 {vlog -work work -stats=none C:/Users/Aadhithan/Documents/Verilog_labs/lab5/tb/ram_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.3 Compiler 2020.07 Jul 22 2020
-- Compiling module ram_tb

Top level modules:
	ram_tb

} {} {}} C:/Users/Aadhithan/Documents/Verilog_labs/lab5/rtl/ram.v {1 {vlog -work work -stats=none C:/Users/Aadhithan/Documents/Verilog_labs/lab5/rtl/ram.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.3 Compiler 2020.07 Jul 22 2020
-- Compiling module ram

Top level modules:
	ram

} {} {}}
