<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3297" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3297{left:782px;bottom:68px;letter-spacing:0.09px;}
#t2_3297{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_3297{left:630px;bottom:1141px;letter-spacing:-0.15px;}
#t4_3297{left:147px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t5_3297{left:147px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t6_3297{left:70px;bottom:1046px;letter-spacing:-0.12px;}
#t7_3297{left:96px;bottom:1046px;letter-spacing:-0.13px;word-spacing:-0.84px;}
#t8_3297{left:96px;bottom:1030px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t9_3297{left:70px;bottom:1005px;letter-spacing:-0.14px;}
#ta_3297{left:96px;bottom:1005px;letter-spacing:-0.14px;word-spacing:-1px;}
#tb_3297{left:96px;bottom:988px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tc_3297{left:96px;bottom:972px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#td_3297{left:70px;bottom:947px;letter-spacing:-0.13px;}
#te_3297{left:96px;bottom:947px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tf_3297{left:96px;bottom:930px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tg_3297{left:96px;bottom:914px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#th_3297{left:96px;bottom:897px;letter-spacing:-0.14px;word-spacing:-1px;}
#ti_3297{left:96px;bottom:880px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tj_3297{left:70px;bottom:855px;letter-spacing:-0.14px;}
#tk_3297{left:96px;bottom:855px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tl_3297{left:96px;bottom:839px;letter-spacing:-0.14px;word-spacing:-0.58px;}
#tm_3297{left:96px;bottom:822px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tn_3297{left:70px;bottom:797px;letter-spacing:-0.15px;}
#to_3297{left:96px;bottom:797px;letter-spacing:-0.15px;word-spacing:-0.77px;}
#tp_3297{left:96px;bottom:781px;letter-spacing:-0.15px;word-spacing:-1.17px;}
#tq_3297{left:96px;bottom:764px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tr_3297{left:70px;bottom:739px;letter-spacing:-0.14px;word-spacing:-0.7px;}
#ts_3297{left:70px;bottom:723px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tt_3297{left:70px;bottom:698px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tu_3297{left:465px;bottom:705px;}
#tv_3297{left:480px;bottom:698px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tw_3297{left:70px;bottom:681px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tx_3297{left:70px;bottom:664px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#ty_3297{left:70px;bottom:606px;letter-spacing:0.12px;}
#tz_3297{left:152px;bottom:606px;letter-spacing:0.14px;word-spacing:0.01px;}
#t10_3297{left:70px;bottom:582px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t11_3297{left:70px;bottom:565px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t12_3297{left:70px;bottom:548px;letter-spacing:-0.15px;word-spacing:-1.32px;}
#t13_3297{left:70px;bottom:532px;letter-spacing:-0.14px;}
#t14_3297{left:70px;bottom:507px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t15_3297{left:70px;bottom:490px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t16_3297{left:118px;bottom:460px;letter-spacing:-0.13px;}
#t17_3297{left:228px;bottom:460px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t18_3297{left:118px;bottom:441px;letter-spacing:-0.17px;}
#t19_3297{left:228px;bottom:441px;letter-spacing:-0.15px;}
#t1a_3297{left:118px;bottom:423px;letter-spacing:-0.12px;}
#t1b_3297{left:228px;bottom:423px;letter-spacing:-0.15px;}
#t1c_3297{left:118px;bottom:405px;letter-spacing:-0.14px;}
#t1d_3297{left:228px;bottom:405px;letter-spacing:-0.14px;}
#t1e_3297{left:118px;bottom:386px;letter-spacing:-0.14px;}
#t1f_3297{left:228px;bottom:386px;letter-spacing:-0.15px;}
#t1g_3297{left:118px;bottom:368px;letter-spacing:-0.14px;}
#t1h_3297{left:228px;bottom:368px;letter-spacing:-0.08px;word-spacing:-0.05px;}
#t1i_3297{left:118px;bottom:350px;letter-spacing:-0.15px;}
#t1j_3297{left:228px;bottom:350px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t1k_3297{left:118px;bottom:331px;letter-spacing:-0.14px;}
#t1l_3297{left:228px;bottom:331px;letter-spacing:-0.14px;word-spacing:-0.01px;}
#t1m_3297{left:70px;bottom:281px;letter-spacing:-0.08px;}
#t1n_3297{left:156px;bottom:281px;letter-spacing:-0.09px;word-spacing:-0.01px;}
#t1o_3297{left:70px;bottom:257px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1p_3297{left:70px;bottom:240px;letter-spacing:-0.15px;word-spacing:-0.55px;}
#t1q_3297{left:70px;bottom:224px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1r_3297{left:70px;bottom:199px;letter-spacing:-0.15px;}
#t1s_3297{left:96px;bottom:199px;letter-spacing:-0.23px;word-spacing:-0.33px;}
#t1t_3297{left:70px;bottom:175px;letter-spacing:-0.13px;}
#t1u_3297{left:96px;bottom:175px;letter-spacing:-0.19px;word-spacing:-0.42px;}
#t1v_3297{left:70px;bottom:150px;letter-spacing:-0.15px;}
#t1w_3297{left:96px;bottom:150px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1x_3297{left:70px;bottom:126px;letter-spacing:-0.14px;}
#t1y_3297{left:96px;bottom:126px;letter-spacing:-0.14px;word-spacing:-0.52px;}

.s1_3297{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3297{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3297{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3297{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s5_3297{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3297{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s7_3297{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3297" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3297Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3297" style="-webkit-user-select: none;"><object width="935" height="1210" data="3297/3297.svg" type="image/svg+xml" id="pdf3297" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3297" class="t s1_3297">Vol. 3A </span><span id="t2_3297" class="t s1_3297">9-21 </span>
<span id="t3_3297" class="t s2_3297">MULTIPLE-PROCESSOR MANAGEMENT </span>
<span id="t4_3297" class="t s3_3297">message. It responds by fetching and executing the BIOS boot-strap code, beginning at the reset </span>
<span id="t5_3297" class="t s3_3297">vector (physical address FFFF FFF0H). </span>
<span id="t6_3297" class="t s3_3297">5. </span><span id="t7_3297" class="t s3_3297">As part of the boot-strap code, the BSP creates an ACPI table and/or an MP table and adds its initial APIC ID to </span>
<span id="t8_3297" class="t s3_3297">these tables as appropriate. </span>
<span id="t9_3297" class="t s3_3297">6. </span><span id="ta_3297" class="t s3_3297">At the end of the boot-strap procedure, the BSP sets a processor counter to 1, then broadcasts a SIPI message </span>
<span id="tb_3297" class="t s3_3297">to all the APs in the system. Here, the SIPI message contains a vector to the BIOS AP initialization code (at </span>
<span id="tc_3297" class="t s3_3297">000VV000H, where VV is the vector contained in the SIPI message). </span>
<span id="td_3297" class="t s3_3297">7. </span><span id="te_3297" class="t s3_3297">The first action of the AP initialization code is to set up a race (among the APs) to a BIOS initialization </span>
<span id="tf_3297" class="t s3_3297">semaphore. The first AP to the semaphore begins executing the initialization code. (See Section 9.4.4, “MP </span>
<span id="tg_3297" class="t s3_3297">Initialization Example,” for semaphore implementation details.) As part of the AP initialization procedure, the </span>
<span id="th_3297" class="t s3_3297">AP adds its APIC ID number to the ACPI and/or MP tables as appropriate and increments the processor counter </span>
<span id="ti_3297" class="t s3_3297">by 1. At the completion of the initialization procedure, the AP executes a CLI instruction and halts itself. </span>
<span id="tj_3297" class="t s3_3297">8. </span><span id="tk_3297" class="t s3_3297">When each of the APs has gained access to the semaphore and executed the AP initialization code, the BSP </span>
<span id="tl_3297" class="t s3_3297">establishes a count for the number of processors connected to the system bus, completes executing the BIOS </span>
<span id="tm_3297" class="t s3_3297">boot-strap code, and then begins executing operating-system boot-strap and start-up code. </span>
<span id="tn_3297" class="t s3_3297">9. </span><span id="to_3297" class="t s3_3297">While the BSP is executing operating-system boot-strap and start-up code, the APs remain in the halted state. </span>
<span id="tp_3297" class="t s3_3297">In this state they will respond only to INITs, NMIs, and SMIs. They will also respond to snoops and to assertions </span>
<span id="tq_3297" class="t s3_3297">of the STPCLK# pin. </span>
<span id="tr_3297" class="t s3_3297">The following section gives an example (with code) of the MP initialization protocol for of multiple processors oper- </span>
<span id="ts_3297" class="t s3_3297">ating in an MP configuration. </span>
<span id="tt_3297" class="t s3_3297">Chapter 2, “Model-Specific Registers (MSRs)‚” in the Intel </span>
<span id="tu_3297" class="t s4_3297">® </span>
<span id="tv_3297" class="t s3_3297">64 and IA-32 Architectures Software Developer’s </span>
<span id="tw_3297" class="t s3_3297">Manual, Volume 4, describes how to program the LINT[0:1] pins of the processor’s local APICs after an MP config- </span>
<span id="tx_3297" class="t s3_3297">uration has been completed. </span>
<span id="ty_3297" class="t s5_3297">9.4.4 </span><span id="tz_3297" class="t s5_3297">MP Initialization Example </span>
<span id="t10_3297" class="t s3_3297">The following example illustrates the use of the MP initialization protocol used to initialize processors in an MP </span>
<span id="t11_3297" class="t s3_3297">system after the BSP and APs have been established. The code runs on Intel 64 or IA-32 processors that use a </span>
<span id="t12_3297" class="t s3_3297">protocol. This includes P6 Family processors, Pentium 4 processors, Intel Core Duo, Intel Core 2 Duo and Intel Xeon </span>
<span id="t13_3297" class="t s3_3297">processors. </span>
<span id="t14_3297" class="t s3_3297">The following constants and data definitions are used in the accompanying </span>
<span id="t15_3297" class="t s3_3297">code examples. They are based on the addresses of the APIC registers defined in Table 11-1. </span>
<span id="t16_3297" class="t s6_3297">ICR_LOW </span><span id="t17_3297" class="t s6_3297">EQU 0FEE00300H </span>
<span id="t18_3297" class="t s6_3297">SVR </span><span id="t19_3297" class="t s6_3297">EQU 0FEE000F0H </span>
<span id="t1a_3297" class="t s6_3297">APIC_ID </span><span id="t1b_3297" class="t s6_3297">EQU 0FEE00020H </span>
<span id="t1c_3297" class="t s6_3297">LVT3 </span><span id="t1d_3297" class="t s6_3297">EQU 0FEE00370H </span>
<span id="t1e_3297" class="t s6_3297">APIC_ENABLED </span><span id="t1f_3297" class="t s6_3297">EQU 0100H </span>
<span id="t1g_3297" class="t s6_3297">BOOT_ID </span><span id="t1h_3297" class="t s6_3297">DD ? </span>
<span id="t1i_3297" class="t s6_3297">COUNT </span><span id="t1j_3297" class="t s6_3297">EQU 00H </span>
<span id="t1k_3297" class="t s6_3297">VACANT </span><span id="t1l_3297" class="t s6_3297">EQU 00H </span>
<span id="t1m_3297" class="t s7_3297">9.4.4.1 </span><span id="t1n_3297" class="t s7_3297">Typical BSP Initialization Sequence </span>
<span id="t1o_3297" class="t s3_3297">After the BSP and APs have been selected (by means of a hardware protocol, see Section 9.4.3, “MP Initialization </span>
<span id="t1p_3297" class="t s3_3297">Protocol Algorithm for MP Systems”), the BSP begins executing BIOS boot-strap code (POST) at the normal IA-32 </span>
<span id="t1q_3297" class="t s3_3297">architecture starting address (FFFF FFF0H). The boot-strap code typically performs the following operations: </span>
<span id="t1r_3297" class="t s3_3297">1. </span><span id="t1s_3297" class="t s3_3297">Initializes memory. </span>
<span id="t1t_3297" class="t s3_3297">2. </span><span id="t1u_3297" class="t s3_3297">Loads the microcode update into the processor. </span>
<span id="t1v_3297" class="t s3_3297">3. </span><span id="t1w_3297" class="t s3_3297">Initializes the MTRRs. </span>
<span id="t1x_3297" class="t s3_3297">4. </span><span id="t1y_3297" class="t s3_3297">Enables the caches. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
