{"0.1.0":{"info":{"author":"Steven Herbst","author_email":"sgherbst@gmail.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: MIT License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/msdsl/archive/v0.1.0.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/msdsl","keywords":"analog,mixed-signal,mixed signal,behavioral,real number model,real number models,rnm,rnms,model,models,generator,verilog,system-verilog,system verilog,synthesizable,emulation,fpga","license":"MIT","maintainer":"","maintainer_email":"","name":"msdsl","package_url":"https://pypi.org/project/msdsl/","platform":"","project_url":"https://pypi.org/project/msdsl/","project_urls":{"Download":"https://github.com/sgherbst/msdsl/archive/v0.1.0.tar.gz","Homepage":"https://github.com/sgherbst/msdsl"},"provides_extra":null,"release_url":"https://pypi.org/project/msdsl/0.1.0/","requires_dist":null,"requires_python":">=3.7","summary":"Library for generating synthesizable mixed-signal models for FPGA emulation","version":"0.1.0","yanked":false,"yanked_reason":null},"last_serial":11029898,"urls":[{"comment_text":"","digests":{"blake2b_256":"9601f6d30f495e78947b85b64c8b21ba5407d6e5babbea696262670597553f8e","md5":"26f74c1efde211fa1c40c0699ad12f1a","sha256":"ee43bacecad447e0b4f9b1a24a5603df63a267e2358f2328d630685f9f7b7681"},"downloads":-1,"filename":"msdsl-0.1.0.tar.gz","has_sig":false,"md5_digest":"26f74c1efde211fa1c40c0699ad12f1a","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":14240,"upload_time":"2020-01-16T23:00:25","upload_time_iso_8601":"2020-01-16T23:00:25.830376Z","url":"https://files.pythonhosted.org/packages/96/01/f6d30f495e78947b85b64c8b21ba5407d6e5babbea696262670597553f8e/msdsl-0.1.0.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.1.1":{"info":{"author":"Steven Herbst","author_email":"sgherbst@gmail.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: MIT License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/msdsl/archive/v0.1.1.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/msdsl","keywords":"analog,mixed-signal,mixed signal,behavioral,real number model,real number models,rnm,rnms,model,models,generator,verilog,system-verilog,system verilog,synthesizable,emulation,fpga","license":"MIT","maintainer":"","maintainer_email":"","name":"msdsl","package_url":"https://pypi.org/project/msdsl/","platform":"","project_url":"https://pypi.org/project/msdsl/","project_urls":{"Download":"https://github.com/sgherbst/msdsl/archive/v0.1.1.tar.gz","Homepage":"https://github.com/sgherbst/msdsl"},"provides_extra":null,"release_url":"https://pypi.org/project/msdsl/0.1.1/","requires_dist":null,"requires_python":">=3.7","summary":"Library for generating synthesizable mixed-signal models for FPGA emulation","version":"0.1.1","yanked":false,"yanked_reason":null},"last_serial":11029898,"urls":[{"comment_text":"","digests":{"blake2b_256":"b55c2ffb4b25d9566a0c85447e32aa2079cf36b5bc378acb9f82fa49fe56030d","md5":"3c4382dbcdfc2034af7a91ec47199cdb","sha256":"3d76119928a0da7de6972145d8633ef5eff17ff52412c7a49abb2f985c272493"},"downloads":-1,"filename":"msdsl-0.1.1.tar.gz","has_sig":false,"md5_digest":"3c4382dbcdfc2034af7a91ec47199cdb","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":14245,"upload_time":"2020-01-16T23:03:40","upload_time_iso_8601":"2020-01-16T23:03:40.497342Z","url":"https://files.pythonhosted.org/packages/b5/5c/2ffb4b25d9566a0c85447e32aa2079cf36b5bc378acb9f82fa49fe56030d/msdsl-0.1.1.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.1.2":{"info":{"author":"Steven Herbst","author_email":"sgherbst@gmail.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: MIT License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/msdsl/archive/v0.1.2.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/msdsl","keywords":"analog,mixed-signal,mixed signal,behavioral,real number model,real number models,rnm,rnms,model,models,generator,verilog,system-verilog,system verilog,synthesizable,emulation,fpga","license":"MIT","maintainer":"","maintainer_email":"","name":"msdsl","package_url":"https://pypi.org/project/msdsl/","platform":"","project_url":"https://pypi.org/project/msdsl/","project_urls":{"Download":"https://github.com/sgherbst/msdsl/archive/v0.1.2.tar.gz","Homepage":"https://github.com/sgherbst/msdsl"},"provides_extra":null,"release_url":"https://pypi.org/project/msdsl/0.1.2/","requires_dist":null,"requires_python":">=3.7","summary":"Library for generating synthesizable mixed-signal models for FPGA emulation","version":"0.1.2","yanked":false,"yanked_reason":null},"last_serial":11029898,"urls":[{"comment_text":"","digests":{"blake2b_256":"e84cbfd0cd8559a1aab5048e3dcc0bab82ad6156e79bfbcccb17d588ee12eb23","md5":"b12435e2df81c95b68467b9306914352","sha256":"55adda1721b3d7bc6587af14266d766696e381e74dde1b519d6425f74a3b64b8"},"downloads":-1,"filename":"msdsl-0.1.2.tar.gz","has_sig":false,"md5_digest":"b12435e2df81c95b68467b9306914352","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":39309,"upload_time":"2020-01-17T01:16:43","upload_time_iso_8601":"2020-01-17T01:16:43.435996Z","url":"https://files.pythonhosted.org/packages/e8/4c/bfd0cd8559a1aab5048e3dcc0bab82ad6156e79bfbcccb17d588ee12eb23/msdsl-0.1.2.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.1.3":{"info":{"author":"Steven Herbst","author_email":"sgherbst@gmail.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: MIT License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/msdsl/archive/v0.1.3.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/msdsl","keywords":"analog,mixed-signal,mixed signal,behavioral,real number model,real number models,rnm,rnms,model,models,generator,verilog,system-verilog,system verilog,synthesizable,emulation,fpga","license":"MIT","maintainer":"","maintainer_email":"","name":"msdsl","package_url":"https://pypi.org/project/msdsl/","platform":"","project_url":"https://pypi.org/project/msdsl/","project_urls":{"Download":"https://github.com/sgherbst/msdsl/archive/v0.1.3.tar.gz","Homepage":"https://github.com/sgherbst/msdsl"},"provides_extra":null,"release_url":"https://pypi.org/project/msdsl/0.1.3/","requires_dist":null,"requires_python":">=3.7","summary":"Library for generating synthesizable mixed-signal models for FPGA emulation","version":"0.1.3","yanked":false,"yanked_reason":null},"last_serial":11029898,"urls":[{"comment_text":"","digests":{"blake2b_256":"d9c871f19e01b5ff2ec44075c3752a6fa923a26d4bc5f3673af5928a8c76c7c6","md5":"58bdebb6a5a400242830996e2b88b394","sha256":"f2002cc196b5177d60b6ff3b60b0ea97b529d8fbe64b8e9736c000f85b23c425"},"downloads":-1,"filename":"msdsl-0.1.3.tar.gz","has_sig":false,"md5_digest":"58bdebb6a5a400242830996e2b88b394","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":39394,"upload_time":"2020-01-21T00:59:57","upload_time_iso_8601":"2020-01-21T00:59:57.952414Z","url":"https://files.pythonhosted.org/packages/d9/c8/71f19e01b5ff2ec44075c3752a6fa923a26d4bc5f3673af5928a8c76c7c6/msdsl-0.1.3.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.1.4":{"info":{"author":"Steven Herbst","author_email":"sgherbst@gmail.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: MIT License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/msdsl/archive/v0.1.4.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/msdsl","keywords":"analog,mixed-signal,mixed signal,behavioral,real number model,real number models,rnm,rnms,model,models,generator,verilog,system-verilog,system verilog,synthesizable,emulation,fpga","license":"MIT","maintainer":"","maintainer_email":"","name":"msdsl","package_url":"https://pypi.org/project/msdsl/","platform":"","project_url":"https://pypi.org/project/msdsl/","project_urls":{"Download":"https://github.com/sgherbst/msdsl/archive/v0.1.4.tar.gz","Homepage":"https://github.com/sgherbst/msdsl"},"provides_extra":null,"release_url":"https://pypi.org/project/msdsl/0.1.4/","requires_dist":null,"requires_python":">=3.7","summary":"Library for generating synthesizable mixed-signal models for FPGA emulation","version":"0.1.4","yanked":false,"yanked_reason":null},"last_serial":11029898,"urls":[{"comment_text":"","digests":{"blake2b_256":"696b2e280bc3f13ce4861fd63dad0572badfd639b215ddb38aea6612d8fe3957","md5":"426dddc85938840ad5eeb07cbac1334f","sha256":"a67968a67d5d25cddcab26086c789bae11cde6eb41a528263809d8f16ac86c80"},"downloads":-1,"filename":"msdsl-0.1.4.tar.gz","has_sig":false,"md5_digest":"426dddc85938840ad5eeb07cbac1334f","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":39392,"upload_time":"2020-01-21T02:35:44","upload_time_iso_8601":"2020-01-21T02:35:44.384080Z","url":"https://files.pythonhosted.org/packages/69/6b/2e280bc3f13ce4861fd63dad0572badfd639b215ddb38aea6612d8fe3957/msdsl-0.1.4.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.1.5":{"info":{"author":"Steven Herbst","author_email":"sgherbst@gmail.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: MIT License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/msdsl/archive/v0.1.5.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/msdsl","keywords":"analog,mixed-signal,mixed signal,behavioral,real number model,real number models,rnm,rnms,model,models,generator,verilog,system-verilog,system verilog,synthesizable,emulation,fpga","license":"MIT","maintainer":"","maintainer_email":"","name":"msdsl","package_url":"https://pypi.org/project/msdsl/","platform":"","project_url":"https://pypi.org/project/msdsl/","project_urls":{"Download":"https://github.com/sgherbst/msdsl/archive/v0.1.5.tar.gz","Homepage":"https://github.com/sgherbst/msdsl"},"provides_extra":null,"release_url":"https://pypi.org/project/msdsl/0.1.5/","requires_dist":null,"requires_python":">=3.7","summary":"Library for generating synthesizable mixed-signal models for FPGA emulation","version":"0.1.5","yanked":false,"yanked_reason":null},"last_serial":11029898,"urls":[{"comment_text":"","digests":{"blake2b_256":"66fdaef0d57e83be943d4ac42f165af73332608f0e78696ba8907dbe1afb98ed","md5":"0074e68c3b3c234beff1d92008b8fe77","sha256":"6ec11619f12ec95ffbfbf436e460fbabaadb73e02c5ab9b2a74852344c942e14"},"downloads":-1,"filename":"msdsl-0.1.5.tar.gz","has_sig":false,"md5_digest":"0074e68c3b3c234beff1d92008b8fe77","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":39456,"upload_time":"2020-01-22T05:46:50","upload_time_iso_8601":"2020-01-22T05:46:50.234422Z","url":"https://files.pythonhosted.org/packages/66/fd/aef0d57e83be943d4ac42f165af73332608f0e78696ba8907dbe1afb98ed/msdsl-0.1.5.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.1.6":{"info":{"author":"Steven Herbst","author_email":"sgherbst@gmail.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: MIT License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/msdsl/archive/v0.1.6.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/msdsl","keywords":"analog,mixed-signal,mixed signal,behavioral,real number model,real number models,rnm,rnms,model,models,generator,verilog,system-verilog,system verilog,synthesizable,emulation,fpga","license":"MIT","maintainer":"","maintainer_email":"","name":"msdsl","package_url":"https://pypi.org/project/msdsl/","platform":"","project_url":"https://pypi.org/project/msdsl/","project_urls":{"Download":"https://github.com/sgherbst/msdsl/archive/v0.1.6.tar.gz","Homepage":"https://github.com/sgherbst/msdsl"},"provides_extra":null,"release_url":"https://pypi.org/project/msdsl/0.1.6/","requires_dist":null,"requires_python":">=3.7","summary":"Library for generating synthesizable mixed-signal models for FPGA emulation","version":"0.1.6","yanked":false,"yanked_reason":null},"last_serial":11029898,"urls":[{"comment_text":"","digests":{"blake2b_256":"95a377ebe56d28396911fa579dc5f84b57155f508819361c7bbce039590e6662","md5":"26a169fa5d8faab01ae22647d97f2e00","sha256":"770136f558f5779c2adc08c81085dfaf1d4422cc03a5698b86d5b92dc090e397"},"downloads":-1,"filename":"msdsl-0.1.6.tar.gz","has_sig":false,"md5_digest":"26a169fa5d8faab01ae22647d97f2e00","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":39457,"upload_time":"2020-01-22T05:49:51","upload_time_iso_8601":"2020-01-22T05:49:51.957164Z","url":"https://files.pythonhosted.org/packages/95/a3/77ebe56d28396911fa579dc5f84b57155f508819361c7bbce039590e6662/msdsl-0.1.6.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.1.7":{"info":{"author":"Steven Herbst","author_email":"sgherbst@gmail.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: MIT License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/msdsl/archive/v0.1.7.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/msdsl","keywords":"analog,mixed-signal,mixed signal,behavioral,real number model,real number models,rnm,rnms,model,models,generator,verilog,system-verilog,system verilog,synthesizable,emulation,fpga","license":"MIT","maintainer":"","maintainer_email":"","name":"msdsl","package_url":"https://pypi.org/project/msdsl/","platform":"","project_url":"https://pypi.org/project/msdsl/","project_urls":{"Download":"https://github.com/sgherbst/msdsl/archive/v0.1.7.tar.gz","Homepage":"https://github.com/sgherbst/msdsl"},"provides_extra":null,"release_url":"https://pypi.org/project/msdsl/0.1.7/","requires_dist":null,"requires_python":">=3.7","summary":"Library for generating synthesizable mixed-signal models for FPGA emulation","version":"0.1.7","yanked":false,"yanked_reason":null},"last_serial":11029898,"urls":[{"comment_text":"","digests":{"blake2b_256":"b39a69236ce7342fda1fcb7dec5340e91c5d572855f621b2db1174db903e8bf0","md5":"38e9bc638b2fad0499a4effd02150985","sha256":"2465a495d5b782ba179d51806d1a570ee448703b6d869c2d58b60874edc5175a"},"downloads":-1,"filename":"msdsl-0.1.7.tar.gz","has_sig":false,"md5_digest":"38e9bc638b2fad0499a4effd02150985","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":41105,"upload_time":"2020-02-29T04:18:04","upload_time_iso_8601":"2020-02-29T04:18:04.710236Z","url":"https://files.pythonhosted.org/packages/b3/9a/69236ce7342fda1fcb7dec5340e91c5d572855f621b2db1174db903e8bf0/msdsl-0.1.7.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.1.7.dev1":{"info":{"author":"Steven Herbst","author_email":"sgherbst@gmail.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: MIT License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/msdsl/archive/v0.1.7.dev1.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/msdsl","keywords":"analog,mixed-signal,mixed signal,behavioral,real number model,real number models,rnm,rnms,model,models,generator,verilog,system-verilog,system verilog,synthesizable,emulation,fpga","license":"MIT","maintainer":"","maintainer_email":"","name":"msdsl","package_url":"https://pypi.org/project/msdsl/","platform":"","project_url":"https://pypi.org/project/msdsl/","project_urls":{"Download":"https://github.com/sgherbst/msdsl/archive/v0.1.7.dev1.tar.gz","Homepage":"https://github.com/sgherbst/msdsl"},"provides_extra":null,"release_url":"https://pypi.org/project/msdsl/0.1.7.dev1/","requires_dist":null,"requires_python":">=3.7","summary":"Library for generating synthesizable mixed-signal models for FPGA emulation","version":"0.1.7.dev1","yanked":false,"yanked_reason":null},"last_serial":11029898,"urls":[{"comment_text":"","digests":{"blake2b_256":"08f2bf3b21cd6fe7e07026df9391dd51332a13ea0abb52a00ca77a0bcc41ff5a","md5":"227bac9619ec84afe969cec5e2169b39","sha256":"5e1e16c7762b30a4170bcf48ac038c017faab48431523a4b6b3b6a3789c19e03"},"downloads":-1,"filename":"msdsl-0.1.7.dev1.tar.gz","has_sig":false,"md5_digest":"227bac9619ec84afe969cec5e2169b39","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":41207,"upload_time":"2020-02-29T00:19:18","upload_time_iso_8601":"2020-02-29T00:19:18.770741Z","url":"https://files.pythonhosted.org/packages/08/f2/bf3b21cd6fe7e07026df9391dd51332a13ea0abb52a00ca77a0bcc41ff5a/msdsl-0.1.7.dev1.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.1.8":{"info":{"author":"Steven Herbst","author_email":"sgherbst@gmail.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: MIT License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/msdsl/archive/v0.1.8.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/msdsl","keywords":"analog,mixed-signal,mixed signal,behavioral,real number model,real number models,rnm,rnms,model,models,generator,verilog,system-verilog,system verilog,synthesizable,emulation,fpga","license":"MIT","maintainer":"","maintainer_email":"","name":"msdsl","package_url":"https://pypi.org/project/msdsl/","platform":"","project_url":"https://pypi.org/project/msdsl/","project_urls":{"Download":"https://github.com/sgherbst/msdsl/archive/v0.1.8.tar.gz","Homepage":"https://github.com/sgherbst/msdsl"},"provides_extra":null,"release_url":"https://pypi.org/project/msdsl/0.1.8/","requires_dist":null,"requires_python":">=3.7","summary":"Library for generating synthesizable mixed-signal models for FPGA emulation","version":"0.1.8","yanked":false,"yanked_reason":null},"last_serial":11029898,"urls":[{"comment_text":"","digests":{"blake2b_256":"7dc02868fb0e8b4c68b89d8fe18bd71a43d959d2b4ca624009d27e1bdd91df9b","md5":"de2f684bdf5a2e1f1cbd687bed2dda44","sha256":"fdf83df8712849f0026f4c6a289c634877a9ee4bacc24b3b1eefa9e1d48709b0"},"downloads":-1,"filename":"msdsl-0.1.8.tar.gz","has_sig":false,"md5_digest":"de2f684bdf5a2e1f1cbd687bed2dda44","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":45324,"upload_time":"2020-03-17T01:37:30","upload_time_iso_8601":"2020-03-17T01:37:30.866786Z","url":"https://files.pythonhosted.org/packages/7d/c0/2868fb0e8b4c68b89d8fe18bd71a43d959d2b4ca624009d27e1bdd91df9b/msdsl-0.1.8.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.1.9":{"info":{"author":"Steven Herbst","author_email":"sgherbst@gmail.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: MIT License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/msdsl/archive/v0.1.9.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/msdsl","keywords":"analog,mixed-signal,mixed signal,behavioral,real number model,real number models,rnm,rnms,model,models,generator,verilog,system-verilog,system verilog,synthesizable,emulation,fpga","license":"MIT","maintainer":"","maintainer_email":"","name":"msdsl","package_url":"https://pypi.org/project/msdsl/","platform":"","project_url":"https://pypi.org/project/msdsl/","project_urls":{"Download":"https://github.com/sgherbst/msdsl/archive/v0.1.9.tar.gz","Homepage":"https://github.com/sgherbst/msdsl"},"provides_extra":null,"release_url":"https://pypi.org/project/msdsl/0.1.9/","requires_dist":null,"requires_python":">=3.7","summary":"Library for generating synthesizable mixed-signal models for FPGA emulation","version":"0.1.9","yanked":false,"yanked_reason":null},"last_serial":11029898,"urls":[{"comment_text":"","digests":{"blake2b_256":"7952013be46f2880db1ab0b785ba1f19b098b4d2d4d8e1294bc2d22465f8c35a","md5":"dd5fc22f85faac7376b56daf3c235c6f","sha256":"0e5e6ea438e63ec000527d512c7047d17d7be9c4274f0c4bbb59d76847bea1f9"},"downloads":-1,"filename":"msdsl-0.1.9.tar.gz","has_sig":false,"md5_digest":"dd5fc22f85faac7376b56daf3c235c6f","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":48656,"upload_time":"2020-03-18T04:13:42","upload_time_iso_8601":"2020-03-18T04:13:42.102592Z","url":"https://files.pythonhosted.org/packages/79/52/013be46f2880db1ab0b785ba1f19b098b4d2d4d8e1294bc2d22465f8c35a/msdsl-0.1.9.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.2.0":{"info":{"author":"Steven Herbst","author_email":"sgherbst@gmail.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: MIT License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/msdsl/archive/v0.2.0.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/msdsl","keywords":"analog,mixed-signal,mixed signal,behavioral,real number model,real number models,rnm,rnms,model,models,generator,verilog,system-verilog,system verilog,synthesizable,emulation,fpga","license":"MIT","maintainer":"","maintainer_email":"","name":"msdsl","package_url":"https://pypi.org/project/msdsl/","platform":"","project_url":"https://pypi.org/project/msdsl/","project_urls":{"Download":"https://github.com/sgherbst/msdsl/archive/v0.2.0.tar.gz","Homepage":"https://github.com/sgherbst/msdsl"},"provides_extra":null,"release_url":"https://pypi.org/project/msdsl/0.2.0/","requires_dist":null,"requires_python":">=3.7","summary":"Library for generating synthesizable mixed-signal models for FPGA emulation","version":"0.2.0","yanked":false,"yanked_reason":null},"last_serial":11029898,"urls":[{"comment_text":"","digests":{"blake2b_256":"a29a0d82d05cfbee2b9bba8caa0eed5ab81586e8af4bee89e65a768936b11a2b","md5":"a267f197c39f1f7208d4398db82daca2","sha256":"e3753c4c9bae4bb03392c69c336c2e36934caafd2fddccca337b48af73a6a44e"},"downloads":-1,"filename":"msdsl-0.2.0.tar.gz","has_sig":false,"md5_digest":"a267f197c39f1f7208d4398db82daca2","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":48653,"upload_time":"2020-03-18T23:53:29","upload_time_iso_8601":"2020-03-18T23:53:29.674919Z","url":"https://files.pythonhosted.org/packages/a2/9a/0d82d05cfbee2b9bba8caa0eed5ab81586e8af4bee89e65a768936b11a2b/msdsl-0.2.0.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.2.1":{"info":{"author":"Steven Herbst","author_email":"sgherbst@gmail.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: MIT License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/msdsl/archive/v0.2.1.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/msdsl","keywords":"analog,mixed-signal,mixed signal,behavioral,real number model,real number models,rnm,rnms,model,models,generator,verilog,system-verilog,system verilog,synthesizable,emulation,fpga","license":"MIT","maintainer":"","maintainer_email":"","name":"msdsl","package_url":"https://pypi.org/project/msdsl/","platform":"","project_url":"https://pypi.org/project/msdsl/","project_urls":{"Download":"https://github.com/sgherbst/msdsl/archive/v0.2.1.tar.gz","Homepage":"https://github.com/sgherbst/msdsl"},"provides_extra":null,"release_url":"https://pypi.org/project/msdsl/0.2.1/","requires_dist":null,"requires_python":">=3.7","summary":"Library for generating synthesizable mixed-signal models for FPGA emulation","version":"0.2.1","yanked":false,"yanked_reason":null},"last_serial":11029898,"urls":[{"comment_text":"","digests":{"blake2b_256":"a4117c22fa8282b7cb7c279d5544eb1b200cba8562aca6ef5cd6b747168975d8","md5":"d836f0b52fbd0573f9f67c519d130988","sha256":"d9f4170a2977ce7b171d3d0207fda6636606512c110d6c44ff0d5a37715fa8de"},"downloads":-1,"filename":"msdsl-0.2.1.tar.gz","has_sig":false,"md5_digest":"d836f0b52fbd0573f9f67c519d130988","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":48662,"upload_time":"2020-03-19T01:44:10","upload_time_iso_8601":"2020-03-19T01:44:10.719878Z","url":"https://files.pythonhosted.org/packages/a4/11/7c22fa8282b7cb7c279d5544eb1b200cba8562aca6ef5cd6b747168975d8/msdsl-0.2.1.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.2.2":{"info":{"author":"Steven Herbst","author_email":"sgherbst@gmail.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: MIT License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/msdsl/archive/v0.2.2.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/msdsl","keywords":"analog,mixed-signal,mixed signal,behavioral,real number model,real number models,rnm,rnms,model,models,generator,verilog,system-verilog,system verilog,synthesizable,emulation,fpga","license":"MIT","maintainer":"","maintainer_email":"","name":"msdsl","package_url":"https://pypi.org/project/msdsl/","platform":"","project_url":"https://pypi.org/project/msdsl/","project_urls":{"Download":"https://github.com/sgherbst/msdsl/archive/v0.2.2.tar.gz","Homepage":"https://github.com/sgherbst/msdsl"},"provides_extra":null,"release_url":"https://pypi.org/project/msdsl/0.2.2/","requires_dist":null,"requires_python":">=3.7","summary":"Library for generating synthesizable mixed-signal models for FPGA emulation","version":"0.2.2","yanked":false,"yanked_reason":null},"last_serial":11029898,"urls":[{"comment_text":"","digests":{"blake2b_256":"2d582e1215684fb9b7da95a8861956c1c2c59f465c38afe8c99232a7957cb9ba","md5":"011b28b40513e23e48e4f4acfb2e489a","sha256":"0a4d2636a211066d9cbdea46ccd3f6b608dbc973ba1700311ce9146680360a36"},"downloads":-1,"filename":"msdsl-0.2.2.tar.gz","has_sig":false,"md5_digest":"011b28b40513e23e48e4f4acfb2e489a","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":48651,"upload_time":"2020-03-19T01:56:35","upload_time_iso_8601":"2020-03-19T01:56:35.745302Z","url":"https://files.pythonhosted.org/packages/2d/58/2e1215684fb9b7da95a8861956c1c2c59f465c38afe8c99232a7957cb9ba/msdsl-0.2.2.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.2.3":{"info":{"author":"Steven Herbst","author_email":"sgherbst@gmail.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: MIT License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/msdsl/archive/v0.2.3.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/msdsl","keywords":"analog,mixed-signal,mixed signal,behavioral,real number model,real number models,rnm,rnms,model,models,generator,verilog,system-verilog,system verilog,synthesizable,emulation,fpga","license":"MIT","maintainer":"","maintainer_email":"","name":"msdsl","package_url":"https://pypi.org/project/msdsl/","platform":"","project_url":"https://pypi.org/project/msdsl/","project_urls":{"Download":"https://github.com/sgherbst/msdsl/archive/v0.2.3.tar.gz","Homepage":"https://github.com/sgherbst/msdsl"},"provides_extra":null,"release_url":"https://pypi.org/project/msdsl/0.2.3/","requires_dist":null,"requires_python":">=3.7","summary":"Library for generating synthesizable mixed-signal models for FPGA emulation","version":"0.2.3","yanked":false,"yanked_reason":null},"last_serial":11029898,"urls":[{"comment_text":"","digests":{"blake2b_256":"dd5dfb65c8eeb62987a32bb53fcc82ee073faf8854af550088a2b24c287fb400","md5":"b0069ca4a9c42c420cc0af554a18fa2e","sha256":"02e902323291e49f846edfdda421b43e358bac8b89d4fcf885104ee0cba5740e"},"downloads":-1,"filename":"msdsl-0.2.3.tar.gz","has_sig":false,"md5_digest":"b0069ca4a9c42c420cc0af554a18fa2e","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":48761,"upload_time":"2020-03-24T04:06:45","upload_time_iso_8601":"2020-03-24T04:06:45.763637Z","url":"https://files.pythonhosted.org/packages/dd/5d/fb65c8eeb62987a32bb53fcc82ee073faf8854af550088a2b24c287fb400/msdsl-0.2.3.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.2.4":{"info":{"author":"Steven Herbst","author_email":"sgherbst@gmail.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: MIT License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/msdsl/archive/v0.2.4.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/msdsl","keywords":"analog,mixed-signal,mixed signal,behavioral,real number model,real number models,rnm,rnms,model,models,generator,verilog,system-verilog,system verilog,synthesizable,emulation,fpga","license":"MIT","maintainer":"","maintainer_email":"","name":"msdsl","package_url":"https://pypi.org/project/msdsl/","platform":"","project_url":"https://pypi.org/project/msdsl/","project_urls":{"Download":"https://github.com/sgherbst/msdsl/archive/v0.2.4.tar.gz","Homepage":"https://github.com/sgherbst/msdsl"},"provides_extra":null,"release_url":"https://pypi.org/project/msdsl/0.2.4/","requires_dist":null,"requires_python":">=3.7","summary":"Library for generating synthesizable mixed-signal models for FPGA emulation","version":"0.2.4","yanked":false,"yanked_reason":null},"last_serial":11029898,"urls":[{"comment_text":"","digests":{"blake2b_256":"874ba017b66a7b62b4c5638607b1ab1d0fab6c9a4e70cb940331fc7db84424a1","md5":"d1b033a4b9f5548d34c6ed2f1b84e421","sha256":"2fbeb860ff89099633354bc9c1716d502ee10e5c54d493b241ec3f7bb5a47cda"},"downloads":-1,"filename":"msdsl-0.2.4.tar.gz","has_sig":false,"md5_digest":"d1b033a4b9f5548d34c6ed2f1b84e421","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":48922,"upload_time":"2020-03-24T20:40:14","upload_time_iso_8601":"2020-03-24T20:40:14.957518Z","url":"https://files.pythonhosted.org/packages/87/4b/a017b66a7b62b4c5638607b1ab1d0fab6c9a4e70cb940331fc7db84424a1/msdsl-0.2.4.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.2.5":{"info":{"author":"Steven Herbst","author_email":"sgherbst@gmail.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: MIT License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/msdsl/archive/v0.2.5.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/msdsl","keywords":"analog,mixed-signal,mixed signal,behavioral,real number model,real number models,rnm,rnms,model,models,generator,verilog,system-verilog,system verilog,synthesizable,emulation,fpga","license":"MIT","maintainer":"","maintainer_email":"","name":"msdsl","package_url":"https://pypi.org/project/msdsl/","platform":"","project_url":"https://pypi.org/project/msdsl/","project_urls":{"Download":"https://github.com/sgherbst/msdsl/archive/v0.2.5.tar.gz","Homepage":"https://github.com/sgherbst/msdsl"},"provides_extra":null,"release_url":"https://pypi.org/project/msdsl/0.2.5/","requires_dist":null,"requires_python":">=3.7","summary":"Library for generating synthesizable mixed-signal models for FPGA emulation","version":"0.2.5","yanked":false,"yanked_reason":null},"last_serial":11029898,"urls":[{"comment_text":"","digests":{"blake2b_256":"7131020c47db898796c4ce5ad44392e7d32d1fe1c6d22d47041575be05391dce","md5":"b1b7b9198e1e2e863a3b12c0a4d698fc","sha256":"50dcaf16f4b5bec04ba010b3c55e35c0f5679093f63d8d207efd736e4fa61e07"},"downloads":-1,"filename":"msdsl-0.2.5.tar.gz","has_sig":false,"md5_digest":"b1b7b9198e1e2e863a3b12c0a4d698fc","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":49003,"upload_time":"2020-04-24T20:34:51","upload_time_iso_8601":"2020-04-24T20:34:51.699660Z","url":"https://files.pythonhosted.org/packages/71/31/020c47db898796c4ce5ad44392e7d32d1fe1c6d22d47041575be05391dce/msdsl-0.2.5.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.2.6":{"info":{"author":"Steven Herbst","author_email":"sgherbst@gmail.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: MIT License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/msdsl/archive/v0.2.6.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/msdsl","keywords":"analog,mixed-signal,mixed signal,behavioral,real number model,real number models,rnm,rnms,model,models,generator,verilog,system-verilog,system verilog,synthesizable,emulation,fpga","license":"MIT","maintainer":"","maintainer_email":"","name":"msdsl","package_url":"https://pypi.org/project/msdsl/","platform":"","project_url":"https://pypi.org/project/msdsl/","project_urls":{"Download":"https://github.com/sgherbst/msdsl/archive/v0.2.6.tar.gz","Homepage":"https://github.com/sgherbst/msdsl"},"provides_extra":null,"release_url":"https://pypi.org/project/msdsl/0.2.6/","requires_dist":null,"requires_python":">=3.7","summary":"Library for generating synthesizable mixed-signal models for FPGA emulation","version":"0.2.6","yanked":false,"yanked_reason":null},"last_serial":11029898,"urls":[{"comment_text":"","digests":{"blake2b_256":"429ede0fd6efe2e399a5712085296fdf5260737a85cfc1c343a4d084731af3c7","md5":"a89b05fdb825bb16c4d5f85c8129e47b","sha256":"d7a404adc87694990fa178a0f2374af2cc89865b7bd6147911763eec1a3dcc45"},"downloads":-1,"filename":"msdsl-0.2.6.tar.gz","has_sig":false,"md5_digest":"a89b05fdb825bb16c4d5f85c8129e47b","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":49273,"upload_time":"2020-07-02T22:12:18","upload_time_iso_8601":"2020-07-02T22:12:18.545942Z","url":"https://files.pythonhosted.org/packages/42/9e/de0fd6efe2e399a5712085296fdf5260737a85cfc1c343a4d084731af3c7/msdsl-0.2.6.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.2.7":{"info":{"author":"Steven Herbst","author_email":"sgherbst@gmail.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: MIT License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/msdsl/archive/v0.2.7.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/msdsl","keywords":"analog,mixed-signal,mixed signal,behavioral,real number model,real number models,rnm,rnms,model,models,generator,verilog,system-verilog,system verilog,synthesizable,emulation,fpga","license":"MIT","maintainer":"","maintainer_email":"","name":"msdsl","package_url":"https://pypi.org/project/msdsl/","platform":"","project_url":"https://pypi.org/project/msdsl/","project_urls":{"Download":"https://github.com/sgherbst/msdsl/archive/v0.2.7.tar.gz","Homepage":"https://github.com/sgherbst/msdsl"},"provides_extra":null,"release_url":"https://pypi.org/project/msdsl/0.2.7/","requires_dist":null,"requires_python":">=3.7","summary":"Library for generating synthesizable mixed-signal models for FPGA emulation","version":"0.2.7","yanked":false,"yanked_reason":null},"last_serial":11029898,"urls":[{"comment_text":"","digests":{"blake2b_256":"93629b00d98a82b69d6d60972f880637847850e531104a56c04b3e77cf1a83d4","md5":"b5d46dda4ef0059a85abe3d70b9f4a9e","sha256":"364d2accaf38c3d5b6486edd88d490d29cd3b24f641ad6809ccbd672cf7f3910"},"downloads":-1,"filename":"msdsl-0.2.7.tar.gz","has_sig":false,"md5_digest":"b5d46dda4ef0059a85abe3d70b9f4a9e","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":54184,"upload_time":"2020-07-16T00:07:09","upload_time_iso_8601":"2020-07-16T00:07:09.331669Z","url":"https://files.pythonhosted.org/packages/93/62/9b00d98a82b69d6d60972f880637847850e531104a56c04b3e77cf1a83d4/msdsl-0.2.7.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.2.8":{"info":{"author":"Steven Herbst","author_email":"sgherbst@gmail.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: MIT License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/msdsl/archive/v0.2.8.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/msdsl","keywords":"analog,mixed-signal,mixed signal,behavioral,real number model,real number models,rnm,rnms,model,models,generator,verilog,system-verilog,system verilog,synthesizable,emulation,fpga","license":"MIT","maintainer":"","maintainer_email":"","name":"msdsl","package_url":"https://pypi.org/project/msdsl/","platform":"","project_url":"https://pypi.org/project/msdsl/","project_urls":{"Download":"https://github.com/sgherbst/msdsl/archive/v0.2.8.tar.gz","Homepage":"https://github.com/sgherbst/msdsl"},"provides_extra":null,"release_url":"https://pypi.org/project/msdsl/0.2.8/","requires_dist":null,"requires_python":">=3.7","summary":"Library for generating synthesizable mixed-signal models for FPGA emulation","version":"0.2.8","yanked":false,"yanked_reason":null},"last_serial":11029898,"urls":[{"comment_text":"","digests":{"blake2b_256":"28600aba0935a9260a15f68dbdc84ebec0db61774b0d9b7d091bde8265f28f46","md5":"85b0a688be092d4d8c3169f49aade955","sha256":"28f7180254ab16c564c98923d3be4b48913b50700bc72b2b6221b907fc054625"},"downloads":-1,"filename":"msdsl-0.2.8.tar.gz","has_sig":false,"md5_digest":"85b0a688be092d4d8c3169f49aade955","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":55080,"upload_time":"2020-07-16T01:23:57","upload_time_iso_8601":"2020-07-16T01:23:57.963070Z","url":"https://files.pythonhosted.org/packages/28/60/0aba0935a9260a15f68dbdc84ebec0db61774b0d9b7d091bde8265f28f46/msdsl-0.2.8.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.2.9":{"info":{"author":"Steven Herbst","author_email":"sgherbst@gmail.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: MIT License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/msdsl/archive/v0.2.9.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/msdsl","keywords":"analog,mixed-signal,mixed signal,behavioral,real number model,real number models,rnm,rnms,model,models,generator,verilog,system-verilog,system verilog,synthesizable,emulation,fpga","license":"MIT","maintainer":"","maintainer_email":"","name":"msdsl","package_url":"https://pypi.org/project/msdsl/","platform":"","project_url":"https://pypi.org/project/msdsl/","project_urls":{"Download":"https://github.com/sgherbst/msdsl/archive/v0.2.9.tar.gz","Homepage":"https://github.com/sgherbst/msdsl"},"provides_extra":null,"release_url":"https://pypi.org/project/msdsl/0.2.9/","requires_dist":null,"requires_python":">=3.7","summary":"Library for generating synthesizable mixed-signal models for FPGA emulation","version":"0.2.9","yanked":false,"yanked_reason":null},"last_serial":11029898,"urls":[{"comment_text":"","digests":{"blake2b_256":"d838dd9a4f58f54350f2ae6d1db562c88e6549bf631a30004aee3f01b943ba9b","md5":"69544b71e16ba44930bee310b8d685df","sha256":"7e21ab2fddc22381960a0095027d353f133595df742365739017a056fa585d23"},"downloads":-1,"filename":"msdsl-0.2.9.tar.gz","has_sig":false,"md5_digest":"69544b71e16ba44930bee310b8d685df","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":55079,"upload_time":"2020-07-16T01:29:11","upload_time_iso_8601":"2020-07-16T01:29:11.244405Z","url":"https://files.pythonhosted.org/packages/d8/38/dd9a4f58f54350f2ae6d1db562c88e6549bf631a30004aee3f01b943ba9b/msdsl-0.2.9.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.3.0":{"info":{"author":"Steven Herbst","author_email":"sgherbst@gmail.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: MIT License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/msdsl/archive/v0.3.0.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/msdsl","keywords":"analog,mixed-signal,mixed signal,behavioral,real number model,real number models,rnm,rnms,model,models,generator,verilog,system-verilog,system verilog,synthesizable,emulation,fpga","license":"MIT","maintainer":"","maintainer_email":"","name":"msdsl","package_url":"https://pypi.org/project/msdsl/","platform":"","project_url":"https://pypi.org/project/msdsl/","project_urls":{"Download":"https://github.com/sgherbst/msdsl/archive/v0.3.0.tar.gz","Homepage":"https://github.com/sgherbst/msdsl"},"provides_extra":null,"release_url":"https://pypi.org/project/msdsl/0.3.0/","requires_dist":null,"requires_python":">=3.7","summary":"Library for generating synthesizable mixed-signal models for FPGA emulation","version":"0.3.0","yanked":false,"yanked_reason":null},"last_serial":11029898,"urls":[{"comment_text":"","digests":{"blake2b_256":"fe7ea62128c33b73e33a895af27f2ebb7a06de5c15c501b144d917622fa333a4","md5":"18c2baa8915a60e7cab1a5e284342f9f","sha256":"3f42bf8edd1c0643cdef6ff2066e7e9966509247acf6c775084b1391e38ae60d"},"downloads":-1,"filename":"msdsl-0.3.0.tar.gz","has_sig":false,"md5_digest":"18c2baa8915a60e7cab1a5e284342f9f","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":56271,"upload_time":"2020-07-16T23:13:54","upload_time_iso_8601":"2020-07-16T23:13:54.611480Z","url":"https://files.pythonhosted.org/packages/fe/7e/a62128c33b73e33a895af27f2ebb7a06de5c15c501b144d917622fa333a4/msdsl-0.3.0.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.3.1":{"info":{"author":"Steven Herbst","author_email":"sgherbst@gmail.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: MIT License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/msdsl/archive/v0.3.1.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/msdsl","keywords":"analog,mixed-signal,mixed signal,behavioral,real number model,real number models,rnm,rnms,model,models,generator,verilog,system-verilog,system verilog,synthesizable,emulation,fpga","license":"MIT","maintainer":"","maintainer_email":"","name":"msdsl","package_url":"https://pypi.org/project/msdsl/","platform":"","project_url":"https://pypi.org/project/msdsl/","project_urls":{"Download":"https://github.com/sgherbst/msdsl/archive/v0.3.1.tar.gz","Homepage":"https://github.com/sgherbst/msdsl"},"provides_extra":null,"release_url":"https://pypi.org/project/msdsl/0.3.1/","requires_dist":null,"requires_python":">=3.7","summary":"Library for generating synthesizable mixed-signal models for FPGA emulation","version":"0.3.1","yanked":false,"yanked_reason":null},"last_serial":11029898,"urls":[{"comment_text":"","digests":{"blake2b_256":"3320da8eb7738894e35c8031d5d448a540b56d2be748afd7f8015e60184ea96b","md5":"b0e228c97b13988160e710648fa004ff","sha256":"f13663f9fdb6d19a83755b8932c958577f849e5573cc53f8fd50cdbd34ba4381"},"downloads":-1,"filename":"msdsl-0.3.1.tar.gz","has_sig":false,"md5_digest":"b0e228c97b13988160e710648fa004ff","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":58061,"upload_time":"2020-07-21T18:23:34","upload_time_iso_8601":"2020-07-21T18:23:34.536656Z","url":"https://files.pythonhosted.org/packages/33/20/da8eb7738894e35c8031d5d448a540b56d2be748afd7f8015e60184ea96b/msdsl-0.3.1.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.3.2":{"info":{"author":"Steven Herbst","author_email":"sgherbst@gmail.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: MIT License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/msdsl/archive/v0.3.2.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/msdsl","keywords":"analog,mixed-signal,mixed signal,behavioral,real number model,real number models,rnm,rnms,model,models,generator,verilog,system-verilog,system verilog,synthesizable,emulation,fpga","license":"MIT","maintainer":"","maintainer_email":"","name":"msdsl","package_url":"https://pypi.org/project/msdsl/","platform":"","project_url":"https://pypi.org/project/msdsl/","project_urls":{"Download":"https://github.com/sgherbst/msdsl/archive/v0.3.2.tar.gz","Homepage":"https://github.com/sgherbst/msdsl"},"provides_extra":null,"release_url":"https://pypi.org/project/msdsl/0.3.2/","requires_dist":null,"requires_python":">=3.7","summary":"Library for generating synthesizable mixed-signal models for FPGA emulation","version":"0.3.2","yanked":false,"yanked_reason":null},"last_serial":11029898,"urls":[{"comment_text":"","digests":{"blake2b_256":"9b82732ae07c65ddfbd3b58f39c563e3cc1a1fffa4c13c08a0458652665b3e65","md5":"25e018bd84890293984ce7c14a51097b","sha256":"90217204c2bba0692ed7968c478bb0d94e74f2f9acc67c2727573245e0597359"},"downloads":-1,"filename":"msdsl-0.3.2.tar.gz","has_sig":false,"md5_digest":"25e018bd84890293984ce7c14a51097b","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":59735,"upload_time":"2020-08-19T17:47:19","upload_time_iso_8601":"2020-08-19T17:47:19.313873Z","url":"https://files.pythonhosted.org/packages/9b/82/732ae07c65ddfbd3b58f39c563e3cc1a1fffa4c13c08a0458652665b3e65/msdsl-0.3.2.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.3.2.dev1":{"info":{"author":"Steven Herbst","author_email":"sgherbst@gmail.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: MIT License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/msdsl/archive/v0.3.2.dev1.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/msdsl","keywords":"analog,mixed-signal,mixed signal,behavioral,real number model,real number models,rnm,rnms,model,models,generator,verilog,system-verilog,system verilog,synthesizable,emulation,fpga","license":"MIT","maintainer":"","maintainer_email":"","name":"msdsl","package_url":"https://pypi.org/project/msdsl/","platform":"","project_url":"https://pypi.org/project/msdsl/","project_urls":{"Download":"https://github.com/sgherbst/msdsl/archive/v0.3.2.dev1.tar.gz","Homepage":"https://github.com/sgherbst/msdsl"},"provides_extra":null,"release_url":"https://pypi.org/project/msdsl/0.3.2.dev1/","requires_dist":null,"requires_python":">=3.7","summary":"Library for generating synthesizable mixed-signal models for FPGA emulation","version":"0.3.2.dev1","yanked":false,"yanked_reason":null},"last_serial":11029898,"urls":[{"comment_text":"","digests":{"blake2b_256":"317cdfd95f9c40689465324ac39d60b86c62b9343aad964070d9efc7a7a9d290","md5":"361d9527460de0c8b56d8cbe47d88836","sha256":"8dc529e9e0f1f5df9c1060c912063124bf26b573fe80a443467103f4c0ab7a8b"},"downloads":-1,"filename":"msdsl-0.3.2.dev1.tar.gz","has_sig":false,"md5_digest":"361d9527460de0c8b56d8cbe47d88836","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":59606,"upload_time":"2020-08-16T23:32:38","upload_time_iso_8601":"2020-08-16T23:32:38.359946Z","url":"https://files.pythonhosted.org/packages/31/7c/dfd95f9c40689465324ac39d60b86c62b9343aad964070d9efc7a7a9d290/msdsl-0.3.2.dev1.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.3.2.dev2":{"info":{"author":"Steven Herbst","author_email":"sgherbst@gmail.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: MIT License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/msdsl/archive/v0.3.2.dev2.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/msdsl","keywords":"analog,mixed-signal,mixed signal,behavioral,real number model,real number models,rnm,rnms,model,models,generator,verilog,system-verilog,system verilog,synthesizable,emulation,fpga","license":"MIT","maintainer":"","maintainer_email":"","name":"msdsl","package_url":"https://pypi.org/project/msdsl/","platform":"","project_url":"https://pypi.org/project/msdsl/","project_urls":{"Download":"https://github.com/sgherbst/msdsl/archive/v0.3.2.dev2.tar.gz","Homepage":"https://github.com/sgherbst/msdsl"},"provides_extra":null,"release_url":"https://pypi.org/project/msdsl/0.3.2.dev2/","requires_dist":null,"requires_python":">=3.7","summary":"Library for generating synthesizable mixed-signal models for FPGA emulation","version":"0.3.2.dev2","yanked":false,"yanked_reason":null},"last_serial":11029898,"urls":[{"comment_text":"","digests":{"blake2b_256":"62727f513d7a303c4dee39d3d0f757fa3f9afe8303b5cd79859ad524b4e122d5","md5":"fc4dc3f8c1d920cd087a1472c205119b","sha256":"b242812de9dd9456e0fc2948feac880a2e14aec54bcbd0167de272a118c8b312"},"downloads":-1,"filename":"msdsl-0.3.2.dev2.tar.gz","has_sig":false,"md5_digest":"fc4dc3f8c1d920cd087a1472c205119b","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":59768,"upload_time":"2020-08-18T23:00:15","upload_time_iso_8601":"2020-08-18T23:00:15.196546Z","url":"https://files.pythonhosted.org/packages/62/72/7f513d7a303c4dee39d3d0f757fa3f9afe8303b5cd79859ad524b4e122d5/msdsl-0.3.2.dev2.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.3.3":{"info":{"author":"Steven Herbst","author_email":"sgherbst@gmail.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: MIT License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/msdsl/archive/v0.3.3.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/msdsl","keywords":"analog,mixed-signal,mixed signal,behavioral,real number model,real number models,rnm,rnms,model,models,generator,verilog,system-verilog,system verilog,synthesizable,emulation,fpga","license":"MIT","maintainer":"","maintainer_email":"","name":"msdsl","package_url":"https://pypi.org/project/msdsl/","platform":"","project_url":"https://pypi.org/project/msdsl/","project_urls":{"Download":"https://github.com/sgherbst/msdsl/archive/v0.3.3.tar.gz","Homepage":"https://github.com/sgherbst/msdsl"},"provides_extra":null,"release_url":"https://pypi.org/project/msdsl/0.3.3/","requires_dist":null,"requires_python":">=3.7","summary":"Library for generating synthesizable mixed-signal models for FPGA emulation","version":"0.3.3","yanked":false,"yanked_reason":null},"last_serial":11029898,"urls":[{"comment_text":"","digests":{"blake2b_256":"817064c6dda3d584e35ac80bbcd136a742239edc5bfd5e0c1824f451e5912bef","md5":"c75dbb3f4458706fbc002efe0fa3f14b","sha256":"1daa9554b68b55238fdd0113f11c386799dcdfb17cb803577bf5b8e65aaca7cd"},"downloads":-1,"filename":"msdsl-0.3.3.tar.gz","has_sig":false,"md5_digest":"c75dbb3f4458706fbc002efe0fa3f14b","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":60395,"upload_time":"2020-08-22T01:09:58","upload_time_iso_8601":"2020-08-22T01:09:58.884507Z","url":"https://files.pythonhosted.org/packages/81/70/64c6dda3d584e35ac80bbcd136a742239edc5bfd5e0c1824f451e5912bef/msdsl-0.3.3.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.3.4":{"info":{"author":"Steven Herbst","author_email":"sgherbst@gmail.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: MIT License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/msdsl/archive/v0.3.4.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/msdsl","keywords":"analog,mixed-signal,mixed signal,behavioral,real number model,real number models,rnm,rnms,model,models,generator,verilog,system-verilog,system verilog,synthesizable,emulation,fpga","license":"MIT","maintainer":"","maintainer_email":"","name":"msdsl","package_url":"https://pypi.org/project/msdsl/","platform":"","project_url":"https://pypi.org/project/msdsl/","project_urls":{"Download":"https://github.com/sgherbst/msdsl/archive/v0.3.4.tar.gz","Homepage":"https://github.com/sgherbst/msdsl"},"provides_extra":null,"release_url":"https://pypi.org/project/msdsl/0.3.4/","requires_dist":null,"requires_python":">=3.7","summary":"Library for generating synthesizable mixed-signal models for FPGA emulation","version":"0.3.4","yanked":false,"yanked_reason":null},"last_serial":11029898,"urls":[{"comment_text":"","digests":{"blake2b_256":"4971c5973d48040c955ad6049964fa8dd1527b6b8546d9461fda93d08e9ecc47","md5":"6704bef2000956784c07b76c8cc0616c","sha256":"dace99929d1032c0777c5083728ccb0486b218ab3a318d816fb8a3b7c57661ae"},"downloads":-1,"filename":"msdsl-0.3.4.tar.gz","has_sig":false,"md5_digest":"6704bef2000956784c07b76c8cc0616c","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":66674,"upload_time":"2020-09-04T05:09:43","upload_time_iso_8601":"2020-09-04T05:09:43.028844Z","url":"https://files.pythonhosted.org/packages/49/71/c5973d48040c955ad6049964fa8dd1527b6b8546d9461fda93d08e9ecc47/msdsl-0.3.4.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.3.4.dev1":{"info":{"author":"Steven Herbst","author_email":"sgherbst@gmail.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: MIT License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/msdsl/archive/v0.3.4.dev1.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/msdsl","keywords":"analog,mixed-signal,mixed signal,behavioral,real number model,real number models,rnm,rnms,model,models,generator,verilog,system-verilog,system verilog,synthesizable,emulation,fpga","license":"MIT","maintainer":"","maintainer_email":"","name":"msdsl","package_url":"https://pypi.org/project/msdsl/","platform":"","project_url":"https://pypi.org/project/msdsl/","project_urls":{"Download":"https://github.com/sgherbst/msdsl/archive/v0.3.4.dev1.tar.gz","Homepage":"https://github.com/sgherbst/msdsl"},"provides_extra":null,"release_url":"https://pypi.org/project/msdsl/0.3.4.dev1/","requires_dist":null,"requires_python":">=3.7","summary":"Library for generating synthesizable mixed-signal models for FPGA emulation","version":"0.3.4.dev1","yanked":false,"yanked_reason":null},"last_serial":11029898,"urls":[{"comment_text":"","digests":{"blake2b_256":"e360c36a28e3985e5213ddbc13e02fe00f247112c55c5a4f9b3976d76589290a","md5":"57099ff466ae7a873e19133743dae8a4","sha256":"fdbc98435016e7351819fc3e39c86b1b4eafa1360d30a92ca5dae4f1cb0a2c39"},"downloads":-1,"filename":"msdsl-0.3.4.dev1.tar.gz","has_sig":false,"md5_digest":"57099ff466ae7a873e19133743dae8a4","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":62672,"upload_time":"2020-08-27T16:39:34","upload_time_iso_8601":"2020-08-27T16:39:34.657110Z","url":"https://files.pythonhosted.org/packages/e3/60/c36a28e3985e5213ddbc13e02fe00f247112c55c5a4f9b3976d76589290a/msdsl-0.3.4.dev1.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.3.4.dev2":{"info":{"author":"Steven Herbst","author_email":"sgherbst@gmail.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: MIT License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/msdsl/archive/v0.3.4.dev2.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/msdsl","keywords":"analog,mixed-signal,mixed signal,behavioral,real number model,real number models,rnm,rnms,model,models,generator,verilog,system-verilog,system verilog,synthesizable,emulation,fpga","license":"MIT","maintainer":"","maintainer_email":"","name":"msdsl","package_url":"https://pypi.org/project/msdsl/","platform":"","project_url":"https://pypi.org/project/msdsl/","project_urls":{"Download":"https://github.com/sgherbst/msdsl/archive/v0.3.4.dev2.tar.gz","Homepage":"https://github.com/sgherbst/msdsl"},"provides_extra":null,"release_url":"https://pypi.org/project/msdsl/0.3.4.dev2/","requires_dist":null,"requires_python":">=3.7","summary":"Library for generating synthesizable mixed-signal models for FPGA emulation","version":"0.3.4.dev2","yanked":false,"yanked_reason":null},"last_serial":11029898,"urls":[{"comment_text":"","digests":{"blake2b_256":"13c58cd9f3773e986c0ec30c27ec7fa0c821b918ca0f8b6fec208e4303d58a76","md5":"646da5d3ad3f31dc1b2b8ba20f599e1b","sha256":"9b72b5e349a8356abcff51adaed50851904d195bf2433df50a1b767ab77e48a1"},"downloads":-1,"filename":"msdsl-0.3.4.dev2.tar.gz","has_sig":false,"md5_digest":"646da5d3ad3f31dc1b2b8ba20f599e1b","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":66209,"upload_time":"2020-08-29T17:39:36","upload_time_iso_8601":"2020-08-29T17:39:36.728736Z","url":"https://files.pythonhosted.org/packages/13/c5/8cd9f3773e986c0ec30c27ec7fa0c821b918ca0f8b6fec208e4303d58a76/msdsl-0.3.4.dev2.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.3.4.dev3":{"info":{"author":"Steven Herbst","author_email":"sgherbst@gmail.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: MIT License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/msdsl/archive/v0.3.4.dev3.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/msdsl","keywords":"analog,mixed-signal,mixed signal,behavioral,real number model,real number models,rnm,rnms,model,models,generator,verilog,system-verilog,system verilog,synthesizable,emulation,fpga","license":"MIT","maintainer":"","maintainer_email":"","name":"msdsl","package_url":"https://pypi.org/project/msdsl/","platform":"","project_url":"https://pypi.org/project/msdsl/","project_urls":{"Download":"https://github.com/sgherbst/msdsl/archive/v0.3.4.dev3.tar.gz","Homepage":"https://github.com/sgherbst/msdsl"},"provides_extra":null,"release_url":"https://pypi.org/project/msdsl/0.3.4.dev3/","requires_dist":null,"requires_python":">=3.7","summary":"Library for generating synthesizable mixed-signal models for FPGA emulation","version":"0.3.4.dev3","yanked":false,"yanked_reason":null},"last_serial":11029898,"urls":[{"comment_text":"","digests":{"blake2b_256":"f74d56264e90f654d450dea3d02ca7a007fd22e30ba7cb68c9c6119942f51c5b","md5":"8909939390aa08bb4d8c48368f55ef55","sha256":"5b92c44d610ff8ec558d598705dc8f4df50e8db4fa56b0ce0656336127f8e9c5"},"downloads":-1,"filename":"msdsl-0.3.4.dev3.tar.gz","has_sig":false,"md5_digest":"8909939390aa08bb4d8c48368f55ef55","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":66598,"upload_time":"2020-09-03T06:08:01","upload_time_iso_8601":"2020-09-03T06:08:01.196238Z","url":"https://files.pythonhosted.org/packages/f7/4d/56264e90f654d450dea3d02ca7a007fd22e30ba7cb68c9c6119942f51c5b/msdsl-0.3.4.dev3.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.3.5":{"info":{"author":"Steven Herbst","author_email":"sgherbst@gmail.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: MIT License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/msdsl/archive/v0.3.5.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/msdsl","keywords":"analog,mixed-signal,mixed signal,behavioral,real number model,real number models,rnm,rnms,model,models,generator,verilog,system-verilog,system verilog,synthesizable,emulation,fpga","license":"MIT","maintainer":"","maintainer_email":"","name":"msdsl","package_url":"https://pypi.org/project/msdsl/","platform":"","project_url":"https://pypi.org/project/msdsl/","project_urls":{"Download":"https://github.com/sgherbst/msdsl/archive/v0.3.5.tar.gz","Homepage":"https://github.com/sgherbst/msdsl"},"provides_extra":null,"release_url":"https://pypi.org/project/msdsl/0.3.5/","requires_dist":null,"requires_python":">=3.7","summary":"Library for generating synthesizable mixed-signal models for FPGA emulation","version":"0.3.5","yanked":false,"yanked_reason":null},"last_serial":11029898,"urls":[{"comment_text":"","digests":{"blake2b_256":"da2b786be6a88278df07d97a4dc3d393ea540bbaa84fea46243aa96e7081334e","md5":"2841b941f2a19e0f5a0602eb69d57d94","sha256":"04f9088af6d653f07a32750dcd8c1f10da0268bf9ac1a403011694add5085fa7"},"downloads":-1,"filename":"msdsl-0.3.5.tar.gz","has_sig":false,"md5_digest":"2841b941f2a19e0f5a0602eb69d57d94","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":66830,"upload_time":"2020-12-05T04:44:57","upload_time_iso_8601":"2020-12-05T04:44:57.584738Z","url":"https://files.pythonhosted.org/packages/da/2b/786be6a88278df07d97a4dc3d393ea540bbaa84fea46243aa96e7081334e/msdsl-0.3.5.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.3.6":{"info":{"author":"Steven Herbst","author_email":"sgherbst@gmail.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: MIT License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/msdsl/archive/v0.3.6.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/msdsl","keywords":"analog,mixed-signal,mixed signal,behavioral,real number model,real number models,rnm,rnms,model,models,generator,verilog,system-verilog,system verilog,synthesizable,emulation,fpga","license":"MIT","maintainer":"","maintainer_email":"","name":"msdsl","package_url":"https://pypi.org/project/msdsl/","platform":"","project_url":"https://pypi.org/project/msdsl/","project_urls":{"Download":"https://github.com/sgherbst/msdsl/archive/v0.3.6.tar.gz","Homepage":"https://github.com/sgherbst/msdsl"},"provides_extra":null,"release_url":"https://pypi.org/project/msdsl/0.3.6/","requires_dist":null,"requires_python":">=3.7","summary":"Library for generating synthesizable mixed-signal models for FPGA emulation","version":"0.3.6","yanked":false,"yanked_reason":null},"last_serial":11029898,"urls":[{"comment_text":"","digests":{"blake2b_256":"25652df779074ff7a96095fc3c6cef296fd0ccb2fa53822390141e00eadd2b36","md5":"4f27cd40a1ab2c730f967c1a23576d58","sha256":"cb10bd52e5b1ece077b9ade149e76aa08f80833bf001fb3667f885446a4a54a5"},"downloads":-1,"filename":"msdsl-0.3.6.tar.gz","has_sig":false,"md5_digest":"4f27cd40a1ab2c730f967c1a23576d58","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":68924,"upload_time":"2020-12-10T03:04:38","upload_time_iso_8601":"2020-12-10T03:04:38.903244Z","url":"https://files.pythonhosted.org/packages/25/65/2df779074ff7a96095fc3c6cef296fd0ccb2fa53822390141e00eadd2b36/msdsl-0.3.6.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.3.6.dev1":{"info":{"author":"Steven Herbst","author_email":"sgherbst@gmail.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: MIT License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/msdsl/archive/v0.3.6.dev1.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/msdsl","keywords":"analog,mixed-signal,mixed signal,behavioral,real number model,real number models,rnm,rnms,model,models,generator,verilog,system-verilog,system verilog,synthesizable,emulation,fpga","license":"MIT","maintainer":"","maintainer_email":"","name":"msdsl","package_url":"https://pypi.org/project/msdsl/","platform":"","project_url":"https://pypi.org/project/msdsl/","project_urls":{"Download":"https://github.com/sgherbst/msdsl/archive/v0.3.6.dev1.tar.gz","Homepage":"https://github.com/sgherbst/msdsl"},"provides_extra":null,"release_url":"https://pypi.org/project/msdsl/0.3.6.dev1/","requires_dist":null,"requires_python":">=3.7","summary":"Library for generating synthesizable mixed-signal models for FPGA emulation","version":"0.3.6.dev1","yanked":false,"yanked_reason":null},"last_serial":11029898,"urls":[{"comment_text":"","digests":{"blake2b_256":"3769d969ed7eece50ece93e3110bc838ca7dd5162bedff0f35d42f82e570bb96","md5":"80e192b5a7c0ffc3c619bc079e1356ce","sha256":"2ca35f1c2835f1448b0da7d1af4f8a378c9d436210319170cebb307dfaf2001f"},"downloads":-1,"filename":"msdsl-0.3.6.dev1.tar.gz","has_sig":false,"md5_digest":"80e192b5a7c0ffc3c619bc079e1356ce","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":68054,"upload_time":"2020-12-09T22:20:20","upload_time_iso_8601":"2020-12-09T22:20:20.182281Z","url":"https://files.pythonhosted.org/packages/37/69/d969ed7eece50ece93e3110bc838ca7dd5162bedff0f35d42f82e570bb96/msdsl-0.3.6.dev1.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.3.6.dev2":{"info":{"author":"Steven Herbst","author_email":"sgherbst@gmail.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: MIT License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/msdsl/archive/v0.3.6.dev2.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/msdsl","keywords":"analog,mixed-signal,mixed signal,behavioral,real number model,real number models,rnm,rnms,model,models,generator,verilog,system-verilog,system verilog,synthesizable,emulation,fpga","license":"MIT","maintainer":"","maintainer_email":"","name":"msdsl","package_url":"https://pypi.org/project/msdsl/","platform":"","project_url":"https://pypi.org/project/msdsl/","project_urls":{"Download":"https://github.com/sgherbst/msdsl/archive/v0.3.6.dev2.tar.gz","Homepage":"https://github.com/sgherbst/msdsl"},"provides_extra":null,"release_url":"https://pypi.org/project/msdsl/0.3.6.dev2/","requires_dist":null,"requires_python":">=3.7","summary":"Library for generating synthesizable mixed-signal models for FPGA emulation","version":"0.3.6.dev2","yanked":false,"yanked_reason":null},"last_serial":11029898,"urls":[{"comment_text":"","digests":{"blake2b_256":"f258719b026c46cd873c0189045aa27092cbc91727ed4e2ff21631da742e7b84","md5":"fe2c786419f10f9730bda1530d8b6b32","sha256":"ee26b14e4bf398a640cb67bd57fa274949b27d67244bce4ee0231b2021968734"},"downloads":-1,"filename":"msdsl-0.3.6.dev2.tar.gz","has_sig":false,"md5_digest":"fe2c786419f10f9730bda1530d8b6b32","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":68928,"upload_time":"2020-12-10T02:26:26","upload_time_iso_8601":"2020-12-10T02:26:26.721761Z","url":"https://files.pythonhosted.org/packages/f2/58/719b026c46cd873c0189045aa27092cbc91727ed4e2ff21631da742e7b84/msdsl-0.3.6.dev2.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.3.7":{"info":{"author":"Steven Herbst","author_email":"sgherbst@gmail.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: MIT License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/msdsl/archive/v0.3.7.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/msdsl","keywords":"analog,mixed-signal,mixed signal,behavioral,real number model,real number models,rnm,rnms,model,models,generator,verilog,system-verilog,system verilog,synthesizable,emulation,fpga","license":"MIT","maintainer":"","maintainer_email":"","name":"msdsl","package_url":"https://pypi.org/project/msdsl/","platform":"","project_url":"https://pypi.org/project/msdsl/","project_urls":{"Download":"https://github.com/sgherbst/msdsl/archive/v0.3.7.tar.gz","Homepage":"https://github.com/sgherbst/msdsl"},"provides_extra":null,"release_url":"https://pypi.org/project/msdsl/0.3.7/","requires_dist":null,"requires_python":">=3.7","summary":"Library for generating synthesizable mixed-signal models for FPGA emulation","version":"0.3.7","yanked":false,"yanked_reason":null},"last_serial":11029898,"urls":[{"comment_text":"","digests":{"blake2b_256":"5dcfc684147b027cc70ce27f86647782a2cd2a867bd13a17ad26f60cae20be6c","md5":"4332bcb6487603dedb8b6485255b0dec","sha256":"8dee2fa6fb3c6edf340467d93afa4edd57256a04580a69368f563e3518f22685"},"downloads":-1,"filename":"msdsl-0.3.7.tar.gz","has_sig":false,"md5_digest":"4332bcb6487603dedb8b6485255b0dec","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":90344,"upload_time":"2021-03-13T22:10:57","upload_time_iso_8601":"2021-03-13T22:10:57.127699Z","url":"https://files.pythonhosted.org/packages/5d/cf/c684147b027cc70ce27f86647782a2cd2a867bd13a17ad26f60cae20be6c/msdsl-0.3.7.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.3.7.dev1":{"info":{"author":"Steven Herbst","author_email":"sgherbst@gmail.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: MIT License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/msdsl/archive/v0.3.7.dev1.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/msdsl","keywords":"analog,mixed-signal,mixed signal,behavioral,real number model,real number models,rnm,rnms,model,models,generator,verilog,system-verilog,system verilog,synthesizable,emulation,fpga","license":"MIT","maintainer":"","maintainer_email":"","name":"msdsl","package_url":"https://pypi.org/project/msdsl/","platform":"","project_url":"https://pypi.org/project/msdsl/","project_urls":{"Download":"https://github.com/sgherbst/msdsl/archive/v0.3.7.dev1.tar.gz","Homepage":"https://github.com/sgherbst/msdsl"},"provides_extra":null,"release_url":"https://pypi.org/project/msdsl/0.3.7.dev1/","requires_dist":null,"requires_python":">=3.7","summary":"Library for generating synthesizable mixed-signal models for FPGA emulation","version":"0.3.7.dev1","yanked":false,"yanked_reason":null},"last_serial":11029898,"urls":[{"comment_text":"","digests":{"blake2b_256":"96ce914a2832f98248c5936de973194bcd42f2d0db0deede88aa020e2ade9651","md5":"22a1505b4fd8331f9119b3d4c8bc8f25","sha256":"d2355aca17a7e1651f25d6130370f4ff23e343bb3104e9368b9447a80c189ab6"},"downloads":-1,"filename":"msdsl-0.3.7.dev1.tar.gz","has_sig":false,"md5_digest":"22a1505b4fd8331f9119b3d4c8bc8f25","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":80194,"upload_time":"2021-03-04T09:39:28","upload_time_iso_8601":"2021-03-04T09:39:28.066586Z","url":"https://files.pythonhosted.org/packages/96/ce/914a2832f98248c5936de973194bcd42f2d0db0deede88aa020e2ade9651/msdsl-0.3.7.dev1.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.3.7.dev2":{"info":{"author":"Steven Herbst","author_email":"sgherbst@gmail.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: MIT License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/msdsl/archive/v0.3.7.dev2.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/msdsl","keywords":"analog,mixed-signal,mixed signal,behavioral,real number model,real number models,rnm,rnms,model,models,generator,verilog,system-verilog,system verilog,synthesizable,emulation,fpga","license":"MIT","maintainer":"","maintainer_email":"","name":"msdsl","package_url":"https://pypi.org/project/msdsl/","platform":"","project_url":"https://pypi.org/project/msdsl/","project_urls":{"Download":"https://github.com/sgherbst/msdsl/archive/v0.3.7.dev2.tar.gz","Homepage":"https://github.com/sgherbst/msdsl"},"provides_extra":null,"release_url":"https://pypi.org/project/msdsl/0.3.7.dev2/","requires_dist":null,"requires_python":">=3.7","summary":"Library for generating synthesizable mixed-signal models for FPGA emulation","version":"0.3.7.dev2","yanked":false,"yanked_reason":null},"last_serial":11029898,"urls":[{"comment_text":"","digests":{"blake2b_256":"1ae7d3c97b0aa95344a9df57cb065bda187ddf35957dbf20bc7768aa9afce9e7","md5":"c96badbf669f052d16a8df31e6234e68","sha256":"3d5d4e058841c17900720bf6d436f777436300f43e8a31535c84a604ca0e91a3"},"downloads":-1,"filename":"msdsl-0.3.7.dev2.tar.gz","has_sig":false,"md5_digest":"c96badbf669f052d16a8df31e6234e68","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":83190,"upload_time":"2021-03-06T00:38:00","upload_time_iso_8601":"2021-03-06T00:38:00.432306Z","url":"https://files.pythonhosted.org/packages/1a/e7/d3c97b0aa95344a9df57cb065bda187ddf35957dbf20bc7768aa9afce9e7/msdsl-0.3.7.dev2.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.3.7.dev3":{"info":{"author":"Steven Herbst","author_email":"sgherbst@gmail.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: MIT License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/msdsl/archive/v0.3.7.dev3.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/msdsl","keywords":"analog,mixed-signal,mixed signal,behavioral,real number model,real number models,rnm,rnms,model,models,generator,verilog,system-verilog,system verilog,synthesizable,emulation,fpga","license":"MIT","maintainer":"","maintainer_email":"","name":"msdsl","package_url":"https://pypi.org/project/msdsl/","platform":"","project_url":"https://pypi.org/project/msdsl/","project_urls":{"Download":"https://github.com/sgherbst/msdsl/archive/v0.3.7.dev3.tar.gz","Homepage":"https://github.com/sgherbst/msdsl"},"provides_extra":null,"release_url":"https://pypi.org/project/msdsl/0.3.7.dev3/","requires_dist":null,"requires_python":">=3.7","summary":"Library for generating synthesizable mixed-signal models for FPGA emulation","version":"0.3.7.dev3","yanked":false,"yanked_reason":null},"last_serial":11029898,"urls":[{"comment_text":"","digests":{"blake2b_256":"7f42b00fe3156b090cc4020e5d758666bad1626b1a0290f64e6f4f84547ec9a6","md5":"570a29922235f8689f5ed5a1486d9971","sha256":"8df630974b715666a622acad7cb8651b93047496175e2a6473c472815df79d06"},"downloads":-1,"filename":"msdsl-0.3.7.dev3.tar.gz","has_sig":false,"md5_digest":"570a29922235f8689f5ed5a1486d9971","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":85669,"upload_time":"2021-03-08T03:23:25","upload_time_iso_8601":"2021-03-08T03:23:25.771048Z","url":"https://files.pythonhosted.org/packages/7f/42/b00fe3156b090cc4020e5d758666bad1626b1a0290f64e6f4f84547ec9a6/msdsl-0.3.7.dev3.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.3.7.dev4":{"info":{"author":"Steven Herbst","author_email":"sgherbst@gmail.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: MIT License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/msdsl/archive/v0.3.7.dev4.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/msdsl","keywords":"analog,mixed-signal,mixed signal,behavioral,real number model,real number models,rnm,rnms,model,models,generator,verilog,system-verilog,system verilog,synthesizable,emulation,fpga","license":"MIT","maintainer":"","maintainer_email":"","name":"msdsl","package_url":"https://pypi.org/project/msdsl/","platform":"","project_url":"https://pypi.org/project/msdsl/","project_urls":{"Download":"https://github.com/sgherbst/msdsl/archive/v0.3.7.dev4.tar.gz","Homepage":"https://github.com/sgherbst/msdsl"},"provides_extra":null,"release_url":"https://pypi.org/project/msdsl/0.3.7.dev4/","requires_dist":null,"requires_python":">=3.7","summary":"Library for generating synthesizable mixed-signal models for FPGA emulation","version":"0.3.7.dev4","yanked":false,"yanked_reason":null},"last_serial":11029898,"urls":[{"comment_text":"","digests":{"blake2b_256":"76c5a652504c4d6861b50e81c02da3ab293185ccda79e20c2e3a317acd12c4e4","md5":"687a5ebe9bcf730d62324156fa84f245","sha256":"06871d14abe429cd084176496528e443e1f7063c13bcfe830050c1b7207d0d9c"},"downloads":-1,"filename":"msdsl-0.3.7.dev4.tar.gz","has_sig":false,"md5_digest":"687a5ebe9bcf730d62324156fa84f245","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":86630,"upload_time":"2021-03-08T22:18:35","upload_time_iso_8601":"2021-03-08T22:18:35.381782Z","url":"https://files.pythonhosted.org/packages/76/c5/a652504c4d6861b50e81c02da3ab293185ccda79e20c2e3a317acd12c4e4/msdsl-0.3.7.dev4.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.3.7.dev5":{"info":{"author":"Steven Herbst","author_email":"sgherbst@gmail.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: MIT License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/msdsl/archive/v0.3.7.dev5.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/msdsl","keywords":"analog,mixed-signal,mixed signal,behavioral,real number model,real number models,rnm,rnms,model,models,generator,verilog,system-verilog,system verilog,synthesizable,emulation,fpga","license":"MIT","maintainer":"","maintainer_email":"","name":"msdsl","package_url":"https://pypi.org/project/msdsl/","platform":"","project_url":"https://pypi.org/project/msdsl/","project_urls":{"Download":"https://github.com/sgherbst/msdsl/archive/v0.3.7.dev5.tar.gz","Homepage":"https://github.com/sgherbst/msdsl"},"provides_extra":null,"release_url":"https://pypi.org/project/msdsl/0.3.7.dev5/","requires_dist":null,"requires_python":">=3.7","summary":"Library for generating synthesizable mixed-signal models for FPGA emulation","version":"0.3.7.dev5","yanked":false,"yanked_reason":null},"last_serial":11029898,"urls":[{"comment_text":"","digests":{"blake2b_256":"ed5dd1a17388dcb441caa930e185ce8614f303c648cd8a77a4d5787a32b0e448","md5":"b857a8622dbda7d593d4d6de5ce71711","sha256":"5ce97cd1f873249c40e83fe18ed8af0999868ac4d8cf1fe1940bd98a493d2606"},"downloads":-1,"filename":"msdsl-0.3.7.dev5.tar.gz","has_sig":false,"md5_digest":"b857a8622dbda7d593d4d6de5ce71711","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":90376,"upload_time":"2021-03-13T03:35:42","upload_time_iso_8601":"2021-03-13T03:35:42.215433Z","url":"https://files.pythonhosted.org/packages/ed/5d/d1a17388dcb441caa930e185ce8614f303c648cd8a77a4d5787a32b0e448/msdsl-0.3.7.dev5.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.3.8":{"info":{"author":"Steven Herbst","author_email":"sgherbst@gmail.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: MIT License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/msdsl/archive/v0.3.8.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/msdsl","keywords":"analog,mixed-signal,mixed signal,behavioral,real number model,real number models,rnm,rnms,model,models,generator,verilog,system-verilog,system verilog,synthesizable,emulation,fpga","license":"MIT","maintainer":"","maintainer_email":"","name":"msdsl","package_url":"https://pypi.org/project/msdsl/","platform":"","project_url":"https://pypi.org/project/msdsl/","project_urls":{"Download":"https://github.com/sgherbst/msdsl/archive/v0.3.8.tar.gz","Homepage":"https://github.com/sgherbst/msdsl"},"provides_extra":null,"release_url":"https://pypi.org/project/msdsl/0.3.8/","requires_dist":null,"requires_python":">=3.7","summary":"Library for generating synthesizable mixed-signal models for FPGA emulation","version":"0.3.8","yanked":false,"yanked_reason":null},"last_serial":11029898,"urls":[{"comment_text":"","digests":{"blake2b_256":"e84b9717f94e0d3c419e0b657eb49f8690d774ac23a61bfc21bcdb389c14db66","md5":"ee9651d0a25c00af1c84935411ef849c","sha256":"8682455800eeb1a66b5c0a5671707c7f9cc2b37b670d279a9b7c34788716b9a7"},"downloads":-1,"filename":"msdsl-0.3.8.tar.gz","has_sig":false,"md5_digest":"ee9651d0a25c00af1c84935411ef849c","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":99184,"upload_time":"2021-07-28T16:53:42","upload_time_iso_8601":"2021-07-28T16:53:42.559357Z","url":"https://files.pythonhosted.org/packages/e8/4b/9717f94e0d3c419e0b657eb49f8690d774ac23a61bfc21bcdb389c14db66/msdsl-0.3.8.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]}}