// Seed: 562143059
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_12;
  assign id_3 = id_7, id_4 = ~-1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  bit id_11;
  assign id_5 = 1;
  wire id_12;
  wire id_13;
  assign id_7 = -1;
  assign id_3 = {id_6{1}};
  module_0 modCall_1 (
      id_12,
      id_5,
      id_5,
      id_5,
      id_12,
      id_13,
      id_4,
      id_13,
      id_6,
      id_5,
      id_5
  );
  assign id_7 = id_11;
  always_comb
    if (-1) id_11 <= 'b0;
    else begin : LABEL_0
      if (1) begin : LABEL_0
        @(posedge 1) id_7 = $realtime;
      end else if (1'b0);
    end
  final id_10[1] <= id_3 * id_3;
  assign id_9[-1'h0] = 1;
  wire id_14, id_15, id_16, id_17;
  parameter id_18 = 1;
endmodule
