// Seed: 700897238
module module_0 ();
  assign module_1.id_3 = 0;
  logic id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output reg id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3 = 1;
  tri0 id_4 = 1;
  wire [-1 'b0 : -1] id_5;
  module_0 modCall_1 ();
  always @(posedge id_2 or id_4) id_3 <= 1;
endmodule
module module_2 (
    input wor id_0,
    output supply0 id_1,
    input supply1 id_2,
    inout wor id_3,
    input wand id_4,
    output wire id_5
);
  assign id_5 = -1;
  logic [-1 : -1  <  -1] id_7;
  ;
  module_0 modCall_1 ();
endmodule
