
       module l1trct = L1TRCT{
          untracked bool verbose = false
          untracked bool DQMStore = true
	  untracked bool disableROOToutput = true
          InputTag rctSource = l1GctHwDigis::DQM
        }

