$date
	Fri Feb 10 22:15:10 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module encoder_bench $end
$var wire 3 ! out [2:0] $end
$var reg 4 " in [3:0] $end
$scope module uut $end
$var wire 4 # in [3:0] $end
$var reg 3 $ out [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 $
b0 #
b0 "
b1 !
$end
#20
b1 "
b1 #
#40
b10 !
b10 $
b10 "
b10 #
#60
b11 "
b11 #
#80
b11 !
b11 $
b100 "
b100 #
#100
b101 "
b101 #
#120
b110 "
b110 #
#140
b111 "
b111 #
#160
b100 !
b100 $
b1000 "
b1000 #
#180
b1001 "
b1001 #
#200
b1010 "
b1010 #
#220
b1011 "
b1011 #
#240
b1100 "
b1100 #
#260
b1101 "
b1101 #
#280
b1110 "
b1110 #
#300
b1111 "
b1111 #
#340
