

================================================================
== Vivado HLS Report for 'combinar'
================================================================
* Date:           Fri Jul 24 19:00:07 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        binarycam
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.514|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         5|          4|          1|     ?|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     94|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     98|    -|
|Register         |        -|      -|      66|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      66|    192|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |and_ln115_1_fu_208_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln115_2_fu_214_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln115_fu_202_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage1_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage2_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage3_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op51_write_state3    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op61_write_state4    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op62_write_state5    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op70_write_state6    |    and   |      0|  0|   2|           1|           1|
    |in1_V_V_read_nbread_fu_62_p2_0    |    and   |      0|  0|   2|           1|           0|
    |in1b_V_V_read_nbread_fu_74_p2_0   |    and   |      0|  0|   2|           1|           0|
    |in2_V_V_read_nbread_fu_68_p2_0    |    and   |      0|  0|   2|           1|           0|
    |in2b_V_V_read_nbread_fu_80_p2_0   |    and   |      0|  0|   2|           1|           0|
    |icmp_ln879_1_fu_157_p2            |   icmp   |      0|  0|  13|          11|           1|
    |icmp_ln879_2_fu_168_p2            |   icmp   |      0|  0|  13|          11|           1|
    |icmp_ln879_3_fu_179_p2            |   icmp   |      0|  0|  13|          11|           1|
    |icmp_ln879_fu_146_p2              |   icmp   |      0|  0|  13|          11|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  94|          65|          22|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  38|          7|    1|          7|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |result_V_V_blk_n         |   9|          2|    1|          2|
    |result_V_V_din           |  33|          6|   11|         66|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  98|         19|   15|         79|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |and_ln115_2_reg_300      |   1|   0|    1|          0|
    |ap_CS_fsm                |   6|   0|    6|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |empty_n_1_reg_257        |   1|   0|    1|          0|
    |empty_n_2_reg_266        |   1|   0|    1|          0|
    |empty_n_3_reg_275        |   1|   0|    1|          0|
    |empty_n_reg_248          |   1|   0|    1|          0|
    |end_1_0_i_fu_58          |   1|   0|    1|          0|
    |end_2_0_i_fu_54          |   1|   0|    1|          0|
    |end_3_0_i_fu_50          |   1|   0|    1|          0|
    |end_4_0_i_fu_46          |   1|   0|    1|          0|
    |icmp_ln879_1_reg_288     |   1|   0|    1|          0|
    |icmp_ln879_2_reg_292     |   1|   0|    1|          0|
    |icmp_ln879_3_reg_296     |   1|   0|    1|          0|
    |icmp_ln879_reg_284       |   1|   0|    1|          0|
    |tmp_V_1_reg_261          |  11|   0|   11|          0|
    |tmp_V_2_reg_270          |  11|   0|   11|          0|
    |tmp_V_3_reg_279          |  11|   0|   11|          0|
    |tmp_V_reg_252            |  11|   0|   11|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  66|   0|   66|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |   combinar   | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |   combinar   | return value |
|ap_start           |  in |    1| ap_ctrl_hs |   combinar   | return value |
|ap_done            | out |    1| ap_ctrl_hs |   combinar   | return value |
|ap_continue        |  in |    1| ap_ctrl_hs |   combinar   | return value |
|ap_idle            | out |    1| ap_ctrl_hs |   combinar   | return value |
|ap_ready           | out |    1| ap_ctrl_hs |   combinar   | return value |
|result_V_V_din     | out |   11|   ap_fifo  |  result_V_V  |    pointer   |
|result_V_V_full_n  |  in |    1|   ap_fifo  |  result_V_V  |    pointer   |
|result_V_V_write   | out |    1|   ap_fifo  |  result_V_V  |    pointer   |
|in1_V_V_dout       |  in |   11|   ap_fifo  |    in1_V_V   |    pointer   |
|in1_V_V_empty_n    |  in |    1|   ap_fifo  |    in1_V_V   |    pointer   |
|in1_V_V_read       | out |    1|   ap_fifo  |    in1_V_V   |    pointer   |
|in2_V_V_dout       |  in |   11|   ap_fifo  |    in2_V_V   |    pointer   |
|in2_V_V_empty_n    |  in |    1|   ap_fifo  |    in2_V_V   |    pointer   |
|in2_V_V_read       | out |    1|   ap_fifo  |    in2_V_V   |    pointer   |
|in1b_V_V_dout      |  in |   11|   ap_fifo  |   in1b_V_V   |    pointer   |
|in1b_V_V_empty_n   |  in |    1|   ap_fifo  |   in1b_V_V   |    pointer   |
|in1b_V_V_read      | out |    1|   ap_fifo  |   in1b_V_V   |    pointer   |
|in2b_V_V_dout      |  in |   11|   ap_fifo  |   in2b_V_V   |    pointer   |
|in2b_V_V_empty_n   |  in |    1|   ap_fifo  |   in2b_V_V   |    pointer   |
|in2b_V_V_read      | out |    1|   ap_fifo  |   in2b_V_V   |    pointer   |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 4, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 2 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%end_4_0_i = alloca i1"   --->   Operation 8 'alloca' 'end_4_0_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%end_3_0_i = alloca i1"   --->   Operation 9 'alloca' 'end_3_0_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%end_2_0_i = alloca i1"   --->   Operation 10 'alloca' 'end_2_0_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%end_1_0_i = alloca i1"   --->   Operation 11 'alloca' 'end_1_0_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i11* %result_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecInterface(i11* @in1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecInterface(i11* @in1b_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecInterface(i11* @in2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecInterface(i11* @in2b_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.76ns)   --->   "store i1 false, i1* %end_1_0_i" [binarycam/cam.cpp:92]   --->   Operation 17 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 18 [1/1] (1.76ns)   --->   "store i1 false, i1* %end_2_0_i" [binarycam/cam.cpp:92]   --->   Operation 18 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 19 [1/1] (1.76ns)   --->   "store i1 false, i1* %end_3_0_i" [binarycam/cam.cpp:92]   --->   Operation 19 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 20 [1/1] (1.76ns)   --->   "store i1 false, i1* %end_4_0_i" [binarycam/cam.cpp:92]   --->   Operation 20 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "br label %hls_label_2_begin" [binarycam/cam.cpp:92]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.51>
ST_2 : Operation 22 [1/1] (3.63ns)   --->   "%in1_V_V_read = call { i1, i11 } @_ssdm_op_NbRead.ap_fifo.volatile.i11P(i11* @in1_V_V)" [binarycam/cam.cpp:94]   --->   Operation 22 'nbread' 'in1_V_V_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty_n = extractvalue { i1, i11 } %in1_V_V_read, 0" [binarycam/cam.cpp:94]   --->   Operation 23 'extractvalue' 'empty_n' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_V = extractvalue { i1, i11 } %in1_V_V_read, 1" [binarycam/cam.cpp:94]   --->   Operation 24 'extractvalue' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (3.63ns)   --->   "%in2_V_V_read = call { i1, i11 } @_ssdm_op_NbRead.ap_fifo.volatile.i11P(i11* @in2_V_V)" [binarycam/cam.cpp:95]   --->   Operation 25 'nbread' 'in2_V_V_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%empty_n_1 = extractvalue { i1, i11 } %in2_V_V_read, 0" [binarycam/cam.cpp:95]   --->   Operation 26 'extractvalue' 'empty_n_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_V_1 = extractvalue { i1, i11 } %in2_V_V_read, 1" [binarycam/cam.cpp:95]   --->   Operation 27 'extractvalue' 'tmp_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (3.63ns)   --->   "%in1b_V_V_read = call { i1, i11 } @_ssdm_op_NbRead.ap_fifo.volatile.i11P(i11* @in1b_V_V)" [binarycam/cam.cpp:96]   --->   Operation 28 'nbread' 'in1b_V_V_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%empty_n_2 = extractvalue { i1, i11 } %in1b_V_V_read, 0" [binarycam/cam.cpp:96]   --->   Operation 29 'extractvalue' 'empty_n_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_V_2 = extractvalue { i1, i11 } %in1b_V_V_read, 1" [binarycam/cam.cpp:96]   --->   Operation 30 'extractvalue' 'tmp_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (3.63ns)   --->   "%in2b_V_V_read = call { i1, i11 } @_ssdm_op_NbRead.ap_fifo.volatile.i11P(i11* @in2b_V_V)" [binarycam/cam.cpp:97]   --->   Operation 31 'nbread' 'in2b_V_V_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%empty_n_3 = extractvalue { i1, i11 } %in2b_V_V_read, 0" [binarycam/cam.cpp:97]   --->   Operation 32 'extractvalue' 'empty_n_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_V_3 = extractvalue { i1, i11 } %in2b_V_V_read, 1" [binarycam/cam.cpp:97]   --->   Operation 33 'extractvalue' 'tmp_V_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %empty_n, label %0, label %.critedge._crit_edge.i" [binarycam/cam.cpp:98]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.88ns)   --->   "%icmp_ln879 = icmp eq i11 %tmp_V, 0" [binarycam/cam.cpp:99]   --->   Operation 35 'icmp' 'icmp_ln879' <Predicate = (empty_n)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879, label %..critedge._crit_edge.i_crit_edge, label %1" [binarycam/cam.cpp:99]   --->   Operation 36 'br' <Predicate = (empty_n)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.76ns)   --->   "store i1 true, i1* %end_1_0_i" [binarycam/cam.cpp:99]   --->   Operation 37 'store' <Predicate = (empty_n & icmp_ln879)> <Delay = 1.76>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %empty_n_1, label %2, label %._crit_edge1.i" [binarycam/cam.cpp:103]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.88ns)   --->   "%icmp_ln879_1 = icmp eq i11 %tmp_V_1, 0" [binarycam/cam.cpp:104]   --->   Operation 39 'icmp' 'icmp_ln879_1' <Predicate = (empty_n_1)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879_1, label %.._crit_edge1.i_crit_edge, label %3" [binarycam/cam.cpp:104]   --->   Operation 40 'br' <Predicate = (empty_n_1)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.76ns)   --->   "store i1 true, i1* %end_2_0_i" [binarycam/cam.cpp:104]   --->   Operation 41 'store' <Predicate = (empty_n_1 & icmp_ln879_1)> <Delay = 1.76>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %empty_n_2, label %4, label %._crit_edge3.i" [binarycam/cam.cpp:107]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.88ns)   --->   "%icmp_ln879_2 = icmp eq i11 %tmp_V_2, 0" [binarycam/cam.cpp:108]   --->   Operation 43 'icmp' 'icmp_ln879_2' <Predicate = (empty_n_2)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879_2, label %.._crit_edge3.i_crit_edge, label %5" [binarycam/cam.cpp:108]   --->   Operation 44 'br' <Predicate = (empty_n_2)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.76ns)   --->   "store i1 true, i1* %end_3_0_i" [binarycam/cam.cpp:108]   --->   Operation 45 'store' <Predicate = (empty_n_2 & icmp_ln879_2)> <Delay = 1.76>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %empty_n_3, label %6, label %hls_label_2_end" [binarycam/cam.cpp:111]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.88ns)   --->   "%icmp_ln879_3 = icmp eq i11 %tmp_V_3, 0" [binarycam/cam.cpp:112]   --->   Operation 47 'icmp' 'icmp_ln879_3' <Predicate = (empty_n_3)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879_3, label %.hls_label_2_end_crit_edge, label %7" [binarycam/cam.cpp:112]   --->   Operation 48 'br' <Predicate = (empty_n_3)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.76ns)   --->   "store i1 true, i1* %end_4_0_i" [binarycam/cam.cpp:112]   --->   Operation 49 'store' <Predicate = (empty_n_3 & icmp_ln879_3)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 3.63>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)" [binarycam/cam.cpp:92]   --->   Operation 50 'specregionbegin' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i11P(i11* %result_V_V, i11 %tmp_V)" [binarycam/cam.cpp:100]   --->   Operation 51 'write' <Predicate = (empty_n & !icmp_ln879)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%end_4_0_i_load = load i1* %end_4_0_i" [binarycam/cam.cpp:115]   --->   Operation 52 'load' 'end_4_0_i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%end_3_0_i_load = load i1* %end_3_0_i" [binarycam/cam.cpp:115]   --->   Operation 53 'load' 'end_3_0_i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%end_2_0_i_load = load i1* %end_2_0_i" [binarycam/cam.cpp:115]   --->   Operation 54 'load' 'end_2_0_i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%end_1_0_i_load = load i1* %end_1_0_i" [binarycam/cam.cpp:115]   --->   Operation 55 'load' 'end_1_0_i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_i)" [binarycam/cam.cpp:115]   --->   Operation 56 'specregionend' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node and_ln115_2)   --->   "%and_ln115 = and i1 %end_1_0_i_load, %end_2_0_i_load" [binarycam/cam.cpp:115]   --->   Operation 57 'and' 'and_ln115' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node and_ln115_2)   --->   "%and_ln115_1 = and i1 %end_4_0_i_load, %end_3_0_i_load" [binarycam/cam.cpp:115]   --->   Operation 58 'and' 'and_ln115_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln115_2 = and i1 %and_ln115_1, %and_ln115" [binarycam/cam.cpp:115]   --->   Operation 59 'and' 'and_ln115_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "br i1 %and_ln115_2, label %combinar.exit, label %hls_label_2_begin" [binarycam/cam.cpp:115]   --->   Operation 60 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.63>
ST_4 : Operation 61 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i11P(i11* %result_V_V, i11 %tmp_V_1)" [binarycam/cam.cpp:105]   --->   Operation 61 'write' <Predicate = (empty_n_1 & !icmp_ln879_1)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>

State 5 <SV = 4> <Delay = 3.63>
ST_5 : Operation 62 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i11P(i11* %result_V_V, i11 %tmp_V_2)" [binarycam/cam.cpp:109]   --->   Operation 62 'write' <Predicate = (empty_n_2 & !icmp_ln879_2)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>

State 6 <SV = 5> <Delay = 3.63>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [binarycam/cam.cpp:93]   --->   Operation 63 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "br label %.critedge._crit_edge.i"   --->   Operation 64 'br' <Predicate = (empty_n & !icmp_ln879)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "br label %.critedge._crit_edge.i" [binarycam/cam.cpp:99]   --->   Operation 65 'br' <Predicate = (empty_n & icmp_ln879)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "br label %._crit_edge1.i"   --->   Operation 66 'br' <Predicate = (empty_n_1 & !icmp_ln879_1)> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "br label %._crit_edge1.i" [binarycam/cam.cpp:104]   --->   Operation 67 'br' <Predicate = (empty_n_1 & icmp_ln879_1)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "br label %._crit_edge3.i"   --->   Operation 68 'br' <Predicate = (empty_n_2 & !icmp_ln879_2)> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "br label %._crit_edge3.i" [binarycam/cam.cpp:108]   --->   Operation 69 'br' <Predicate = (empty_n_2 & icmp_ln879_2)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i11P(i11* %result_V_V, i11 %tmp_V_3)" [binarycam/cam.cpp:113]   --->   Operation 70 'write' <Predicate = (empty_n_3 & !icmp_ln879_3)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "br label %hls_label_2_end"   --->   Operation 71 'br' <Predicate = (empty_n_3 & !icmp_ln879_3)> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "br label %hls_label_2_end" [binarycam/cam.cpp:112]   --->   Operation 72 'br' <Predicate = (empty_n_3 & icmp_ln879_3)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.63>
ST_7 : Operation 73 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i11P(i11* %result_V_V, i11 0)" [binarycam/cam.cpp:117]   --->   Operation 73 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 74 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ result_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in1_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ in2_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ in1b_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ in2b_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
end_4_0_i         (alloca         ) [ 01111110]
end_3_0_i         (alloca         ) [ 01111110]
end_2_0_i         (alloca         ) [ 01111110]
end_1_0_i         (alloca         ) [ 01111110]
empty             (specinterface  ) [ 00000000]
empty_50          (specinterface  ) [ 00000000]
empty_51          (specinterface  ) [ 00000000]
empty_52          (specinterface  ) [ 00000000]
empty_53          (specinterface  ) [ 00000000]
store_ln92        (store          ) [ 00000000]
store_ln92        (store          ) [ 00000000]
store_ln92        (store          ) [ 00000000]
store_ln92        (store          ) [ 00000000]
br_ln92           (br             ) [ 00000000]
in1_V_V_read      (nbread         ) [ 00000000]
empty_n           (extractvalue   ) [ 00111110]
tmp_V             (extractvalue   ) [ 00010000]
in2_V_V_read      (nbread         ) [ 00000000]
empty_n_1         (extractvalue   ) [ 00111110]
tmp_V_1           (extractvalue   ) [ 00011000]
in1b_V_V_read     (nbread         ) [ 00000000]
empty_n_2         (extractvalue   ) [ 00111110]
tmp_V_2           (extractvalue   ) [ 00011100]
in2b_V_V_read     (nbread         ) [ 00000000]
empty_n_3         (extractvalue   ) [ 00111110]
tmp_V_3           (extractvalue   ) [ 00111110]
br_ln98           (br             ) [ 00000000]
icmp_ln879        (icmp           ) [ 00111110]
br_ln99           (br             ) [ 00000000]
store_ln99        (store          ) [ 00000000]
br_ln103          (br             ) [ 00000000]
icmp_ln879_1      (icmp           ) [ 00111110]
br_ln104          (br             ) [ 00000000]
store_ln104       (store          ) [ 00000000]
br_ln107          (br             ) [ 00000000]
icmp_ln879_2      (icmp           ) [ 00111110]
br_ln108          (br             ) [ 00000000]
store_ln108       (store          ) [ 00000000]
br_ln111          (br             ) [ 00000000]
icmp_ln879_3      (icmp           ) [ 00111110]
br_ln112          (br             ) [ 00000000]
store_ln112       (store          ) [ 00000000]
tmp_i             (specregionbegin) [ 00000000]
write_ln100       (write          ) [ 00000000]
end_4_0_i_load    (load           ) [ 00000000]
end_3_0_i_load    (load           ) [ 00000000]
end_2_0_i_load    (load           ) [ 00000000]
end_1_0_i_load    (load           ) [ 00000000]
empty_54          (specregionend  ) [ 00000000]
and_ln115         (and            ) [ 00000000]
and_ln115_1       (and            ) [ 00000000]
and_ln115_2       (and            ) [ 00101110]
br_ln115          (br             ) [ 00000000]
write_ln105       (write          ) [ 00000000]
write_ln109       (write          ) [ 00000000]
specpipeline_ln93 (specpipeline   ) [ 00000000]
br_ln0            (br             ) [ 00000000]
br_ln99           (br             ) [ 00000000]
br_ln0            (br             ) [ 00000000]
br_ln104          (br             ) [ 00000000]
br_ln0            (br             ) [ 00000000]
br_ln108          (br             ) [ 00000000]
write_ln113       (write          ) [ 00000000]
br_ln0            (br             ) [ 00000000]
br_ln112          (br             ) [ 00000000]
write_ln117       (write          ) [ 00000000]
ret_ln0           (ret            ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="result_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in1_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in2_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in2_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in1b_V_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1b_V_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in2b_V_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in2b_V_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbRead.ap_fifo.volatile.i11P"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i11P"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="end_4_0_i_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="end_4_0_i/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="end_3_0_i_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="end_3_0_i/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="end_2_0_i_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="end_2_0_i/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="end_1_0_i_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="end_1_0_i/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="in1_V_V_read_nbread_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="12" slack="0"/>
<pin id="64" dir="0" index="1" bw="11" slack="0"/>
<pin id="65" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="in1_V_V_read/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="in2_V_V_read_nbread_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="12" slack="0"/>
<pin id="70" dir="0" index="1" bw="11" slack="0"/>
<pin id="71" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="in2_V_V_read/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="in1b_V_V_read_nbread_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="12" slack="0"/>
<pin id="76" dir="0" index="1" bw="11" slack="0"/>
<pin id="77" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="in1b_V_V_read/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="in2b_V_V_read_nbread_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="12" slack="0"/>
<pin id="82" dir="0" index="1" bw="11" slack="0"/>
<pin id="83" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="in2b_V_V_read/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_write_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="11" slack="0"/>
<pin id="89" dir="0" index="2" bw="11" slack="0"/>
<pin id="90" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln100/3 write_ln105/4 write_ln109/5 write_ln113/6 write_ln117/7 "/>
</bind>
</comp>

<comp id="94" class="1004" name="store_ln92_store_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="store_ln92_store_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="1" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="store_ln92_store_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="store_ln92_store_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="empty_n_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="12" slack="0"/>
<pin id="116" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="empty_n/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="tmp_V_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="12" slack="0"/>
<pin id="120" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_V/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="empty_n_1_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="12" slack="0"/>
<pin id="124" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="empty_n_1/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="tmp_V_1_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="12" slack="0"/>
<pin id="128" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_V_1/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="empty_n_2_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="12" slack="0"/>
<pin id="132" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="empty_n_2/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="tmp_V_2_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="12" slack="0"/>
<pin id="136" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_V_2/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="empty_n_3_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="12" slack="0"/>
<pin id="140" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="empty_n_3/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="tmp_V_3_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="12" slack="0"/>
<pin id="144" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_V_3/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="icmp_ln879_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="11" slack="0"/>
<pin id="148" dir="0" index="1" bw="11" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln99_store_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="1"/>
<pin id="155" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln99/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="icmp_ln879_1_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="11" slack="0"/>
<pin id="159" dir="0" index="1" bw="11" slack="0"/>
<pin id="160" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_1/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="store_ln104_store_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="1"/>
<pin id="166" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln104/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="icmp_ln879_2_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="11" slack="0"/>
<pin id="170" dir="0" index="1" bw="11" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_2/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="store_ln108_store_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="1"/>
<pin id="177" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln108/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="icmp_ln879_3_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="11" slack="0"/>
<pin id="181" dir="0" index="1" bw="11" slack="0"/>
<pin id="182" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_3/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="store_ln112_store_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="1"/>
<pin id="188" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln112/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="end_4_0_i_load_load_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="2"/>
<pin id="192" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="end_4_0_i_load/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="end_3_0_i_load_load_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="2"/>
<pin id="195" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="end_3_0_i_load/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="end_2_0_i_load_load_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="2"/>
<pin id="198" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="end_2_0_i_load/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="end_1_0_i_load_load_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="2"/>
<pin id="201" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="end_1_0_i_load/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="and_ln115_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln115/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="and_ln115_1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln115_1/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="and_ln115_2_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln115_2/3 "/>
</bind>
</comp>

<comp id="220" class="1005" name="end_4_0_i_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="end_4_0_i "/>
</bind>
</comp>

<comp id="227" class="1005" name="end_3_0_i_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="end_3_0_i "/>
</bind>
</comp>

<comp id="234" class="1005" name="end_2_0_i_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="end_2_0_i "/>
</bind>
</comp>

<comp id="241" class="1005" name="end_1_0_i_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="end_1_0_i "/>
</bind>
</comp>

<comp id="248" class="1005" name="empty_n_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="1"/>
<pin id="250" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_n "/>
</bind>
</comp>

<comp id="252" class="1005" name="tmp_V_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="11" slack="1"/>
<pin id="254" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="257" class="1005" name="empty_n_1_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="2"/>
<pin id="259" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_n_1 "/>
</bind>
</comp>

<comp id="261" class="1005" name="tmp_V_1_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="11" slack="2"/>
<pin id="263" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_1 "/>
</bind>
</comp>

<comp id="266" class="1005" name="empty_n_2_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="3"/>
<pin id="268" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_n_2 "/>
</bind>
</comp>

<comp id="270" class="1005" name="tmp_V_2_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="11" slack="3"/>
<pin id="272" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="tmp_V_2 "/>
</bind>
</comp>

<comp id="275" class="1005" name="empty_n_3_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="4"/>
<pin id="277" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_n_3 "/>
</bind>
</comp>

<comp id="279" class="1005" name="tmp_V_3_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="11" slack="4"/>
<pin id="281" dir="1" index="1" bw="11" slack="4"/>
</pin_list>
<bind>
<opset="tmp_V_3 "/>
</bind>
</comp>

<comp id="284" class="1005" name="icmp_ln879_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="1"/>
<pin id="286" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln879 "/>
</bind>
</comp>

<comp id="288" class="1005" name="icmp_ln879_1_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="2"/>
<pin id="290" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln879_1 "/>
</bind>
</comp>

<comp id="292" class="1005" name="icmp_ln879_2_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="3"/>
<pin id="294" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln879_2 "/>
</bind>
</comp>

<comp id="296" class="1005" name="icmp_ln879_3_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="4"/>
<pin id="298" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln879_3 "/>
</bind>
</comp>

<comp id="300" class="1005" name="and_ln115_2_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="3"/>
<pin id="302" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln115_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="10" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="10" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="10" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="10" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="66"><net_src comp="26" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="26" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="26" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="26" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="36" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="93"><net_src comp="28" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="98"><net_src comp="24" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="103"><net_src comp="24" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="108"><net_src comp="24" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="113"><net_src comp="24" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="117"><net_src comp="62" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="62" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="68" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="68" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="74" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="74" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="80" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="80" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="150"><net_src comp="118" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="28" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="30" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="161"><net_src comp="126" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="28" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="167"><net_src comp="30" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="172"><net_src comp="134" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="28" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="30" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="183"><net_src comp="142" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="28" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="189"><net_src comp="30" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="206"><net_src comp="199" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="196" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="190" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="193" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="208" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="202" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="223"><net_src comp="46" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="225"><net_src comp="220" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="226"><net_src comp="220" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="230"><net_src comp="50" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="232"><net_src comp="227" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="233"><net_src comp="227" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="237"><net_src comp="54" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="239"><net_src comp="234" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="240"><net_src comp="234" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="244"><net_src comp="58" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="246"><net_src comp="241" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="247"><net_src comp="241" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="251"><net_src comp="114" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="118" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="260"><net_src comp="122" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="264"><net_src comp="126" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="269"><net_src comp="130" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="134" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="278"><net_src comp="138" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="142" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="287"><net_src comp="146" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="157" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="168" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="179" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="214" pin="2"/><net_sink comp="300" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: result_V_V | {3 4 5 6 7 }
	Port: in1_V_V | {}
	Port: in2_V_V | {}
	Port: in1b_V_V | {}
	Port: in2b_V_V | {}
 - Input state : 
	Port: combinar : result_V_V | {}
	Port: combinar : in1_V_V | {2 }
	Port: combinar : in2_V_V | {2 }
	Port: combinar : in1b_V_V | {2 }
	Port: combinar : in2b_V_V | {2 }
  - Chain level:
	State 1
		store_ln92 : 1
		store_ln92 : 1
		store_ln92 : 1
		store_ln92 : 1
	State 2
		br_ln98 : 1
		icmp_ln879 : 1
		br_ln99 : 2
		br_ln103 : 1
		icmp_ln879_1 : 1
		br_ln104 : 2
		br_ln107 : 1
		icmp_ln879_2 : 1
		br_ln108 : 2
		br_ln111 : 1
		icmp_ln879_3 : 1
		br_ln112 : 2
	State 3
		empty_54 : 1
		and_ln115 : 1
		and_ln115_1 : 1
		and_ln115_2 : 1
		br_ln115 : 1
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |      icmp_ln879_fu_146     |    0    |    13   |
|   icmp   |     icmp_ln879_1_fu_157    |    0    |    13   |
|          |     icmp_ln879_2_fu_168    |    0    |    13   |
|          |     icmp_ln879_3_fu_179    |    0    |    13   |
|----------|----------------------------|---------|---------|
|          |      and_ln115_fu_202      |    0    |    2    |
|    and   |     and_ln115_1_fu_208     |    0    |    2    |
|          |     and_ln115_2_fu_214     |    0    |    2    |
|----------|----------------------------|---------|---------|
|          |  in1_V_V_read_nbread_fu_62 |    0    |    0    |
|  nbread  |  in2_V_V_read_nbread_fu_68 |    0    |    0    |
|          | in1b_V_V_read_nbread_fu_74 |    0    |    0    |
|          | in2b_V_V_read_nbread_fu_80 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |       grp_write_fu_86      |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |       empty_n_fu_114       |    0    |    0    |
|          |        tmp_V_fu_118        |    0    |    0    |
|          |      empty_n_1_fu_122      |    0    |    0    |
|extractvalue|       tmp_V_1_fu_126       |    0    |    0    |
|          |      empty_n_2_fu_130      |    0    |    0    |
|          |       tmp_V_2_fu_134       |    0    |    0    |
|          |      empty_n_3_fu_138      |    0    |    0    |
|          |       tmp_V_3_fu_142       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    58   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| and_ln115_2_reg_300|    1   |
|  empty_n_1_reg_257 |    1   |
|  empty_n_2_reg_266 |    1   |
|  empty_n_3_reg_275 |    1   |
|   empty_n_reg_248  |    1   |
|  end_1_0_i_reg_241 |    1   |
|  end_2_0_i_reg_234 |    1   |
|  end_3_0_i_reg_227 |    1   |
|  end_4_0_i_reg_220 |    1   |
|icmp_ln879_1_reg_288|    1   |
|icmp_ln879_2_reg_292|    1   |
|icmp_ln879_3_reg_296|    1   |
| icmp_ln879_reg_284 |    1   |
|   tmp_V_1_reg_261  |   11   |
|   tmp_V_2_reg_270  |   11   |
|   tmp_V_3_reg_279  |   11   |
|    tmp_V_reg_252   |   11   |
+--------------------+--------+
|        Total       |   57   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_86 |  p2  |   5  |  11  |   55   ||    27   |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   55   || 1.90625 ||    27   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   58   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   27   |
|  Register |    -   |   57   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   57   |   85   |
+-----------+--------+--------+--------+
