<?xml version="1.0" encoding="UTF-8"?>
<!-- This file was autogenerated by Socrates Bitwise, Duolog Technologies Ltd. -->
<module id="GPIO" HW_revision="" XML_version="1.0" description="Register fields should be considered static unless otherwise noted as dynamic." xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="setup_parser.xsd">
    <register acronym="DATA" width="32" description="This is the data register. In software control mode, values written in
the GPIODATA register are transferred onto the GPOUT pins if the respective pins have been configured as outputs through the GPIODIR register. A read from GPIODATA returns the last bit value written if the respective pins are configured as output, or it returns the value on the corresponding input GPIN bit when these are configured as inputs." id="DATA" offset="0x0" >
        <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="8" end="0" rwaccess="RW" description="Input and output data" id="DATA" resetval="" >
        </bitfield>
    </register>
    <register acronym="DIR" width="32" description="The DIR register is the data direction register. All bits are cleared by a reset; therefore, the GPIO pins are input by default." id="DIR" offset="0x400" >
        <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="8" end="0" rwaccess="RW" description="Bits set: Corresponding pin is output
Bits cleared: Corresponding pin is input" id="DIR" resetval="" >
        </bitfield>
    </register>
    <register acronym="IS" width="32" description="The IS register is the interrupt sense register." id="IS" offset="0x404" >
        <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="8" end="0" rwaccess="RW" description="Bits set: Level on corresponding pin is detected
Bits cleared: Edge on corresponding pin is detected" id="IS" resetval="" >
        </bitfield>
    </register>
    <register acronym="IBE" width="32" description="The IBE register is the interrupt both-edges register. When the corresponding bit in IS is set to detect edges, bits set to high in IBE configure the corresponding pin to detect both rising and falling edges, regardless of the corresponding bit in the IEV (interrupt event register). Clearing a bit configures the pin to be controlled by IEV." id="IBE" offset="0x408" >
        <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="8" end="0" rwaccess="RW" description="Bits set: Both edges on corresponding pin trigger an interrupt
Bits cleared: Interrupt generation event is controlled by GPIOIEV
Single edge: Determined by corresponding bit in GPIOIEV register" id="IBE" resetval="" >
        </bitfield>
    </register>
    <register acronym="IEV" width="32" description="The IEV register is the interrupt event register. Bits set to high in IEV
configure the corresponding pin to detect rising edges or high levels, depending on the corresponding bit value in IS. Clearing a bit configures the pin to detect falling edges or low levels, depending on the corresponding bit value in IS." id="IEV" offset="0x40c" >
        <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="8" end="0" rwaccess="RW" description="Bits set: Rising edges or high levels on corresponding pin trigger interrupts
Bits cleared: Falling edges or low levels on corresponding pin trigger interrupts" id="IEV" resetval="" >
        </bitfield>
    </register>
    <register acronym="IE" width="32" description="The IE register is the interrupt mask register. Bits set to high in IE allow the corresponding pins to trigger their individual interrupts and the combined GPIOINTR line. Clearing a bit disables interrupt triggering on that pin." id="IE" offset="0x410" >
        <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="8" end="0" rwaccess="RW" description="Bits set: Corresponding pin is not masked
Bits cleared: Corresponding pin is masked" id="IE" resetval="" >
        </bitfield>
    </register>
    <register acronym="RIS" width="32" description="The RIS register is the raw interrupt status register. Bits read high in RIS reflect the status of interrupts trigger conditions detected (raw, before masking), indicating that all the requirements are met, before they are finally allowed to trigger by IE. Bits read as 0 indicate that corresponding input pins have not initiated an interrupt. " id="RIS" offset="0x414" >
        <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="8" end="0" rwaccess="RO" description="Reflects the status of interrupts trigger conditions detected on pins (raw, before masking)
Bits set: Requirements met by corresponding pins
Bits clear: Requirements not met" id="RIS" resetval="" >
        </bitfield>
    </register>
    <register acronym="MIS" width="32" description="The MIS register is the masked interrupt status register. Bits read high in MIS reflect the status of input lines triggering an interrupt. Bits read as low indicate that either no interrupt has been generated, or the interrupt is masked. MIS is the state of the interrupt after masking. " id="MIS" offset="0x418" >
        <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="8" end="0" rwaccess="RO" description="Masked value of interrupt due to corresponding pin
Bits clear: GPIO line interrupt not active
Bits set: GPIO line asserting interrupt" id="MIS" resetval="" >
        </bitfield>
    </register>
    <register acronym="IC" width="32" description="The IC register is the interrupt clear register. Writing 1 to a bit in this register clears the corresponding interrupt edge detection logic register. Writing 0 has no effect. " id="IC" offset="0x41c" >
        <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="8" end="0" rwaccess="WO" description="Bit written as 1: Clears edge detection logic
Bit written as 0: Has no effect" id="IC" resetval="" >
        </bitfield>
    </register>
    <register acronym="AFSEL" width="32" description="The AFSEL register is the mode control select register. Writing 1 to any bit in this register selects the hardware (peripheral) control for the corresponding GPIO line. All bits are cleared by a reset, therefore no GPIO line is set to hardware control by default." id="AFSEL" offset="0x420" >
        <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="8" end="0" rwaccess="RW" description="Bit set: Enables hardware (peripheral) control mode
Bit cleared: Enables software control mode" id="AFSEL" resetval="" >
        </bitfield>
    </register>
    <register acronym="GPIOLOCK" width="32" description="A write of the value 0x4C4F434B to the GPIOLOCK register unlocks the GPIO commit register (GPIOCR) for write access. A write of any other value reapplies the lock, preventing any register updates. Any write to the commit register (GPIOCR) causes the lock register to be locked." id="GPIOLOCK" offset="0x520" >
        <bitfield range="" begin="31" width="32" end="0" rwaccess="RW" description="A read of this register returns the following values:
Locked: 0x00000001
Unlocked: 0x00000000" id="LOCK" resetval="" >
        </bitfield>
    </register>
    <register acronym="GPIOCR" width="32" description="The GPIOCR register is the commit register. The value of the GPIOCR register determines which bits of the AFSEL register is committed when a write to the AFSEL register is performed. If a bit in the GPIOCR register is 0, the data being written to the corresponding bit in the AFSEL register is not committed and retains its previous value. If a bit in the GPIOCR register is set to 1, the data being written to the corresponding bit of the AFSEL register is committed to the register and will reflect the new value. The contents of the GPIOCR register can only be modified if the GPIOLOCK register is unlocked. Writes to the GPIOCR register will be ignored if the GPIOLOCK register is locked. Any write to the commit register causes the lock register to be locked." id="GPIOCR" offset="0x524" >
        <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Reserved bits return an indeterminate value, and should never be changed." id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="8" end="0" rwaccess="RW" description="On a bit-wise basis, any bit set allows the corresponding GPIOAFSEL bit to be set to its alternate function.
" id="CR" resetval="" >
        </bitfield>
    </register>
    <register acronym="PMUX" width="32" description="The PMUX register can be used to output external decouple control and clock_32k on I/O pins.  Decouple control can be output on specific PB pins and clock_32k can be output on a specific PA or PB pin. These features override the current setting of the selected pin when enabled. The pin is set to output, pull-up and -down disabled, and analog mode disabled.
" id="PMUX" offset="0x700" >
        <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="Clock out enable
When this bit is set, the 32-kHz clock is routed to either PA[0] or PB[7] pins. PMUX.CKOPIN selects the pin to use. This overrides the current configuration setting for this pin. The pullup or pulldown is disabled and the direction is set to output for this pin." id="CKOEN" resetval="" >
        </bitfield>
        <bitfield range="" begin="6" width="2" end="5" rwaccess="RO" description="These are spare registers that are unused in the design." id="Reserved7" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="1" end="4" rwaccess="RW" description="Decouple control pin select
This control only has relevance when CKOEN is set. 
When 0, PA[0] becomes the 32-kHz clock output. When 1, PB[7] becomes the 32-kHz clock output. 
" id="CKOPIN" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="Decouple control enable
When this bit is set, the on-die digital regulator status is routed  to either PB[1] or PB[0] pins. PMUX.DCPIN selects the pin to use. This overrides the current configuration setting for this pin. The pullup or pulldown is disabled and the direction is set to output for this pin." id="DCEN" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="2" end="1" rwaccess="RO" description="These are spare registers that are unused in the design." id="Reserved3" resetval="" >
        </bitfield>
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Decouple control pin select
This control has relevance only when DCEN is set. 
When 0, PB[1] becomes the on-die digital regulator status (1 indicates the on-die digital regulator is active); when 1, PB[0] becomes the on-die digital regulator status.

NOTE: PB[1] and PB[0] can also be controlled with other override features.

In priority order for PB[1]:
When POR/BOD test mode is active, PB[1] becomes the active low brown-out detected indicator.
When DCEN is set and DCPIN is not set, PB[1] becomes the on-dir digital regulator status.

In priority order for PB[0]:
When POR/BOD test mode is active, PB[0] becomes the power-on-reset indicator.
When DCEN and DCPIN are set, PB[0] becomes the on-die digital regulator status.
" id="DCPIN" resetval="" >
        </bitfield>
    </register>
    <register acronym="P_EDGE_CTRL" width="32" description="The port edge control register is used to control which edge of each port input causes that port to generate a power-up interrupt to the system." id="P_EDGE_CTRL" offset="0x704" >
        <bitfield range="" begin="31" width="1" end="31" rwaccess="RW" description="Port D bit 7 interrupt request condition:
0: Rising
1: Falling edge" id="PDIRC7" resetval="" >
        </bitfield>
        <bitfield range="" begin="30" width="1" end="30" rwaccess="RW" description="Port D bit 6 interrupt request condition:
0: Rising
1: Falling edge" id="PDIRC6" resetval="" >
        </bitfield>
        <bitfield range="" begin="29" width="1" end="29" rwaccess="RW" description="Port D bit 5 interrupt request condition:
0: Rising
1: Falling edge" id="PDIRC5" resetval="" >
        </bitfield>
        <bitfield range="" begin="28" width="1" end="28" rwaccess="RW" description="Port D bit 4 interrupt request condition:
0: Rising
1: Falling edge" id="PDIRC4" resetval="" >
        </bitfield>
        <bitfield range="" begin="27" width="1" end="27" rwaccess="RW" description="Port D bit 3 interrupt request condition:
0: Rising
1: Falling edge" id="PDIRC3" resetval="" >
        </bitfield>
        <bitfield range="" begin="26" width="1" end="26" rwaccess="RW" description="Port D bit 2 interrupt request condition:
0: Rising
1: Falling edge" id="PDIRC2" resetval="" >
        </bitfield>
        <bitfield range="" begin="25" width="1" end="25" rwaccess="RW" description="Port D bit 1 interrupt request condition:
0: Rising
1: Falling edge" id="PDIRC1" resetval="" >
        </bitfield>
        <bitfield range="" begin="24" width="1" end="24" rwaccess="RW" description="Port D bit 0 interrupt request condition:
0: Rising
1: Falling edge" id="PDIRC0" resetval="" >
        </bitfield>
        <bitfield range="" begin="23" width="1" end="23" rwaccess="RW" description="Port C bit 7 interrupt request condition:
0: Rising
1: Falling edge" id="PCIRC7" resetval="" >
        </bitfield>
        <bitfield range="" begin="22" width="1" end="22" rwaccess="RW" description="Port C bit 6 interrupt request condition:
0: Rising
1: Falling edge" id="PCIRC6" resetval="" >
        </bitfield>
        <bitfield range="" begin="21" width="1" end="21" rwaccess="RW" description="Port C bit 5 interrupt request condition:
0: Rising
1: Falling edge" id="PCIRC5" resetval="" >
        </bitfield>
        <bitfield range="" begin="20" width="1" end="20" rwaccess="RW" description="Port C bit 4 interrupt request condition:
0: Rising
1: Falling edge" id="PCIRC4" resetval="" >
        </bitfield>
        <bitfield range="" begin="19" width="1" end="19" rwaccess="RW" description="Port C bit 3 interrupt request condition:
0: Rising
1: Falling edge" id="PCIRC3" resetval="" >
        </bitfield>
        <bitfield range="" begin="18" width="1" end="18" rwaccess="RW" description="Port C bit 2 interrupt request condition:
0: Rising
1: Falling edge" id="PCIRC2" resetval="" >
        </bitfield>
        <bitfield range="" begin="17" width="1" end="17" rwaccess="RW" description="Port C bit 1 interrupt request condition:
0: Rising
1: Falling edge" id="PCIRC1" resetval="" >
        </bitfield>
        <bitfield range="" begin="16" width="1" end="16" rwaccess="RW" description="Port C bit 0 interrupt request condition:
0: Rising
1: Falling edge" id="PCIRC0" resetval="" >
        </bitfield>
        <bitfield range="" begin="15" width="1" end="15" rwaccess="RW" description="Port B bit 7 interrupt request condition:
0: Rising
1: Falling edge" id="PBIRC7" resetval="" >
        </bitfield>
        <bitfield range="" begin="14" width="1" end="14" rwaccess="RW" description="Port B bit 6 interrupt request condition:
0: Rising
1: Falling edge" id="PBIRC6" resetval="" >
        </bitfield>
        <bitfield range="" begin="13" width="1" end="13" rwaccess="RW" description="Port B bit 5 interrupt request condition:
0: Rising
1: Falling edge" id="PBIRC5" resetval="" >
        </bitfield>
        <bitfield range="" begin="12" width="1" end="12" rwaccess="RW" description="Port B bit 4 interrupt request condition:
0: Rising
1: Falling edge" id="PBIRC4" resetval="" >
        </bitfield>
        <bitfield range="" begin="11" width="1" end="11" rwaccess="RW" description="Port B bit 3 interrupt request condition:
0: Rising
1: Falling edge" id="PBIRC3" resetval="" >
        </bitfield>
        <bitfield range="" begin="10" width="1" end="10" rwaccess="RW" description="Port B bit 2 interrupt request condition:
0: Rising
1: Falling edge" id="PBIRC2" resetval="" >
        </bitfield>
        <bitfield range="" begin="9" width="1" end="9" rwaccess="RW" description="Port B bit 1 interrupt request condition:
0: Rising
1: Falling edge" id="PBIRC1" resetval="" >
        </bitfield>
        <bitfield range="" begin="8" width="1" end="8" rwaccess="RW" description="Port B bit 0 interrupt request condition:
0: Rising
1: Falling edge" id="PBIRC0" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="Port A bit 7 interrupt request condition:
0: Rising
1: Falling edge" id="PAIRC7" resetval="" >
        </bitfield>
        <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="Port A bit 6 interrupt request condition:
0: Rising
1: Falling edge" id="PAIRC6" resetval="" >
        </bitfield>
        <bitfield range="" begin="5" width="1" end="5" rwaccess="RW" description="Port A bit 5 interrupt request condition:
0: Rising
1: Falling edge" id="PAIRC5" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="1" end="4" rwaccess="RW" description="Port A bit 4 interrupt request condition:
0: Rising
1: Falling edge" id="PAIRC4" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="Port A bit 3 interrupt request condition:
0: Rising
1: Falling edge" id="PAIRC3" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="Port A bit 2 interrupt request condition:
0: Rising
1: Falling edge" id="PAIRC2" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="Port A bit 1 interrupt request condition:
0: Rising
1: Falling edge" id="PAIRC1" resetval="" >
        </bitfield>
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Port A bit 0 interrupt request condition:
0: Rising
1: Falling edge" id="PAIRC0" resetval="" >
        </bitfield>
    </register>
    <register acronym="USB_CTRL" width="32" description="This register is used to control which edge of the USB controller input generates a power-up interrupt to the system." id="USB_CTRL" offset="0x708" >
        <bitfield range="" begin="31" width="31" end="1" rwaccess="RO" description="" id="Reserved31" resetval="" >
        </bitfield>
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Used to set the edge which triggers the USB power up interrupt
0: Rising
1: Falling" id="USB_EDGE_CTL" resetval="" >
        </bitfield>
    </register>
    <register acronym="PI_IEN" width="32" description="The power-up interrupt enable register selects, for its corresponding port A-D pin, whether interrupts are enabled or disabled." id="PI_IEN" offset="0x710" >
        <bitfield range="" begin="31" width="1" end="31" rwaccess="RW" description="Port D bit 7 interrupt enable:
1: Enabled
2: Disabled" id="PDIEN7" resetval="" >
        </bitfield>
        <bitfield range="" begin="30" width="1" end="30" rwaccess="RW" description="Port D bit 6 interrupt enable:
1: Enabled
2: Disabled" id="PDIEN6" resetval="" >
        </bitfield>
        <bitfield range="" begin="29" width="1" end="29" rwaccess="RW" description="Port D bit 5 interrupt enable:
1: Enabled
2: Disabled" id="PDIEN5" resetval="" >
        </bitfield>
        <bitfield range="" begin="28" width="1" end="28" rwaccess="RW" description="Port D bit 4 interrupt enable:
1: Enabled
2: Disabled" id="PDIEN4" resetval="" >
        </bitfield>
        <bitfield range="" begin="27" width="1" end="27" rwaccess="RW" description="Port D bit 3 interrupt enable:
1: Enabled
2: Disabled" id="PDIEN3" resetval="" >
        </bitfield>
        <bitfield range="" begin="26" width="1" end="26" rwaccess="RW" description="Port D bit 2 interrupt enable:
1: Enabled
2: Disabled" id="PDIEN2" resetval="" >
        </bitfield>
        <bitfield range="" begin="25" width="1" end="25" rwaccess="RW" description="Port D bit 1 interrupt enable:
1: Enabled
2: Disabled" id="PDIEN1" resetval="" >
        </bitfield>
        <bitfield range="" begin="24" width="1" end="24" rwaccess="RW" description="Port D bit 0 interrupt enable:
1: Enabled
2: Disabled" id="PDIEN0" resetval="" >
        </bitfield>
        <bitfield range="" begin="23" width="1" end="23" rwaccess="RW" description="Port C bit 7 interrupt enable:
1: Enabled
2: Disabled" id="PCIEN7" resetval="" >
        </bitfield>
        <bitfield range="" begin="22" width="1" end="22" rwaccess="RW" description="Port C bit 6 interrupt enable:
1: Enabled
2: Disabled" id="PCIEN6" resetval="" >
        </bitfield>
        <bitfield range="" begin="21" width="1" end="21" rwaccess="RW" description="Port C bit 5 interrupt enable:
1: Enabled
2: Disabled" id="PCIEN5" resetval="" >
        </bitfield>
        <bitfield range="" begin="20" width="1" end="20" rwaccess="RW" description="Port C bit 4 interrupt enable:
1: Enabled
2: Disabled" id="PCIEN4" resetval="" >
        </bitfield>
        <bitfield range="" begin="19" width="1" end="19" rwaccess="RW" description="Port C bit 3 interrupt enable:
1: Enabled
2: Disabled" id="PCIEN3" resetval="" >
        </bitfield>
        <bitfield range="" begin="18" width="1" end="18" rwaccess="RW" description="Port C bit 2 interrupt enable:
1: Enabled
2: Disabled" id="PCIEN2" resetval="" >
        </bitfield>
        <bitfield range="" begin="17" width="1" end="17" rwaccess="RW" description="Port C bit 1 interrupt enable:
1: Enabled
2: Disabled" id="PCIEN1" resetval="" >
        </bitfield>
        <bitfield range="" begin="16" width="1" end="16" rwaccess="RW" description="Port C bit 0 interrupt enable:
1: Enabled
2: Disabled" id="PCIEN0" resetval="" >
        </bitfield>
        <bitfield range="" begin="15" width="1" end="15" rwaccess="RW" description="Port B bit 7 interrupt enable:
1: Enabled
2: Disabled" id="PBIEN7" resetval="" >
        </bitfield>
        <bitfield range="" begin="14" width="1" end="14" rwaccess="RW" description="Port B bit 6 interrupt enable:
1: Enabled
2: Disabled" id="PBIEN6" resetval="" >
        </bitfield>
        <bitfield range="" begin="13" width="1" end="13" rwaccess="RW" description="Port B bit 5 interrupt enable:
1: Enabled
2: Disabled" id="PBIEN5" resetval="" >
        </bitfield>
        <bitfield range="" begin="12" width="1" end="12" rwaccess="RW" description="Port B bit 4 interrupt enable:
1: Enabled
2: Disabled" id="PBIEN4" resetval="" >
        </bitfield>
        <bitfield range="" begin="11" width="1" end="11" rwaccess="RW" description="Port B bit 3 interrupt enable:
1: Enabled
2: Disabled" id="PBIEN3" resetval="" >
        </bitfield>
        <bitfield range="" begin="10" width="1" end="10" rwaccess="RW" description="Port B bit 2 interrupt enable:
1: Enabled
2: Disabled" id="PBIEN2" resetval="" >
        </bitfield>
        <bitfield range="" begin="9" width="1" end="9" rwaccess="RW" description="Port B bit 1 interrupt enable:
1: Enabled
2: Disabled" id="PBIEN1" resetval="" >
        </bitfield>
        <bitfield range="" begin="8" width="1" end="8" rwaccess="RW" description="Port B bit 0 interrupt enable:
1: Enabled
2: Disabled" id="PBIEN0" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="Port A bit 7 interrupt enable:
1: Enabled
2: Disabled" id="PAIEN7" resetval="" >
        </bitfield>
        <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="Port A bit 6 interrupt enable:
1: Enabled
2: Disabled" id="PAIEN6" resetval="" >
        </bitfield>
        <bitfield range="" begin="5" width="1" end="5" rwaccess="RW" description="Port A bit 5 interrupt enable:
1: Enabled
2: Disabled" id="PAIEN5" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="1" end="4" rwaccess="RW" description="Port A bit 4 interrupt enable:
1: Enabled
2: Disabled" id="PAIEN4" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="Port A bit 3 interrupt enable:
1: Enabled
2: Disabled" id="PAIEN3" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="Port A bit 2 interrupt enable:
1: Enabled
2: Disabled" id="PAIEN2" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="Port A bit 1 interrupt enable:
1: Enabled
2: Disabled" id="PAIEN1" resetval="" >
        </bitfield>
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Port A bit 0 interrupt enable:
1: Enabled
2: Disabled" id="PAIEN0" resetval="" >
        </bitfield>
    </register>
    <register acronym="IRQ_DETECT_ACK" width="32" description="If the IRQ detect ACK register is read, the value returned can be used to determine which enabled I/O port is responsible for creating a power-up interrupt to the system. Writing the IRQ detect ACK register is used to clear any number of individual port bits that may be signaling that an edge was detected as configured by the port edge control register and the interrupt control register. There is a self-clearing function to this register that generates a reset pulse to clear any interrupt which has its corresponding bit set to 1.
" id="IRQ_DETECT_ACK" offset="0x718" >
        <bitfield range="" begin="31" width="1" end="31" rwaccess="RW" description="Port D bit 7 masked interrupt status:
1: Detected
0: Not detected" id="PDIACK7" resetval="" >
        </bitfield>
        <bitfield range="" begin="30" width="1" end="30" rwaccess="RW" description="Port D bit 6 masked interrupt status:
1: Detected
0: Not detected" id="PDIACK6" resetval="" >
        </bitfield>
        <bitfield range="" begin="29" width="1" end="29" rwaccess="RW" description="Port D bit 5 masked interrupt status:
1: Detected
0: Not detected" id="PDIACK5" resetval="" >
        </bitfield>
        <bitfield range="" begin="28" width="1" end="28" rwaccess="RW" description="Port D bit 4 masked interrupt status:
1: Detected
0: Not detected" id="PDIACK4" resetval="" >
        </bitfield>
        <bitfield range="" begin="27" width="1" end="27" rwaccess="RW" description="Port D bit 3 masked interrupt status:
1: Detected
0: Not detected" id="PDIACK3" resetval="" >
        </bitfield>
        <bitfield range="" begin="26" width="1" end="26" rwaccess="RW" description="Port D bit 2 masked interrupt status:
1: Detected
0: Not detected" id="PDIACK2" resetval="" >
        </bitfield>
        <bitfield range="" begin="25" width="1" end="25" rwaccess="RW" description="Port D bit 1 masked interrupt status:
1: Detected0: Not detected" id="PDIACK1" resetval="" >
        </bitfield>
        <bitfield range="" begin="24" width="1" end="24" rwaccess="RW" description="Port D bit 0 masked interrupt status:
1: Detected
0: Not detected" id="PDIACK0" resetval="" >
        </bitfield>
        <bitfield range="" begin="23" width="1" end="23" rwaccess="RW" description="Port C bit 7 masked interrupt status:
1: Detected
0: Not detected" id="PCIACK7" resetval="" >
        </bitfield>
        <bitfield range="" begin="22" width="1" end="22" rwaccess="RW" description="Port C bit 6 masked interrupt status:
1: Detected
0: Not detected" id="PCIACK6" resetval="" >
        </bitfield>
        <bitfield range="" begin="21" width="1" end="21" rwaccess="RW" description="Port C bit 5 masked interrupt status:
1: Detected
0: Not detected" id="PCIACK5" resetval="" >
        </bitfield>
        <bitfield range="" begin="20" width="1" end="20" rwaccess="RW" description="Port C bit 4 masked interrupt status:
1: Detected
0: Not detected" id="PCIACK4" resetval="" >
        </bitfield>
        <bitfield range="" begin="19" width="1" end="19" rwaccess="RW" description="Port C bit 3 masked interrupt status:
1: Detected
0: Not detected" id="PCIACK3" resetval="" >
        </bitfield>
        <bitfield range="" begin="18" width="1" end="18" rwaccess="RW" description="Port C bit 2 masked interrupt status:
1: Detected
0: Not detected" id="PCIACK2" resetval="" >
        </bitfield>
        <bitfield range="" begin="17" width="1" end="17" rwaccess="RW" description="Port C bit 1 masked interrupt status:
1: Detected
0: Not detected" id="PCIACK1" resetval="" >
        </bitfield>
        <bitfield range="" begin="16" width="1" end="16" rwaccess="RW" description="Port C bit 0 masked interrupt status:
1: Detected
0: Not detected" id="PCIACK0" resetval="" >
        </bitfield>
        <bitfield range="" begin="15" width="1" end="15" rwaccess="RW" description="Port B bit 7 masked interrupt status:
1: Detected
0: Not detected" id="PBIACK7" resetval="" >
        </bitfield>
        <bitfield range="" begin="14" width="1" end="14" rwaccess="RW" description="Port B bit 6 masked interrupt status:
1: Detected
0: Not detected" id="PBIACK6" resetval="" >
        </bitfield>
        <bitfield range="" begin="13" width="1" end="13" rwaccess="RW" description="Port B bit 5 masked interrupt status:
1: Detected
0: Not detected" id="PBIACK5" resetval="" >
        </bitfield>
        <bitfield range="" begin="12" width="1" end="12" rwaccess="RW" description="Port B bit 4 masked interrupt status:
1: Detected
0: Not detected" id="PBIACK4" resetval="" >
        </bitfield>
        <bitfield range="" begin="11" width="1" end="11" rwaccess="RW" description="Port B bit 3 masked interrupt status:
1: Detected
0: Not detected" id="PBIACK3" resetval="" >
        </bitfield>
        <bitfield range="" begin="10" width="1" end="10" rwaccess="RW" description="Port B bit 2 masked interrupt status:
1: Detected
0: Not detected" id="PBIACK2" resetval="" >
        </bitfield>
        <bitfield range="" begin="9" width="1" end="9" rwaccess="RW" description="Port B bit 1 masked interrupt status:
1: Detected
0: Not detected" id="PBIACK1" resetval="" >
        </bitfield>
        <bitfield range="" begin="8" width="1" end="8" rwaccess="RW" description="Port B bit 0 masked interrupt status:
1: Detected
0: Not detected" id="PBIACK0" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="Port A bit 7 masked interrupt status:
1: Detected
0: Not detected" id="PAIACK7" resetval="" >
        </bitfield>
        <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="Port A bit 6 masked interrupt status:
1: Detected
0: Not detected" id="PAIACK6" resetval="" >
        </bitfield>
        <bitfield range="" begin="5" width="1" end="5" rwaccess="RW" description="Port A bit 5 masked interrupt status:
1: Detected
0: Not detected" id="PAIACK5" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="1" end="4" rwaccess="RW" description="Port A bit 4 masked interrupt status:
1: Detected
0: Not detected" id="PAIACK4" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="Port A bit 3 masked interrupt status:
1: Detected
0: Not detected" id="PAIACK3" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="Port A bit 2 masked interrupt status:
1: Detected
0: Not detected" id="PAIACK2" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="Port A bit 1 masked interrupt status:
1: Detected
0: Not detected" id="PAIACK1" resetval="" >
        </bitfield>
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Port A bit 0 masked interrupt status:
1: Detected
0: Not detected" id="PAIACK0" resetval="" >
        </bitfield>
    </register>
    <register acronym="USB_IRQ_ACK" width="32" description="Same functionality as IRQ_DETECT_ACK, but for USB" id="USB_IRQ_ACK" offset="0x71c" >
        <bitfield range="" begin="31" width="31" end="1" rwaccess="RO" description="" id="Reserved31" resetval="" >
        </bitfield>
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="USB masked interrupt status:
1: Detected
0: Not detected" id="USBACK" resetval="" >
        </bitfield>
    </register>
    <register acronym="IRQ_DETECT_UNMASK" width="32" description="Same functionality as IRQ_DETECT_ACK, but this register handles masked interrupts" id="IRQ_DETECT_UNMASK" offset="0x720" >
        <bitfield range="" begin="31" width="1" end="31" rwaccess="RW" description="Port D bit 7 unmasked interrupt status:
1: Detected
0: Undetected" id="PDIACK7" resetval="" >
        </bitfield>
        <bitfield range="" begin="30" width="1" end="30" rwaccess="RW" description="Port D bit 6 unmasked interrupt status:
1: Detected
0: Undetected" id="PDIACK6" resetval="" >
        </bitfield>
        <bitfield range="" begin="29" width="1" end="29" rwaccess="RW" description="Port D bit 5 unmasked interrupt status:
1: Detected
0: Undetected" id="PDIACK5" resetval="" >
        </bitfield>
        <bitfield range="" begin="28" width="1" end="28" rwaccess="RW" description="Port D bit 4 unmasked interrupt status:
1: Detected
0: Undetected" id="PDIACK4" resetval="" >
        </bitfield>
        <bitfield range="" begin="27" width="1" end="27" rwaccess="RW" description="Port D bit 3 unmasked interrupt status:
1: Detected
0: Undetected" id="PDIACK3" resetval="" >
        </bitfield>
        <bitfield range="" begin="26" width="1" end="26" rwaccess="RW" description="Port D bit 2 unmasked interrupt status:
1: Detected
0: Undetected" id="PDIACK2" resetval="" >
        </bitfield>
        <bitfield range="" begin="25" width="1" end="25" rwaccess="RW" description="Port D bit 1 unmasked interrupt status:
1: Detected
0: Undetected" id="PDIACK1" resetval="" >
        </bitfield>
        <bitfield range="" begin="24" width="1" end="24" rwaccess="RW" description="Port D bit 0 unmasked interrupt status:
1: Detected
0: Undetected" id="PDIACK0" resetval="" >
        </bitfield>
        <bitfield range="" begin="23" width="1" end="23" rwaccess="RW" description="Port C bit 7 unmasked interrupt status:
1: Detected
0: Undetected" id="PCIACK7" resetval="" >
        </bitfield>
        <bitfield range="" begin="22" width="1" end="22" rwaccess="RW" description="Port C bit 6 unmasked interrupt status:
1: Detected
0: Undetected" id="PCIACK6" resetval="" >
        </bitfield>
        <bitfield range="" begin="21" width="1" end="21" rwaccess="RW" description="Port C bit 5 unmasked interrupt status:
1: Detected
0: Undetected" id="PCIACK5" resetval="" >
        </bitfield>
        <bitfield range="" begin="20" width="1" end="20" rwaccess="RW" description="Port C bit 4 unmasked interrupt status:
1: Detected
0: Undetected" id="PCIACK4" resetval="" >
        </bitfield>
        <bitfield range="" begin="19" width="1" end="19" rwaccess="RW" description="Port C bit 3 unmasked interrupt status:
1: Detected
0: Undetected" id="PCIACK3" resetval="" >
        </bitfield>
        <bitfield range="" begin="18" width="1" end="18" rwaccess="RW" description="Port C bit 2 unmasked interrupt status:
1: Detected
0: Undetected" id="PCIACK2" resetval="" >
        </bitfield>
        <bitfield range="" begin="17" width="1" end="17" rwaccess="RW" description="Port C bit 1 unmasked interrupt status:
1: Detected
0: Undetected" id="PCIACK1" resetval="" >
        </bitfield>
        <bitfield range="" begin="16" width="1" end="16" rwaccess="RW" description="Port C bit 0 unmasked interrupt status:
1: Detected
0: Undetected" id="PCIACK0" resetval="" >
        </bitfield>
        <bitfield range="" begin="15" width="1" end="15" rwaccess="RW" description="Port B bit 7 unmasked interrupt status:
1: Detected
0: Undetected" id="PBIACK7" resetval="" >
        </bitfield>
        <bitfield range="" begin="14" width="1" end="14" rwaccess="RW" description="Port B bit 6 unmasked interrupt status:
1: Detected
0: Undetected" id="PBIACK6" resetval="" >
        </bitfield>
        <bitfield range="" begin="13" width="1" end="13" rwaccess="RW" description="Port B bit 5 unmasked interrupt status:
1: Detected
0: Undetected" id="PBIACK5" resetval="" >
        </bitfield>
        <bitfield range="" begin="12" width="1" end="12" rwaccess="RW" description="Port B bit 4 unmasked interrupt status:
1: Detected
0: Undetected" id="PBIACK4" resetval="" >
        </bitfield>
        <bitfield range="" begin="11" width="1" end="11" rwaccess="RW" description="Port B bit 3 unmasked interrupt status:
1: Detected
0: Undetected" id="PBIACK3" resetval="" >
        </bitfield>
        <bitfield range="" begin="10" width="1" end="10" rwaccess="RW" description="Port B bit 2 unmasked interrupt status:
1: Detected
0: Undetected" id="PBIACK2" resetval="" >
        </bitfield>
        <bitfield range="" begin="9" width="1" end="9" rwaccess="RW" description="Port B bit 1 unmasked interrupt status:
1: Detected
0: Undetected" id="PBIACK1" resetval="" >
        </bitfield>
        <bitfield range="" begin="8" width="1" end="8" rwaccess="RW" description="Port B bit 0 unmasked interrupt status:
1: Detected
0: Undetected" id="PBIACK0" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="Port A bit 7 unmasked interrupt status:
1: Detected
0: Undetected" id="PAIACK7" resetval="" >
        </bitfield>
        <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="Port A bit 6 unmasked interrupt status:
1: Detected
0: Undetected" id="PAIACK6" resetval="" >
        </bitfield>
        <bitfield range="" begin="5" width="1" end="5" rwaccess="RW" description="Port A bit 5 unmasked interrupt status:
1: Detected
0: Undetected" id="PAIACK5" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="1" end="4" rwaccess="RW" description="Port A bit 4 unmasked interrupt status:
1: Detected
0: Undetected" id="PAIACK4" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="Port A bit 3 unmasked interrupt status:
1: Detected
0: Undetected" id="PAIACK3" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="Port A bit 2 unmasked interrupt status:
1: Detected
0: Undetected" id="PAIACK2" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="Port A bit 1 unmasked interrupt status:
1: Detected
0: Undetected" id="PAIACK1" resetval="" >
        </bitfield>
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Port A bit 0 unmasked interrupt status:
1: Detected
0: Undetected" id="PAIACK0" resetval="" >
        </bitfield>
    </register>
</module>
