#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Sat Feb 26 16:28:20 2022
# Process ID: 31822
# Current directory: /home/sam/git_workspace/doGain_axi_stream_vivado/doGain_axi_stream_vivado.runs/design_1_doGain_0_0_synth_1
# Command line: vivado -log design_1_doGain_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_doGain_0_0.tcl
# Log file: /home/sam/git_workspace/doGain_axi_stream_vivado/doGain_axi_stream_vivado.runs/design_1_doGain_0_0_synth_1/design_1_doGain_0_0.vds
# Journal file: /home/sam/git_workspace/doGain_axi_stream_vivado/doGain_axi_stream_vivado.runs/design_1_doGain_0_0_synth_1/vivado.jou
# Running On: sam-HP-Pavilion-Laptop-15-eg0xxx, OS: Linux, CPU Frequency: 3394.993 MHz, CPU Physical cores: 4, Host memory: 16540 MB
#-----------------------------------------------------------
source design_1_doGain_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sam/git_workspace/axi-stream-interface-vivado-hls/axi_stream_vivado_hls'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.2/data/ip'.
Command: synth_design -top design_1_doGain_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 31904
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2766.770 ; gain = 0.000 ; free physical = 158 ; free virtual = 2303
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_doGain_0_0' [/home/sam/git_workspace/doGain_axi_stream_vivado/doGain_axi_stream_vivado.gen/sources_1/bd/design_1/ip/design_1_doGain_0_0/synth/design_1_doGain_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'doGain' [/home/sam/git_workspace/doGain_axi_stream_vivado/doGain_axi_stream_vivado.gen/sources_1/bd/design_1/ipshared/b5a5/hdl/verilog/doGain.v:12]
INFO: [Synth 8-6157] synthesizing module 'doGain_CRTL_BUS_s_axi' [/home/sam/git_workspace/doGain_axi_stream_vivado/doGain_axi_stream_vivado.gen/sources_1/bd/design_1/ipshared/b5a5/hdl/verilog/doGain_CRTL_BUS_s_axi.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sam/git_workspace/doGain_axi_stream_vivado/doGain_axi_stream_vivado.gen/sources_1/bd/design_1/ipshared/b5a5/hdl/verilog/doGain_CRTL_BUS_s_axi.v:200]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/sam/git_workspace/doGain_axi_stream_vivado/doGain_axi_stream_vivado.gen/sources_1/bd/design_1/ipshared/b5a5/hdl/verilog/doGain_CRTL_BUS_s_axi.v:248]
INFO: [Synth 8-6155] done synthesizing module 'doGain_CRTL_BUS_s_axi' (1#1) [/home/sam/git_workspace/doGain_axi_stream_vivado/doGain_axi_stream_vivado.gen/sources_1/bd/design_1/ipshared/b5a5/hdl/verilog/doGain_CRTL_BUS_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'doGain_mul_32s_32s_32_2_1' [/home/sam/git_workspace/doGain_axi_stream_vivado/doGain_axi_stream_vivado.gen/sources_1/bd/design_1/ipshared/b5a5/hdl/verilog/doGain_mul_32s_32s_32_2_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'doGain_mul_32s_32s_32_2_1' (2#1) [/home/sam/git_workspace/doGain_axi_stream_vivado/doGain_axi_stream_vivado.gen/sources_1/bd/design_1/ipshared/b5a5/hdl/verilog/doGain_mul_32s_32s_32_2_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'doGain_regslice_both' [/home/sam/git_workspace/doGain_axi_stream_vivado/doGain_axi_stream_vivado.gen/sources_1/bd/design_1/ipshared/b5a5/hdl/verilog/doGain_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'doGain_regslice_both' (3#1) [/home/sam/git_workspace/doGain_axi_stream_vivado/doGain_axi_stream_vivado.gen/sources_1/bd/design_1/ipshared/b5a5/hdl/verilog/doGain_regslice_both.v:8]
INFO: [Synth 8-6157] synthesizing module 'doGain_regslice_both__parameterized0' [/home/sam/git_workspace/doGain_axi_stream_vivado/doGain_axi_stream_vivado.gen/sources_1/bd/design_1/ipshared/b5a5/hdl/verilog/doGain_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'doGain_regslice_both__parameterized0' (3#1) [/home/sam/git_workspace/doGain_axi_stream_vivado/doGain_axi_stream_vivado.gen/sources_1/bd/design_1/ipshared/b5a5/hdl/verilog/doGain_regslice_both.v:8]
INFO: [Synth 8-6157] synthesizing module 'doGain_regslice_both__parameterized1' [/home/sam/git_workspace/doGain_axi_stream_vivado/doGain_axi_stream_vivado.gen/sources_1/bd/design_1/ipshared/b5a5/hdl/verilog/doGain_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'doGain_regslice_both__parameterized1' (3#1) [/home/sam/git_workspace/doGain_axi_stream_vivado/doGain_axi_stream_vivado.gen/sources_1/bd/design_1/ipshared/b5a5/hdl/verilog/doGain_regslice_both.v:8]
INFO: [Synth 8-6157] synthesizing module 'doGain_regslice_both__parameterized2' [/home/sam/git_workspace/doGain_axi_stream_vivado/doGain_axi_stream_vivado.gen/sources_1/bd/design_1/ipshared/b5a5/hdl/verilog/doGain_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'doGain_regslice_both__parameterized2' (3#1) [/home/sam/git_workspace/doGain_axi_stream_vivado/doGain_axi_stream_vivado.gen/sources_1/bd/design_1/ipshared/b5a5/hdl/verilog/doGain_regslice_both.v:8]
INFO: [Synth 8-6157] synthesizing module 'doGain_regslice_both__parameterized3' [/home/sam/git_workspace/doGain_axi_stream_vivado/doGain_axi_stream_vivado.gen/sources_1/bd/design_1/ipshared/b5a5/hdl/verilog/doGain_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'doGain_regslice_both__parameterized3' (3#1) [/home/sam/git_workspace/doGain_axi_stream_vivado/doGain_axi_stream_vivado.gen/sources_1/bd/design_1/ipshared/b5a5/hdl/verilog/doGain_regslice_both.v:8]
INFO: [Synth 8-6157] synthesizing module 'doGain_regslice_both__parameterized4' [/home/sam/git_workspace/doGain_axi_stream_vivado/doGain_axi_stream_vivado.gen/sources_1/bd/design_1/ipshared/b5a5/hdl/verilog/doGain_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'doGain_regslice_both__parameterized4' (3#1) [/home/sam/git_workspace/doGain_axi_stream_vivado/doGain_axi_stream_vivado.gen/sources_1/bd/design_1/ipshared/b5a5/hdl/verilog/doGain_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'doGain' (4#1) [/home/sam/git_workspace/doGain_axi_stream_vivado/doGain_axi_stream_vivado.gen/sources_1/bd/design_1/ipshared/b5a5/hdl/verilog/doGain.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_doGain_0_0' (5#1) [/home/sam/git_workspace/doGain_axi_stream_vivado/doGain_axi_stream_vivado.gen/sources_1/bd/design_1/ip/design_1_doGain_0_0/synth/design_1_doGain_0_0.v:58]
WARNING: [Synth 8-7129] Port reset in module doGain_mul_32s_32s_32_2_1 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2766.770 ; gain = 0.000 ; free physical = 230 ; free virtual = 1821
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2766.770 ; gain = 0.000 ; free physical = 156 ; free virtual = 1497
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2766.770 ; gain = 0.000 ; free physical = 156 ; free virtual = 1497
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2766.770 ; gain = 0.000 ; free physical = 168 ; free virtual = 1305
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/sam/git_workspace/doGain_axi_stream_vivado/doGain_axi_stream_vivado.gen/sources_1/bd/design_1/ip/design_1_doGain_0_0/constraints/doGain_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/sam/git_workspace/doGain_axi_stream_vivado/doGain_axi_stream_vivado.gen/sources_1/bd/design_1/ip/design_1_doGain_0_0/constraints/doGain_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/sam/git_workspace/doGain_axi_stream_vivado/doGain_axi_stream_vivado.runs/design_1_doGain_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/sam/git_workspace/doGain_axi_stream_vivado/doGain_axi_stream_vivado.runs/design_1_doGain_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2830.668 ; gain = 0.000 ; free physical = 3334 ; free virtual = 4107
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2830.668 ; gain = 0.000 ; free physical = 3306 ; free virtual = 4108
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 2830.668 ; gain = 63.898 ; free physical = 3372 ; free virtual = 4333
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 2830.668 ; gain = 63.898 ; free physical = 3372 ; free virtual = 4333
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/sam/git_workspace/doGain_axi_stream_vivado/doGain_axi_stream_vivado.runs/design_1_doGain_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 2830.668 ; gain = 63.898 ; free physical = 3371 ; free virtual = 4333
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'doGain_CRTL_BUS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'doGain_CRTL_BUS_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'doGain_CRTL_BUS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'doGain_CRTL_BUS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 2830.668 ; gain = 63.898 ; free physical = 3389 ; free virtual = 4360
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 9     
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 7     
	                5 Bit    Registers := 7     
	                4 Bit    Registers := 12    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 20    
	                1 Bit    Registers := 48    
+---Multipliers : 
	              32x32  Multipliers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 7     
	   3 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 17    
	   4 Input    2 Bit        Muxes := 14    
	   2 Input    1 Bit        Muxes := 22    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-6014] Unused sequential element mul_32s_32s_32_2_1_U1/tmp_product was removed.  [/home/sam/git_workspace/doGain_axi_stream_vivado/doGain_axi_stream_vivado.gen/sources_1/bd/design_1/ipshared/b5a5/hdl/verilog/doGain_mul_32s_32s_32_2_1.v:24]
DSP Report: Generating DSP mul_32s_32s_32_2_1_U1/tmp_product, operation Mode is: A2*B2.
DSP Report: register tmp_data_V_reg_206_reg is absorbed into DSP mul_32s_32s_32_2_1_U1/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U1/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U1/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U1/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U1/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U1/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U1/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U1/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register gain_read_reg_198_reg is absorbed into DSP mul_32s_32s_32_2_1_U1/dout_reg.
DSP Report: register tmp_data_V_reg_206_reg is absorbed into DSP mul_32s_32s_32_2_1_U1/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U1/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U1/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U1/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U1/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U1/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U1/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U1/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U1/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U1/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U1/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U1/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U1/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U1/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U1/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U1/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U1/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register gain_read_reg_198_reg is absorbed into DSP mul_32s_32s_32_2_1_U1/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U1/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U1/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U1/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U1/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U1/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U1/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U1/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U1/dout_reg.
WARNING: [Synth 8-3332] Sequential element (CRTL_BUS_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (CRTL_BUS_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/tmp_product) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[47]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[46]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[45]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[44]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[43]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[42]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[41]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[40]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[39]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[38]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[37]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[36]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[35]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[34]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[33]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[32]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[31]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[30]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[29]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[28]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[27]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[26]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[25]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[24]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[23]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[22]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[21]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[20]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[19]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[18]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[17]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[16]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[15]) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[47]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[46]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[45]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[44]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[43]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[42]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[41]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[40]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[39]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[38]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[37]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[36]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[35]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[34]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[33]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[32]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[31]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[30]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[29]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[28]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[27]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[26]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[25]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[24]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[23]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[22]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[21]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[20]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[19]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[18]__0) is unused and will be removed from module doGain.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[17]__0) is unused and will be removed from module doGain.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 2830.668 ; gain = 63.898 ; free physical = 3274 ; free virtual = 4284
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|doGain      | A2*B2            | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|doGain      | (PCIN>>17)+A2*B2 | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|doGain      | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|doGain      | (PCIN>>17)+A2*B2 | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 2830.668 ; gain = 63.898 ; free physical = 2863 ; free virtual = 3912
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 2830.668 ; gain = 63.898 ; free physical = 2861 ; free virtual = 3910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 2830.668 ; gain = 63.898 ; free physical = 2856 ; free virtual = 3905
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 2830.668 ; gain = 63.898 ; free physical = 3152 ; free virtual = 4277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 2830.668 ; gain = 63.898 ; free physical = 3152 ; free virtual = 4277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 2830.668 ; gain = 63.898 ; free physical = 3154 ; free virtual = 4278
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 2830.668 ; gain = 63.898 ; free physical = 3154 ; free virtual = 4278
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 2830.668 ; gain = 63.898 ; free physical = 3153 ; free virtual = 4277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 2830.668 ; gain = 63.898 ; free physical = 3152 ; free virtual = 4276
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |     4|
|2     |DSP48E1 |     3|
|4     |LUT1    |     1|
|5     |LUT2    |    25|
|6     |LUT3    |   195|
|7     |LUT4    |    34|
|8     |LUT5    |    45|
|9     |LUT6    |    22|
|10    |FDRE    |   456|
|11    |FDSE    |     1|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 2830.668 ; gain = 63.898 ; free physical = 3152 ; free virtual = 4276
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 69 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2830.668 ; gain = 0.000 ; free physical = 3265 ; free virtual = 4390
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 2830.668 ; gain = 63.898 ; free physical = 3267 ; free virtual = 4391
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2830.668 ; gain = 0.000 ; free physical = 3505 ; free virtual = 4631
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2830.668 ; gain = 0.000 ; free physical = 3414 ; free virtual = 4543
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 17cc77c4
INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 71 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 2830.668 ; gain = 64.031 ; free physical = 3613 ; free virtual = 4742
INFO: [Common 17-1381] The checkpoint '/home/sam/git_workspace/doGain_axi_stream_vivado/doGain_axi_stream_vivado.runs/design_1_doGain_0_0_synth_1/design_1_doGain_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_doGain_0_0, cache-ID = b85df40319b498cc
INFO: [Coretcl 2-1174] Renamed 17 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/sam/git_workspace/doGain_axi_stream_vivado/doGain_axi_stream_vivado.runs/design_1_doGain_0_0_synth_1/design_1_doGain_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_doGain_0_0_utilization_synth.rpt -pb design_1_doGain_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Feb 26 16:29:15 2022...
