;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 11, 70
	JMP -207, @-126
	JMN -1, @-20
	SUB @121, 108
	SUB -207, <-120
	JMP <-127, 100
	SUB @121, 108
	JMP 2, 21
	JMP -207, @-126
	SUB @121, 103
	CMP @2, 0
	JMN -1, @-20
	SUB 0, -0
	SUB -207, <-126
	SUB -205, <-126
	JMN -1, @-20
	SLT @2, 0
	SUB -207, <-126
	JMZ <130, 9
	JMP @12, #200
	MOV @-127, 100
	JMN <-127, 160
	MOV @-127, 100
	JMN -1, @-20
	SUB -207, <-126
	JMN -1, @-20
	SUB @-207, <-128
	MOV @-127, 100
	SUB @-127, 100
	ADD 210, 60
	ADD 210, 60
	SUB 300, 90
	DJN <-127, 106
	DJN <-127, 106
	SUB -205, <-126
	DAT <250, #0
	SUB @121, 106
	MOV @2, 0
	ADD @130, 9
	SPL 0, <-22
	SUB -205, <-126
	SUB @121, 106
	SUB 300, 90
	SUB @-207, <-128
	SPL 0, <-22
