{"Source Block": ["hdl/projects/fmcomms5/zc706/system_top.v@252:262@HdlIdDef", "  wire            spi0_mosi;\n  wire            spi0_miso;\n  wire    [ 2:0]  spi1_csn;\n  wire            spi1_clk;\n  wire            spi1_mosi;\n  wire            spi1_miso;\n\n  // multi-chip synchronization\n\n  always @(posedge ref_clk or negedge sys_100m_resetn) begin\n    if (sys_100m_resetn == 1'b0) begin\n"], "Clone Blocks": [["hdl/projects/fmcomms5/zc706/system_top.v@250:260", "  wire    [ 2:0]  spi0_csn;\n  wire            spi0_clk;\n  wire            spi0_mosi;\n  wire            spi0_miso;\n  wire    [ 2:0]  spi1_csn;\n  wire            spi1_clk;\n  wire            spi1_mosi;\n  wire            spi1_miso;\n\n  // multi-chip synchronization\n\n"], ["hdl/projects/ad9739a_fmc/zc706/system_top.v@151:161", "  wire    [ 2:0]  spi0_csn;\n  wire            spi0_clk;\n  wire            spi0_mosi;\n  wire            spi0_miso;\n  wire    [ 2:0]  spi1_csn;\n  wire            spi1_clk;\n  wire            spi1_mosi;\n  wire            spi1_miso;\n\n  // assignments\n\n"], ["hdl/projects/ad9265_fmc/zc706/system_top.v@146:156", "wire    [ 2:0]  spi0_csn;\nwire            spi0_clk;\nwire            spi0_mosi;\nwire            spi0_miso;\nwire    [ 2:0]  spi1_csn;\nwire            spi1_clk;\nwire            spi1_mosi;\nwire            spi1_miso;\n\n// instantiations\n\n"], ["hdl/projects/fmcomms5/zc706/system_top.v@251:261", "  wire            spi0_clk;\n  wire            spi0_mosi;\n  wire            spi0_miso;\n  wire    [ 2:0]  spi1_csn;\n  wire            spi1_clk;\n  wire            spi1_mosi;\n  wire            spi1_miso;\n\n  // multi-chip synchronization\n\n  always @(posedge ref_clk or negedge sys_100m_resetn) begin\n"], ["hdl/projects/fmcadc4/zc706/system_top.v@218:228", "  wire            spi0_clk;\n  wire            spi0_mosi;\n  wire            spi0_miso;\n  wire    [ 2:0]  spi1_csn;\n  wire            spi1_clk;\n  wire            spi1_mosi;\n  wire            spi1_miso;\n  wire            rx_ref_clk;\n  wire            rx_sysref;\n  wire            rx_sync;\n\n"], ["hdl/projects/fmcomms1/zc706/system_top.v@161:171", "  wire            spi0_mosi;\n  wire            spi0_miso;\n  wire    [ 2:0]  spi1_csn;\n  wire            spi1_clk;\n  wire            spi1_mosi;\n  wire            spi1_miso;\n  wire            ref_clk;\n  wire            oddr_ref_clk;\n\n  // instantiations\n\n"], ["hdl/projects/fmcomms1/zc702/system_top.v@161:171", "  wire            spi0_mosi;\n  wire            spi0_miso;\n  wire    [ 2:0]  spi1_csn;\n  wire            spi1_clk;\n  wire            spi1_mosi;\n  wire            spi1_miso;\n  wire            ref_clk;\n  wire            oddr_ref_clk;\n  wire    [15:0]  ps_intrs;\n\n  // instantiations\n"], ["hdl/projects/fmcadc2/zc706/system_top.v@210:220", "  wire            spi0_mosi;\n  wire            spi0_miso;\n  wire    [ 2:0]  spi1_csn;\n  wire            spi1_clk;\n  wire            spi1_mosi;\n  wire            spi1_miso;\n  wire            rx_ref_clk;\n  wire            rx_sync;\n  wire            rx_clk;\n\n  // sysref internal\n"], ["hdl/projects/fmcomms1/zc706/system_top.v@160:170", "  wire            spi0_clk;\n  wire            spi0_mosi;\n  wire            spi0_miso;\n  wire    [ 2:0]  spi1_csn;\n  wire            spi1_clk;\n  wire            spi1_mosi;\n  wire            spi1_miso;\n  wire            ref_clk;\n  wire            oddr_ref_clk;\n\n  // instantiations\n"], ["hdl/projects/ad9265_fmc/zc706/system_top.v@147:157", "wire            spi0_clk;\nwire            spi0_mosi;\nwire            spi0_miso;\nwire    [ 2:0]  spi1_csn;\nwire            spi1_clk;\nwire            spi1_mosi;\nwire            spi1_miso;\n\n// instantiations\n\nassign spi_csn_adc = spi0_csn[0];\n"], ["hdl/projects/fmcomms5/zc702/system_top.v@249:259", "  wire    [ 2:0]  spi0_csn;\n  wire            spi0_clk;\n  wire            spi0_mosi;\n  wire            spi0_miso;\n  wire    [ 2:0]  spi1_csn;\n  wire            spi1_clk;\n  wire            spi1_mosi;\n  wire            spi1_miso;\n\n  // multi-chip synchronization\n\n"], ["hdl/projects/ad6676evb/zc706/system_top.v@173:183", "  wire            spi0_mosi;\n  wire            spi0_miso;\n  wire    [ 2:0]  spi1_csn;\n  wire            spi1_clk;\n  wire            spi1_mosi;\n  wire            spi1_miso;\n  wire            rx_ref_clk;\n  wire            rx_sysref;\n  wire            rx_sync;\n\n  // instantiations\n"], ["hdl/projects/fmcomms5/zc702/system_top.v@250:260", "  wire            spi0_clk;\n  wire            spi0_mosi;\n  wire            spi0_miso;\n  wire    [ 2:0]  spi1_csn;\n  wire            spi1_clk;\n  wire            spi1_mosi;\n  wire            spi1_miso;\n\n  // multi-chip synchronization\n\n  always @(posedge ref_clk or negedge sys_100m_resetn) begin\n"], ["hdl/projects/ad6676evb/zc706/system_top.v@172:182", "  wire            spi0_clk;\n  wire            spi0_mosi;\n  wire            spi0_miso;\n  wire    [ 2:0]  spi1_csn;\n  wire            spi1_clk;\n  wire            spi1_mosi;\n  wire            spi1_miso;\n  wire            rx_ref_clk;\n  wire            rx_sysref;\n  wire            rx_sync;\n\n"], ["hdl/projects/fmcadc4/zc706/system_top.v@219:229", "  wire            spi0_mosi;\n  wire            spi0_miso;\n  wire    [ 2:0]  spi1_csn;\n  wire            spi1_clk;\n  wire            spi1_mosi;\n  wire            spi1_miso;\n  wire            rx_ref_clk;\n  wire            rx_sysref;\n  wire            rx_sync;\n\n  // spi\n"], ["hdl/projects/ad9739a_fmc/zc706/system_top.v@152:162", "  wire            spi0_clk;\n  wire            spi0_mosi;\n  wire            spi0_miso;\n  wire    [ 2:0]  spi1_csn;\n  wire            spi1_clk;\n  wire            spi1_mosi;\n  wire            spi1_miso;\n\n  // assignments\n\n  assign spi_csn_clk = spi0_csn[0];\n"], ["hdl/projects/fmcomms5/zc702/system_top.v@251:261", "  wire            spi0_mosi;\n  wire            spi0_miso;\n  wire    [ 2:0]  spi1_csn;\n  wire            spi1_clk;\n  wire            spi1_mosi;\n  wire            spi1_miso;\n\n  // multi-chip synchronization\n\n  always @(posedge ref_clk or negedge sys_100m_resetn) begin\n    if (sys_100m_resetn == 1'b0) begin\n"]], "Diff Content": {"Delete": [], "Add": [[257, "  wire            txnrx_0;\n"], [257, "  wire            enable_0;\n"], [257, "  wire            txnrx_1;\n"], [257, "  wire            enable_1;\n"]]}}