
STM32F4_FC_DEV.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000830c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004cc  080084a0  080084a0  000184a0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800896c  0800896c  000201e8  2**0
                  CONTENTS
  4 .ARM          00000008  0800896c  0800896c  0001896c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008974  08008974  000201e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008974  08008974  00018974  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008978  08008978  00018978  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e8  20000000  0800897c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201e8  2**0
                  CONTENTS
 10 .bss          0000011c  200001e8  200001e8  000201e8  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000304  20000304  000201e8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201e8  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000c0fc  00000000  00000000  00020218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000026e4  00000000  00000000  0002c314  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000be0  00000000  00000000  0002e9f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000a98  00000000  00000000  0002f5d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001cd2a  00000000  00000000  00030070  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000a29e  00000000  00000000  0004cd9a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00098dc2  00000000  00000000  00057038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  000efdfa  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000042a8  00000000  00000000  000efe4c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e8 	.word	0x200001e8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008484 	.word	0x08008484

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001ec 	.word	0x200001ec
 80001cc:	08008484 	.word	0x08008484

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c5c:	f000 b974 	b.w	8000f48 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	4604      	mov	r4, r0
 8000c80:	468e      	mov	lr, r1
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d14d      	bne.n	8000d22 <__udivmoddi4+0xaa>
 8000c86:	428a      	cmp	r2, r1
 8000c88:	4694      	mov	ip, r2
 8000c8a:	d969      	bls.n	8000d60 <__udivmoddi4+0xe8>
 8000c8c:	fab2 f282 	clz	r2, r2
 8000c90:	b152      	cbz	r2, 8000ca8 <__udivmoddi4+0x30>
 8000c92:	fa01 f302 	lsl.w	r3, r1, r2
 8000c96:	f1c2 0120 	rsb	r1, r2, #32
 8000c9a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c9e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ca2:	ea41 0e03 	orr.w	lr, r1, r3
 8000ca6:	4094      	lsls	r4, r2
 8000ca8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cac:	0c21      	lsrs	r1, r4, #16
 8000cae:	fbbe f6f8 	udiv	r6, lr, r8
 8000cb2:	fa1f f78c 	uxth.w	r7, ip
 8000cb6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cba:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cbe:	fb06 f107 	mul.w	r1, r6, r7
 8000cc2:	4299      	cmp	r1, r3
 8000cc4:	d90a      	bls.n	8000cdc <__udivmoddi4+0x64>
 8000cc6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cca:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000cce:	f080 811f 	bcs.w	8000f10 <__udivmoddi4+0x298>
 8000cd2:	4299      	cmp	r1, r3
 8000cd4:	f240 811c 	bls.w	8000f10 <__udivmoddi4+0x298>
 8000cd8:	3e02      	subs	r6, #2
 8000cda:	4463      	add	r3, ip
 8000cdc:	1a5b      	subs	r3, r3, r1
 8000cde:	b2a4      	uxth	r4, r4
 8000ce0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ce4:	fb08 3310 	mls	r3, r8, r0, r3
 8000ce8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cec:	fb00 f707 	mul.w	r7, r0, r7
 8000cf0:	42a7      	cmp	r7, r4
 8000cf2:	d90a      	bls.n	8000d0a <__udivmoddi4+0x92>
 8000cf4:	eb1c 0404 	adds.w	r4, ip, r4
 8000cf8:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000cfc:	f080 810a 	bcs.w	8000f14 <__udivmoddi4+0x29c>
 8000d00:	42a7      	cmp	r7, r4
 8000d02:	f240 8107 	bls.w	8000f14 <__udivmoddi4+0x29c>
 8000d06:	4464      	add	r4, ip
 8000d08:	3802      	subs	r0, #2
 8000d0a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d0e:	1be4      	subs	r4, r4, r7
 8000d10:	2600      	movs	r6, #0
 8000d12:	b11d      	cbz	r5, 8000d1c <__udivmoddi4+0xa4>
 8000d14:	40d4      	lsrs	r4, r2
 8000d16:	2300      	movs	r3, #0
 8000d18:	e9c5 4300 	strd	r4, r3, [r5]
 8000d1c:	4631      	mov	r1, r6
 8000d1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d22:	428b      	cmp	r3, r1
 8000d24:	d909      	bls.n	8000d3a <__udivmoddi4+0xc2>
 8000d26:	2d00      	cmp	r5, #0
 8000d28:	f000 80ef 	beq.w	8000f0a <__udivmoddi4+0x292>
 8000d2c:	2600      	movs	r6, #0
 8000d2e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d32:	4630      	mov	r0, r6
 8000d34:	4631      	mov	r1, r6
 8000d36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d3a:	fab3 f683 	clz	r6, r3
 8000d3e:	2e00      	cmp	r6, #0
 8000d40:	d14a      	bne.n	8000dd8 <__udivmoddi4+0x160>
 8000d42:	428b      	cmp	r3, r1
 8000d44:	d302      	bcc.n	8000d4c <__udivmoddi4+0xd4>
 8000d46:	4282      	cmp	r2, r0
 8000d48:	f200 80f9 	bhi.w	8000f3e <__udivmoddi4+0x2c6>
 8000d4c:	1a84      	subs	r4, r0, r2
 8000d4e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d52:	2001      	movs	r0, #1
 8000d54:	469e      	mov	lr, r3
 8000d56:	2d00      	cmp	r5, #0
 8000d58:	d0e0      	beq.n	8000d1c <__udivmoddi4+0xa4>
 8000d5a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d5e:	e7dd      	b.n	8000d1c <__udivmoddi4+0xa4>
 8000d60:	b902      	cbnz	r2, 8000d64 <__udivmoddi4+0xec>
 8000d62:	deff      	udf	#255	; 0xff
 8000d64:	fab2 f282 	clz	r2, r2
 8000d68:	2a00      	cmp	r2, #0
 8000d6a:	f040 8092 	bne.w	8000e92 <__udivmoddi4+0x21a>
 8000d6e:	eba1 010c 	sub.w	r1, r1, ip
 8000d72:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d76:	fa1f fe8c 	uxth.w	lr, ip
 8000d7a:	2601      	movs	r6, #1
 8000d7c:	0c20      	lsrs	r0, r4, #16
 8000d7e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d82:	fb07 1113 	mls	r1, r7, r3, r1
 8000d86:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d8a:	fb0e f003 	mul.w	r0, lr, r3
 8000d8e:	4288      	cmp	r0, r1
 8000d90:	d908      	bls.n	8000da4 <__udivmoddi4+0x12c>
 8000d92:	eb1c 0101 	adds.w	r1, ip, r1
 8000d96:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000d9a:	d202      	bcs.n	8000da2 <__udivmoddi4+0x12a>
 8000d9c:	4288      	cmp	r0, r1
 8000d9e:	f200 80cb 	bhi.w	8000f38 <__udivmoddi4+0x2c0>
 8000da2:	4643      	mov	r3, r8
 8000da4:	1a09      	subs	r1, r1, r0
 8000da6:	b2a4      	uxth	r4, r4
 8000da8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dac:	fb07 1110 	mls	r1, r7, r0, r1
 8000db0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000db4:	fb0e fe00 	mul.w	lr, lr, r0
 8000db8:	45a6      	cmp	lr, r4
 8000dba:	d908      	bls.n	8000dce <__udivmoddi4+0x156>
 8000dbc:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc0:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000dc4:	d202      	bcs.n	8000dcc <__udivmoddi4+0x154>
 8000dc6:	45a6      	cmp	lr, r4
 8000dc8:	f200 80bb 	bhi.w	8000f42 <__udivmoddi4+0x2ca>
 8000dcc:	4608      	mov	r0, r1
 8000dce:	eba4 040e 	sub.w	r4, r4, lr
 8000dd2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000dd6:	e79c      	b.n	8000d12 <__udivmoddi4+0x9a>
 8000dd8:	f1c6 0720 	rsb	r7, r6, #32
 8000ddc:	40b3      	lsls	r3, r6
 8000dde:	fa22 fc07 	lsr.w	ip, r2, r7
 8000de2:	ea4c 0c03 	orr.w	ip, ip, r3
 8000de6:	fa20 f407 	lsr.w	r4, r0, r7
 8000dea:	fa01 f306 	lsl.w	r3, r1, r6
 8000dee:	431c      	orrs	r4, r3
 8000df0:	40f9      	lsrs	r1, r7
 8000df2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000df6:	fa00 f306 	lsl.w	r3, r0, r6
 8000dfa:	fbb1 f8f9 	udiv	r8, r1, r9
 8000dfe:	0c20      	lsrs	r0, r4, #16
 8000e00:	fa1f fe8c 	uxth.w	lr, ip
 8000e04:	fb09 1118 	mls	r1, r9, r8, r1
 8000e08:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e0c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e10:	4288      	cmp	r0, r1
 8000e12:	fa02 f206 	lsl.w	r2, r2, r6
 8000e16:	d90b      	bls.n	8000e30 <__udivmoddi4+0x1b8>
 8000e18:	eb1c 0101 	adds.w	r1, ip, r1
 8000e1c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000e20:	f080 8088 	bcs.w	8000f34 <__udivmoddi4+0x2bc>
 8000e24:	4288      	cmp	r0, r1
 8000e26:	f240 8085 	bls.w	8000f34 <__udivmoddi4+0x2bc>
 8000e2a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e2e:	4461      	add	r1, ip
 8000e30:	1a09      	subs	r1, r1, r0
 8000e32:	b2a4      	uxth	r4, r4
 8000e34:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e38:	fb09 1110 	mls	r1, r9, r0, r1
 8000e3c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e40:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e44:	458e      	cmp	lr, r1
 8000e46:	d908      	bls.n	8000e5a <__udivmoddi4+0x1e2>
 8000e48:	eb1c 0101 	adds.w	r1, ip, r1
 8000e4c:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000e50:	d26c      	bcs.n	8000f2c <__udivmoddi4+0x2b4>
 8000e52:	458e      	cmp	lr, r1
 8000e54:	d96a      	bls.n	8000f2c <__udivmoddi4+0x2b4>
 8000e56:	3802      	subs	r0, #2
 8000e58:	4461      	add	r1, ip
 8000e5a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e5e:	fba0 9402 	umull	r9, r4, r0, r2
 8000e62:	eba1 010e 	sub.w	r1, r1, lr
 8000e66:	42a1      	cmp	r1, r4
 8000e68:	46c8      	mov	r8, r9
 8000e6a:	46a6      	mov	lr, r4
 8000e6c:	d356      	bcc.n	8000f1c <__udivmoddi4+0x2a4>
 8000e6e:	d053      	beq.n	8000f18 <__udivmoddi4+0x2a0>
 8000e70:	b15d      	cbz	r5, 8000e8a <__udivmoddi4+0x212>
 8000e72:	ebb3 0208 	subs.w	r2, r3, r8
 8000e76:	eb61 010e 	sbc.w	r1, r1, lr
 8000e7a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e7e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e82:	40f1      	lsrs	r1, r6
 8000e84:	431f      	orrs	r7, r3
 8000e86:	e9c5 7100 	strd	r7, r1, [r5]
 8000e8a:	2600      	movs	r6, #0
 8000e8c:	4631      	mov	r1, r6
 8000e8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e92:	f1c2 0320 	rsb	r3, r2, #32
 8000e96:	40d8      	lsrs	r0, r3
 8000e98:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e9c:	fa21 f303 	lsr.w	r3, r1, r3
 8000ea0:	4091      	lsls	r1, r2
 8000ea2:	4301      	orrs	r1, r0
 8000ea4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ea8:	fa1f fe8c 	uxth.w	lr, ip
 8000eac:	fbb3 f0f7 	udiv	r0, r3, r7
 8000eb0:	fb07 3610 	mls	r6, r7, r0, r3
 8000eb4:	0c0b      	lsrs	r3, r1, #16
 8000eb6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000eba:	fb00 f60e 	mul.w	r6, r0, lr
 8000ebe:	429e      	cmp	r6, r3
 8000ec0:	fa04 f402 	lsl.w	r4, r4, r2
 8000ec4:	d908      	bls.n	8000ed8 <__udivmoddi4+0x260>
 8000ec6:	eb1c 0303 	adds.w	r3, ip, r3
 8000eca:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000ece:	d22f      	bcs.n	8000f30 <__udivmoddi4+0x2b8>
 8000ed0:	429e      	cmp	r6, r3
 8000ed2:	d92d      	bls.n	8000f30 <__udivmoddi4+0x2b8>
 8000ed4:	3802      	subs	r0, #2
 8000ed6:	4463      	add	r3, ip
 8000ed8:	1b9b      	subs	r3, r3, r6
 8000eda:	b289      	uxth	r1, r1
 8000edc:	fbb3 f6f7 	udiv	r6, r3, r7
 8000ee0:	fb07 3316 	mls	r3, r7, r6, r3
 8000ee4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ee8:	fb06 f30e 	mul.w	r3, r6, lr
 8000eec:	428b      	cmp	r3, r1
 8000eee:	d908      	bls.n	8000f02 <__udivmoddi4+0x28a>
 8000ef0:	eb1c 0101 	adds.w	r1, ip, r1
 8000ef4:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000ef8:	d216      	bcs.n	8000f28 <__udivmoddi4+0x2b0>
 8000efa:	428b      	cmp	r3, r1
 8000efc:	d914      	bls.n	8000f28 <__udivmoddi4+0x2b0>
 8000efe:	3e02      	subs	r6, #2
 8000f00:	4461      	add	r1, ip
 8000f02:	1ac9      	subs	r1, r1, r3
 8000f04:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f08:	e738      	b.n	8000d7c <__udivmoddi4+0x104>
 8000f0a:	462e      	mov	r6, r5
 8000f0c:	4628      	mov	r0, r5
 8000f0e:	e705      	b.n	8000d1c <__udivmoddi4+0xa4>
 8000f10:	4606      	mov	r6, r0
 8000f12:	e6e3      	b.n	8000cdc <__udivmoddi4+0x64>
 8000f14:	4618      	mov	r0, r3
 8000f16:	e6f8      	b.n	8000d0a <__udivmoddi4+0x92>
 8000f18:	454b      	cmp	r3, r9
 8000f1a:	d2a9      	bcs.n	8000e70 <__udivmoddi4+0x1f8>
 8000f1c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f20:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f24:	3801      	subs	r0, #1
 8000f26:	e7a3      	b.n	8000e70 <__udivmoddi4+0x1f8>
 8000f28:	4646      	mov	r6, r8
 8000f2a:	e7ea      	b.n	8000f02 <__udivmoddi4+0x28a>
 8000f2c:	4620      	mov	r0, r4
 8000f2e:	e794      	b.n	8000e5a <__udivmoddi4+0x1e2>
 8000f30:	4640      	mov	r0, r8
 8000f32:	e7d1      	b.n	8000ed8 <__udivmoddi4+0x260>
 8000f34:	46d0      	mov	r8, sl
 8000f36:	e77b      	b.n	8000e30 <__udivmoddi4+0x1b8>
 8000f38:	3b02      	subs	r3, #2
 8000f3a:	4461      	add	r1, ip
 8000f3c:	e732      	b.n	8000da4 <__udivmoddi4+0x12c>
 8000f3e:	4630      	mov	r0, r6
 8000f40:	e709      	b.n	8000d56 <__udivmoddi4+0xde>
 8000f42:	4464      	add	r4, ip
 8000f44:	3802      	subs	r0, #2
 8000f46:	e742      	b.n	8000dce <__udivmoddi4+0x156>

08000f48 <__aeabi_idiv0>:
 8000f48:	4770      	bx	lr
 8000f4a:	bf00      	nop

08000f4c <LL_DMA_SetDataLength>:
  *         @arg @ref LL_DMA_STREAM_7
  * @param  NbData Between 0 to 0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataLength(DMA_TypeDef* DMAx, uint32_t Stream, uint32_t NbData)
{
 8000f4c:	b480      	push	{r7}
 8000f4e:	b085      	sub	sp, #20
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	60f8      	str	r0, [r7, #12]
 8000f54:	60b9      	str	r1, [r7, #8]
 8000f56:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->NDTR, DMA_SxNDT, NbData);
 8000f58:	4a0d      	ldr	r2, [pc, #52]	; (8000f90 <LL_DMA_SetDataLength+0x44>)
 8000f5a:	68bb      	ldr	r3, [r7, #8]
 8000f5c:	4413      	add	r3, r2
 8000f5e:	781b      	ldrb	r3, [r3, #0]
 8000f60:	461a      	mov	r2, r3
 8000f62:	68fb      	ldr	r3, [r7, #12]
 8000f64:	4413      	add	r3, r2
 8000f66:	685b      	ldr	r3, [r3, #4]
 8000f68:	0c1b      	lsrs	r3, r3, #16
 8000f6a:	041b      	lsls	r3, r3, #16
 8000f6c:	4908      	ldr	r1, [pc, #32]	; (8000f90 <LL_DMA_SetDataLength+0x44>)
 8000f6e:	68ba      	ldr	r2, [r7, #8]
 8000f70:	440a      	add	r2, r1
 8000f72:	7812      	ldrb	r2, [r2, #0]
 8000f74:	4611      	mov	r1, r2
 8000f76:	68fa      	ldr	r2, [r7, #12]
 8000f78:	440a      	add	r2, r1
 8000f7a:	4611      	mov	r1, r2
 8000f7c:	687a      	ldr	r2, [r7, #4]
 8000f7e:	4313      	orrs	r3, r2
 8000f80:	604b      	str	r3, [r1, #4]
}
 8000f82:	bf00      	nop
 8000f84:	3714      	adds	r7, #20
 8000f86:	46bd      	mov	sp, r7
 8000f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8c:	4770      	bx	lr
 8000f8e:	bf00      	nop
 8000f90:	08008514 	.word	0x08008514

08000f94 <LL_DMA_SetMemoryAddress>:
  *         @arg @ref LL_DMA_STREAM_7
  * @param  MemoryAddress Between 0 to 0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemoryAddress(DMA_TypeDef* DMAx, uint32_t Stream, uint32_t MemoryAddress)
{
 8000f94:	b480      	push	{r7}
 8000f96:	b085      	sub	sp, #20
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	60f8      	str	r0, [r7, #12]
 8000f9c:	60b9      	str	r1, [r7, #8]
 8000f9e:	607a      	str	r2, [r7, #4]
  WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->M0AR, MemoryAddress);
 8000fa0:	4a07      	ldr	r2, [pc, #28]	; (8000fc0 <LL_DMA_SetMemoryAddress+0x2c>)
 8000fa2:	68bb      	ldr	r3, [r7, #8]
 8000fa4:	4413      	add	r3, r2
 8000fa6:	781b      	ldrb	r3, [r3, #0]
 8000fa8:	461a      	mov	r2, r3
 8000faa:	68fb      	ldr	r3, [r7, #12]
 8000fac:	4413      	add	r3, r2
 8000fae:	461a      	mov	r2, r3
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	60d3      	str	r3, [r2, #12]
}
 8000fb4:	bf00      	nop
 8000fb6:	3714      	adds	r7, #20
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fbe:	4770      	bx	lr
 8000fc0:	08008514 	.word	0x08008514

08000fc4 <LL_DMA_SetPeriphAddress>:
  *         @arg @ref LL_DMA_STREAM_7
  * @param  PeriphAddress Between 0 to 0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphAddress(DMA_TypeDef* DMAx, uint32_t Stream, uint32_t PeriphAddress)
{
 8000fc4:	b480      	push	{r7}
 8000fc6:	b085      	sub	sp, #20
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	60f8      	str	r0, [r7, #12]
 8000fcc:	60b9      	str	r1, [r7, #8]
 8000fce:	607a      	str	r2, [r7, #4]
  WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->PAR, PeriphAddress);
 8000fd0:	4a07      	ldr	r2, [pc, #28]	; (8000ff0 <LL_DMA_SetPeriphAddress+0x2c>)
 8000fd2:	68bb      	ldr	r3, [r7, #8]
 8000fd4:	4413      	add	r3, r2
 8000fd6:	781b      	ldrb	r3, [r3, #0]
 8000fd8:	461a      	mov	r2, r3
 8000fda:	68fb      	ldr	r3, [r7, #12]
 8000fdc:	4413      	add	r3, r2
 8000fde:	461a      	mov	r2, r3
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	6093      	str	r3, [r2, #8]
}
 8000fe4:	bf00      	nop
 8000fe6:	3714      	adds	r7, #20
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fee:	4770      	bx	lr
 8000ff0:	08008514 	.word	0x08008514

08000ff4 <LL_DMA_EnableIT_TC>:
  *         @arg @ref LL_DMA_STREAM_6
  *         @arg @ref LL_DMA_STREAM_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TC(DMA_TypeDef *DMAx, uint32_t Stream)
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	b083      	sub	sp, #12
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
 8000ffc:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_TCIE);
 8000ffe:	4a0c      	ldr	r2, [pc, #48]	; (8001030 <LL_DMA_EnableIT_TC+0x3c>)
 8001000:	683b      	ldr	r3, [r7, #0]
 8001002:	4413      	add	r3, r2
 8001004:	781b      	ldrb	r3, [r3, #0]
 8001006:	461a      	mov	r2, r3
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	4413      	add	r3, r2
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	4908      	ldr	r1, [pc, #32]	; (8001030 <LL_DMA_EnableIT_TC+0x3c>)
 8001010:	683a      	ldr	r2, [r7, #0]
 8001012:	440a      	add	r2, r1
 8001014:	7812      	ldrb	r2, [r2, #0]
 8001016:	4611      	mov	r1, r2
 8001018:	687a      	ldr	r2, [r7, #4]
 800101a:	440a      	add	r2, r1
 800101c:	f043 0310 	orr.w	r3, r3, #16
 8001020:	6013      	str	r3, [r2, #0]
}
 8001022:	bf00      	nop
 8001024:	370c      	adds	r7, #12
 8001026:	46bd      	mov	sp, r7
 8001028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102c:	4770      	bx	lr
 800102e:	bf00      	nop
 8001030:	08008514 	.word	0x08008514

08001034 <LL_USART_EnableDMAReq_RX>:
  * @rmtoll CR3          DMAR          LL_USART_EnableDMAReq_RX
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableDMAReq_RX(USART_TypeDef *USARTx)
{
 8001034:	b480      	push	{r7}
 8001036:	b089      	sub	sp, #36	; 0x24
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	3314      	adds	r3, #20
 8001040:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001042:	68fb      	ldr	r3, [r7, #12]
 8001044:	e853 3f00 	ldrex	r3, [r3]
 8001048:	60bb      	str	r3, [r7, #8]
   return(result);
 800104a:	68bb      	ldr	r3, [r7, #8]
 800104c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001050:	61fb      	str	r3, [r7, #28]
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	3314      	adds	r3, #20
 8001056:	69fa      	ldr	r2, [r7, #28]
 8001058:	61ba      	str	r2, [r7, #24]
 800105a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800105c:	6979      	ldr	r1, [r7, #20]
 800105e:	69ba      	ldr	r2, [r7, #24]
 8001060:	e841 2300 	strex	r3, r2, [r1]
 8001064:	613b      	str	r3, [r7, #16]
   return(result);
 8001066:	693b      	ldr	r3, [r7, #16]
 8001068:	2b00      	cmp	r3, #0
 800106a:	d1e7      	bne.n	800103c <LL_USART_EnableDMAReq_RX+0x8>
}
 800106c:	bf00      	nop
 800106e:	bf00      	nop
 8001070:	3724      	adds	r7, #36	; 0x24
 8001072:	46bd      	mov	sp, r7
 8001074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001078:	4770      	bx	lr

0800107a <LL_USART_DMA_GetRegAddr>:
  * @note   Address of Data Register is valid for both Transmit and Receive transfers.
  * @param  USARTx USART Instance
  * @retval Address of data register
  */
__STATIC_INLINE uint32_t LL_USART_DMA_GetRegAddr(USART_TypeDef *USARTx)
{
 800107a:	b480      	push	{r7}
 800107c:	b083      	sub	sp, #12
 800107e:	af00      	add	r7, sp, #0
 8001080:	6078      	str	r0, [r7, #4]
  /* return address of DR register */
  return ((uint32_t) &(USARTx->DR));
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	3304      	adds	r3, #4
}
 8001086:	4618      	mov	r0, r3
 8001088:	370c      	adds	r7, #12
 800108a:	46bd      	mov	sp, r7
 800108c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001090:	4770      	bx	lr
	...

08001094 <GPS_DMA_init>:

int recv_cnt;
int err_cnt;

void GPS_DMA_init(GPS_RAW_MESSAGE* gps_raw_message, USART_TypeDef* UART,DMA_TypeDef* DMA,uint32_t DMA_STREAM)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b084      	sub	sp, #16
 8001098:	af00      	add	r7, sp, #0
 800109a:	60f8      	str	r0, [r7, #12]
 800109c:	60b9      	str	r1, [r7, #8]
 800109e:	607a      	str	r2, [r7, #4]
 80010a0:	603b      	str	r3, [r7, #0]


	//DMA, INTERRUPT SETTINGS
	LL_DMA_SetMemoryAddress(DMA,DMA_STREAM,(uint32_t)(gps_raw_message->gps_raw_buf));
 80010a2:	68fb      	ldr	r3, [r7, #12]
 80010a4:	3308      	adds	r3, #8
 80010a6:	461a      	mov	r2, r3
 80010a8:	6839      	ldr	r1, [r7, #0]
 80010aa:	6878      	ldr	r0, [r7, #4]
 80010ac:	f7ff ff72 	bl	8000f94 <LL_DMA_SetMemoryAddress>
	LL_DMA_SetPeriphAddress(DMA,DMA_STREAM,LL_USART_DMA_GetRegAddr(UART));
 80010b0:	68b8      	ldr	r0, [r7, #8]
 80010b2:	f7ff ffe2 	bl	800107a <LL_USART_DMA_GetRegAddr>
 80010b6:	4603      	mov	r3, r0
 80010b8:	461a      	mov	r2, r3
 80010ba:	6839      	ldr	r1, [r7, #0]
 80010bc:	6878      	ldr	r0, [r7, #4]
 80010be:	f7ff ff81 	bl	8000fc4 <LL_DMA_SetPeriphAddress>
	LL_DMA_SetDataLength(DMA,DMA_STREAM,MSG_LENGTH_NAV_SOL);
 80010c2:	223c      	movs	r2, #60	; 0x3c
 80010c4:	6839      	ldr	r1, [r7, #0]
 80010c6:	6878      	ldr	r0, [r7, #4]
 80010c8:	f7ff ff40 	bl	8000f4c <LL_DMA_SetDataLength>

	//  LL_DMA_EnableIT_HT(DMA1, LL_DMA_STREAM_1);
    LL_DMA_EnableIT_TC(DMA1, LL_DMA_STREAM_1);
 80010cc:	2101      	movs	r1, #1
 80010ce:	4805      	ldr	r0, [pc, #20]	; (80010e4 <GPS_DMA_init+0x50>)
 80010d0:	f7ff ff90 	bl	8000ff4 <LL_DMA_EnableIT_TC>
	LL_USART_EnableDMAReq_RX(UART);
 80010d4:	68b8      	ldr	r0, [r7, #8]
 80010d6:	f7ff ffad 	bl	8001034 <LL_USART_EnableDMAReq_RX>

}
 80010da:	bf00      	nop
 80010dc:	3710      	adds	r7, #16
 80010de:	46bd      	mov	sp, r7
 80010e0:	bd80      	pop	{r7, pc}
 80010e2:	bf00      	nop
 80010e4:	40026000 	.word	0x40026000

080010e8 <GPS_Parsing>:



void GPS_Parsing(GPS_RAW_MESSAGE* message, MSG_NAV* msg_nav, int* recv_cnt, int* err_cnt)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b088      	sub	sp, #32
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	60f8      	str	r0, [r7, #12]
 80010f0:	60b9      	str	r1, [r7, #8]
 80010f2:	607a      	str	r2, [r7, #4]
 80010f4:	603b      	str	r3, [r7, #0]
	uint8_t* ptr,*gps_ptr = message->gps_raw_buf;
 80010f6:	68fb      	ldr	r3, [r7, #12]
 80010f8:	3308      	adds	r3, #8
 80010fa:	61fb      	str	r3, [r7, #28]
	int32_t temp;
	unsigned short msg_length = 0, checksum = 0;
 80010fc:	2300      	movs	r3, #0
 80010fe:	837b      	strh	r3, [r7, #26]
 8001100:	2300      	movs	r3, #0
 8001102:	833b      	strh	r3, [r7, #24]
	unsigned char classID = 0, messageID = 0;
 8001104:	2300      	movs	r3, #0
 8001106:	75fb      	strb	r3, [r7, #23]
 8001108:	2300      	movs	r3, #0
 800110a:	75bb      	strb	r3, [r7, #22]
	if(gps_ptr[0]==MSG_UBX_SOF1 && gps_ptr[1]==MSG_UBX_SOF2){
 800110c:	69fb      	ldr	r3, [r7, #28]
 800110e:	781b      	ldrb	r3, [r3, #0]
 8001110:	2bb5      	cmp	r3, #181	; 0xb5
 8001112:	d14a      	bne.n	80011aa <GPS_Parsing+0xc2>
 8001114:	69fb      	ldr	r3, [r7, #28]
 8001116:	3301      	adds	r3, #1
 8001118:	781b      	ldrb	r3, [r3, #0]
 800111a:	2b62      	cmp	r3, #98	; 0x62
 800111c:	d145      	bne.n	80011aa <GPS_Parsing+0xc2>

		ptr 		= gps_ptr + 2;
 800111e:	69fb      	ldr	r3, [r7, #28]
 8001120:	3302      	adds	r3, #2
 8001122:	613b      	str	r3, [r7, #16]
		classID 	= *ptr++;
 8001124:	693b      	ldr	r3, [r7, #16]
 8001126:	1c5a      	adds	r2, r3, #1
 8001128:	613a      	str	r2, [r7, #16]
 800112a:	781b      	ldrb	r3, [r3, #0]
 800112c:	75fb      	strb	r3, [r7, #23]
		messageID 	= *ptr++;
 800112e:	693b      	ldr	r3, [r7, #16]
 8001130:	1c5a      	adds	r2, r3, #1
 8001132:	613a      	str	r2, [r7, #16]
 8001134:	781b      	ldrb	r3, [r3, #0]
 8001136:	75bb      	strb	r3, [r7, #22]

		if(messageID==MSG_ID_UBX_NAV_POSLLH) {
 8001138:	7dbb      	ldrb	r3, [r7, #22]
 800113a:	2b02      	cmp	r3, #2
 800113c:	d114      	bne.n	8001168 <GPS_Parsing+0x80>
			msg_length 	= (ptr[1] << 8) + (ptr[0]);
 800113e:	693b      	ldr	r3, [r7, #16]
 8001140:	3301      	adds	r3, #1
 8001142:	781b      	ldrb	r3, [r3, #0]
 8001144:	b29b      	uxth	r3, r3
 8001146:	021b      	lsls	r3, r3, #8
 8001148:	b29a      	uxth	r2, r3
 800114a:	693b      	ldr	r3, [r7, #16]
 800114c:	781b      	ldrb	r3, [r3, #0]
 800114e:	b29b      	uxth	r3, r3
 8001150:	4413      	add	r3, r2
 8001152:	837b      	strh	r3, [r7, #26]
			ptr = ptr +2;
 8001154:	693b      	ldr	r3, [r7, #16]
 8001156:	3302      	adds	r3, #2
 8001158:	613b      	str	r3, [r7, #16]
			memcpy(msg_nav, ptr, msg_length);
 800115a:	8b7b      	ldrh	r3, [r7, #26]
 800115c:	461a      	mov	r2, r3
 800115e:	6939      	ldr	r1, [r7, #16]
 8001160:	68b8      	ldr	r0, [r7, #8]
 8001162:	f004 f8e1 	bl	8005328 <memcpy>
 8001166:	e01a      	b.n	800119e <GPS_Parsing+0xb6>

	//		printf("time:[%d]ms\t lon: [%d]deg\t lat: [%d]deg\t h: [%d]mm\t hMSL: [%d]mm\t hAcc: [%d]mm\t vAcc: [%d]mm\n",msg_nav->iTOW, msg_nav->lon,msg_nav->lat, msg_nav->h, msg_nav->hMSL, msg_nav->hAcc, msg_nav->vAcc);

		}
		else if(messageID==MSG_ID_UBX_NAV_SOL) {
 8001168:	7dbb      	ldrb	r3, [r7, #22]
 800116a:	2b06      	cmp	r3, #6
 800116c:	d117      	bne.n	800119e <GPS_Parsing+0xb6>
			msg_length 	= (ptr[1] << 8) + (ptr[0]);
 800116e:	693b      	ldr	r3, [r7, #16]
 8001170:	3301      	adds	r3, #1
 8001172:	781b      	ldrb	r3, [r3, #0]
 8001174:	b29b      	uxth	r3, r3
 8001176:	021b      	lsls	r3, r3, #8
 8001178:	b29a      	uxth	r2, r3
 800117a:	693b      	ldr	r3, [r7, #16]
 800117c:	781b      	ldrb	r3, [r3, #0]
 800117e:	b29b      	uxth	r3, r3
 8001180:	4413      	add	r3, r2
 8001182:	837b      	strh	r3, [r7, #26]
			ptr = ptr +2;
 8001184:	693b      	ldr	r3, [r7, #16]
 8001186:	3302      	adds	r3, #2
 8001188:	613b      	str	r3, [r7, #16]
			msg_nav = msg_nav + MSG_LENGTH_NAV_POSLLH - 8;
 800118a:	68bb      	ldr	r3, [r7, #8]
 800118c:	f503 7344 	add.w	r3, r3, #784	; 0x310
 8001190:	60bb      	str	r3, [r7, #8]
			memcpy(msg_nav, ptr, msg_length);
 8001192:	8b7b      	ldrh	r3, [r7, #26]
 8001194:	461a      	mov	r2, r3
 8001196:	6939      	ldr	r1, [r7, #16]
 8001198:	68b8      	ldr	r0, [r7, #8]
 800119a:	f004 f8c5 	bl	8005328 <memcpy>
		}

		recv_cnt[0]++;
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	1c5a      	adds	r2, r3, #1
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	601a      	str	r2, [r3, #0]
 80011a8:	e005      	b.n	80011b6 <GPS_Parsing+0xce>

	}

	else
	{
		err_cnt[0]++;
 80011aa:	683b      	ldr	r3, [r7, #0]
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	1c5a      	adds	r2, r3, #1
 80011b0:	683b      	ldr	r3, [r7, #0]
 80011b2:	601a      	str	r2, [r3, #0]
	}
//	printf("recv: %d\t err: %d\n", recv_cnt[0], err_cnt[0]);

}
 80011b4:	bf00      	nop
 80011b6:	bf00      	nop
 80011b8:	3720      	adds	r7, #32
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bd80      	pop	{r7, pc}
	...

080011c0 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 80011c0:	b480      	push	{r7}
 80011c2:	b085      	sub	sp, #20
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 80011c8:	4b08      	ldr	r3, [pc, #32]	; (80011ec <LL_AHB1_GRP1_EnableClock+0x2c>)
 80011ca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80011cc:	4907      	ldr	r1, [pc, #28]	; (80011ec <LL_AHB1_GRP1_EnableClock+0x2c>)
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	4313      	orrs	r3, r2
 80011d2:	630b      	str	r3, [r1, #48]	; 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80011d4:	4b05      	ldr	r3, [pc, #20]	; (80011ec <LL_AHB1_GRP1_EnableClock+0x2c>)
 80011d6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	4013      	ands	r3, r2
 80011dc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80011de:	68fb      	ldr	r3, [r7, #12]
}
 80011e0:	bf00      	nop
 80011e2:	3714      	adds	r7, #20
 80011e4:	46bd      	mov	sp, r7
 80011e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ea:	4770      	bx	lr
 80011ec:	40023800 	.word	0x40023800

080011f0 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 80011f0:	b480      	push	{r7}
 80011f2:	b085      	sub	sp, #20
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 80011f8:	4b08      	ldr	r3, [pc, #32]	; (800121c <LL_APB2_GRP1_EnableClock+0x2c>)
 80011fa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80011fc:	4907      	ldr	r1, [pc, #28]	; (800121c <LL_APB2_GRP1_EnableClock+0x2c>)
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	4313      	orrs	r3, r2
 8001202:	644b      	str	r3, [r1, #68]	; 0x44
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001204:	4b05      	ldr	r3, [pc, #20]	; (800121c <LL_APB2_GRP1_EnableClock+0x2c>)
 8001206:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	4013      	ands	r3, r2
 800120c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800120e:	68fb      	ldr	r3, [r7, #12]
}
 8001210:	bf00      	nop
 8001212:	3714      	adds	r7, #20
 8001214:	46bd      	mov	sp, r7
 8001216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121a:	4770      	bx	lr
 800121c:	40023800 	.word	0x40023800

08001220 <LL_SPI_Enable>:
  * @rmtoll CR1          SPE           LL_SPI_Enable
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_Enable(SPI_TypeDef *SPIx)
{
 8001220:	b480      	push	{r7}
 8001222:	b083      	sub	sp, #12
 8001224:	af00      	add	r7, sp, #0
 8001226:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	601a      	str	r2, [r3, #0]
}
 8001234:	bf00      	nop
 8001236:	370c      	adds	r7, #12
 8001238:	46bd      	mov	sp, r7
 800123a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123e:	4770      	bx	lr

08001240 <LL_SPI_SetStandard>:
  *         @arg @ref LL_SPI_PROTOCOL_MOTOROLA
  *         @arg @ref LL_SPI_PROTOCOL_TI
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetStandard(SPI_TypeDef *SPIx, uint32_t Standard)
{
 8001240:	b480      	push	{r7}
 8001242:	b083      	sub	sp, #12
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
 8001248:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	685b      	ldr	r3, [r3, #4]
 800124e:	f023 0210 	bic.w	r2, r3, #16
 8001252:	683b      	ldr	r3, [r7, #0]
 8001254:	431a      	orrs	r2, r3
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	605a      	str	r2, [r3, #4]
}
 800125a:	bf00      	nop
 800125c:	370c      	adds	r7, #12
 800125e:	46bd      	mov	sp, r7
 8001260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001264:	4770      	bx	lr

08001266 <LL_SPI_IsActiveFlag_RXNE>:
  * @rmtoll SR           RXNE          LL_SPI_IsActiveFlag_RXNE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_RXNE(SPI_TypeDef *SPIx)
{
 8001266:	b480      	push	{r7}
 8001268:	b083      	sub	sp, #12
 800126a:	af00      	add	r7, sp, #0
 800126c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	689b      	ldr	r3, [r3, #8]
 8001272:	f003 0301 	and.w	r3, r3, #1
 8001276:	2b01      	cmp	r3, #1
 8001278:	d101      	bne.n	800127e <LL_SPI_IsActiveFlag_RXNE+0x18>
 800127a:	2301      	movs	r3, #1
 800127c:	e000      	b.n	8001280 <LL_SPI_IsActiveFlag_RXNE+0x1a>
 800127e:	2300      	movs	r3, #0
}
 8001280:	4618      	mov	r0, r3
 8001282:	370c      	adds	r7, #12
 8001284:	46bd      	mov	sp, r7
 8001286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128a:	4770      	bx	lr

0800128c <LL_SPI_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_SPI_IsActiveFlag_TXE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_TXE(SPI_TypeDef *SPIx)
{
 800128c:	b480      	push	{r7}
 800128e:	b083      	sub	sp, #12
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	689b      	ldr	r3, [r3, #8]
 8001298:	f003 0302 	and.w	r3, r3, #2
 800129c:	2b02      	cmp	r3, #2
 800129e:	d101      	bne.n	80012a4 <LL_SPI_IsActiveFlag_TXE+0x18>
 80012a0:	2301      	movs	r3, #1
 80012a2:	e000      	b.n	80012a6 <LL_SPI_IsActiveFlag_TXE+0x1a>
 80012a4:	2300      	movs	r3, #0
}
 80012a6:	4618      	mov	r0, r3
 80012a8:	370c      	adds	r7, #12
 80012aa:	46bd      	mov	sp, r7
 80012ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b0:	4770      	bx	lr

080012b2 <LL_SPI_ReceiveData8>:
  * @rmtoll DR           DR            LL_SPI_ReceiveData8
  * @param  SPIx SPI Instance
  * @retval RxData Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_SPI_ReceiveData8(SPI_TypeDef *SPIx)
{
 80012b2:	b480      	push	{r7}
 80012b4:	b083      	sub	sp, #12
 80012b6:	af00      	add	r7, sp, #0
 80012b8:	6078      	str	r0, [r7, #4]
  return (*((__IO uint8_t *)&SPIx->DR));
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	330c      	adds	r3, #12
 80012be:	781b      	ldrb	r3, [r3, #0]
 80012c0:	b2db      	uxtb	r3, r3
}
 80012c2:	4618      	mov	r0, r3
 80012c4:	370c      	adds	r7, #12
 80012c6:	46bd      	mov	sp, r7
 80012c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012cc:	4770      	bx	lr

080012ce <LL_SPI_TransmitData8>:
  * @param  SPIx SPI Instance
  * @param  TxData Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData)
{
 80012ce:	b480      	push	{r7}
 80012d0:	b085      	sub	sp, #20
 80012d2:	af00      	add	r7, sp, #0
 80012d4:	6078      	str	r0, [r7, #4]
 80012d6:	460b      	mov	r3, r1
 80012d8:	70fb      	strb	r3, [r7, #3]
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	330c      	adds	r3, #12
 80012de:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 80012e0:	68fb      	ldr	r3, [r7, #12]
 80012e2:	78fa      	ldrb	r2, [r7, #3]
 80012e4:	701a      	strb	r2, [r3, #0]
#else
  *((__IO uint8_t *)&SPIx->DR) = TxData;
#endif /* __GNUC__ */
}
 80012e6:	bf00      	nop
 80012e8:	3714      	adds	r7, #20
 80012ea:	46bd      	mov	sp, r7
 80012ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f0:	4770      	bx	lr

080012f2 <LL_GPIO_IsInputPinSet>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_GPIO_IsInputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80012f2:	b480      	push	{r7}
 80012f4:	b083      	sub	sp, #12
 80012f6:	af00      	add	r7, sp, #0
 80012f8:	6078      	str	r0, [r7, #4]
 80012fa:	6039      	str	r1, [r7, #0]
  return (READ_BIT(GPIOx->IDR, PinMask) == (PinMask));
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	691a      	ldr	r2, [r3, #16]
 8001300:	683b      	ldr	r3, [r7, #0]
 8001302:	4013      	ands	r3, r2
 8001304:	683a      	ldr	r2, [r7, #0]
 8001306:	429a      	cmp	r2, r3
 8001308:	bf0c      	ite	eq
 800130a:	2301      	moveq	r3, #1
 800130c:	2300      	movne	r3, #0
 800130e:	b2db      	uxtb	r3, r3
}
 8001310:	4618      	mov	r0, r3
 8001312:	370c      	adds	r7, #12
 8001314:	46bd      	mov	sp, r7
 8001316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131a:	4770      	bx	lr

0800131c <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 800131c:	b480      	push	{r7}
 800131e:	b083      	sub	sp, #12
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
 8001324:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	683a      	ldr	r2, [r7, #0]
 800132a:	619a      	str	r2, [r3, #24]
}
 800132c:	bf00      	nop
 800132e:	370c      	adds	r7, #12
 8001330:	46bd      	mov	sp, r7
 8001332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001336:	4770      	bx	lr

08001338 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001338:	b480      	push	{r7}
 800133a:	b083      	sub	sp, #12
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]
 8001340:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8001342:	683b      	ldr	r3, [r7, #0]
 8001344:	041a      	lsls	r2, r3, #16
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	619a      	str	r2, [r3, #24]
}
 800134a:	bf00      	nop
 800134c:	370c      	adds	r7, #12
 800134e:	46bd      	mov	sp, r7
 8001350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001354:	4770      	bx	lr
	...

08001358 <ICM20602_GPIO_SPI_Initialization>:
Struct_ICM20602 ICM20602;
int32_t gyro_x_offset, gyro_y_offset, gyro_z_offset; // To remove offset


void ICM20602_GPIO_SPI_Initialization(void)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b090      	sub	sp, #64	; 0x40
 800135c:	af00      	add	r7, sp, #0
	LL_SPI_InitTypeDef SPI_InitStruct = {0};
 800135e:	f107 0318 	add.w	r3, r7, #24
 8001362:	2228      	movs	r2, #40	; 0x28
 8001364:	2100      	movs	r1, #0
 8001366:	4618      	mov	r0, r3
 8001368:	f003 ffec 	bl	8005344 <memset>
	
	LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800136c:	463b      	mov	r3, r7
 800136e:	2200      	movs	r2, #0
 8001370:	601a      	str	r2, [r3, #0]
 8001372:	605a      	str	r2, [r3, #4]
 8001374:	609a      	str	r2, [r3, #8]
 8001376:	60da      	str	r2, [r3, #12]
 8001378:	611a      	str	r2, [r3, #16]
 800137a:	615a      	str	r2, [r3, #20]
	/* Peripheral clock enable */
	LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
 800137c:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001380:	f7ff ff36 	bl	80011f0 <LL_APB2_GRP1_EnableClock>
	
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8001384:	2001      	movs	r0, #1
 8001386:	f7ff ff1b 	bl	80011c0 <LL_AHB1_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 800138a:	2004      	movs	r0, #4
 800138c:	f7ff ff18 	bl	80011c0 <LL_AHB1_GRP1_EnableClock>
	/**SPI1 GPIO Configuration
	PA5   ------> SPI1_SCK
	PA6   ------> SPI1_MISO
	PA7   ------> SPI1_MOSI
	*/
	GPIO_InitStruct.Pin = LL_GPIO_PIN_5|LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 8001390:	23e0      	movs	r3, #224	; 0xe0
 8001392:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001394:	2302      	movs	r3, #2
 8001396:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001398:	2303      	movs	r3, #3
 800139a:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800139c:	2300      	movs	r3, #0
 800139e:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80013a0:	2300      	movs	r3, #0
 80013a2:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 80013a4:	2305      	movs	r3, #5
 80013a6:	617b      	str	r3, [r7, #20]
	LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013a8:	463b      	mov	r3, r7
 80013aa:	4619      	mov	r1, r3
 80013ac:	4825      	ldr	r0, [pc, #148]	; (8001444 <ICM20602_GPIO_SPI_Initialization+0xec>)
 80013ae:	f002 ff5d 	bl	800426c <LL_GPIO_Init>
	
	SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 80013b2:	2300      	movs	r3, #0
 80013b4:	61bb      	str	r3, [r7, #24]
	SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 80013b6:	f44f 7382 	mov.w	r3, #260	; 0x104
 80013ba:	61fb      	str	r3, [r7, #28]
	SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 80013bc:	2300      	movs	r3, #0
 80013be:	623b      	str	r3, [r7, #32]
	SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 80013c0:	2302      	movs	r3, #2
 80013c2:	627b      	str	r3, [r7, #36]	; 0x24
	SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 80013c4:	2301      	movs	r3, #1
 80013c6:	62bb      	str	r3, [r7, #40]	; 0x28
	SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 80013c8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80013cc:	62fb      	str	r3, [r7, #44]	; 0x2c
	SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV8; //ICM-20602 MAX SPI CLK is 10MHz. But DIV2(42MHz) is available.
 80013ce:	2310      	movs	r3, #16
 80013d0:	633b      	str	r3, [r7, #48]	; 0x30
	SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 80013d2:	2300      	movs	r3, #0
 80013d4:	637b      	str	r3, [r7, #52]	; 0x34
	SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 80013d6:	2300      	movs	r3, #0
 80013d8:	63bb      	str	r3, [r7, #56]	; 0x38
	SPI_InitStruct.CRCPoly = 10;
 80013da:	230a      	movs	r3, #10
 80013dc:	63fb      	str	r3, [r7, #60]	; 0x3c
	LL_SPI_Init(ICM20602_SPI_CHANNEL, &SPI_InitStruct);
 80013de:	f107 0318 	add.w	r3, r7, #24
 80013e2:	4619      	mov	r1, r3
 80013e4:	4818      	ldr	r0, [pc, #96]	; (8001448 <ICM20602_GPIO_SPI_Initialization+0xf0>)
 80013e6:	f003 f912 	bl	800460e <LL_SPI_Init>
	LL_SPI_SetStandard(ICM20602_SPI_CHANNEL, LL_SPI_PROTOCOL_MOTOROLA);
 80013ea:	2100      	movs	r1, #0
 80013ec:	4816      	ldr	r0, [pc, #88]	; (8001448 <ICM20602_GPIO_SPI_Initialization+0xf0>)
 80013ee:	f7ff ff27 	bl	8001240 <LL_SPI_SetStandard>
	/**ICM20602 GPIO Control Configuration
	 * PC4  ------> ICM20602_SPI_CS_PIN (output)
	 * PC5  ------> ICM20602_INT_PIN (input)
	 */
	/**/
	LL_GPIO_ResetOutputPin(ICM20602_SPI_CS_PORT, ICM20602_SPI_CS_PIN);
 80013f2:	2110      	movs	r1, #16
 80013f4:	4813      	ldr	r0, [pc, #76]	; (8001444 <ICM20602_GPIO_SPI_Initialization+0xec>)
 80013f6:	f7ff ff9f 	bl	8001338 <LL_GPIO_ResetOutputPin>
	
	/**/
	GPIO_InitStruct.Pin = ICM20602_SPI_CS_PIN;
 80013fa:	2310      	movs	r3, #16
 80013fc:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80013fe:	2301      	movs	r3, #1
 8001400:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001402:	2303      	movs	r3, #3
 8001404:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001406:	2300      	movs	r3, #0
 8001408:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800140a:	2300      	movs	r3, #0
 800140c:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(ICM20602_SPI_CS_PORT, &GPIO_InitStruct);
 800140e:	463b      	mov	r3, r7
 8001410:	4619      	mov	r1, r3
 8001412:	480c      	ldr	r0, [pc, #48]	; (8001444 <ICM20602_GPIO_SPI_Initialization+0xec>)
 8001414:	f002 ff2a 	bl	800426c <LL_GPIO_Init>
	
	/**/
	GPIO_InitStruct.Pin = ICM20602_INT_PIN;
 8001418:	2310      	movs	r3, #16
 800141a:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 800141c:	2300      	movs	r3, #0
 800141e:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8001420:	2301      	movs	r3, #1
 8001422:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(ICM20602_INT_PORT, &GPIO_InitStruct);
 8001424:	463b      	mov	r3, r7
 8001426:	4619      	mov	r1, r3
 8001428:	4808      	ldr	r0, [pc, #32]	; (800144c <ICM20602_GPIO_SPI_Initialization+0xf4>)
 800142a:	f002 ff1f 	bl	800426c <LL_GPIO_Init>

	LL_SPI_Enable(ICM20602_SPI_CHANNEL);
 800142e:	4806      	ldr	r0, [pc, #24]	; (8001448 <ICM20602_GPIO_SPI_Initialization+0xf0>)
 8001430:	f7ff fef6 	bl	8001220 <LL_SPI_Enable>

	CHIP_DESELECT(ICM20602);
 8001434:	2110      	movs	r1, #16
 8001436:	4803      	ldr	r0, [pc, #12]	; (8001444 <ICM20602_GPIO_SPI_Initialization+0xec>)
 8001438:	f7ff ff70 	bl	800131c <LL_GPIO_SetOutputPin>
}
 800143c:	bf00      	nop
 800143e:	3740      	adds	r7, #64	; 0x40
 8001440:	46bd      	mov	sp, r7
 8001442:	bd80      	pop	{r7, pc}
 8001444:	40020000 	.word	0x40020000
 8001448:	40013000 	.word	0x40013000
 800144c:	40020800 	.word	0x40020800

08001450 <SPI1_SendByte>:


unsigned char SPI1_SendByte(unsigned char data)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b082      	sub	sp, #8
 8001454:	af00      	add	r7, sp, #0
 8001456:	4603      	mov	r3, r0
 8001458:	71fb      	strb	r3, [r7, #7]
	while(LL_SPI_IsActiveFlag_TXE(ICM20602_SPI_CHANNEL)==RESET);
 800145a:	bf00      	nop
 800145c:	480c      	ldr	r0, [pc, #48]	; (8001490 <SPI1_SendByte+0x40>)
 800145e:	f7ff ff15 	bl	800128c <LL_SPI_IsActiveFlag_TXE>
 8001462:	4603      	mov	r3, r0
 8001464:	2b00      	cmp	r3, #0
 8001466:	d0f9      	beq.n	800145c <SPI1_SendByte+0xc>
	LL_SPI_TransmitData8(ICM20602_SPI_CHANNEL, data);
 8001468:	79fb      	ldrb	r3, [r7, #7]
 800146a:	4619      	mov	r1, r3
 800146c:	4808      	ldr	r0, [pc, #32]	; (8001490 <SPI1_SendByte+0x40>)
 800146e:	f7ff ff2e 	bl	80012ce <LL_SPI_TransmitData8>
	
	while(LL_SPI_IsActiveFlag_RXNE(ICM20602_SPI_CHANNEL)==RESET);
 8001472:	bf00      	nop
 8001474:	4806      	ldr	r0, [pc, #24]	; (8001490 <SPI1_SendByte+0x40>)
 8001476:	f7ff fef6 	bl	8001266 <LL_SPI_IsActiveFlag_RXNE>
 800147a:	4603      	mov	r3, r0
 800147c:	2b00      	cmp	r3, #0
 800147e:	d0f9      	beq.n	8001474 <SPI1_SendByte+0x24>
	return LL_SPI_ReceiveData8(ICM20602_SPI_CHANNEL);
 8001480:	4803      	ldr	r0, [pc, #12]	; (8001490 <SPI1_SendByte+0x40>)
 8001482:	f7ff ff16 	bl	80012b2 <LL_SPI_ReceiveData8>
 8001486:	4603      	mov	r3, r0
}
 8001488:	4618      	mov	r0, r3
 800148a:	3708      	adds	r7, #8
 800148c:	46bd      	mov	sp, r7
 800148e:	bd80      	pop	{r7, pc}
 8001490:	40013000 	.word	0x40013000

08001494 <ICM20602_Readbyte>:

//////////////////////////////////////////////////////////////

uint8_t ICM20602_Readbyte(uint8_t reg_addr)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b084      	sub	sp, #16
 8001498:	af00      	add	r7, sp, #0
 800149a:	4603      	mov	r3, r0
 800149c:	71fb      	strb	r3, [r7, #7]
	uint8_t val;

	CHIP_SELECT(ICM20602);
 800149e:	2110      	movs	r1, #16
 80014a0:	480b      	ldr	r0, [pc, #44]	; (80014d0 <ICM20602_Readbyte+0x3c>)
 80014a2:	f7ff ff49 	bl	8001338 <LL_GPIO_ResetOutputPin>
	SPI1_SendByte(reg_addr | 0x80); //Register. MSB 1 is read instruction.
 80014a6:	79fb      	ldrb	r3, [r7, #7]
 80014a8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80014ac:	b2db      	uxtb	r3, r3
 80014ae:	4618      	mov	r0, r3
 80014b0:	f7ff ffce 	bl	8001450 <SPI1_SendByte>
	val = SPI1_SendByte(0x00); //Send DUMMY to read data
 80014b4:	2000      	movs	r0, #0
 80014b6:	f7ff ffcb 	bl	8001450 <SPI1_SendByte>
 80014ba:	4603      	mov	r3, r0
 80014bc:	73fb      	strb	r3, [r7, #15]
	CHIP_DESELECT(ICM20602);
 80014be:	2110      	movs	r1, #16
 80014c0:	4803      	ldr	r0, [pc, #12]	; (80014d0 <ICM20602_Readbyte+0x3c>)
 80014c2:	f7ff ff2b 	bl	800131c <LL_GPIO_SetOutputPin>
	
	return val;
 80014c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80014c8:	4618      	mov	r0, r3
 80014ca:	3710      	adds	r7, #16
 80014cc:	46bd      	mov	sp, r7
 80014ce:	bd80      	pop	{r7, pc}
 80014d0:	40020000 	.word	0x40020000

080014d4 <ICM20602_Readbytes>:

void ICM20602_Readbytes(unsigned char reg_addr, unsigned char len, unsigned char* data)
{
 80014d4:	b590      	push	{r4, r7, lr}
 80014d6:	b085      	sub	sp, #20
 80014d8:	af00      	add	r7, sp, #0
 80014da:	4603      	mov	r3, r0
 80014dc:	603a      	str	r2, [r7, #0]
 80014de:	71fb      	strb	r3, [r7, #7]
 80014e0:	460b      	mov	r3, r1
 80014e2:	71bb      	strb	r3, [r7, #6]
	unsigned int i = 0;
 80014e4:	2300      	movs	r3, #0
 80014e6:	60fb      	str	r3, [r7, #12]

	CHIP_SELECT(ICM20602);
 80014e8:	2110      	movs	r1, #16
 80014ea:	4810      	ldr	r0, [pc, #64]	; (800152c <ICM20602_Readbytes+0x58>)
 80014ec:	f7ff ff24 	bl	8001338 <LL_GPIO_ResetOutputPin>
	SPI1_SendByte(reg_addr | 0x80); //Register. MSB 1 is read instruction.
 80014f0:	79fb      	ldrb	r3, [r7, #7]
 80014f2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80014f6:	b2db      	uxtb	r3, r3
 80014f8:	4618      	mov	r0, r3
 80014fa:	f7ff ffa9 	bl	8001450 <SPI1_SendByte>
	while(i < len)
 80014fe:	e009      	b.n	8001514 <ICM20602_Readbytes+0x40>
	{
		data[i++] = SPI1_SendByte(0x00); //Send DUMMY to read data
 8001500:	68fb      	ldr	r3, [r7, #12]
 8001502:	1c5a      	adds	r2, r3, #1
 8001504:	60fa      	str	r2, [r7, #12]
 8001506:	683a      	ldr	r2, [r7, #0]
 8001508:	18d4      	adds	r4, r2, r3
 800150a:	2000      	movs	r0, #0
 800150c:	f7ff ffa0 	bl	8001450 <SPI1_SendByte>
 8001510:	4603      	mov	r3, r0
 8001512:	7023      	strb	r3, [r4, #0]
	while(i < len)
 8001514:	79bb      	ldrb	r3, [r7, #6]
 8001516:	68fa      	ldr	r2, [r7, #12]
 8001518:	429a      	cmp	r2, r3
 800151a:	d3f1      	bcc.n	8001500 <ICM20602_Readbytes+0x2c>
	}
	CHIP_DESELECT(ICM20602);
 800151c:	2110      	movs	r1, #16
 800151e:	4803      	ldr	r0, [pc, #12]	; (800152c <ICM20602_Readbytes+0x58>)
 8001520:	f7ff fefc 	bl	800131c <LL_GPIO_SetOutputPin>
}
 8001524:	bf00      	nop
 8001526:	3714      	adds	r7, #20
 8001528:	46bd      	mov	sp, r7
 800152a:	bd90      	pop	{r4, r7, pc}
 800152c:	40020000 	.word	0x40020000

08001530 <ICM20602_Writebyte>:

void ICM20602_Writebyte(uint8_t reg_addr, uint8_t val)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	b082      	sub	sp, #8
 8001534:	af00      	add	r7, sp, #0
 8001536:	4603      	mov	r3, r0
 8001538:	460a      	mov	r2, r1
 800153a:	71fb      	strb	r3, [r7, #7]
 800153c:	4613      	mov	r3, r2
 800153e:	71bb      	strb	r3, [r7, #6]
	CHIP_SELECT(ICM20602);
 8001540:	2110      	movs	r1, #16
 8001542:	480b      	ldr	r0, [pc, #44]	; (8001570 <ICM20602_Writebyte+0x40>)
 8001544:	f7ff fef8 	bl	8001338 <LL_GPIO_ResetOutputPin>
	SPI1_SendByte(reg_addr & 0x7F); //Register. MSB 0 is write instruction.
 8001548:	79fb      	ldrb	r3, [r7, #7]
 800154a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800154e:	b2db      	uxtb	r3, r3
 8001550:	4618      	mov	r0, r3
 8001552:	f7ff ff7d 	bl	8001450 <SPI1_SendByte>
	SPI1_SendByte(val); //Send Data to write
 8001556:	79bb      	ldrb	r3, [r7, #6]
 8001558:	4618      	mov	r0, r3
 800155a:	f7ff ff79 	bl	8001450 <SPI1_SendByte>
	CHIP_DESELECT(ICM20602);
 800155e:	2110      	movs	r1, #16
 8001560:	4803      	ldr	r0, [pc, #12]	; (8001570 <ICM20602_Writebyte+0x40>)
 8001562:	f7ff fedb 	bl	800131c <LL_GPIO_SetOutputPin>
}
 8001566:	bf00      	nop
 8001568:	3708      	adds	r7, #8
 800156a:	46bd      	mov	sp, r7
 800156c:	bd80      	pop	{r7, pc}
 800156e:	bf00      	nop
 8001570:	40020000 	.word	0x40020000

08001574 <ICM20602_Initialization>:
	CHIP_DESELECT(ICM20602);
}


int ICM20602_Initialization(void)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b084      	sub	sp, #16
 8001578:	af00      	add	r7, sp, #0

	uint8_t who_am_i = 0;
 800157a:	2300      	movs	r3, #0
 800157c:	73fb      	strb	r3, [r7, #15]
	int16_t accel_raw_data[3] = {0};  // To remove offset
 800157e:	f107 0308 	add.w	r3, r7, #8
 8001582:	2200      	movs	r2, #0
 8001584:	601a      	str	r2, [r3, #0]
 8001586:	809a      	strh	r2, [r3, #4]
	int16_t gyro_raw_data[3] = {0};   // To remove offset
 8001588:	463b      	mov	r3, r7
 800158a:	2200      	movs	r2, #0
 800158c:	601a      	str	r2, [r3, #0]
 800158e:	809a      	strh	r2, [r3, #4]
	
	ICM20602_GPIO_SPI_Initialization();
 8001590:	f7ff fee2 	bl	8001358 <ICM20602_GPIO_SPI_Initialization>
	
	printf("Checking ICM20602...");
 8001594:	4838      	ldr	r0, [pc, #224]	; (8001678 <ICM20602_Initialization+0x104>)
 8001596:	f004 fb47 	bl	8005c28 <iprintf>
	
	// check WHO_AM_I (0x75)
	who_am_i = ICM20602_Readbyte(WHO_AM_I); 
 800159a:	2075      	movs	r0, #117	; 0x75
 800159c:	f7ff ff7a 	bl	8001494 <ICM20602_Readbyte>
 80015a0:	4603      	mov	r3, r0
 80015a2:	73fb      	strb	r3, [r7, #15]

	// who am i = 0x12
	if(who_am_i == 0x12)
 80015a4:	7bfb      	ldrb	r3, [r7, #15]
 80015a6:	2b12      	cmp	r3, #18
 80015a8:	d105      	bne.n	80015b6 <ICM20602_Initialization+0x42>
	{
		printf("\r\nICM20602 who_am_i = 0x%02x...OK\n\n", who_am_i);
 80015aa:	7bfb      	ldrb	r3, [r7, #15]
 80015ac:	4619      	mov	r1, r3
 80015ae:	4833      	ldr	r0, [pc, #204]	; (800167c <ICM20602_Initialization+0x108>)
 80015b0:	f004 fb3a 	bl	8005c28 <iprintf>
 80015b4:	e012      	b.n	80015dc <ICM20602_Initialization+0x68>
	}
	// recheck
	else if(who_am_i != 0x12)
 80015b6:	7bfb      	ldrb	r3, [r7, #15]
 80015b8:	2b12      	cmp	r3, #18
 80015ba:	d00f      	beq.n	80015dc <ICM20602_Initialization+0x68>
	{
		who_am_i = ICM20602_Readbyte(WHO_AM_I); // check again WHO_AM_I (0x75)
 80015bc:	2075      	movs	r0, #117	; 0x75
 80015be:	f7ff ff69 	bl	8001494 <ICM20602_Readbyte>
 80015c2:	4603      	mov	r3, r0
 80015c4:	73fb      	strb	r3, [r7, #15]

		if (who_am_i != 0x12){
 80015c6:	7bfb      	ldrb	r3, [r7, #15]
 80015c8:	2b12      	cmp	r3, #18
 80015ca:	d007      	beq.n	80015dc <ICM20602_Initialization+0x68>
			printf( "ICM20602 Not OK: 0x%02x Should be 0x%02x\n", who_am_i, 0x12);
 80015cc:	7bfb      	ldrb	r3, [r7, #15]
 80015ce:	2212      	movs	r2, #18
 80015d0:	4619      	mov	r1, r3
 80015d2:	482b      	ldr	r0, [pc, #172]	; (8001680 <ICM20602_Initialization+0x10c>)
 80015d4:	f004 fb28 	bl	8005c28 <iprintf>
			return 1; //ERROR
 80015d8:	2301      	movs	r3, #1
 80015da:	e048      	b.n	800166e <ICM20602_Initialization+0xfa>
		}
	}
	
	// Reset ICM20602
	// PWR_MGMT_1 0x6B
	ICM20602_Writebyte(PWR_MGMT_1, 0x80); //Reset ICM20602
 80015dc:	2180      	movs	r1, #128	; 0x80
 80015de:	206b      	movs	r0, #107	; 0x6b
 80015e0:	f7ff ffa6 	bl	8001530 <ICM20602_Writebyte>
	usDelay(50000);
 80015e4:	f24c 3050 	movw	r0, #50000	; 0xc350
 80015e8:	f001 fb98 	bl	8002d1c <usDelay>

	// PWR_MGMT_1 0x6B
	ICM20602_Writebyte(PWR_MGMT_1, 0x01); // Enable Temperature sensor(bit4-0), Use PLL(bit2:0-01)
 80015ec:	2101      	movs	r1, #1
 80015ee:	206b      	movs	r0, #107	; 0x6b
 80015f0:	f7ff ff9e 	bl	8001530 <ICM20602_Writebyte>
									//      
	usDelay(50000);
 80015f4:	f24c 3050 	movw	r0, #50000	; 0xc350
 80015f8:	f001 fb90 	bl	8002d1c <usDelay>

	// PWR_MGMT_2 0x6C
	//ICM20602_Writebyte(PWR_MGMT_2, 0x38); // Disable Acc(bit5:3-111), Enable Gyro(bit2:0-000)
	ICM20602_Writebyte( PWR_MGMT_2, 0x00 ); // Enable Acc(bit5:3-000), Enable Gyro(bit2:0-000)
 80015fc:	2100      	movs	r1, #0
 80015fe:	206c      	movs	r0, #108	; 0x6c
 8001600:	f7ff ff96 	bl	8001530 <ICM20602_Writebyte>
	usDelay(50000);
 8001604:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001608:	f001 fb88 	bl	8002d1c <usDelay>
	
	// set sample rate to 1000Hz and apply a software filter
	ICM20602_Writebyte(SMPLRT_DIV, 0x00);
 800160c:	2100      	movs	r1, #0
 800160e:	2019      	movs	r0, #25
 8001610:	f7ff ff8e 	bl	8001530 <ICM20602_Writebyte>
	usDelay(50000);
 8001614:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001618:	f001 fb80 	bl	8002d1c <usDelay>
	
	// Gyro DLPF Config
//	ICM20602_Writebyte(CONFIG, 0x00); // Gyro LPF fc 250Hz(bit2:0-000)
	ICM20602_Writebyte(CONFIG, 0x05); // Gyro LPF fc 20Hz(bit2:0-100) at 1kHz sample rate
 800161c:	2105      	movs	r1, #5
 800161e:	201a      	movs	r0, #26
 8001620:	f7ff ff86 	bl	8001530 <ICM20602_Writebyte>
	usDelay(50000);
 8001624:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001628:	f001 fb78 	bl	8002d1c <usDelay>

	// GYRO_CONFIG 0x1B
	ICM20602_Writebyte(GYRO_CONFIG, 0x18); // Gyro sensitivity 2000 dps(bit4:3-11), FCHOICE (bit1:0-00)
 800162c:	2118      	movs	r1, #24
 800162e:	201b      	movs	r0, #27
 8001630:	f7ff ff7e 	bl	8001530 <ICM20602_Writebyte>
	usDelay(50000);
 8001634:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001638:	f001 fb70 	bl	8002d1c <usDelay>

	// ACCEL_CONFIG 0x1C
	ICM20602_Writebyte(ACCEL_CONFIG, 0x18); // Acc sensitivity 16g
 800163c:	2118      	movs	r1, #24
 800163e:	201c      	movs	r0, #28
 8001640:	f7ff ff76 	bl	8001530 <ICM20602_Writebyte>
	usDelay(50000);
 8001644:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001648:	f001 fb68 	bl	8002d1c <usDelay>
	
	// ACCEL_CONFIG2 0x1D
	ICM20602_Writebyte(ACCEL_CONFIG2, 0x03); // Acc FCHOICE 1kHz(bit3-0), DLPF fc 44.8Hz(bit2:0-011)
 800164c:	2103      	movs	r1, #3
 800164e:	201d      	movs	r0, #29
 8001650:	f7ff ff6e 	bl	8001530 <ICM20602_Writebyte>
	usDelay(50000);
 8001654:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001658:	f001 fb60 	bl	8002d1c <usDelay>
	
	// Enable Interrupts when data is ready
	ICM20602_Writebyte(INT_ENABLE, 0x01); // Enable DRDY Interrupt
 800165c:	2101      	movs	r1, #1
 800165e:	2038      	movs	r0, #56	; 0x38
 8001660:	f7ff ff66 	bl	8001530 <ICM20602_Writebyte>
	usDelay(50000);
 8001664:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001668:	f001 fb58 	bl	8002d1c <usDelay>
//	
//	// Remove Gyro Z offset
//	ICM20602_Writebyte( ZG_OFFS_USRH, offset_z>>8 );	// gyro z offset high byte
//	ICM20602_Writebyte( ZG_OFFS_USRL, offset_z );	// gyro z offset low byte

	return 0; //OK
 800166c:	2300      	movs	r3, #0
}
 800166e:	4618      	mov	r0, r3
 8001670:	3710      	adds	r7, #16
 8001672:	46bd      	mov	sp, r7
 8001674:	bd80      	pop	{r7, pc}
 8001676:	bf00      	nop
 8001678:	080084a0 	.word	0x080084a0
 800167c:	080084b8 	.word	0x080084b8
 8001680:	080084dc 	.word	0x080084dc

08001684 <ICM20602_Get6AxisRawData>:

void ICM20602_Get6AxisRawData(short* accel, short* gyro)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b086      	sub	sp, #24
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
 800168c:	6039      	str	r1, [r7, #0]
	unsigned char data[14];
	ICM20602_Readbytes(ACCEL_XOUT_H, 14, data);
 800168e:	f107 0308 	add.w	r3, r7, #8
 8001692:	461a      	mov	r2, r3
 8001694:	210e      	movs	r1, #14
 8001696:	203b      	movs	r0, #59	; 0x3b
 8001698:	f7ff ff1c 	bl	80014d4 <ICM20602_Readbytes>
	
	accel[0] = (data[0] << 8) | data[1];
 800169c:	7a3b      	ldrb	r3, [r7, #8]
 800169e:	021b      	lsls	r3, r3, #8
 80016a0:	b21a      	sxth	r2, r3
 80016a2:	7a7b      	ldrb	r3, [r7, #9]
 80016a4:	b21b      	sxth	r3, r3
 80016a6:	4313      	orrs	r3, r2
 80016a8:	b21a      	sxth	r2, r3
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	801a      	strh	r2, [r3, #0]
	accel[1] = (data[2] << 8) | data[3];
 80016ae:	7abb      	ldrb	r3, [r7, #10]
 80016b0:	021b      	lsls	r3, r3, #8
 80016b2:	b219      	sxth	r1, r3
 80016b4:	7afb      	ldrb	r3, [r7, #11]
 80016b6:	b21a      	sxth	r2, r3
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	3302      	adds	r3, #2
 80016bc:	430a      	orrs	r2, r1
 80016be:	b212      	sxth	r2, r2
 80016c0:	801a      	strh	r2, [r3, #0]
	accel[2] = (data[4] << 8) | data[5];
 80016c2:	7b3b      	ldrb	r3, [r7, #12]
 80016c4:	021b      	lsls	r3, r3, #8
 80016c6:	b219      	sxth	r1, r3
 80016c8:	7b7b      	ldrb	r3, [r7, #13]
 80016ca:	b21a      	sxth	r2, r3
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	3304      	adds	r3, #4
 80016d0:	430a      	orrs	r2, r1
 80016d2:	b212      	sxth	r2, r2
 80016d4:	801a      	strh	r2, [r3, #0]

	gyro[0] = ((data[8] << 8) | data[9]);
 80016d6:	7c3b      	ldrb	r3, [r7, #16]
 80016d8:	021b      	lsls	r3, r3, #8
 80016da:	b21a      	sxth	r2, r3
 80016dc:	7c7b      	ldrb	r3, [r7, #17]
 80016de:	b21b      	sxth	r3, r3
 80016e0:	4313      	orrs	r3, r2
 80016e2:	b21a      	sxth	r2, r3
 80016e4:	683b      	ldr	r3, [r7, #0]
 80016e6:	801a      	strh	r2, [r3, #0]
	gyro[1] = ((data[10] << 8) | data[11]);
 80016e8:	7cbb      	ldrb	r3, [r7, #18]
 80016ea:	021b      	lsls	r3, r3, #8
 80016ec:	b219      	sxth	r1, r3
 80016ee:	7cfb      	ldrb	r3, [r7, #19]
 80016f0:	b21a      	sxth	r2, r3
 80016f2:	683b      	ldr	r3, [r7, #0]
 80016f4:	3302      	adds	r3, #2
 80016f6:	430a      	orrs	r2, r1
 80016f8:	b212      	sxth	r2, r2
 80016fa:	801a      	strh	r2, [r3, #0]
	gyro[2] = ((data[12] << 8) | data[13]);
 80016fc:	7d3b      	ldrb	r3, [r7, #20]
 80016fe:	021b      	lsls	r3, r3, #8
 8001700:	b219      	sxth	r1, r3
 8001702:	7d7b      	ldrb	r3, [r7, #21]
 8001704:	b21a      	sxth	r2, r3
 8001706:	683b      	ldr	r3, [r7, #0]
 8001708:	3304      	adds	r3, #4
 800170a:	430a      	orrs	r2, r1
 800170c:	b212      	sxth	r2, r2
 800170e:	801a      	strh	r2, [r3, #0]
}
 8001710:	bf00      	nop
 8001712:	3718      	adds	r7, #24
 8001714:	46bd      	mov	sp, r7
 8001716:	bd80      	pop	{r7, pc}

08001718 <ICM20602_DataReady>:
	accel[1] = ((data[2] << 8) | data[3]);
	accel[2] = ((data[4] << 8) | data[5]);
}

int ICM20602_DataReady(void)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	af00      	add	r7, sp, #0
	return LL_GPIO_IsInputPinSet(ICM20602_INT_PORT, ICM20602_INT_PIN);
 800171c:	2110      	movs	r1, #16
 800171e:	4803      	ldr	r0, [pc, #12]	; (800172c <ICM20602_DataReady+0x14>)
 8001720:	f7ff fde7 	bl	80012f2 <LL_GPIO_IsInputPinSet>
 8001724:	4603      	mov	r3, r0
}
 8001726:	4618      	mov	r0, r3
 8001728:	bd80      	pop	{r7, pc}
 800172a:	bf00      	nop
 800172c:	40020800 	.word	0x40020800

08001730 <GetRPY>:
float twoKi = 0.0f;                      // 2 * integral gain (Ki)
float integralFBx = 0.0f,  integralFBy = 0.0f, integralFBz = 0.0f; // integral error terms scaled by Ki


void GetRPY(float* sampleFreq)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	b084      	sub	sp, #16
 8001734:	af02      	add	r7, sp, #8
 8001736:	6078      	str	r0, [r7, #4]


	  ICM20602_Get6AxisRawData(&ICM20602.acc_x_raw, &ICM20602.gyro_x_raw);	//	39.11us
 8001738:	4967      	ldr	r1, [pc, #412]	; (80018d8 <GetRPY+0x1a8>)
 800173a:	4868      	ldr	r0, [pc, #416]	; (80018dc <GetRPY+0x1ac>)
 800173c:	f7ff ffa2 	bl	8001684 <ICM20602_Get6AxisRawData>
	  GYROX_RATE = (ICM20602.gyro_x_raw - gx_cal) * 0.06103515625 * 0.017453289;
 8001740:	4b66      	ldr	r3, [pc, #408]	; (80018dc <GetRPY+0x1ac>)
 8001742:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001746:	ee07 3a90 	vmov	s15, r3
 800174a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800174e:	4b64      	ldr	r3, [pc, #400]	; (80018e0 <GetRPY+0x1b0>)
 8001750:	edd3 7a00 	vldr	s15, [r3]
 8001754:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001758:	ee17 0a90 	vmov	r0, s15
 800175c:	f7fe fef4 	bl	8000548 <__aeabi_f2d>
 8001760:	f04f 0200 	mov.w	r2, #0
 8001764:	4b5f      	ldr	r3, [pc, #380]	; (80018e4 <GetRPY+0x1b4>)
 8001766:	f7fe ff47 	bl	80005f8 <__aeabi_dmul>
 800176a:	4602      	mov	r2, r0
 800176c:	460b      	mov	r3, r1
 800176e:	4610      	mov	r0, r2
 8001770:	4619      	mov	r1, r3
 8001772:	a357      	add	r3, pc, #348	; (adr r3, 80018d0 <GetRPY+0x1a0>)
 8001774:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001778:	f7fe ff3e 	bl	80005f8 <__aeabi_dmul>
 800177c:	4602      	mov	r2, r0
 800177e:	460b      	mov	r3, r1
 8001780:	4610      	mov	r0, r2
 8001782:	4619      	mov	r1, r3
 8001784:	f7ff fa10 	bl	8000ba8 <__aeabi_d2f>
 8001788:	4603      	mov	r3, r0
 800178a:	4a57      	ldr	r2, [pc, #348]	; (80018e8 <GetRPY+0x1b8>)
 800178c:	6013      	str	r3, [r2, #0]
	  GYROY_RATE = (ICM20602.gyro_y_raw - gy_cal) * 0.06103515625 * 0.017453289;
 800178e:	4b53      	ldr	r3, [pc, #332]	; (80018dc <GetRPY+0x1ac>)
 8001790:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001794:	ee07 3a90 	vmov	s15, r3
 8001798:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800179c:	4b53      	ldr	r3, [pc, #332]	; (80018ec <GetRPY+0x1bc>)
 800179e:	edd3 7a00 	vldr	s15, [r3]
 80017a2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80017a6:	ee17 0a90 	vmov	r0, s15
 80017aa:	f7fe fecd 	bl	8000548 <__aeabi_f2d>
 80017ae:	f04f 0200 	mov.w	r2, #0
 80017b2:	4b4c      	ldr	r3, [pc, #304]	; (80018e4 <GetRPY+0x1b4>)
 80017b4:	f7fe ff20 	bl	80005f8 <__aeabi_dmul>
 80017b8:	4602      	mov	r2, r0
 80017ba:	460b      	mov	r3, r1
 80017bc:	4610      	mov	r0, r2
 80017be:	4619      	mov	r1, r3
 80017c0:	a343      	add	r3, pc, #268	; (adr r3, 80018d0 <GetRPY+0x1a0>)
 80017c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017c6:	f7fe ff17 	bl	80005f8 <__aeabi_dmul>
 80017ca:	4602      	mov	r2, r0
 80017cc:	460b      	mov	r3, r1
 80017ce:	4610      	mov	r0, r2
 80017d0:	4619      	mov	r1, r3
 80017d2:	f7ff f9e9 	bl	8000ba8 <__aeabi_d2f>
 80017d6:	4603      	mov	r3, r0
 80017d8:	4a45      	ldr	r2, [pc, #276]	; (80018f0 <GetRPY+0x1c0>)
 80017da:	6013      	str	r3, [r2, #0]
	  GYROZ_RATE = (ICM20602.gyro_z_raw - gz_cal) * 0.06103515625 * 0.017453289;
 80017dc:	4b3f      	ldr	r3, [pc, #252]	; (80018dc <GetRPY+0x1ac>)
 80017de:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80017e2:	ee07 3a90 	vmov	s15, r3
 80017e6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80017ea:	4b42      	ldr	r3, [pc, #264]	; (80018f4 <GetRPY+0x1c4>)
 80017ec:	edd3 7a00 	vldr	s15, [r3]
 80017f0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80017f4:	ee17 0a90 	vmov	r0, s15
 80017f8:	f7fe fea6 	bl	8000548 <__aeabi_f2d>
 80017fc:	f04f 0200 	mov.w	r2, #0
 8001800:	4b38      	ldr	r3, [pc, #224]	; (80018e4 <GetRPY+0x1b4>)
 8001802:	f7fe fef9 	bl	80005f8 <__aeabi_dmul>
 8001806:	4602      	mov	r2, r0
 8001808:	460b      	mov	r3, r1
 800180a:	4610      	mov	r0, r2
 800180c:	4619      	mov	r1, r3
 800180e:	a330      	add	r3, pc, #192	; (adr r3, 80018d0 <GetRPY+0x1a0>)
 8001810:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001814:	f7fe fef0 	bl	80005f8 <__aeabi_dmul>
 8001818:	4602      	mov	r2, r0
 800181a:	460b      	mov	r3, r1
 800181c:	4610      	mov	r0, r2
 800181e:	4619      	mov	r1, r3
 8001820:	f7ff f9c2 	bl	8000ba8 <__aeabi_d2f>
 8001824:	4603      	mov	r3, r0
 8001826:	4a34      	ldr	r2, [pc, #208]	; (80018f8 <GetRPY+0x1c8>)
 8001828:	6013      	str	r3, [r2, #0]

	  ACCX_RATE = (ICM20602.acc_x_raw - ax_cal) * 0.00048828125;
 800182a:	4b2c      	ldr	r3, [pc, #176]	; (80018dc <GetRPY+0x1ac>)
 800182c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001830:	ee07 3a90 	vmov	s15, r3
 8001834:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001838:	4b30      	ldr	r3, [pc, #192]	; (80018fc <GetRPY+0x1cc>)
 800183a:	edd3 7a00 	vldr	s15, [r3]
 800183e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001842:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8001900 <GetRPY+0x1d0>
 8001846:	ee67 7a87 	vmul.f32	s15, s15, s14
 800184a:	4b2e      	ldr	r3, [pc, #184]	; (8001904 <GetRPY+0x1d4>)
 800184c:	edc3 7a00 	vstr	s15, [r3]
	  ACCY_RATE = (ICM20602.acc_y_raw - ay_cal) * 0.00048828125;
 8001850:	4b22      	ldr	r3, [pc, #136]	; (80018dc <GetRPY+0x1ac>)
 8001852:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001856:	ee07 3a90 	vmov	s15, r3
 800185a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800185e:	4b2a      	ldr	r3, [pc, #168]	; (8001908 <GetRPY+0x1d8>)
 8001860:	edd3 7a00 	vldr	s15, [r3]
 8001864:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001868:	ed9f 7a25 	vldr	s14, [pc, #148]	; 8001900 <GetRPY+0x1d0>
 800186c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001870:	4b26      	ldr	r3, [pc, #152]	; (800190c <GetRPY+0x1dc>)
 8001872:	edc3 7a00 	vstr	s15, [r3]
	  ACCZ_RATE = (ICM20602.acc_z_raw) * 0.00048828125;
 8001876:	4b19      	ldr	r3, [pc, #100]	; (80018dc <GetRPY+0x1ac>)
 8001878:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800187c:	4618      	mov	r0, r3
 800187e:	f7fe fe51 	bl	8000524 <__aeabi_i2d>
 8001882:	f04f 0200 	mov.w	r2, #0
 8001886:	f04f 537d 	mov.w	r3, #1061158912	; 0x3f400000
 800188a:	f7fe feb5 	bl	80005f8 <__aeabi_dmul>
 800188e:	4602      	mov	r2, r0
 8001890:	460b      	mov	r3, r1
 8001892:	4610      	mov	r0, r2
 8001894:	4619      	mov	r1, r3
 8001896:	f7ff f987 	bl	8000ba8 <__aeabi_d2f>
 800189a:	4603      	mov	r3, r0
 800189c:	4a1c      	ldr	r2, [pc, #112]	; (8001910 <GetRPY+0x1e0>)
 800189e:	6013      	str	r3, [r2, #0]

//		  MadgwickQuaternionUpdate(&ACCX_RATE,&ACCY_RATE,&ACCZ_RATE,&GYROX_RATE,&GYROY_RATE,&GYROZ_RATE);	//57us
	  MahonyAHRSupdateIMU(&GYROX_RATE,&GYROY_RATE,&GYROZ_RATE, &ACCX_RATE,&ACCY_RATE,&ACCZ_RATE, *sampleFreq);		//42us
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	edd3 7a00 	vldr	s15, [r3]
 80018a6:	4b1a      	ldr	r3, [pc, #104]	; (8001910 <GetRPY+0x1e0>)
 80018a8:	9301      	str	r3, [sp, #4]
 80018aa:	4b18      	ldr	r3, [pc, #96]	; (800190c <GetRPY+0x1dc>)
 80018ac:	9300      	str	r3, [sp, #0]
 80018ae:	eeb0 0a67 	vmov.f32	s0, s15
 80018b2:	4b14      	ldr	r3, [pc, #80]	; (8001904 <GetRPY+0x1d4>)
 80018b4:	4a10      	ldr	r2, [pc, #64]	; (80018f8 <GetRPY+0x1c8>)
 80018b6:	490e      	ldr	r1, [pc, #56]	; (80018f0 <GetRPY+0x1c0>)
 80018b8:	480b      	ldr	r0, [pc, #44]	; (80018e8 <GetRPY+0x1b8>)
 80018ba:	f000 f91d 	bl	8001af8 <MahonyAHRSupdateIMU>
	  Quaternion_Update(&q);	//10us
 80018be:	4815      	ldr	r0, [pc, #84]	; (8001914 <GetRPY+0x1e4>)
 80018c0:	f000 f82a 	bl	8001918 <Quaternion_Update>

//		  printf("%.2f\n",(sampleFreq[0]));
//		  printf("%.d %.d %.d\n", ICM20602.gyro_x_raw, ICM20602.gyro_y_raw, ICM20602.gyro_z_raw);
//		  printf("%.1f %.1f %.1f\n", GYROX_RATE, GYROY_RATE, GYROZ_RATE);
//		  printf("%.1f %.1f %.1f\n", ACCX_RATE, ACCY_RATE, ACCZ_RATE);
}
 80018c4:	bf00      	nop
 80018c6:	3708      	adds	r7, #8
 80018c8:	46bd      	mov	sp, r7
 80018ca:	bd80      	pop	{r7, pc}
 80018cc:	f3af 8000 	nop.w
 80018d0:	65d9bd65 	.word	0x65d9bd65
 80018d4:	3f91df46 	.word	0x3f91df46
 80018d8:	20000214 	.word	0x20000214
 80018dc:	2000020c 	.word	0x2000020c
 80018e0:	20000258 	.word	0x20000258
 80018e4:	3faf4000 	.word	0x3faf4000
 80018e8:	20000240 	.word	0x20000240
 80018ec:	2000025c 	.word	0x2000025c
 80018f0:	20000244 	.word	0x20000244
 80018f4:	20000260 	.word	0x20000260
 80018f8:	20000248 	.word	0x20000248
 80018fc:	20000264 	.word	0x20000264
 8001900:	3a000000 	.word	0x3a000000
 8001904:	2000024c 	.word	0x2000024c
 8001908:	20000268 	.word	0x20000268
 800190c:	20000250 	.word	0x20000250
 8001910:	20000254 	.word	0x20000254
 8001914:	20000000 	.word	0x20000000

08001918 <Quaternion_Update>:

void Quaternion_Update(float* q)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	b086      	sub	sp, #24
 800191c:	af00      	add	r7, sp, #0
 800191e:	6078      	str	r0, [r7, #4]
	float q1, q2, q3, q4;

	q1 = q[0]; //x
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	617b      	str	r3, [r7, #20]
	q2 = q[1]; //y
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	685b      	ldr	r3, [r3, #4]
 800192a:	613b      	str	r3, [r7, #16]
	q3 = q[2]; //z
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	689b      	ldr	r3, [r3, #8]
 8001930:	60fb      	str	r3, [r7, #12]
	q4 = q[3]; //w
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	68db      	ldr	r3, [r3, #12]
 8001936:	60bb      	str	r3, [r7, #8]


	Yaw 	= -atan2f(2.0f * (q2*q3 + q1*q4), q1*q1 + q2*q2 - q3*q3 - q4*q4);
 8001938:	ed97 7a04 	vldr	s14, [r7, #16]
 800193c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001940:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001944:	edd7 6a05 	vldr	s13, [r7, #20]
 8001948:	edd7 7a02 	vldr	s15, [r7, #8]
 800194c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001950:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001954:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8001958:	edd7 7a05 	vldr	s15, [r7, #20]
 800195c:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8001960:	edd7 7a04 	vldr	s15, [r7, #16]
 8001964:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001968:	ee37 7a27 	vadd.f32	s14, s14, s15
 800196c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001970:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001974:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001978:	edd7 7a02 	vldr	s15, [r7, #8]
 800197c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001980:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001984:	eef0 0a67 	vmov.f32	s1, s15
 8001988:	eeb0 0a66 	vmov.f32	s0, s13
 800198c:	f006 fa5a 	bl	8007e44 <atan2f>
 8001990:	eef0 7a40 	vmov.f32	s15, s0
 8001994:	eef1 7a67 	vneg.f32	s15, s15
 8001998:	4b51      	ldr	r3, [pc, #324]	; (8001ae0 <Quaternion_Update+0x1c8>)
 800199a:	edc3 7a00 	vstr	s15, [r3]
	Pitch  	= -asinf(2.0f * (q2*q4 - q1*q3));
 800199e:	ed97 7a04 	vldr	s14, [r7, #16]
 80019a2:	edd7 7a02 	vldr	s15, [r7, #8]
 80019a6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80019aa:	edd7 6a05 	vldr	s13, [r7, #20]
 80019ae:	edd7 7a03 	vldr	s15, [r7, #12]
 80019b2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80019b6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80019ba:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80019be:	eeb0 0a67 	vmov.f32	s0, s15
 80019c2:	f006 fa13 	bl	8007dec <asinf>
 80019c6:	eef0 7a40 	vmov.f32	s15, s0
 80019ca:	eef1 7a67 	vneg.f32	s15, s15
 80019ce:	4b45      	ldr	r3, [pc, #276]	; (8001ae4 <Quaternion_Update+0x1cc>)
 80019d0:	edc3 7a00 	vstr	s15, [r3]
	Roll   	= atan2f(2.0f * (q1*q2 + q3*q4), q1*q1 - q2*q2 - q3*q3 + q4*q4);
 80019d4:	ed97 7a05 	vldr	s14, [r7, #20]
 80019d8:	edd7 7a04 	vldr	s15, [r7, #16]
 80019dc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80019e0:	edd7 6a03 	vldr	s13, [r7, #12]
 80019e4:	edd7 7a02 	vldr	s15, [r7, #8]
 80019e8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80019ec:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019f0:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80019f4:	edd7 7a05 	vldr	s15, [r7, #20]
 80019f8:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80019fc:	edd7 7a04 	vldr	s15, [r7, #16]
 8001a00:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001a04:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001a08:	edd7 7a03 	vldr	s15, [r7, #12]
 8001a0c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001a10:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001a14:	edd7 7a02 	vldr	s15, [r7, #8]
 8001a18:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001a1c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a20:	eef0 0a67 	vmov.f32	s1, s15
 8001a24:	eeb0 0a66 	vmov.f32	s0, s13
 8001a28:	f006 fa0c 	bl	8007e44 <atan2f>
 8001a2c:	eef0 7a40 	vmov.f32	s15, s0
 8001a30:	4b2d      	ldr	r3, [pc, #180]	; (8001ae8 <Quaternion_Update+0x1d0>)
 8001a32:	edc3 7a00 	vstr	s15, [r3]

	Pitch *= RAD2DEG;
 8001a36:	4b2b      	ldr	r3, [pc, #172]	; (8001ae4 <Quaternion_Update+0x1cc>)
 8001a38:	edd3 7a00 	vldr	s15, [r3]
 8001a3c:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8001aec <Quaternion_Update+0x1d4>
 8001a40:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a44:	4b27      	ldr	r3, [pc, #156]	; (8001ae4 <Quaternion_Update+0x1cc>)
 8001a46:	edc3 7a00 	vstr	s15, [r3]
	Roll  *= RAD2DEG;
 8001a4a:	4b27      	ldr	r3, [pc, #156]	; (8001ae8 <Quaternion_Update+0x1d0>)
 8001a4c:	edd3 7a00 	vldr	s15, [r3]
 8001a50:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8001aec <Quaternion_Update+0x1d4>
 8001a54:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a58:	4b23      	ldr	r3, [pc, #140]	; (8001ae8 <Quaternion_Update+0x1d0>)
 8001a5a:	edc3 7a00 	vstr	s15, [r3]
	Yaw   *= RAD2DEG;
 8001a5e:	4b20      	ldr	r3, [pc, #128]	; (8001ae0 <Quaternion_Update+0x1c8>)
 8001a60:	edd3 7a00 	vldr	s15, [r3]
 8001a64:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8001aec <Quaternion_Update+0x1d4>
 8001a68:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a6c:	4b1c      	ldr	r3, [pc, #112]	; (8001ae0 <Quaternion_Update+0x1c8>)
 8001a6e:	edc3 7a00 	vstr	s15, [r3]
	
	if(Yaw>=0)
 8001a72:	4b1b      	ldr	r3, [pc, #108]	; (8001ae0 <Quaternion_Update+0x1c8>)
 8001a74:	edd3 7a00 	vldr	s15, [r3]
 8001a78:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001a7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a80:	db0a      	blt.n	8001a98 <Quaternion_Update+0x180>
		Yaw = 360.f - Yaw;
 8001a82:	4b17      	ldr	r3, [pc, #92]	; (8001ae0 <Quaternion_Update+0x1c8>)
 8001a84:	edd3 7a00 	vldr	s15, [r3]
 8001a88:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8001af0 <Quaternion_Update+0x1d8>
 8001a8c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a90:	4b13      	ldr	r3, [pc, #76]	; (8001ae0 <Quaternion_Update+0x1c8>)
 8001a92:	edc3 7a00 	vstr	s15, [r3]
 8001a96:	e007      	b.n	8001aa8 <Quaternion_Update+0x190>
	else	
		Yaw = -Yaw;
 8001a98:	4b11      	ldr	r3, [pc, #68]	; (8001ae0 <Quaternion_Update+0x1c8>)
 8001a9a:	edd3 7a00 	vldr	s15, [r3]
 8001a9e:	eef1 7a67 	vneg.f32	s15, s15
 8001aa2:	4b0f      	ldr	r3, [pc, #60]	; (8001ae0 <Quaternion_Update+0x1c8>)
 8001aa4:	edc3 7a00 	vstr	s15, [r3]
	
	 printf("%d %d %d\n", (int)(Roll), (int)(Pitch), (int)(Yaw));
 8001aa8:	4b0f      	ldr	r3, [pc, #60]	; (8001ae8 <Quaternion_Update+0x1d0>)
 8001aaa:	edd3 7a00 	vldr	s15, [r3]
 8001aae:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8001ab2:	4b0c      	ldr	r3, [pc, #48]	; (8001ae4 <Quaternion_Update+0x1cc>)
 8001ab4:	edd3 7a00 	vldr	s15, [r3]
 8001ab8:	eefd 6ae7 	vcvt.s32.f32	s13, s15
 8001abc:	4b08      	ldr	r3, [pc, #32]	; (8001ae0 <Quaternion_Update+0x1c8>)
 8001abe:	edd3 7a00 	vldr	s15, [r3]
 8001ac2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001ac6:	ee17 3a90 	vmov	r3, s15
 8001aca:	ee16 2a90 	vmov	r2, s13
 8001ace:	ee17 1a10 	vmov	r1, s14
 8001ad2:	4808      	ldr	r0, [pc, #32]	; (8001af4 <Quaternion_Update+0x1dc>)
 8001ad4:	f004 f8a8 	bl	8005c28 <iprintf>
//	 printf("%d %d %d\n", (int)(q[0]*100), (int)(q[1]*100),(int)(q[2]*100));


}
 8001ad8:	bf00      	nop
 8001ada:	3718      	adds	r7, #24
 8001adc:	46bd      	mov	sp, r7
 8001ade:	bd80      	pop	{r7, pc}
 8001ae0:	2000023c 	.word	0x2000023c
 8001ae4:	20000238 	.word	0x20000238
 8001ae8:	20000234 	.word	0x20000234
 8001aec:	42652ee1 	.word	0x42652ee1
 8001af0:	43b40000 	.word	0x43b40000
 8001af4:	08008508 	.word	0x08008508

08001af8 <MahonyAHRSupdateIMU>:
    q[2] = q3 * norm;
    q[3] = q4 * norm;
}


void MahonyAHRSupdateIMU(float* gx, float* gy, float* gz, float* ax, float* ay, float* az, float sampleFreq) {
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b090      	sub	sp, #64	; 0x40
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6178      	str	r0, [r7, #20]
 8001b00:	6139      	str	r1, [r7, #16]
 8001b02:	60fa      	str	r2, [r7, #12]
 8001b04:	60bb      	str	r3, [r7, #8]
 8001b06:	ed87 0a01 	vstr	s0, [r7, #4]
  float halfvx, halfvy, halfvz;
  float halfex, halfey, halfez;
  float qa, qb, qc;

  // Compute feedback only if accelerometer measurement valid (avoids NaN in accelerometer normalisation)
  if(!((ax[0] == 0.0f) && (ay[0] == 0.0f) && (az[0] == 0.0f))) {
 8001b0a:	68bb      	ldr	r3, [r7, #8]
 8001b0c:	edd3 7a00 	vldr	s15, [r3]
 8001b10:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001b14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b18:	d110      	bne.n	8001b3c <MahonyAHRSupdateIMU+0x44>
 8001b1a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001b1c:	edd3 7a00 	vldr	s15, [r3]
 8001b20:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001b24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b28:	d108      	bne.n	8001b3c <MahonyAHRSupdateIMU+0x44>
 8001b2a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001b2c:	edd3 7a00 	vldr	s15, [r3]
 8001b30:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001b34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b38:	f000 8175 	beq.w	8001e26 <MahonyAHRSupdateIMU+0x32e>

    // Normalise accelerometer measurement
    norm = sqrt(ax[0] * ax[0] + ay[0] * ay[0] + az[0] * az[0]);
 8001b3c:	68bb      	ldr	r3, [r7, #8]
 8001b3e:	ed93 7a00 	vldr	s14, [r3]
 8001b42:	68bb      	ldr	r3, [r7, #8]
 8001b44:	edd3 7a00 	vldr	s15, [r3]
 8001b48:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001b4c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001b4e:	edd3 6a00 	vldr	s13, [r3]
 8001b52:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001b54:	edd3 7a00 	vldr	s15, [r3]
 8001b58:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b5c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001b60:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001b62:	edd3 6a00 	vldr	s13, [r3]
 8001b66:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001b68:	edd3 7a00 	vldr	s15, [r3]
 8001b6c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b70:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b74:	ee17 0a90 	vmov	r0, s15
 8001b78:	f7fe fce6 	bl	8000548 <__aeabi_f2d>
 8001b7c:	4602      	mov	r2, r0
 8001b7e:	460b      	mov	r3, r1
 8001b80:	ec43 2b10 	vmov	d0, r2, r3
 8001b84:	f006 f906 	bl	8007d94 <sqrt>
 8001b88:	ec53 2b10 	vmov	r2, r3, d0
 8001b8c:	4610      	mov	r0, r2
 8001b8e:	4619      	mov	r1, r3
 8001b90:	f7ff f80a 	bl	8000ba8 <__aeabi_d2f>
 8001b94:	4603      	mov	r3, r0
 8001b96:	63fb      	str	r3, [r7, #60]	; 0x3c
    ax[0] /= norm;
 8001b98:	68bb      	ldr	r3, [r7, #8]
 8001b9a:	edd3 6a00 	vldr	s13, [r3]
 8001b9e:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8001ba2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001ba6:	68bb      	ldr	r3, [r7, #8]
 8001ba8:	edc3 7a00 	vstr	s15, [r3]
    ay[0] /= norm;
 8001bac:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001bae:	edd3 6a00 	vldr	s13, [r3]
 8001bb2:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8001bb6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001bba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001bbc:	edc3 7a00 	vstr	s15, [r3]
    az[0] /= norm;
 8001bc0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001bc2:	edd3 6a00 	vldr	s13, [r3]
 8001bc6:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8001bca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001bce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001bd0:	edc3 7a00 	vstr	s15, [r3]

    // Estimated direction of gravity and vector perpendicular to magnetic flux
    halfvx = q[1] * q[3] - q[0] * q[2];
 8001bd4:	4b72      	ldr	r3, [pc, #456]	; (8001da0 <MahonyAHRSupdateIMU+0x2a8>)
 8001bd6:	ed93 7a01 	vldr	s14, [r3, #4]
 8001bda:	4b71      	ldr	r3, [pc, #452]	; (8001da0 <MahonyAHRSupdateIMU+0x2a8>)
 8001bdc:	edd3 7a03 	vldr	s15, [r3, #12]
 8001be0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001be4:	4b6e      	ldr	r3, [pc, #440]	; (8001da0 <MahonyAHRSupdateIMU+0x2a8>)
 8001be6:	edd3 6a00 	vldr	s13, [r3]
 8001bea:	4b6d      	ldr	r3, [pc, #436]	; (8001da0 <MahonyAHRSupdateIMU+0x2a8>)
 8001bec:	edd3 7a02 	vldr	s15, [r3, #8]
 8001bf0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001bf4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001bf8:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
    halfvy = q[0] * q[1] + q[2] * q[3];
 8001bfc:	4b68      	ldr	r3, [pc, #416]	; (8001da0 <MahonyAHRSupdateIMU+0x2a8>)
 8001bfe:	ed93 7a00 	vldr	s14, [r3]
 8001c02:	4b67      	ldr	r3, [pc, #412]	; (8001da0 <MahonyAHRSupdateIMU+0x2a8>)
 8001c04:	edd3 7a01 	vldr	s15, [r3, #4]
 8001c08:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001c0c:	4b64      	ldr	r3, [pc, #400]	; (8001da0 <MahonyAHRSupdateIMU+0x2a8>)
 8001c0e:	edd3 6a02 	vldr	s13, [r3, #8]
 8001c12:	4b63      	ldr	r3, [pc, #396]	; (8001da0 <MahonyAHRSupdateIMU+0x2a8>)
 8001c14:	edd3 7a03 	vldr	s15, [r3, #12]
 8001c18:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c1c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c20:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
    halfvz = q[0] * q[0] - 0.5f + q[3] * q[3];
 8001c24:	4b5e      	ldr	r3, [pc, #376]	; (8001da0 <MahonyAHRSupdateIMU+0x2a8>)
 8001c26:	ed93 7a00 	vldr	s14, [r3]
 8001c2a:	4b5d      	ldr	r3, [pc, #372]	; (8001da0 <MahonyAHRSupdateIMU+0x2a8>)
 8001c2c:	edd3 7a00 	vldr	s15, [r3]
 8001c30:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c34:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001c38:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8001c3c:	4b58      	ldr	r3, [pc, #352]	; (8001da0 <MahonyAHRSupdateIMU+0x2a8>)
 8001c3e:	edd3 6a03 	vldr	s13, [r3, #12]
 8001c42:	4b57      	ldr	r3, [pc, #348]	; (8001da0 <MahonyAHRSupdateIMU+0x2a8>)
 8001c44:	edd3 7a03 	vldr	s15, [r3, #12]
 8001c48:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c4c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c50:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30

    // Error is sum of cross product between estimated and measured direction of gravity
    halfex = (ay[0] * halfvz - az[0] * halfvy);
 8001c54:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001c56:	ed93 7a00 	vldr	s14, [r3]
 8001c5a:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8001c5e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001c62:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001c64:	edd3 6a00 	vldr	s13, [r3]
 8001c68:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001c6c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c70:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c74:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    halfey = (az[0] * halfvx - ax[0] * halfvz);
 8001c78:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001c7a:	ed93 7a00 	vldr	s14, [r3]
 8001c7e:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8001c82:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001c86:	68bb      	ldr	r3, [r7, #8]
 8001c88:	edd3 6a00 	vldr	s13, [r3]
 8001c8c:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8001c90:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c94:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c98:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
    halfez = (ax[0] * halfvy - ay[0] * halfvx);
 8001c9c:	68bb      	ldr	r3, [r7, #8]
 8001c9e:	ed93 7a00 	vldr	s14, [r3]
 8001ca2:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001ca6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001caa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001cac:	edd3 6a00 	vldr	s13, [r3]
 8001cb0:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8001cb4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001cb8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001cbc:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

    // Compute and apply integral feedback if enabled
    if(twoKi > 0.0f) {
 8001cc0:	4b38      	ldr	r3, [pc, #224]	; (8001da4 <MahonyAHRSupdateIMU+0x2ac>)
 8001cc2:	edd3 7a00 	vldr	s15, [r3]
 8001cc6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001cca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cce:	dd71      	ble.n	8001db4 <MahonyAHRSupdateIMU+0x2bc>
      integralFBx += twoKi * halfex * (1.0f / sampleFreq);  // integral error scaled by Ki
 8001cd0:	4b34      	ldr	r3, [pc, #208]	; (8001da4 <MahonyAHRSupdateIMU+0x2ac>)
 8001cd2:	ed93 7a00 	vldr	s14, [r3]
 8001cd6:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001cda:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001cde:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8001ce2:	edd7 6a01 	vldr	s13, [r7, #4]
 8001ce6:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8001cea:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001cee:	4b2e      	ldr	r3, [pc, #184]	; (8001da8 <MahonyAHRSupdateIMU+0x2b0>)
 8001cf0:	edd3 7a00 	vldr	s15, [r3]
 8001cf4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001cf8:	4b2b      	ldr	r3, [pc, #172]	; (8001da8 <MahonyAHRSupdateIMU+0x2b0>)
 8001cfa:	edc3 7a00 	vstr	s15, [r3]
      integralFBy += twoKi * halfey * (1.0f / sampleFreq);
 8001cfe:	4b29      	ldr	r3, [pc, #164]	; (8001da4 <MahonyAHRSupdateIMU+0x2ac>)
 8001d00:	ed93 7a00 	vldr	s14, [r3]
 8001d04:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001d08:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001d0c:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8001d10:	edd7 6a01 	vldr	s13, [r7, #4]
 8001d14:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8001d18:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001d1c:	4b23      	ldr	r3, [pc, #140]	; (8001dac <MahonyAHRSupdateIMU+0x2b4>)
 8001d1e:	edd3 7a00 	vldr	s15, [r3]
 8001d22:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d26:	4b21      	ldr	r3, [pc, #132]	; (8001dac <MahonyAHRSupdateIMU+0x2b4>)
 8001d28:	edc3 7a00 	vstr	s15, [r3]
      integralFBz += twoKi * halfez * (1.0f / sampleFreq);
 8001d2c:	4b1d      	ldr	r3, [pc, #116]	; (8001da4 <MahonyAHRSupdateIMU+0x2ac>)
 8001d2e:	ed93 7a00 	vldr	s14, [r3]
 8001d32:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001d36:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001d3a:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8001d3e:	edd7 6a01 	vldr	s13, [r7, #4]
 8001d42:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8001d46:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001d4a:	4b19      	ldr	r3, [pc, #100]	; (8001db0 <MahonyAHRSupdateIMU+0x2b8>)
 8001d4c:	edd3 7a00 	vldr	s15, [r3]
 8001d50:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d54:	4b16      	ldr	r3, [pc, #88]	; (8001db0 <MahonyAHRSupdateIMU+0x2b8>)
 8001d56:	edc3 7a00 	vstr	s15, [r3]
      gx[0] += integralFBx;  // apply integral feedback
 8001d5a:	697b      	ldr	r3, [r7, #20]
 8001d5c:	ed93 7a00 	vldr	s14, [r3]
 8001d60:	4b11      	ldr	r3, [pc, #68]	; (8001da8 <MahonyAHRSupdateIMU+0x2b0>)
 8001d62:	edd3 7a00 	vldr	s15, [r3]
 8001d66:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d6a:	697b      	ldr	r3, [r7, #20]
 8001d6c:	edc3 7a00 	vstr	s15, [r3]
      gy[0] += integralFBy;
 8001d70:	693b      	ldr	r3, [r7, #16]
 8001d72:	ed93 7a00 	vldr	s14, [r3]
 8001d76:	4b0d      	ldr	r3, [pc, #52]	; (8001dac <MahonyAHRSupdateIMU+0x2b4>)
 8001d78:	edd3 7a00 	vldr	s15, [r3]
 8001d7c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d80:	693b      	ldr	r3, [r7, #16]
 8001d82:	edc3 7a00 	vstr	s15, [r3]
      gz[0] += integralFBz;
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	ed93 7a00 	vldr	s14, [r3]
 8001d8c:	4b08      	ldr	r3, [pc, #32]	; (8001db0 <MahonyAHRSupdateIMU+0x2b8>)
 8001d8e:	edd3 7a00 	vldr	s15, [r3]
 8001d92:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	edc3 7a00 	vstr	s15, [r3]
 8001d9c:	e016      	b.n	8001dcc <MahonyAHRSupdateIMU+0x2d4>
 8001d9e:	bf00      	nop
 8001da0:	20000000 	.word	0x20000000
 8001da4:	2000026c 	.word	0x2000026c
 8001da8:	20000270 	.word	0x20000270
 8001dac:	20000274 	.word	0x20000274
 8001db0:	20000278 	.word	0x20000278
    }
    else {
      integralFBx = 0.0f; // prevent integral windup
 8001db4:	4bb2      	ldr	r3, [pc, #712]	; (8002080 <MahonyAHRSupdateIMU+0x588>)
 8001db6:	f04f 0200 	mov.w	r2, #0
 8001dba:	601a      	str	r2, [r3, #0]
      integralFBy = 0.0f;
 8001dbc:	4bb1      	ldr	r3, [pc, #708]	; (8002084 <MahonyAHRSupdateIMU+0x58c>)
 8001dbe:	f04f 0200 	mov.w	r2, #0
 8001dc2:	601a      	str	r2, [r3, #0]
      integralFBz = 0.0f;
 8001dc4:	4bb0      	ldr	r3, [pc, #704]	; (8002088 <MahonyAHRSupdateIMU+0x590>)
 8001dc6:	f04f 0200 	mov.w	r2, #0
 8001dca:	601a      	str	r2, [r3, #0]
    }

    // Apply proportional feedback
    gx[0] += twoKp * halfex;
 8001dcc:	697b      	ldr	r3, [r7, #20]
 8001dce:	ed93 7a00 	vldr	s14, [r3]
 8001dd2:	4bae      	ldr	r3, [pc, #696]	; (800208c <MahonyAHRSupdateIMU+0x594>)
 8001dd4:	edd3 6a00 	vldr	s13, [r3]
 8001dd8:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001ddc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001de0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001de4:	697b      	ldr	r3, [r7, #20]
 8001de6:	edc3 7a00 	vstr	s15, [r3]
    gy[0] += twoKp * halfey;
 8001dea:	693b      	ldr	r3, [r7, #16]
 8001dec:	ed93 7a00 	vldr	s14, [r3]
 8001df0:	4ba6      	ldr	r3, [pc, #664]	; (800208c <MahonyAHRSupdateIMU+0x594>)
 8001df2:	edd3 6a00 	vldr	s13, [r3]
 8001df6:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001dfa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001dfe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e02:	693b      	ldr	r3, [r7, #16]
 8001e04:	edc3 7a00 	vstr	s15, [r3]
    gz[0] += twoKp * halfez;
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	ed93 7a00 	vldr	s14, [r3]
 8001e0e:	4b9f      	ldr	r3, [pc, #636]	; (800208c <MahonyAHRSupdateIMU+0x594>)
 8001e10:	edd3 6a00 	vldr	s13, [r3]
 8001e14:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001e18:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e1c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	edc3 7a00 	vstr	s15, [r3]
  }

  // Integrate rate of change of quaternion
  gx[0] *= (0.5f * (1.0f / sampleFreq));   // pre-multiply common factors
 8001e26:	697b      	ldr	r3, [r7, #20]
 8001e28:	ed93 7a00 	vldr	s14, [r3]
 8001e2c:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8001e30:	edd7 6a01 	vldr	s13, [r7, #4]
 8001e34:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8001e38:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8001e3c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001e40:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e44:	697b      	ldr	r3, [r7, #20]
 8001e46:	edc3 7a00 	vstr	s15, [r3]
  gy[0] *= (0.5f * (1.0f / sampleFreq));
 8001e4a:	693b      	ldr	r3, [r7, #16]
 8001e4c:	ed93 7a00 	vldr	s14, [r3]
 8001e50:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8001e54:	edd7 6a01 	vldr	s13, [r7, #4]
 8001e58:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8001e5c:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8001e60:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001e64:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e68:	693b      	ldr	r3, [r7, #16]
 8001e6a:	edc3 7a00 	vstr	s15, [r3]
  gz[0] *= (0.5f * (1.0f / sampleFreq));
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	ed93 7a00 	vldr	s14, [r3]
 8001e74:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8001e78:	edd7 6a01 	vldr	s13, [r7, #4]
 8001e7c:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8001e80:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8001e84:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001e88:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	edc3 7a00 	vstr	s15, [r3]
  qa = q[0];
 8001e92:	4b7f      	ldr	r3, [pc, #508]	; (8002090 <MahonyAHRSupdateIMU+0x598>)
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	623b      	str	r3, [r7, #32]
  qb = q[1];
 8001e98:	4b7d      	ldr	r3, [pc, #500]	; (8002090 <MahonyAHRSupdateIMU+0x598>)
 8001e9a:	685b      	ldr	r3, [r3, #4]
 8001e9c:	61fb      	str	r3, [r7, #28]
  qc = q[2];
 8001e9e:	4b7c      	ldr	r3, [pc, #496]	; (8002090 <MahonyAHRSupdateIMU+0x598>)
 8001ea0:	689b      	ldr	r3, [r3, #8]
 8001ea2:	61bb      	str	r3, [r7, #24]
  q[0] += (-qb * gx[0] - qc * gy[0] - q[3] * gz[0]);
 8001ea4:	4b7a      	ldr	r3, [pc, #488]	; (8002090 <MahonyAHRSupdateIMU+0x598>)
 8001ea6:	ed93 7a00 	vldr	s14, [r3]
 8001eaa:	edd7 7a07 	vldr	s15, [r7, #28]
 8001eae:	eef1 6a67 	vneg.f32	s13, s15
 8001eb2:	697b      	ldr	r3, [r7, #20]
 8001eb4:	edd3 7a00 	vldr	s15, [r3]
 8001eb8:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001ebc:	693b      	ldr	r3, [r7, #16]
 8001ebe:	ed93 6a00 	vldr	s12, [r3]
 8001ec2:	edd7 7a06 	vldr	s15, [r7, #24]
 8001ec6:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001eca:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001ece:	4b70      	ldr	r3, [pc, #448]	; (8002090 <MahonyAHRSupdateIMU+0x598>)
 8001ed0:	ed93 6a03 	vldr	s12, [r3, #12]
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	edd3 7a00 	vldr	s15, [r3]
 8001eda:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001ede:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001ee2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ee6:	4b6a      	ldr	r3, [pc, #424]	; (8002090 <MahonyAHRSupdateIMU+0x598>)
 8001ee8:	edc3 7a00 	vstr	s15, [r3]
  q[1] += (qa * gx[0] + qc * gz[0] - q[3] * gy[0]);
 8001eec:	4b68      	ldr	r3, [pc, #416]	; (8002090 <MahonyAHRSupdateIMU+0x598>)
 8001eee:	ed93 7a01 	vldr	s14, [r3, #4]
 8001ef2:	697b      	ldr	r3, [r7, #20]
 8001ef4:	edd3 6a00 	vldr	s13, [r3]
 8001ef8:	edd7 7a08 	vldr	s15, [r7, #32]
 8001efc:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	ed93 6a00 	vldr	s12, [r3]
 8001f06:	edd7 7a06 	vldr	s15, [r7, #24]
 8001f0a:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001f0e:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001f12:	4b5f      	ldr	r3, [pc, #380]	; (8002090 <MahonyAHRSupdateIMU+0x598>)
 8001f14:	ed93 6a03 	vldr	s12, [r3, #12]
 8001f18:	693b      	ldr	r3, [r7, #16]
 8001f1a:	edd3 7a00 	vldr	s15, [r3]
 8001f1e:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001f22:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001f26:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f2a:	4b59      	ldr	r3, [pc, #356]	; (8002090 <MahonyAHRSupdateIMU+0x598>)
 8001f2c:	edc3 7a01 	vstr	s15, [r3, #4]
  q[2] += (qa * gy[0] - qb * gz[0] + q[3] * gx[0]);
 8001f30:	4b57      	ldr	r3, [pc, #348]	; (8002090 <MahonyAHRSupdateIMU+0x598>)
 8001f32:	ed93 7a02 	vldr	s14, [r3, #8]
 8001f36:	693b      	ldr	r3, [r7, #16]
 8001f38:	edd3 6a00 	vldr	s13, [r3]
 8001f3c:	edd7 7a08 	vldr	s15, [r7, #32]
 8001f40:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	ed93 6a00 	vldr	s12, [r3]
 8001f4a:	edd7 7a07 	vldr	s15, [r7, #28]
 8001f4e:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001f52:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001f56:	4b4e      	ldr	r3, [pc, #312]	; (8002090 <MahonyAHRSupdateIMU+0x598>)
 8001f58:	ed93 6a03 	vldr	s12, [r3, #12]
 8001f5c:	697b      	ldr	r3, [r7, #20]
 8001f5e:	edd3 7a00 	vldr	s15, [r3]
 8001f62:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001f66:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001f6a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f6e:	4b48      	ldr	r3, [pc, #288]	; (8002090 <MahonyAHRSupdateIMU+0x598>)
 8001f70:	edc3 7a02 	vstr	s15, [r3, #8]
  q[3] += (qa * gz[0] + qb * gy[0] - qc * gx[0]);
 8001f74:	4b46      	ldr	r3, [pc, #280]	; (8002090 <MahonyAHRSupdateIMU+0x598>)
 8001f76:	ed93 7a03 	vldr	s14, [r3, #12]
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	edd3 6a00 	vldr	s13, [r3]
 8001f80:	edd7 7a08 	vldr	s15, [r7, #32]
 8001f84:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001f88:	693b      	ldr	r3, [r7, #16]
 8001f8a:	ed93 6a00 	vldr	s12, [r3]
 8001f8e:	edd7 7a07 	vldr	s15, [r7, #28]
 8001f92:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001f96:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001f9a:	697b      	ldr	r3, [r7, #20]
 8001f9c:	ed93 6a00 	vldr	s12, [r3]
 8001fa0:	edd7 7a06 	vldr	s15, [r7, #24]
 8001fa4:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001fa8:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001fac:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001fb0:	4b37      	ldr	r3, [pc, #220]	; (8002090 <MahonyAHRSupdateIMU+0x598>)
 8001fb2:	edc3 7a03 	vstr	s15, [r3, #12]

  // Normalise quaternion
  norm = sqrt(q[0] * q[0] + q[1] * q[1] + q[2] * q[2] + q[3] * q[3]);
 8001fb6:	4b36      	ldr	r3, [pc, #216]	; (8002090 <MahonyAHRSupdateIMU+0x598>)
 8001fb8:	ed93 7a00 	vldr	s14, [r3]
 8001fbc:	4b34      	ldr	r3, [pc, #208]	; (8002090 <MahonyAHRSupdateIMU+0x598>)
 8001fbe:	edd3 7a00 	vldr	s15, [r3]
 8001fc2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001fc6:	4b32      	ldr	r3, [pc, #200]	; (8002090 <MahonyAHRSupdateIMU+0x598>)
 8001fc8:	edd3 6a01 	vldr	s13, [r3, #4]
 8001fcc:	4b30      	ldr	r3, [pc, #192]	; (8002090 <MahonyAHRSupdateIMU+0x598>)
 8001fce:	edd3 7a01 	vldr	s15, [r3, #4]
 8001fd2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001fd6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001fda:	4b2d      	ldr	r3, [pc, #180]	; (8002090 <MahonyAHRSupdateIMU+0x598>)
 8001fdc:	edd3 6a02 	vldr	s13, [r3, #8]
 8001fe0:	4b2b      	ldr	r3, [pc, #172]	; (8002090 <MahonyAHRSupdateIMU+0x598>)
 8001fe2:	edd3 7a02 	vldr	s15, [r3, #8]
 8001fe6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001fea:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001fee:	4b28      	ldr	r3, [pc, #160]	; (8002090 <MahonyAHRSupdateIMU+0x598>)
 8001ff0:	edd3 6a03 	vldr	s13, [r3, #12]
 8001ff4:	4b26      	ldr	r3, [pc, #152]	; (8002090 <MahonyAHRSupdateIMU+0x598>)
 8001ff6:	edd3 7a03 	vldr	s15, [r3, #12]
 8001ffa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ffe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002002:	ee17 0a90 	vmov	r0, s15
 8002006:	f7fe fa9f 	bl	8000548 <__aeabi_f2d>
 800200a:	4602      	mov	r2, r0
 800200c:	460b      	mov	r3, r1
 800200e:	ec43 2b10 	vmov	d0, r2, r3
 8002012:	f005 febf 	bl	8007d94 <sqrt>
 8002016:	ec53 2b10 	vmov	r2, r3, d0
 800201a:	4610      	mov	r0, r2
 800201c:	4619      	mov	r1, r3
 800201e:	f7fe fdc3 	bl	8000ba8 <__aeabi_d2f>
 8002022:	4603      	mov	r3, r0
 8002024:	63fb      	str	r3, [r7, #60]	; 0x3c
  q[0] /= norm;
 8002026:	4b1a      	ldr	r3, [pc, #104]	; (8002090 <MahonyAHRSupdateIMU+0x598>)
 8002028:	edd3 6a00 	vldr	s13, [r3]
 800202c:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8002030:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002034:	4b16      	ldr	r3, [pc, #88]	; (8002090 <MahonyAHRSupdateIMU+0x598>)
 8002036:	edc3 7a00 	vstr	s15, [r3]
  q[1] /= norm;
 800203a:	4b15      	ldr	r3, [pc, #84]	; (8002090 <MahonyAHRSupdateIMU+0x598>)
 800203c:	edd3 6a01 	vldr	s13, [r3, #4]
 8002040:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8002044:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002048:	4b11      	ldr	r3, [pc, #68]	; (8002090 <MahonyAHRSupdateIMU+0x598>)
 800204a:	edc3 7a01 	vstr	s15, [r3, #4]
  q[2] /= norm;
 800204e:	4b10      	ldr	r3, [pc, #64]	; (8002090 <MahonyAHRSupdateIMU+0x598>)
 8002050:	edd3 6a02 	vldr	s13, [r3, #8]
 8002054:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8002058:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800205c:	4b0c      	ldr	r3, [pc, #48]	; (8002090 <MahonyAHRSupdateIMU+0x598>)
 800205e:	edc3 7a02 	vstr	s15, [r3, #8]
  q[3] /= norm;
 8002062:	4b0b      	ldr	r3, [pc, #44]	; (8002090 <MahonyAHRSupdateIMU+0x598>)
 8002064:	edd3 6a03 	vldr	s13, [r3, #12]
 8002068:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 800206c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002070:	4b07      	ldr	r3, [pc, #28]	; (8002090 <MahonyAHRSupdateIMU+0x598>)
 8002072:	edc3 7a03 	vstr	s15, [r3, #12]
}
 8002076:	bf00      	nop
 8002078:	3740      	adds	r7, #64	; 0x40
 800207a:	46bd      	mov	sp, r7
 800207c:	bd80      	pop	{r7, pc}
 800207e:	bf00      	nop
 8002080:	20000270 	.word	0x20000270
 8002084:	20000274 	.word	0x20000274
 8002088:	20000278 	.word	0x20000278
 800208c:	20000010 	.word	0x20000010
 8002090:	20000000 	.word	0x20000000

08002094 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002094:	b480      	push	{r7}
 8002096:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002098:	4b04      	ldr	r3, [pc, #16]	; (80020ac <__NVIC_GetPriorityGrouping+0x18>)
 800209a:	68db      	ldr	r3, [r3, #12]
 800209c:	0a1b      	lsrs	r3, r3, #8
 800209e:	f003 0307 	and.w	r3, r3, #7
}
 80020a2:	4618      	mov	r0, r3
 80020a4:	46bd      	mov	sp, r7
 80020a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020aa:	4770      	bx	lr
 80020ac:	e000ed00 	.word	0xe000ed00

080020b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020b0:	b480      	push	{r7}
 80020b2:	b083      	sub	sp, #12
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	4603      	mov	r3, r0
 80020b8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020be:	2b00      	cmp	r3, #0
 80020c0:	db0b      	blt.n	80020da <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80020c2:	79fb      	ldrb	r3, [r7, #7]
 80020c4:	f003 021f 	and.w	r2, r3, #31
 80020c8:	4907      	ldr	r1, [pc, #28]	; (80020e8 <__NVIC_EnableIRQ+0x38>)
 80020ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020ce:	095b      	lsrs	r3, r3, #5
 80020d0:	2001      	movs	r0, #1
 80020d2:	fa00 f202 	lsl.w	r2, r0, r2
 80020d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80020da:	bf00      	nop
 80020dc:	370c      	adds	r7, #12
 80020de:	46bd      	mov	sp, r7
 80020e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e4:	4770      	bx	lr
 80020e6:	bf00      	nop
 80020e8:	e000e100 	.word	0xe000e100

080020ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80020ec:	b480      	push	{r7}
 80020ee:	b083      	sub	sp, #12
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	4603      	mov	r3, r0
 80020f4:	6039      	str	r1, [r7, #0]
 80020f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	db0a      	blt.n	8002116 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002100:	683b      	ldr	r3, [r7, #0]
 8002102:	b2da      	uxtb	r2, r3
 8002104:	490c      	ldr	r1, [pc, #48]	; (8002138 <__NVIC_SetPriority+0x4c>)
 8002106:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800210a:	0112      	lsls	r2, r2, #4
 800210c:	b2d2      	uxtb	r2, r2
 800210e:	440b      	add	r3, r1
 8002110:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002114:	e00a      	b.n	800212c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002116:	683b      	ldr	r3, [r7, #0]
 8002118:	b2da      	uxtb	r2, r3
 800211a:	4908      	ldr	r1, [pc, #32]	; (800213c <__NVIC_SetPriority+0x50>)
 800211c:	79fb      	ldrb	r3, [r7, #7]
 800211e:	f003 030f 	and.w	r3, r3, #15
 8002122:	3b04      	subs	r3, #4
 8002124:	0112      	lsls	r2, r2, #4
 8002126:	b2d2      	uxtb	r2, r2
 8002128:	440b      	add	r3, r1
 800212a:	761a      	strb	r2, [r3, #24]
}
 800212c:	bf00      	nop
 800212e:	370c      	adds	r7, #12
 8002130:	46bd      	mov	sp, r7
 8002132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002136:	4770      	bx	lr
 8002138:	e000e100 	.word	0xe000e100
 800213c:	e000ed00 	.word	0xe000ed00

08002140 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002140:	b480      	push	{r7}
 8002142:	b089      	sub	sp, #36	; 0x24
 8002144:	af00      	add	r7, sp, #0
 8002146:	60f8      	str	r0, [r7, #12]
 8002148:	60b9      	str	r1, [r7, #8]
 800214a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	f003 0307 	and.w	r3, r3, #7
 8002152:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002154:	69fb      	ldr	r3, [r7, #28]
 8002156:	f1c3 0307 	rsb	r3, r3, #7
 800215a:	2b04      	cmp	r3, #4
 800215c:	bf28      	it	cs
 800215e:	2304      	movcs	r3, #4
 8002160:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002162:	69fb      	ldr	r3, [r7, #28]
 8002164:	3304      	adds	r3, #4
 8002166:	2b06      	cmp	r3, #6
 8002168:	d902      	bls.n	8002170 <NVIC_EncodePriority+0x30>
 800216a:	69fb      	ldr	r3, [r7, #28]
 800216c:	3b03      	subs	r3, #3
 800216e:	e000      	b.n	8002172 <NVIC_EncodePriority+0x32>
 8002170:	2300      	movs	r3, #0
 8002172:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002174:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002178:	69bb      	ldr	r3, [r7, #24]
 800217a:	fa02 f303 	lsl.w	r3, r2, r3
 800217e:	43da      	mvns	r2, r3
 8002180:	68bb      	ldr	r3, [r7, #8]
 8002182:	401a      	ands	r2, r3
 8002184:	697b      	ldr	r3, [r7, #20]
 8002186:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002188:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800218c:	697b      	ldr	r3, [r7, #20]
 800218e:	fa01 f303 	lsl.w	r3, r1, r3
 8002192:	43d9      	mvns	r1, r3
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002198:	4313      	orrs	r3, r2
         );
}
 800219a:	4618      	mov	r0, r3
 800219c:	3724      	adds	r7, #36	; 0x24
 800219e:	46bd      	mov	sp, r7
 80021a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a4:	4770      	bx	lr
	...

080021a8 <LL_AHB1_GRP1_EnableClock>:
{
 80021a8:	b480      	push	{r7}
 80021aa:	b085      	sub	sp, #20
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 80021b0:	4b08      	ldr	r3, [pc, #32]	; (80021d4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80021b2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80021b4:	4907      	ldr	r1, [pc, #28]	; (80021d4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	4313      	orrs	r3, r2
 80021ba:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80021bc:	4b05      	ldr	r3, [pc, #20]	; (80021d4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80021be:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	4013      	ands	r3, r2
 80021c4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80021c6:	68fb      	ldr	r3, [r7, #12]
}
 80021c8:	bf00      	nop
 80021ca:	3714      	adds	r7, #20
 80021cc:	46bd      	mov	sp, r7
 80021ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d2:	4770      	bx	lr
 80021d4:	40023800 	.word	0x40023800

080021d8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	af00      	add	r7, sp, #0

  /* Init with LL driver */
  /* DMA controller clock enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA1);
 80021dc:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 80021e0:	f7ff ffe2 	bl	80021a8 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Stream1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80021e4:	f7ff ff56 	bl	8002094 <__NVIC_GetPriorityGrouping>
 80021e8:	4603      	mov	r3, r0
 80021ea:	2200      	movs	r2, #0
 80021ec:	2100      	movs	r1, #0
 80021ee:	4618      	mov	r0, r3
 80021f0:	f7ff ffa6 	bl	8002140 <NVIC_EncodePriority>
 80021f4:	4603      	mov	r3, r0
 80021f6:	4619      	mov	r1, r3
 80021f8:	200c      	movs	r0, #12
 80021fa:	f7ff ff77 	bl	80020ec <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 80021fe:	200c      	movs	r0, #12
 8002200:	f7ff ff56 	bl	80020b0 <__NVIC_EnableIRQ>

}
 8002204:	bf00      	nop
 8002206:	bd80      	pop	{r7, pc}

08002208 <__NVIC_GetPriorityGrouping>:
{
 8002208:	b480      	push	{r7}
 800220a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800220c:	4b04      	ldr	r3, [pc, #16]	; (8002220 <__NVIC_GetPriorityGrouping+0x18>)
 800220e:	68db      	ldr	r3, [r3, #12]
 8002210:	0a1b      	lsrs	r3, r3, #8
 8002212:	f003 0307 	and.w	r3, r3, #7
}
 8002216:	4618      	mov	r0, r3
 8002218:	46bd      	mov	sp, r7
 800221a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221e:	4770      	bx	lr
 8002220:	e000ed00 	.word	0xe000ed00

08002224 <__NVIC_EnableIRQ>:
{
 8002224:	b480      	push	{r7}
 8002226:	b083      	sub	sp, #12
 8002228:	af00      	add	r7, sp, #0
 800222a:	4603      	mov	r3, r0
 800222c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800222e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002232:	2b00      	cmp	r3, #0
 8002234:	db0b      	blt.n	800224e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002236:	79fb      	ldrb	r3, [r7, #7]
 8002238:	f003 021f 	and.w	r2, r3, #31
 800223c:	4907      	ldr	r1, [pc, #28]	; (800225c <__NVIC_EnableIRQ+0x38>)
 800223e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002242:	095b      	lsrs	r3, r3, #5
 8002244:	2001      	movs	r0, #1
 8002246:	fa00 f202 	lsl.w	r2, r0, r2
 800224a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800224e:	bf00      	nop
 8002250:	370c      	adds	r7, #12
 8002252:	46bd      	mov	sp, r7
 8002254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002258:	4770      	bx	lr
 800225a:	bf00      	nop
 800225c:	e000e100 	.word	0xe000e100

08002260 <__NVIC_SetPriority>:
{
 8002260:	b480      	push	{r7}
 8002262:	b083      	sub	sp, #12
 8002264:	af00      	add	r7, sp, #0
 8002266:	4603      	mov	r3, r0
 8002268:	6039      	str	r1, [r7, #0]
 800226a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800226c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002270:	2b00      	cmp	r3, #0
 8002272:	db0a      	blt.n	800228a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002274:	683b      	ldr	r3, [r7, #0]
 8002276:	b2da      	uxtb	r2, r3
 8002278:	490c      	ldr	r1, [pc, #48]	; (80022ac <__NVIC_SetPriority+0x4c>)
 800227a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800227e:	0112      	lsls	r2, r2, #4
 8002280:	b2d2      	uxtb	r2, r2
 8002282:	440b      	add	r3, r1
 8002284:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002288:	e00a      	b.n	80022a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800228a:	683b      	ldr	r3, [r7, #0]
 800228c:	b2da      	uxtb	r2, r3
 800228e:	4908      	ldr	r1, [pc, #32]	; (80022b0 <__NVIC_SetPriority+0x50>)
 8002290:	79fb      	ldrb	r3, [r7, #7]
 8002292:	f003 030f 	and.w	r3, r3, #15
 8002296:	3b04      	subs	r3, #4
 8002298:	0112      	lsls	r2, r2, #4
 800229a:	b2d2      	uxtb	r2, r2
 800229c:	440b      	add	r3, r1
 800229e:	761a      	strb	r2, [r3, #24]
}
 80022a0:	bf00      	nop
 80022a2:	370c      	adds	r7, #12
 80022a4:	46bd      	mov	sp, r7
 80022a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022aa:	4770      	bx	lr
 80022ac:	e000e100 	.word	0xe000e100
 80022b0:	e000ed00 	.word	0xe000ed00

080022b4 <NVIC_EncodePriority>:
{
 80022b4:	b480      	push	{r7}
 80022b6:	b089      	sub	sp, #36	; 0x24
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	60f8      	str	r0, [r7, #12]
 80022bc:	60b9      	str	r1, [r7, #8]
 80022be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	f003 0307 	and.w	r3, r3, #7
 80022c6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80022c8:	69fb      	ldr	r3, [r7, #28]
 80022ca:	f1c3 0307 	rsb	r3, r3, #7
 80022ce:	2b04      	cmp	r3, #4
 80022d0:	bf28      	it	cs
 80022d2:	2304      	movcs	r3, #4
 80022d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80022d6:	69fb      	ldr	r3, [r7, #28]
 80022d8:	3304      	adds	r3, #4
 80022da:	2b06      	cmp	r3, #6
 80022dc:	d902      	bls.n	80022e4 <NVIC_EncodePriority+0x30>
 80022de:	69fb      	ldr	r3, [r7, #28]
 80022e0:	3b03      	subs	r3, #3
 80022e2:	e000      	b.n	80022e6 <NVIC_EncodePriority+0x32>
 80022e4:	2300      	movs	r3, #0
 80022e6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022e8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80022ec:	69bb      	ldr	r3, [r7, #24]
 80022ee:	fa02 f303 	lsl.w	r3, r2, r3
 80022f2:	43da      	mvns	r2, r3
 80022f4:	68bb      	ldr	r3, [r7, #8]
 80022f6:	401a      	ands	r2, r3
 80022f8:	697b      	ldr	r3, [r7, #20]
 80022fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80022fc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002300:	697b      	ldr	r3, [r7, #20]
 8002302:	fa01 f303 	lsl.w	r3, r1, r3
 8002306:	43d9      	mvns	r1, r3
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800230c:	4313      	orrs	r3, r2
}
 800230e:	4618      	mov	r0, r3
 8002310:	3724      	adds	r7, #36	; 0x24
 8002312:	46bd      	mov	sp, r7
 8002314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002318:	4770      	bx	lr
	...

0800231c <LL_AHB1_GRP1_EnableClock>:
{
 800231c:	b480      	push	{r7}
 800231e:	b085      	sub	sp, #20
 8002320:	af00      	add	r7, sp, #0
 8002322:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8002324:	4b08      	ldr	r3, [pc, #32]	; (8002348 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002326:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002328:	4907      	ldr	r1, [pc, #28]	; (8002348 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	4313      	orrs	r3, r2
 800232e:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8002330:	4b05      	ldr	r3, [pc, #20]	; (8002348 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002332:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	4013      	ands	r3, r2
 8002338:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800233a:	68fb      	ldr	r3, [r7, #12]
}
 800233c:	bf00      	nop
 800233e:	3714      	adds	r7, #20
 8002340:	46bd      	mov	sp, r7
 8002342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002346:	4770      	bx	lr
 8002348:	40023800 	.word	0x40023800

0800234c <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 800234c:	b480      	push	{r7}
 800234e:	b085      	sub	sp, #20
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
 8002354:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFF], (Line >> 16), Port << POSITION_VAL((Line >> 16)));
 8002356:	4a13      	ldr	r2, [pc, #76]	; (80023a4 <LL_SYSCFG_SetEXTISource+0x58>)
 8002358:	683b      	ldr	r3, [r7, #0]
 800235a:	b2db      	uxtb	r3, r3
 800235c:	3302      	adds	r3, #2
 800235e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002362:	683b      	ldr	r3, [r7, #0]
 8002364:	0c1b      	lsrs	r3, r3, #16
 8002366:	43db      	mvns	r3, r3
 8002368:	ea02 0103 	and.w	r1, r2, r3
 800236c:	683b      	ldr	r3, [r7, #0]
 800236e:	0c1b      	lsrs	r3, r3, #16
 8002370:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	fa93 f3a3 	rbit	r3, r3
 8002378:	60bb      	str	r3, [r7, #8]
  return result;
 800237a:	68bb      	ldr	r3, [r7, #8]
 800237c:	fab3 f383 	clz	r3, r3
 8002380:	b2db      	uxtb	r3, r3
 8002382:	461a      	mov	r2, r3
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	fa03 f202 	lsl.w	r2, r3, r2
 800238a:	4806      	ldr	r0, [pc, #24]	; (80023a4 <LL_SYSCFG_SetEXTISource+0x58>)
 800238c:	683b      	ldr	r3, [r7, #0]
 800238e:	b2db      	uxtb	r3, r3
 8002390:	430a      	orrs	r2, r1
 8002392:	3302      	adds	r3, #2
 8002394:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 8002398:	bf00      	nop
 800239a:	3714      	adds	r7, #20
 800239c:	46bd      	mov	sp, r7
 800239e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a2:	4770      	bx	lr
 80023a4:	40013800 	.word	0x40013800

080023a8 <LL_GPIO_SetPinMode>:
{
 80023a8:	b480      	push	{r7}
 80023aa:	b089      	sub	sp, #36	; 0x24
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	60f8      	str	r0, [r7, #12]
 80023b0:	60b9      	str	r1, [r7, #8]
 80023b2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	681a      	ldr	r2, [r3, #0]
 80023b8:	68bb      	ldr	r3, [r7, #8]
 80023ba:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023bc:	697b      	ldr	r3, [r7, #20]
 80023be:	fa93 f3a3 	rbit	r3, r3
 80023c2:	613b      	str	r3, [r7, #16]
  return result;
 80023c4:	693b      	ldr	r3, [r7, #16]
 80023c6:	fab3 f383 	clz	r3, r3
 80023ca:	b2db      	uxtb	r3, r3
 80023cc:	005b      	lsls	r3, r3, #1
 80023ce:	2103      	movs	r1, #3
 80023d0:	fa01 f303 	lsl.w	r3, r1, r3
 80023d4:	43db      	mvns	r3, r3
 80023d6:	401a      	ands	r2, r3
 80023d8:	68bb      	ldr	r3, [r7, #8]
 80023da:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023dc:	69fb      	ldr	r3, [r7, #28]
 80023de:	fa93 f3a3 	rbit	r3, r3
 80023e2:	61bb      	str	r3, [r7, #24]
  return result;
 80023e4:	69bb      	ldr	r3, [r7, #24]
 80023e6:	fab3 f383 	clz	r3, r3
 80023ea:	b2db      	uxtb	r3, r3
 80023ec:	005b      	lsls	r3, r3, #1
 80023ee:	6879      	ldr	r1, [r7, #4]
 80023f0:	fa01 f303 	lsl.w	r3, r1, r3
 80023f4:	431a      	orrs	r2, r3
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	601a      	str	r2, [r3, #0]
}
 80023fa:	bf00      	nop
 80023fc:	3724      	adds	r7, #36	; 0x24
 80023fe:	46bd      	mov	sp, r7
 8002400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002404:	4770      	bx	lr

08002406 <LL_GPIO_SetPinPull>:
{
 8002406:	b480      	push	{r7}
 8002408:	b089      	sub	sp, #36	; 0x24
 800240a:	af00      	add	r7, sp, #0
 800240c:	60f8      	str	r0, [r7, #12]
 800240e:	60b9      	str	r1, [r7, #8]
 8002410:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	68da      	ldr	r2, [r3, #12]
 8002416:	68bb      	ldr	r3, [r7, #8]
 8002418:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800241a:	697b      	ldr	r3, [r7, #20]
 800241c:	fa93 f3a3 	rbit	r3, r3
 8002420:	613b      	str	r3, [r7, #16]
  return result;
 8002422:	693b      	ldr	r3, [r7, #16]
 8002424:	fab3 f383 	clz	r3, r3
 8002428:	b2db      	uxtb	r3, r3
 800242a:	005b      	lsls	r3, r3, #1
 800242c:	2103      	movs	r1, #3
 800242e:	fa01 f303 	lsl.w	r3, r1, r3
 8002432:	43db      	mvns	r3, r3
 8002434:	401a      	ands	r2, r3
 8002436:	68bb      	ldr	r3, [r7, #8]
 8002438:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800243a:	69fb      	ldr	r3, [r7, #28]
 800243c:	fa93 f3a3 	rbit	r3, r3
 8002440:	61bb      	str	r3, [r7, #24]
  return result;
 8002442:	69bb      	ldr	r3, [r7, #24]
 8002444:	fab3 f383 	clz	r3, r3
 8002448:	b2db      	uxtb	r3, r3
 800244a:	005b      	lsls	r3, r3, #1
 800244c:	6879      	ldr	r1, [r7, #4]
 800244e:	fa01 f303 	lsl.w	r3, r1, r3
 8002452:	431a      	orrs	r2, r3
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	60da      	str	r2, [r3, #12]
}
 8002458:	bf00      	nop
 800245a:	3724      	adds	r7, #36	; 0x24
 800245c:	46bd      	mov	sp, r7
 800245e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002462:	4770      	bx	lr

08002464 <LL_GPIO_ResetOutputPin>:
{
 8002464:	b480      	push	{r7}
 8002466:	b083      	sub	sp, #12
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]
 800246c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 800246e:	683b      	ldr	r3, [r7, #0]
 8002470:	041a      	lsls	r2, r3, #16
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	619a      	str	r2, [r3, #24]
}
 8002476:	bf00      	nop
 8002478:	370c      	adds	r7, #12
 800247a:	46bd      	mov	sp, r7
 800247c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002480:	4770      	bx	lr
	...

08002484 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	b088      	sub	sp, #32
 8002488:	af00      	add	r7, sp, #0

  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 800248a:	f107 0318 	add.w	r3, r7, #24
 800248e:	2200      	movs	r2, #0
 8002490:	601a      	str	r2, [r3, #0]
 8002492:	605a      	str	r2, [r3, #4]
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002494:	463b      	mov	r3, r7
 8002496:	2200      	movs	r2, #0
 8002498:	601a      	str	r2, [r3, #0]
 800249a:	605a      	str	r2, [r3, #4]
 800249c:	609a      	str	r2, [r3, #8]
 800249e:	60da      	str	r2, [r3, #12]
 80024a0:	611a      	str	r2, [r3, #16]
 80024a2:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOH);
 80024a4:	2080      	movs	r0, #128	; 0x80
 80024a6:	f7ff ff39 	bl	800231c <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 80024aa:	2001      	movs	r0, #1
 80024ac:	f7ff ff36 	bl	800231c <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 80024b0:	2004      	movs	r0, #4
 80024b2:	f7ff ff33 	bl	800231c <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 80024b6:	2002      	movs	r0, #2
 80024b8:	f7ff ff30 	bl	800231c <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_4);
 80024bc:	2110      	movs	r1, #16
 80024be:	482a      	ldr	r0, [pc, #168]	; (8002568 <MX_GPIO_Init+0xe4>)
 80024c0:	f7ff ffd0 	bl	8002464 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_5);
 80024c4:	2120      	movs	r1, #32
 80024c6:	4829      	ldr	r0, [pc, #164]	; (800256c <MX_GPIO_Init+0xe8>)
 80024c8:	f7ff ffcc 	bl	8002464 <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_4;
 80024cc:	2310      	movs	r3, #16
 80024ce:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80024d0:	2301      	movs	r3, #1
 80024d2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80024d4:	2300      	movs	r3, #0
 80024d6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80024d8:	2300      	movs	r3, #0
 80024da:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80024dc:	2300      	movs	r3, #0
 80024de:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024e0:	463b      	mov	r3, r7
 80024e2:	4619      	mov	r1, r3
 80024e4:	4820      	ldr	r0, [pc, #128]	; (8002568 <MX_GPIO_Init+0xe4>)
 80024e6:	f001 fec1 	bl	800426c <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_5;
 80024ea:	2320      	movs	r3, #32
 80024ec:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80024ee:	2301      	movs	r3, #1
 80024f0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80024f2:	2300      	movs	r3, #0
 80024f4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80024f6:	2300      	movs	r3, #0
 80024f8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80024fa:	2300      	movs	r3, #0
 80024fc:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024fe:	463b      	mov	r3, r7
 8002500:	4619      	mov	r1, r3
 8002502:	481a      	ldr	r0, [pc, #104]	; (800256c <MX_GPIO_Init+0xe8>)
 8002504:	f001 feb2 	bl	800426c <LL_GPIO_Init>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE4);
 8002508:	4919      	ldr	r1, [pc, #100]	; (8002570 <MX_GPIO_Init+0xec>)
 800250a:	2002      	movs	r0, #2
 800250c:	f7ff ff1e 	bl	800234c <LL_SYSCFG_SetEXTISource>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_4;
 8002510:	2310      	movs	r3, #16
 8002512:	61bb      	str	r3, [r7, #24]
  EXTI_InitStruct.LineCommand = ENABLE;
 8002514:	2301      	movs	r3, #1
 8002516:	773b      	strb	r3, [r7, #28]
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8002518:	2300      	movs	r3, #0
 800251a:	777b      	strb	r3, [r7, #29]
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_RISING;
 800251c:	2301      	movs	r3, #1
 800251e:	77bb      	strb	r3, [r7, #30]
  LL_EXTI_Init(&EXTI_InitStruct);
 8002520:	f107 0318 	add.w	r3, r7, #24
 8002524:	4618      	mov	r0, r3
 8002526:	f001 fd1b 	bl	8003f60 <LL_EXTI_Init>

  /**/
  LL_GPIO_SetPinPull(GPIOC, LL_GPIO_PIN_4, LL_GPIO_PULL_NO);
 800252a:	2200      	movs	r2, #0
 800252c:	2110      	movs	r1, #16
 800252e:	4811      	ldr	r0, [pc, #68]	; (8002574 <MX_GPIO_Init+0xf0>)
 8002530:	f7ff ff69 	bl	8002406 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinMode(GPIOC, LL_GPIO_PIN_4, LL_GPIO_MODE_INPUT);
 8002534:	2200      	movs	r2, #0
 8002536:	2110      	movs	r1, #16
 8002538:	480e      	ldr	r0, [pc, #56]	; (8002574 <MX_GPIO_Init+0xf0>)
 800253a:	f7ff ff35 	bl	80023a8 <LL_GPIO_SetPinMode>

  /* EXTI interrupt init*/
  NVIC_SetPriority(EXTI4_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 800253e:	f7ff fe63 	bl	8002208 <__NVIC_GetPriorityGrouping>
 8002542:	4603      	mov	r3, r0
 8002544:	2200      	movs	r2, #0
 8002546:	2100      	movs	r1, #0
 8002548:	4618      	mov	r0, r3
 800254a:	f7ff feb3 	bl	80022b4 <NVIC_EncodePriority>
 800254e:	4603      	mov	r3, r0
 8002550:	4619      	mov	r1, r3
 8002552:	200a      	movs	r0, #10
 8002554:	f7ff fe84 	bl	8002260 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI4_IRQn);
 8002558:	200a      	movs	r0, #10
 800255a:	f7ff fe63 	bl	8002224 <__NVIC_EnableIRQ>

}
 800255e:	bf00      	nop
 8002560:	3720      	adds	r7, #32
 8002562:	46bd      	mov	sp, r7
 8002564:	bd80      	pop	{r7, pc}
 8002566:	bf00      	nop
 8002568:	40020000 	.word	0x40020000
 800256c:	40020400 	.word	0x40020400
 8002570:	000f0001 	.word	0x000f0001
 8002574:	40020800 	.word	0x40020800

08002578 <__NVIC_SetPriorityGrouping>:
{
 8002578:	b480      	push	{r7}
 800257a:	b085      	sub	sp, #20
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	f003 0307 	and.w	r3, r3, #7
 8002586:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002588:	4b0c      	ldr	r3, [pc, #48]	; (80025bc <__NVIC_SetPriorityGrouping+0x44>)
 800258a:	68db      	ldr	r3, [r3, #12]
 800258c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800258e:	68ba      	ldr	r2, [r7, #8]
 8002590:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002594:	4013      	ands	r3, r2
 8002596:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800259c:	68bb      	ldr	r3, [r7, #8]
 800259e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80025a0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80025a4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80025a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80025aa:	4a04      	ldr	r2, [pc, #16]	; (80025bc <__NVIC_SetPriorityGrouping+0x44>)
 80025ac:	68bb      	ldr	r3, [r7, #8]
 80025ae:	60d3      	str	r3, [r2, #12]
}
 80025b0:	bf00      	nop
 80025b2:	3714      	adds	r7, #20
 80025b4:	46bd      	mov	sp, r7
 80025b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ba:	4770      	bx	lr
 80025bc:	e000ed00 	.word	0xe000ed00

080025c0 <__NVIC_GetPriorityGrouping>:
{
 80025c0:	b480      	push	{r7}
 80025c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80025c4:	4b04      	ldr	r3, [pc, #16]	; (80025d8 <__NVIC_GetPriorityGrouping+0x18>)
 80025c6:	68db      	ldr	r3, [r3, #12]
 80025c8:	0a1b      	lsrs	r3, r3, #8
 80025ca:	f003 0307 	and.w	r3, r3, #7
}
 80025ce:	4618      	mov	r0, r3
 80025d0:	46bd      	mov	sp, r7
 80025d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d6:	4770      	bx	lr
 80025d8:	e000ed00 	.word	0xe000ed00

080025dc <__NVIC_SetPriority>:
{
 80025dc:	b480      	push	{r7}
 80025de:	b083      	sub	sp, #12
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	4603      	mov	r3, r0
 80025e4:	6039      	str	r1, [r7, #0]
 80025e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	db0a      	blt.n	8002606 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025f0:	683b      	ldr	r3, [r7, #0]
 80025f2:	b2da      	uxtb	r2, r3
 80025f4:	490c      	ldr	r1, [pc, #48]	; (8002628 <__NVIC_SetPriority+0x4c>)
 80025f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025fa:	0112      	lsls	r2, r2, #4
 80025fc:	b2d2      	uxtb	r2, r2
 80025fe:	440b      	add	r3, r1
 8002600:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002604:	e00a      	b.n	800261c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002606:	683b      	ldr	r3, [r7, #0]
 8002608:	b2da      	uxtb	r2, r3
 800260a:	4908      	ldr	r1, [pc, #32]	; (800262c <__NVIC_SetPriority+0x50>)
 800260c:	79fb      	ldrb	r3, [r7, #7]
 800260e:	f003 030f 	and.w	r3, r3, #15
 8002612:	3b04      	subs	r3, #4
 8002614:	0112      	lsls	r2, r2, #4
 8002616:	b2d2      	uxtb	r2, r2
 8002618:	440b      	add	r3, r1
 800261a:	761a      	strb	r2, [r3, #24]
}
 800261c:	bf00      	nop
 800261e:	370c      	adds	r7, #12
 8002620:	46bd      	mov	sp, r7
 8002622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002626:	4770      	bx	lr
 8002628:	e000e100 	.word	0xe000e100
 800262c:	e000ed00 	.word	0xe000ed00

08002630 <NVIC_EncodePriority>:
{
 8002630:	b480      	push	{r7}
 8002632:	b089      	sub	sp, #36	; 0x24
 8002634:	af00      	add	r7, sp, #0
 8002636:	60f8      	str	r0, [r7, #12]
 8002638:	60b9      	str	r1, [r7, #8]
 800263a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	f003 0307 	and.w	r3, r3, #7
 8002642:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002644:	69fb      	ldr	r3, [r7, #28]
 8002646:	f1c3 0307 	rsb	r3, r3, #7
 800264a:	2b04      	cmp	r3, #4
 800264c:	bf28      	it	cs
 800264e:	2304      	movcs	r3, #4
 8002650:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002652:	69fb      	ldr	r3, [r7, #28]
 8002654:	3304      	adds	r3, #4
 8002656:	2b06      	cmp	r3, #6
 8002658:	d902      	bls.n	8002660 <NVIC_EncodePriority+0x30>
 800265a:	69fb      	ldr	r3, [r7, #28]
 800265c:	3b03      	subs	r3, #3
 800265e:	e000      	b.n	8002662 <NVIC_EncodePriority+0x32>
 8002660:	2300      	movs	r3, #0
 8002662:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002664:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002668:	69bb      	ldr	r3, [r7, #24]
 800266a:	fa02 f303 	lsl.w	r3, r2, r3
 800266e:	43da      	mvns	r2, r3
 8002670:	68bb      	ldr	r3, [r7, #8]
 8002672:	401a      	ands	r2, r3
 8002674:	697b      	ldr	r3, [r7, #20]
 8002676:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002678:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800267c:	697b      	ldr	r3, [r7, #20]
 800267e:	fa01 f303 	lsl.w	r3, r1, r3
 8002682:	43d9      	mvns	r1, r3
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002688:	4313      	orrs	r3, r2
}
 800268a:	4618      	mov	r0, r3
 800268c:	3724      	adds	r7, #36	; 0x24
 800268e:	46bd      	mov	sp, r7
 8002690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002694:	4770      	bx	lr
	...

08002698 <LL_DMA_EnableStream>:
{
 8002698:	b480      	push	{r7}
 800269a:	b083      	sub	sp, #12
 800269c:	af00      	add	r7, sp, #0
 800269e:	6078      	str	r0, [r7, #4]
 80026a0:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_EN);
 80026a2:	4a0c      	ldr	r2, [pc, #48]	; (80026d4 <LL_DMA_EnableStream+0x3c>)
 80026a4:	683b      	ldr	r3, [r7, #0]
 80026a6:	4413      	add	r3, r2
 80026a8:	781b      	ldrb	r3, [r3, #0]
 80026aa:	461a      	mov	r2, r3
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	4413      	add	r3, r2
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	4908      	ldr	r1, [pc, #32]	; (80026d4 <LL_DMA_EnableStream+0x3c>)
 80026b4:	683a      	ldr	r2, [r7, #0]
 80026b6:	440a      	add	r2, r1
 80026b8:	7812      	ldrb	r2, [r2, #0]
 80026ba:	4611      	mov	r1, r2
 80026bc:	687a      	ldr	r2, [r7, #4]
 80026be:	440a      	add	r2, r1
 80026c0:	f043 0301 	orr.w	r3, r3, #1
 80026c4:	6013      	str	r3, [r2, #0]
}
 80026c6:	bf00      	nop
 80026c8:	370c      	adds	r7, #12
 80026ca:	46bd      	mov	sp, r7
 80026cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d0:	4770      	bx	lr
 80026d2:	bf00      	nop
 80026d4:	0800851c 	.word	0x0800851c

080026d8 <LL_DMA_DisableStream>:
{
 80026d8:	b480      	push	{r7}
 80026da:	b083      	sub	sp, #12
 80026dc:	af00      	add	r7, sp, #0
 80026de:	6078      	str	r0, [r7, #4]
 80026e0:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_EN);
 80026e2:	4a0c      	ldr	r2, [pc, #48]	; (8002714 <LL_DMA_DisableStream+0x3c>)
 80026e4:	683b      	ldr	r3, [r7, #0]
 80026e6:	4413      	add	r3, r2
 80026e8:	781b      	ldrb	r3, [r3, #0]
 80026ea:	461a      	mov	r2, r3
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	4413      	add	r3, r2
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	4908      	ldr	r1, [pc, #32]	; (8002714 <LL_DMA_DisableStream+0x3c>)
 80026f4:	683a      	ldr	r2, [r7, #0]
 80026f6:	440a      	add	r2, r1
 80026f8:	7812      	ldrb	r2, [r2, #0]
 80026fa:	4611      	mov	r1, r2
 80026fc:	687a      	ldr	r2, [r7, #4]
 80026fe:	440a      	add	r2, r1
 8002700:	f023 0301 	bic.w	r3, r3, #1
 8002704:	6013      	str	r3, [r2, #0]
}
 8002706:	bf00      	nop
 8002708:	370c      	adds	r7, #12
 800270a:	46bd      	mov	sp, r7
 800270c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002710:	4770      	bx	lr
 8002712:	bf00      	nop
 8002714:	0800851c 	.word	0x0800851c

08002718 <LL_DMA_ClearFlag_TC1>:
{
 8002718:	b480      	push	{r7}
 800271a:	b083      	sub	sp, #12
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->LIFCR , DMA_LIFCR_CTCIF1);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002726:	609a      	str	r2, [r3, #8]
}
 8002728:	bf00      	nop
 800272a:	370c      	adds	r7, #12
 800272c:	46bd      	mov	sp, r7
 800272e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002732:	4770      	bx	lr

08002734 <LL_RCC_HSE_Enable>:
  * @brief  Enable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
 8002734:	b480      	push	{r7}
 8002736:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8002738:	4b05      	ldr	r3, [pc, #20]	; (8002750 <LL_RCC_HSE_Enable+0x1c>)
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	4a04      	ldr	r2, [pc, #16]	; (8002750 <LL_RCC_HSE_Enable+0x1c>)
 800273e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002742:	6013      	str	r3, [r2, #0]
}
 8002744:	bf00      	nop
 8002746:	46bd      	mov	sp, r7
 8002748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800274c:	4770      	bx	lr
 800274e:	bf00      	nop
 8002750:	40023800 	.word	0x40023800

08002754 <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
 8002754:	b480      	push	{r7}
 8002756:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY));
 8002758:	4b07      	ldr	r3, [pc, #28]	; (8002778 <LL_RCC_HSE_IsReady+0x24>)
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002760:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002764:	bf0c      	ite	eq
 8002766:	2301      	moveq	r3, #1
 8002768:	2300      	movne	r3, #0
 800276a:	b2db      	uxtb	r3, r3
}
 800276c:	4618      	mov	r0, r3
 800276e:	46bd      	mov	sp, r7
 8002770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002774:	4770      	bx	lr
 8002776:	bf00      	nop
 8002778:	40023800 	.word	0x40023800

0800277c <LL_RCC_SetSysClkSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 800277c:	b480      	push	{r7}
 800277e:	b083      	sub	sp, #12
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8002784:	4b06      	ldr	r3, [pc, #24]	; (80027a0 <LL_RCC_SetSysClkSource+0x24>)
 8002786:	689b      	ldr	r3, [r3, #8]
 8002788:	f023 0203 	bic.w	r2, r3, #3
 800278c:	4904      	ldr	r1, [pc, #16]	; (80027a0 <LL_RCC_SetSysClkSource+0x24>)
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	4313      	orrs	r3, r2
 8002792:	608b      	str	r3, [r1, #8]
}
 8002794:	bf00      	nop
 8002796:	370c      	adds	r7, #12
 8002798:	46bd      	mov	sp, r7
 800279a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279e:	4770      	bx	lr
 80027a0:	40023800 	.word	0x40023800

080027a4 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80027a4:	b480      	push	{r7}
 80027a6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80027a8:	4b04      	ldr	r3, [pc, #16]	; (80027bc <LL_RCC_GetSysClkSource+0x18>)
 80027aa:	689b      	ldr	r3, [r3, #8]
 80027ac:	f003 030c 	and.w	r3, r3, #12
}
 80027b0:	4618      	mov	r0, r3
 80027b2:	46bd      	mov	sp, r7
 80027b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b8:	4770      	bx	lr
 80027ba:	bf00      	nop
 80027bc:	40023800 	.word	0x40023800

080027c0 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 80027c0:	b480      	push	{r7}
 80027c2:	b083      	sub	sp, #12
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80027c8:	4b06      	ldr	r3, [pc, #24]	; (80027e4 <LL_RCC_SetAHBPrescaler+0x24>)
 80027ca:	689b      	ldr	r3, [r3, #8]
 80027cc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80027d0:	4904      	ldr	r1, [pc, #16]	; (80027e4 <LL_RCC_SetAHBPrescaler+0x24>)
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	4313      	orrs	r3, r2
 80027d6:	608b      	str	r3, [r1, #8]
}
 80027d8:	bf00      	nop
 80027da:	370c      	adds	r7, #12
 80027dc:	46bd      	mov	sp, r7
 80027de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e2:	4770      	bx	lr
 80027e4:	40023800 	.word	0x40023800

080027e8 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 80027e8:	b480      	push	{r7}
 80027ea:	b083      	sub	sp, #12
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80027f0:	4b06      	ldr	r3, [pc, #24]	; (800280c <LL_RCC_SetAPB1Prescaler+0x24>)
 80027f2:	689b      	ldr	r3, [r3, #8]
 80027f4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80027f8:	4904      	ldr	r1, [pc, #16]	; (800280c <LL_RCC_SetAPB1Prescaler+0x24>)
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	4313      	orrs	r3, r2
 80027fe:	608b      	str	r3, [r1, #8]
}
 8002800:	bf00      	nop
 8002802:	370c      	adds	r7, #12
 8002804:	46bd      	mov	sp, r7
 8002806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280a:	4770      	bx	lr
 800280c:	40023800 	.word	0x40023800

08002810 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8002810:	b480      	push	{r7}
 8002812:	b083      	sub	sp, #12
 8002814:	af00      	add	r7, sp, #0
 8002816:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8002818:	4b06      	ldr	r3, [pc, #24]	; (8002834 <LL_RCC_SetAPB2Prescaler+0x24>)
 800281a:	689b      	ldr	r3, [r3, #8]
 800281c:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002820:	4904      	ldr	r1, [pc, #16]	; (8002834 <LL_RCC_SetAPB2Prescaler+0x24>)
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	4313      	orrs	r3, r2
 8002826:	608b      	str	r3, [r1, #8]
}
 8002828:	bf00      	nop
 800282a:	370c      	adds	r7, #12
 800282c:	46bd      	mov	sp, r7
 800282e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002832:	4770      	bx	lr
 8002834:	40023800 	.word	0x40023800

08002838 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8002838:	b480      	push	{r7}
 800283a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 800283c:	4b05      	ldr	r3, [pc, #20]	; (8002854 <LL_RCC_PLL_Enable+0x1c>)
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	4a04      	ldr	r2, [pc, #16]	; (8002854 <LL_RCC_PLL_Enable+0x1c>)
 8002842:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002846:	6013      	str	r3, [r2, #0]
}
 8002848:	bf00      	nop
 800284a:	46bd      	mov	sp, r7
 800284c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002850:	4770      	bx	lr
 8002852:	bf00      	nop
 8002854:	40023800 	.word	0x40023800

08002858 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8002858:	b480      	push	{r7}
 800285a:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 800285c:	4b07      	ldr	r3, [pc, #28]	; (800287c <LL_RCC_PLL_IsReady+0x24>)
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002864:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002868:	bf0c      	ite	eq
 800286a:	2301      	moveq	r3, #1
 800286c:	2300      	movne	r3, #0
 800286e:	b2db      	uxtb	r3, r3
}
 8002870:	4618      	mov	r0, r3
 8002872:	46bd      	mov	sp, r7
 8002874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002878:	4770      	bx	lr
 800287a:	bf00      	nop
 800287c:	40023800 	.word	0x40023800

08002880 <LL_RCC_PLL_ConfigDomain_SYS>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP_R)
{
 8002880:	b480      	push	{r7}
 8002882:	b085      	sub	sp, #20
 8002884:	af00      	add	r7, sp, #0
 8002886:	60f8      	str	r0, [r7, #12]
 8002888:	60b9      	str	r1, [r7, #8]
 800288a:	607a      	str	r2, [r7, #4]
 800288c:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN,
 800288e:	4b0d      	ldr	r3, [pc, #52]	; (80028c4 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 8002890:	685a      	ldr	r2, [r3, #4]
 8002892:	4b0d      	ldr	r3, [pc, #52]	; (80028c8 <LL_RCC_PLL_ConfigDomain_SYS+0x48>)
 8002894:	4013      	ands	r3, r2
 8002896:	68f9      	ldr	r1, [r7, #12]
 8002898:	68ba      	ldr	r2, [r7, #8]
 800289a:	4311      	orrs	r1, r2
 800289c:	687a      	ldr	r2, [r7, #4]
 800289e:	0192      	lsls	r2, r2, #6
 80028a0:	430a      	orrs	r2, r1
 80028a2:	4908      	ldr	r1, [pc, #32]	; (80028c4 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 80028a4:	4313      	orrs	r3, r2
 80028a6:	604b      	str	r3, [r1, #4]
             Source | PLLM | PLLN << RCC_PLLCFGR_PLLN_Pos);
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLP, PLLP_R);
 80028a8:	4b06      	ldr	r3, [pc, #24]	; (80028c4 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 80028aa:	685b      	ldr	r3, [r3, #4]
 80028ac:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80028b0:	4904      	ldr	r1, [pc, #16]	; (80028c4 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 80028b2:	683b      	ldr	r3, [r7, #0]
 80028b4:	4313      	orrs	r3, r2
 80028b6:	604b      	str	r3, [r1, #4]
#if defined(RCC_PLLR_SYSCLK_SUPPORT)
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLR, PLLP_R);
#endif /* RCC_PLLR_SYSCLK_SUPPORT */
}
 80028b8:	bf00      	nop
 80028ba:	3714      	adds	r7, #20
 80028bc:	46bd      	mov	sp, r7
 80028be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c2:	4770      	bx	lr
 80028c4:	40023800 	.word	0x40023800
 80028c8:	ffbf8000 	.word	0xffbf8000

080028cc <LL_APB1_GRP1_EnableClock>:
{
 80028cc:	b480      	push	{r7}
 80028ce:	b085      	sub	sp, #20
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 80028d4:	4b08      	ldr	r3, [pc, #32]	; (80028f8 <LL_APB1_GRP1_EnableClock+0x2c>)
 80028d6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80028d8:	4907      	ldr	r1, [pc, #28]	; (80028f8 <LL_APB1_GRP1_EnableClock+0x2c>)
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	4313      	orrs	r3, r2
 80028de:	640b      	str	r3, [r1, #64]	; 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80028e0:	4b05      	ldr	r3, [pc, #20]	; (80028f8 <LL_APB1_GRP1_EnableClock+0x2c>)
 80028e2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	4013      	ands	r3, r2
 80028e8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80028ea:	68fb      	ldr	r3, [r7, #12]
}
 80028ec:	bf00      	nop
 80028ee:	3714      	adds	r7, #20
 80028f0:	46bd      	mov	sp, r7
 80028f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f6:	4770      	bx	lr
 80028f8:	40023800 	.word	0x40023800

080028fc <LL_APB2_GRP1_EnableClock>:
{
 80028fc:	b480      	push	{r7}
 80028fe:	b085      	sub	sp, #20
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8002904:	4b08      	ldr	r3, [pc, #32]	; (8002928 <LL_APB2_GRP1_EnableClock+0x2c>)
 8002906:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002908:	4907      	ldr	r1, [pc, #28]	; (8002928 <LL_APB2_GRP1_EnableClock+0x2c>)
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	4313      	orrs	r3, r2
 800290e:	644b      	str	r3, [r1, #68]	; 0x44
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8002910:	4b05      	ldr	r3, [pc, #20]	; (8002928 <LL_APB2_GRP1_EnableClock+0x2c>)
 8002912:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	4013      	ands	r3, r2
 8002918:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800291a:	68fb      	ldr	r3, [r7, #12]
}
 800291c:	bf00      	nop
 800291e:	3714      	adds	r7, #20
 8002920:	46bd      	mov	sp, r7
 8002922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002926:	4770      	bx	lr
 8002928:	40023800 	.word	0x40023800

0800292c <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 800292c:	b480      	push	{r7}
 800292e:	b083      	sub	sp, #12
 8002930:	af00      	add	r7, sp, #0
 8002932:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8002934:	4b06      	ldr	r3, [pc, #24]	; (8002950 <LL_FLASH_SetLatency+0x24>)
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f023 0207 	bic.w	r2, r3, #7
 800293c:	4904      	ldr	r1, [pc, #16]	; (8002950 <LL_FLASH_SetLatency+0x24>)
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	4313      	orrs	r3, r2
 8002942:	600b      	str	r3, [r1, #0]
}
 8002944:	bf00      	nop
 8002946:	370c      	adds	r7, #12
 8002948:	46bd      	mov	sp, r7
 800294a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294e:	4770      	bx	lr
 8002950:	40023c00 	.word	0x40023c00

08002954 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_13
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8002954:	b480      	push	{r7}
 8002956:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8002958:	4b04      	ldr	r3, [pc, #16]	; (800296c <LL_FLASH_GetLatency+0x18>)
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f003 0307 	and.w	r3, r3, #7
}
 8002960:	4618      	mov	r0, r3
 8002962:	46bd      	mov	sp, r7
 8002964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002968:	4770      	bx	lr
 800296a:	bf00      	nop
 800296c:	40023c00 	.word	0x40023c00

08002970 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 8002970:	b480      	push	{r7}
 8002972:	b083      	sub	sp, #12
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]
 8002978:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 800297a:	687a      	ldr	r2, [r7, #4]
 800297c:	683b      	ldr	r3, [r7, #0]
 800297e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002982:	4a07      	ldr	r2, [pc, #28]	; (80029a0 <LL_InitTick+0x30>)
 8002984:	3b01      	subs	r3, #1
 8002986:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8002988:	4b05      	ldr	r3, [pc, #20]	; (80029a0 <LL_InitTick+0x30>)
 800298a:	2200      	movs	r2, #0
 800298c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800298e:	4b04      	ldr	r3, [pc, #16]	; (80029a0 <LL_InitTick+0x30>)
 8002990:	2205      	movs	r2, #5
 8002992:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 8002994:	bf00      	nop
 8002996:	370c      	adds	r7, #12
 8002998:	46bd      	mov	sp, r7
 800299a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299e:	4770      	bx	lr
 80029a0:	e000e010 	.word	0xe000e010

080029a4 <LL_PWR_SetRegulVoltageScaling>:
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE3
  *         (*) LL_PWR_REGU_VOLTAGE_SCALE1 is not available for STM32F401xx devices
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
 80029a4:	b480      	push	{r7}
 80029a6:	b083      	sub	sp, #12
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR, PWR_CR_VOS, VoltageScaling);
 80029ac:	4b06      	ldr	r3, [pc, #24]	; (80029c8 <LL_PWR_SetRegulVoltageScaling+0x24>)
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80029b4:	4904      	ldr	r1, [pc, #16]	; (80029c8 <LL_PWR_SetRegulVoltageScaling+0x24>)
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	4313      	orrs	r3, r2
 80029ba:	600b      	str	r3, [r1, #0]
}
 80029bc:	bf00      	nop
 80029be:	370c      	adds	r7, #12
 80029c0:	46bd      	mov	sp, r7
 80029c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c6:	4770      	bx	lr
 80029c8:	40007000 	.word	0x40007000

080029cc <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 80029cc:	b480      	push	{r7}
 80029ce:	b083      	sub	sp, #12
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	f043 0201 	orr.w	r2, r3, #1
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	601a      	str	r2, [r3, #0]
}
 80029e0:	bf00      	nop
 80029e2:	370c      	adds	r7, #12
 80029e4:	46bd      	mov	sp, r7
 80029e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ea:	4770      	bx	lr

080029ec <LL_TIM_CC_EnableChannel>:
  *         @arg @ref LL_TIM_CHANNEL_CH3N
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_CC_EnableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
{
 80029ec:	b480      	push	{r7}
 80029ee:	b083      	sub	sp, #12
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	6078      	str	r0, [r7, #4]
 80029f4:	6039      	str	r1, [r7, #0]
  SET_BIT(TIMx->CCER, Channels);
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	6a1a      	ldr	r2, [r3, #32]
 80029fa:	683b      	ldr	r3, [r7, #0]
 80029fc:	431a      	orrs	r2, r3
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	621a      	str	r2, [r3, #32]
}
 8002a02:	bf00      	nop
 8002a04:	370c      	adds	r7, #12
 8002a06:	46bd      	mov	sp, r7
 8002a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0c:	4770      	bx	lr

08002a0e <LL_TIM_CC_DisableChannel>:
  *         @arg @ref LL_TIM_CHANNEL_CH3N
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_CC_DisableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
{
 8002a0e:	b480      	push	{r7}
 8002a10:	b083      	sub	sp, #12
 8002a12:	af00      	add	r7, sp, #0
 8002a14:	6078      	str	r0, [r7, #4]
 8002a16:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(TIMx->CCER, Channels);
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	6a1a      	ldr	r2, [r3, #32]
 8002a1c:	683b      	ldr	r3, [r7, #0]
 8002a1e:	43db      	mvns	r3, r3
 8002a20:	401a      	ands	r2, r3
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	621a      	str	r2, [r3, #32]
}
 8002a26:	bf00      	nop
 8002a28:	370c      	adds	r7, #12
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a30:	4770      	bx	lr

08002a32 <LL_USART_EnableIT_IDLE>:
{
 8002a32:	b480      	push	{r7}
 8002a34:	b089      	sub	sp, #36	; 0x24
 8002a36:	af00      	add	r7, sp, #0
 8002a38:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	330c      	adds	r3, #12
 8002a3e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	e853 3f00 	ldrex	r3, [r3]
 8002a46:	60bb      	str	r3, [r7, #8]
   return(result);
 8002a48:	68bb      	ldr	r3, [r7, #8]
 8002a4a:	f043 0310 	orr.w	r3, r3, #16
 8002a4e:	61fb      	str	r3, [r7, #28]
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	330c      	adds	r3, #12
 8002a54:	69fa      	ldr	r2, [r7, #28]
 8002a56:	61ba      	str	r2, [r7, #24]
 8002a58:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a5a:	6979      	ldr	r1, [r7, #20]
 8002a5c:	69ba      	ldr	r2, [r7, #24]
 8002a5e:	e841 2300 	strex	r3, r2, [r1]
 8002a62:	613b      	str	r3, [r7, #16]
   return(result);
 8002a64:	693b      	ldr	r3, [r7, #16]
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d1e7      	bne.n	8002a3a <LL_USART_EnableIT_IDLE+0x8>
}
 8002a6a:	bf00      	nop
 8002a6c:	bf00      	nop
 8002a6e:	3724      	adds	r7, #36	; 0x24
 8002a70:	46bd      	mov	sp, r7
 8002a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a76:	4770      	bx	lr

08002a78 <LL_USART_EnableIT_RXNE>:
{
 8002a78:	b480      	push	{r7}
 8002a7a:	b089      	sub	sp, #36	; 0x24
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	330c      	adds	r3, #12
 8002a84:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	e853 3f00 	ldrex	r3, [r3]
 8002a8c:	60bb      	str	r3, [r7, #8]
   return(result);
 8002a8e:	68bb      	ldr	r3, [r7, #8]
 8002a90:	f043 0320 	orr.w	r3, r3, #32
 8002a94:	61fb      	str	r3, [r7, #28]
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	330c      	adds	r3, #12
 8002a9a:	69fa      	ldr	r2, [r7, #28]
 8002a9c:	61ba      	str	r2, [r7, #24]
 8002a9e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002aa0:	6979      	ldr	r1, [r7, #20]
 8002aa2:	69ba      	ldr	r2, [r7, #24]
 8002aa4:	e841 2300 	strex	r3, r2, [r1]
 8002aa8:	613b      	str	r3, [r7, #16]
   return(result);
 8002aaa:	693b      	ldr	r3, [r7, #16]
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d1e7      	bne.n	8002a80 <LL_USART_EnableIT_RXNE+0x8>
}
 8002ab0:	bf00      	nop
 8002ab2:	bf00      	nop
 8002ab4:	3724      	adds	r7, #36	; 0x24
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002abc:	4770      	bx	lr
	...

08002ac0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8002ac4:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002ac8:	f7ff ff18 	bl	80028fc <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8002acc:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8002ad0:	f7ff fefc 	bl	80028cc <LL_APB1_GRP1_EnableClock>

  /* System interrupt init*/
  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002ad4:	2003      	movs	r0, #3
 8002ad6:	f7ff fd4f 	bl	8002578 <__NVIC_SetPriorityGrouping>

  /* SysTick_IRQn interrupt configuration */
  NVIC_SetPriority(SysTick_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),15, 0));
 8002ada:	f7ff fd71 	bl	80025c0 <__NVIC_GetPriorityGrouping>
 8002ade:	4603      	mov	r3, r0
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	210f      	movs	r1, #15
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	f7ff fda3 	bl	8002630 <NVIC_EncodePriority>
 8002aea:	4603      	mov	r3, r0
 8002aec:	4619      	mov	r1, r3
 8002aee:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002af2:	f7ff fd73 	bl	80025dc <__NVIC_SetPriority>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002af6:	f000 f8cd 	bl	8002c94 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  LL_InitTick(168000000, 1000000U);		//	Clock 1us , 1ms   
 8002afa:	4951      	ldr	r1, [pc, #324]	; (8002c40 <main+0x180>)
 8002afc:	4851      	ldr	r0, [pc, #324]	; (8002c44 <main+0x184>)
 8002afe:	f7ff ff37 	bl	8002970 <LL_InitTick>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002b02:	f7ff fcbf 	bl	8002484 <MX_GPIO_Init>
  MX_DMA_Init();
 8002b06:	f7ff fb67 	bl	80021d8 <MX_DMA_Init>
  MX_USART6_UART_Init();
 8002b0a:	f001 f8e1 	bl	8003cd0 <MX_USART6_UART_Init>
  MX_SPI1_Init();
 8002b0e:	f000 f9fb 	bl	8002f08 <MX_SPI1_Init>
  MX_TIM3_Init();
 8002b12:	f000 fd81 	bl	8003618 <MX_TIM3_Init>
  MX_USART3_UART_Init();
 8002b16:	f001 f849 	bl	8003bac <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */


  LL_TIM_EnableCounter(TIM3);
 8002b1a:	484b      	ldr	r0, [pc, #300]	; (8002c48 <main+0x188>)
 8002b1c:	f7ff ff56 	bl	80029cc <LL_TIM_EnableCounter>
  LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH1);
 8002b20:	2101      	movs	r1, #1
 8002b22:	4849      	ldr	r0, [pc, #292]	; (8002c48 <main+0x188>)
 8002b24:	f7ff ff62 	bl	80029ec <LL_TIM_CC_EnableChannel>

  TIM3->PSC = 2000;
 8002b28:	4b47      	ldr	r3, [pc, #284]	; (8002c48 <main+0x188>)
 8002b2a:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8002b2e:	629a      	str	r2, [r3, #40]	; 0x28
  usDelay(100000);
 8002b30:	4846      	ldr	r0, [pc, #280]	; (8002c4c <main+0x18c>)
 8002b32:	f000 f8f3 	bl	8002d1c <usDelay>
  TIM3->PSC = 1500;
 8002b36:	4b44      	ldr	r3, [pc, #272]	; (8002c48 <main+0x188>)
 8002b38:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8002b3c:	629a      	str	r2, [r3, #40]	; 0x28
  usDelay(100000);
 8002b3e:	4843      	ldr	r0, [pc, #268]	; (8002c4c <main+0x18c>)
 8002b40:	f000 f8ec 	bl	8002d1c <usDelay>
  TIM3->PSC = 1000;
 8002b44:	4b40      	ldr	r3, [pc, #256]	; (8002c48 <main+0x188>)
 8002b46:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002b4a:	629a      	str	r2, [r3, #40]	; 0x28
  usDelay(100000);
 8002b4c:	483f      	ldr	r0, [pc, #252]	; (8002c4c <main+0x18c>)
 8002b4e:	f000 f8e5 	bl	8002d1c <usDelay>


  LL_TIM_CC_DisableChannel(TIM3, LL_TIM_CHANNEL_CH1);
 8002b52:	2101      	movs	r1, #1
 8002b54:	483c      	ldr	r0, [pc, #240]	; (8002c48 <main+0x188>)
 8002b56:	f7ff ff5a 	bl	8002a0e <LL_TIM_CC_DisableChannel>

//  LL_USART_EnableIT_RXNE(USART3);	// UART3  
  LL_USART_EnableIT_RXNE(USART6);	// UART6  
 8002b5a:	483d      	ldr	r0, [pc, #244]	; (8002c50 <main+0x190>)
 8002b5c:	f7ff ff8c 	bl	8002a78 <LL_USART_EnableIT_RXNE>
  ICM20602_Initialization();
 8002b60:	f7fe fd08 	bl	8001574 <ICM20602_Initialization>
  GPS_DMA_init(&recv_msg, USART3, DMA1, LL_DMA_STREAM_1);
 8002b64:	2301      	movs	r3, #1
 8002b66:	4a3b      	ldr	r2, [pc, #236]	; (8002c54 <main+0x194>)
 8002b68:	493b      	ldr	r1, [pc, #236]	; (8002c58 <main+0x198>)
 8002b6a:	483c      	ldr	r0, [pc, #240]	; (8002c5c <main+0x19c>)
 8002b6c:	f7fe fa92 	bl	8001094 <GPS_DMA_init>



  //     
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8002b70:	4b3b      	ldr	r3, [pc, #236]	; (8002c60 <main+0x1a0>)
 8002b72:	68db      	ldr	r3, [r3, #12]
 8002b74:	4a3a      	ldr	r2, [pc, #232]	; (8002c60 <main+0x1a0>)
 8002b76:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002b7a:	60d3      	str	r3, [r2, #12]
  DWT->CYCCNT = 0;
 8002b7c:	4b39      	ldr	r3, [pc, #228]	; (8002c64 <main+0x1a4>)
 8002b7e:	2200      	movs	r2, #0
 8002b80:	605a      	str	r2, [r3, #4]
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8002b82:	4b38      	ldr	r3, [pc, #224]	; (8002c64 <main+0x1a4>)
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	4a37      	ldr	r2, [pc, #220]	; (8002c64 <main+0x1a4>)
 8002b88:	f043 0301 	orr.w	r3, r3, #1
 8002b8c:	6013      	str	r3, [r2, #0]


  DMA1->LIFCR |= DMA_LIFCR_CTCIF1|DMA_LIFCR_CHTIF1|DMA_LIFCR_CTEIF1|DMA_LIFCR_CDMEIF1|DMA_LIFCR_CFEIF1;
 8002b8e:	4b31      	ldr	r3, [pc, #196]	; (8002c54 <main+0x194>)
 8002b90:	689b      	ldr	r3, [r3, #8]
 8002b92:	4a30      	ldr	r2, [pc, #192]	; (8002c54 <main+0x194>)
 8002b94:	f443 6374 	orr.w	r3, r3, #3904	; 0xf40
 8002b98:	6093      	str	r3, [r2, #8]
  LL_DMA_EnableStream(DMA1,LL_DMA_STREAM_1);
 8002b9a:	2101      	movs	r1, #1
 8002b9c:	482d      	ldr	r0, [pc, #180]	; (8002c54 <main+0x194>)
 8002b9e:	f7ff fd7b 	bl	8002698 <LL_DMA_EnableStream>
  LL_USART_EnableIT_IDLE(USART3);
 8002ba2:	482d      	ldr	r0, [pc, #180]	; (8002c58 <main+0x198>)
 8002ba4:	f7ff ff45 	bl	8002a32 <LL_USART_EnableIT_IDLE>
  {
  //	  LL_GPIO_TogglePin(GPIOB, LL_GPIO_PIN_5);
  //	  usDelay(1000000);
  //	  LL_USART_TransmitData8(USART6,'B');

	  if(flag_INT_USART6 == 1){
 8002ba8:	4b2f      	ldr	r3, [pc, #188]	; (8002c68 <main+0x1a8>)
 8002baa:	781b      	ldrb	r3, [r3, #0]
 8002bac:	2b01      	cmp	r3, #1
 8002bae:	d102      	bne.n	8002bb6 <main+0xf6>
		  flag_INT_USART6 =0;
 8002bb0:	4b2d      	ldr	r3, [pc, #180]	; (8002c68 <main+0x1a8>)
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	701a      	strb	r2, [r3, #0]
//		  LL_GPIO_TogglePin(GPIOB, LL_GPIO_PIN_5);

	  }

	  // UART3   GPS    , GPS   DMA    0   
	  if(flag_INT_UART3_GPS == 1){
 8002bb6:	4b2d      	ldr	r3, [pc, #180]	; (8002c6c <main+0x1ac>)
 8002bb8:	781b      	ldrb	r3, [r3, #0]
 8002bba:	2b01      	cmp	r3, #1
 8002bbc:	d109      	bne.n	8002bd2 <main+0x112>
		  LL_DMA_DisableStream(DMA1,LL_DMA_STREAM_1);
 8002bbe:	2101      	movs	r1, #1
 8002bc0:	4824      	ldr	r0, [pc, #144]	; (8002c54 <main+0x194>)
 8002bc2:	f7ff fd89 	bl	80026d8 <LL_DMA_DisableStream>
		  LL_DMA_ClearFlag_TC1(DMA1);
 8002bc6:	4823      	ldr	r0, [pc, #140]	; (8002c54 <main+0x194>)
 8002bc8:	f7ff fda6 	bl	8002718 <LL_DMA_ClearFlag_TC1>
		  flag_INT_UART3_GPS =0;
 8002bcc:	4b27      	ldr	r3, [pc, #156]	; (8002c6c <main+0x1ac>)
 8002bce:	2200      	movs	r2, #0
 8002bd0:	701a      	strb	r2, [r3, #0]
	  }

	  // DMA  0  ,    
	  if(flag_DMA1_DONE == 1)
 8002bd2:	4b27      	ldr	r3, [pc, #156]	; (8002c70 <main+0x1b0>)
 8002bd4:	781b      	ldrb	r3, [r3, #0]
 8002bd6:	2b01      	cmp	r3, #1
 8002bd8:	d10c      	bne.n	8002bf4 <main+0x134>
	  {
		  GPS_Parsing(&recv_msg, &msg_nav, &recv_cnt, &err_cnt);
 8002bda:	4b26      	ldr	r3, [pc, #152]	; (8002c74 <main+0x1b4>)
 8002bdc:	4a26      	ldr	r2, [pc, #152]	; (8002c78 <main+0x1b8>)
 8002bde:	4927      	ldr	r1, [pc, #156]	; (8002c7c <main+0x1bc>)
 8002be0:	481e      	ldr	r0, [pc, #120]	; (8002c5c <main+0x19c>)
 8002be2:	f7fe fa81 	bl	80010e8 <GPS_Parsing>
		  LL_DMA_EnableStream(DMA1,LL_DMA_STREAM_1);
 8002be6:	2101      	movs	r1, #1
 8002be8:	481a      	ldr	r0, [pc, #104]	; (8002c54 <main+0x194>)
 8002bea:	f7ff fd55 	bl	8002698 <LL_DMA_EnableStream>
		  flag_DMA1_DONE = 0;
 8002bee:	4b20      	ldr	r3, [pc, #128]	; (8002c70 <main+0x1b0>)
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	701a      	strb	r2, [r3, #0]
	  }




	  if(ICM20602_DataReady() == 1)
 8002bf4:	f7fe fd90 	bl	8001718 <ICM20602_DataReady>
 8002bf8:	4603      	mov	r3, r0
 8002bfa:	2b01      	cmp	r3, #1
 8002bfc:	d1d4      	bne.n	8002ba8 <main+0xe8>
	  {

		  t2 = DWT->CYCCNT;
 8002bfe:	4b19      	ldr	r3, [pc, #100]	; (8002c64 <main+0x1a4>)
 8002c00:	685b      	ldr	r3, [r3, #4]
 8002c02:	4a1f      	ldr	r2, [pc, #124]	; (8002c80 <main+0x1c0>)
 8002c04:	6013      	str	r3, [r2, #0]
		  sampleFreq = (1000000.0f /(((float)(t2-t1))/CLOCK_PER_USEC)); // set integration time by time elapsed since last filter update
 8002c06:	4b1e      	ldr	r3, [pc, #120]	; (8002c80 <main+0x1c0>)
 8002c08:	681a      	ldr	r2, [r3, #0]
 8002c0a:	4b1e      	ldr	r3, [pc, #120]	; (8002c84 <main+0x1c4>)
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	1ad3      	subs	r3, r2, r3
 8002c10:	ee07 3a90 	vmov	s15, r3
 8002c14:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002c18:	eddf 6a1b 	vldr	s13, [pc, #108]	; 8002c88 <main+0x1c8>
 8002c1c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002c20:	eddf 6a1a 	vldr	s13, [pc, #104]	; 8002c8c <main+0x1cc>
 8002c24:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002c28:	4b19      	ldr	r3, [pc, #100]	; (8002c90 <main+0x1d0>)
 8002c2a:	edc3 7a00 	vstr	s15, [r3]
		  t1 = t2;
 8002c2e:	4b14      	ldr	r3, [pc, #80]	; (8002c80 <main+0x1c0>)
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	4a14      	ldr	r2, [pc, #80]	; (8002c84 <main+0x1c4>)
 8002c34:	6013      	str	r3, [r2, #0]

		  GetRPY(&sampleFreq);
 8002c36:	4816      	ldr	r0, [pc, #88]	; (8002c90 <main+0x1d0>)
 8002c38:	f7fe fd7a 	bl	8001730 <GetRPY>
	  if(flag_INT_USART6 == 1){
 8002c3c:	e7b4      	b.n	8002ba8 <main+0xe8>
 8002c3e:	bf00      	nop
 8002c40:	000f4240 	.word	0x000f4240
 8002c44:	0a037a00 	.word	0x0a037a00
 8002c48:	40000400 	.word	0x40000400
 8002c4c:	000186a0 	.word	0x000186a0
 8002c50:	40011400 	.word	0x40011400
 8002c54:	40026000 	.word	0x40026000
 8002c58:	40004800 	.word	0x40004800
 8002c5c:	20000288 	.word	0x20000288
 8002c60:	e000edf0 	.word	0xe000edf0
 8002c64:	e0001000 	.word	0xe0001000
 8002c68:	200002e8 	.word	0x200002e8
 8002c6c:	200002e9 	.word	0x200002e9
 8002c70:	200002ea 	.word	0x200002ea
 8002c74:	20000208 	.word	0x20000208
 8002c78:	20000204 	.word	0x20000204
 8002c7c:	200002cc 	.word	0x200002cc
 8002c80:	20000280 	.word	0x20000280
 8002c84:	2000027c 	.word	0x2000027c
 8002c88:	43280000 	.word	0x43280000
 8002c8c:	49742400 	.word	0x49742400
 8002c90:	20000284 	.word	0x20000284

08002c94 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002c94:	b580      	push	{r7, lr}
 8002c96:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_5);
 8002c98:	2005      	movs	r0, #5
 8002c9a:	f7ff fe47 	bl	800292c <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_5)
 8002c9e:	bf00      	nop
 8002ca0:	f7ff fe58 	bl	8002954 <LL_FLASH_GetLatency>
 8002ca4:	4603      	mov	r3, r0
 8002ca6:	2b05      	cmp	r3, #5
 8002ca8:	d1fa      	bne.n	8002ca0 <SystemClock_Config+0xc>
  {
  }
  LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1);
 8002caa:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002cae:	f7ff fe79 	bl	80029a4 <LL_PWR_SetRegulVoltageScaling>
  LL_RCC_HSE_Enable();
 8002cb2:	f7ff fd3f 	bl	8002734 <LL_RCC_HSE_Enable>

   /* Wait till HSE is ready */
  while(LL_RCC_HSE_IsReady() != 1)
 8002cb6:	bf00      	nop
 8002cb8:	f7ff fd4c 	bl	8002754 <LL_RCC_HSE_IsReady>
 8002cbc:	4603      	mov	r3, r0
 8002cbe:	2b01      	cmp	r3, #1
 8002cc0:	d1fa      	bne.n	8002cb8 <SystemClock_Config+0x24>
  {

  }
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSE, LL_RCC_PLLM_DIV_4, 168, LL_RCC_PLLP_DIV_2);
 8002cc2:	2300      	movs	r3, #0
 8002cc4:	22a8      	movs	r2, #168	; 0xa8
 8002cc6:	2104      	movs	r1, #4
 8002cc8:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8002ccc:	f7ff fdd8 	bl	8002880 <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_Enable();
 8002cd0:	f7ff fdb2 	bl	8002838 <LL_RCC_PLL_Enable>

   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 8002cd4:	bf00      	nop
 8002cd6:	f7ff fdbf 	bl	8002858 <LL_RCC_PLL_IsReady>
 8002cda:	4603      	mov	r3, r0
 8002cdc:	2b01      	cmp	r3, #1
 8002cde:	d1fa      	bne.n	8002cd6 <SystemClock_Config+0x42>
  {

  }
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8002ce0:	2000      	movs	r0, #0
 8002ce2:	f7ff fd6d 	bl	80027c0 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_4);
 8002ce6:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
 8002cea:	f7ff fd7d 	bl	80027e8 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_2);
 8002cee:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8002cf2:	f7ff fd8d 	bl	8002810 <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 8002cf6:	2002      	movs	r0, #2
 8002cf8:	f7ff fd40 	bl	800277c <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8002cfc:	bf00      	nop
 8002cfe:	f7ff fd51 	bl	80027a4 <LL_RCC_GetSysClkSource>
 8002d02:	4603      	mov	r3, r0
 8002d04:	2b08      	cmp	r3, #8
 8002d06:	d1fa      	bne.n	8002cfe <SystemClock_Config+0x6a>
  {

  }
  LL_Init1msTick(168000000);
 8002d08:	4803      	ldr	r0, [pc, #12]	; (8002d18 <SystemClock_Config+0x84>)
 8002d0a:	f002 fac5 	bl	8005298 <LL_Init1msTick>
  LL_SetSystemCoreClock(168000000);
 8002d0e:	4802      	ldr	r0, [pc, #8]	; (8002d18 <SystemClock_Config+0x84>)
 8002d10:	f002 fad0 	bl	80052b4 <LL_SetSystemCoreClock>
}
 8002d14:	bf00      	nop
 8002d16:	bd80      	pop	{r7, pc}
 8002d18:	0a037a00 	.word	0x0a037a00

08002d1c <usDelay>:

/* USER CODE BEGIN 4 */
void usDelay(unsigned int nTime)
{
 8002d1c:	b480      	push	{r7}
 8002d1e:	b085      	sub	sp, #20
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	6078      	str	r0, [r7, #4]
	__IO unsigned int  tmp = SysTick->CTRL;
 8002d24:	4b0f      	ldr	r3, [pc, #60]	; (8002d64 <usDelay+0x48>)
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	60fb      	str	r3, [r7, #12]
	((void)tmp);
 8002d2a:	68fb      	ldr	r3, [r7, #12]

	SysTick->VAL = 0;
 8002d2c:	4b0d      	ldr	r3, [pc, #52]	; (8002d64 <usDelay+0x48>)
 8002d2e:	2200      	movs	r2, #0
 8002d30:	609a      	str	r2, [r3, #8]

	SysTick->CTRL = SysTick->CTRL | SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk; // clock source
 8002d32:	4b0c      	ldr	r3, [pc, #48]	; (8002d64 <usDelay+0x48>)
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	4a0b      	ldr	r2, [pc, #44]	; (8002d64 <usDelay+0x48>)
 8002d38:	f043 0307 	orr.w	r3, r3, #7
 8002d3c:	6013      	str	r3, [r2, #0]

	TimingDelay = nTime-1;
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	3b01      	subs	r3, #1
 8002d42:	4a09      	ldr	r2, [pc, #36]	; (8002d68 <usDelay+0x4c>)
 8002d44:	6013      	str	r3, [r2, #0]

	while(TimingDelay);
 8002d46:	bf00      	nop
 8002d48:	4b07      	ldr	r3, [pc, #28]	; (8002d68 <usDelay+0x4c>)
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d1fb      	bne.n	8002d48 <usDelay+0x2c>

	SysTick->CTRL = 0;
 8002d50:	4b04      	ldr	r3, [pc, #16]	; (8002d64 <usDelay+0x48>)
 8002d52:	2200      	movs	r2, #0
 8002d54:	601a      	str	r2, [r3, #0]

}
 8002d56:	bf00      	nop
 8002d58:	3714      	adds	r7, #20
 8002d5a:	46bd      	mov	sp, r7
 8002d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d60:	4770      	bx	lr
 8002d62:	bf00      	nop
 8002d64:	e000e010 	.word	0xe000e010
 8002d68:	200002ec 	.word	0x200002ec

08002d6c <__NVIC_GetPriorityGrouping>:
{
 8002d6c:	b480      	push	{r7}
 8002d6e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002d70:	4b04      	ldr	r3, [pc, #16]	; (8002d84 <__NVIC_GetPriorityGrouping+0x18>)
 8002d72:	68db      	ldr	r3, [r3, #12]
 8002d74:	0a1b      	lsrs	r3, r3, #8
 8002d76:	f003 0307 	and.w	r3, r3, #7
}
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d82:	4770      	bx	lr
 8002d84:	e000ed00 	.word	0xe000ed00

08002d88 <__NVIC_EnableIRQ>:
{
 8002d88:	b480      	push	{r7}
 8002d8a:	b083      	sub	sp, #12
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	4603      	mov	r3, r0
 8002d90:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	db0b      	blt.n	8002db2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002d9a:	79fb      	ldrb	r3, [r7, #7]
 8002d9c:	f003 021f 	and.w	r2, r3, #31
 8002da0:	4907      	ldr	r1, [pc, #28]	; (8002dc0 <__NVIC_EnableIRQ+0x38>)
 8002da2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002da6:	095b      	lsrs	r3, r3, #5
 8002da8:	2001      	movs	r0, #1
 8002daa:	fa00 f202 	lsl.w	r2, r0, r2
 8002dae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002db2:	bf00      	nop
 8002db4:	370c      	adds	r7, #12
 8002db6:	46bd      	mov	sp, r7
 8002db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dbc:	4770      	bx	lr
 8002dbe:	bf00      	nop
 8002dc0:	e000e100 	.word	0xe000e100

08002dc4 <__NVIC_SetPriority>:
{
 8002dc4:	b480      	push	{r7}
 8002dc6:	b083      	sub	sp, #12
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	4603      	mov	r3, r0
 8002dcc:	6039      	str	r1, [r7, #0]
 8002dce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002dd0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	db0a      	blt.n	8002dee <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002dd8:	683b      	ldr	r3, [r7, #0]
 8002dda:	b2da      	uxtb	r2, r3
 8002ddc:	490c      	ldr	r1, [pc, #48]	; (8002e10 <__NVIC_SetPriority+0x4c>)
 8002dde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002de2:	0112      	lsls	r2, r2, #4
 8002de4:	b2d2      	uxtb	r2, r2
 8002de6:	440b      	add	r3, r1
 8002de8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002dec:	e00a      	b.n	8002e04 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002dee:	683b      	ldr	r3, [r7, #0]
 8002df0:	b2da      	uxtb	r2, r3
 8002df2:	4908      	ldr	r1, [pc, #32]	; (8002e14 <__NVIC_SetPriority+0x50>)
 8002df4:	79fb      	ldrb	r3, [r7, #7]
 8002df6:	f003 030f 	and.w	r3, r3, #15
 8002dfa:	3b04      	subs	r3, #4
 8002dfc:	0112      	lsls	r2, r2, #4
 8002dfe:	b2d2      	uxtb	r2, r2
 8002e00:	440b      	add	r3, r1
 8002e02:	761a      	strb	r2, [r3, #24]
}
 8002e04:	bf00      	nop
 8002e06:	370c      	adds	r7, #12
 8002e08:	46bd      	mov	sp, r7
 8002e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e0e:	4770      	bx	lr
 8002e10:	e000e100 	.word	0xe000e100
 8002e14:	e000ed00 	.word	0xe000ed00

08002e18 <NVIC_EncodePriority>:
{
 8002e18:	b480      	push	{r7}
 8002e1a:	b089      	sub	sp, #36	; 0x24
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	60f8      	str	r0, [r7, #12]
 8002e20:	60b9      	str	r1, [r7, #8]
 8002e22:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	f003 0307 	and.w	r3, r3, #7
 8002e2a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002e2c:	69fb      	ldr	r3, [r7, #28]
 8002e2e:	f1c3 0307 	rsb	r3, r3, #7
 8002e32:	2b04      	cmp	r3, #4
 8002e34:	bf28      	it	cs
 8002e36:	2304      	movcs	r3, #4
 8002e38:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002e3a:	69fb      	ldr	r3, [r7, #28]
 8002e3c:	3304      	adds	r3, #4
 8002e3e:	2b06      	cmp	r3, #6
 8002e40:	d902      	bls.n	8002e48 <NVIC_EncodePriority+0x30>
 8002e42:	69fb      	ldr	r3, [r7, #28]
 8002e44:	3b03      	subs	r3, #3
 8002e46:	e000      	b.n	8002e4a <NVIC_EncodePriority+0x32>
 8002e48:	2300      	movs	r3, #0
 8002e4a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e4c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002e50:	69bb      	ldr	r3, [r7, #24]
 8002e52:	fa02 f303 	lsl.w	r3, r2, r3
 8002e56:	43da      	mvns	r2, r3
 8002e58:	68bb      	ldr	r3, [r7, #8]
 8002e5a:	401a      	ands	r2, r3
 8002e5c:	697b      	ldr	r3, [r7, #20]
 8002e5e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002e60:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002e64:	697b      	ldr	r3, [r7, #20]
 8002e66:	fa01 f303 	lsl.w	r3, r1, r3
 8002e6a:	43d9      	mvns	r1, r3
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e70:	4313      	orrs	r3, r2
}
 8002e72:	4618      	mov	r0, r3
 8002e74:	3724      	adds	r7, #36	; 0x24
 8002e76:	46bd      	mov	sp, r7
 8002e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e7c:	4770      	bx	lr
	...

08002e80 <LL_AHB1_GRP1_EnableClock>:
{
 8002e80:	b480      	push	{r7}
 8002e82:	b085      	sub	sp, #20
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8002e88:	4b08      	ldr	r3, [pc, #32]	; (8002eac <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002e8a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002e8c:	4907      	ldr	r1, [pc, #28]	; (8002eac <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	4313      	orrs	r3, r2
 8002e92:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8002e94:	4b05      	ldr	r3, [pc, #20]	; (8002eac <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002e96:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	4013      	ands	r3, r2
 8002e9c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002e9e:	68fb      	ldr	r3, [r7, #12]
}
 8002ea0:	bf00      	nop
 8002ea2:	3714      	adds	r7, #20
 8002ea4:	46bd      	mov	sp, r7
 8002ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eaa:	4770      	bx	lr
 8002eac:	40023800 	.word	0x40023800

08002eb0 <LL_APB2_GRP1_EnableClock>:
{
 8002eb0:	b480      	push	{r7}
 8002eb2:	b085      	sub	sp, #20
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8002eb8:	4b08      	ldr	r3, [pc, #32]	; (8002edc <LL_APB2_GRP1_EnableClock+0x2c>)
 8002eba:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002ebc:	4907      	ldr	r1, [pc, #28]	; (8002edc <LL_APB2_GRP1_EnableClock+0x2c>)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	4313      	orrs	r3, r2
 8002ec2:	644b      	str	r3, [r1, #68]	; 0x44
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8002ec4:	4b05      	ldr	r3, [pc, #20]	; (8002edc <LL_APB2_GRP1_EnableClock+0x2c>)
 8002ec6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	4013      	ands	r3, r2
 8002ecc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002ece:	68fb      	ldr	r3, [r7, #12]
}
 8002ed0:	bf00      	nop
 8002ed2:	3714      	adds	r7, #20
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eda:	4770      	bx	lr
 8002edc:	40023800 	.word	0x40023800

08002ee0 <LL_SPI_SetStandard>:
{
 8002ee0:	b480      	push	{r7}
 8002ee2:	b083      	sub	sp, #12
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	6078      	str	r0, [r7, #4]
 8002ee8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	685b      	ldr	r3, [r3, #4]
 8002eee:	f023 0210 	bic.w	r2, r3, #16
 8002ef2:	683b      	ldr	r3, [r7, #0]
 8002ef4:	431a      	orrs	r2, r3
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	605a      	str	r2, [r3, #4]
}
 8002efa:	bf00      	nop
 8002efc:	370c      	adds	r7, #12
 8002efe:	46bd      	mov	sp, r7
 8002f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f04:	4770      	bx	lr
	...

08002f08 <MX_SPI1_Init>:

/* USER CODE END 0 */

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	b090      	sub	sp, #64	; 0x40
 8002f0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 0 */

  /* USER CODE END SPI1_Init 0 */

  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8002f0e:	f107 0318 	add.w	r3, r7, #24
 8002f12:	2228      	movs	r2, #40	; 0x28
 8002f14:	2100      	movs	r1, #0
 8002f16:	4618      	mov	r0, r3
 8002f18:	f002 fa14 	bl	8005344 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f1c:	463b      	mov	r3, r7
 8002f1e:	2200      	movs	r2, #0
 8002f20:	601a      	str	r2, [r3, #0]
 8002f22:	605a      	str	r2, [r3, #4]
 8002f24:	609a      	str	r2, [r3, #8]
 8002f26:	60da      	str	r2, [r3, #12]
 8002f28:	611a      	str	r2, [r3, #16]
 8002f2a:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
 8002f2c:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8002f30:	f7ff ffbe 	bl	8002eb0 <LL_APB2_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8002f34:	2001      	movs	r0, #1
 8002f36:	f7ff ffa3 	bl	8002e80 <LL_AHB1_GRP1_EnableClock>
  /**SPI1 GPIO Configuration
  PA5   ------> SPI1_SCK
  PA6   ------> SPI1_MISO
  PA7   ------> SPI1_MOSI
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_5|LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 8002f3a:	23e0      	movs	r3, #224	; 0xe0
 8002f3c:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002f3e:	2302      	movs	r3, #2
 8002f40:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002f42:	2303      	movs	r3, #3
 8002f44:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002f46:	2300      	movs	r3, #0
 8002f48:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002f4a:	2300      	movs	r3, #0
 8002f4c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8002f4e:	2305      	movs	r3, #5
 8002f50:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f52:	463b      	mov	r3, r7
 8002f54:	4619      	mov	r1, r3
 8002f56:	481b      	ldr	r0, [pc, #108]	; (8002fc4 <MX_SPI1_Init+0xbc>)
 8002f58:	f001 f988 	bl	800426c <LL_GPIO_Init>

  /* SPI1 interrupt Init */
  NVIC_SetPriority(SPI1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8002f5c:	f7ff ff06 	bl	8002d6c <__NVIC_GetPriorityGrouping>
 8002f60:	4603      	mov	r3, r0
 8002f62:	2200      	movs	r2, #0
 8002f64:	2100      	movs	r1, #0
 8002f66:	4618      	mov	r0, r3
 8002f68:	f7ff ff56 	bl	8002e18 <NVIC_EncodePriority>
 8002f6c:	4603      	mov	r3, r0
 8002f6e:	4619      	mov	r1, r3
 8002f70:	2023      	movs	r0, #35	; 0x23
 8002f72:	f7ff ff27 	bl	8002dc4 <__NVIC_SetPriority>
  NVIC_EnableIRQ(SPI1_IRQn);
 8002f76:	2023      	movs	r0, #35	; 0x23
 8002f78:	f7ff ff06 	bl	8002d88 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8002f7c:	2300      	movs	r3, #0
 8002f7e:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8002f80:	f44f 7382 	mov.w	r3, #260	; 0x104
 8002f84:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8002f86:	2300      	movs	r3, #0
 8002f88:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8002f8a:	2302      	movs	r3, #2
 8002f8c:	627b      	str	r3, [r7, #36]	; 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8002f8e:	2301      	movs	r3, #1
 8002f90:	62bb      	str	r3, [r7, #40]	; 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8002f92:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002f96:	62fb      	str	r3, [r7, #44]	; 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV8;
 8002f98:	2310      	movs	r3, #16
 8002f9a:	633b      	str	r3, [r7, #48]	; 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8002f9c:	2300      	movs	r3, #0
 8002f9e:	637b      	str	r3, [r7, #52]	; 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8002fa0:	2300      	movs	r3, #0
 8002fa2:	63bb      	str	r3, [r7, #56]	; 0x38
  SPI_InitStruct.CRCPoly = 10;
 8002fa4:	230a      	movs	r3, #10
 8002fa6:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_SPI_Init(SPI1, &SPI_InitStruct);
 8002fa8:	f107 0318 	add.w	r3, r7, #24
 8002fac:	4619      	mov	r1, r3
 8002fae:	4806      	ldr	r0, [pc, #24]	; (8002fc8 <MX_SPI1_Init+0xc0>)
 8002fb0:	f001 fb2d 	bl	800460e <LL_SPI_Init>
  LL_SPI_SetStandard(SPI1, LL_SPI_PROTOCOL_MOTOROLA);
 8002fb4:	2100      	movs	r1, #0
 8002fb6:	4804      	ldr	r0, [pc, #16]	; (8002fc8 <MX_SPI1_Init+0xc0>)
 8002fb8:	f7ff ff92 	bl	8002ee0 <LL_SPI_SetStandard>
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002fbc:	bf00      	nop
 8002fbe:	3740      	adds	r7, #64	; 0x40
 8002fc0:	46bd      	mov	sp, r7
 8002fc2:	bd80      	pop	{r7, pc}
 8002fc4:	40020000 	.word	0x40020000
 8002fc8:	40013000 	.word	0x40013000

08002fcc <LL_DMA_IsActiveFlag_TC1>:
{
 8002fcc:	b480      	push	{r7}
 8002fce:	b083      	sub	sp, #12
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->LISR ,DMA_LISR_TCIF1)==(DMA_LISR_TCIF1));
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002fdc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002fe0:	bf0c      	ite	eq
 8002fe2:	2301      	moveq	r3, #1
 8002fe4:	2300      	movne	r3, #0
 8002fe6:	b2db      	uxtb	r3, r3
}
 8002fe8:	4618      	mov	r0, r3
 8002fea:	370c      	adds	r7, #12
 8002fec:	46bd      	mov	sp, r7
 8002fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff2:	4770      	bx	lr

08002ff4 <LL_DMA_ClearFlag_TC1>:
{
 8002ff4:	b480      	push	{r7}
 8002ff6:	b083      	sub	sp, #12
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->LIFCR , DMA_LIFCR_CTCIF1);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003002:	609a      	str	r2, [r3, #8]
}
 8003004:	bf00      	nop
 8003006:	370c      	adds	r7, #12
 8003008:	46bd      	mov	sp, r7
 800300a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300e:	4770      	bx	lr

08003010 <LL_DMA_IsEnabledIT_TC>:
  *         @arg @ref LL_DMA_STREAM_6
  *         @arg @ref LL_DMA_STREAM_7
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_TC(DMA_TypeDef *DMAx, uint32_t Stream)
{
 8003010:	b480      	push	{r7}
 8003012:	b083      	sub	sp, #12
 8003014:	af00      	add	r7, sp, #0
 8003016:	6078      	str	r0, [r7, #4]
 8003018:	6039      	str	r1, [r7, #0]
  return (READ_BIT(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_TCIE) == DMA_SxCR_TCIE);
 800301a:	4a0a      	ldr	r2, [pc, #40]	; (8003044 <LL_DMA_IsEnabledIT_TC+0x34>)
 800301c:	683b      	ldr	r3, [r7, #0]
 800301e:	4413      	add	r3, r2
 8003020:	781b      	ldrb	r3, [r3, #0]
 8003022:	461a      	mov	r2, r3
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	4413      	add	r3, r2
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f003 0310 	and.w	r3, r3, #16
 800302e:	2b10      	cmp	r3, #16
 8003030:	bf0c      	ite	eq
 8003032:	2301      	moveq	r3, #1
 8003034:	2300      	movne	r3, #0
 8003036:	b2db      	uxtb	r3, r3
}
 8003038:	4618      	mov	r0, r3
 800303a:	370c      	adds	r7, #12
 800303c:	46bd      	mov	sp, r7
 800303e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003042:	4770      	bx	lr
 8003044:	08008524 	.word	0x08008524

08003048 <LL_EXTI_IsActiveFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
 8003048:	b480      	push	{r7}
 800304a:	b083      	sub	sp, #12
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(EXTI->PR, ExtiLine) == (ExtiLine));
 8003050:	4b07      	ldr	r3, [pc, #28]	; (8003070 <LL_EXTI_IsActiveFlag_0_31+0x28>)
 8003052:	695a      	ldr	r2, [r3, #20]
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	4013      	ands	r3, r2
 8003058:	687a      	ldr	r2, [r7, #4]
 800305a:	429a      	cmp	r2, r3
 800305c:	bf0c      	ite	eq
 800305e:	2301      	moveq	r3, #1
 8003060:	2300      	movne	r3, #0
 8003062:	b2db      	uxtb	r3, r3
}
 8003064:	4618      	mov	r0, r3
 8003066:	370c      	adds	r7, #12
 8003068:	46bd      	mov	sp, r7
 800306a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306e:	4770      	bx	lr
 8003070:	40013c00 	.word	0x40013c00

08003074 <LL_EXTI_ClearFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8003074:	b480      	push	{r7}
 8003076:	b083      	sub	sp, #12
 8003078:	af00      	add	r7, sp, #0
 800307a:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR, ExtiLine);
 800307c:	4a04      	ldr	r2, [pc, #16]	; (8003090 <LL_EXTI_ClearFlag_0_31+0x1c>)
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	6153      	str	r3, [r2, #20]
}
 8003082:	bf00      	nop
 8003084:	370c      	adds	r7, #12
 8003086:	46bd      	mov	sp, r7
 8003088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308c:	4770      	bx	lr
 800308e:	bf00      	nop
 8003090:	40013c00 	.word	0x40013c00

08003094 <LL_USART_IsActiveFlag_IDLE>:
{
 8003094:	b480      	push	{r7}
 8003096:	b083      	sub	sp, #12
 8003098:	af00      	add	r7, sp, #0
 800309a:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_IDLE) == (USART_SR_IDLE));
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f003 0310 	and.w	r3, r3, #16
 80030a4:	2b10      	cmp	r3, #16
 80030a6:	bf0c      	ite	eq
 80030a8:	2301      	moveq	r3, #1
 80030aa:	2300      	movne	r3, #0
 80030ac:	b2db      	uxtb	r3, r3
}
 80030ae:	4618      	mov	r0, r3
 80030b0:	370c      	adds	r7, #12
 80030b2:	46bd      	mov	sp, r7
 80030b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b8:	4770      	bx	lr

080030ba <LL_USART_IsActiveFlag_RXNE>:
{
 80030ba:	b480      	push	{r7}
 80030bc:	b083      	sub	sp, #12
 80030be:	af00      	add	r7, sp, #0
 80030c0:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_RXNE) == (USART_SR_RXNE));
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f003 0320 	and.w	r3, r3, #32
 80030ca:	2b20      	cmp	r3, #32
 80030cc:	bf0c      	ite	eq
 80030ce:	2301      	moveq	r3, #1
 80030d0:	2300      	movne	r3, #0
 80030d2:	b2db      	uxtb	r3, r3
}
 80030d4:	4618      	mov	r0, r3
 80030d6:	370c      	adds	r7, #12
 80030d8:	46bd      	mov	sp, r7
 80030da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030de:	4770      	bx	lr

080030e0 <LL_USART_ClearFlag_IDLE>:
{
 80030e0:	b480      	push	{r7}
 80030e2:	b085      	sub	sp, #20
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	6078      	str	r0, [r7, #4]
  tmpreg = USARTx->SR;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	60fb      	str	r3, [r7, #12]
  (void) tmpreg;
 80030ee:	68fb      	ldr	r3, [r7, #12]
  tmpreg = USARTx->DR;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	685b      	ldr	r3, [r3, #4]
 80030f4:	60fb      	str	r3, [r7, #12]
  (void) tmpreg;
 80030f6:	68fb      	ldr	r3, [r7, #12]
}
 80030f8:	bf00      	nop
 80030fa:	3714      	adds	r7, #20
 80030fc:	46bd      	mov	sp, r7
 80030fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003102:	4770      	bx	lr

08003104 <LL_USART_ClearFlag_RXNE>:
{
 8003104:	b480      	push	{r7}
 8003106:	b083      	sub	sp, #12
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->SR, ~(USART_SR_RXNE));
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	f06f 0220 	mvn.w	r2, #32
 8003112:	601a      	str	r2, [r3, #0]
}
 8003114:	bf00      	nop
 8003116:	370c      	adds	r7, #12
 8003118:	46bd      	mov	sp, r7
 800311a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800311e:	4770      	bx	lr

08003120 <LL_USART_IsEnabledIT_IDLE>:
{
 8003120:	b480      	push	{r7}
 8003122:	b083      	sub	sp, #12
 8003124:	af00      	add	r7, sp, #0
 8003126:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_IDLEIE) == (USART_CR1_IDLEIE));
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	68db      	ldr	r3, [r3, #12]
 800312c:	f003 0310 	and.w	r3, r3, #16
 8003130:	2b10      	cmp	r3, #16
 8003132:	bf0c      	ite	eq
 8003134:	2301      	moveq	r3, #1
 8003136:	2300      	movne	r3, #0
 8003138:	b2db      	uxtb	r3, r3
}
 800313a:	4618      	mov	r0, r3
 800313c:	370c      	adds	r7, #12
 800313e:	46bd      	mov	sp, r7
 8003140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003144:	4770      	bx	lr

08003146 <LL_USART_ReceiveData8>:
  * @rmtoll DR           DR            LL_USART_ReceiveData8
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(USART_TypeDef *USARTx)
{
 8003146:	b480      	push	{r7}
 8003148:	b083      	sub	sp, #12
 800314a:	af00      	add	r7, sp, #0
 800314c:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->DR, USART_DR_DR));
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	685b      	ldr	r3, [r3, #4]
 8003152:	b2db      	uxtb	r3, r3
}
 8003154:	4618      	mov	r0, r3
 8003156:	370c      	adds	r7, #12
 8003158:	46bd      	mov	sp, r7
 800315a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800315e:	4770      	bx	lr

08003160 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003160:	b480      	push	{r7}
 8003162:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003164:	e7fe      	b.n	8003164 <NMI_Handler+0x4>

08003166 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003166:	b480      	push	{r7}
 8003168:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800316a:	e7fe      	b.n	800316a <HardFault_Handler+0x4>

0800316c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800316c:	b480      	push	{r7}
 800316e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003170:	e7fe      	b.n	8003170 <MemManage_Handler+0x4>

08003172 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003172:	b480      	push	{r7}
 8003174:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003176:	e7fe      	b.n	8003176 <BusFault_Handler+0x4>

08003178 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003178:	b480      	push	{r7}
 800317a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800317c:	e7fe      	b.n	800317c <UsageFault_Handler+0x4>

0800317e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800317e:	b480      	push	{r7}
 8003180:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003182:	bf00      	nop
 8003184:	46bd      	mov	sp, r7
 8003186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800318a:	4770      	bx	lr

0800318c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800318c:	b480      	push	{r7}
 800318e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003190:	bf00      	nop
 8003192:	46bd      	mov	sp, r7
 8003194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003198:	4770      	bx	lr

0800319a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800319a:	b480      	push	{r7}
 800319c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800319e:	bf00      	nop
 80031a0:	46bd      	mov	sp, r7
 80031a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a6:	4770      	bx	lr

080031a8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80031a8:	b480      	push	{r7}
 80031aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	if (TimingDelay != 0x00) {
 80031ac:	4b06      	ldr	r3, [pc, #24]	; (80031c8 <SysTick_Handler+0x20>)
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d004      	beq.n	80031be <SysTick_Handler+0x16>
		TimingDelay--;
 80031b4:	4b04      	ldr	r3, [pc, #16]	; (80031c8 <SysTick_Handler+0x20>)
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	3b01      	subs	r3, #1
 80031ba:	4a03      	ldr	r2, [pc, #12]	; (80031c8 <SysTick_Handler+0x20>)
 80031bc:	6013      	str	r3, [r2, #0]
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80031be:	bf00      	nop
 80031c0:	46bd      	mov	sp, r7
 80031c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c6:	4770      	bx	lr
 80031c8:	200002ec 	.word	0x200002ec

080031cc <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 80031cc:	b580      	push	{r7, lr}
 80031ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */
	// IMU SPI External interrupt
  /* USER CODE END EXTI4_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_4) != RESET)
 80031d0:	2010      	movs	r0, #16
 80031d2:	f7ff ff39 	bl	8003048 <LL_EXTI_IsActiveFlag_0_31>
 80031d6:	4603      	mov	r3, r0
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d002      	beq.n	80031e2 <EXTI4_IRQHandler+0x16>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_4);
 80031dc:	2010      	movs	r0, #16
 80031de:	f7ff ff49 	bl	8003074 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_4 */
  }
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 80031e2:	bf00      	nop
 80031e4:	bd80      	pop	{r7, pc}
	...

080031e8 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 80031e8:	b580      	push	{r7, lr}
 80031ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

    /* Check transfer-complete interrupt */
    if (LL_DMA_IsEnabledIT_TC(DMA1, LL_DMA_STREAM_1) && LL_DMA_IsActiveFlag_TC1(DMA1)) {
 80031ec:	2101      	movs	r1, #1
 80031ee:	480a      	ldr	r0, [pc, #40]	; (8003218 <DMA1_Stream1_IRQHandler+0x30>)
 80031f0:	f7ff ff0e 	bl	8003010 <LL_DMA_IsEnabledIT_TC>
 80031f4:	4603      	mov	r3, r0
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d00b      	beq.n	8003212 <DMA1_Stream1_IRQHandler+0x2a>
 80031fa:	4807      	ldr	r0, [pc, #28]	; (8003218 <DMA1_Stream1_IRQHandler+0x30>)
 80031fc:	f7ff fee6 	bl	8002fcc <LL_DMA_IsActiveFlag_TC1>
 8003200:	4603      	mov	r3, r0
 8003202:	2b00      	cmp	r3, #0
 8003204:	d005      	beq.n	8003212 <DMA1_Stream1_IRQHandler+0x2a>
		LL_DMA_ClearFlag_TC1(DMA1);
 8003206:	4804      	ldr	r0, [pc, #16]	; (8003218 <DMA1_Stream1_IRQHandler+0x30>)
 8003208:	f7ff fef4 	bl	8002ff4 <LL_DMA_ClearFlag_TC1>
        flag_DMA1_DONE = 1;
 800320c:	4b03      	ldr	r3, [pc, #12]	; (800321c <DMA1_Stream1_IRQHandler+0x34>)
 800320e:	2201      	movs	r2, #1
 8003210:	701a      	strb	r2, [r3, #0]
  /* USER CODE END DMA1_Stream1_IRQn 0 */

  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8003212:	bf00      	nop
 8003214:	bd80      	pop	{r7, pc}
 8003216:	bf00      	nop
 8003218:	40026000 	.word	0x40026000
 800321c:	200002ea 	.word	0x200002ea

08003220 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8003220:	b480      	push	{r7}
 8003222:	af00      	add	r7, sp, #0

  /* USER CODE END SPI1_IRQn 0 */
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8003224:	bf00      	nop
 8003226:	46bd      	mov	sp, r7
 8003228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800322c:	4770      	bx	lr
	...

08003230 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8003230:	b580      	push	{r7, lr}
 8003232:	af00      	add	r7, sp, #0
			rxd_gps = LL_USART_ReceiveData8(USART3); //  
			flag_INT_UART3_GPS = 1; // flag 

	}
*/
	if(LL_USART_IsEnabledIT_IDLE(USART3) && LL_USART_IsActiveFlag_IDLE(USART3)) {
 8003234:	4809      	ldr	r0, [pc, #36]	; (800325c <USART3_IRQHandler+0x2c>)
 8003236:	f7ff ff73 	bl	8003120 <LL_USART_IsEnabledIT_IDLE>
 800323a:	4603      	mov	r3, r0
 800323c:	2b00      	cmp	r3, #0
 800323e:	d00b      	beq.n	8003258 <USART3_IRQHandler+0x28>
 8003240:	4806      	ldr	r0, [pc, #24]	; (800325c <USART3_IRQHandler+0x2c>)
 8003242:	f7ff ff27 	bl	8003094 <LL_USART_IsActiveFlag_IDLE>
 8003246:	4603      	mov	r3, r0
 8003248:	2b00      	cmp	r3, #0
 800324a:	d005      	beq.n	8003258 <USART3_IRQHandler+0x28>
		LL_USART_ClearFlag_IDLE(USART3);
 800324c:	4803      	ldr	r0, [pc, #12]	; (800325c <USART3_IRQHandler+0x2c>)
 800324e:	f7ff ff47 	bl	80030e0 <LL_USART_ClearFlag_IDLE>
		flag_INT_UART3_GPS = 1; // flag 
 8003252:	4b03      	ldr	r3, [pc, #12]	; (8003260 <USART3_IRQHandler+0x30>)
 8003254:	2201      	movs	r2, #1
 8003256:	701a      	strb	r2, [r3, #0]

  /* USER CODE END USART3_IRQn 0 */
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8003258:	bf00      	nop
 800325a:	bd80      	pop	{r7, pc}
 800325c:	40004800 	.word	0x40004800
 8003260:	200002e9 	.word	0x200002e9

08003264 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8003264:	b580      	push	{r7, lr}
 8003266:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */
	if(LL_USART_IsActiveFlag_RXNE(USART6)) //  USART6 
 8003268:	480a      	ldr	r0, [pc, #40]	; (8003294 <USART6_IRQHandler+0x30>)
 800326a:	f7ff ff26 	bl	80030ba <LL_USART_IsActiveFlag_RXNE>
 800326e:	4603      	mov	r3, r0
 8003270:	2b00      	cmp	r3, #0
 8003272:	d00c      	beq.n	800328e <USART6_IRQHandler+0x2a>
	{
			LL_USART_ClearFlag_RXNE(USART6); //   
 8003274:	4807      	ldr	r0, [pc, #28]	; (8003294 <USART6_IRQHandler+0x30>)
 8003276:	f7ff ff45 	bl	8003104 <LL_USART_ClearFlag_RXNE>
			rxd = LL_USART_ReceiveData8(USART6); //  
 800327a:	4806      	ldr	r0, [pc, #24]	; (8003294 <USART6_IRQHandler+0x30>)
 800327c:	f7ff ff63 	bl	8003146 <LL_USART_ReceiveData8>
 8003280:	4603      	mov	r3, r0
 8003282:	461a      	mov	r2, r3
 8003284:	4b04      	ldr	r3, [pc, #16]	; (8003298 <USART6_IRQHandler+0x34>)
 8003286:	701a      	strb	r2, [r3, #0]
			flag_INT_USART6 = 1; // flag 
 8003288:	4b04      	ldr	r3, [pc, #16]	; (800329c <USART6_IRQHandler+0x38>)
 800328a:	2201      	movs	r2, #1
 800328c:	701a      	strb	r2, [r3, #0]
	}
  /* USER CODE END USART6_IRQn 0 */
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 800328e:	bf00      	nop
 8003290:	bd80      	pop	{r7, pc}
 8003292:	bf00      	nop
 8003294:	40011400 	.word	0x40011400
 8003298:	200002eb 	.word	0x200002eb
 800329c:	200002e8 	.word	0x200002e8

080032a0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80032a0:	b480      	push	{r7}
 80032a2:	af00      	add	r7, sp, #0
  return 1;
 80032a4:	2301      	movs	r3, #1
}
 80032a6:	4618      	mov	r0, r3
 80032a8:	46bd      	mov	sp, r7
 80032aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ae:	4770      	bx	lr

080032b0 <_kill>:

int _kill(int pid, int sig)
{
 80032b0:	b580      	push	{r7, lr}
 80032b2:	b082      	sub	sp, #8
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	6078      	str	r0, [r7, #4]
 80032b8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80032ba:	f002 f80b 	bl	80052d4 <__errno>
 80032be:	4603      	mov	r3, r0
 80032c0:	2216      	movs	r2, #22
 80032c2:	601a      	str	r2, [r3, #0]
  return -1;
 80032c4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80032c8:	4618      	mov	r0, r3
 80032ca:	3708      	adds	r7, #8
 80032cc:	46bd      	mov	sp, r7
 80032ce:	bd80      	pop	{r7, pc}

080032d0 <_exit>:

void _exit (int status)
{
 80032d0:	b580      	push	{r7, lr}
 80032d2:	b082      	sub	sp, #8
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80032d8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80032dc:	6878      	ldr	r0, [r7, #4]
 80032de:	f7ff ffe7 	bl	80032b0 <_kill>
  while (1) {}    /* Make sure we hang here */
 80032e2:	e7fe      	b.n	80032e2 <_exit+0x12>

080032e4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80032e4:	b580      	push	{r7, lr}
 80032e6:	b086      	sub	sp, #24
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	60f8      	str	r0, [r7, #12]
 80032ec:	60b9      	str	r1, [r7, #8]
 80032ee:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80032f0:	2300      	movs	r3, #0
 80032f2:	617b      	str	r3, [r7, #20]
 80032f4:	e00a      	b.n	800330c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80032f6:	f3af 8000 	nop.w
 80032fa:	4601      	mov	r1, r0
 80032fc:	68bb      	ldr	r3, [r7, #8]
 80032fe:	1c5a      	adds	r2, r3, #1
 8003300:	60ba      	str	r2, [r7, #8]
 8003302:	b2ca      	uxtb	r2, r1
 8003304:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003306:	697b      	ldr	r3, [r7, #20]
 8003308:	3301      	adds	r3, #1
 800330a:	617b      	str	r3, [r7, #20]
 800330c:	697a      	ldr	r2, [r7, #20]
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	429a      	cmp	r2, r3
 8003312:	dbf0      	blt.n	80032f6 <_read+0x12>
  }

  return len;
 8003314:	687b      	ldr	r3, [r7, #4]
}
 8003316:	4618      	mov	r0, r3
 8003318:	3718      	adds	r7, #24
 800331a:	46bd      	mov	sp, r7
 800331c:	bd80      	pop	{r7, pc}

0800331e <_close>:
  }
  return len;
}

int _close(int file)
{
 800331e:	b480      	push	{r7}
 8003320:	b083      	sub	sp, #12
 8003322:	af00      	add	r7, sp, #0
 8003324:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003326:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800332a:	4618      	mov	r0, r3
 800332c:	370c      	adds	r7, #12
 800332e:	46bd      	mov	sp, r7
 8003330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003334:	4770      	bx	lr

08003336 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003336:	b480      	push	{r7}
 8003338:	b083      	sub	sp, #12
 800333a:	af00      	add	r7, sp, #0
 800333c:	6078      	str	r0, [r7, #4]
 800333e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003340:	683b      	ldr	r3, [r7, #0]
 8003342:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003346:	605a      	str	r2, [r3, #4]
  return 0;
 8003348:	2300      	movs	r3, #0
}
 800334a:	4618      	mov	r0, r3
 800334c:	370c      	adds	r7, #12
 800334e:	46bd      	mov	sp, r7
 8003350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003354:	4770      	bx	lr

08003356 <_isatty>:

int _isatty(int file)
{
 8003356:	b480      	push	{r7}
 8003358:	b083      	sub	sp, #12
 800335a:	af00      	add	r7, sp, #0
 800335c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800335e:	2301      	movs	r3, #1
}
 8003360:	4618      	mov	r0, r3
 8003362:	370c      	adds	r7, #12
 8003364:	46bd      	mov	sp, r7
 8003366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800336a:	4770      	bx	lr

0800336c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800336c:	b480      	push	{r7}
 800336e:	b085      	sub	sp, #20
 8003370:	af00      	add	r7, sp, #0
 8003372:	60f8      	str	r0, [r7, #12]
 8003374:	60b9      	str	r1, [r7, #8]
 8003376:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003378:	2300      	movs	r3, #0
}
 800337a:	4618      	mov	r0, r3
 800337c:	3714      	adds	r7, #20
 800337e:	46bd      	mov	sp, r7
 8003380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003384:	4770      	bx	lr
	...

08003388 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003388:	b580      	push	{r7, lr}
 800338a:	b086      	sub	sp, #24
 800338c:	af00      	add	r7, sp, #0
 800338e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003390:	4a14      	ldr	r2, [pc, #80]	; (80033e4 <_sbrk+0x5c>)
 8003392:	4b15      	ldr	r3, [pc, #84]	; (80033e8 <_sbrk+0x60>)
 8003394:	1ad3      	subs	r3, r2, r3
 8003396:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003398:	697b      	ldr	r3, [r7, #20]
 800339a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800339c:	4b13      	ldr	r3, [pc, #76]	; (80033ec <_sbrk+0x64>)
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d102      	bne.n	80033aa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80033a4:	4b11      	ldr	r3, [pc, #68]	; (80033ec <_sbrk+0x64>)
 80033a6:	4a12      	ldr	r2, [pc, #72]	; (80033f0 <_sbrk+0x68>)
 80033a8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80033aa:	4b10      	ldr	r3, [pc, #64]	; (80033ec <_sbrk+0x64>)
 80033ac:	681a      	ldr	r2, [r3, #0]
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	4413      	add	r3, r2
 80033b2:	693a      	ldr	r2, [r7, #16]
 80033b4:	429a      	cmp	r2, r3
 80033b6:	d207      	bcs.n	80033c8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80033b8:	f001 ff8c 	bl	80052d4 <__errno>
 80033bc:	4603      	mov	r3, r0
 80033be:	220c      	movs	r2, #12
 80033c0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80033c2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80033c6:	e009      	b.n	80033dc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80033c8:	4b08      	ldr	r3, [pc, #32]	; (80033ec <_sbrk+0x64>)
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80033ce:	4b07      	ldr	r3, [pc, #28]	; (80033ec <_sbrk+0x64>)
 80033d0:	681a      	ldr	r2, [r3, #0]
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	4413      	add	r3, r2
 80033d6:	4a05      	ldr	r2, [pc, #20]	; (80033ec <_sbrk+0x64>)
 80033d8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80033da:	68fb      	ldr	r3, [r7, #12]
}
 80033dc:	4618      	mov	r0, r3
 80033de:	3718      	adds	r7, #24
 80033e0:	46bd      	mov	sp, r7
 80033e2:	bd80      	pop	{r7, pc}
 80033e4:	20020000 	.word	0x20020000
 80033e8:	00000400 	.word	0x00000400
 80033ec:	200002f0 	.word	0x200002f0
 80033f0:	20000308 	.word	0x20000308

080033f4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80033f4:	b480      	push	{r7}
 80033f6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80033f8:	4b06      	ldr	r3, [pc, #24]	; (8003414 <SystemInit+0x20>)
 80033fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80033fe:	4a05      	ldr	r2, [pc, #20]	; (8003414 <SystemInit+0x20>)
 8003400:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003404:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003408:	bf00      	nop
 800340a:	46bd      	mov	sp, r7
 800340c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003410:	4770      	bx	lr
 8003412:	bf00      	nop
 8003414:	e000ed00 	.word	0xe000ed00

08003418 <LL_AHB1_GRP1_EnableClock>:
{
 8003418:	b480      	push	{r7}
 800341a:	b085      	sub	sp, #20
 800341c:	af00      	add	r7, sp, #0
 800341e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8003420:	4b08      	ldr	r3, [pc, #32]	; (8003444 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8003422:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003424:	4907      	ldr	r1, [pc, #28]	; (8003444 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	4313      	orrs	r3, r2
 800342a:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 800342c:	4b05      	ldr	r3, [pc, #20]	; (8003444 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800342e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	4013      	ands	r3, r2
 8003434:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003436:	68fb      	ldr	r3, [r7, #12]
}
 8003438:	bf00      	nop
 800343a:	3714      	adds	r7, #20
 800343c:	46bd      	mov	sp, r7
 800343e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003442:	4770      	bx	lr
 8003444:	40023800 	.word	0x40023800

08003448 <LL_APB1_GRP1_EnableClock>:
{
 8003448:	b480      	push	{r7}
 800344a:	b085      	sub	sp, #20
 800344c:	af00      	add	r7, sp, #0
 800344e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8003450:	4b08      	ldr	r3, [pc, #32]	; (8003474 <LL_APB1_GRP1_EnableClock+0x2c>)
 8003452:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003454:	4907      	ldr	r1, [pc, #28]	; (8003474 <LL_APB1_GRP1_EnableClock+0x2c>)
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	4313      	orrs	r3, r2
 800345a:	640b      	str	r3, [r1, #64]	; 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 800345c:	4b05      	ldr	r3, [pc, #20]	; (8003474 <LL_APB1_GRP1_EnableClock+0x2c>)
 800345e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	4013      	ands	r3, r2
 8003464:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003466:	68fb      	ldr	r3, [r7, #12]
}
 8003468:	bf00      	nop
 800346a:	3714      	adds	r7, #20
 800346c:	46bd      	mov	sp, r7
 800346e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003472:	4770      	bx	lr
 8003474:	40023800 	.word	0x40023800

08003478 <LL_TIM_EnableARRPreload>:
{
 8003478:	b480      	push	{r7}
 800347a:	b083      	sub	sp, #12
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	601a      	str	r2, [r3, #0]
}
 800348c:	bf00      	nop
 800348e:	370c      	adds	r7, #12
 8003490:	46bd      	mov	sp, r7
 8003492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003496:	4770      	bx	lr

08003498 <LL_TIM_OC_EnableFast>:
  *         @arg @ref LL_TIM_CHANNEL_CH3
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_EnableFast(TIM_TypeDef *TIMx, uint32_t Channel)
{
 8003498:	b480      	push	{r7}
 800349a:	b085      	sub	sp, #20
 800349c:	af00      	add	r7, sp, #0
 800349e:	6078      	str	r0, [r7, #4]
 80034a0:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80034a2:	683b      	ldr	r3, [r7, #0]
 80034a4:	2b01      	cmp	r3, #1
 80034a6:	d01c      	beq.n	80034e2 <LL_TIM_OC_EnableFast+0x4a>
 80034a8:	683b      	ldr	r3, [r7, #0]
 80034aa:	2b04      	cmp	r3, #4
 80034ac:	d017      	beq.n	80034de <LL_TIM_OC_EnableFast+0x46>
 80034ae:	683b      	ldr	r3, [r7, #0]
 80034b0:	2b10      	cmp	r3, #16
 80034b2:	d012      	beq.n	80034da <LL_TIM_OC_EnableFast+0x42>
 80034b4:	683b      	ldr	r3, [r7, #0]
 80034b6:	2b40      	cmp	r3, #64	; 0x40
 80034b8:	d00d      	beq.n	80034d6 <LL_TIM_OC_EnableFast+0x3e>
 80034ba:	683b      	ldr	r3, [r7, #0]
 80034bc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80034c0:	d007      	beq.n	80034d2 <LL_TIM_OC_EnableFast+0x3a>
 80034c2:	683b      	ldr	r3, [r7, #0]
 80034c4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80034c8:	d101      	bne.n	80034ce <LL_TIM_OC_EnableFast+0x36>
 80034ca:	2305      	movs	r3, #5
 80034cc:	e00a      	b.n	80034e4 <LL_TIM_OC_EnableFast+0x4c>
 80034ce:	2306      	movs	r3, #6
 80034d0:	e008      	b.n	80034e4 <LL_TIM_OC_EnableFast+0x4c>
 80034d2:	2304      	movs	r3, #4
 80034d4:	e006      	b.n	80034e4 <LL_TIM_OC_EnableFast+0x4c>
 80034d6:	2303      	movs	r3, #3
 80034d8:	e004      	b.n	80034e4 <LL_TIM_OC_EnableFast+0x4c>
 80034da:	2302      	movs	r3, #2
 80034dc:	e002      	b.n	80034e4 <LL_TIM_OC_EnableFast+0x4c>
 80034de:	2301      	movs	r3, #1
 80034e0:	e000      	b.n	80034e4 <LL_TIM_OC_EnableFast+0x4c>
 80034e2:	2300      	movs	r3, #0
 80034e4:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	3318      	adds	r3, #24
 80034ea:	4619      	mov	r1, r3
 80034ec:	7bfb      	ldrb	r3, [r7, #15]
 80034ee:	4a0a      	ldr	r2, [pc, #40]	; (8003518 <LL_TIM_OC_EnableFast+0x80>)
 80034f0:	5cd3      	ldrb	r3, [r2, r3]
 80034f2:	440b      	add	r3, r1
 80034f4:	60bb      	str	r3, [r7, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 80034f6:	68bb      	ldr	r3, [r7, #8]
 80034f8:	681a      	ldr	r2, [r3, #0]
 80034fa:	7bfb      	ldrb	r3, [r7, #15]
 80034fc:	4907      	ldr	r1, [pc, #28]	; (800351c <LL_TIM_OC_EnableFast+0x84>)
 80034fe:	5ccb      	ldrb	r3, [r1, r3]
 8003500:	4619      	mov	r1, r3
 8003502:	2304      	movs	r3, #4
 8003504:	408b      	lsls	r3, r1
 8003506:	431a      	orrs	r2, r3
 8003508:	68bb      	ldr	r3, [r7, #8]
 800350a:	601a      	str	r2, [r3, #0]

}
 800350c:	bf00      	nop
 800350e:	3714      	adds	r7, #20
 8003510:	46bd      	mov	sp, r7
 8003512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003516:	4770      	bx	lr
 8003518:	08008544 	.word	0x08008544
 800351c:	0800854c 	.word	0x0800854c

08003520 <LL_TIM_OC_EnablePreload>:
  *         @arg @ref LL_TIM_CHANNEL_CH3
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_EnablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
{
 8003520:	b480      	push	{r7}
 8003522:	b085      	sub	sp, #20
 8003524:	af00      	add	r7, sp, #0
 8003526:	6078      	str	r0, [r7, #4]
 8003528:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 800352a:	683b      	ldr	r3, [r7, #0]
 800352c:	2b01      	cmp	r3, #1
 800352e:	d01c      	beq.n	800356a <LL_TIM_OC_EnablePreload+0x4a>
 8003530:	683b      	ldr	r3, [r7, #0]
 8003532:	2b04      	cmp	r3, #4
 8003534:	d017      	beq.n	8003566 <LL_TIM_OC_EnablePreload+0x46>
 8003536:	683b      	ldr	r3, [r7, #0]
 8003538:	2b10      	cmp	r3, #16
 800353a:	d012      	beq.n	8003562 <LL_TIM_OC_EnablePreload+0x42>
 800353c:	683b      	ldr	r3, [r7, #0]
 800353e:	2b40      	cmp	r3, #64	; 0x40
 8003540:	d00d      	beq.n	800355e <LL_TIM_OC_EnablePreload+0x3e>
 8003542:	683b      	ldr	r3, [r7, #0]
 8003544:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003548:	d007      	beq.n	800355a <LL_TIM_OC_EnablePreload+0x3a>
 800354a:	683b      	ldr	r3, [r7, #0]
 800354c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003550:	d101      	bne.n	8003556 <LL_TIM_OC_EnablePreload+0x36>
 8003552:	2305      	movs	r3, #5
 8003554:	e00a      	b.n	800356c <LL_TIM_OC_EnablePreload+0x4c>
 8003556:	2306      	movs	r3, #6
 8003558:	e008      	b.n	800356c <LL_TIM_OC_EnablePreload+0x4c>
 800355a:	2304      	movs	r3, #4
 800355c:	e006      	b.n	800356c <LL_TIM_OC_EnablePreload+0x4c>
 800355e:	2303      	movs	r3, #3
 8003560:	e004      	b.n	800356c <LL_TIM_OC_EnablePreload+0x4c>
 8003562:	2302      	movs	r3, #2
 8003564:	e002      	b.n	800356c <LL_TIM_OC_EnablePreload+0x4c>
 8003566:	2301      	movs	r3, #1
 8003568:	e000      	b.n	800356c <LL_TIM_OC_EnablePreload+0x4c>
 800356a:	2300      	movs	r3, #0
 800356c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	3318      	adds	r3, #24
 8003572:	4619      	mov	r1, r3
 8003574:	7bfb      	ldrb	r3, [r7, #15]
 8003576:	4a0a      	ldr	r2, [pc, #40]	; (80035a0 <LL_TIM_OC_EnablePreload+0x80>)
 8003578:	5cd3      	ldrb	r3, [r2, r3]
 800357a:	440b      	add	r3, r1
 800357c:	60bb      	str	r3, [r7, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 800357e:	68bb      	ldr	r3, [r7, #8]
 8003580:	681a      	ldr	r2, [r3, #0]
 8003582:	7bfb      	ldrb	r3, [r7, #15]
 8003584:	4907      	ldr	r1, [pc, #28]	; (80035a4 <LL_TIM_OC_EnablePreload+0x84>)
 8003586:	5ccb      	ldrb	r3, [r1, r3]
 8003588:	4619      	mov	r1, r3
 800358a:	2308      	movs	r3, #8
 800358c:	408b      	lsls	r3, r1
 800358e:	431a      	orrs	r2, r3
 8003590:	68bb      	ldr	r3, [r7, #8]
 8003592:	601a      	str	r2, [r3, #0]
}
 8003594:	bf00      	nop
 8003596:	3714      	adds	r7, #20
 8003598:	46bd      	mov	sp, r7
 800359a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359e:	4770      	bx	lr
 80035a0:	08008544 	.word	0x08008544
 80035a4:	0800854c 	.word	0x0800854c

080035a8 <LL_TIM_SetClockSource>:
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
{
 80035a8:	b480      	push	{r7}
 80035aa:	b083      	sub	sp, #12
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
 80035b0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	689b      	ldr	r3, [r3, #8]
 80035b6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80035ba:	f023 0307 	bic.w	r3, r3, #7
 80035be:	683a      	ldr	r2, [r7, #0]
 80035c0:	431a      	orrs	r2, r3
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	609a      	str	r2, [r3, #8]
}
 80035c6:	bf00      	nop
 80035c8:	370c      	adds	r7, #12
 80035ca:	46bd      	mov	sp, r7
 80035cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d0:	4770      	bx	lr

080035d2 <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC3REF
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 80035d2:	b480      	push	{r7}
 80035d4:	b083      	sub	sp, #12
 80035d6:	af00      	add	r7, sp, #0
 80035d8:	6078      	str	r0, [r7, #4]
 80035da:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	685b      	ldr	r3, [r3, #4]
 80035e0:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80035e4:	683b      	ldr	r3, [r7, #0]
 80035e6:	431a      	orrs	r2, r3
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	605a      	str	r2, [r3, #4]
}
 80035ec:	bf00      	nop
 80035ee:	370c      	adds	r7, #12
 80035f0:	46bd      	mov	sp, r7
 80035f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f6:	4770      	bx	lr

080035f8 <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 80035f8:	b480      	push	{r7}
 80035fa:	b083      	sub	sp, #12
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	689b      	ldr	r3, [r3, #8]
 8003604:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	609a      	str	r2, [r3, #8]
}
 800360c:	bf00      	nop
 800360e:	370c      	adds	r7, #12
 8003610:	46bd      	mov	sp, r7
 8003612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003616:	4770      	bx	lr

08003618 <MX_TIM3_Init>:

/* USER CODE END 0 */

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8003618:	b580      	push	{r7, lr}
 800361a:	b094      	sub	sp, #80	; 0x50
 800361c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 800361e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003622:	2200      	movs	r2, #0
 8003624:	601a      	str	r2, [r3, #0]
 8003626:	605a      	str	r2, [r3, #4]
 8003628:	609a      	str	r2, [r3, #8]
 800362a:	60da      	str	r2, [r3, #12]
 800362c:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 800362e:	f107 031c 	add.w	r3, r7, #28
 8003632:	2220      	movs	r2, #32
 8003634:	2100      	movs	r1, #0
 8003636:	4618      	mov	r0, r3
 8003638:	f001 fe84 	bl	8005344 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800363c:	1d3b      	adds	r3, r7, #4
 800363e:	2200      	movs	r2, #0
 8003640:	601a      	str	r2, [r3, #0]
 8003642:	605a      	str	r2, [r3, #4]
 8003644:	609a      	str	r2, [r3, #8]
 8003646:	60da      	str	r2, [r3, #12]
 8003648:	611a      	str	r2, [r3, #16]
 800364a:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 800364c:	2002      	movs	r0, #2
 800364e:	f7ff fefb 	bl	8003448 <LL_APB1_GRP1_EnableClock>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  TIM_InitStruct.Prescaler = 999;
 8003652:	f240 33e7 	movw	r3, #999	; 0x3e7
 8003656:	87bb      	strh	r3, [r7, #60]	; 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8003658:	2300      	movs	r3, #0
 800365a:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_InitStruct.Autoreload = 20;
 800365c:	2314      	movs	r3, #20
 800365e:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8003660:	2300      	movs	r3, #0
 8003662:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 8003664:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003668:	4619      	mov	r1, r3
 800366a:	4821      	ldr	r0, [pc, #132]	; (80036f0 <MX_TIM3_Init+0xd8>)
 800366c:	f001 f894 	bl	8004798 <LL_TIM_Init>
  LL_TIM_EnableARRPreload(TIM3);
 8003670:	481f      	ldr	r0, [pc, #124]	; (80036f0 <MX_TIM3_Init+0xd8>)
 8003672:	f7ff ff01 	bl	8003478 <LL_TIM_EnableARRPreload>
  LL_TIM_SetClockSource(TIM3, LL_TIM_CLOCKSOURCE_INTERNAL);
 8003676:	2100      	movs	r1, #0
 8003678:	481d      	ldr	r0, [pc, #116]	; (80036f0 <MX_TIM3_Init+0xd8>)
 800367a:	f7ff ff95 	bl	80035a8 <LL_TIM_SetClockSource>
  LL_TIM_OC_EnablePreload(TIM3, LL_TIM_CHANNEL_CH1);
 800367e:	2101      	movs	r1, #1
 8003680:	481b      	ldr	r0, [pc, #108]	; (80036f0 <MX_TIM3_Init+0xd8>)
 8003682:	f7ff ff4d 	bl	8003520 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8003686:	2360      	movs	r3, #96	; 0x60
 8003688:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 800368a:	2300      	movs	r3, #0
 800368c:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 800368e:	2300      	movs	r3, #0
 8003690:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_OC_InitStruct.CompareValue = 0;
 8003692:	2300      	movs	r3, #0
 8003694:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8003696:	2300      	movs	r3, #0
 8003698:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 800369a:	f107 031c 	add.w	r3, r7, #28
 800369e:	461a      	mov	r2, r3
 80036a0:	2101      	movs	r1, #1
 80036a2:	4813      	ldr	r0, [pc, #76]	; (80036f0 <MX_TIM3_Init+0xd8>)
 80036a4:	f001 f912 	bl	80048cc <LL_TIM_OC_Init>
  LL_TIM_OC_EnableFast(TIM3, LL_TIM_CHANNEL_CH1);
 80036a8:	2101      	movs	r1, #1
 80036aa:	4811      	ldr	r0, [pc, #68]	; (80036f0 <MX_TIM3_Init+0xd8>)
 80036ac:	f7ff fef4 	bl	8003498 <LL_TIM_OC_EnableFast>
  LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 80036b0:	2100      	movs	r1, #0
 80036b2:	480f      	ldr	r0, [pc, #60]	; (80036f0 <MX_TIM3_Init+0xd8>)
 80036b4:	f7ff ff8d 	bl	80035d2 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM3);
 80036b8:	480d      	ldr	r0, [pc, #52]	; (80036f0 <MX_TIM3_Init+0xd8>)
 80036ba:	f7ff ff9d 	bl	80035f8 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 80036be:	2002      	movs	r0, #2
 80036c0:	f7ff feaa 	bl	8003418 <LL_AHB1_GRP1_EnableClock>
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_4;
 80036c4:	2310      	movs	r3, #16
 80036c6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80036c8:	2302      	movs	r3, #2
 80036ca:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80036cc:	2300      	movs	r3, #0
 80036ce:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80036d0:	2300      	movs	r3, #0
 80036d2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80036d4:	2300      	movs	r3, #0
 80036d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 80036d8:	2302      	movs	r3, #2
 80036da:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80036dc:	1d3b      	adds	r3, r7, #4
 80036de:	4619      	mov	r1, r3
 80036e0:	4804      	ldr	r0, [pc, #16]	; (80036f4 <MX_TIM3_Init+0xdc>)
 80036e2:	f000 fdc3 	bl	800426c <LL_GPIO_Init>

}
 80036e6:	bf00      	nop
 80036e8:	3750      	adds	r7, #80	; 0x50
 80036ea:	46bd      	mov	sp, r7
 80036ec:	bd80      	pop	{r7, pc}
 80036ee:	bf00      	nop
 80036f0:	40000400 	.word	0x40000400
 80036f4:	40020400 	.word	0x40020400

080036f8 <__NVIC_GetPriorityGrouping>:
{
 80036f8:	b480      	push	{r7}
 80036fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80036fc:	4b04      	ldr	r3, [pc, #16]	; (8003710 <__NVIC_GetPriorityGrouping+0x18>)
 80036fe:	68db      	ldr	r3, [r3, #12]
 8003700:	0a1b      	lsrs	r3, r3, #8
 8003702:	f003 0307 	and.w	r3, r3, #7
}
 8003706:	4618      	mov	r0, r3
 8003708:	46bd      	mov	sp, r7
 800370a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800370e:	4770      	bx	lr
 8003710:	e000ed00 	.word	0xe000ed00

08003714 <__NVIC_EnableIRQ>:
{
 8003714:	b480      	push	{r7}
 8003716:	b083      	sub	sp, #12
 8003718:	af00      	add	r7, sp, #0
 800371a:	4603      	mov	r3, r0
 800371c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800371e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003722:	2b00      	cmp	r3, #0
 8003724:	db0b      	blt.n	800373e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003726:	79fb      	ldrb	r3, [r7, #7]
 8003728:	f003 021f 	and.w	r2, r3, #31
 800372c:	4907      	ldr	r1, [pc, #28]	; (800374c <__NVIC_EnableIRQ+0x38>)
 800372e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003732:	095b      	lsrs	r3, r3, #5
 8003734:	2001      	movs	r0, #1
 8003736:	fa00 f202 	lsl.w	r2, r0, r2
 800373a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800373e:	bf00      	nop
 8003740:	370c      	adds	r7, #12
 8003742:	46bd      	mov	sp, r7
 8003744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003748:	4770      	bx	lr
 800374a:	bf00      	nop
 800374c:	e000e100 	.word	0xe000e100

08003750 <__NVIC_SetPriority>:
{
 8003750:	b480      	push	{r7}
 8003752:	b083      	sub	sp, #12
 8003754:	af00      	add	r7, sp, #0
 8003756:	4603      	mov	r3, r0
 8003758:	6039      	str	r1, [r7, #0]
 800375a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800375c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003760:	2b00      	cmp	r3, #0
 8003762:	db0a      	blt.n	800377a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003764:	683b      	ldr	r3, [r7, #0]
 8003766:	b2da      	uxtb	r2, r3
 8003768:	490c      	ldr	r1, [pc, #48]	; (800379c <__NVIC_SetPriority+0x4c>)
 800376a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800376e:	0112      	lsls	r2, r2, #4
 8003770:	b2d2      	uxtb	r2, r2
 8003772:	440b      	add	r3, r1
 8003774:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003778:	e00a      	b.n	8003790 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800377a:	683b      	ldr	r3, [r7, #0]
 800377c:	b2da      	uxtb	r2, r3
 800377e:	4908      	ldr	r1, [pc, #32]	; (80037a0 <__NVIC_SetPriority+0x50>)
 8003780:	79fb      	ldrb	r3, [r7, #7]
 8003782:	f003 030f 	and.w	r3, r3, #15
 8003786:	3b04      	subs	r3, #4
 8003788:	0112      	lsls	r2, r2, #4
 800378a:	b2d2      	uxtb	r2, r2
 800378c:	440b      	add	r3, r1
 800378e:	761a      	strb	r2, [r3, #24]
}
 8003790:	bf00      	nop
 8003792:	370c      	adds	r7, #12
 8003794:	46bd      	mov	sp, r7
 8003796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800379a:	4770      	bx	lr
 800379c:	e000e100 	.word	0xe000e100
 80037a0:	e000ed00 	.word	0xe000ed00

080037a4 <NVIC_EncodePriority>:
{
 80037a4:	b480      	push	{r7}
 80037a6:	b089      	sub	sp, #36	; 0x24
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	60f8      	str	r0, [r7, #12]
 80037ac:	60b9      	str	r1, [r7, #8]
 80037ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	f003 0307 	and.w	r3, r3, #7
 80037b6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80037b8:	69fb      	ldr	r3, [r7, #28]
 80037ba:	f1c3 0307 	rsb	r3, r3, #7
 80037be:	2b04      	cmp	r3, #4
 80037c0:	bf28      	it	cs
 80037c2:	2304      	movcs	r3, #4
 80037c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80037c6:	69fb      	ldr	r3, [r7, #28]
 80037c8:	3304      	adds	r3, #4
 80037ca:	2b06      	cmp	r3, #6
 80037cc:	d902      	bls.n	80037d4 <NVIC_EncodePriority+0x30>
 80037ce:	69fb      	ldr	r3, [r7, #28]
 80037d0:	3b03      	subs	r3, #3
 80037d2:	e000      	b.n	80037d6 <NVIC_EncodePriority+0x32>
 80037d4:	2300      	movs	r3, #0
 80037d6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80037d8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80037dc:	69bb      	ldr	r3, [r7, #24]
 80037de:	fa02 f303 	lsl.w	r3, r2, r3
 80037e2:	43da      	mvns	r2, r3
 80037e4:	68bb      	ldr	r3, [r7, #8]
 80037e6:	401a      	ands	r2, r3
 80037e8:	697b      	ldr	r3, [r7, #20]
 80037ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80037ec:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80037f0:	697b      	ldr	r3, [r7, #20]
 80037f2:	fa01 f303 	lsl.w	r3, r1, r3
 80037f6:	43d9      	mvns	r1, r3
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80037fc:	4313      	orrs	r3, r2
}
 80037fe:	4618      	mov	r0, r3
 8003800:	3724      	adds	r7, #36	; 0x24
 8003802:	46bd      	mov	sp, r7
 8003804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003808:	4770      	bx	lr
	...

0800380c <LL_DMA_SetDataTransferDirection>:
{
 800380c:	b480      	push	{r7}
 800380e:	b085      	sub	sp, #20
 8003810:	af00      	add	r7, sp, #0
 8003812:	60f8      	str	r0, [r7, #12]
 8003814:	60b9      	str	r1, [r7, #8]
 8003816:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_DIR, Direction);
 8003818:	4a0d      	ldr	r2, [pc, #52]	; (8003850 <LL_DMA_SetDataTransferDirection+0x44>)
 800381a:	68bb      	ldr	r3, [r7, #8]
 800381c:	4413      	add	r3, r2
 800381e:	781b      	ldrb	r3, [r3, #0]
 8003820:	461a      	mov	r2, r3
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	4413      	add	r3, r2
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800382c:	4908      	ldr	r1, [pc, #32]	; (8003850 <LL_DMA_SetDataTransferDirection+0x44>)
 800382e:	68bb      	ldr	r3, [r7, #8]
 8003830:	440b      	add	r3, r1
 8003832:	781b      	ldrb	r3, [r3, #0]
 8003834:	4619      	mov	r1, r3
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	440b      	add	r3, r1
 800383a:	4619      	mov	r1, r3
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	4313      	orrs	r3, r2
 8003840:	600b      	str	r3, [r1, #0]
}
 8003842:	bf00      	nop
 8003844:	3714      	adds	r7, #20
 8003846:	46bd      	mov	sp, r7
 8003848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800384c:	4770      	bx	lr
 800384e:	bf00      	nop
 8003850:	08008554 	.word	0x08008554

08003854 <LL_DMA_SetMode>:
{
 8003854:	b480      	push	{r7}
 8003856:	b085      	sub	sp, #20
 8003858:	af00      	add	r7, sp, #0
 800385a:	60f8      	str	r0, [r7, #12]
 800385c:	60b9      	str	r1, [r7, #8]
 800385e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_CIRC | DMA_SxCR_PFCTRL, Mode);
 8003860:	4a0d      	ldr	r2, [pc, #52]	; (8003898 <LL_DMA_SetMode+0x44>)
 8003862:	68bb      	ldr	r3, [r7, #8]
 8003864:	4413      	add	r3, r2
 8003866:	781b      	ldrb	r3, [r3, #0]
 8003868:	461a      	mov	r2, r3
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	4413      	add	r3, r2
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f423 7290 	bic.w	r2, r3, #288	; 0x120
 8003874:	4908      	ldr	r1, [pc, #32]	; (8003898 <LL_DMA_SetMode+0x44>)
 8003876:	68bb      	ldr	r3, [r7, #8]
 8003878:	440b      	add	r3, r1
 800387a:	781b      	ldrb	r3, [r3, #0]
 800387c:	4619      	mov	r1, r3
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	440b      	add	r3, r1
 8003882:	4619      	mov	r1, r3
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	4313      	orrs	r3, r2
 8003888:	600b      	str	r3, [r1, #0]
}
 800388a:	bf00      	nop
 800388c:	3714      	adds	r7, #20
 800388e:	46bd      	mov	sp, r7
 8003890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003894:	4770      	bx	lr
 8003896:	bf00      	nop
 8003898:	08008554 	.word	0x08008554

0800389c <LL_DMA_SetPeriphIncMode>:
{
 800389c:	b480      	push	{r7}
 800389e:	b085      	sub	sp, #20
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	60f8      	str	r0, [r7, #12]
 80038a4:	60b9      	str	r1, [r7, #8]
 80038a6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_PINC, IncrementMode);
 80038a8:	4a0d      	ldr	r2, [pc, #52]	; (80038e0 <LL_DMA_SetPeriphIncMode+0x44>)
 80038aa:	68bb      	ldr	r3, [r7, #8]
 80038ac:	4413      	add	r3, r2
 80038ae:	781b      	ldrb	r3, [r3, #0]
 80038b0:	461a      	mov	r2, r3
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	4413      	add	r3, r2
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80038bc:	4908      	ldr	r1, [pc, #32]	; (80038e0 <LL_DMA_SetPeriphIncMode+0x44>)
 80038be:	68bb      	ldr	r3, [r7, #8]
 80038c0:	440b      	add	r3, r1
 80038c2:	781b      	ldrb	r3, [r3, #0]
 80038c4:	4619      	mov	r1, r3
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	440b      	add	r3, r1
 80038ca:	4619      	mov	r1, r3
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	4313      	orrs	r3, r2
 80038d0:	600b      	str	r3, [r1, #0]
}
 80038d2:	bf00      	nop
 80038d4:	3714      	adds	r7, #20
 80038d6:	46bd      	mov	sp, r7
 80038d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038dc:	4770      	bx	lr
 80038de:	bf00      	nop
 80038e0:	08008554 	.word	0x08008554

080038e4 <LL_DMA_SetMemoryIncMode>:
{
 80038e4:	b480      	push	{r7}
 80038e6:	b085      	sub	sp, #20
 80038e8:	af00      	add	r7, sp, #0
 80038ea:	60f8      	str	r0, [r7, #12]
 80038ec:	60b9      	str	r1, [r7, #8]
 80038ee:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_MINC, IncrementMode);
 80038f0:	4a0d      	ldr	r2, [pc, #52]	; (8003928 <LL_DMA_SetMemoryIncMode+0x44>)
 80038f2:	68bb      	ldr	r3, [r7, #8]
 80038f4:	4413      	add	r3, r2
 80038f6:	781b      	ldrb	r3, [r3, #0]
 80038f8:	461a      	mov	r2, r3
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	4413      	add	r3, r2
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8003904:	4908      	ldr	r1, [pc, #32]	; (8003928 <LL_DMA_SetMemoryIncMode+0x44>)
 8003906:	68bb      	ldr	r3, [r7, #8]
 8003908:	440b      	add	r3, r1
 800390a:	781b      	ldrb	r3, [r3, #0]
 800390c:	4619      	mov	r1, r3
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	440b      	add	r3, r1
 8003912:	4619      	mov	r1, r3
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	4313      	orrs	r3, r2
 8003918:	600b      	str	r3, [r1, #0]
}
 800391a:	bf00      	nop
 800391c:	3714      	adds	r7, #20
 800391e:	46bd      	mov	sp, r7
 8003920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003924:	4770      	bx	lr
 8003926:	bf00      	nop
 8003928:	08008554 	.word	0x08008554

0800392c <LL_DMA_SetPeriphSize>:
{
 800392c:	b480      	push	{r7}
 800392e:	b085      	sub	sp, #20
 8003930:	af00      	add	r7, sp, #0
 8003932:	60f8      	str	r0, [r7, #12]
 8003934:	60b9      	str	r1, [r7, #8]
 8003936:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_PSIZE, Size);
 8003938:	4a0d      	ldr	r2, [pc, #52]	; (8003970 <LL_DMA_SetPeriphSize+0x44>)
 800393a:	68bb      	ldr	r3, [r7, #8]
 800393c:	4413      	add	r3, r2
 800393e:	781b      	ldrb	r3, [r3, #0]
 8003940:	461a      	mov	r2, r3
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	4413      	add	r3, r2
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	f423 52c0 	bic.w	r2, r3, #6144	; 0x1800
 800394c:	4908      	ldr	r1, [pc, #32]	; (8003970 <LL_DMA_SetPeriphSize+0x44>)
 800394e:	68bb      	ldr	r3, [r7, #8]
 8003950:	440b      	add	r3, r1
 8003952:	781b      	ldrb	r3, [r3, #0]
 8003954:	4619      	mov	r1, r3
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	440b      	add	r3, r1
 800395a:	4619      	mov	r1, r3
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	4313      	orrs	r3, r2
 8003960:	600b      	str	r3, [r1, #0]
}
 8003962:	bf00      	nop
 8003964:	3714      	adds	r7, #20
 8003966:	46bd      	mov	sp, r7
 8003968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396c:	4770      	bx	lr
 800396e:	bf00      	nop
 8003970:	08008554 	.word	0x08008554

08003974 <LL_DMA_SetMemorySize>:
{
 8003974:	b480      	push	{r7}
 8003976:	b085      	sub	sp, #20
 8003978:	af00      	add	r7, sp, #0
 800397a:	60f8      	str	r0, [r7, #12]
 800397c:	60b9      	str	r1, [r7, #8]
 800397e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_MSIZE, Size);
 8003980:	4a0d      	ldr	r2, [pc, #52]	; (80039b8 <LL_DMA_SetMemorySize+0x44>)
 8003982:	68bb      	ldr	r3, [r7, #8]
 8003984:	4413      	add	r3, r2
 8003986:	781b      	ldrb	r3, [r3, #0]
 8003988:	461a      	mov	r2, r3
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	4413      	add	r3, r2
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f423 42c0 	bic.w	r2, r3, #24576	; 0x6000
 8003994:	4908      	ldr	r1, [pc, #32]	; (80039b8 <LL_DMA_SetMemorySize+0x44>)
 8003996:	68bb      	ldr	r3, [r7, #8]
 8003998:	440b      	add	r3, r1
 800399a:	781b      	ldrb	r3, [r3, #0]
 800399c:	4619      	mov	r1, r3
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	440b      	add	r3, r1
 80039a2:	4619      	mov	r1, r3
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	4313      	orrs	r3, r2
 80039a8:	600b      	str	r3, [r1, #0]
}
 80039aa:	bf00      	nop
 80039ac:	3714      	adds	r7, #20
 80039ae:	46bd      	mov	sp, r7
 80039b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b4:	4770      	bx	lr
 80039b6:	bf00      	nop
 80039b8:	08008554 	.word	0x08008554

080039bc <LL_DMA_SetStreamPriorityLevel>:
{
 80039bc:	b480      	push	{r7}
 80039be:	b085      	sub	sp, #20
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	60f8      	str	r0, [r7, #12]
 80039c4:	60b9      	str	r1, [r7, #8]
 80039c6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_PL, Priority);
 80039c8:	4a0d      	ldr	r2, [pc, #52]	; (8003a00 <LL_DMA_SetStreamPriorityLevel+0x44>)
 80039ca:	68bb      	ldr	r3, [r7, #8]
 80039cc:	4413      	add	r3, r2
 80039ce:	781b      	ldrb	r3, [r3, #0]
 80039d0:	461a      	mov	r2, r3
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	4413      	add	r3, r2
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80039dc:	4908      	ldr	r1, [pc, #32]	; (8003a00 <LL_DMA_SetStreamPriorityLevel+0x44>)
 80039de:	68bb      	ldr	r3, [r7, #8]
 80039e0:	440b      	add	r3, r1
 80039e2:	781b      	ldrb	r3, [r3, #0]
 80039e4:	4619      	mov	r1, r3
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	440b      	add	r3, r1
 80039ea:	4619      	mov	r1, r3
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	4313      	orrs	r3, r2
 80039f0:	600b      	str	r3, [r1, #0]
}
 80039f2:	bf00      	nop
 80039f4:	3714      	adds	r7, #20
 80039f6:	46bd      	mov	sp, r7
 80039f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039fc:	4770      	bx	lr
 80039fe:	bf00      	nop
 8003a00:	08008554 	.word	0x08008554

08003a04 <LL_DMA_SetChannelSelection>:
{
 8003a04:	b480      	push	{r7}
 8003a06:	b085      	sub	sp, #20
 8003a08:	af00      	add	r7, sp, #0
 8003a0a:	60f8      	str	r0, [r7, #12]
 8003a0c:	60b9      	str	r1, [r7, #8]
 8003a0e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_CHSEL, Channel);
 8003a10:	4a0d      	ldr	r2, [pc, #52]	; (8003a48 <LL_DMA_SetChannelSelection+0x44>)
 8003a12:	68bb      	ldr	r3, [r7, #8]
 8003a14:	4413      	add	r3, r2
 8003a16:	781b      	ldrb	r3, [r3, #0]
 8003a18:	461a      	mov	r2, r3
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	4413      	add	r3, r2
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f023 6260 	bic.w	r2, r3, #234881024	; 0xe000000
 8003a24:	4908      	ldr	r1, [pc, #32]	; (8003a48 <LL_DMA_SetChannelSelection+0x44>)
 8003a26:	68bb      	ldr	r3, [r7, #8]
 8003a28:	440b      	add	r3, r1
 8003a2a:	781b      	ldrb	r3, [r3, #0]
 8003a2c:	4619      	mov	r1, r3
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	440b      	add	r3, r1
 8003a32:	4619      	mov	r1, r3
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	4313      	orrs	r3, r2
 8003a38:	600b      	str	r3, [r1, #0]
}
 8003a3a:	bf00      	nop
 8003a3c:	3714      	adds	r7, #20
 8003a3e:	46bd      	mov	sp, r7
 8003a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a44:	4770      	bx	lr
 8003a46:	bf00      	nop
 8003a48:	08008554 	.word	0x08008554

08003a4c <LL_DMA_DisableFifoMode>:
{
 8003a4c:	b480      	push	{r7}
 8003a4e:	b083      	sub	sp, #12
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	6078      	str	r0, [r7, #4]
 8003a54:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->FCR, DMA_SxFCR_DMDIS);
 8003a56:	4a0c      	ldr	r2, [pc, #48]	; (8003a88 <LL_DMA_DisableFifoMode+0x3c>)
 8003a58:	683b      	ldr	r3, [r7, #0]
 8003a5a:	4413      	add	r3, r2
 8003a5c:	781b      	ldrb	r3, [r3, #0]
 8003a5e:	461a      	mov	r2, r3
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	4413      	add	r3, r2
 8003a64:	695b      	ldr	r3, [r3, #20]
 8003a66:	4908      	ldr	r1, [pc, #32]	; (8003a88 <LL_DMA_DisableFifoMode+0x3c>)
 8003a68:	683a      	ldr	r2, [r7, #0]
 8003a6a:	440a      	add	r2, r1
 8003a6c:	7812      	ldrb	r2, [r2, #0]
 8003a6e:	4611      	mov	r1, r2
 8003a70:	687a      	ldr	r2, [r7, #4]
 8003a72:	440a      	add	r2, r1
 8003a74:	f023 0304 	bic.w	r3, r3, #4
 8003a78:	6153      	str	r3, [r2, #20]
}
 8003a7a:	bf00      	nop
 8003a7c:	370c      	adds	r7, #12
 8003a7e:	46bd      	mov	sp, r7
 8003a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a84:	4770      	bx	lr
 8003a86:	bf00      	nop
 8003a88:	08008554 	.word	0x08008554

08003a8c <LL_AHB1_GRP1_EnableClock>:
{
 8003a8c:	b480      	push	{r7}
 8003a8e:	b085      	sub	sp, #20
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8003a94:	4b08      	ldr	r3, [pc, #32]	; (8003ab8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8003a96:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003a98:	4907      	ldr	r1, [pc, #28]	; (8003ab8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	4313      	orrs	r3, r2
 8003a9e:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8003aa0:	4b05      	ldr	r3, [pc, #20]	; (8003ab8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8003aa2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	4013      	ands	r3, r2
 8003aa8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003aaa:	68fb      	ldr	r3, [r7, #12]
}
 8003aac:	bf00      	nop
 8003aae:	3714      	adds	r7, #20
 8003ab0:	46bd      	mov	sp, r7
 8003ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab6:	4770      	bx	lr
 8003ab8:	40023800 	.word	0x40023800

08003abc <LL_APB1_GRP1_EnableClock>:
{
 8003abc:	b480      	push	{r7}
 8003abe:	b085      	sub	sp, #20
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8003ac4:	4b08      	ldr	r3, [pc, #32]	; (8003ae8 <LL_APB1_GRP1_EnableClock+0x2c>)
 8003ac6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003ac8:	4907      	ldr	r1, [pc, #28]	; (8003ae8 <LL_APB1_GRP1_EnableClock+0x2c>)
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	4313      	orrs	r3, r2
 8003ace:	640b      	str	r3, [r1, #64]	; 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8003ad0:	4b05      	ldr	r3, [pc, #20]	; (8003ae8 <LL_APB1_GRP1_EnableClock+0x2c>)
 8003ad2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	4013      	ands	r3, r2
 8003ad8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003ada:	68fb      	ldr	r3, [r7, #12]
}
 8003adc:	bf00      	nop
 8003ade:	3714      	adds	r7, #20
 8003ae0:	46bd      	mov	sp, r7
 8003ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae6:	4770      	bx	lr
 8003ae8:	40023800 	.word	0x40023800

08003aec <LL_APB2_GRP1_EnableClock>:
{
 8003aec:	b480      	push	{r7}
 8003aee:	b085      	sub	sp, #20
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8003af4:	4b08      	ldr	r3, [pc, #32]	; (8003b18 <LL_APB2_GRP1_EnableClock+0x2c>)
 8003af6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003af8:	4907      	ldr	r1, [pc, #28]	; (8003b18 <LL_APB2_GRP1_EnableClock+0x2c>)
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	4313      	orrs	r3, r2
 8003afe:	644b      	str	r3, [r1, #68]	; 0x44
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8003b00:	4b05      	ldr	r3, [pc, #20]	; (8003b18 <LL_APB2_GRP1_EnableClock+0x2c>)
 8003b02:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	4013      	ands	r3, r2
 8003b08:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003b0a:	68fb      	ldr	r3, [r7, #12]
}
 8003b0c:	bf00      	nop
 8003b0e:	3714      	adds	r7, #20
 8003b10:	46bd      	mov	sp, r7
 8003b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b16:	4770      	bx	lr
 8003b18:	40023800 	.word	0x40023800

08003b1c <LL_USART_Enable>:
{
 8003b1c:	b480      	push	{r7}
 8003b1e:	b083      	sub	sp, #12
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	68db      	ldr	r3, [r3, #12]
 8003b28:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	60da      	str	r2, [r3, #12]
}
 8003b30:	bf00      	nop
 8003b32:	370c      	adds	r7, #12
 8003b34:	46bd      	mov	sp, r7
 8003b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b3a:	4770      	bx	lr

08003b3c <LL_USART_ConfigAsyncMode>:
{
 8003b3c:	b480      	push	{r7}
 8003b3e:	b083      	sub	sp, #12
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	691b      	ldr	r3, [r3, #16]
 8003b48:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	695b      	ldr	r3, [r3, #20]
 8003b54:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	615a      	str	r2, [r3, #20]
}
 8003b5c:	bf00      	nop
 8003b5e:	370c      	adds	r7, #12
 8003b60:	46bd      	mov	sp, r7
 8003b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b66:	4770      	bx	lr

08003b68 <LL_USART_IsActiveFlag_TXE>:
{
 8003b68:	b480      	push	{r7}
 8003b6a:	b083      	sub	sp, #12
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b78:	2b80      	cmp	r3, #128	; 0x80
 8003b7a:	bf0c      	ite	eq
 8003b7c:	2301      	moveq	r3, #1
 8003b7e:	2300      	movne	r3, #0
 8003b80:	b2db      	uxtb	r3, r3
}
 8003b82:	4618      	mov	r0, r3
 8003b84:	370c      	adds	r7, #12
 8003b86:	46bd      	mov	sp, r7
 8003b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b8c:	4770      	bx	lr

08003b8e <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 8003b8e:	b480      	push	{r7}
 8003b90:	b083      	sub	sp, #12
 8003b92:	af00      	add	r7, sp, #0
 8003b94:	6078      	str	r0, [r7, #4]
 8003b96:	460b      	mov	r3, r1
 8003b98:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 8003b9a:	78fa      	ldrb	r2, [r7, #3]
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	605a      	str	r2, [r3, #4]
}
 8003ba0:	bf00      	nop
 8003ba2:	370c      	adds	r7, #12
 8003ba4:	46bd      	mov	sp, r7
 8003ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003baa:	4770      	bx	lr

08003bac <MX_USART3_UART_Init>:
/* USER CODE END 0 */

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8003bac:	b580      	push	{r7, lr}
 8003bae:	b08e      	sub	sp, #56	; 0x38
 8003bb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART3_Init 0 */

  /* USER CODE END USART3_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8003bb2:	f107 031c 	add.w	r3, r7, #28
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	601a      	str	r2, [r3, #0]
 8003bba:	605a      	str	r2, [r3, #4]
 8003bbc:	609a      	str	r2, [r3, #8]
 8003bbe:	60da      	str	r2, [r3, #12]
 8003bc0:	611a      	str	r2, [r3, #16]
 8003bc2:	615a      	str	r2, [r3, #20]
 8003bc4:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003bc6:	1d3b      	adds	r3, r7, #4
 8003bc8:	2200      	movs	r2, #0
 8003bca:	601a      	str	r2, [r3, #0]
 8003bcc:	605a      	str	r2, [r3, #4]
 8003bce:	609a      	str	r2, [r3, #8]
 8003bd0:	60da      	str	r2, [r3, #12]
 8003bd2:	611a      	str	r2, [r3, #16]
 8003bd4:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART3);
 8003bd6:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8003bda:	f7ff ff6f 	bl	8003abc <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8003bde:	2002      	movs	r0, #2
 8003be0:	f7ff ff54 	bl	8003a8c <LL_AHB1_GRP1_EnableClock>
  /**USART3 GPIO Configuration
  PB10   ------> USART3_TX
  PB11   ------> USART3_RX
  */
  GPIO_InitStruct.Pin = UART3_GPS_TX_Pin|UART3_GPS_RX_Pin;
 8003be4:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003be8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8003bea:	2302      	movs	r3, #2
 8003bec:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8003bee:	2303      	movs	r3, #3
 8003bf0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003bf2:	2300      	movs	r3, #0
 8003bf4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003bf6:	2300      	movs	r3, #0
 8003bf8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8003bfa:	2307      	movs	r3, #7
 8003bfc:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003bfe:	1d3b      	adds	r3, r7, #4
 8003c00:	4619      	mov	r1, r3
 8003c02:	4830      	ldr	r0, [pc, #192]	; (8003cc4 <MX_USART3_UART_Init+0x118>)
 8003c04:	f000 fb32 	bl	800426c <LL_GPIO_Init>

  /* USART3 DMA Init */

  /* USART3_RX Init */
  LL_DMA_SetChannelSelection(DMA1, LL_DMA_STREAM_1, LL_DMA_CHANNEL_4);
 8003c08:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003c0c:	2101      	movs	r1, #1
 8003c0e:	482e      	ldr	r0, [pc, #184]	; (8003cc8 <MX_USART3_UART_Init+0x11c>)
 8003c10:	f7ff fef8 	bl	8003a04 <LL_DMA_SetChannelSelection>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_STREAM_1, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 8003c14:	2200      	movs	r2, #0
 8003c16:	2101      	movs	r1, #1
 8003c18:	482b      	ldr	r0, [pc, #172]	; (8003cc8 <MX_USART3_UART_Init+0x11c>)
 8003c1a:	f7ff fdf7 	bl	800380c <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetStreamPriorityLevel(DMA1, LL_DMA_STREAM_1, LL_DMA_PRIORITY_LOW);
 8003c1e:	2200      	movs	r2, #0
 8003c20:	2101      	movs	r1, #1
 8003c22:	4829      	ldr	r0, [pc, #164]	; (8003cc8 <MX_USART3_UART_Init+0x11c>)
 8003c24:	f7ff feca 	bl	80039bc <LL_DMA_SetStreamPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_STREAM_1, LL_DMA_MODE_CIRCULAR);
 8003c28:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003c2c:	2101      	movs	r1, #1
 8003c2e:	4826      	ldr	r0, [pc, #152]	; (8003cc8 <MX_USART3_UART_Init+0x11c>)
 8003c30:	f7ff fe10 	bl	8003854 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_STREAM_1, LL_DMA_PERIPH_NOINCREMENT);
 8003c34:	2200      	movs	r2, #0
 8003c36:	2101      	movs	r1, #1
 8003c38:	4823      	ldr	r0, [pc, #140]	; (8003cc8 <MX_USART3_UART_Init+0x11c>)
 8003c3a:	f7ff fe2f 	bl	800389c <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_STREAM_1, LL_DMA_MEMORY_INCREMENT);
 8003c3e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003c42:	2101      	movs	r1, #1
 8003c44:	4820      	ldr	r0, [pc, #128]	; (8003cc8 <MX_USART3_UART_Init+0x11c>)
 8003c46:	f7ff fe4d 	bl	80038e4 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_STREAM_1, LL_DMA_PDATAALIGN_BYTE);
 8003c4a:	2200      	movs	r2, #0
 8003c4c:	2101      	movs	r1, #1
 8003c4e:	481e      	ldr	r0, [pc, #120]	; (8003cc8 <MX_USART3_UART_Init+0x11c>)
 8003c50:	f7ff fe6c 	bl	800392c <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_STREAM_1, LL_DMA_MDATAALIGN_BYTE);
 8003c54:	2200      	movs	r2, #0
 8003c56:	2101      	movs	r1, #1
 8003c58:	481b      	ldr	r0, [pc, #108]	; (8003cc8 <MX_USART3_UART_Init+0x11c>)
 8003c5a:	f7ff fe8b 	bl	8003974 <LL_DMA_SetMemorySize>

  LL_DMA_DisableFifoMode(DMA1, LL_DMA_STREAM_1);
 8003c5e:	2101      	movs	r1, #1
 8003c60:	4819      	ldr	r0, [pc, #100]	; (8003cc8 <MX_USART3_UART_Init+0x11c>)
 8003c62:	f7ff fef3 	bl	8003a4c <LL_DMA_DisableFifoMode>

  /* USART3 interrupt Init */
  NVIC_SetPriority(USART3_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8003c66:	f7ff fd47 	bl	80036f8 <__NVIC_GetPriorityGrouping>
 8003c6a:	4603      	mov	r3, r0
 8003c6c:	2200      	movs	r2, #0
 8003c6e:	2100      	movs	r1, #0
 8003c70:	4618      	mov	r0, r3
 8003c72:	f7ff fd97 	bl	80037a4 <NVIC_EncodePriority>
 8003c76:	4603      	mov	r3, r0
 8003c78:	4619      	mov	r1, r3
 8003c7a:	2027      	movs	r0, #39	; 0x27
 8003c7c:	f7ff fd68 	bl	8003750 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART3_IRQn);
 8003c80:	2027      	movs	r0, #39	; 0x27
 8003c82:	f7ff fd47 	bl	8003714 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART3_Init 1 */


  /* USER CODE END USART3_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 8003c86:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8003c8a:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8003c8c:	2300      	movs	r3, #0
 8003c8e:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8003c90:	2300      	movs	r3, #0
 8003c92:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8003c94:	2300      	movs	r3, #0
 8003c96:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8003c98:	230c      	movs	r3, #12
 8003c9a:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8003c9c:	2300      	movs	r3, #0
 8003c9e:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8003ca0:	2300      	movs	r3, #0
 8003ca2:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART3, &USART_InitStruct);
 8003ca4:	f107 031c 	add.w	r3, r7, #28
 8003ca8:	4619      	mov	r1, r3
 8003caa:	4808      	ldr	r0, [pc, #32]	; (8003ccc <MX_USART3_UART_Init+0x120>)
 8003cac:	f001 fa5a 	bl	8005164 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART3);
 8003cb0:	4806      	ldr	r0, [pc, #24]	; (8003ccc <MX_USART3_UART_Init+0x120>)
 8003cb2:	f7ff ff43 	bl	8003b3c <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART3);
 8003cb6:	4805      	ldr	r0, [pc, #20]	; (8003ccc <MX_USART3_UART_Init+0x120>)
 8003cb8:	f7ff ff30 	bl	8003b1c <LL_USART_Enable>
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8003cbc:	bf00      	nop
 8003cbe:	3738      	adds	r7, #56	; 0x38
 8003cc0:	46bd      	mov	sp, r7
 8003cc2:	bd80      	pop	{r7, pc}
 8003cc4:	40020400 	.word	0x40020400
 8003cc8:	40026000 	.word	0x40026000
 8003ccc:	40004800 	.word	0x40004800

08003cd0 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	b08e      	sub	sp, #56	; 0x38
 8003cd4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART6_Init 0 */

  /* USER CODE END USART6_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8003cd6:	f107 031c 	add.w	r3, r7, #28
 8003cda:	2200      	movs	r2, #0
 8003cdc:	601a      	str	r2, [r3, #0]
 8003cde:	605a      	str	r2, [r3, #4]
 8003ce0:	609a      	str	r2, [r3, #8]
 8003ce2:	60da      	str	r2, [r3, #12]
 8003ce4:	611a      	str	r2, [r3, #16]
 8003ce6:	615a      	str	r2, [r3, #20]
 8003ce8:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003cea:	1d3b      	adds	r3, r7, #4
 8003cec:	2200      	movs	r2, #0
 8003cee:	601a      	str	r2, [r3, #0]
 8003cf0:	605a      	str	r2, [r3, #4]
 8003cf2:	609a      	str	r2, [r3, #8]
 8003cf4:	60da      	str	r2, [r3, #12]
 8003cf6:	611a      	str	r2, [r3, #16]
 8003cf8:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART6);
 8003cfa:	2020      	movs	r0, #32
 8003cfc:	f7ff fef6 	bl	8003aec <LL_APB2_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8003d00:	2004      	movs	r0, #4
 8003d02:	f7ff fec3 	bl	8003a8c <LL_AHB1_GRP1_EnableClock>
  /**USART6 GPIO Configuration
  PC6   ------> USART6_TX
  PC7   ------> USART6_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 8003d06:	23c0      	movs	r3, #192	; 0xc0
 8003d08:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8003d0a:	2302      	movs	r3, #2
 8003d0c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8003d0e:	2303      	movs	r3, #3
 8003d10:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003d12:	2300      	movs	r3, #0
 8003d14:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003d16:	2300      	movs	r3, #0
 8003d18:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 8003d1a:	2308      	movs	r3, #8
 8003d1c:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003d1e:	1d3b      	adds	r3, r7, #4
 8003d20:	4619      	mov	r1, r3
 8003d22:	4819      	ldr	r0, [pc, #100]	; (8003d88 <MX_USART6_UART_Init+0xb8>)
 8003d24:	f000 faa2 	bl	800426c <LL_GPIO_Init>

  /* USART6 interrupt Init */
  NVIC_SetPriority(USART6_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8003d28:	f7ff fce6 	bl	80036f8 <__NVIC_GetPriorityGrouping>
 8003d2c:	4603      	mov	r3, r0
 8003d2e:	2200      	movs	r2, #0
 8003d30:	2100      	movs	r1, #0
 8003d32:	4618      	mov	r0, r3
 8003d34:	f7ff fd36 	bl	80037a4 <NVIC_EncodePriority>
 8003d38:	4603      	mov	r3, r0
 8003d3a:	4619      	mov	r1, r3
 8003d3c:	2047      	movs	r0, #71	; 0x47
 8003d3e:	f7ff fd07 	bl	8003750 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART6_IRQn);
 8003d42:	2047      	movs	r0, #71	; 0x47
 8003d44:	f7ff fce6 	bl	8003714 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 8003d48:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8003d4c:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8003d4e:	2300      	movs	r3, #0
 8003d50:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8003d52:	2300      	movs	r3, #0
 8003d54:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8003d56:	2300      	movs	r3, #0
 8003d58:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8003d5a:	230c      	movs	r3, #12
 8003d5c:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8003d5e:	2300      	movs	r3, #0
 8003d60:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8003d62:	2300      	movs	r3, #0
 8003d64:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART6, &USART_InitStruct);
 8003d66:	f107 031c 	add.w	r3, r7, #28
 8003d6a:	4619      	mov	r1, r3
 8003d6c:	4807      	ldr	r0, [pc, #28]	; (8003d8c <MX_USART6_UART_Init+0xbc>)
 8003d6e:	f001 f9f9 	bl	8005164 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART6);
 8003d72:	4806      	ldr	r0, [pc, #24]	; (8003d8c <MX_USART6_UART_Init+0xbc>)
 8003d74:	f7ff fee2 	bl	8003b3c <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART6);
 8003d78:	4804      	ldr	r0, [pc, #16]	; (8003d8c <MX_USART6_UART_Init+0xbc>)
 8003d7a:	f7ff fecf 	bl	8003b1c <LL_USART_Enable>
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8003d7e:	bf00      	nop
 8003d80:	3738      	adds	r7, #56	; 0x38
 8003d82:	46bd      	mov	sp, r7
 8003d84:	bd80      	pop	{r7, pc}
 8003d86:	bf00      	nop
 8003d88:	40020800 	.word	0x40020800
 8003d8c:	40011400 	.word	0x40011400

08003d90 <_write>:

/* USER CODE BEGIN 1 */
int _write(int file, char* p, int len)
{
 8003d90:	b580      	push	{r7, lr}
 8003d92:	b086      	sub	sp, #24
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	60f8      	str	r0, [r7, #12]
 8003d98:	60b9      	str	r1, [r7, #8]
 8003d9a:	607a      	str	r2, [r7, #4]
	for(int i=0;i<len;i++)
 8003d9c:	2300      	movs	r3, #0
 8003d9e:	617b      	str	r3, [r7, #20]
 8003da0:	e011      	b.n	8003dc6 <_write+0x36>
	{
		LL_USART_TransmitData8(USART6, *(p+i));
 8003da2:	697b      	ldr	r3, [r7, #20]
 8003da4:	68ba      	ldr	r2, [r7, #8]
 8003da6:	4413      	add	r3, r2
 8003da8:	781b      	ldrb	r3, [r3, #0]
 8003daa:	4619      	mov	r1, r3
 8003dac:	480a      	ldr	r0, [pc, #40]	; (8003dd8 <_write+0x48>)
 8003dae:	f7ff feee 	bl	8003b8e <LL_USART_TransmitData8>
		while(!LL_USART_IsActiveFlag_TXE(USART6));
 8003db2:	bf00      	nop
 8003db4:	4808      	ldr	r0, [pc, #32]	; (8003dd8 <_write+0x48>)
 8003db6:	f7ff fed7 	bl	8003b68 <LL_USART_IsActiveFlag_TXE>
 8003dba:	4603      	mov	r3, r0
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d0f9      	beq.n	8003db4 <_write+0x24>
	for(int i=0;i<len;i++)
 8003dc0:	697b      	ldr	r3, [r7, #20]
 8003dc2:	3301      	adds	r3, #1
 8003dc4:	617b      	str	r3, [r7, #20]
 8003dc6:	697a      	ldr	r2, [r7, #20]
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	429a      	cmp	r2, r3
 8003dcc:	dbe9      	blt.n	8003da2 <_write+0x12>
//		usDelay(100);	//  1   100us , Float, int  
	}
	return len;
 8003dce:	687b      	ldr	r3, [r7, #4]
}
 8003dd0:	4618      	mov	r0, r3
 8003dd2:	3718      	adds	r7, #24
 8003dd4:	46bd      	mov	sp, r7
 8003dd6:	bd80      	pop	{r7, pc}
 8003dd8:	40011400 	.word	0x40011400

08003ddc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003ddc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003e14 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003de0:	480d      	ldr	r0, [pc, #52]	; (8003e18 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003de2:	490e      	ldr	r1, [pc, #56]	; (8003e1c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003de4:	4a0e      	ldr	r2, [pc, #56]	; (8003e20 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003de6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003de8:	e002      	b.n	8003df0 <LoopCopyDataInit>

08003dea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003dea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003dec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003dee:	3304      	adds	r3, #4

08003df0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003df0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003df2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003df4:	d3f9      	bcc.n	8003dea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003df6:	4a0b      	ldr	r2, [pc, #44]	; (8003e24 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003df8:	4c0b      	ldr	r4, [pc, #44]	; (8003e28 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003dfa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003dfc:	e001      	b.n	8003e02 <LoopFillZerobss>

08003dfe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003dfe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003e00:	3204      	adds	r2, #4

08003e02 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003e02:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003e04:	d3fb      	bcc.n	8003dfe <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003e06:	f7ff faf5 	bl	80033f4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003e0a:	f001 fa69 	bl	80052e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003e0e:	f7fe fe57 	bl	8002ac0 <main>
  bx  lr    
 8003e12:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003e14:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003e18:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003e1c:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 8003e20:	0800897c 	.word	0x0800897c
  ldr r2, =_sbss
 8003e24:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8003e28:	20000304 	.word	0x20000304

08003e2c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003e2c:	e7fe      	b.n	8003e2c <ADC_IRQHandler>
	...

08003e30 <LL_EXTI_EnableIT_0_31>:
{
 8003e30:	b480      	push	{r7}
 8003e32:	b083      	sub	sp, #12
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR, ExtiLine);
 8003e38:	4b05      	ldr	r3, [pc, #20]	; (8003e50 <LL_EXTI_EnableIT_0_31+0x20>)
 8003e3a:	681a      	ldr	r2, [r3, #0]
 8003e3c:	4904      	ldr	r1, [pc, #16]	; (8003e50 <LL_EXTI_EnableIT_0_31+0x20>)
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	4313      	orrs	r3, r2
 8003e42:	600b      	str	r3, [r1, #0]
}
 8003e44:	bf00      	nop
 8003e46:	370c      	adds	r7, #12
 8003e48:	46bd      	mov	sp, r7
 8003e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e4e:	4770      	bx	lr
 8003e50:	40013c00 	.word	0x40013c00

08003e54 <LL_EXTI_DisableIT_0_31>:
{
 8003e54:	b480      	push	{r7}
 8003e56:	b083      	sub	sp, #12
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR, ExtiLine);
 8003e5c:	4b06      	ldr	r3, [pc, #24]	; (8003e78 <LL_EXTI_DisableIT_0_31+0x24>)
 8003e5e:	681a      	ldr	r2, [r3, #0]
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	43db      	mvns	r3, r3
 8003e64:	4904      	ldr	r1, [pc, #16]	; (8003e78 <LL_EXTI_DisableIT_0_31+0x24>)
 8003e66:	4013      	ands	r3, r2
 8003e68:	600b      	str	r3, [r1, #0]
}
 8003e6a:	bf00      	nop
 8003e6c:	370c      	adds	r7, #12
 8003e6e:	46bd      	mov	sp, r7
 8003e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e74:	4770      	bx	lr
 8003e76:	bf00      	nop
 8003e78:	40013c00 	.word	0x40013c00

08003e7c <LL_EXTI_EnableEvent_0_31>:
{
 8003e7c:	b480      	push	{r7}
 8003e7e:	b083      	sub	sp, #12
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR, ExtiLine);
 8003e84:	4b05      	ldr	r3, [pc, #20]	; (8003e9c <LL_EXTI_EnableEvent_0_31+0x20>)
 8003e86:	685a      	ldr	r2, [r3, #4]
 8003e88:	4904      	ldr	r1, [pc, #16]	; (8003e9c <LL_EXTI_EnableEvent_0_31+0x20>)
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	4313      	orrs	r3, r2
 8003e8e:	604b      	str	r3, [r1, #4]
}
 8003e90:	bf00      	nop
 8003e92:	370c      	adds	r7, #12
 8003e94:	46bd      	mov	sp, r7
 8003e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9a:	4770      	bx	lr
 8003e9c:	40013c00 	.word	0x40013c00

08003ea0 <LL_EXTI_DisableEvent_0_31>:
{
 8003ea0:	b480      	push	{r7}
 8003ea2:	b083      	sub	sp, #12
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR, ExtiLine);
 8003ea8:	4b06      	ldr	r3, [pc, #24]	; (8003ec4 <LL_EXTI_DisableEvent_0_31+0x24>)
 8003eaa:	685a      	ldr	r2, [r3, #4]
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	43db      	mvns	r3, r3
 8003eb0:	4904      	ldr	r1, [pc, #16]	; (8003ec4 <LL_EXTI_DisableEvent_0_31+0x24>)
 8003eb2:	4013      	ands	r3, r2
 8003eb4:	604b      	str	r3, [r1, #4]
}
 8003eb6:	bf00      	nop
 8003eb8:	370c      	adds	r7, #12
 8003eba:	46bd      	mov	sp, r7
 8003ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec0:	4770      	bx	lr
 8003ec2:	bf00      	nop
 8003ec4:	40013c00 	.word	0x40013c00

08003ec8 <LL_EXTI_EnableRisingTrig_0_31>:
{
 8003ec8:	b480      	push	{r7}
 8003eca:	b083      	sub	sp, #12
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR, ExtiLine);
 8003ed0:	4b05      	ldr	r3, [pc, #20]	; (8003ee8 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8003ed2:	689a      	ldr	r2, [r3, #8]
 8003ed4:	4904      	ldr	r1, [pc, #16]	; (8003ee8 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	4313      	orrs	r3, r2
 8003eda:	608b      	str	r3, [r1, #8]
}
 8003edc:	bf00      	nop
 8003ede:	370c      	adds	r7, #12
 8003ee0:	46bd      	mov	sp, r7
 8003ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee6:	4770      	bx	lr
 8003ee8:	40013c00 	.word	0x40013c00

08003eec <LL_EXTI_DisableRisingTrig_0_31>:
{
 8003eec:	b480      	push	{r7}
 8003eee:	b083      	sub	sp, #12
 8003ef0:	af00      	add	r7, sp, #0
 8003ef2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR, ExtiLine);
 8003ef4:	4b06      	ldr	r3, [pc, #24]	; (8003f10 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8003ef6:	689a      	ldr	r2, [r3, #8]
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	43db      	mvns	r3, r3
 8003efc:	4904      	ldr	r1, [pc, #16]	; (8003f10 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8003efe:	4013      	ands	r3, r2
 8003f00:	608b      	str	r3, [r1, #8]
}
 8003f02:	bf00      	nop
 8003f04:	370c      	adds	r7, #12
 8003f06:	46bd      	mov	sp, r7
 8003f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f0c:	4770      	bx	lr
 8003f0e:	bf00      	nop
 8003f10:	40013c00 	.word	0x40013c00

08003f14 <LL_EXTI_EnableFallingTrig_0_31>:
{
 8003f14:	b480      	push	{r7}
 8003f16:	b083      	sub	sp, #12
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR, ExtiLine);
 8003f1c:	4b05      	ldr	r3, [pc, #20]	; (8003f34 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8003f1e:	68da      	ldr	r2, [r3, #12]
 8003f20:	4904      	ldr	r1, [pc, #16]	; (8003f34 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	4313      	orrs	r3, r2
 8003f26:	60cb      	str	r3, [r1, #12]
}
 8003f28:	bf00      	nop
 8003f2a:	370c      	adds	r7, #12
 8003f2c:	46bd      	mov	sp, r7
 8003f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f32:	4770      	bx	lr
 8003f34:	40013c00 	.word	0x40013c00

08003f38 <LL_EXTI_DisableFallingTrig_0_31>:
{
 8003f38:	b480      	push	{r7}
 8003f3a:	b083      	sub	sp, #12
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR, ExtiLine);
 8003f40:	4b06      	ldr	r3, [pc, #24]	; (8003f5c <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8003f42:	68da      	ldr	r2, [r3, #12]
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	43db      	mvns	r3, r3
 8003f48:	4904      	ldr	r1, [pc, #16]	; (8003f5c <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8003f4a:	4013      	ands	r3, r2
 8003f4c:	60cb      	str	r3, [r1, #12]
}
 8003f4e:	bf00      	nop
 8003f50:	370c      	adds	r7, #12
 8003f52:	46bd      	mov	sp, r7
 8003f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f58:	4770      	bx	lr
 8003f5a:	bf00      	nop
 8003f5c:	40013c00 	.word	0x40013c00

08003f60 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: EXTI registers are initialized
  *          - ERROR: not applicable
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 8003f60:	b580      	push	{r7, lr}
 8003f62:	b084      	sub	sp, #16
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	6078      	str	r0, [r7, #4]
  ErrorStatus status = SUCCESS;
 8003f68:	2300      	movs	r3, #0
 8003f6a:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_EXTI_LINE_0_31(EXTI_InitStruct->Line_0_31));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	791b      	ldrb	r3, [r3, #4]
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d065      	beq.n	8004040 <LL_EXTI_Init+0xe0>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d06c      	beq.n	8004056 <LL_EXTI_Init+0xf6>
    {
      switch (EXTI_InitStruct->Mode)
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	795b      	ldrb	r3, [r3, #5]
 8003f80:	2b02      	cmp	r3, #2
 8003f82:	d01c      	beq.n	8003fbe <LL_EXTI_Init+0x5e>
 8003f84:	2b02      	cmp	r3, #2
 8003f86:	dc25      	bgt.n	8003fd4 <LL_EXTI_Init+0x74>
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d002      	beq.n	8003f92 <LL_EXTI_Init+0x32>
 8003f8c:	2b01      	cmp	r3, #1
 8003f8e:	d00b      	beq.n	8003fa8 <LL_EXTI_Init+0x48>
 8003f90:	e020      	b.n	8003fd4 <LL_EXTI_Init+0x74>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	4618      	mov	r0, r3
 8003f98:	f7ff ff82 	bl	8003ea0 <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	4618      	mov	r0, r3
 8003fa2:	f7ff ff45 	bl	8003e30 <LL_EXTI_EnableIT_0_31>
          break;
 8003fa6:	e018      	b.n	8003fda <LL_EXTI_Init+0x7a>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	4618      	mov	r0, r3
 8003fae:	f7ff ff51 	bl	8003e54 <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	4618      	mov	r0, r3
 8003fb8:	f7ff ff60 	bl	8003e7c <LL_EXTI_EnableEvent_0_31>
          break;
 8003fbc:	e00d      	b.n	8003fda <LL_EXTI_Init+0x7a>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	4618      	mov	r0, r3
 8003fc4:	f7ff ff34 	bl	8003e30 <LL_EXTI_EnableIT_0_31>
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	4618      	mov	r0, r3
 8003fce:	f7ff ff55 	bl	8003e7c <LL_EXTI_EnableEvent_0_31>
          break;
 8003fd2:	e002      	b.n	8003fda <LL_EXTI_Init+0x7a>
        default:
          status = ERROR;
 8003fd4:	2301      	movs	r3, #1
 8003fd6:	73fb      	strb	r3, [r7, #15]
          break;
 8003fd8:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	799b      	ldrb	r3, [r3, #6]
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d039      	beq.n	8004056 <LL_EXTI_Init+0xf6>
      {
        switch (EXTI_InitStruct->Trigger)
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	799b      	ldrb	r3, [r3, #6]
 8003fe6:	2b03      	cmp	r3, #3
 8003fe8:	d01c      	beq.n	8004024 <LL_EXTI_Init+0xc4>
 8003fea:	2b03      	cmp	r3, #3
 8003fec:	dc25      	bgt.n	800403a <LL_EXTI_Init+0xda>
 8003fee:	2b01      	cmp	r3, #1
 8003ff0:	d002      	beq.n	8003ff8 <LL_EXTI_Init+0x98>
 8003ff2:	2b02      	cmp	r3, #2
 8003ff4:	d00b      	beq.n	800400e <LL_EXTI_Init+0xae>
 8003ff6:	e020      	b.n	800403a <LL_EXTI_Init+0xda>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	4618      	mov	r0, r3
 8003ffe:	f7ff ff9b 	bl	8003f38 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	4618      	mov	r0, r3
 8004008:	f7ff ff5e 	bl	8003ec8 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 800400c:	e024      	b.n	8004058 <LL_EXTI_Init+0xf8>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	4618      	mov	r0, r3
 8004014:	f7ff ff6a 	bl	8003eec <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	4618      	mov	r0, r3
 800401e:	f7ff ff79 	bl	8003f14 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8004022:	e019      	b.n	8004058 <LL_EXTI_Init+0xf8>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	4618      	mov	r0, r3
 800402a:	f7ff ff4d 	bl	8003ec8 <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	4618      	mov	r0, r3
 8004034:	f7ff ff6e 	bl	8003f14 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8004038:	e00e      	b.n	8004058 <LL_EXTI_Init+0xf8>
          default:
            status = ERROR;
 800403a:	2301      	movs	r3, #1
 800403c:	73fb      	strb	r3, [r7, #15]
            break;
 800403e:	e00b      	b.n	8004058 <LL_EXTI_Init+0xf8>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	4618      	mov	r0, r3
 8004046:	f7ff ff05 	bl	8003e54 <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	4618      	mov	r0, r3
 8004050:	f7ff ff26 	bl	8003ea0 <LL_EXTI_DisableEvent_0_31>
 8004054:	e000      	b.n	8004058 <LL_EXTI_Init+0xf8>
      }
 8004056:	bf00      	nop
  }
  return status;
 8004058:	7bfb      	ldrb	r3, [r7, #15]
}
 800405a:	4618      	mov	r0, r3
 800405c:	3710      	adds	r7, #16
 800405e:	46bd      	mov	sp, r7
 8004060:	bd80      	pop	{r7, pc}

08004062 <LL_GPIO_SetPinMode>:
{
 8004062:	b480      	push	{r7}
 8004064:	b089      	sub	sp, #36	; 0x24
 8004066:	af00      	add	r7, sp, #0
 8004068:	60f8      	str	r0, [r7, #12]
 800406a:	60b9      	str	r1, [r7, #8]
 800406c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	681a      	ldr	r2, [r3, #0]
 8004072:	68bb      	ldr	r3, [r7, #8]
 8004074:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004076:	697b      	ldr	r3, [r7, #20]
 8004078:	fa93 f3a3 	rbit	r3, r3
 800407c:	613b      	str	r3, [r7, #16]
  return result;
 800407e:	693b      	ldr	r3, [r7, #16]
 8004080:	fab3 f383 	clz	r3, r3
 8004084:	b2db      	uxtb	r3, r3
 8004086:	005b      	lsls	r3, r3, #1
 8004088:	2103      	movs	r1, #3
 800408a:	fa01 f303 	lsl.w	r3, r1, r3
 800408e:	43db      	mvns	r3, r3
 8004090:	401a      	ands	r2, r3
 8004092:	68bb      	ldr	r3, [r7, #8]
 8004094:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004096:	69fb      	ldr	r3, [r7, #28]
 8004098:	fa93 f3a3 	rbit	r3, r3
 800409c:	61bb      	str	r3, [r7, #24]
  return result;
 800409e:	69bb      	ldr	r3, [r7, #24]
 80040a0:	fab3 f383 	clz	r3, r3
 80040a4:	b2db      	uxtb	r3, r3
 80040a6:	005b      	lsls	r3, r3, #1
 80040a8:	6879      	ldr	r1, [r7, #4]
 80040aa:	fa01 f303 	lsl.w	r3, r1, r3
 80040ae:	431a      	orrs	r2, r3
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	601a      	str	r2, [r3, #0]
}
 80040b4:	bf00      	nop
 80040b6:	3724      	adds	r7, #36	; 0x24
 80040b8:	46bd      	mov	sp, r7
 80040ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040be:	4770      	bx	lr

080040c0 <LL_GPIO_SetPinOutputType>:
{
 80040c0:	b480      	push	{r7}
 80040c2:	b085      	sub	sp, #20
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	60f8      	str	r0, [r7, #12]
 80040c8:	60b9      	str	r1, [r7, #8]
 80040ca:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	685a      	ldr	r2, [r3, #4]
 80040d0:	68bb      	ldr	r3, [r7, #8]
 80040d2:	43db      	mvns	r3, r3
 80040d4:	401a      	ands	r2, r3
 80040d6:	68bb      	ldr	r3, [r7, #8]
 80040d8:	6879      	ldr	r1, [r7, #4]
 80040da:	fb01 f303 	mul.w	r3, r1, r3
 80040de:	431a      	orrs	r2, r3
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	605a      	str	r2, [r3, #4]
}
 80040e4:	bf00      	nop
 80040e6:	3714      	adds	r7, #20
 80040e8:	46bd      	mov	sp, r7
 80040ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ee:	4770      	bx	lr

080040f0 <LL_GPIO_SetPinSpeed>:
{
 80040f0:	b480      	push	{r7}
 80040f2:	b089      	sub	sp, #36	; 0x24
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	60f8      	str	r0, [r7, #12]
 80040f8:	60b9      	str	r1, [r7, #8]
 80040fa:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	689a      	ldr	r2, [r3, #8]
 8004100:	68bb      	ldr	r3, [r7, #8]
 8004102:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004104:	697b      	ldr	r3, [r7, #20]
 8004106:	fa93 f3a3 	rbit	r3, r3
 800410a:	613b      	str	r3, [r7, #16]
  return result;
 800410c:	693b      	ldr	r3, [r7, #16]
 800410e:	fab3 f383 	clz	r3, r3
 8004112:	b2db      	uxtb	r3, r3
 8004114:	005b      	lsls	r3, r3, #1
 8004116:	2103      	movs	r1, #3
 8004118:	fa01 f303 	lsl.w	r3, r1, r3
 800411c:	43db      	mvns	r3, r3
 800411e:	401a      	ands	r2, r3
 8004120:	68bb      	ldr	r3, [r7, #8]
 8004122:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004124:	69fb      	ldr	r3, [r7, #28]
 8004126:	fa93 f3a3 	rbit	r3, r3
 800412a:	61bb      	str	r3, [r7, #24]
  return result;
 800412c:	69bb      	ldr	r3, [r7, #24]
 800412e:	fab3 f383 	clz	r3, r3
 8004132:	b2db      	uxtb	r3, r3
 8004134:	005b      	lsls	r3, r3, #1
 8004136:	6879      	ldr	r1, [r7, #4]
 8004138:	fa01 f303 	lsl.w	r3, r1, r3
 800413c:	431a      	orrs	r2, r3
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	609a      	str	r2, [r3, #8]
}
 8004142:	bf00      	nop
 8004144:	3724      	adds	r7, #36	; 0x24
 8004146:	46bd      	mov	sp, r7
 8004148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800414c:	4770      	bx	lr

0800414e <LL_GPIO_SetPinPull>:
{
 800414e:	b480      	push	{r7}
 8004150:	b089      	sub	sp, #36	; 0x24
 8004152:	af00      	add	r7, sp, #0
 8004154:	60f8      	str	r0, [r7, #12]
 8004156:	60b9      	str	r1, [r7, #8]
 8004158:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	68da      	ldr	r2, [r3, #12]
 800415e:	68bb      	ldr	r3, [r7, #8]
 8004160:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004162:	697b      	ldr	r3, [r7, #20]
 8004164:	fa93 f3a3 	rbit	r3, r3
 8004168:	613b      	str	r3, [r7, #16]
  return result;
 800416a:	693b      	ldr	r3, [r7, #16]
 800416c:	fab3 f383 	clz	r3, r3
 8004170:	b2db      	uxtb	r3, r3
 8004172:	005b      	lsls	r3, r3, #1
 8004174:	2103      	movs	r1, #3
 8004176:	fa01 f303 	lsl.w	r3, r1, r3
 800417a:	43db      	mvns	r3, r3
 800417c:	401a      	ands	r2, r3
 800417e:	68bb      	ldr	r3, [r7, #8]
 8004180:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004182:	69fb      	ldr	r3, [r7, #28]
 8004184:	fa93 f3a3 	rbit	r3, r3
 8004188:	61bb      	str	r3, [r7, #24]
  return result;
 800418a:	69bb      	ldr	r3, [r7, #24]
 800418c:	fab3 f383 	clz	r3, r3
 8004190:	b2db      	uxtb	r3, r3
 8004192:	005b      	lsls	r3, r3, #1
 8004194:	6879      	ldr	r1, [r7, #4]
 8004196:	fa01 f303 	lsl.w	r3, r1, r3
 800419a:	431a      	orrs	r2, r3
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	60da      	str	r2, [r3, #12]
}
 80041a0:	bf00      	nop
 80041a2:	3724      	adds	r7, #36	; 0x24
 80041a4:	46bd      	mov	sp, r7
 80041a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041aa:	4770      	bx	lr

080041ac <LL_GPIO_SetAFPin_0_7>:
{
 80041ac:	b480      	push	{r7}
 80041ae:	b089      	sub	sp, #36	; 0x24
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	60f8      	str	r0, [r7, #12]
 80041b4:	60b9      	str	r1, [r7, #8]
 80041b6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	6a1a      	ldr	r2, [r3, #32]
 80041bc:	68bb      	ldr	r3, [r7, #8]
 80041be:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041c0:	697b      	ldr	r3, [r7, #20]
 80041c2:	fa93 f3a3 	rbit	r3, r3
 80041c6:	613b      	str	r3, [r7, #16]
  return result;
 80041c8:	693b      	ldr	r3, [r7, #16]
 80041ca:	fab3 f383 	clz	r3, r3
 80041ce:	b2db      	uxtb	r3, r3
 80041d0:	009b      	lsls	r3, r3, #2
 80041d2:	210f      	movs	r1, #15
 80041d4:	fa01 f303 	lsl.w	r3, r1, r3
 80041d8:	43db      	mvns	r3, r3
 80041da:	401a      	ands	r2, r3
 80041dc:	68bb      	ldr	r3, [r7, #8]
 80041de:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041e0:	69fb      	ldr	r3, [r7, #28]
 80041e2:	fa93 f3a3 	rbit	r3, r3
 80041e6:	61bb      	str	r3, [r7, #24]
  return result;
 80041e8:	69bb      	ldr	r3, [r7, #24]
 80041ea:	fab3 f383 	clz	r3, r3
 80041ee:	b2db      	uxtb	r3, r3
 80041f0:	009b      	lsls	r3, r3, #2
 80041f2:	6879      	ldr	r1, [r7, #4]
 80041f4:	fa01 f303 	lsl.w	r3, r1, r3
 80041f8:	431a      	orrs	r2, r3
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	621a      	str	r2, [r3, #32]
}
 80041fe:	bf00      	nop
 8004200:	3724      	adds	r7, #36	; 0x24
 8004202:	46bd      	mov	sp, r7
 8004204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004208:	4770      	bx	lr

0800420a <LL_GPIO_SetAFPin_8_15>:
{
 800420a:	b480      	push	{r7}
 800420c:	b089      	sub	sp, #36	; 0x24
 800420e:	af00      	add	r7, sp, #0
 8004210:	60f8      	str	r0, [r7, #12]
 8004212:	60b9      	str	r1, [r7, #8]
 8004214:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800421a:	68bb      	ldr	r3, [r7, #8]
 800421c:	0a1b      	lsrs	r3, r3, #8
 800421e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004220:	697b      	ldr	r3, [r7, #20]
 8004222:	fa93 f3a3 	rbit	r3, r3
 8004226:	613b      	str	r3, [r7, #16]
  return result;
 8004228:	693b      	ldr	r3, [r7, #16]
 800422a:	fab3 f383 	clz	r3, r3
 800422e:	b2db      	uxtb	r3, r3
 8004230:	009b      	lsls	r3, r3, #2
 8004232:	210f      	movs	r1, #15
 8004234:	fa01 f303 	lsl.w	r3, r1, r3
 8004238:	43db      	mvns	r3, r3
 800423a:	401a      	ands	r2, r3
 800423c:	68bb      	ldr	r3, [r7, #8]
 800423e:	0a1b      	lsrs	r3, r3, #8
 8004240:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004242:	69fb      	ldr	r3, [r7, #28]
 8004244:	fa93 f3a3 	rbit	r3, r3
 8004248:	61bb      	str	r3, [r7, #24]
  return result;
 800424a:	69bb      	ldr	r3, [r7, #24]
 800424c:	fab3 f383 	clz	r3, r3
 8004250:	b2db      	uxtb	r3, r3
 8004252:	009b      	lsls	r3, r3, #2
 8004254:	6879      	ldr	r1, [r7, #4]
 8004256:	fa01 f303 	lsl.w	r3, r1, r3
 800425a:	431a      	orrs	r2, r3
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	625a      	str	r2, [r3, #36]	; 0x24
}
 8004260:	bf00      	nop
 8004262:	3724      	adds	r7, #36	; 0x24
 8004264:	46bd      	mov	sp, r7
 8004266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800426a:	4770      	bx	lr

0800426c <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 800426c:	b580      	push	{r7, lr}
 800426e:	b088      	sub	sp, #32
 8004270:	af00      	add	r7, sp, #0
 8004272:	6078      	str	r0, [r7, #4]
 8004274:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 8004276:	2300      	movs	r3, #0
 8004278:	61fb      	str	r3, [r7, #28]
  uint32_t currentpin = 0x00000000U;
 800427a:	2300      	movs	r3, #0
 800427c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 800427e:	683b      	ldr	r3, [r7, #0]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004284:	697b      	ldr	r3, [r7, #20]
 8004286:	fa93 f3a3 	rbit	r3, r3
 800428a:	613b      	str	r3, [r7, #16]
  return result;
 800428c:	693b      	ldr	r3, [r7, #16]
 800428e:	fab3 f383 	clz	r3, r3
 8004292:	b2db      	uxtb	r3, r3
 8004294:	61fb      	str	r3, [r7, #28]
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8004296:	e050      	b.n	800433a <LL_GPIO_Init+0xce>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 8004298:	683b      	ldr	r3, [r7, #0]
 800429a:	681a      	ldr	r2, [r3, #0]
 800429c:	2101      	movs	r1, #1
 800429e:	69fb      	ldr	r3, [r7, #28]
 80042a0:	fa01 f303 	lsl.w	r3, r1, r3
 80042a4:	4013      	ands	r3, r2
 80042a6:	61bb      	str	r3, [r7, #24]
    
    if (currentpin)
 80042a8:	69bb      	ldr	r3, [r7, #24]
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d042      	beq.n	8004334 <LL_GPIO_Init+0xc8>
    {
      
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80042ae:	683b      	ldr	r3, [r7, #0]
 80042b0:	685b      	ldr	r3, [r3, #4]
 80042b2:	2b01      	cmp	r3, #1
 80042b4:	d003      	beq.n	80042be <LL_GPIO_Init+0x52>
 80042b6:	683b      	ldr	r3, [r7, #0]
 80042b8:	685b      	ldr	r3, [r3, #4]
 80042ba:	2b02      	cmp	r3, #2
 80042bc:	d10d      	bne.n	80042da <LL_GPIO_Init+0x6e>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        
        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 80042be:	683b      	ldr	r3, [r7, #0]
 80042c0:	689b      	ldr	r3, [r3, #8]
 80042c2:	461a      	mov	r2, r3
 80042c4:	69b9      	ldr	r1, [r7, #24]
 80042c6:	6878      	ldr	r0, [r7, #4]
 80042c8:	f7ff ff12 	bl	80040f0 <LL_GPIO_SetPinSpeed>
        
        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
        
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 80042cc:	683b      	ldr	r3, [r7, #0]
 80042ce:	68db      	ldr	r3, [r3, #12]
 80042d0:	461a      	mov	r2, r3
 80042d2:	69b9      	ldr	r1, [r7, #24]
 80042d4:	6878      	ldr	r0, [r7, #4]
 80042d6:	f7ff fef3 	bl	80040c0 <LL_GPIO_SetPinOutputType>
      }
      
      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 80042da:	683b      	ldr	r3, [r7, #0]
 80042dc:	691b      	ldr	r3, [r3, #16]
 80042de:	461a      	mov	r2, r3
 80042e0:	69b9      	ldr	r1, [r7, #24]
 80042e2:	6878      	ldr	r0, [r7, #4]
 80042e4:	f7ff ff33 	bl	800414e <LL_GPIO_SetPinPull>
      
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 80042e8:	683b      	ldr	r3, [r7, #0]
 80042ea:	685b      	ldr	r3, [r3, #4]
 80042ec:	2b02      	cmp	r3, #2
 80042ee:	d11a      	bne.n	8004326 <LL_GPIO_Init+0xba>
 80042f0:	69bb      	ldr	r3, [r7, #24]
 80042f2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	fa93 f3a3 	rbit	r3, r3
 80042fa:	60bb      	str	r3, [r7, #8]
  return result;
 80042fc:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
        
        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 80042fe:	fab3 f383 	clz	r3, r3
 8004302:	b2db      	uxtb	r3, r3
 8004304:	2b07      	cmp	r3, #7
 8004306:	d807      	bhi.n	8004318 <LL_GPIO_Init+0xac>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8004308:	683b      	ldr	r3, [r7, #0]
 800430a:	695b      	ldr	r3, [r3, #20]
 800430c:	461a      	mov	r2, r3
 800430e:	69b9      	ldr	r1, [r7, #24]
 8004310:	6878      	ldr	r0, [r7, #4]
 8004312:	f7ff ff4b 	bl	80041ac <LL_GPIO_SetAFPin_0_7>
 8004316:	e006      	b.n	8004326 <LL_GPIO_Init+0xba>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8004318:	683b      	ldr	r3, [r7, #0]
 800431a:	695b      	ldr	r3, [r3, #20]
 800431c:	461a      	mov	r2, r3
 800431e:	69b9      	ldr	r1, [r7, #24]
 8004320:	6878      	ldr	r0, [r7, #4]
 8004322:	f7ff ff72 	bl	800420a <LL_GPIO_SetAFPin_8_15>
        }
      }
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8004326:	683b      	ldr	r3, [r7, #0]
 8004328:	685b      	ldr	r3, [r3, #4]
 800432a:	461a      	mov	r2, r3
 800432c:	69b9      	ldr	r1, [r7, #24]
 800432e:	6878      	ldr	r0, [r7, #4]
 8004330:	f7ff fe97 	bl	8004062 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8004334:	69fb      	ldr	r3, [r7, #28]
 8004336:	3301      	adds	r3, #1
 8004338:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800433a:	683b      	ldr	r3, [r7, #0]
 800433c:	681a      	ldr	r2, [r3, #0]
 800433e:	69fb      	ldr	r3, [r7, #28]
 8004340:	fa22 f303 	lsr.w	r3, r2, r3
 8004344:	2b00      	cmp	r3, #0
 8004346:	d1a7      	bne.n	8004298 <LL_GPIO_Init+0x2c>
  }

  return (SUCCESS);
 8004348:	2300      	movs	r3, #0
}
 800434a:	4618      	mov	r0, r3
 800434c:	3720      	adds	r7, #32
 800434e:	46bd      	mov	sp, r7
 8004350:	bd80      	pop	{r7, pc}
	...

08004354 <LL_RCC_GetSysClkSource>:
{
 8004354:	b480      	push	{r7}
 8004356:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8004358:	4b04      	ldr	r3, [pc, #16]	; (800436c <LL_RCC_GetSysClkSource+0x18>)
 800435a:	689b      	ldr	r3, [r3, #8]
 800435c:	f003 030c 	and.w	r3, r3, #12
}
 8004360:	4618      	mov	r0, r3
 8004362:	46bd      	mov	sp, r7
 8004364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004368:	4770      	bx	lr
 800436a:	bf00      	nop
 800436c:	40023800 	.word	0x40023800

08004370 <LL_RCC_GetAHBPrescaler>:
{
 8004370:	b480      	push	{r7}
 8004372:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8004374:	4b04      	ldr	r3, [pc, #16]	; (8004388 <LL_RCC_GetAHBPrescaler+0x18>)
 8004376:	689b      	ldr	r3, [r3, #8]
 8004378:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 800437c:	4618      	mov	r0, r3
 800437e:	46bd      	mov	sp, r7
 8004380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004384:	4770      	bx	lr
 8004386:	bf00      	nop
 8004388:	40023800 	.word	0x40023800

0800438c <LL_RCC_GetAPB1Prescaler>:
{
 800438c:	b480      	push	{r7}
 800438e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8004390:	4b04      	ldr	r3, [pc, #16]	; (80043a4 <LL_RCC_GetAPB1Prescaler+0x18>)
 8004392:	689b      	ldr	r3, [r3, #8]
 8004394:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
}
 8004398:	4618      	mov	r0, r3
 800439a:	46bd      	mov	sp, r7
 800439c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a0:	4770      	bx	lr
 80043a2:	bf00      	nop
 80043a4:	40023800 	.word	0x40023800

080043a8 <LL_RCC_GetAPB2Prescaler>:
{
 80043a8:	b480      	push	{r7}
 80043aa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 80043ac:	4b04      	ldr	r3, [pc, #16]	; (80043c0 <LL_RCC_GetAPB2Prescaler+0x18>)
 80043ae:	689b      	ldr	r3, [r3, #8]
 80043b0:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 80043b4:	4618      	mov	r0, r3
 80043b6:	46bd      	mov	sp, r7
 80043b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043bc:	4770      	bx	lr
 80043be:	bf00      	nop
 80043c0:	40023800 	.word	0x40023800

080043c4 <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 80043c4:	b480      	push	{r7}
 80043c6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80043c8:	4b04      	ldr	r3, [pc, #16]	; (80043dc <LL_RCC_PLL_GetMainSource+0x18>)
 80043ca:	685b      	ldr	r3, [r3, #4]
 80043cc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
}
 80043d0:	4618      	mov	r0, r3
 80043d2:	46bd      	mov	sp, r7
 80043d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d8:	4770      	bx	lr
 80043da:	bf00      	nop
 80043dc:	40023800 	.word	0x40023800

080043e0 <LL_RCC_PLL_GetN>:
  * @retval Between 50/192(*) and 432
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 80043e0:	b480      	push	{r7}
 80043e2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80043e4:	4b04      	ldr	r3, [pc, #16]	; (80043f8 <LL_RCC_PLL_GetN+0x18>)
 80043e6:	685b      	ldr	r3, [r3, #4]
 80043e8:	099b      	lsrs	r3, r3, #6
 80043ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 80043ee:	4618      	mov	r0, r3
 80043f0:	46bd      	mov	sp, r7
 80043f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f6:	4770      	bx	lr
 80043f8:	40023800 	.word	0x40023800

080043fc <LL_RCC_PLL_GetP>:
  *         @arg @ref LL_RCC_PLLP_DIV_4
  *         @arg @ref LL_RCC_PLLP_DIV_6
  *         @arg @ref LL_RCC_PLLP_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
{
 80043fc:	b480      	push	{r7}
 80043fe:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 8004400:	4b04      	ldr	r3, [pc, #16]	; (8004414 <LL_RCC_PLL_GetP+0x18>)
 8004402:	685b      	ldr	r3, [r3, #4]
 8004404:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
}
 8004408:	4618      	mov	r0, r3
 800440a:	46bd      	mov	sp, r7
 800440c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004410:	4770      	bx	lr
 8004412:	bf00      	nop
 8004414:	40023800 	.word	0x40023800

08004418 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_61
  *         @arg @ref LL_RCC_PLLM_DIV_62
  *         @arg @ref LL_RCC_PLLM_DIV_63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8004418:	b480      	push	{r7}
 800441a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 800441c:	4b04      	ldr	r3, [pc, #16]	; (8004430 <LL_RCC_PLL_GetDivider+0x18>)
 800441e:	685b      	ldr	r3, [r3, #4]
 8004420:	f003 033f 	and.w	r3, r3, #63	; 0x3f
}
 8004424:	4618      	mov	r0, r3
 8004426:	46bd      	mov	sp, r7
 8004428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800442c:	4770      	bx	lr
 800442e:	bf00      	nop
 8004430:	40023800 	.word	0x40023800

08004434 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8004434:	b580      	push	{r7, lr}
 8004436:	b082      	sub	sp, #8
 8004438:	af00      	add	r7, sp, #0
 800443a:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 800443c:	f000 f820 	bl	8004480 <RCC_GetSystemClockFreq>
 8004440:	4602      	mov	r2, r0
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	4618      	mov	r0, r3
 800444c:	f000 f840 	bl	80044d0 <RCC_GetHCLKClockFreq>
 8004450:	4602      	mov	r2, r0
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	685b      	ldr	r3, [r3, #4]
 800445a:	4618      	mov	r0, r3
 800445c:	f000 f84e 	bl	80044fc <RCC_GetPCLK1ClockFreq>
 8004460:	4602      	mov	r2, r0
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	685b      	ldr	r3, [r3, #4]
 800446a:	4618      	mov	r0, r3
 800446c:	f000 f85a 	bl	8004524 <RCC_GetPCLK2ClockFreq>
 8004470:	4602      	mov	r2, r0
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	60da      	str	r2, [r3, #12]
}
 8004476:	bf00      	nop
 8004478:	3708      	adds	r7, #8
 800447a:	46bd      	mov	sp, r7
 800447c:	bd80      	pop	{r7, pc}
	...

08004480 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8004480:	b580      	push	{r7, lr}
 8004482:	b082      	sub	sp, #8
 8004484:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 8004486:	2300      	movs	r3, #0
 8004488:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 800448a:	f7ff ff63 	bl	8004354 <LL_RCC_GetSysClkSource>
 800448e:	4603      	mov	r3, r0
 8004490:	2b08      	cmp	r3, #8
 8004492:	d00c      	beq.n	80044ae <RCC_GetSystemClockFreq+0x2e>
 8004494:	2b08      	cmp	r3, #8
 8004496:	d80f      	bhi.n	80044b8 <RCC_GetSystemClockFreq+0x38>
 8004498:	2b00      	cmp	r3, #0
 800449a:	d002      	beq.n	80044a2 <RCC_GetSystemClockFreq+0x22>
 800449c:	2b04      	cmp	r3, #4
 800449e:	d003      	beq.n	80044a8 <RCC_GetSystemClockFreq+0x28>
 80044a0:	e00a      	b.n	80044b8 <RCC_GetSystemClockFreq+0x38>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 80044a2:	4b09      	ldr	r3, [pc, #36]	; (80044c8 <RCC_GetSystemClockFreq+0x48>)
 80044a4:	607b      	str	r3, [r7, #4]
      break;
 80044a6:	e00a      	b.n	80044be <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 80044a8:	4b08      	ldr	r3, [pc, #32]	; (80044cc <RCC_GetSystemClockFreq+0x4c>)
 80044aa:	607b      	str	r3, [r7, #4]
      break;
 80044ac:	e007      	b.n	80044be <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLL);
 80044ae:	2008      	movs	r0, #8
 80044b0:	f000 f84c 	bl	800454c <RCC_PLL_GetFreqDomain_SYS>
 80044b4:	6078      	str	r0, [r7, #4]
      break;
 80044b6:	e002      	b.n	80044be <RCC_GetSystemClockFreq+0x3e>
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLLR);
      break;
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

    default:
      frequency = HSI_VALUE;
 80044b8:	4b03      	ldr	r3, [pc, #12]	; (80044c8 <RCC_GetSystemClockFreq+0x48>)
 80044ba:	607b      	str	r3, [r7, #4]
      break;
 80044bc:	bf00      	nop
  }

  return frequency;
 80044be:	687b      	ldr	r3, [r7, #4]
}
 80044c0:	4618      	mov	r0, r3
 80044c2:	3708      	adds	r7, #8
 80044c4:	46bd      	mov	sp, r7
 80044c6:	bd80      	pop	{r7, pc}
 80044c8:	00f42400 	.word	0x00f42400
 80044cc:	007a1200 	.word	0x007a1200

080044d0 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 80044d0:	b580      	push	{r7, lr}
 80044d2:	b082      	sub	sp, #8
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 80044d8:	f7ff ff4a 	bl	8004370 <LL_RCC_GetAHBPrescaler>
 80044dc:	4603      	mov	r3, r0
 80044de:	091b      	lsrs	r3, r3, #4
 80044e0:	f003 030f 	and.w	r3, r3, #15
 80044e4:	4a04      	ldr	r2, [pc, #16]	; (80044f8 <RCC_GetHCLKClockFreq+0x28>)
 80044e6:	5cd3      	ldrb	r3, [r2, r3]
 80044e8:	461a      	mov	r2, r3
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	40d3      	lsrs	r3, r2
}
 80044ee:	4618      	mov	r0, r3
 80044f0:	3708      	adds	r7, #8
 80044f2:	46bd      	mov	sp, r7
 80044f4:	bd80      	pop	{r7, pc}
 80044f6:	bf00      	nop
 80044f8:	0800852c 	.word	0x0800852c

080044fc <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 80044fc:	b580      	push	{r7, lr}
 80044fe:	b082      	sub	sp, #8
 8004500:	af00      	add	r7, sp, #0
 8004502:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8004504:	f7ff ff42 	bl	800438c <LL_RCC_GetAPB1Prescaler>
 8004508:	4603      	mov	r3, r0
 800450a:	0a9b      	lsrs	r3, r3, #10
 800450c:	4a04      	ldr	r2, [pc, #16]	; (8004520 <RCC_GetPCLK1ClockFreq+0x24>)
 800450e:	5cd3      	ldrb	r3, [r2, r3]
 8004510:	461a      	mov	r2, r3
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	40d3      	lsrs	r3, r2
}
 8004516:	4618      	mov	r0, r3
 8004518:	3708      	adds	r7, #8
 800451a:	46bd      	mov	sp, r7
 800451c:	bd80      	pop	{r7, pc}
 800451e:	bf00      	nop
 8004520:	0800853c 	.word	0x0800853c

08004524 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8004524:	b580      	push	{r7, lr}
 8004526:	b082      	sub	sp, #8
 8004528:	af00      	add	r7, sp, #0
 800452a:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 800452c:	f7ff ff3c 	bl	80043a8 <LL_RCC_GetAPB2Prescaler>
 8004530:	4603      	mov	r3, r0
 8004532:	0b5b      	lsrs	r3, r3, #13
 8004534:	4a04      	ldr	r2, [pc, #16]	; (8004548 <RCC_GetPCLK2ClockFreq+0x24>)
 8004536:	5cd3      	ldrb	r3, [r2, r3]
 8004538:	461a      	mov	r2, r3
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	40d3      	lsrs	r3, r2
}
 800453e:	4618      	mov	r0, r3
 8004540:	3708      	adds	r7, #8
 8004542:	46bd      	mov	sp, r7
 8004544:	bd80      	pop	{r7, pc}
 8004546:	bf00      	nop
 8004548:	0800853c 	.word	0x0800853c

0800454c <RCC_PLL_GetFreqDomain_SYS>:
  * @brief  Return PLL clock frequency used for system domain
  * @param  SYSCLK_Source System clock source
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(uint32_t SYSCLK_Source)
{
 800454c:	b590      	push	{r4, r7, lr}
 800454e:	b087      	sub	sp, #28
 8004550:	af00      	add	r7, sp, #0
 8004552:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = 0U, pllsource = 0U, plloutputfreq = 0U;
 8004554:	2300      	movs	r3, #0
 8004556:	617b      	str	r3, [r7, #20]
 8004558:	2300      	movs	r3, #0
 800455a:	60fb      	str	r3, [r7, #12]
 800455c:	2300      	movs	r3, #0
 800455e:	613b      	str	r3, [r7, #16]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / (PLLP or PLLR)
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 8004560:	f7ff ff30 	bl	80043c4 <LL_RCC_PLL_GetMainSource>
 8004564:	60f8      	str	r0, [r7, #12]

  switch (pllsource)
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	2b00      	cmp	r3, #0
 800456a:	d004      	beq.n	8004576 <RCC_PLL_GetFreqDomain_SYS+0x2a>
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004572:	d003      	beq.n	800457c <RCC_PLL_GetFreqDomain_SYS+0x30>
 8004574:	e005      	b.n	8004582 <RCC_PLL_GetFreqDomain_SYS+0x36>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8004576:	4b12      	ldr	r3, [pc, #72]	; (80045c0 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8004578:	617b      	str	r3, [r7, #20]
      break;
 800457a:	e005      	b.n	8004588 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 800457c:	4b11      	ldr	r3, [pc, #68]	; (80045c4 <RCC_PLL_GetFreqDomain_SYS+0x78>)
 800457e:	617b      	str	r3, [r7, #20]
      break;
 8004580:	e002      	b.n	8004588 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    default:
      pllinputfreq = HSI_VALUE;
 8004582:	4b0f      	ldr	r3, [pc, #60]	; (80045c0 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8004584:	617b      	str	r3, [r7, #20]
      break;
 8004586:	bf00      	nop
  }

  if (SYSCLK_Source == LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	2b08      	cmp	r3, #8
 800458c:	d113      	bne.n	80045b6 <RCC_PLL_GetFreqDomain_SYS+0x6a>
  {
    plloutputfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800458e:	f7ff ff43 	bl	8004418 <LL_RCC_PLL_GetDivider>
 8004592:	4602      	mov	r2, r0
 8004594:	697b      	ldr	r3, [r7, #20]
 8004596:	fbb3 f4f2 	udiv	r4, r3, r2
 800459a:	f7ff ff21 	bl	80043e0 <LL_RCC_PLL_GetN>
 800459e:	4603      	mov	r3, r0
 80045a0:	fb03 f404 	mul.w	r4, r3, r4
 80045a4:	f7ff ff2a 	bl	80043fc <LL_RCC_PLL_GetP>
 80045a8:	4603      	mov	r3, r0
 80045aa:	0c1b      	lsrs	r3, r3, #16
 80045ac:	3301      	adds	r3, #1
 80045ae:	005b      	lsls	r3, r3, #1
 80045b0:	fbb4 f3f3 	udiv	r3, r4, r3
 80045b4:	613b      	str	r3, [r7, #16]
    plloutputfreq = __LL_RCC_CALC_PLLRCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

  return plloutputfreq;
 80045b6:	693b      	ldr	r3, [r7, #16]
}
 80045b8:	4618      	mov	r0, r3
 80045ba:	371c      	adds	r7, #28
 80045bc:	46bd      	mov	sp, r7
 80045be:	bd90      	pop	{r4, r7, pc}
 80045c0:	00f42400 	.word	0x00f42400
 80045c4:	007a1200 	.word	0x007a1200

080045c8 <LL_SPI_IsEnabled>:
{
 80045c8:	b480      	push	{r7}
 80045ca:	b083      	sub	sp, #12
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80045d8:	2b40      	cmp	r3, #64	; 0x40
 80045da:	d101      	bne.n	80045e0 <LL_SPI_IsEnabled+0x18>
 80045dc:	2301      	movs	r3, #1
 80045de:	e000      	b.n	80045e2 <LL_SPI_IsEnabled+0x1a>
 80045e0:	2300      	movs	r3, #0
}
 80045e2:	4618      	mov	r0, r3
 80045e4:	370c      	adds	r7, #12
 80045e6:	46bd      	mov	sp, r7
 80045e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ec:	4770      	bx	lr

080045ee <LL_SPI_SetCRCPolynomial>:
{
 80045ee:	b480      	push	{r7}
 80045f0:	b083      	sub	sp, #12
 80045f2:	af00      	add	r7, sp, #0
 80045f4:	6078      	str	r0, [r7, #4]
 80045f6:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 80045f8:	683b      	ldr	r3, [r7, #0]
 80045fa:	b29b      	uxth	r3, r3
 80045fc:	461a      	mov	r2, r3
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	611a      	str	r2, [r3, #16]
}
 8004602:	bf00      	nop
 8004604:	370c      	adds	r7, #12
 8004606:	46bd      	mov	sp, r7
 8004608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800460c:	4770      	bx	lr

0800460e <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 800460e:	b580      	push	{r7, lr}
 8004610:	b084      	sub	sp, #16
 8004612:	af00      	add	r7, sp, #0
 8004614:	6078      	str	r0, [r7, #4]
 8004616:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8004618:	2301      	movs	r3, #1
 800461a:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 800461c:	6878      	ldr	r0, [r7, #4]
 800461e:	f7ff ffd3 	bl	80045c8 <LL_SPI_IsEnabled>
 8004622:	4603      	mov	r3, r0
 8004624:	2b00      	cmp	r3, #0
 8004626:	d139      	bne.n	800469c <LL_SPI_Init+0x8e>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004630:	f023 03bf 	bic.w	r3, r3, #191	; 0xbf
 8004634:	683a      	ldr	r2, [r7, #0]
 8004636:	6811      	ldr	r1, [r2, #0]
 8004638:	683a      	ldr	r2, [r7, #0]
 800463a:	6852      	ldr	r2, [r2, #4]
 800463c:	4311      	orrs	r1, r2
 800463e:	683a      	ldr	r2, [r7, #0]
 8004640:	6892      	ldr	r2, [r2, #8]
 8004642:	4311      	orrs	r1, r2
 8004644:	683a      	ldr	r2, [r7, #0]
 8004646:	68d2      	ldr	r2, [r2, #12]
 8004648:	4311      	orrs	r1, r2
 800464a:	683a      	ldr	r2, [r7, #0]
 800464c:	6912      	ldr	r2, [r2, #16]
 800464e:	4311      	orrs	r1, r2
 8004650:	683a      	ldr	r2, [r7, #0]
 8004652:	6952      	ldr	r2, [r2, #20]
 8004654:	4311      	orrs	r1, r2
 8004656:	683a      	ldr	r2, [r7, #0]
 8004658:	6992      	ldr	r2, [r2, #24]
 800465a:	4311      	orrs	r1, r2
 800465c:	683a      	ldr	r2, [r7, #0]
 800465e:	69d2      	ldr	r2, [r2, #28]
 8004660:	4311      	orrs	r1, r2
 8004662:	683a      	ldr	r2, [r7, #0]
 8004664:	6a12      	ldr	r2, [r2, #32]
 8004666:	430a      	orrs	r2, r1
 8004668:	431a      	orrs	r2, r3
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	601a      	str	r2, [r3, #0]

    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2, SPI_CR2_SSOE, (SPI_InitStruct->NSS >> 16U));
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	685b      	ldr	r3, [r3, #4]
 8004672:	f023 0204 	bic.w	r2, r3, #4
 8004676:	683b      	ldr	r3, [r7, #0]
 8004678:	695b      	ldr	r3, [r3, #20]
 800467a:	0c1b      	lsrs	r3, r3, #16
 800467c:	431a      	orrs	r2, r3
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	605a      	str	r2, [r3, #4]

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 8004682:	683b      	ldr	r3, [r7, #0]
 8004684:	6a1b      	ldr	r3, [r3, #32]
 8004686:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800468a:	d105      	bne.n	8004698 <LL_SPI_Init+0x8a>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 800468c:	683b      	ldr	r3, [r7, #0]
 800468e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004690:	4619      	mov	r1, r3
 8004692:	6878      	ldr	r0, [r7, #4]
 8004694:	f7ff ffab 	bl	80045ee <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 8004698:	2300      	movs	r3, #0
 800469a:	73fb      	strb	r3, [r7, #15]
  }

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  CLEAR_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	69db      	ldr	r3, [r3, #28]
 80046a0:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	61da      	str	r2, [r3, #28]
  return status;
 80046a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80046aa:	4618      	mov	r0, r3
 80046ac:	3710      	adds	r7, #16
 80046ae:	46bd      	mov	sp, r7
 80046b0:	bd80      	pop	{r7, pc}

080046b2 <LL_TIM_SetPrescaler>:
{
 80046b2:	b480      	push	{r7}
 80046b4:	b083      	sub	sp, #12
 80046b6:	af00      	add	r7, sp, #0
 80046b8:	6078      	str	r0, [r7, #4]
 80046ba:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	683a      	ldr	r2, [r7, #0]
 80046c0:	629a      	str	r2, [r3, #40]	; 0x28
}
 80046c2:	bf00      	nop
 80046c4:	370c      	adds	r7, #12
 80046c6:	46bd      	mov	sp, r7
 80046c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046cc:	4770      	bx	lr

080046ce <LL_TIM_SetAutoReload>:
{
 80046ce:	b480      	push	{r7}
 80046d0:	b083      	sub	sp, #12
 80046d2:	af00      	add	r7, sp, #0
 80046d4:	6078      	str	r0, [r7, #4]
 80046d6:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	683a      	ldr	r2, [r7, #0]
 80046dc:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80046de:	bf00      	nop
 80046e0:	370c      	adds	r7, #12
 80046e2:	46bd      	mov	sp, r7
 80046e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e8:	4770      	bx	lr

080046ea <LL_TIM_SetRepetitionCounter>:
{
 80046ea:	b480      	push	{r7}
 80046ec:	b083      	sub	sp, #12
 80046ee:	af00      	add	r7, sp, #0
 80046f0:	6078      	str	r0, [r7, #4]
 80046f2:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	683a      	ldr	r2, [r7, #0]
 80046f8:	631a      	str	r2, [r3, #48]	; 0x30
}
 80046fa:	bf00      	nop
 80046fc:	370c      	adds	r7, #12
 80046fe:	46bd      	mov	sp, r7
 8004700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004704:	4770      	bx	lr

08004706 <LL_TIM_OC_SetCompareCH1>:
{
 8004706:	b480      	push	{r7}
 8004708:	b083      	sub	sp, #12
 800470a:	af00      	add	r7, sp, #0
 800470c:	6078      	str	r0, [r7, #4]
 800470e:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	683a      	ldr	r2, [r7, #0]
 8004714:	635a      	str	r2, [r3, #52]	; 0x34
}
 8004716:	bf00      	nop
 8004718:	370c      	adds	r7, #12
 800471a:	46bd      	mov	sp, r7
 800471c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004720:	4770      	bx	lr

08004722 <LL_TIM_OC_SetCompareCH2>:
{
 8004722:	b480      	push	{r7}
 8004724:	b083      	sub	sp, #12
 8004726:	af00      	add	r7, sp, #0
 8004728:	6078      	str	r0, [r7, #4]
 800472a:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	683a      	ldr	r2, [r7, #0]
 8004730:	639a      	str	r2, [r3, #56]	; 0x38
}
 8004732:	bf00      	nop
 8004734:	370c      	adds	r7, #12
 8004736:	46bd      	mov	sp, r7
 8004738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800473c:	4770      	bx	lr

0800473e <LL_TIM_OC_SetCompareCH3>:
{
 800473e:	b480      	push	{r7}
 8004740:	b083      	sub	sp, #12
 8004742:	af00      	add	r7, sp, #0
 8004744:	6078      	str	r0, [r7, #4]
 8004746:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	683a      	ldr	r2, [r7, #0]
 800474c:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800474e:	bf00      	nop
 8004750:	370c      	adds	r7, #12
 8004752:	46bd      	mov	sp, r7
 8004754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004758:	4770      	bx	lr

0800475a <LL_TIM_OC_SetCompareCH4>:
{
 800475a:	b480      	push	{r7}
 800475c:	b083      	sub	sp, #12
 800475e:	af00      	add	r7, sp, #0
 8004760:	6078      	str	r0, [r7, #4]
 8004762:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	683a      	ldr	r2, [r7, #0]
 8004768:	641a      	str	r2, [r3, #64]	; 0x40
}
 800476a:	bf00      	nop
 800476c:	370c      	adds	r7, #12
 800476e:	46bd      	mov	sp, r7
 8004770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004774:	4770      	bx	lr

08004776 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 8004776:	b480      	push	{r7}
 8004778:	b083      	sub	sp, #12
 800477a:	af00      	add	r7, sp, #0
 800477c:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	695b      	ldr	r3, [r3, #20]
 8004782:	f043 0201 	orr.w	r2, r3, #1
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	615a      	str	r2, [r3, #20]
}
 800478a:	bf00      	nop
 800478c:	370c      	adds	r7, #12
 800478e:	46bd      	mov	sp, r7
 8004790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004794:	4770      	bx	lr
	...

08004798 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8004798:	b580      	push	{r7, lr}
 800479a:	b084      	sub	sp, #16
 800479c:	af00      	add	r7, sp, #0
 800479e:	6078      	str	r0, [r7, #4]
 80047a0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	4a3d      	ldr	r2, [pc, #244]	; (80048a0 <LL_TIM_Init+0x108>)
 80047ac:	4293      	cmp	r3, r2
 80047ae:	d013      	beq.n	80047d8 <LL_TIM_Init+0x40>
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80047b6:	d00f      	beq.n	80047d8 <LL_TIM_Init+0x40>
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	4a3a      	ldr	r2, [pc, #232]	; (80048a4 <LL_TIM_Init+0x10c>)
 80047bc:	4293      	cmp	r3, r2
 80047be:	d00b      	beq.n	80047d8 <LL_TIM_Init+0x40>
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	4a39      	ldr	r2, [pc, #228]	; (80048a8 <LL_TIM_Init+0x110>)
 80047c4:	4293      	cmp	r3, r2
 80047c6:	d007      	beq.n	80047d8 <LL_TIM_Init+0x40>
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	4a38      	ldr	r2, [pc, #224]	; (80048ac <LL_TIM_Init+0x114>)
 80047cc:	4293      	cmp	r3, r2
 80047ce:	d003      	beq.n	80047d8 <LL_TIM_Init+0x40>
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	4a37      	ldr	r2, [pc, #220]	; (80048b0 <LL_TIM_Init+0x118>)
 80047d4:	4293      	cmp	r3, r2
 80047d6:	d106      	bne.n	80047e6 <LL_TIM_Init+0x4e>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80047de:	683b      	ldr	r3, [r7, #0]
 80047e0:	685b      	ldr	r3, [r3, #4]
 80047e2:	4313      	orrs	r3, r2
 80047e4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	4a2d      	ldr	r2, [pc, #180]	; (80048a0 <LL_TIM_Init+0x108>)
 80047ea:	4293      	cmp	r3, r2
 80047ec:	d02b      	beq.n	8004846 <LL_TIM_Init+0xae>
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80047f4:	d027      	beq.n	8004846 <LL_TIM_Init+0xae>
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	4a2a      	ldr	r2, [pc, #168]	; (80048a4 <LL_TIM_Init+0x10c>)
 80047fa:	4293      	cmp	r3, r2
 80047fc:	d023      	beq.n	8004846 <LL_TIM_Init+0xae>
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	4a29      	ldr	r2, [pc, #164]	; (80048a8 <LL_TIM_Init+0x110>)
 8004802:	4293      	cmp	r3, r2
 8004804:	d01f      	beq.n	8004846 <LL_TIM_Init+0xae>
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	4a28      	ldr	r2, [pc, #160]	; (80048ac <LL_TIM_Init+0x114>)
 800480a:	4293      	cmp	r3, r2
 800480c:	d01b      	beq.n	8004846 <LL_TIM_Init+0xae>
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	4a27      	ldr	r2, [pc, #156]	; (80048b0 <LL_TIM_Init+0x118>)
 8004812:	4293      	cmp	r3, r2
 8004814:	d017      	beq.n	8004846 <LL_TIM_Init+0xae>
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	4a26      	ldr	r2, [pc, #152]	; (80048b4 <LL_TIM_Init+0x11c>)
 800481a:	4293      	cmp	r3, r2
 800481c:	d013      	beq.n	8004846 <LL_TIM_Init+0xae>
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	4a25      	ldr	r2, [pc, #148]	; (80048b8 <LL_TIM_Init+0x120>)
 8004822:	4293      	cmp	r3, r2
 8004824:	d00f      	beq.n	8004846 <LL_TIM_Init+0xae>
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	4a24      	ldr	r2, [pc, #144]	; (80048bc <LL_TIM_Init+0x124>)
 800482a:	4293      	cmp	r3, r2
 800482c:	d00b      	beq.n	8004846 <LL_TIM_Init+0xae>
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	4a23      	ldr	r2, [pc, #140]	; (80048c0 <LL_TIM_Init+0x128>)
 8004832:	4293      	cmp	r3, r2
 8004834:	d007      	beq.n	8004846 <LL_TIM_Init+0xae>
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	4a22      	ldr	r2, [pc, #136]	; (80048c4 <LL_TIM_Init+0x12c>)
 800483a:	4293      	cmp	r3, r2
 800483c:	d003      	beq.n	8004846 <LL_TIM_Init+0xae>
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	4a21      	ldr	r2, [pc, #132]	; (80048c8 <LL_TIM_Init+0x130>)
 8004842:	4293      	cmp	r3, r2
 8004844:	d106      	bne.n	8004854 <LL_TIM_Init+0xbc>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800484c:	683b      	ldr	r3, [r7, #0]
 800484e:	68db      	ldr	r3, [r3, #12]
 8004850:	4313      	orrs	r3, r2
 8004852:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	68fa      	ldr	r2, [r7, #12]
 8004858:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 800485a:	683b      	ldr	r3, [r7, #0]
 800485c:	689b      	ldr	r3, [r3, #8]
 800485e:	4619      	mov	r1, r3
 8004860:	6878      	ldr	r0, [r7, #4]
 8004862:	f7ff ff34 	bl	80046ce <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8004866:	683b      	ldr	r3, [r7, #0]
 8004868:	881b      	ldrh	r3, [r3, #0]
 800486a:	4619      	mov	r1, r3
 800486c:	6878      	ldr	r0, [r7, #4]
 800486e:	f7ff ff20 	bl	80046b2 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	4a0a      	ldr	r2, [pc, #40]	; (80048a0 <LL_TIM_Init+0x108>)
 8004876:	4293      	cmp	r3, r2
 8004878:	d003      	beq.n	8004882 <LL_TIM_Init+0xea>
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	4a0c      	ldr	r2, [pc, #48]	; (80048b0 <LL_TIM_Init+0x118>)
 800487e:	4293      	cmp	r3, r2
 8004880:	d105      	bne.n	800488e <LL_TIM_Init+0xf6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 8004882:	683b      	ldr	r3, [r7, #0]
 8004884:	691b      	ldr	r3, [r3, #16]
 8004886:	4619      	mov	r1, r3
 8004888:	6878      	ldr	r0, [r7, #4]
 800488a:	f7ff ff2e 	bl	80046ea <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 800488e:	6878      	ldr	r0, [r7, #4]
 8004890:	f7ff ff71 	bl	8004776 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 8004894:	2300      	movs	r3, #0
}
 8004896:	4618      	mov	r0, r3
 8004898:	3710      	adds	r7, #16
 800489a:	46bd      	mov	sp, r7
 800489c:	bd80      	pop	{r7, pc}
 800489e:	bf00      	nop
 80048a0:	40010000 	.word	0x40010000
 80048a4:	40000400 	.word	0x40000400
 80048a8:	40000800 	.word	0x40000800
 80048ac:	40000c00 	.word	0x40000c00
 80048b0:	40010400 	.word	0x40010400
 80048b4:	40014000 	.word	0x40014000
 80048b8:	40014400 	.word	0x40014400
 80048bc:	40014800 	.word	0x40014800
 80048c0:	40001800 	.word	0x40001800
 80048c4:	40001c00 	.word	0x40001c00
 80048c8:	40002000 	.word	0x40002000

080048cc <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 80048cc:	b580      	push	{r7, lr}
 80048ce:	b086      	sub	sp, #24
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	60f8      	str	r0, [r7, #12]
 80048d4:	60b9      	str	r1, [r7, #8]
 80048d6:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 80048d8:	2301      	movs	r3, #1
 80048da:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 80048dc:	68bb      	ldr	r3, [r7, #8]
 80048de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80048e2:	d027      	beq.n	8004934 <LL_TIM_OC_Init+0x68>
 80048e4:	68bb      	ldr	r3, [r7, #8]
 80048e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80048ea:	d82a      	bhi.n	8004942 <LL_TIM_OC_Init+0x76>
 80048ec:	68bb      	ldr	r3, [r7, #8]
 80048ee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80048f2:	d018      	beq.n	8004926 <LL_TIM_OC_Init+0x5a>
 80048f4:	68bb      	ldr	r3, [r7, #8]
 80048f6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80048fa:	d822      	bhi.n	8004942 <LL_TIM_OC_Init+0x76>
 80048fc:	68bb      	ldr	r3, [r7, #8]
 80048fe:	2b01      	cmp	r3, #1
 8004900:	d003      	beq.n	800490a <LL_TIM_OC_Init+0x3e>
 8004902:	68bb      	ldr	r3, [r7, #8]
 8004904:	2b10      	cmp	r3, #16
 8004906:	d007      	beq.n	8004918 <LL_TIM_OC_Init+0x4c>
      break;
    case LL_TIM_CHANNEL_CH4:
      result = OC4Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 8004908:	e01b      	b.n	8004942 <LL_TIM_OC_Init+0x76>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 800490a:	6879      	ldr	r1, [r7, #4]
 800490c:	68f8      	ldr	r0, [r7, #12]
 800490e:	f000 f81f 	bl	8004950 <OC1Config>
 8004912:	4603      	mov	r3, r0
 8004914:	75fb      	strb	r3, [r7, #23]
      break;
 8004916:	e015      	b.n	8004944 <LL_TIM_OC_Init+0x78>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 8004918:	6879      	ldr	r1, [r7, #4]
 800491a:	68f8      	ldr	r0, [r7, #12]
 800491c:	f000 f884 	bl	8004a28 <OC2Config>
 8004920:	4603      	mov	r3, r0
 8004922:	75fb      	strb	r3, [r7, #23]
      break;
 8004924:	e00e      	b.n	8004944 <LL_TIM_OC_Init+0x78>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 8004926:	6879      	ldr	r1, [r7, #4]
 8004928:	68f8      	ldr	r0, [r7, #12]
 800492a:	f000 f8ed 	bl	8004b08 <OC3Config>
 800492e:	4603      	mov	r3, r0
 8004930:	75fb      	strb	r3, [r7, #23]
      break;
 8004932:	e007      	b.n	8004944 <LL_TIM_OC_Init+0x78>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 8004934:	6879      	ldr	r1, [r7, #4]
 8004936:	68f8      	ldr	r0, [r7, #12]
 8004938:	f000 f956 	bl	8004be8 <OC4Config>
 800493c:	4603      	mov	r3, r0
 800493e:	75fb      	strb	r3, [r7, #23]
      break;
 8004940:	e000      	b.n	8004944 <LL_TIM_OC_Init+0x78>
      break;
 8004942:	bf00      	nop
  }

  return result;
 8004944:	7dfb      	ldrb	r3, [r7, #23]
}
 8004946:	4618      	mov	r0, r3
 8004948:	3718      	adds	r7, #24
 800494a:	46bd      	mov	sp, r7
 800494c:	bd80      	pop	{r7, pc}
	...

08004950 <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8004950:	b580      	push	{r7, lr}
 8004952:	b086      	sub	sp, #24
 8004954:	af00      	add	r7, sp, #0
 8004956:	6078      	str	r0, [r7, #4]
 8004958:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	6a1b      	ldr	r3, [r3, #32]
 800495e:	f023 0201 	bic.w	r2, r3, #1
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	6a1b      	ldr	r3, [r3, #32]
 800496a:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	685b      	ldr	r3, [r3, #4]
 8004970:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	699b      	ldr	r3, [r3, #24]
 8004976:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	f023 0303 	bic.w	r3, r3, #3
 800497e:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004986:	683b      	ldr	r3, [r7, #0]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	4313      	orrs	r3, r2
 800498c:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 800498e:	697b      	ldr	r3, [r7, #20]
 8004990:	f023 0202 	bic.w	r2, r3, #2
 8004994:	683b      	ldr	r3, [r7, #0]
 8004996:	691b      	ldr	r3, [r3, #16]
 8004998:	4313      	orrs	r3, r2
 800499a:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 800499c:	697b      	ldr	r3, [r7, #20]
 800499e:	f023 0201 	bic.w	r2, r3, #1
 80049a2:	683b      	ldr	r3, [r7, #0]
 80049a4:	685b      	ldr	r3, [r3, #4]
 80049a6:	4313      	orrs	r3, r2
 80049a8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	4a1c      	ldr	r2, [pc, #112]	; (8004a20 <OC1Config+0xd0>)
 80049ae:	4293      	cmp	r3, r2
 80049b0:	d003      	beq.n	80049ba <OC1Config+0x6a>
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	4a1b      	ldr	r2, [pc, #108]	; (8004a24 <OC1Config+0xd4>)
 80049b6:	4293      	cmp	r3, r2
 80049b8:	d11e      	bne.n	80049f8 <OC1Config+0xa8>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 80049ba:	697b      	ldr	r3, [r7, #20]
 80049bc:	f023 0208 	bic.w	r2, r3, #8
 80049c0:	683b      	ldr	r3, [r7, #0]
 80049c2:	695b      	ldr	r3, [r3, #20]
 80049c4:	009b      	lsls	r3, r3, #2
 80049c6:	4313      	orrs	r3, r2
 80049c8:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 80049ca:	697b      	ldr	r3, [r7, #20]
 80049cc:	f023 0204 	bic.w	r2, r3, #4
 80049d0:	683b      	ldr	r3, [r7, #0]
 80049d2:	689b      	ldr	r3, [r3, #8]
 80049d4:	009b      	lsls	r3, r3, #2
 80049d6:	4313      	orrs	r3, r2
 80049d8:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 80049da:	693b      	ldr	r3, [r7, #16]
 80049dc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80049e0:	683b      	ldr	r3, [r7, #0]
 80049e2:	699b      	ldr	r3, [r3, #24]
 80049e4:	4313      	orrs	r3, r2
 80049e6:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 80049e8:	693b      	ldr	r3, [r7, #16]
 80049ea:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80049ee:	683b      	ldr	r3, [r7, #0]
 80049f0:	69db      	ldr	r3, [r3, #28]
 80049f2:	005b      	lsls	r3, r3, #1
 80049f4:	4313      	orrs	r3, r2
 80049f6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	693a      	ldr	r2, [r7, #16]
 80049fc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	68fa      	ldr	r2, [r7, #12]
 8004a02:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 8004a04:	683b      	ldr	r3, [r7, #0]
 8004a06:	68db      	ldr	r3, [r3, #12]
 8004a08:	4619      	mov	r1, r3
 8004a0a:	6878      	ldr	r0, [r7, #4]
 8004a0c:	f7ff fe7b 	bl	8004706 <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	697a      	ldr	r2, [r7, #20]
 8004a14:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8004a16:	2300      	movs	r3, #0
}
 8004a18:	4618      	mov	r0, r3
 8004a1a:	3718      	adds	r7, #24
 8004a1c:	46bd      	mov	sp, r7
 8004a1e:	bd80      	pop	{r7, pc}
 8004a20:	40010000 	.word	0x40010000
 8004a24:	40010400 	.word	0x40010400

08004a28 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8004a28:	b580      	push	{r7, lr}
 8004a2a:	b086      	sub	sp, #24
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	6078      	str	r0, [r7, #4]
 8004a30:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	6a1b      	ldr	r3, [r3, #32]
 8004a36:	f023 0210 	bic.w	r2, r3, #16
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	6a1b      	ldr	r3, [r3, #32]
 8004a42:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	685b      	ldr	r3, [r3, #4]
 8004a48:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	699b      	ldr	r3, [r3, #24]
 8004a4e:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a56:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8004a5e:	683b      	ldr	r3, [r7, #0]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	021b      	lsls	r3, r3, #8
 8004a64:	4313      	orrs	r3, r2
 8004a66:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 8004a68:	697b      	ldr	r3, [r7, #20]
 8004a6a:	f023 0220 	bic.w	r2, r3, #32
 8004a6e:	683b      	ldr	r3, [r7, #0]
 8004a70:	691b      	ldr	r3, [r3, #16]
 8004a72:	011b      	lsls	r3, r3, #4
 8004a74:	4313      	orrs	r3, r2
 8004a76:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 8004a78:	697b      	ldr	r3, [r7, #20]
 8004a7a:	f023 0210 	bic.w	r2, r3, #16
 8004a7e:	683b      	ldr	r3, [r7, #0]
 8004a80:	685b      	ldr	r3, [r3, #4]
 8004a82:	011b      	lsls	r3, r3, #4
 8004a84:	4313      	orrs	r3, r2
 8004a86:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	4a1d      	ldr	r2, [pc, #116]	; (8004b00 <OC2Config+0xd8>)
 8004a8c:	4293      	cmp	r3, r2
 8004a8e:	d003      	beq.n	8004a98 <OC2Config+0x70>
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	4a1c      	ldr	r2, [pc, #112]	; (8004b04 <OC2Config+0xdc>)
 8004a94:	4293      	cmp	r3, r2
 8004a96:	d11f      	bne.n	8004ad8 <OC2Config+0xb0>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 8004a98:	697b      	ldr	r3, [r7, #20]
 8004a9a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004a9e:	683b      	ldr	r3, [r7, #0]
 8004aa0:	695b      	ldr	r3, [r3, #20]
 8004aa2:	019b      	lsls	r3, r3, #6
 8004aa4:	4313      	orrs	r3, r2
 8004aa6:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 8004aa8:	697b      	ldr	r3, [r7, #20]
 8004aaa:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8004aae:	683b      	ldr	r3, [r7, #0]
 8004ab0:	689b      	ldr	r3, [r3, #8]
 8004ab2:	019b      	lsls	r3, r3, #6
 8004ab4:	4313      	orrs	r3, r2
 8004ab6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 8004ab8:	693b      	ldr	r3, [r7, #16]
 8004aba:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004abe:	683b      	ldr	r3, [r7, #0]
 8004ac0:	699b      	ldr	r3, [r3, #24]
 8004ac2:	009b      	lsls	r3, r3, #2
 8004ac4:	4313      	orrs	r3, r2
 8004ac6:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 8004ac8:	693b      	ldr	r3, [r7, #16]
 8004aca:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004ace:	683b      	ldr	r3, [r7, #0]
 8004ad0:	69db      	ldr	r3, [r3, #28]
 8004ad2:	00db      	lsls	r3, r3, #3
 8004ad4:	4313      	orrs	r3, r2
 8004ad6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	693a      	ldr	r2, [r7, #16]
 8004adc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	68fa      	ldr	r2, [r7, #12]
 8004ae2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 8004ae4:	683b      	ldr	r3, [r7, #0]
 8004ae6:	68db      	ldr	r3, [r3, #12]
 8004ae8:	4619      	mov	r1, r3
 8004aea:	6878      	ldr	r0, [r7, #4]
 8004aec:	f7ff fe19 	bl	8004722 <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	697a      	ldr	r2, [r7, #20]
 8004af4:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8004af6:	2300      	movs	r3, #0
}
 8004af8:	4618      	mov	r0, r3
 8004afa:	3718      	adds	r7, #24
 8004afc:	46bd      	mov	sp, r7
 8004afe:	bd80      	pop	{r7, pc}
 8004b00:	40010000 	.word	0x40010000
 8004b04:	40010400 	.word	0x40010400

08004b08 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8004b08:	b580      	push	{r7, lr}
 8004b0a:	b086      	sub	sp, #24
 8004b0c:	af00      	add	r7, sp, #0
 8004b0e:	6078      	str	r0, [r7, #4]
 8004b10:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	6a1b      	ldr	r3, [r3, #32]
 8004b16:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	6a1b      	ldr	r3, [r3, #32]
 8004b22:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	685b      	ldr	r3, [r3, #4]
 8004b28:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	69db      	ldr	r3, [r3, #28]
 8004b2e:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	f023 0303 	bic.w	r3, r3, #3
 8004b36:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004b3e:	683b      	ldr	r3, [r7, #0]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	4313      	orrs	r3, r2
 8004b44:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 8004b46:	697b      	ldr	r3, [r7, #20]
 8004b48:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8004b4c:	683b      	ldr	r3, [r7, #0]
 8004b4e:	691b      	ldr	r3, [r3, #16]
 8004b50:	021b      	lsls	r3, r3, #8
 8004b52:	4313      	orrs	r3, r2
 8004b54:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 8004b56:	697b      	ldr	r3, [r7, #20]
 8004b58:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004b5c:	683b      	ldr	r3, [r7, #0]
 8004b5e:	685b      	ldr	r3, [r3, #4]
 8004b60:	021b      	lsls	r3, r3, #8
 8004b62:	4313      	orrs	r3, r2
 8004b64:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	4a1d      	ldr	r2, [pc, #116]	; (8004be0 <OC3Config+0xd8>)
 8004b6a:	4293      	cmp	r3, r2
 8004b6c:	d003      	beq.n	8004b76 <OC3Config+0x6e>
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	4a1c      	ldr	r2, [pc, #112]	; (8004be4 <OC3Config+0xdc>)
 8004b72:	4293      	cmp	r3, r2
 8004b74:	d11f      	bne.n	8004bb6 <OC3Config+0xae>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 8004b76:	697b      	ldr	r3, [r7, #20]
 8004b78:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004b7c:	683b      	ldr	r3, [r7, #0]
 8004b7e:	695b      	ldr	r3, [r3, #20]
 8004b80:	029b      	lsls	r3, r3, #10
 8004b82:	4313      	orrs	r3, r2
 8004b84:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 8004b86:	697b      	ldr	r3, [r7, #20]
 8004b88:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004b8c:	683b      	ldr	r3, [r7, #0]
 8004b8e:	689b      	ldr	r3, [r3, #8]
 8004b90:	029b      	lsls	r3, r3, #10
 8004b92:	4313      	orrs	r3, r2
 8004b94:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 8004b96:	693b      	ldr	r3, [r7, #16]
 8004b98:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004b9c:	683b      	ldr	r3, [r7, #0]
 8004b9e:	699b      	ldr	r3, [r3, #24]
 8004ba0:	011b      	lsls	r3, r3, #4
 8004ba2:	4313      	orrs	r3, r2
 8004ba4:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 8004ba6:	693b      	ldr	r3, [r7, #16]
 8004ba8:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8004bac:	683b      	ldr	r3, [r7, #0]
 8004bae:	69db      	ldr	r3, [r3, #28]
 8004bb0:	015b      	lsls	r3, r3, #5
 8004bb2:	4313      	orrs	r3, r2
 8004bb4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	693a      	ldr	r2, [r7, #16]
 8004bba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	68fa      	ldr	r2, [r7, #12]
 8004bc0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 8004bc2:	683b      	ldr	r3, [r7, #0]
 8004bc4:	68db      	ldr	r3, [r3, #12]
 8004bc6:	4619      	mov	r1, r3
 8004bc8:	6878      	ldr	r0, [r7, #4]
 8004bca:	f7ff fdb8 	bl	800473e <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	697a      	ldr	r2, [r7, #20]
 8004bd2:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8004bd4:	2300      	movs	r3, #0
}
 8004bd6:	4618      	mov	r0, r3
 8004bd8:	3718      	adds	r7, #24
 8004bda:	46bd      	mov	sp, r7
 8004bdc:	bd80      	pop	{r7, pc}
 8004bde:	bf00      	nop
 8004be0:	40010000 	.word	0x40010000
 8004be4:	40010400 	.word	0x40010400

08004be8 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8004be8:	b580      	push	{r7, lr}
 8004bea:	b086      	sub	sp, #24
 8004bec:	af00      	add	r7, sp, #0
 8004bee:	6078      	str	r0, [r7, #4]
 8004bf0:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	6a1b      	ldr	r3, [r3, #32]
 8004bf6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	6a1b      	ldr	r3, [r3, #32]
 8004c02:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	685b      	ldr	r3, [r3, #4]
 8004c08:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	69db      	ldr	r3, [r3, #28]
 8004c0e:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004c16:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8004c1e:	683b      	ldr	r3, [r7, #0]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	021b      	lsls	r3, r3, #8
 8004c24:	4313      	orrs	r3, r2
 8004c26:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 8004c28:	693b      	ldr	r3, [r7, #16]
 8004c2a:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8004c2e:	683b      	ldr	r3, [r7, #0]
 8004c30:	691b      	ldr	r3, [r3, #16]
 8004c32:	031b      	lsls	r3, r3, #12
 8004c34:	4313      	orrs	r3, r2
 8004c36:	613b      	str	r3, [r7, #16]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8004c38:	693b      	ldr	r3, [r7, #16]
 8004c3a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004c3e:	683b      	ldr	r3, [r7, #0]
 8004c40:	685b      	ldr	r3, [r3, #4]
 8004c42:	031b      	lsls	r3, r3, #12
 8004c44:	4313      	orrs	r3, r2
 8004c46:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	4a11      	ldr	r2, [pc, #68]	; (8004c90 <OC4Config+0xa8>)
 8004c4c:	4293      	cmp	r3, r2
 8004c4e:	d003      	beq.n	8004c58 <OC4Config+0x70>
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	4a10      	ldr	r2, [pc, #64]	; (8004c94 <OC4Config+0xac>)
 8004c54:	4293      	cmp	r3, r2
 8004c56:	d107      	bne.n	8004c68 <OC4Config+0x80>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 8004c58:	697b      	ldr	r3, [r7, #20]
 8004c5a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8004c5e:	683b      	ldr	r3, [r7, #0]
 8004c60:	699b      	ldr	r3, [r3, #24]
 8004c62:	019b      	lsls	r3, r3, #6
 8004c64:	4313      	orrs	r3, r2
 8004c66:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	697a      	ldr	r2, [r7, #20]
 8004c6c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	68fa      	ldr	r2, [r7, #12]
 8004c72:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 8004c74:	683b      	ldr	r3, [r7, #0]
 8004c76:	68db      	ldr	r3, [r3, #12]
 8004c78:	4619      	mov	r1, r3
 8004c7a:	6878      	ldr	r0, [r7, #4]
 8004c7c:	f7ff fd6d 	bl	800475a <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	693a      	ldr	r2, [r7, #16]
 8004c84:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8004c86:	2300      	movs	r3, #0
}
 8004c88:	4618      	mov	r0, r3
 8004c8a:	3718      	adds	r7, #24
 8004c8c:	46bd      	mov	sp, r7
 8004c8e:	bd80      	pop	{r7, pc}
 8004c90:	40010000 	.word	0x40010000
 8004c94:	40010400 	.word	0x40010400

08004c98 <LL_USART_IsEnabled>:
{
 8004c98:	b480      	push	{r7}
 8004c9a:	b083      	sub	sp, #12
 8004c9c:	af00      	add	r7, sp, #0
 8004c9e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	68db      	ldr	r3, [r3, #12]
 8004ca4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004ca8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004cac:	bf0c      	ite	eq
 8004cae:	2301      	moveq	r3, #1
 8004cb0:	2300      	movne	r3, #0
 8004cb2:	b2db      	uxtb	r3, r3
}
 8004cb4:	4618      	mov	r0, r3
 8004cb6:	370c      	adds	r7, #12
 8004cb8:	46bd      	mov	sp, r7
 8004cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cbe:	4770      	bx	lr

08004cc0 <LL_USART_SetStopBitsLength>:
{
 8004cc0:	b480      	push	{r7}
 8004cc2:	b083      	sub	sp, #12
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	6078      	str	r0, [r7, #4]
 8004cc8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	691b      	ldr	r3, [r3, #16]
 8004cce:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004cd2:	683b      	ldr	r3, [r7, #0]
 8004cd4:	431a      	orrs	r2, r3
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	611a      	str	r2, [r3, #16]
}
 8004cda:	bf00      	nop
 8004cdc:	370c      	adds	r7, #12
 8004cde:	46bd      	mov	sp, r7
 8004ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce4:	4770      	bx	lr

08004ce6 <LL_USART_SetHWFlowCtrl>:
{
 8004ce6:	b480      	push	{r7}
 8004ce8:	b083      	sub	sp, #12
 8004cea:	af00      	add	r7, sp, #0
 8004cec:	6078      	str	r0, [r7, #4]
 8004cee:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	695b      	ldr	r3, [r3, #20]
 8004cf4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004cf8:	683b      	ldr	r3, [r7, #0]
 8004cfa:	431a      	orrs	r2, r3
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	615a      	str	r2, [r3, #20]
}
 8004d00:	bf00      	nop
 8004d02:	370c      	adds	r7, #12
 8004d04:	46bd      	mov	sp, r7
 8004d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d0a:	4770      	bx	lr

08004d0c <LL_USART_SetBaudRate>:
{
 8004d0c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004d10:	b0c0      	sub	sp, #256	; 0x100
 8004d12:	af00      	add	r7, sp, #0
 8004d14:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8004d18:	f8c7 10f8 	str.w	r1, [r7, #248]	; 0xf8
 8004d1c:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 8004d20:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8004d24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d28:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004d2c:	f040 810c 	bne.w	8004f48 <LL_USART_SetBaudRate+0x23c>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8004d30:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004d34:	2200      	movs	r2, #0
 8004d36:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8004d3a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8004d3e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8004d42:	4622      	mov	r2, r4
 8004d44:	462b      	mov	r3, r5
 8004d46:	1891      	adds	r1, r2, r2
 8004d48:	6639      	str	r1, [r7, #96]	; 0x60
 8004d4a:	415b      	adcs	r3, r3
 8004d4c:	667b      	str	r3, [r7, #100]	; 0x64
 8004d4e:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8004d52:	4621      	mov	r1, r4
 8004d54:	eb12 0801 	adds.w	r8, r2, r1
 8004d58:	4629      	mov	r1, r5
 8004d5a:	eb43 0901 	adc.w	r9, r3, r1
 8004d5e:	f04f 0200 	mov.w	r2, #0
 8004d62:	f04f 0300 	mov.w	r3, #0
 8004d66:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004d6a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004d6e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004d72:	4690      	mov	r8, r2
 8004d74:	4699      	mov	r9, r3
 8004d76:	4623      	mov	r3, r4
 8004d78:	eb18 0303 	adds.w	r3, r8, r3
 8004d7c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004d80:	462b      	mov	r3, r5
 8004d82:	eb49 0303 	adc.w	r3, r9, r3
 8004d86:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8004d8a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8004d8e:	2200      	movs	r2, #0
 8004d90:	469a      	mov	sl, r3
 8004d92:	4693      	mov	fp, r2
 8004d94:	eb1a 030a 	adds.w	r3, sl, sl
 8004d98:	65bb      	str	r3, [r7, #88]	; 0x58
 8004d9a:	eb4b 030b 	adc.w	r3, fp, fp
 8004d9e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004da0:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004da4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8004da8:	f7fb ff4e 	bl	8000c48 <__aeabi_uldivmod>
 8004dac:	4602      	mov	r2, r0
 8004dae:	460b      	mov	r3, r1
 8004db0:	4b64      	ldr	r3, [pc, #400]	; (8004f44 <LL_USART_SetBaudRate+0x238>)
 8004db2:	fba3 2302 	umull	r2, r3, r3, r2
 8004db6:	095b      	lsrs	r3, r3, #5
 8004db8:	b29b      	uxth	r3, r3
 8004dba:	011b      	lsls	r3, r3, #4
 8004dbc:	b29c      	uxth	r4, r3
 8004dbe:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004dc2:	2200      	movs	r2, #0
 8004dc4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8004dc8:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8004dcc:	e9d7 8936 	ldrd	r8, r9, [r7, #216]	; 0xd8
 8004dd0:	4642      	mov	r2, r8
 8004dd2:	464b      	mov	r3, r9
 8004dd4:	1891      	adds	r1, r2, r2
 8004dd6:	6539      	str	r1, [r7, #80]	; 0x50
 8004dd8:	415b      	adcs	r3, r3
 8004dda:	657b      	str	r3, [r7, #84]	; 0x54
 8004ddc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004de0:	4641      	mov	r1, r8
 8004de2:	1851      	adds	r1, r2, r1
 8004de4:	64b9      	str	r1, [r7, #72]	; 0x48
 8004de6:	4649      	mov	r1, r9
 8004de8:	414b      	adcs	r3, r1
 8004dea:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004dec:	f04f 0200 	mov.w	r2, #0
 8004df0:	f04f 0300 	mov.w	r3, #0
 8004df4:	e9d7 ab12 	ldrd	sl, fp, [r7, #72]	; 0x48
 8004df8:	4659      	mov	r1, fp
 8004dfa:	00cb      	lsls	r3, r1, #3
 8004dfc:	4651      	mov	r1, sl
 8004dfe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004e02:	4651      	mov	r1, sl
 8004e04:	00ca      	lsls	r2, r1, #3
 8004e06:	4610      	mov	r0, r2
 8004e08:	4619      	mov	r1, r3
 8004e0a:	4603      	mov	r3, r0
 8004e0c:	4642      	mov	r2, r8
 8004e0e:	189b      	adds	r3, r3, r2
 8004e10:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004e14:	464b      	mov	r3, r9
 8004e16:	460a      	mov	r2, r1
 8004e18:	eb42 0303 	adc.w	r3, r2, r3
 8004e1c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8004e20:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8004e24:	2200      	movs	r2, #0
 8004e26:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004e2a:	f8c7 20cc 	str.w	r2, [r7, #204]	; 0xcc
 8004e2e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 8004e32:	460b      	mov	r3, r1
 8004e34:	18db      	adds	r3, r3, r3
 8004e36:	643b      	str	r3, [r7, #64]	; 0x40
 8004e38:	4613      	mov	r3, r2
 8004e3a:	eb42 0303 	adc.w	r3, r2, r3
 8004e3e:	647b      	str	r3, [r7, #68]	; 0x44
 8004e40:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004e44:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 8004e48:	f7fb fefe 	bl	8000c48 <__aeabi_uldivmod>
 8004e4c:	4602      	mov	r2, r0
 8004e4e:	460b      	mov	r3, r1
 8004e50:	4611      	mov	r1, r2
 8004e52:	4b3c      	ldr	r3, [pc, #240]	; (8004f44 <LL_USART_SetBaudRate+0x238>)
 8004e54:	fba3 2301 	umull	r2, r3, r3, r1
 8004e58:	095b      	lsrs	r3, r3, #5
 8004e5a:	2264      	movs	r2, #100	; 0x64
 8004e5c:	fb02 f303 	mul.w	r3, r2, r3
 8004e60:	1acb      	subs	r3, r1, r3
 8004e62:	00db      	lsls	r3, r3, #3
 8004e64:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8004e68:	4b36      	ldr	r3, [pc, #216]	; (8004f44 <LL_USART_SetBaudRate+0x238>)
 8004e6a:	fba3 2302 	umull	r2, r3, r3, r2
 8004e6e:	095b      	lsrs	r3, r3, #5
 8004e70:	b29b      	uxth	r3, r3
 8004e72:	005b      	lsls	r3, r3, #1
 8004e74:	b29b      	uxth	r3, r3
 8004e76:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004e7a:	b29b      	uxth	r3, r3
 8004e7c:	4423      	add	r3, r4
 8004e7e:	b29c      	uxth	r4, r3
 8004e80:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004e84:	2200      	movs	r2, #0
 8004e86:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004e8a:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004e8e:	e9d7 8930 	ldrd	r8, r9, [r7, #192]	; 0xc0
 8004e92:	4642      	mov	r2, r8
 8004e94:	464b      	mov	r3, r9
 8004e96:	1891      	adds	r1, r2, r2
 8004e98:	63b9      	str	r1, [r7, #56]	; 0x38
 8004e9a:	415b      	adcs	r3, r3
 8004e9c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004e9e:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004ea2:	4641      	mov	r1, r8
 8004ea4:	1851      	adds	r1, r2, r1
 8004ea6:	6339      	str	r1, [r7, #48]	; 0x30
 8004ea8:	4649      	mov	r1, r9
 8004eaa:	414b      	adcs	r3, r1
 8004eac:	637b      	str	r3, [r7, #52]	; 0x34
 8004eae:	f04f 0200 	mov.w	r2, #0
 8004eb2:	f04f 0300 	mov.w	r3, #0
 8004eb6:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8004eba:	4659      	mov	r1, fp
 8004ebc:	00cb      	lsls	r3, r1, #3
 8004ebe:	4651      	mov	r1, sl
 8004ec0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004ec4:	4651      	mov	r1, sl
 8004ec6:	00ca      	lsls	r2, r1, #3
 8004ec8:	4610      	mov	r0, r2
 8004eca:	4619      	mov	r1, r3
 8004ecc:	4603      	mov	r3, r0
 8004ece:	4642      	mov	r2, r8
 8004ed0:	189b      	adds	r3, r3, r2
 8004ed2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004ed6:	464b      	mov	r3, r9
 8004ed8:	460a      	mov	r2, r1
 8004eda:	eb42 0303 	adc.w	r3, r2, r3
 8004ede:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8004ee2:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8004ee6:	2200      	movs	r2, #0
 8004ee8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004eec:	f8c7 20b4 	str.w	r2, [r7, #180]	; 0xb4
 8004ef0:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 8004ef4:	460b      	mov	r3, r1
 8004ef6:	18db      	adds	r3, r3, r3
 8004ef8:	62bb      	str	r3, [r7, #40]	; 0x28
 8004efa:	4613      	mov	r3, r2
 8004efc:	eb42 0303 	adc.w	r3, r2, r3
 8004f00:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004f02:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004f06:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 8004f0a:	f7fb fe9d 	bl	8000c48 <__aeabi_uldivmod>
 8004f0e:	4602      	mov	r2, r0
 8004f10:	460b      	mov	r3, r1
 8004f12:	4b0c      	ldr	r3, [pc, #48]	; (8004f44 <LL_USART_SetBaudRate+0x238>)
 8004f14:	fba3 1302 	umull	r1, r3, r3, r2
 8004f18:	095b      	lsrs	r3, r3, #5
 8004f1a:	2164      	movs	r1, #100	; 0x64
 8004f1c:	fb01 f303 	mul.w	r3, r1, r3
 8004f20:	1ad3      	subs	r3, r2, r3
 8004f22:	00db      	lsls	r3, r3, #3
 8004f24:	3332      	adds	r3, #50	; 0x32
 8004f26:	4a07      	ldr	r2, [pc, #28]	; (8004f44 <LL_USART_SetBaudRate+0x238>)
 8004f28:	fba2 2303 	umull	r2, r3, r2, r3
 8004f2c:	095b      	lsrs	r3, r3, #5
 8004f2e:	b29b      	uxth	r3, r3
 8004f30:	f003 0307 	and.w	r3, r3, #7
 8004f34:	b29b      	uxth	r3, r3
 8004f36:	4423      	add	r3, r4
 8004f38:	b29b      	uxth	r3, r3
 8004f3a:	461a      	mov	r2, r3
 8004f3c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004f40:	609a      	str	r2, [r3, #8]
}
 8004f42:	e107      	b.n	8005154 <LL_USART_SetBaudRate+0x448>
 8004f44:	51eb851f 	.word	0x51eb851f
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8004f48:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004f4c:	2200      	movs	r2, #0
 8004f4e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004f52:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8004f56:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	; 0xa8
 8004f5a:	4642      	mov	r2, r8
 8004f5c:	464b      	mov	r3, r9
 8004f5e:	1891      	adds	r1, r2, r2
 8004f60:	6239      	str	r1, [r7, #32]
 8004f62:	415b      	adcs	r3, r3
 8004f64:	627b      	str	r3, [r7, #36]	; 0x24
 8004f66:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004f6a:	4641      	mov	r1, r8
 8004f6c:	1854      	adds	r4, r2, r1
 8004f6e:	4649      	mov	r1, r9
 8004f70:	eb43 0501 	adc.w	r5, r3, r1
 8004f74:	f04f 0200 	mov.w	r2, #0
 8004f78:	f04f 0300 	mov.w	r3, #0
 8004f7c:	00eb      	lsls	r3, r5, #3
 8004f7e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004f82:	00e2      	lsls	r2, r4, #3
 8004f84:	4614      	mov	r4, r2
 8004f86:	461d      	mov	r5, r3
 8004f88:	4643      	mov	r3, r8
 8004f8a:	18e3      	adds	r3, r4, r3
 8004f8c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8004f90:	464b      	mov	r3, r9
 8004f92:	eb45 0303 	adc.w	r3, r5, r3
 8004f96:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8004f9a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8004f9e:	2200      	movs	r2, #0
 8004fa0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004fa4:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8004fa8:	f04f 0200 	mov.w	r2, #0
 8004fac:	f04f 0300 	mov.w	r3, #0
 8004fb0:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	; 0x98
 8004fb4:	4629      	mov	r1, r5
 8004fb6:	008b      	lsls	r3, r1, #2
 8004fb8:	4621      	mov	r1, r4
 8004fba:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004fbe:	4621      	mov	r1, r4
 8004fc0:	008a      	lsls	r2, r1, #2
 8004fc2:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 8004fc6:	f7fb fe3f 	bl	8000c48 <__aeabi_uldivmod>
 8004fca:	4602      	mov	r2, r0
 8004fcc:	460b      	mov	r3, r1
 8004fce:	4b64      	ldr	r3, [pc, #400]	; (8005160 <LL_USART_SetBaudRate+0x454>)
 8004fd0:	fba3 2302 	umull	r2, r3, r3, r2
 8004fd4:	095b      	lsrs	r3, r3, #5
 8004fd6:	b29b      	uxth	r3, r3
 8004fd8:	011b      	lsls	r3, r3, #4
 8004fda:	b29c      	uxth	r4, r3
 8004fdc:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004fe0:	2200      	movs	r2, #0
 8004fe2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004fe6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004fea:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	; 0x90
 8004fee:	4642      	mov	r2, r8
 8004ff0:	464b      	mov	r3, r9
 8004ff2:	1891      	adds	r1, r2, r2
 8004ff4:	61b9      	str	r1, [r7, #24]
 8004ff6:	415b      	adcs	r3, r3
 8004ff8:	61fb      	str	r3, [r7, #28]
 8004ffa:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004ffe:	4641      	mov	r1, r8
 8005000:	1851      	adds	r1, r2, r1
 8005002:	6139      	str	r1, [r7, #16]
 8005004:	4649      	mov	r1, r9
 8005006:	414b      	adcs	r3, r1
 8005008:	617b      	str	r3, [r7, #20]
 800500a:	f04f 0200 	mov.w	r2, #0
 800500e:	f04f 0300 	mov.w	r3, #0
 8005012:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005016:	4659      	mov	r1, fp
 8005018:	00cb      	lsls	r3, r1, #3
 800501a:	4651      	mov	r1, sl
 800501c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005020:	4651      	mov	r1, sl
 8005022:	00ca      	lsls	r2, r1, #3
 8005024:	4610      	mov	r0, r2
 8005026:	4619      	mov	r1, r3
 8005028:	4603      	mov	r3, r0
 800502a:	4642      	mov	r2, r8
 800502c:	189b      	adds	r3, r3, r2
 800502e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005032:	464b      	mov	r3, r9
 8005034:	460a      	mov	r2, r1
 8005036:	eb42 0303 	adc.w	r3, r2, r3
 800503a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800503e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8005042:	2200      	movs	r2, #0
 8005044:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005048:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 800504c:	f04f 0200 	mov.w	r2, #0
 8005050:	f04f 0300 	mov.w	r3, #0
 8005054:	e9d7 8920 	ldrd	r8, r9, [r7, #128]	; 0x80
 8005058:	4649      	mov	r1, r9
 800505a:	008b      	lsls	r3, r1, #2
 800505c:	4641      	mov	r1, r8
 800505e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005062:	4641      	mov	r1, r8
 8005064:	008a      	lsls	r2, r1, #2
 8005066:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
 800506a:	f7fb fded 	bl	8000c48 <__aeabi_uldivmod>
 800506e:	4602      	mov	r2, r0
 8005070:	460b      	mov	r3, r1
 8005072:	4b3b      	ldr	r3, [pc, #236]	; (8005160 <LL_USART_SetBaudRate+0x454>)
 8005074:	fba3 1302 	umull	r1, r3, r3, r2
 8005078:	095b      	lsrs	r3, r3, #5
 800507a:	2164      	movs	r1, #100	; 0x64
 800507c:	fb01 f303 	mul.w	r3, r1, r3
 8005080:	1ad3      	subs	r3, r2, r3
 8005082:	011b      	lsls	r3, r3, #4
 8005084:	3332      	adds	r3, #50	; 0x32
 8005086:	4a36      	ldr	r2, [pc, #216]	; (8005160 <LL_USART_SetBaudRate+0x454>)
 8005088:	fba2 2303 	umull	r2, r3, r2, r3
 800508c:	095b      	lsrs	r3, r3, #5
 800508e:	b29b      	uxth	r3, r3
 8005090:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005094:	b29b      	uxth	r3, r3
 8005096:	4423      	add	r3, r4
 8005098:	b29c      	uxth	r4, r3
 800509a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800509e:	2200      	movs	r2, #0
 80050a0:	67bb      	str	r3, [r7, #120]	; 0x78
 80050a2:	67fa      	str	r2, [r7, #124]	; 0x7c
 80050a4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80050a8:	4642      	mov	r2, r8
 80050aa:	464b      	mov	r3, r9
 80050ac:	1891      	adds	r1, r2, r2
 80050ae:	60b9      	str	r1, [r7, #8]
 80050b0:	415b      	adcs	r3, r3
 80050b2:	60fb      	str	r3, [r7, #12]
 80050b4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80050b8:	4641      	mov	r1, r8
 80050ba:	1851      	adds	r1, r2, r1
 80050bc:	6039      	str	r1, [r7, #0]
 80050be:	4649      	mov	r1, r9
 80050c0:	414b      	adcs	r3, r1
 80050c2:	607b      	str	r3, [r7, #4]
 80050c4:	f04f 0200 	mov.w	r2, #0
 80050c8:	f04f 0300 	mov.w	r3, #0
 80050cc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80050d0:	4659      	mov	r1, fp
 80050d2:	00cb      	lsls	r3, r1, #3
 80050d4:	4651      	mov	r1, sl
 80050d6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80050da:	4651      	mov	r1, sl
 80050dc:	00ca      	lsls	r2, r1, #3
 80050de:	4610      	mov	r0, r2
 80050e0:	4619      	mov	r1, r3
 80050e2:	4603      	mov	r3, r0
 80050e4:	4642      	mov	r2, r8
 80050e6:	189b      	adds	r3, r3, r2
 80050e8:	673b      	str	r3, [r7, #112]	; 0x70
 80050ea:	464b      	mov	r3, r9
 80050ec:	460a      	mov	r2, r1
 80050ee:	eb42 0303 	adc.w	r3, r2, r3
 80050f2:	677b      	str	r3, [r7, #116]	; 0x74
 80050f4:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 80050f8:	2200      	movs	r2, #0
 80050fa:	66bb      	str	r3, [r7, #104]	; 0x68
 80050fc:	66fa      	str	r2, [r7, #108]	; 0x6c
 80050fe:	f04f 0200 	mov.w	r2, #0
 8005102:	f04f 0300 	mov.w	r3, #0
 8005106:	e9d7 891a 	ldrd	r8, r9, [r7, #104]	; 0x68
 800510a:	4649      	mov	r1, r9
 800510c:	008b      	lsls	r3, r1, #2
 800510e:	4641      	mov	r1, r8
 8005110:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005114:	4641      	mov	r1, r8
 8005116:	008a      	lsls	r2, r1, #2
 8005118:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 800511c:	f7fb fd94 	bl	8000c48 <__aeabi_uldivmod>
 8005120:	4602      	mov	r2, r0
 8005122:	460b      	mov	r3, r1
 8005124:	4b0e      	ldr	r3, [pc, #56]	; (8005160 <LL_USART_SetBaudRate+0x454>)
 8005126:	fba3 1302 	umull	r1, r3, r3, r2
 800512a:	095b      	lsrs	r3, r3, #5
 800512c:	2164      	movs	r1, #100	; 0x64
 800512e:	fb01 f303 	mul.w	r3, r1, r3
 8005132:	1ad3      	subs	r3, r2, r3
 8005134:	011b      	lsls	r3, r3, #4
 8005136:	3332      	adds	r3, #50	; 0x32
 8005138:	4a09      	ldr	r2, [pc, #36]	; (8005160 <LL_USART_SetBaudRate+0x454>)
 800513a:	fba2 2303 	umull	r2, r3, r2, r3
 800513e:	095b      	lsrs	r3, r3, #5
 8005140:	b29b      	uxth	r3, r3
 8005142:	f003 030f 	and.w	r3, r3, #15
 8005146:	b29b      	uxth	r3, r3
 8005148:	4423      	add	r3, r4
 800514a:	b29b      	uxth	r3, r3
 800514c:	461a      	mov	r2, r3
 800514e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005152:	609a      	str	r2, [r3, #8]
}
 8005154:	bf00      	nop
 8005156:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800515a:	46bd      	mov	sp, r7
 800515c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005160:	51eb851f 	.word	0x51eb851f

08005164 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 8005164:	b580      	push	{r7, lr}
 8005166:	b088      	sub	sp, #32
 8005168:	af00      	add	r7, sp, #0
 800516a:	6078      	str	r0, [r7, #4]
 800516c:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 800516e:	2301      	movs	r3, #1
 8005170:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8005172:	2300      	movs	r3, #0
 8005174:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8005176:	6878      	ldr	r0, [r7, #4]
 8005178:	f7ff fd8e 	bl	8004c98 <LL_USART_IsEnabled>
 800517c:	4603      	mov	r3, r0
 800517e:	2b00      	cmp	r3, #0
 8005180:	d15e      	bne.n	8005240 <LL_USART_Init+0xdc>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	68db      	ldr	r3, [r3, #12]
 8005186:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800518a:	f023 030c 	bic.w	r3, r3, #12
 800518e:	683a      	ldr	r2, [r7, #0]
 8005190:	6851      	ldr	r1, [r2, #4]
 8005192:	683a      	ldr	r2, [r7, #0]
 8005194:	68d2      	ldr	r2, [r2, #12]
 8005196:	4311      	orrs	r1, r2
 8005198:	683a      	ldr	r2, [r7, #0]
 800519a:	6912      	ldr	r2, [r2, #16]
 800519c:	4311      	orrs	r1, r2
 800519e:	683a      	ldr	r2, [r7, #0]
 80051a0:	6992      	ldr	r2, [r2, #24]
 80051a2:	430a      	orrs	r2, r1
 80051a4:	431a      	orrs	r2, r3
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 80051aa:	683b      	ldr	r3, [r7, #0]
 80051ac:	689b      	ldr	r3, [r3, #8]
 80051ae:	4619      	mov	r1, r3
 80051b0:	6878      	ldr	r0, [r7, #4]
 80051b2:	f7ff fd85 	bl	8004cc0 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 80051b6:	683b      	ldr	r3, [r7, #0]
 80051b8:	695b      	ldr	r3, [r3, #20]
 80051ba:	4619      	mov	r1, r3
 80051bc:	6878      	ldr	r0, [r7, #4]
 80051be:	f7ff fd92 	bl	8004ce6 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 80051c2:	f107 0308 	add.w	r3, r7, #8
 80051c6:	4618      	mov	r0, r3
 80051c8:	f7ff f934 	bl	8004434 <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	4a1f      	ldr	r2, [pc, #124]	; (800524c <LL_USART_Init+0xe8>)
 80051d0:	4293      	cmp	r3, r2
 80051d2:	d102      	bne.n	80051da <LL_USART_Init+0x76>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 80051d4:	697b      	ldr	r3, [r7, #20]
 80051d6:	61bb      	str	r3, [r7, #24]
 80051d8:	e021      	b.n	800521e <LL_USART_Init+0xba>
    }
    else if (USARTx == USART2)
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	4a1c      	ldr	r2, [pc, #112]	; (8005250 <LL_USART_Init+0xec>)
 80051de:	4293      	cmp	r3, r2
 80051e0:	d102      	bne.n	80051e8 <LL_USART_Init+0x84>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 80051e2:	693b      	ldr	r3, [r7, #16]
 80051e4:	61bb      	str	r3, [r7, #24]
 80051e6:	e01a      	b.n	800521e <LL_USART_Init+0xba>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	4a1a      	ldr	r2, [pc, #104]	; (8005254 <LL_USART_Init+0xf0>)
 80051ec:	4293      	cmp	r3, r2
 80051ee:	d102      	bne.n	80051f6 <LL_USART_Init+0x92>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 80051f0:	693b      	ldr	r3, [r7, #16]
 80051f2:	61bb      	str	r3, [r7, #24]
 80051f4:	e013      	b.n	800521e <LL_USART_Init+0xba>
    }
#endif /* USART3 */
#if defined(USART6)
    else if (USARTx == USART6)
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	4a17      	ldr	r2, [pc, #92]	; (8005258 <LL_USART_Init+0xf4>)
 80051fa:	4293      	cmp	r3, r2
 80051fc:	d102      	bne.n	8005204 <LL_USART_Init+0xa0>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 80051fe:	697b      	ldr	r3, [r7, #20]
 8005200:	61bb      	str	r3, [r7, #24]
 8005202:	e00c      	b.n	800521e <LL_USART_Init+0xba>
    }
#endif /* USART6 */
#if defined(UART4)
    else if (USARTx == UART4)
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	4a15      	ldr	r2, [pc, #84]	; (800525c <LL_USART_Init+0xf8>)
 8005208:	4293      	cmp	r3, r2
 800520a:	d102      	bne.n	8005212 <LL_USART_Init+0xae>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 800520c:	693b      	ldr	r3, [r7, #16]
 800520e:	61bb      	str	r3, [r7, #24]
 8005210:	e005      	b.n	800521e <LL_USART_Init+0xba>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	4a12      	ldr	r2, [pc, #72]	; (8005260 <LL_USART_Init+0xfc>)
 8005216:	4293      	cmp	r3, r2
 8005218:	d101      	bne.n	800521e <LL_USART_Init+0xba>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 800521a:	693b      	ldr	r3, [r7, #16]
 800521c:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 800521e:	69bb      	ldr	r3, [r7, #24]
 8005220:	2b00      	cmp	r3, #0
 8005222:	d00d      	beq.n	8005240 <LL_USART_Init+0xdc>
        && (USART_InitStruct->BaudRate != 0U))
 8005224:	683b      	ldr	r3, [r7, #0]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	2b00      	cmp	r3, #0
 800522a:	d009      	beq.n	8005240 <LL_USART_Init+0xdc>
    {
      status = SUCCESS;
 800522c:	2300      	movs	r3, #0
 800522e:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
 8005230:	683b      	ldr	r3, [r7, #0]
 8005232:	699a      	ldr	r2, [r3, #24]
 8005234:	683b      	ldr	r3, [r7, #0]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	69b9      	ldr	r1, [r7, #24]
 800523a:	6878      	ldr	r0, [r7, #4]
 800523c:	f7ff fd66 	bl	8004d0c <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8005240:	7ffb      	ldrb	r3, [r7, #31]
}
 8005242:	4618      	mov	r0, r3
 8005244:	3720      	adds	r7, #32
 8005246:	46bd      	mov	sp, r7
 8005248:	bd80      	pop	{r7, pc}
 800524a:	bf00      	nop
 800524c:	40011000 	.word	0x40011000
 8005250:	40004400 	.word	0x40004400
 8005254:	40004800 	.word	0x40004800
 8005258:	40011400 	.word	0x40011400
 800525c:	40004c00 	.word	0x40004c00
 8005260:	40005000 	.word	0x40005000

08005264 <LL_InitTick>:
{
 8005264:	b480      	push	{r7}
 8005266:	b083      	sub	sp, #12
 8005268:	af00      	add	r7, sp, #0
 800526a:	6078      	str	r0, [r7, #4]
 800526c:	6039      	str	r1, [r7, #0]
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 800526e:	687a      	ldr	r2, [r7, #4]
 8005270:	683b      	ldr	r3, [r7, #0]
 8005272:	fbb2 f3f3 	udiv	r3, r2, r3
 8005276:	4a07      	ldr	r2, [pc, #28]	; (8005294 <LL_InitTick+0x30>)
 8005278:	3b01      	subs	r3, #1
 800527a:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 800527c:	4b05      	ldr	r3, [pc, #20]	; (8005294 <LL_InitTick+0x30>)
 800527e:	2200      	movs	r2, #0
 8005280:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005282:	4b04      	ldr	r3, [pc, #16]	; (8005294 <LL_InitTick+0x30>)
 8005284:	2205      	movs	r2, #5
 8005286:	601a      	str	r2, [r3, #0]
}
 8005288:	bf00      	nop
 800528a:	370c      	adds	r7, #12
 800528c:	46bd      	mov	sp, r7
 800528e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005292:	4770      	bx	lr
 8005294:	e000e010 	.word	0xe000e010

08005298 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 8005298:	b580      	push	{r7, lr}
 800529a:	b082      	sub	sp, #8
 800529c:	af00      	add	r7, sp, #0
 800529e:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 80052a0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80052a4:	6878      	ldr	r0, [r7, #4]
 80052a6:	f7ff ffdd 	bl	8005264 <LL_InitTick>
}
 80052aa:	bf00      	nop
 80052ac:	3708      	adds	r7, #8
 80052ae:	46bd      	mov	sp, r7
 80052b0:	bd80      	pop	{r7, pc}
	...

080052b4 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 80052b4:	b480      	push	{r7}
 80052b6:	b083      	sub	sp, #12
 80052b8:	af00      	add	r7, sp, #0
 80052ba:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 80052bc:	4a04      	ldr	r2, [pc, #16]	; (80052d0 <LL_SetSystemCoreClock+0x1c>)
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	6013      	str	r3, [r2, #0]
}
 80052c2:	bf00      	nop
 80052c4:	370c      	adds	r7, #12
 80052c6:	46bd      	mov	sp, r7
 80052c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052cc:	4770      	bx	lr
 80052ce:	bf00      	nop
 80052d0:	20000014 	.word	0x20000014

080052d4 <__errno>:
 80052d4:	4b01      	ldr	r3, [pc, #4]	; (80052dc <__errno+0x8>)
 80052d6:	6818      	ldr	r0, [r3, #0]
 80052d8:	4770      	bx	lr
 80052da:	bf00      	nop
 80052dc:	20000018 	.word	0x20000018

080052e0 <__libc_init_array>:
 80052e0:	b570      	push	{r4, r5, r6, lr}
 80052e2:	4d0d      	ldr	r5, [pc, #52]	; (8005318 <__libc_init_array+0x38>)
 80052e4:	4c0d      	ldr	r4, [pc, #52]	; (800531c <__libc_init_array+0x3c>)
 80052e6:	1b64      	subs	r4, r4, r5
 80052e8:	10a4      	asrs	r4, r4, #2
 80052ea:	2600      	movs	r6, #0
 80052ec:	42a6      	cmp	r6, r4
 80052ee:	d109      	bne.n	8005304 <__libc_init_array+0x24>
 80052f0:	4d0b      	ldr	r5, [pc, #44]	; (8005320 <__libc_init_array+0x40>)
 80052f2:	4c0c      	ldr	r4, [pc, #48]	; (8005324 <__libc_init_array+0x44>)
 80052f4:	f003 f8c6 	bl	8008484 <_init>
 80052f8:	1b64      	subs	r4, r4, r5
 80052fa:	10a4      	asrs	r4, r4, #2
 80052fc:	2600      	movs	r6, #0
 80052fe:	42a6      	cmp	r6, r4
 8005300:	d105      	bne.n	800530e <__libc_init_array+0x2e>
 8005302:	bd70      	pop	{r4, r5, r6, pc}
 8005304:	f855 3b04 	ldr.w	r3, [r5], #4
 8005308:	4798      	blx	r3
 800530a:	3601      	adds	r6, #1
 800530c:	e7ee      	b.n	80052ec <__libc_init_array+0xc>
 800530e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005312:	4798      	blx	r3
 8005314:	3601      	adds	r6, #1
 8005316:	e7f2      	b.n	80052fe <__libc_init_array+0x1e>
 8005318:	08008974 	.word	0x08008974
 800531c:	08008974 	.word	0x08008974
 8005320:	08008974 	.word	0x08008974
 8005324:	08008978 	.word	0x08008978

08005328 <memcpy>:
 8005328:	440a      	add	r2, r1
 800532a:	4291      	cmp	r1, r2
 800532c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8005330:	d100      	bne.n	8005334 <memcpy+0xc>
 8005332:	4770      	bx	lr
 8005334:	b510      	push	{r4, lr}
 8005336:	f811 4b01 	ldrb.w	r4, [r1], #1
 800533a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800533e:	4291      	cmp	r1, r2
 8005340:	d1f9      	bne.n	8005336 <memcpy+0xe>
 8005342:	bd10      	pop	{r4, pc}

08005344 <memset>:
 8005344:	4402      	add	r2, r0
 8005346:	4603      	mov	r3, r0
 8005348:	4293      	cmp	r3, r2
 800534a:	d100      	bne.n	800534e <memset+0xa>
 800534c:	4770      	bx	lr
 800534e:	f803 1b01 	strb.w	r1, [r3], #1
 8005352:	e7f9      	b.n	8005348 <memset+0x4>

08005354 <__cvt>:
 8005354:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005358:	ec55 4b10 	vmov	r4, r5, d0
 800535c:	2d00      	cmp	r5, #0
 800535e:	460e      	mov	r6, r1
 8005360:	4619      	mov	r1, r3
 8005362:	462b      	mov	r3, r5
 8005364:	bfbb      	ittet	lt
 8005366:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800536a:	461d      	movlt	r5, r3
 800536c:	2300      	movge	r3, #0
 800536e:	232d      	movlt	r3, #45	; 0x2d
 8005370:	700b      	strb	r3, [r1, #0]
 8005372:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005374:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005378:	4691      	mov	r9, r2
 800537a:	f023 0820 	bic.w	r8, r3, #32
 800537e:	bfbc      	itt	lt
 8005380:	4622      	movlt	r2, r4
 8005382:	4614      	movlt	r4, r2
 8005384:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005388:	d005      	beq.n	8005396 <__cvt+0x42>
 800538a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800538e:	d100      	bne.n	8005392 <__cvt+0x3e>
 8005390:	3601      	adds	r6, #1
 8005392:	2102      	movs	r1, #2
 8005394:	e000      	b.n	8005398 <__cvt+0x44>
 8005396:	2103      	movs	r1, #3
 8005398:	ab03      	add	r3, sp, #12
 800539a:	9301      	str	r3, [sp, #4]
 800539c:	ab02      	add	r3, sp, #8
 800539e:	9300      	str	r3, [sp, #0]
 80053a0:	ec45 4b10 	vmov	d0, r4, r5
 80053a4:	4653      	mov	r3, sl
 80053a6:	4632      	mov	r2, r6
 80053a8:	f000 fce2 	bl	8005d70 <_dtoa_r>
 80053ac:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80053b0:	4607      	mov	r7, r0
 80053b2:	d102      	bne.n	80053ba <__cvt+0x66>
 80053b4:	f019 0f01 	tst.w	r9, #1
 80053b8:	d022      	beq.n	8005400 <__cvt+0xac>
 80053ba:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80053be:	eb07 0906 	add.w	r9, r7, r6
 80053c2:	d110      	bne.n	80053e6 <__cvt+0x92>
 80053c4:	783b      	ldrb	r3, [r7, #0]
 80053c6:	2b30      	cmp	r3, #48	; 0x30
 80053c8:	d10a      	bne.n	80053e0 <__cvt+0x8c>
 80053ca:	2200      	movs	r2, #0
 80053cc:	2300      	movs	r3, #0
 80053ce:	4620      	mov	r0, r4
 80053d0:	4629      	mov	r1, r5
 80053d2:	f7fb fb79 	bl	8000ac8 <__aeabi_dcmpeq>
 80053d6:	b918      	cbnz	r0, 80053e0 <__cvt+0x8c>
 80053d8:	f1c6 0601 	rsb	r6, r6, #1
 80053dc:	f8ca 6000 	str.w	r6, [sl]
 80053e0:	f8da 3000 	ldr.w	r3, [sl]
 80053e4:	4499      	add	r9, r3
 80053e6:	2200      	movs	r2, #0
 80053e8:	2300      	movs	r3, #0
 80053ea:	4620      	mov	r0, r4
 80053ec:	4629      	mov	r1, r5
 80053ee:	f7fb fb6b 	bl	8000ac8 <__aeabi_dcmpeq>
 80053f2:	b108      	cbz	r0, 80053f8 <__cvt+0xa4>
 80053f4:	f8cd 900c 	str.w	r9, [sp, #12]
 80053f8:	2230      	movs	r2, #48	; 0x30
 80053fa:	9b03      	ldr	r3, [sp, #12]
 80053fc:	454b      	cmp	r3, r9
 80053fe:	d307      	bcc.n	8005410 <__cvt+0xbc>
 8005400:	9b03      	ldr	r3, [sp, #12]
 8005402:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005404:	1bdb      	subs	r3, r3, r7
 8005406:	4638      	mov	r0, r7
 8005408:	6013      	str	r3, [r2, #0]
 800540a:	b004      	add	sp, #16
 800540c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005410:	1c59      	adds	r1, r3, #1
 8005412:	9103      	str	r1, [sp, #12]
 8005414:	701a      	strb	r2, [r3, #0]
 8005416:	e7f0      	b.n	80053fa <__cvt+0xa6>

08005418 <__exponent>:
 8005418:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800541a:	4603      	mov	r3, r0
 800541c:	2900      	cmp	r1, #0
 800541e:	bfb8      	it	lt
 8005420:	4249      	neglt	r1, r1
 8005422:	f803 2b02 	strb.w	r2, [r3], #2
 8005426:	bfb4      	ite	lt
 8005428:	222d      	movlt	r2, #45	; 0x2d
 800542a:	222b      	movge	r2, #43	; 0x2b
 800542c:	2909      	cmp	r1, #9
 800542e:	7042      	strb	r2, [r0, #1]
 8005430:	dd2a      	ble.n	8005488 <__exponent+0x70>
 8005432:	f10d 0407 	add.w	r4, sp, #7
 8005436:	46a4      	mov	ip, r4
 8005438:	270a      	movs	r7, #10
 800543a:	46a6      	mov	lr, r4
 800543c:	460a      	mov	r2, r1
 800543e:	fb91 f6f7 	sdiv	r6, r1, r7
 8005442:	fb07 1516 	mls	r5, r7, r6, r1
 8005446:	3530      	adds	r5, #48	; 0x30
 8005448:	2a63      	cmp	r2, #99	; 0x63
 800544a:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 800544e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8005452:	4631      	mov	r1, r6
 8005454:	dcf1      	bgt.n	800543a <__exponent+0x22>
 8005456:	3130      	adds	r1, #48	; 0x30
 8005458:	f1ae 0502 	sub.w	r5, lr, #2
 800545c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8005460:	1c44      	adds	r4, r0, #1
 8005462:	4629      	mov	r1, r5
 8005464:	4561      	cmp	r1, ip
 8005466:	d30a      	bcc.n	800547e <__exponent+0x66>
 8005468:	f10d 0209 	add.w	r2, sp, #9
 800546c:	eba2 020e 	sub.w	r2, r2, lr
 8005470:	4565      	cmp	r5, ip
 8005472:	bf88      	it	hi
 8005474:	2200      	movhi	r2, #0
 8005476:	4413      	add	r3, r2
 8005478:	1a18      	subs	r0, r3, r0
 800547a:	b003      	add	sp, #12
 800547c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800547e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005482:	f804 2f01 	strb.w	r2, [r4, #1]!
 8005486:	e7ed      	b.n	8005464 <__exponent+0x4c>
 8005488:	2330      	movs	r3, #48	; 0x30
 800548a:	3130      	adds	r1, #48	; 0x30
 800548c:	7083      	strb	r3, [r0, #2]
 800548e:	70c1      	strb	r1, [r0, #3]
 8005490:	1d03      	adds	r3, r0, #4
 8005492:	e7f1      	b.n	8005478 <__exponent+0x60>

08005494 <_printf_float>:
 8005494:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005498:	ed2d 8b02 	vpush	{d8}
 800549c:	b08d      	sub	sp, #52	; 0x34
 800549e:	460c      	mov	r4, r1
 80054a0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80054a4:	4616      	mov	r6, r2
 80054a6:	461f      	mov	r7, r3
 80054a8:	4605      	mov	r5, r0
 80054aa:	f001 fb45 	bl	8006b38 <_localeconv_r>
 80054ae:	f8d0 a000 	ldr.w	sl, [r0]
 80054b2:	4650      	mov	r0, sl
 80054b4:	f7fa fe8c 	bl	80001d0 <strlen>
 80054b8:	2300      	movs	r3, #0
 80054ba:	930a      	str	r3, [sp, #40]	; 0x28
 80054bc:	6823      	ldr	r3, [r4, #0]
 80054be:	9305      	str	r3, [sp, #20]
 80054c0:	f8d8 3000 	ldr.w	r3, [r8]
 80054c4:	f894 b018 	ldrb.w	fp, [r4, #24]
 80054c8:	3307      	adds	r3, #7
 80054ca:	f023 0307 	bic.w	r3, r3, #7
 80054ce:	f103 0208 	add.w	r2, r3, #8
 80054d2:	f8c8 2000 	str.w	r2, [r8]
 80054d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054da:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80054de:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80054e2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80054e6:	9307      	str	r3, [sp, #28]
 80054e8:	f8cd 8018 	str.w	r8, [sp, #24]
 80054ec:	ee08 0a10 	vmov	s16, r0
 80054f0:	4b9f      	ldr	r3, [pc, #636]	; (8005770 <_printf_float+0x2dc>)
 80054f2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80054f6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80054fa:	f7fb fb17 	bl	8000b2c <__aeabi_dcmpun>
 80054fe:	bb88      	cbnz	r0, 8005564 <_printf_float+0xd0>
 8005500:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005504:	4b9a      	ldr	r3, [pc, #616]	; (8005770 <_printf_float+0x2dc>)
 8005506:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800550a:	f7fb faf1 	bl	8000af0 <__aeabi_dcmple>
 800550e:	bb48      	cbnz	r0, 8005564 <_printf_float+0xd0>
 8005510:	2200      	movs	r2, #0
 8005512:	2300      	movs	r3, #0
 8005514:	4640      	mov	r0, r8
 8005516:	4649      	mov	r1, r9
 8005518:	f7fb fae0 	bl	8000adc <__aeabi_dcmplt>
 800551c:	b110      	cbz	r0, 8005524 <_printf_float+0x90>
 800551e:	232d      	movs	r3, #45	; 0x2d
 8005520:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005524:	4b93      	ldr	r3, [pc, #588]	; (8005774 <_printf_float+0x2e0>)
 8005526:	4894      	ldr	r0, [pc, #592]	; (8005778 <_printf_float+0x2e4>)
 8005528:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800552c:	bf94      	ite	ls
 800552e:	4698      	movls	r8, r3
 8005530:	4680      	movhi	r8, r0
 8005532:	2303      	movs	r3, #3
 8005534:	6123      	str	r3, [r4, #16]
 8005536:	9b05      	ldr	r3, [sp, #20]
 8005538:	f023 0204 	bic.w	r2, r3, #4
 800553c:	6022      	str	r2, [r4, #0]
 800553e:	f04f 0900 	mov.w	r9, #0
 8005542:	9700      	str	r7, [sp, #0]
 8005544:	4633      	mov	r3, r6
 8005546:	aa0b      	add	r2, sp, #44	; 0x2c
 8005548:	4621      	mov	r1, r4
 800554a:	4628      	mov	r0, r5
 800554c:	f000 f9d8 	bl	8005900 <_printf_common>
 8005550:	3001      	adds	r0, #1
 8005552:	f040 8090 	bne.w	8005676 <_printf_float+0x1e2>
 8005556:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800555a:	b00d      	add	sp, #52	; 0x34
 800555c:	ecbd 8b02 	vpop	{d8}
 8005560:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005564:	4642      	mov	r2, r8
 8005566:	464b      	mov	r3, r9
 8005568:	4640      	mov	r0, r8
 800556a:	4649      	mov	r1, r9
 800556c:	f7fb fade 	bl	8000b2c <__aeabi_dcmpun>
 8005570:	b140      	cbz	r0, 8005584 <_printf_float+0xf0>
 8005572:	464b      	mov	r3, r9
 8005574:	2b00      	cmp	r3, #0
 8005576:	bfbc      	itt	lt
 8005578:	232d      	movlt	r3, #45	; 0x2d
 800557a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800557e:	487f      	ldr	r0, [pc, #508]	; (800577c <_printf_float+0x2e8>)
 8005580:	4b7f      	ldr	r3, [pc, #508]	; (8005780 <_printf_float+0x2ec>)
 8005582:	e7d1      	b.n	8005528 <_printf_float+0x94>
 8005584:	6863      	ldr	r3, [r4, #4]
 8005586:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800558a:	9206      	str	r2, [sp, #24]
 800558c:	1c5a      	adds	r2, r3, #1
 800558e:	d13f      	bne.n	8005610 <_printf_float+0x17c>
 8005590:	2306      	movs	r3, #6
 8005592:	6063      	str	r3, [r4, #4]
 8005594:	9b05      	ldr	r3, [sp, #20]
 8005596:	6861      	ldr	r1, [r4, #4]
 8005598:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800559c:	2300      	movs	r3, #0
 800559e:	9303      	str	r3, [sp, #12]
 80055a0:	ab0a      	add	r3, sp, #40	; 0x28
 80055a2:	e9cd b301 	strd	fp, r3, [sp, #4]
 80055a6:	ab09      	add	r3, sp, #36	; 0x24
 80055a8:	ec49 8b10 	vmov	d0, r8, r9
 80055ac:	9300      	str	r3, [sp, #0]
 80055ae:	6022      	str	r2, [r4, #0]
 80055b0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80055b4:	4628      	mov	r0, r5
 80055b6:	f7ff fecd 	bl	8005354 <__cvt>
 80055ba:	9b06      	ldr	r3, [sp, #24]
 80055bc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80055be:	2b47      	cmp	r3, #71	; 0x47
 80055c0:	4680      	mov	r8, r0
 80055c2:	d108      	bne.n	80055d6 <_printf_float+0x142>
 80055c4:	1cc8      	adds	r0, r1, #3
 80055c6:	db02      	blt.n	80055ce <_printf_float+0x13a>
 80055c8:	6863      	ldr	r3, [r4, #4]
 80055ca:	4299      	cmp	r1, r3
 80055cc:	dd41      	ble.n	8005652 <_printf_float+0x1be>
 80055ce:	f1ab 0b02 	sub.w	fp, fp, #2
 80055d2:	fa5f fb8b 	uxtb.w	fp, fp
 80055d6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80055da:	d820      	bhi.n	800561e <_printf_float+0x18a>
 80055dc:	3901      	subs	r1, #1
 80055de:	465a      	mov	r2, fp
 80055e0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80055e4:	9109      	str	r1, [sp, #36]	; 0x24
 80055e6:	f7ff ff17 	bl	8005418 <__exponent>
 80055ea:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80055ec:	1813      	adds	r3, r2, r0
 80055ee:	2a01      	cmp	r2, #1
 80055f0:	4681      	mov	r9, r0
 80055f2:	6123      	str	r3, [r4, #16]
 80055f4:	dc02      	bgt.n	80055fc <_printf_float+0x168>
 80055f6:	6822      	ldr	r2, [r4, #0]
 80055f8:	07d2      	lsls	r2, r2, #31
 80055fa:	d501      	bpl.n	8005600 <_printf_float+0x16c>
 80055fc:	3301      	adds	r3, #1
 80055fe:	6123      	str	r3, [r4, #16]
 8005600:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005604:	2b00      	cmp	r3, #0
 8005606:	d09c      	beq.n	8005542 <_printf_float+0xae>
 8005608:	232d      	movs	r3, #45	; 0x2d
 800560a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800560e:	e798      	b.n	8005542 <_printf_float+0xae>
 8005610:	9a06      	ldr	r2, [sp, #24]
 8005612:	2a47      	cmp	r2, #71	; 0x47
 8005614:	d1be      	bne.n	8005594 <_printf_float+0x100>
 8005616:	2b00      	cmp	r3, #0
 8005618:	d1bc      	bne.n	8005594 <_printf_float+0x100>
 800561a:	2301      	movs	r3, #1
 800561c:	e7b9      	b.n	8005592 <_printf_float+0xfe>
 800561e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8005622:	d118      	bne.n	8005656 <_printf_float+0x1c2>
 8005624:	2900      	cmp	r1, #0
 8005626:	6863      	ldr	r3, [r4, #4]
 8005628:	dd0b      	ble.n	8005642 <_printf_float+0x1ae>
 800562a:	6121      	str	r1, [r4, #16]
 800562c:	b913      	cbnz	r3, 8005634 <_printf_float+0x1a0>
 800562e:	6822      	ldr	r2, [r4, #0]
 8005630:	07d0      	lsls	r0, r2, #31
 8005632:	d502      	bpl.n	800563a <_printf_float+0x1a6>
 8005634:	3301      	adds	r3, #1
 8005636:	440b      	add	r3, r1
 8005638:	6123      	str	r3, [r4, #16]
 800563a:	65a1      	str	r1, [r4, #88]	; 0x58
 800563c:	f04f 0900 	mov.w	r9, #0
 8005640:	e7de      	b.n	8005600 <_printf_float+0x16c>
 8005642:	b913      	cbnz	r3, 800564a <_printf_float+0x1b6>
 8005644:	6822      	ldr	r2, [r4, #0]
 8005646:	07d2      	lsls	r2, r2, #31
 8005648:	d501      	bpl.n	800564e <_printf_float+0x1ba>
 800564a:	3302      	adds	r3, #2
 800564c:	e7f4      	b.n	8005638 <_printf_float+0x1a4>
 800564e:	2301      	movs	r3, #1
 8005650:	e7f2      	b.n	8005638 <_printf_float+0x1a4>
 8005652:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8005656:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005658:	4299      	cmp	r1, r3
 800565a:	db05      	blt.n	8005668 <_printf_float+0x1d4>
 800565c:	6823      	ldr	r3, [r4, #0]
 800565e:	6121      	str	r1, [r4, #16]
 8005660:	07d8      	lsls	r0, r3, #31
 8005662:	d5ea      	bpl.n	800563a <_printf_float+0x1a6>
 8005664:	1c4b      	adds	r3, r1, #1
 8005666:	e7e7      	b.n	8005638 <_printf_float+0x1a4>
 8005668:	2900      	cmp	r1, #0
 800566a:	bfd4      	ite	le
 800566c:	f1c1 0202 	rsble	r2, r1, #2
 8005670:	2201      	movgt	r2, #1
 8005672:	4413      	add	r3, r2
 8005674:	e7e0      	b.n	8005638 <_printf_float+0x1a4>
 8005676:	6823      	ldr	r3, [r4, #0]
 8005678:	055a      	lsls	r2, r3, #21
 800567a:	d407      	bmi.n	800568c <_printf_float+0x1f8>
 800567c:	6923      	ldr	r3, [r4, #16]
 800567e:	4642      	mov	r2, r8
 8005680:	4631      	mov	r1, r6
 8005682:	4628      	mov	r0, r5
 8005684:	47b8      	blx	r7
 8005686:	3001      	adds	r0, #1
 8005688:	d12c      	bne.n	80056e4 <_printf_float+0x250>
 800568a:	e764      	b.n	8005556 <_printf_float+0xc2>
 800568c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005690:	f240 80e0 	bls.w	8005854 <_printf_float+0x3c0>
 8005694:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005698:	2200      	movs	r2, #0
 800569a:	2300      	movs	r3, #0
 800569c:	f7fb fa14 	bl	8000ac8 <__aeabi_dcmpeq>
 80056a0:	2800      	cmp	r0, #0
 80056a2:	d034      	beq.n	800570e <_printf_float+0x27a>
 80056a4:	4a37      	ldr	r2, [pc, #220]	; (8005784 <_printf_float+0x2f0>)
 80056a6:	2301      	movs	r3, #1
 80056a8:	4631      	mov	r1, r6
 80056aa:	4628      	mov	r0, r5
 80056ac:	47b8      	blx	r7
 80056ae:	3001      	adds	r0, #1
 80056b0:	f43f af51 	beq.w	8005556 <_printf_float+0xc2>
 80056b4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80056b8:	429a      	cmp	r2, r3
 80056ba:	db02      	blt.n	80056c2 <_printf_float+0x22e>
 80056bc:	6823      	ldr	r3, [r4, #0]
 80056be:	07d8      	lsls	r0, r3, #31
 80056c0:	d510      	bpl.n	80056e4 <_printf_float+0x250>
 80056c2:	ee18 3a10 	vmov	r3, s16
 80056c6:	4652      	mov	r2, sl
 80056c8:	4631      	mov	r1, r6
 80056ca:	4628      	mov	r0, r5
 80056cc:	47b8      	blx	r7
 80056ce:	3001      	adds	r0, #1
 80056d0:	f43f af41 	beq.w	8005556 <_printf_float+0xc2>
 80056d4:	f04f 0800 	mov.w	r8, #0
 80056d8:	f104 091a 	add.w	r9, r4, #26
 80056dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80056de:	3b01      	subs	r3, #1
 80056e0:	4543      	cmp	r3, r8
 80056e2:	dc09      	bgt.n	80056f8 <_printf_float+0x264>
 80056e4:	6823      	ldr	r3, [r4, #0]
 80056e6:	079b      	lsls	r3, r3, #30
 80056e8:	f100 8105 	bmi.w	80058f6 <_printf_float+0x462>
 80056ec:	68e0      	ldr	r0, [r4, #12]
 80056ee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80056f0:	4298      	cmp	r0, r3
 80056f2:	bfb8      	it	lt
 80056f4:	4618      	movlt	r0, r3
 80056f6:	e730      	b.n	800555a <_printf_float+0xc6>
 80056f8:	2301      	movs	r3, #1
 80056fa:	464a      	mov	r2, r9
 80056fc:	4631      	mov	r1, r6
 80056fe:	4628      	mov	r0, r5
 8005700:	47b8      	blx	r7
 8005702:	3001      	adds	r0, #1
 8005704:	f43f af27 	beq.w	8005556 <_printf_float+0xc2>
 8005708:	f108 0801 	add.w	r8, r8, #1
 800570c:	e7e6      	b.n	80056dc <_printf_float+0x248>
 800570e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005710:	2b00      	cmp	r3, #0
 8005712:	dc39      	bgt.n	8005788 <_printf_float+0x2f4>
 8005714:	4a1b      	ldr	r2, [pc, #108]	; (8005784 <_printf_float+0x2f0>)
 8005716:	2301      	movs	r3, #1
 8005718:	4631      	mov	r1, r6
 800571a:	4628      	mov	r0, r5
 800571c:	47b8      	blx	r7
 800571e:	3001      	adds	r0, #1
 8005720:	f43f af19 	beq.w	8005556 <_printf_float+0xc2>
 8005724:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005728:	4313      	orrs	r3, r2
 800572a:	d102      	bne.n	8005732 <_printf_float+0x29e>
 800572c:	6823      	ldr	r3, [r4, #0]
 800572e:	07d9      	lsls	r1, r3, #31
 8005730:	d5d8      	bpl.n	80056e4 <_printf_float+0x250>
 8005732:	ee18 3a10 	vmov	r3, s16
 8005736:	4652      	mov	r2, sl
 8005738:	4631      	mov	r1, r6
 800573a:	4628      	mov	r0, r5
 800573c:	47b8      	blx	r7
 800573e:	3001      	adds	r0, #1
 8005740:	f43f af09 	beq.w	8005556 <_printf_float+0xc2>
 8005744:	f04f 0900 	mov.w	r9, #0
 8005748:	f104 0a1a 	add.w	sl, r4, #26
 800574c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800574e:	425b      	negs	r3, r3
 8005750:	454b      	cmp	r3, r9
 8005752:	dc01      	bgt.n	8005758 <_printf_float+0x2c4>
 8005754:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005756:	e792      	b.n	800567e <_printf_float+0x1ea>
 8005758:	2301      	movs	r3, #1
 800575a:	4652      	mov	r2, sl
 800575c:	4631      	mov	r1, r6
 800575e:	4628      	mov	r0, r5
 8005760:	47b8      	blx	r7
 8005762:	3001      	adds	r0, #1
 8005764:	f43f aef7 	beq.w	8005556 <_printf_float+0xc2>
 8005768:	f109 0901 	add.w	r9, r9, #1
 800576c:	e7ee      	b.n	800574c <_printf_float+0x2b8>
 800576e:	bf00      	nop
 8005770:	7fefffff 	.word	0x7fefffff
 8005774:	08008560 	.word	0x08008560
 8005778:	08008564 	.word	0x08008564
 800577c:	0800856c 	.word	0x0800856c
 8005780:	08008568 	.word	0x08008568
 8005784:	08008570 	.word	0x08008570
 8005788:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800578a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800578c:	429a      	cmp	r2, r3
 800578e:	bfa8      	it	ge
 8005790:	461a      	movge	r2, r3
 8005792:	2a00      	cmp	r2, #0
 8005794:	4691      	mov	r9, r2
 8005796:	dc37      	bgt.n	8005808 <_printf_float+0x374>
 8005798:	f04f 0b00 	mov.w	fp, #0
 800579c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80057a0:	f104 021a 	add.w	r2, r4, #26
 80057a4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80057a6:	9305      	str	r3, [sp, #20]
 80057a8:	eba3 0309 	sub.w	r3, r3, r9
 80057ac:	455b      	cmp	r3, fp
 80057ae:	dc33      	bgt.n	8005818 <_printf_float+0x384>
 80057b0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80057b4:	429a      	cmp	r2, r3
 80057b6:	db3b      	blt.n	8005830 <_printf_float+0x39c>
 80057b8:	6823      	ldr	r3, [r4, #0]
 80057ba:	07da      	lsls	r2, r3, #31
 80057bc:	d438      	bmi.n	8005830 <_printf_float+0x39c>
 80057be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80057c0:	9a05      	ldr	r2, [sp, #20]
 80057c2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80057c4:	1a9a      	subs	r2, r3, r2
 80057c6:	eba3 0901 	sub.w	r9, r3, r1
 80057ca:	4591      	cmp	r9, r2
 80057cc:	bfa8      	it	ge
 80057ce:	4691      	movge	r9, r2
 80057d0:	f1b9 0f00 	cmp.w	r9, #0
 80057d4:	dc35      	bgt.n	8005842 <_printf_float+0x3ae>
 80057d6:	f04f 0800 	mov.w	r8, #0
 80057da:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80057de:	f104 0a1a 	add.w	sl, r4, #26
 80057e2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80057e6:	1a9b      	subs	r3, r3, r2
 80057e8:	eba3 0309 	sub.w	r3, r3, r9
 80057ec:	4543      	cmp	r3, r8
 80057ee:	f77f af79 	ble.w	80056e4 <_printf_float+0x250>
 80057f2:	2301      	movs	r3, #1
 80057f4:	4652      	mov	r2, sl
 80057f6:	4631      	mov	r1, r6
 80057f8:	4628      	mov	r0, r5
 80057fa:	47b8      	blx	r7
 80057fc:	3001      	adds	r0, #1
 80057fe:	f43f aeaa 	beq.w	8005556 <_printf_float+0xc2>
 8005802:	f108 0801 	add.w	r8, r8, #1
 8005806:	e7ec      	b.n	80057e2 <_printf_float+0x34e>
 8005808:	4613      	mov	r3, r2
 800580a:	4631      	mov	r1, r6
 800580c:	4642      	mov	r2, r8
 800580e:	4628      	mov	r0, r5
 8005810:	47b8      	blx	r7
 8005812:	3001      	adds	r0, #1
 8005814:	d1c0      	bne.n	8005798 <_printf_float+0x304>
 8005816:	e69e      	b.n	8005556 <_printf_float+0xc2>
 8005818:	2301      	movs	r3, #1
 800581a:	4631      	mov	r1, r6
 800581c:	4628      	mov	r0, r5
 800581e:	9205      	str	r2, [sp, #20]
 8005820:	47b8      	blx	r7
 8005822:	3001      	adds	r0, #1
 8005824:	f43f ae97 	beq.w	8005556 <_printf_float+0xc2>
 8005828:	9a05      	ldr	r2, [sp, #20]
 800582a:	f10b 0b01 	add.w	fp, fp, #1
 800582e:	e7b9      	b.n	80057a4 <_printf_float+0x310>
 8005830:	ee18 3a10 	vmov	r3, s16
 8005834:	4652      	mov	r2, sl
 8005836:	4631      	mov	r1, r6
 8005838:	4628      	mov	r0, r5
 800583a:	47b8      	blx	r7
 800583c:	3001      	adds	r0, #1
 800583e:	d1be      	bne.n	80057be <_printf_float+0x32a>
 8005840:	e689      	b.n	8005556 <_printf_float+0xc2>
 8005842:	9a05      	ldr	r2, [sp, #20]
 8005844:	464b      	mov	r3, r9
 8005846:	4442      	add	r2, r8
 8005848:	4631      	mov	r1, r6
 800584a:	4628      	mov	r0, r5
 800584c:	47b8      	blx	r7
 800584e:	3001      	adds	r0, #1
 8005850:	d1c1      	bne.n	80057d6 <_printf_float+0x342>
 8005852:	e680      	b.n	8005556 <_printf_float+0xc2>
 8005854:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005856:	2a01      	cmp	r2, #1
 8005858:	dc01      	bgt.n	800585e <_printf_float+0x3ca>
 800585a:	07db      	lsls	r3, r3, #31
 800585c:	d538      	bpl.n	80058d0 <_printf_float+0x43c>
 800585e:	2301      	movs	r3, #1
 8005860:	4642      	mov	r2, r8
 8005862:	4631      	mov	r1, r6
 8005864:	4628      	mov	r0, r5
 8005866:	47b8      	blx	r7
 8005868:	3001      	adds	r0, #1
 800586a:	f43f ae74 	beq.w	8005556 <_printf_float+0xc2>
 800586e:	ee18 3a10 	vmov	r3, s16
 8005872:	4652      	mov	r2, sl
 8005874:	4631      	mov	r1, r6
 8005876:	4628      	mov	r0, r5
 8005878:	47b8      	blx	r7
 800587a:	3001      	adds	r0, #1
 800587c:	f43f ae6b 	beq.w	8005556 <_printf_float+0xc2>
 8005880:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005884:	2200      	movs	r2, #0
 8005886:	2300      	movs	r3, #0
 8005888:	f7fb f91e 	bl	8000ac8 <__aeabi_dcmpeq>
 800588c:	b9d8      	cbnz	r0, 80058c6 <_printf_float+0x432>
 800588e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005890:	f108 0201 	add.w	r2, r8, #1
 8005894:	3b01      	subs	r3, #1
 8005896:	4631      	mov	r1, r6
 8005898:	4628      	mov	r0, r5
 800589a:	47b8      	blx	r7
 800589c:	3001      	adds	r0, #1
 800589e:	d10e      	bne.n	80058be <_printf_float+0x42a>
 80058a0:	e659      	b.n	8005556 <_printf_float+0xc2>
 80058a2:	2301      	movs	r3, #1
 80058a4:	4652      	mov	r2, sl
 80058a6:	4631      	mov	r1, r6
 80058a8:	4628      	mov	r0, r5
 80058aa:	47b8      	blx	r7
 80058ac:	3001      	adds	r0, #1
 80058ae:	f43f ae52 	beq.w	8005556 <_printf_float+0xc2>
 80058b2:	f108 0801 	add.w	r8, r8, #1
 80058b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80058b8:	3b01      	subs	r3, #1
 80058ba:	4543      	cmp	r3, r8
 80058bc:	dcf1      	bgt.n	80058a2 <_printf_float+0x40e>
 80058be:	464b      	mov	r3, r9
 80058c0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80058c4:	e6dc      	b.n	8005680 <_printf_float+0x1ec>
 80058c6:	f04f 0800 	mov.w	r8, #0
 80058ca:	f104 0a1a 	add.w	sl, r4, #26
 80058ce:	e7f2      	b.n	80058b6 <_printf_float+0x422>
 80058d0:	2301      	movs	r3, #1
 80058d2:	4642      	mov	r2, r8
 80058d4:	e7df      	b.n	8005896 <_printf_float+0x402>
 80058d6:	2301      	movs	r3, #1
 80058d8:	464a      	mov	r2, r9
 80058da:	4631      	mov	r1, r6
 80058dc:	4628      	mov	r0, r5
 80058de:	47b8      	blx	r7
 80058e0:	3001      	adds	r0, #1
 80058e2:	f43f ae38 	beq.w	8005556 <_printf_float+0xc2>
 80058e6:	f108 0801 	add.w	r8, r8, #1
 80058ea:	68e3      	ldr	r3, [r4, #12]
 80058ec:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80058ee:	1a5b      	subs	r3, r3, r1
 80058f0:	4543      	cmp	r3, r8
 80058f2:	dcf0      	bgt.n	80058d6 <_printf_float+0x442>
 80058f4:	e6fa      	b.n	80056ec <_printf_float+0x258>
 80058f6:	f04f 0800 	mov.w	r8, #0
 80058fa:	f104 0919 	add.w	r9, r4, #25
 80058fe:	e7f4      	b.n	80058ea <_printf_float+0x456>

08005900 <_printf_common>:
 8005900:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005904:	4616      	mov	r6, r2
 8005906:	4699      	mov	r9, r3
 8005908:	688a      	ldr	r2, [r1, #8]
 800590a:	690b      	ldr	r3, [r1, #16]
 800590c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005910:	4293      	cmp	r3, r2
 8005912:	bfb8      	it	lt
 8005914:	4613      	movlt	r3, r2
 8005916:	6033      	str	r3, [r6, #0]
 8005918:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800591c:	4607      	mov	r7, r0
 800591e:	460c      	mov	r4, r1
 8005920:	b10a      	cbz	r2, 8005926 <_printf_common+0x26>
 8005922:	3301      	adds	r3, #1
 8005924:	6033      	str	r3, [r6, #0]
 8005926:	6823      	ldr	r3, [r4, #0]
 8005928:	0699      	lsls	r1, r3, #26
 800592a:	bf42      	ittt	mi
 800592c:	6833      	ldrmi	r3, [r6, #0]
 800592e:	3302      	addmi	r3, #2
 8005930:	6033      	strmi	r3, [r6, #0]
 8005932:	6825      	ldr	r5, [r4, #0]
 8005934:	f015 0506 	ands.w	r5, r5, #6
 8005938:	d106      	bne.n	8005948 <_printf_common+0x48>
 800593a:	f104 0a19 	add.w	sl, r4, #25
 800593e:	68e3      	ldr	r3, [r4, #12]
 8005940:	6832      	ldr	r2, [r6, #0]
 8005942:	1a9b      	subs	r3, r3, r2
 8005944:	42ab      	cmp	r3, r5
 8005946:	dc26      	bgt.n	8005996 <_printf_common+0x96>
 8005948:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800594c:	1e13      	subs	r3, r2, #0
 800594e:	6822      	ldr	r2, [r4, #0]
 8005950:	bf18      	it	ne
 8005952:	2301      	movne	r3, #1
 8005954:	0692      	lsls	r2, r2, #26
 8005956:	d42b      	bmi.n	80059b0 <_printf_common+0xb0>
 8005958:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800595c:	4649      	mov	r1, r9
 800595e:	4638      	mov	r0, r7
 8005960:	47c0      	blx	r8
 8005962:	3001      	adds	r0, #1
 8005964:	d01e      	beq.n	80059a4 <_printf_common+0xa4>
 8005966:	6823      	ldr	r3, [r4, #0]
 8005968:	68e5      	ldr	r5, [r4, #12]
 800596a:	6832      	ldr	r2, [r6, #0]
 800596c:	f003 0306 	and.w	r3, r3, #6
 8005970:	2b04      	cmp	r3, #4
 8005972:	bf08      	it	eq
 8005974:	1aad      	subeq	r5, r5, r2
 8005976:	68a3      	ldr	r3, [r4, #8]
 8005978:	6922      	ldr	r2, [r4, #16]
 800597a:	bf0c      	ite	eq
 800597c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005980:	2500      	movne	r5, #0
 8005982:	4293      	cmp	r3, r2
 8005984:	bfc4      	itt	gt
 8005986:	1a9b      	subgt	r3, r3, r2
 8005988:	18ed      	addgt	r5, r5, r3
 800598a:	2600      	movs	r6, #0
 800598c:	341a      	adds	r4, #26
 800598e:	42b5      	cmp	r5, r6
 8005990:	d11a      	bne.n	80059c8 <_printf_common+0xc8>
 8005992:	2000      	movs	r0, #0
 8005994:	e008      	b.n	80059a8 <_printf_common+0xa8>
 8005996:	2301      	movs	r3, #1
 8005998:	4652      	mov	r2, sl
 800599a:	4649      	mov	r1, r9
 800599c:	4638      	mov	r0, r7
 800599e:	47c0      	blx	r8
 80059a0:	3001      	adds	r0, #1
 80059a2:	d103      	bne.n	80059ac <_printf_common+0xac>
 80059a4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80059a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80059ac:	3501      	adds	r5, #1
 80059ae:	e7c6      	b.n	800593e <_printf_common+0x3e>
 80059b0:	18e1      	adds	r1, r4, r3
 80059b2:	1c5a      	adds	r2, r3, #1
 80059b4:	2030      	movs	r0, #48	; 0x30
 80059b6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80059ba:	4422      	add	r2, r4
 80059bc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80059c0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80059c4:	3302      	adds	r3, #2
 80059c6:	e7c7      	b.n	8005958 <_printf_common+0x58>
 80059c8:	2301      	movs	r3, #1
 80059ca:	4622      	mov	r2, r4
 80059cc:	4649      	mov	r1, r9
 80059ce:	4638      	mov	r0, r7
 80059d0:	47c0      	blx	r8
 80059d2:	3001      	adds	r0, #1
 80059d4:	d0e6      	beq.n	80059a4 <_printf_common+0xa4>
 80059d6:	3601      	adds	r6, #1
 80059d8:	e7d9      	b.n	800598e <_printf_common+0x8e>
	...

080059dc <_printf_i>:
 80059dc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80059e0:	7e0f      	ldrb	r7, [r1, #24]
 80059e2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80059e4:	2f78      	cmp	r7, #120	; 0x78
 80059e6:	4691      	mov	r9, r2
 80059e8:	4680      	mov	r8, r0
 80059ea:	460c      	mov	r4, r1
 80059ec:	469a      	mov	sl, r3
 80059ee:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80059f2:	d807      	bhi.n	8005a04 <_printf_i+0x28>
 80059f4:	2f62      	cmp	r7, #98	; 0x62
 80059f6:	d80a      	bhi.n	8005a0e <_printf_i+0x32>
 80059f8:	2f00      	cmp	r7, #0
 80059fa:	f000 80d8 	beq.w	8005bae <_printf_i+0x1d2>
 80059fe:	2f58      	cmp	r7, #88	; 0x58
 8005a00:	f000 80a3 	beq.w	8005b4a <_printf_i+0x16e>
 8005a04:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005a08:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005a0c:	e03a      	b.n	8005a84 <_printf_i+0xa8>
 8005a0e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005a12:	2b15      	cmp	r3, #21
 8005a14:	d8f6      	bhi.n	8005a04 <_printf_i+0x28>
 8005a16:	a101      	add	r1, pc, #4	; (adr r1, 8005a1c <_printf_i+0x40>)
 8005a18:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005a1c:	08005a75 	.word	0x08005a75
 8005a20:	08005a89 	.word	0x08005a89
 8005a24:	08005a05 	.word	0x08005a05
 8005a28:	08005a05 	.word	0x08005a05
 8005a2c:	08005a05 	.word	0x08005a05
 8005a30:	08005a05 	.word	0x08005a05
 8005a34:	08005a89 	.word	0x08005a89
 8005a38:	08005a05 	.word	0x08005a05
 8005a3c:	08005a05 	.word	0x08005a05
 8005a40:	08005a05 	.word	0x08005a05
 8005a44:	08005a05 	.word	0x08005a05
 8005a48:	08005b95 	.word	0x08005b95
 8005a4c:	08005ab9 	.word	0x08005ab9
 8005a50:	08005b77 	.word	0x08005b77
 8005a54:	08005a05 	.word	0x08005a05
 8005a58:	08005a05 	.word	0x08005a05
 8005a5c:	08005bb7 	.word	0x08005bb7
 8005a60:	08005a05 	.word	0x08005a05
 8005a64:	08005ab9 	.word	0x08005ab9
 8005a68:	08005a05 	.word	0x08005a05
 8005a6c:	08005a05 	.word	0x08005a05
 8005a70:	08005b7f 	.word	0x08005b7f
 8005a74:	682b      	ldr	r3, [r5, #0]
 8005a76:	1d1a      	adds	r2, r3, #4
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	602a      	str	r2, [r5, #0]
 8005a7c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005a80:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005a84:	2301      	movs	r3, #1
 8005a86:	e0a3      	b.n	8005bd0 <_printf_i+0x1f4>
 8005a88:	6820      	ldr	r0, [r4, #0]
 8005a8a:	6829      	ldr	r1, [r5, #0]
 8005a8c:	0606      	lsls	r6, r0, #24
 8005a8e:	f101 0304 	add.w	r3, r1, #4
 8005a92:	d50a      	bpl.n	8005aaa <_printf_i+0xce>
 8005a94:	680e      	ldr	r6, [r1, #0]
 8005a96:	602b      	str	r3, [r5, #0]
 8005a98:	2e00      	cmp	r6, #0
 8005a9a:	da03      	bge.n	8005aa4 <_printf_i+0xc8>
 8005a9c:	232d      	movs	r3, #45	; 0x2d
 8005a9e:	4276      	negs	r6, r6
 8005aa0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005aa4:	485e      	ldr	r0, [pc, #376]	; (8005c20 <_printf_i+0x244>)
 8005aa6:	230a      	movs	r3, #10
 8005aa8:	e019      	b.n	8005ade <_printf_i+0x102>
 8005aaa:	680e      	ldr	r6, [r1, #0]
 8005aac:	602b      	str	r3, [r5, #0]
 8005aae:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005ab2:	bf18      	it	ne
 8005ab4:	b236      	sxthne	r6, r6
 8005ab6:	e7ef      	b.n	8005a98 <_printf_i+0xbc>
 8005ab8:	682b      	ldr	r3, [r5, #0]
 8005aba:	6820      	ldr	r0, [r4, #0]
 8005abc:	1d19      	adds	r1, r3, #4
 8005abe:	6029      	str	r1, [r5, #0]
 8005ac0:	0601      	lsls	r1, r0, #24
 8005ac2:	d501      	bpl.n	8005ac8 <_printf_i+0xec>
 8005ac4:	681e      	ldr	r6, [r3, #0]
 8005ac6:	e002      	b.n	8005ace <_printf_i+0xf2>
 8005ac8:	0646      	lsls	r6, r0, #25
 8005aca:	d5fb      	bpl.n	8005ac4 <_printf_i+0xe8>
 8005acc:	881e      	ldrh	r6, [r3, #0]
 8005ace:	4854      	ldr	r0, [pc, #336]	; (8005c20 <_printf_i+0x244>)
 8005ad0:	2f6f      	cmp	r7, #111	; 0x6f
 8005ad2:	bf0c      	ite	eq
 8005ad4:	2308      	moveq	r3, #8
 8005ad6:	230a      	movne	r3, #10
 8005ad8:	2100      	movs	r1, #0
 8005ada:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005ade:	6865      	ldr	r5, [r4, #4]
 8005ae0:	60a5      	str	r5, [r4, #8]
 8005ae2:	2d00      	cmp	r5, #0
 8005ae4:	bfa2      	ittt	ge
 8005ae6:	6821      	ldrge	r1, [r4, #0]
 8005ae8:	f021 0104 	bicge.w	r1, r1, #4
 8005aec:	6021      	strge	r1, [r4, #0]
 8005aee:	b90e      	cbnz	r6, 8005af4 <_printf_i+0x118>
 8005af0:	2d00      	cmp	r5, #0
 8005af2:	d04d      	beq.n	8005b90 <_printf_i+0x1b4>
 8005af4:	4615      	mov	r5, r2
 8005af6:	fbb6 f1f3 	udiv	r1, r6, r3
 8005afa:	fb03 6711 	mls	r7, r3, r1, r6
 8005afe:	5dc7      	ldrb	r7, [r0, r7]
 8005b00:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005b04:	4637      	mov	r7, r6
 8005b06:	42bb      	cmp	r3, r7
 8005b08:	460e      	mov	r6, r1
 8005b0a:	d9f4      	bls.n	8005af6 <_printf_i+0x11a>
 8005b0c:	2b08      	cmp	r3, #8
 8005b0e:	d10b      	bne.n	8005b28 <_printf_i+0x14c>
 8005b10:	6823      	ldr	r3, [r4, #0]
 8005b12:	07de      	lsls	r6, r3, #31
 8005b14:	d508      	bpl.n	8005b28 <_printf_i+0x14c>
 8005b16:	6923      	ldr	r3, [r4, #16]
 8005b18:	6861      	ldr	r1, [r4, #4]
 8005b1a:	4299      	cmp	r1, r3
 8005b1c:	bfde      	ittt	le
 8005b1e:	2330      	movle	r3, #48	; 0x30
 8005b20:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005b24:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8005b28:	1b52      	subs	r2, r2, r5
 8005b2a:	6122      	str	r2, [r4, #16]
 8005b2c:	f8cd a000 	str.w	sl, [sp]
 8005b30:	464b      	mov	r3, r9
 8005b32:	aa03      	add	r2, sp, #12
 8005b34:	4621      	mov	r1, r4
 8005b36:	4640      	mov	r0, r8
 8005b38:	f7ff fee2 	bl	8005900 <_printf_common>
 8005b3c:	3001      	adds	r0, #1
 8005b3e:	d14c      	bne.n	8005bda <_printf_i+0x1fe>
 8005b40:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005b44:	b004      	add	sp, #16
 8005b46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b4a:	4835      	ldr	r0, [pc, #212]	; (8005c20 <_printf_i+0x244>)
 8005b4c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8005b50:	6829      	ldr	r1, [r5, #0]
 8005b52:	6823      	ldr	r3, [r4, #0]
 8005b54:	f851 6b04 	ldr.w	r6, [r1], #4
 8005b58:	6029      	str	r1, [r5, #0]
 8005b5a:	061d      	lsls	r5, r3, #24
 8005b5c:	d514      	bpl.n	8005b88 <_printf_i+0x1ac>
 8005b5e:	07df      	lsls	r7, r3, #31
 8005b60:	bf44      	itt	mi
 8005b62:	f043 0320 	orrmi.w	r3, r3, #32
 8005b66:	6023      	strmi	r3, [r4, #0]
 8005b68:	b91e      	cbnz	r6, 8005b72 <_printf_i+0x196>
 8005b6a:	6823      	ldr	r3, [r4, #0]
 8005b6c:	f023 0320 	bic.w	r3, r3, #32
 8005b70:	6023      	str	r3, [r4, #0]
 8005b72:	2310      	movs	r3, #16
 8005b74:	e7b0      	b.n	8005ad8 <_printf_i+0xfc>
 8005b76:	6823      	ldr	r3, [r4, #0]
 8005b78:	f043 0320 	orr.w	r3, r3, #32
 8005b7c:	6023      	str	r3, [r4, #0]
 8005b7e:	2378      	movs	r3, #120	; 0x78
 8005b80:	4828      	ldr	r0, [pc, #160]	; (8005c24 <_printf_i+0x248>)
 8005b82:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005b86:	e7e3      	b.n	8005b50 <_printf_i+0x174>
 8005b88:	0659      	lsls	r1, r3, #25
 8005b8a:	bf48      	it	mi
 8005b8c:	b2b6      	uxthmi	r6, r6
 8005b8e:	e7e6      	b.n	8005b5e <_printf_i+0x182>
 8005b90:	4615      	mov	r5, r2
 8005b92:	e7bb      	b.n	8005b0c <_printf_i+0x130>
 8005b94:	682b      	ldr	r3, [r5, #0]
 8005b96:	6826      	ldr	r6, [r4, #0]
 8005b98:	6961      	ldr	r1, [r4, #20]
 8005b9a:	1d18      	adds	r0, r3, #4
 8005b9c:	6028      	str	r0, [r5, #0]
 8005b9e:	0635      	lsls	r5, r6, #24
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	d501      	bpl.n	8005ba8 <_printf_i+0x1cc>
 8005ba4:	6019      	str	r1, [r3, #0]
 8005ba6:	e002      	b.n	8005bae <_printf_i+0x1d2>
 8005ba8:	0670      	lsls	r0, r6, #25
 8005baa:	d5fb      	bpl.n	8005ba4 <_printf_i+0x1c8>
 8005bac:	8019      	strh	r1, [r3, #0]
 8005bae:	2300      	movs	r3, #0
 8005bb0:	6123      	str	r3, [r4, #16]
 8005bb2:	4615      	mov	r5, r2
 8005bb4:	e7ba      	b.n	8005b2c <_printf_i+0x150>
 8005bb6:	682b      	ldr	r3, [r5, #0]
 8005bb8:	1d1a      	adds	r2, r3, #4
 8005bba:	602a      	str	r2, [r5, #0]
 8005bbc:	681d      	ldr	r5, [r3, #0]
 8005bbe:	6862      	ldr	r2, [r4, #4]
 8005bc0:	2100      	movs	r1, #0
 8005bc2:	4628      	mov	r0, r5
 8005bc4:	f7fa fb0c 	bl	80001e0 <memchr>
 8005bc8:	b108      	cbz	r0, 8005bce <_printf_i+0x1f2>
 8005bca:	1b40      	subs	r0, r0, r5
 8005bcc:	6060      	str	r0, [r4, #4]
 8005bce:	6863      	ldr	r3, [r4, #4]
 8005bd0:	6123      	str	r3, [r4, #16]
 8005bd2:	2300      	movs	r3, #0
 8005bd4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005bd8:	e7a8      	b.n	8005b2c <_printf_i+0x150>
 8005bda:	6923      	ldr	r3, [r4, #16]
 8005bdc:	462a      	mov	r2, r5
 8005bde:	4649      	mov	r1, r9
 8005be0:	4640      	mov	r0, r8
 8005be2:	47d0      	blx	sl
 8005be4:	3001      	adds	r0, #1
 8005be6:	d0ab      	beq.n	8005b40 <_printf_i+0x164>
 8005be8:	6823      	ldr	r3, [r4, #0]
 8005bea:	079b      	lsls	r3, r3, #30
 8005bec:	d413      	bmi.n	8005c16 <_printf_i+0x23a>
 8005bee:	68e0      	ldr	r0, [r4, #12]
 8005bf0:	9b03      	ldr	r3, [sp, #12]
 8005bf2:	4298      	cmp	r0, r3
 8005bf4:	bfb8      	it	lt
 8005bf6:	4618      	movlt	r0, r3
 8005bf8:	e7a4      	b.n	8005b44 <_printf_i+0x168>
 8005bfa:	2301      	movs	r3, #1
 8005bfc:	4632      	mov	r2, r6
 8005bfe:	4649      	mov	r1, r9
 8005c00:	4640      	mov	r0, r8
 8005c02:	47d0      	blx	sl
 8005c04:	3001      	adds	r0, #1
 8005c06:	d09b      	beq.n	8005b40 <_printf_i+0x164>
 8005c08:	3501      	adds	r5, #1
 8005c0a:	68e3      	ldr	r3, [r4, #12]
 8005c0c:	9903      	ldr	r1, [sp, #12]
 8005c0e:	1a5b      	subs	r3, r3, r1
 8005c10:	42ab      	cmp	r3, r5
 8005c12:	dcf2      	bgt.n	8005bfa <_printf_i+0x21e>
 8005c14:	e7eb      	b.n	8005bee <_printf_i+0x212>
 8005c16:	2500      	movs	r5, #0
 8005c18:	f104 0619 	add.w	r6, r4, #25
 8005c1c:	e7f5      	b.n	8005c0a <_printf_i+0x22e>
 8005c1e:	bf00      	nop
 8005c20:	08008572 	.word	0x08008572
 8005c24:	08008583 	.word	0x08008583

08005c28 <iprintf>:
 8005c28:	b40f      	push	{r0, r1, r2, r3}
 8005c2a:	4b0a      	ldr	r3, [pc, #40]	; (8005c54 <iprintf+0x2c>)
 8005c2c:	b513      	push	{r0, r1, r4, lr}
 8005c2e:	681c      	ldr	r4, [r3, #0]
 8005c30:	b124      	cbz	r4, 8005c3c <iprintf+0x14>
 8005c32:	69a3      	ldr	r3, [r4, #24]
 8005c34:	b913      	cbnz	r3, 8005c3c <iprintf+0x14>
 8005c36:	4620      	mov	r0, r4
 8005c38:	f000 fee0 	bl	80069fc <__sinit>
 8005c3c:	ab05      	add	r3, sp, #20
 8005c3e:	9a04      	ldr	r2, [sp, #16]
 8005c40:	68a1      	ldr	r1, [r4, #8]
 8005c42:	9301      	str	r3, [sp, #4]
 8005c44:	4620      	mov	r0, r4
 8005c46:	f001 fc2b 	bl	80074a0 <_vfiprintf_r>
 8005c4a:	b002      	add	sp, #8
 8005c4c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005c50:	b004      	add	sp, #16
 8005c52:	4770      	bx	lr
 8005c54:	20000018 	.word	0x20000018

08005c58 <quorem>:
 8005c58:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c5c:	6903      	ldr	r3, [r0, #16]
 8005c5e:	690c      	ldr	r4, [r1, #16]
 8005c60:	42a3      	cmp	r3, r4
 8005c62:	4607      	mov	r7, r0
 8005c64:	f2c0 8081 	blt.w	8005d6a <quorem+0x112>
 8005c68:	3c01      	subs	r4, #1
 8005c6a:	f101 0814 	add.w	r8, r1, #20
 8005c6e:	f100 0514 	add.w	r5, r0, #20
 8005c72:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005c76:	9301      	str	r3, [sp, #4]
 8005c78:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005c7c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005c80:	3301      	adds	r3, #1
 8005c82:	429a      	cmp	r2, r3
 8005c84:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005c88:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005c8c:	fbb2 f6f3 	udiv	r6, r2, r3
 8005c90:	d331      	bcc.n	8005cf6 <quorem+0x9e>
 8005c92:	f04f 0e00 	mov.w	lr, #0
 8005c96:	4640      	mov	r0, r8
 8005c98:	46ac      	mov	ip, r5
 8005c9a:	46f2      	mov	sl, lr
 8005c9c:	f850 2b04 	ldr.w	r2, [r0], #4
 8005ca0:	b293      	uxth	r3, r2
 8005ca2:	fb06 e303 	mla	r3, r6, r3, lr
 8005ca6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8005caa:	b29b      	uxth	r3, r3
 8005cac:	ebaa 0303 	sub.w	r3, sl, r3
 8005cb0:	f8dc a000 	ldr.w	sl, [ip]
 8005cb4:	0c12      	lsrs	r2, r2, #16
 8005cb6:	fa13 f38a 	uxtah	r3, r3, sl
 8005cba:	fb06 e202 	mla	r2, r6, r2, lr
 8005cbe:	9300      	str	r3, [sp, #0]
 8005cc0:	9b00      	ldr	r3, [sp, #0]
 8005cc2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005cc6:	b292      	uxth	r2, r2
 8005cc8:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8005ccc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005cd0:	f8bd 3000 	ldrh.w	r3, [sp]
 8005cd4:	4581      	cmp	r9, r0
 8005cd6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005cda:	f84c 3b04 	str.w	r3, [ip], #4
 8005cde:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005ce2:	d2db      	bcs.n	8005c9c <quorem+0x44>
 8005ce4:	f855 300b 	ldr.w	r3, [r5, fp]
 8005ce8:	b92b      	cbnz	r3, 8005cf6 <quorem+0x9e>
 8005cea:	9b01      	ldr	r3, [sp, #4]
 8005cec:	3b04      	subs	r3, #4
 8005cee:	429d      	cmp	r5, r3
 8005cf0:	461a      	mov	r2, r3
 8005cf2:	d32e      	bcc.n	8005d52 <quorem+0xfa>
 8005cf4:	613c      	str	r4, [r7, #16]
 8005cf6:	4638      	mov	r0, r7
 8005cf8:	f001 f9b0 	bl	800705c <__mcmp>
 8005cfc:	2800      	cmp	r0, #0
 8005cfe:	db24      	blt.n	8005d4a <quorem+0xf2>
 8005d00:	3601      	adds	r6, #1
 8005d02:	4628      	mov	r0, r5
 8005d04:	f04f 0c00 	mov.w	ip, #0
 8005d08:	f858 2b04 	ldr.w	r2, [r8], #4
 8005d0c:	f8d0 e000 	ldr.w	lr, [r0]
 8005d10:	b293      	uxth	r3, r2
 8005d12:	ebac 0303 	sub.w	r3, ip, r3
 8005d16:	0c12      	lsrs	r2, r2, #16
 8005d18:	fa13 f38e 	uxtah	r3, r3, lr
 8005d1c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005d20:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005d24:	b29b      	uxth	r3, r3
 8005d26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005d2a:	45c1      	cmp	r9, r8
 8005d2c:	f840 3b04 	str.w	r3, [r0], #4
 8005d30:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005d34:	d2e8      	bcs.n	8005d08 <quorem+0xb0>
 8005d36:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005d3a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005d3e:	b922      	cbnz	r2, 8005d4a <quorem+0xf2>
 8005d40:	3b04      	subs	r3, #4
 8005d42:	429d      	cmp	r5, r3
 8005d44:	461a      	mov	r2, r3
 8005d46:	d30a      	bcc.n	8005d5e <quorem+0x106>
 8005d48:	613c      	str	r4, [r7, #16]
 8005d4a:	4630      	mov	r0, r6
 8005d4c:	b003      	add	sp, #12
 8005d4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d52:	6812      	ldr	r2, [r2, #0]
 8005d54:	3b04      	subs	r3, #4
 8005d56:	2a00      	cmp	r2, #0
 8005d58:	d1cc      	bne.n	8005cf4 <quorem+0x9c>
 8005d5a:	3c01      	subs	r4, #1
 8005d5c:	e7c7      	b.n	8005cee <quorem+0x96>
 8005d5e:	6812      	ldr	r2, [r2, #0]
 8005d60:	3b04      	subs	r3, #4
 8005d62:	2a00      	cmp	r2, #0
 8005d64:	d1f0      	bne.n	8005d48 <quorem+0xf0>
 8005d66:	3c01      	subs	r4, #1
 8005d68:	e7eb      	b.n	8005d42 <quorem+0xea>
 8005d6a:	2000      	movs	r0, #0
 8005d6c:	e7ee      	b.n	8005d4c <quorem+0xf4>
	...

08005d70 <_dtoa_r>:
 8005d70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d74:	ed2d 8b04 	vpush	{d8-d9}
 8005d78:	ec57 6b10 	vmov	r6, r7, d0
 8005d7c:	b093      	sub	sp, #76	; 0x4c
 8005d7e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005d80:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8005d84:	9106      	str	r1, [sp, #24]
 8005d86:	ee10 aa10 	vmov	sl, s0
 8005d8a:	4604      	mov	r4, r0
 8005d8c:	9209      	str	r2, [sp, #36]	; 0x24
 8005d8e:	930c      	str	r3, [sp, #48]	; 0x30
 8005d90:	46bb      	mov	fp, r7
 8005d92:	b975      	cbnz	r5, 8005db2 <_dtoa_r+0x42>
 8005d94:	2010      	movs	r0, #16
 8005d96:	f000 fed7 	bl	8006b48 <malloc>
 8005d9a:	4602      	mov	r2, r0
 8005d9c:	6260      	str	r0, [r4, #36]	; 0x24
 8005d9e:	b920      	cbnz	r0, 8005daa <_dtoa_r+0x3a>
 8005da0:	4ba7      	ldr	r3, [pc, #668]	; (8006040 <_dtoa_r+0x2d0>)
 8005da2:	21ea      	movs	r1, #234	; 0xea
 8005da4:	48a7      	ldr	r0, [pc, #668]	; (8006044 <_dtoa_r+0x2d4>)
 8005da6:	f001 fdd1 	bl	800794c <__assert_func>
 8005daa:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005dae:	6005      	str	r5, [r0, #0]
 8005db0:	60c5      	str	r5, [r0, #12]
 8005db2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005db4:	6819      	ldr	r1, [r3, #0]
 8005db6:	b151      	cbz	r1, 8005dce <_dtoa_r+0x5e>
 8005db8:	685a      	ldr	r2, [r3, #4]
 8005dba:	604a      	str	r2, [r1, #4]
 8005dbc:	2301      	movs	r3, #1
 8005dbe:	4093      	lsls	r3, r2
 8005dc0:	608b      	str	r3, [r1, #8]
 8005dc2:	4620      	mov	r0, r4
 8005dc4:	f000 ff08 	bl	8006bd8 <_Bfree>
 8005dc8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005dca:	2200      	movs	r2, #0
 8005dcc:	601a      	str	r2, [r3, #0]
 8005dce:	1e3b      	subs	r3, r7, #0
 8005dd0:	bfaa      	itet	ge
 8005dd2:	2300      	movge	r3, #0
 8005dd4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8005dd8:	f8c8 3000 	strge.w	r3, [r8]
 8005ddc:	4b9a      	ldr	r3, [pc, #616]	; (8006048 <_dtoa_r+0x2d8>)
 8005dde:	bfbc      	itt	lt
 8005de0:	2201      	movlt	r2, #1
 8005de2:	f8c8 2000 	strlt.w	r2, [r8]
 8005de6:	ea33 030b 	bics.w	r3, r3, fp
 8005dea:	d11b      	bne.n	8005e24 <_dtoa_r+0xb4>
 8005dec:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005dee:	f242 730f 	movw	r3, #9999	; 0x270f
 8005df2:	6013      	str	r3, [r2, #0]
 8005df4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005df8:	4333      	orrs	r3, r6
 8005dfa:	f000 8592 	beq.w	8006922 <_dtoa_r+0xbb2>
 8005dfe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005e00:	b963      	cbnz	r3, 8005e1c <_dtoa_r+0xac>
 8005e02:	4b92      	ldr	r3, [pc, #584]	; (800604c <_dtoa_r+0x2dc>)
 8005e04:	e022      	b.n	8005e4c <_dtoa_r+0xdc>
 8005e06:	4b92      	ldr	r3, [pc, #584]	; (8006050 <_dtoa_r+0x2e0>)
 8005e08:	9301      	str	r3, [sp, #4]
 8005e0a:	3308      	adds	r3, #8
 8005e0c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005e0e:	6013      	str	r3, [r2, #0]
 8005e10:	9801      	ldr	r0, [sp, #4]
 8005e12:	b013      	add	sp, #76	; 0x4c
 8005e14:	ecbd 8b04 	vpop	{d8-d9}
 8005e18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e1c:	4b8b      	ldr	r3, [pc, #556]	; (800604c <_dtoa_r+0x2dc>)
 8005e1e:	9301      	str	r3, [sp, #4]
 8005e20:	3303      	adds	r3, #3
 8005e22:	e7f3      	b.n	8005e0c <_dtoa_r+0x9c>
 8005e24:	2200      	movs	r2, #0
 8005e26:	2300      	movs	r3, #0
 8005e28:	4650      	mov	r0, sl
 8005e2a:	4659      	mov	r1, fp
 8005e2c:	f7fa fe4c 	bl	8000ac8 <__aeabi_dcmpeq>
 8005e30:	ec4b ab19 	vmov	d9, sl, fp
 8005e34:	4680      	mov	r8, r0
 8005e36:	b158      	cbz	r0, 8005e50 <_dtoa_r+0xe0>
 8005e38:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005e3a:	2301      	movs	r3, #1
 8005e3c:	6013      	str	r3, [r2, #0]
 8005e3e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	f000 856b 	beq.w	800691c <_dtoa_r+0xbac>
 8005e46:	4883      	ldr	r0, [pc, #524]	; (8006054 <_dtoa_r+0x2e4>)
 8005e48:	6018      	str	r0, [r3, #0]
 8005e4a:	1e43      	subs	r3, r0, #1
 8005e4c:	9301      	str	r3, [sp, #4]
 8005e4e:	e7df      	b.n	8005e10 <_dtoa_r+0xa0>
 8005e50:	ec4b ab10 	vmov	d0, sl, fp
 8005e54:	aa10      	add	r2, sp, #64	; 0x40
 8005e56:	a911      	add	r1, sp, #68	; 0x44
 8005e58:	4620      	mov	r0, r4
 8005e5a:	f001 f9a5 	bl	80071a8 <__d2b>
 8005e5e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8005e62:	ee08 0a10 	vmov	s16, r0
 8005e66:	2d00      	cmp	r5, #0
 8005e68:	f000 8084 	beq.w	8005f74 <_dtoa_r+0x204>
 8005e6c:	ee19 3a90 	vmov	r3, s19
 8005e70:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005e74:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8005e78:	4656      	mov	r6, sl
 8005e7a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8005e7e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005e82:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8005e86:	4b74      	ldr	r3, [pc, #464]	; (8006058 <_dtoa_r+0x2e8>)
 8005e88:	2200      	movs	r2, #0
 8005e8a:	4630      	mov	r0, r6
 8005e8c:	4639      	mov	r1, r7
 8005e8e:	f7fa f9fb 	bl	8000288 <__aeabi_dsub>
 8005e92:	a365      	add	r3, pc, #404	; (adr r3, 8006028 <_dtoa_r+0x2b8>)
 8005e94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e98:	f7fa fbae 	bl	80005f8 <__aeabi_dmul>
 8005e9c:	a364      	add	r3, pc, #400	; (adr r3, 8006030 <_dtoa_r+0x2c0>)
 8005e9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ea2:	f7fa f9f3 	bl	800028c <__adddf3>
 8005ea6:	4606      	mov	r6, r0
 8005ea8:	4628      	mov	r0, r5
 8005eaa:	460f      	mov	r7, r1
 8005eac:	f7fa fb3a 	bl	8000524 <__aeabi_i2d>
 8005eb0:	a361      	add	r3, pc, #388	; (adr r3, 8006038 <_dtoa_r+0x2c8>)
 8005eb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005eb6:	f7fa fb9f 	bl	80005f8 <__aeabi_dmul>
 8005eba:	4602      	mov	r2, r0
 8005ebc:	460b      	mov	r3, r1
 8005ebe:	4630      	mov	r0, r6
 8005ec0:	4639      	mov	r1, r7
 8005ec2:	f7fa f9e3 	bl	800028c <__adddf3>
 8005ec6:	4606      	mov	r6, r0
 8005ec8:	460f      	mov	r7, r1
 8005eca:	f7fa fe45 	bl	8000b58 <__aeabi_d2iz>
 8005ece:	2200      	movs	r2, #0
 8005ed0:	9000      	str	r0, [sp, #0]
 8005ed2:	2300      	movs	r3, #0
 8005ed4:	4630      	mov	r0, r6
 8005ed6:	4639      	mov	r1, r7
 8005ed8:	f7fa fe00 	bl	8000adc <__aeabi_dcmplt>
 8005edc:	b150      	cbz	r0, 8005ef4 <_dtoa_r+0x184>
 8005ede:	9800      	ldr	r0, [sp, #0]
 8005ee0:	f7fa fb20 	bl	8000524 <__aeabi_i2d>
 8005ee4:	4632      	mov	r2, r6
 8005ee6:	463b      	mov	r3, r7
 8005ee8:	f7fa fdee 	bl	8000ac8 <__aeabi_dcmpeq>
 8005eec:	b910      	cbnz	r0, 8005ef4 <_dtoa_r+0x184>
 8005eee:	9b00      	ldr	r3, [sp, #0]
 8005ef0:	3b01      	subs	r3, #1
 8005ef2:	9300      	str	r3, [sp, #0]
 8005ef4:	9b00      	ldr	r3, [sp, #0]
 8005ef6:	2b16      	cmp	r3, #22
 8005ef8:	d85a      	bhi.n	8005fb0 <_dtoa_r+0x240>
 8005efa:	9a00      	ldr	r2, [sp, #0]
 8005efc:	4b57      	ldr	r3, [pc, #348]	; (800605c <_dtoa_r+0x2ec>)
 8005efe:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005f02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f06:	ec51 0b19 	vmov	r0, r1, d9
 8005f0a:	f7fa fde7 	bl	8000adc <__aeabi_dcmplt>
 8005f0e:	2800      	cmp	r0, #0
 8005f10:	d050      	beq.n	8005fb4 <_dtoa_r+0x244>
 8005f12:	9b00      	ldr	r3, [sp, #0]
 8005f14:	3b01      	subs	r3, #1
 8005f16:	9300      	str	r3, [sp, #0]
 8005f18:	2300      	movs	r3, #0
 8005f1a:	930b      	str	r3, [sp, #44]	; 0x2c
 8005f1c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005f1e:	1b5d      	subs	r5, r3, r5
 8005f20:	1e6b      	subs	r3, r5, #1
 8005f22:	9305      	str	r3, [sp, #20]
 8005f24:	bf45      	ittet	mi
 8005f26:	f1c5 0301 	rsbmi	r3, r5, #1
 8005f2a:	9304      	strmi	r3, [sp, #16]
 8005f2c:	2300      	movpl	r3, #0
 8005f2e:	2300      	movmi	r3, #0
 8005f30:	bf4c      	ite	mi
 8005f32:	9305      	strmi	r3, [sp, #20]
 8005f34:	9304      	strpl	r3, [sp, #16]
 8005f36:	9b00      	ldr	r3, [sp, #0]
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	db3d      	blt.n	8005fb8 <_dtoa_r+0x248>
 8005f3c:	9b05      	ldr	r3, [sp, #20]
 8005f3e:	9a00      	ldr	r2, [sp, #0]
 8005f40:	920a      	str	r2, [sp, #40]	; 0x28
 8005f42:	4413      	add	r3, r2
 8005f44:	9305      	str	r3, [sp, #20]
 8005f46:	2300      	movs	r3, #0
 8005f48:	9307      	str	r3, [sp, #28]
 8005f4a:	9b06      	ldr	r3, [sp, #24]
 8005f4c:	2b09      	cmp	r3, #9
 8005f4e:	f200 8089 	bhi.w	8006064 <_dtoa_r+0x2f4>
 8005f52:	2b05      	cmp	r3, #5
 8005f54:	bfc4      	itt	gt
 8005f56:	3b04      	subgt	r3, #4
 8005f58:	9306      	strgt	r3, [sp, #24]
 8005f5a:	9b06      	ldr	r3, [sp, #24]
 8005f5c:	f1a3 0302 	sub.w	r3, r3, #2
 8005f60:	bfcc      	ite	gt
 8005f62:	2500      	movgt	r5, #0
 8005f64:	2501      	movle	r5, #1
 8005f66:	2b03      	cmp	r3, #3
 8005f68:	f200 8087 	bhi.w	800607a <_dtoa_r+0x30a>
 8005f6c:	e8df f003 	tbb	[pc, r3]
 8005f70:	59383a2d 	.word	0x59383a2d
 8005f74:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8005f78:	441d      	add	r5, r3
 8005f7a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8005f7e:	2b20      	cmp	r3, #32
 8005f80:	bfc1      	itttt	gt
 8005f82:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8005f86:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8005f8a:	fa0b f303 	lslgt.w	r3, fp, r3
 8005f8e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8005f92:	bfda      	itte	le
 8005f94:	f1c3 0320 	rsble	r3, r3, #32
 8005f98:	fa06 f003 	lslle.w	r0, r6, r3
 8005f9c:	4318      	orrgt	r0, r3
 8005f9e:	f7fa fab1 	bl	8000504 <__aeabi_ui2d>
 8005fa2:	2301      	movs	r3, #1
 8005fa4:	4606      	mov	r6, r0
 8005fa6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8005faa:	3d01      	subs	r5, #1
 8005fac:	930e      	str	r3, [sp, #56]	; 0x38
 8005fae:	e76a      	b.n	8005e86 <_dtoa_r+0x116>
 8005fb0:	2301      	movs	r3, #1
 8005fb2:	e7b2      	b.n	8005f1a <_dtoa_r+0x1aa>
 8005fb4:	900b      	str	r0, [sp, #44]	; 0x2c
 8005fb6:	e7b1      	b.n	8005f1c <_dtoa_r+0x1ac>
 8005fb8:	9b04      	ldr	r3, [sp, #16]
 8005fba:	9a00      	ldr	r2, [sp, #0]
 8005fbc:	1a9b      	subs	r3, r3, r2
 8005fbe:	9304      	str	r3, [sp, #16]
 8005fc0:	4253      	negs	r3, r2
 8005fc2:	9307      	str	r3, [sp, #28]
 8005fc4:	2300      	movs	r3, #0
 8005fc6:	930a      	str	r3, [sp, #40]	; 0x28
 8005fc8:	e7bf      	b.n	8005f4a <_dtoa_r+0x1da>
 8005fca:	2300      	movs	r3, #0
 8005fcc:	9308      	str	r3, [sp, #32]
 8005fce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	dc55      	bgt.n	8006080 <_dtoa_r+0x310>
 8005fd4:	2301      	movs	r3, #1
 8005fd6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8005fda:	461a      	mov	r2, r3
 8005fdc:	9209      	str	r2, [sp, #36]	; 0x24
 8005fde:	e00c      	b.n	8005ffa <_dtoa_r+0x28a>
 8005fe0:	2301      	movs	r3, #1
 8005fe2:	e7f3      	b.n	8005fcc <_dtoa_r+0x25c>
 8005fe4:	2300      	movs	r3, #0
 8005fe6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005fe8:	9308      	str	r3, [sp, #32]
 8005fea:	9b00      	ldr	r3, [sp, #0]
 8005fec:	4413      	add	r3, r2
 8005fee:	9302      	str	r3, [sp, #8]
 8005ff0:	3301      	adds	r3, #1
 8005ff2:	2b01      	cmp	r3, #1
 8005ff4:	9303      	str	r3, [sp, #12]
 8005ff6:	bfb8      	it	lt
 8005ff8:	2301      	movlt	r3, #1
 8005ffa:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8005ffc:	2200      	movs	r2, #0
 8005ffe:	6042      	str	r2, [r0, #4]
 8006000:	2204      	movs	r2, #4
 8006002:	f102 0614 	add.w	r6, r2, #20
 8006006:	429e      	cmp	r6, r3
 8006008:	6841      	ldr	r1, [r0, #4]
 800600a:	d93d      	bls.n	8006088 <_dtoa_r+0x318>
 800600c:	4620      	mov	r0, r4
 800600e:	f000 fda3 	bl	8006b58 <_Balloc>
 8006012:	9001      	str	r0, [sp, #4]
 8006014:	2800      	cmp	r0, #0
 8006016:	d13b      	bne.n	8006090 <_dtoa_r+0x320>
 8006018:	4b11      	ldr	r3, [pc, #68]	; (8006060 <_dtoa_r+0x2f0>)
 800601a:	4602      	mov	r2, r0
 800601c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8006020:	e6c0      	b.n	8005da4 <_dtoa_r+0x34>
 8006022:	2301      	movs	r3, #1
 8006024:	e7df      	b.n	8005fe6 <_dtoa_r+0x276>
 8006026:	bf00      	nop
 8006028:	636f4361 	.word	0x636f4361
 800602c:	3fd287a7 	.word	0x3fd287a7
 8006030:	8b60c8b3 	.word	0x8b60c8b3
 8006034:	3fc68a28 	.word	0x3fc68a28
 8006038:	509f79fb 	.word	0x509f79fb
 800603c:	3fd34413 	.word	0x3fd34413
 8006040:	080085a1 	.word	0x080085a1
 8006044:	080085b8 	.word	0x080085b8
 8006048:	7ff00000 	.word	0x7ff00000
 800604c:	0800859d 	.word	0x0800859d
 8006050:	08008594 	.word	0x08008594
 8006054:	08008571 	.word	0x08008571
 8006058:	3ff80000 	.word	0x3ff80000
 800605c:	08008708 	.word	0x08008708
 8006060:	08008613 	.word	0x08008613
 8006064:	2501      	movs	r5, #1
 8006066:	2300      	movs	r3, #0
 8006068:	9306      	str	r3, [sp, #24]
 800606a:	9508      	str	r5, [sp, #32]
 800606c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006070:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006074:	2200      	movs	r2, #0
 8006076:	2312      	movs	r3, #18
 8006078:	e7b0      	b.n	8005fdc <_dtoa_r+0x26c>
 800607a:	2301      	movs	r3, #1
 800607c:	9308      	str	r3, [sp, #32]
 800607e:	e7f5      	b.n	800606c <_dtoa_r+0x2fc>
 8006080:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006082:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006086:	e7b8      	b.n	8005ffa <_dtoa_r+0x28a>
 8006088:	3101      	adds	r1, #1
 800608a:	6041      	str	r1, [r0, #4]
 800608c:	0052      	lsls	r2, r2, #1
 800608e:	e7b8      	b.n	8006002 <_dtoa_r+0x292>
 8006090:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006092:	9a01      	ldr	r2, [sp, #4]
 8006094:	601a      	str	r2, [r3, #0]
 8006096:	9b03      	ldr	r3, [sp, #12]
 8006098:	2b0e      	cmp	r3, #14
 800609a:	f200 809d 	bhi.w	80061d8 <_dtoa_r+0x468>
 800609e:	2d00      	cmp	r5, #0
 80060a0:	f000 809a 	beq.w	80061d8 <_dtoa_r+0x468>
 80060a4:	9b00      	ldr	r3, [sp, #0]
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	dd32      	ble.n	8006110 <_dtoa_r+0x3a0>
 80060aa:	4ab7      	ldr	r2, [pc, #732]	; (8006388 <_dtoa_r+0x618>)
 80060ac:	f003 030f 	and.w	r3, r3, #15
 80060b0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80060b4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80060b8:	9b00      	ldr	r3, [sp, #0]
 80060ba:	05d8      	lsls	r0, r3, #23
 80060bc:	ea4f 1723 	mov.w	r7, r3, asr #4
 80060c0:	d516      	bpl.n	80060f0 <_dtoa_r+0x380>
 80060c2:	4bb2      	ldr	r3, [pc, #712]	; (800638c <_dtoa_r+0x61c>)
 80060c4:	ec51 0b19 	vmov	r0, r1, d9
 80060c8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80060cc:	f7fa fbbe 	bl	800084c <__aeabi_ddiv>
 80060d0:	f007 070f 	and.w	r7, r7, #15
 80060d4:	4682      	mov	sl, r0
 80060d6:	468b      	mov	fp, r1
 80060d8:	2503      	movs	r5, #3
 80060da:	4eac      	ldr	r6, [pc, #688]	; (800638c <_dtoa_r+0x61c>)
 80060dc:	b957      	cbnz	r7, 80060f4 <_dtoa_r+0x384>
 80060de:	4642      	mov	r2, r8
 80060e0:	464b      	mov	r3, r9
 80060e2:	4650      	mov	r0, sl
 80060e4:	4659      	mov	r1, fp
 80060e6:	f7fa fbb1 	bl	800084c <__aeabi_ddiv>
 80060ea:	4682      	mov	sl, r0
 80060ec:	468b      	mov	fp, r1
 80060ee:	e028      	b.n	8006142 <_dtoa_r+0x3d2>
 80060f0:	2502      	movs	r5, #2
 80060f2:	e7f2      	b.n	80060da <_dtoa_r+0x36a>
 80060f4:	07f9      	lsls	r1, r7, #31
 80060f6:	d508      	bpl.n	800610a <_dtoa_r+0x39a>
 80060f8:	4640      	mov	r0, r8
 80060fa:	4649      	mov	r1, r9
 80060fc:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006100:	f7fa fa7a 	bl	80005f8 <__aeabi_dmul>
 8006104:	3501      	adds	r5, #1
 8006106:	4680      	mov	r8, r0
 8006108:	4689      	mov	r9, r1
 800610a:	107f      	asrs	r7, r7, #1
 800610c:	3608      	adds	r6, #8
 800610e:	e7e5      	b.n	80060dc <_dtoa_r+0x36c>
 8006110:	f000 809b 	beq.w	800624a <_dtoa_r+0x4da>
 8006114:	9b00      	ldr	r3, [sp, #0]
 8006116:	4f9d      	ldr	r7, [pc, #628]	; (800638c <_dtoa_r+0x61c>)
 8006118:	425e      	negs	r6, r3
 800611a:	4b9b      	ldr	r3, [pc, #620]	; (8006388 <_dtoa_r+0x618>)
 800611c:	f006 020f 	and.w	r2, r6, #15
 8006120:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006124:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006128:	ec51 0b19 	vmov	r0, r1, d9
 800612c:	f7fa fa64 	bl	80005f8 <__aeabi_dmul>
 8006130:	1136      	asrs	r6, r6, #4
 8006132:	4682      	mov	sl, r0
 8006134:	468b      	mov	fp, r1
 8006136:	2300      	movs	r3, #0
 8006138:	2502      	movs	r5, #2
 800613a:	2e00      	cmp	r6, #0
 800613c:	d17a      	bne.n	8006234 <_dtoa_r+0x4c4>
 800613e:	2b00      	cmp	r3, #0
 8006140:	d1d3      	bne.n	80060ea <_dtoa_r+0x37a>
 8006142:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006144:	2b00      	cmp	r3, #0
 8006146:	f000 8082 	beq.w	800624e <_dtoa_r+0x4de>
 800614a:	4b91      	ldr	r3, [pc, #580]	; (8006390 <_dtoa_r+0x620>)
 800614c:	2200      	movs	r2, #0
 800614e:	4650      	mov	r0, sl
 8006150:	4659      	mov	r1, fp
 8006152:	f7fa fcc3 	bl	8000adc <__aeabi_dcmplt>
 8006156:	2800      	cmp	r0, #0
 8006158:	d079      	beq.n	800624e <_dtoa_r+0x4de>
 800615a:	9b03      	ldr	r3, [sp, #12]
 800615c:	2b00      	cmp	r3, #0
 800615e:	d076      	beq.n	800624e <_dtoa_r+0x4de>
 8006160:	9b02      	ldr	r3, [sp, #8]
 8006162:	2b00      	cmp	r3, #0
 8006164:	dd36      	ble.n	80061d4 <_dtoa_r+0x464>
 8006166:	9b00      	ldr	r3, [sp, #0]
 8006168:	4650      	mov	r0, sl
 800616a:	4659      	mov	r1, fp
 800616c:	1e5f      	subs	r7, r3, #1
 800616e:	2200      	movs	r2, #0
 8006170:	4b88      	ldr	r3, [pc, #544]	; (8006394 <_dtoa_r+0x624>)
 8006172:	f7fa fa41 	bl	80005f8 <__aeabi_dmul>
 8006176:	9e02      	ldr	r6, [sp, #8]
 8006178:	4682      	mov	sl, r0
 800617a:	468b      	mov	fp, r1
 800617c:	3501      	adds	r5, #1
 800617e:	4628      	mov	r0, r5
 8006180:	f7fa f9d0 	bl	8000524 <__aeabi_i2d>
 8006184:	4652      	mov	r2, sl
 8006186:	465b      	mov	r3, fp
 8006188:	f7fa fa36 	bl	80005f8 <__aeabi_dmul>
 800618c:	4b82      	ldr	r3, [pc, #520]	; (8006398 <_dtoa_r+0x628>)
 800618e:	2200      	movs	r2, #0
 8006190:	f7fa f87c 	bl	800028c <__adddf3>
 8006194:	46d0      	mov	r8, sl
 8006196:	46d9      	mov	r9, fp
 8006198:	4682      	mov	sl, r0
 800619a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800619e:	2e00      	cmp	r6, #0
 80061a0:	d158      	bne.n	8006254 <_dtoa_r+0x4e4>
 80061a2:	4b7e      	ldr	r3, [pc, #504]	; (800639c <_dtoa_r+0x62c>)
 80061a4:	2200      	movs	r2, #0
 80061a6:	4640      	mov	r0, r8
 80061a8:	4649      	mov	r1, r9
 80061aa:	f7fa f86d 	bl	8000288 <__aeabi_dsub>
 80061ae:	4652      	mov	r2, sl
 80061b0:	465b      	mov	r3, fp
 80061b2:	4680      	mov	r8, r0
 80061b4:	4689      	mov	r9, r1
 80061b6:	f7fa fcaf 	bl	8000b18 <__aeabi_dcmpgt>
 80061ba:	2800      	cmp	r0, #0
 80061bc:	f040 8295 	bne.w	80066ea <_dtoa_r+0x97a>
 80061c0:	4652      	mov	r2, sl
 80061c2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80061c6:	4640      	mov	r0, r8
 80061c8:	4649      	mov	r1, r9
 80061ca:	f7fa fc87 	bl	8000adc <__aeabi_dcmplt>
 80061ce:	2800      	cmp	r0, #0
 80061d0:	f040 8289 	bne.w	80066e6 <_dtoa_r+0x976>
 80061d4:	ec5b ab19 	vmov	sl, fp, d9
 80061d8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80061da:	2b00      	cmp	r3, #0
 80061dc:	f2c0 8148 	blt.w	8006470 <_dtoa_r+0x700>
 80061e0:	9a00      	ldr	r2, [sp, #0]
 80061e2:	2a0e      	cmp	r2, #14
 80061e4:	f300 8144 	bgt.w	8006470 <_dtoa_r+0x700>
 80061e8:	4b67      	ldr	r3, [pc, #412]	; (8006388 <_dtoa_r+0x618>)
 80061ea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80061ee:	e9d3 8900 	ldrd	r8, r9, [r3]
 80061f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	f280 80d5 	bge.w	80063a4 <_dtoa_r+0x634>
 80061fa:	9b03      	ldr	r3, [sp, #12]
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	f300 80d1 	bgt.w	80063a4 <_dtoa_r+0x634>
 8006202:	f040 826f 	bne.w	80066e4 <_dtoa_r+0x974>
 8006206:	4b65      	ldr	r3, [pc, #404]	; (800639c <_dtoa_r+0x62c>)
 8006208:	2200      	movs	r2, #0
 800620a:	4640      	mov	r0, r8
 800620c:	4649      	mov	r1, r9
 800620e:	f7fa f9f3 	bl	80005f8 <__aeabi_dmul>
 8006212:	4652      	mov	r2, sl
 8006214:	465b      	mov	r3, fp
 8006216:	f7fa fc75 	bl	8000b04 <__aeabi_dcmpge>
 800621a:	9e03      	ldr	r6, [sp, #12]
 800621c:	4637      	mov	r7, r6
 800621e:	2800      	cmp	r0, #0
 8006220:	f040 8245 	bne.w	80066ae <_dtoa_r+0x93e>
 8006224:	9d01      	ldr	r5, [sp, #4]
 8006226:	2331      	movs	r3, #49	; 0x31
 8006228:	f805 3b01 	strb.w	r3, [r5], #1
 800622c:	9b00      	ldr	r3, [sp, #0]
 800622e:	3301      	adds	r3, #1
 8006230:	9300      	str	r3, [sp, #0]
 8006232:	e240      	b.n	80066b6 <_dtoa_r+0x946>
 8006234:	07f2      	lsls	r2, r6, #31
 8006236:	d505      	bpl.n	8006244 <_dtoa_r+0x4d4>
 8006238:	e9d7 2300 	ldrd	r2, r3, [r7]
 800623c:	f7fa f9dc 	bl	80005f8 <__aeabi_dmul>
 8006240:	3501      	adds	r5, #1
 8006242:	2301      	movs	r3, #1
 8006244:	1076      	asrs	r6, r6, #1
 8006246:	3708      	adds	r7, #8
 8006248:	e777      	b.n	800613a <_dtoa_r+0x3ca>
 800624a:	2502      	movs	r5, #2
 800624c:	e779      	b.n	8006142 <_dtoa_r+0x3d2>
 800624e:	9f00      	ldr	r7, [sp, #0]
 8006250:	9e03      	ldr	r6, [sp, #12]
 8006252:	e794      	b.n	800617e <_dtoa_r+0x40e>
 8006254:	9901      	ldr	r1, [sp, #4]
 8006256:	4b4c      	ldr	r3, [pc, #304]	; (8006388 <_dtoa_r+0x618>)
 8006258:	4431      	add	r1, r6
 800625a:	910d      	str	r1, [sp, #52]	; 0x34
 800625c:	9908      	ldr	r1, [sp, #32]
 800625e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8006262:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006266:	2900      	cmp	r1, #0
 8006268:	d043      	beq.n	80062f2 <_dtoa_r+0x582>
 800626a:	494d      	ldr	r1, [pc, #308]	; (80063a0 <_dtoa_r+0x630>)
 800626c:	2000      	movs	r0, #0
 800626e:	f7fa faed 	bl	800084c <__aeabi_ddiv>
 8006272:	4652      	mov	r2, sl
 8006274:	465b      	mov	r3, fp
 8006276:	f7fa f807 	bl	8000288 <__aeabi_dsub>
 800627a:	9d01      	ldr	r5, [sp, #4]
 800627c:	4682      	mov	sl, r0
 800627e:	468b      	mov	fp, r1
 8006280:	4649      	mov	r1, r9
 8006282:	4640      	mov	r0, r8
 8006284:	f7fa fc68 	bl	8000b58 <__aeabi_d2iz>
 8006288:	4606      	mov	r6, r0
 800628a:	f7fa f94b 	bl	8000524 <__aeabi_i2d>
 800628e:	4602      	mov	r2, r0
 8006290:	460b      	mov	r3, r1
 8006292:	4640      	mov	r0, r8
 8006294:	4649      	mov	r1, r9
 8006296:	f7f9 fff7 	bl	8000288 <__aeabi_dsub>
 800629a:	3630      	adds	r6, #48	; 0x30
 800629c:	f805 6b01 	strb.w	r6, [r5], #1
 80062a0:	4652      	mov	r2, sl
 80062a2:	465b      	mov	r3, fp
 80062a4:	4680      	mov	r8, r0
 80062a6:	4689      	mov	r9, r1
 80062a8:	f7fa fc18 	bl	8000adc <__aeabi_dcmplt>
 80062ac:	2800      	cmp	r0, #0
 80062ae:	d163      	bne.n	8006378 <_dtoa_r+0x608>
 80062b0:	4642      	mov	r2, r8
 80062b2:	464b      	mov	r3, r9
 80062b4:	4936      	ldr	r1, [pc, #216]	; (8006390 <_dtoa_r+0x620>)
 80062b6:	2000      	movs	r0, #0
 80062b8:	f7f9 ffe6 	bl	8000288 <__aeabi_dsub>
 80062bc:	4652      	mov	r2, sl
 80062be:	465b      	mov	r3, fp
 80062c0:	f7fa fc0c 	bl	8000adc <__aeabi_dcmplt>
 80062c4:	2800      	cmp	r0, #0
 80062c6:	f040 80b5 	bne.w	8006434 <_dtoa_r+0x6c4>
 80062ca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80062cc:	429d      	cmp	r5, r3
 80062ce:	d081      	beq.n	80061d4 <_dtoa_r+0x464>
 80062d0:	4b30      	ldr	r3, [pc, #192]	; (8006394 <_dtoa_r+0x624>)
 80062d2:	2200      	movs	r2, #0
 80062d4:	4650      	mov	r0, sl
 80062d6:	4659      	mov	r1, fp
 80062d8:	f7fa f98e 	bl	80005f8 <__aeabi_dmul>
 80062dc:	4b2d      	ldr	r3, [pc, #180]	; (8006394 <_dtoa_r+0x624>)
 80062de:	4682      	mov	sl, r0
 80062e0:	468b      	mov	fp, r1
 80062e2:	4640      	mov	r0, r8
 80062e4:	4649      	mov	r1, r9
 80062e6:	2200      	movs	r2, #0
 80062e8:	f7fa f986 	bl	80005f8 <__aeabi_dmul>
 80062ec:	4680      	mov	r8, r0
 80062ee:	4689      	mov	r9, r1
 80062f0:	e7c6      	b.n	8006280 <_dtoa_r+0x510>
 80062f2:	4650      	mov	r0, sl
 80062f4:	4659      	mov	r1, fp
 80062f6:	f7fa f97f 	bl	80005f8 <__aeabi_dmul>
 80062fa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80062fc:	9d01      	ldr	r5, [sp, #4]
 80062fe:	930f      	str	r3, [sp, #60]	; 0x3c
 8006300:	4682      	mov	sl, r0
 8006302:	468b      	mov	fp, r1
 8006304:	4649      	mov	r1, r9
 8006306:	4640      	mov	r0, r8
 8006308:	f7fa fc26 	bl	8000b58 <__aeabi_d2iz>
 800630c:	4606      	mov	r6, r0
 800630e:	f7fa f909 	bl	8000524 <__aeabi_i2d>
 8006312:	3630      	adds	r6, #48	; 0x30
 8006314:	4602      	mov	r2, r0
 8006316:	460b      	mov	r3, r1
 8006318:	4640      	mov	r0, r8
 800631a:	4649      	mov	r1, r9
 800631c:	f7f9 ffb4 	bl	8000288 <__aeabi_dsub>
 8006320:	f805 6b01 	strb.w	r6, [r5], #1
 8006324:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006326:	429d      	cmp	r5, r3
 8006328:	4680      	mov	r8, r0
 800632a:	4689      	mov	r9, r1
 800632c:	f04f 0200 	mov.w	r2, #0
 8006330:	d124      	bne.n	800637c <_dtoa_r+0x60c>
 8006332:	4b1b      	ldr	r3, [pc, #108]	; (80063a0 <_dtoa_r+0x630>)
 8006334:	4650      	mov	r0, sl
 8006336:	4659      	mov	r1, fp
 8006338:	f7f9 ffa8 	bl	800028c <__adddf3>
 800633c:	4602      	mov	r2, r0
 800633e:	460b      	mov	r3, r1
 8006340:	4640      	mov	r0, r8
 8006342:	4649      	mov	r1, r9
 8006344:	f7fa fbe8 	bl	8000b18 <__aeabi_dcmpgt>
 8006348:	2800      	cmp	r0, #0
 800634a:	d173      	bne.n	8006434 <_dtoa_r+0x6c4>
 800634c:	4652      	mov	r2, sl
 800634e:	465b      	mov	r3, fp
 8006350:	4913      	ldr	r1, [pc, #76]	; (80063a0 <_dtoa_r+0x630>)
 8006352:	2000      	movs	r0, #0
 8006354:	f7f9 ff98 	bl	8000288 <__aeabi_dsub>
 8006358:	4602      	mov	r2, r0
 800635a:	460b      	mov	r3, r1
 800635c:	4640      	mov	r0, r8
 800635e:	4649      	mov	r1, r9
 8006360:	f7fa fbbc 	bl	8000adc <__aeabi_dcmplt>
 8006364:	2800      	cmp	r0, #0
 8006366:	f43f af35 	beq.w	80061d4 <_dtoa_r+0x464>
 800636a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800636c:	1e6b      	subs	r3, r5, #1
 800636e:	930f      	str	r3, [sp, #60]	; 0x3c
 8006370:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006374:	2b30      	cmp	r3, #48	; 0x30
 8006376:	d0f8      	beq.n	800636a <_dtoa_r+0x5fa>
 8006378:	9700      	str	r7, [sp, #0]
 800637a:	e049      	b.n	8006410 <_dtoa_r+0x6a0>
 800637c:	4b05      	ldr	r3, [pc, #20]	; (8006394 <_dtoa_r+0x624>)
 800637e:	f7fa f93b 	bl	80005f8 <__aeabi_dmul>
 8006382:	4680      	mov	r8, r0
 8006384:	4689      	mov	r9, r1
 8006386:	e7bd      	b.n	8006304 <_dtoa_r+0x594>
 8006388:	08008708 	.word	0x08008708
 800638c:	080086e0 	.word	0x080086e0
 8006390:	3ff00000 	.word	0x3ff00000
 8006394:	40240000 	.word	0x40240000
 8006398:	401c0000 	.word	0x401c0000
 800639c:	40140000 	.word	0x40140000
 80063a0:	3fe00000 	.word	0x3fe00000
 80063a4:	9d01      	ldr	r5, [sp, #4]
 80063a6:	4656      	mov	r6, sl
 80063a8:	465f      	mov	r7, fp
 80063aa:	4642      	mov	r2, r8
 80063ac:	464b      	mov	r3, r9
 80063ae:	4630      	mov	r0, r6
 80063b0:	4639      	mov	r1, r7
 80063b2:	f7fa fa4b 	bl	800084c <__aeabi_ddiv>
 80063b6:	f7fa fbcf 	bl	8000b58 <__aeabi_d2iz>
 80063ba:	4682      	mov	sl, r0
 80063bc:	f7fa f8b2 	bl	8000524 <__aeabi_i2d>
 80063c0:	4642      	mov	r2, r8
 80063c2:	464b      	mov	r3, r9
 80063c4:	f7fa f918 	bl	80005f8 <__aeabi_dmul>
 80063c8:	4602      	mov	r2, r0
 80063ca:	460b      	mov	r3, r1
 80063cc:	4630      	mov	r0, r6
 80063ce:	4639      	mov	r1, r7
 80063d0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 80063d4:	f7f9 ff58 	bl	8000288 <__aeabi_dsub>
 80063d8:	f805 6b01 	strb.w	r6, [r5], #1
 80063dc:	9e01      	ldr	r6, [sp, #4]
 80063de:	9f03      	ldr	r7, [sp, #12]
 80063e0:	1bae      	subs	r6, r5, r6
 80063e2:	42b7      	cmp	r7, r6
 80063e4:	4602      	mov	r2, r0
 80063e6:	460b      	mov	r3, r1
 80063e8:	d135      	bne.n	8006456 <_dtoa_r+0x6e6>
 80063ea:	f7f9 ff4f 	bl	800028c <__adddf3>
 80063ee:	4642      	mov	r2, r8
 80063f0:	464b      	mov	r3, r9
 80063f2:	4606      	mov	r6, r0
 80063f4:	460f      	mov	r7, r1
 80063f6:	f7fa fb8f 	bl	8000b18 <__aeabi_dcmpgt>
 80063fa:	b9d0      	cbnz	r0, 8006432 <_dtoa_r+0x6c2>
 80063fc:	4642      	mov	r2, r8
 80063fe:	464b      	mov	r3, r9
 8006400:	4630      	mov	r0, r6
 8006402:	4639      	mov	r1, r7
 8006404:	f7fa fb60 	bl	8000ac8 <__aeabi_dcmpeq>
 8006408:	b110      	cbz	r0, 8006410 <_dtoa_r+0x6a0>
 800640a:	f01a 0f01 	tst.w	sl, #1
 800640e:	d110      	bne.n	8006432 <_dtoa_r+0x6c2>
 8006410:	4620      	mov	r0, r4
 8006412:	ee18 1a10 	vmov	r1, s16
 8006416:	f000 fbdf 	bl	8006bd8 <_Bfree>
 800641a:	2300      	movs	r3, #0
 800641c:	9800      	ldr	r0, [sp, #0]
 800641e:	702b      	strb	r3, [r5, #0]
 8006420:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006422:	3001      	adds	r0, #1
 8006424:	6018      	str	r0, [r3, #0]
 8006426:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006428:	2b00      	cmp	r3, #0
 800642a:	f43f acf1 	beq.w	8005e10 <_dtoa_r+0xa0>
 800642e:	601d      	str	r5, [r3, #0]
 8006430:	e4ee      	b.n	8005e10 <_dtoa_r+0xa0>
 8006432:	9f00      	ldr	r7, [sp, #0]
 8006434:	462b      	mov	r3, r5
 8006436:	461d      	mov	r5, r3
 8006438:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800643c:	2a39      	cmp	r2, #57	; 0x39
 800643e:	d106      	bne.n	800644e <_dtoa_r+0x6de>
 8006440:	9a01      	ldr	r2, [sp, #4]
 8006442:	429a      	cmp	r2, r3
 8006444:	d1f7      	bne.n	8006436 <_dtoa_r+0x6c6>
 8006446:	9901      	ldr	r1, [sp, #4]
 8006448:	2230      	movs	r2, #48	; 0x30
 800644a:	3701      	adds	r7, #1
 800644c:	700a      	strb	r2, [r1, #0]
 800644e:	781a      	ldrb	r2, [r3, #0]
 8006450:	3201      	adds	r2, #1
 8006452:	701a      	strb	r2, [r3, #0]
 8006454:	e790      	b.n	8006378 <_dtoa_r+0x608>
 8006456:	4ba6      	ldr	r3, [pc, #664]	; (80066f0 <_dtoa_r+0x980>)
 8006458:	2200      	movs	r2, #0
 800645a:	f7fa f8cd 	bl	80005f8 <__aeabi_dmul>
 800645e:	2200      	movs	r2, #0
 8006460:	2300      	movs	r3, #0
 8006462:	4606      	mov	r6, r0
 8006464:	460f      	mov	r7, r1
 8006466:	f7fa fb2f 	bl	8000ac8 <__aeabi_dcmpeq>
 800646a:	2800      	cmp	r0, #0
 800646c:	d09d      	beq.n	80063aa <_dtoa_r+0x63a>
 800646e:	e7cf      	b.n	8006410 <_dtoa_r+0x6a0>
 8006470:	9a08      	ldr	r2, [sp, #32]
 8006472:	2a00      	cmp	r2, #0
 8006474:	f000 80d7 	beq.w	8006626 <_dtoa_r+0x8b6>
 8006478:	9a06      	ldr	r2, [sp, #24]
 800647a:	2a01      	cmp	r2, #1
 800647c:	f300 80ba 	bgt.w	80065f4 <_dtoa_r+0x884>
 8006480:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006482:	2a00      	cmp	r2, #0
 8006484:	f000 80b2 	beq.w	80065ec <_dtoa_r+0x87c>
 8006488:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800648c:	9e07      	ldr	r6, [sp, #28]
 800648e:	9d04      	ldr	r5, [sp, #16]
 8006490:	9a04      	ldr	r2, [sp, #16]
 8006492:	441a      	add	r2, r3
 8006494:	9204      	str	r2, [sp, #16]
 8006496:	9a05      	ldr	r2, [sp, #20]
 8006498:	2101      	movs	r1, #1
 800649a:	441a      	add	r2, r3
 800649c:	4620      	mov	r0, r4
 800649e:	9205      	str	r2, [sp, #20]
 80064a0:	f000 fc52 	bl	8006d48 <__i2b>
 80064a4:	4607      	mov	r7, r0
 80064a6:	2d00      	cmp	r5, #0
 80064a8:	dd0c      	ble.n	80064c4 <_dtoa_r+0x754>
 80064aa:	9b05      	ldr	r3, [sp, #20]
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	dd09      	ble.n	80064c4 <_dtoa_r+0x754>
 80064b0:	42ab      	cmp	r3, r5
 80064b2:	9a04      	ldr	r2, [sp, #16]
 80064b4:	bfa8      	it	ge
 80064b6:	462b      	movge	r3, r5
 80064b8:	1ad2      	subs	r2, r2, r3
 80064ba:	9204      	str	r2, [sp, #16]
 80064bc:	9a05      	ldr	r2, [sp, #20]
 80064be:	1aed      	subs	r5, r5, r3
 80064c0:	1ad3      	subs	r3, r2, r3
 80064c2:	9305      	str	r3, [sp, #20]
 80064c4:	9b07      	ldr	r3, [sp, #28]
 80064c6:	b31b      	cbz	r3, 8006510 <_dtoa_r+0x7a0>
 80064c8:	9b08      	ldr	r3, [sp, #32]
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	f000 80af 	beq.w	800662e <_dtoa_r+0x8be>
 80064d0:	2e00      	cmp	r6, #0
 80064d2:	dd13      	ble.n	80064fc <_dtoa_r+0x78c>
 80064d4:	4639      	mov	r1, r7
 80064d6:	4632      	mov	r2, r6
 80064d8:	4620      	mov	r0, r4
 80064da:	f000 fcf5 	bl	8006ec8 <__pow5mult>
 80064de:	ee18 2a10 	vmov	r2, s16
 80064e2:	4601      	mov	r1, r0
 80064e4:	4607      	mov	r7, r0
 80064e6:	4620      	mov	r0, r4
 80064e8:	f000 fc44 	bl	8006d74 <__multiply>
 80064ec:	ee18 1a10 	vmov	r1, s16
 80064f0:	4680      	mov	r8, r0
 80064f2:	4620      	mov	r0, r4
 80064f4:	f000 fb70 	bl	8006bd8 <_Bfree>
 80064f8:	ee08 8a10 	vmov	s16, r8
 80064fc:	9b07      	ldr	r3, [sp, #28]
 80064fe:	1b9a      	subs	r2, r3, r6
 8006500:	d006      	beq.n	8006510 <_dtoa_r+0x7a0>
 8006502:	ee18 1a10 	vmov	r1, s16
 8006506:	4620      	mov	r0, r4
 8006508:	f000 fcde 	bl	8006ec8 <__pow5mult>
 800650c:	ee08 0a10 	vmov	s16, r0
 8006510:	2101      	movs	r1, #1
 8006512:	4620      	mov	r0, r4
 8006514:	f000 fc18 	bl	8006d48 <__i2b>
 8006518:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800651a:	2b00      	cmp	r3, #0
 800651c:	4606      	mov	r6, r0
 800651e:	f340 8088 	ble.w	8006632 <_dtoa_r+0x8c2>
 8006522:	461a      	mov	r2, r3
 8006524:	4601      	mov	r1, r0
 8006526:	4620      	mov	r0, r4
 8006528:	f000 fcce 	bl	8006ec8 <__pow5mult>
 800652c:	9b06      	ldr	r3, [sp, #24]
 800652e:	2b01      	cmp	r3, #1
 8006530:	4606      	mov	r6, r0
 8006532:	f340 8081 	ble.w	8006638 <_dtoa_r+0x8c8>
 8006536:	f04f 0800 	mov.w	r8, #0
 800653a:	6933      	ldr	r3, [r6, #16]
 800653c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006540:	6918      	ldr	r0, [r3, #16]
 8006542:	f000 fbb1 	bl	8006ca8 <__hi0bits>
 8006546:	f1c0 0020 	rsb	r0, r0, #32
 800654a:	9b05      	ldr	r3, [sp, #20]
 800654c:	4418      	add	r0, r3
 800654e:	f010 001f 	ands.w	r0, r0, #31
 8006552:	f000 8092 	beq.w	800667a <_dtoa_r+0x90a>
 8006556:	f1c0 0320 	rsb	r3, r0, #32
 800655a:	2b04      	cmp	r3, #4
 800655c:	f340 808a 	ble.w	8006674 <_dtoa_r+0x904>
 8006560:	f1c0 001c 	rsb	r0, r0, #28
 8006564:	9b04      	ldr	r3, [sp, #16]
 8006566:	4403      	add	r3, r0
 8006568:	9304      	str	r3, [sp, #16]
 800656a:	9b05      	ldr	r3, [sp, #20]
 800656c:	4403      	add	r3, r0
 800656e:	4405      	add	r5, r0
 8006570:	9305      	str	r3, [sp, #20]
 8006572:	9b04      	ldr	r3, [sp, #16]
 8006574:	2b00      	cmp	r3, #0
 8006576:	dd07      	ble.n	8006588 <_dtoa_r+0x818>
 8006578:	ee18 1a10 	vmov	r1, s16
 800657c:	461a      	mov	r2, r3
 800657e:	4620      	mov	r0, r4
 8006580:	f000 fcfc 	bl	8006f7c <__lshift>
 8006584:	ee08 0a10 	vmov	s16, r0
 8006588:	9b05      	ldr	r3, [sp, #20]
 800658a:	2b00      	cmp	r3, #0
 800658c:	dd05      	ble.n	800659a <_dtoa_r+0x82a>
 800658e:	4631      	mov	r1, r6
 8006590:	461a      	mov	r2, r3
 8006592:	4620      	mov	r0, r4
 8006594:	f000 fcf2 	bl	8006f7c <__lshift>
 8006598:	4606      	mov	r6, r0
 800659a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800659c:	2b00      	cmp	r3, #0
 800659e:	d06e      	beq.n	800667e <_dtoa_r+0x90e>
 80065a0:	ee18 0a10 	vmov	r0, s16
 80065a4:	4631      	mov	r1, r6
 80065a6:	f000 fd59 	bl	800705c <__mcmp>
 80065aa:	2800      	cmp	r0, #0
 80065ac:	da67      	bge.n	800667e <_dtoa_r+0x90e>
 80065ae:	9b00      	ldr	r3, [sp, #0]
 80065b0:	3b01      	subs	r3, #1
 80065b2:	ee18 1a10 	vmov	r1, s16
 80065b6:	9300      	str	r3, [sp, #0]
 80065b8:	220a      	movs	r2, #10
 80065ba:	2300      	movs	r3, #0
 80065bc:	4620      	mov	r0, r4
 80065be:	f000 fb2d 	bl	8006c1c <__multadd>
 80065c2:	9b08      	ldr	r3, [sp, #32]
 80065c4:	ee08 0a10 	vmov	s16, r0
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	f000 81b1 	beq.w	8006930 <_dtoa_r+0xbc0>
 80065ce:	2300      	movs	r3, #0
 80065d0:	4639      	mov	r1, r7
 80065d2:	220a      	movs	r2, #10
 80065d4:	4620      	mov	r0, r4
 80065d6:	f000 fb21 	bl	8006c1c <__multadd>
 80065da:	9b02      	ldr	r3, [sp, #8]
 80065dc:	2b00      	cmp	r3, #0
 80065de:	4607      	mov	r7, r0
 80065e0:	f300 808e 	bgt.w	8006700 <_dtoa_r+0x990>
 80065e4:	9b06      	ldr	r3, [sp, #24]
 80065e6:	2b02      	cmp	r3, #2
 80065e8:	dc51      	bgt.n	800668e <_dtoa_r+0x91e>
 80065ea:	e089      	b.n	8006700 <_dtoa_r+0x990>
 80065ec:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80065ee:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80065f2:	e74b      	b.n	800648c <_dtoa_r+0x71c>
 80065f4:	9b03      	ldr	r3, [sp, #12]
 80065f6:	1e5e      	subs	r6, r3, #1
 80065f8:	9b07      	ldr	r3, [sp, #28]
 80065fa:	42b3      	cmp	r3, r6
 80065fc:	bfbf      	itttt	lt
 80065fe:	9b07      	ldrlt	r3, [sp, #28]
 8006600:	9607      	strlt	r6, [sp, #28]
 8006602:	1af2      	sublt	r2, r6, r3
 8006604:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8006606:	bfb6      	itet	lt
 8006608:	189b      	addlt	r3, r3, r2
 800660a:	1b9e      	subge	r6, r3, r6
 800660c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800660e:	9b03      	ldr	r3, [sp, #12]
 8006610:	bfb8      	it	lt
 8006612:	2600      	movlt	r6, #0
 8006614:	2b00      	cmp	r3, #0
 8006616:	bfb7      	itett	lt
 8006618:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800661c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8006620:	1a9d      	sublt	r5, r3, r2
 8006622:	2300      	movlt	r3, #0
 8006624:	e734      	b.n	8006490 <_dtoa_r+0x720>
 8006626:	9e07      	ldr	r6, [sp, #28]
 8006628:	9d04      	ldr	r5, [sp, #16]
 800662a:	9f08      	ldr	r7, [sp, #32]
 800662c:	e73b      	b.n	80064a6 <_dtoa_r+0x736>
 800662e:	9a07      	ldr	r2, [sp, #28]
 8006630:	e767      	b.n	8006502 <_dtoa_r+0x792>
 8006632:	9b06      	ldr	r3, [sp, #24]
 8006634:	2b01      	cmp	r3, #1
 8006636:	dc18      	bgt.n	800666a <_dtoa_r+0x8fa>
 8006638:	f1ba 0f00 	cmp.w	sl, #0
 800663c:	d115      	bne.n	800666a <_dtoa_r+0x8fa>
 800663e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006642:	b993      	cbnz	r3, 800666a <_dtoa_r+0x8fa>
 8006644:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8006648:	0d1b      	lsrs	r3, r3, #20
 800664a:	051b      	lsls	r3, r3, #20
 800664c:	b183      	cbz	r3, 8006670 <_dtoa_r+0x900>
 800664e:	9b04      	ldr	r3, [sp, #16]
 8006650:	3301      	adds	r3, #1
 8006652:	9304      	str	r3, [sp, #16]
 8006654:	9b05      	ldr	r3, [sp, #20]
 8006656:	3301      	adds	r3, #1
 8006658:	9305      	str	r3, [sp, #20]
 800665a:	f04f 0801 	mov.w	r8, #1
 800665e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006660:	2b00      	cmp	r3, #0
 8006662:	f47f af6a 	bne.w	800653a <_dtoa_r+0x7ca>
 8006666:	2001      	movs	r0, #1
 8006668:	e76f      	b.n	800654a <_dtoa_r+0x7da>
 800666a:	f04f 0800 	mov.w	r8, #0
 800666e:	e7f6      	b.n	800665e <_dtoa_r+0x8ee>
 8006670:	4698      	mov	r8, r3
 8006672:	e7f4      	b.n	800665e <_dtoa_r+0x8ee>
 8006674:	f43f af7d 	beq.w	8006572 <_dtoa_r+0x802>
 8006678:	4618      	mov	r0, r3
 800667a:	301c      	adds	r0, #28
 800667c:	e772      	b.n	8006564 <_dtoa_r+0x7f4>
 800667e:	9b03      	ldr	r3, [sp, #12]
 8006680:	2b00      	cmp	r3, #0
 8006682:	dc37      	bgt.n	80066f4 <_dtoa_r+0x984>
 8006684:	9b06      	ldr	r3, [sp, #24]
 8006686:	2b02      	cmp	r3, #2
 8006688:	dd34      	ble.n	80066f4 <_dtoa_r+0x984>
 800668a:	9b03      	ldr	r3, [sp, #12]
 800668c:	9302      	str	r3, [sp, #8]
 800668e:	9b02      	ldr	r3, [sp, #8]
 8006690:	b96b      	cbnz	r3, 80066ae <_dtoa_r+0x93e>
 8006692:	4631      	mov	r1, r6
 8006694:	2205      	movs	r2, #5
 8006696:	4620      	mov	r0, r4
 8006698:	f000 fac0 	bl	8006c1c <__multadd>
 800669c:	4601      	mov	r1, r0
 800669e:	4606      	mov	r6, r0
 80066a0:	ee18 0a10 	vmov	r0, s16
 80066a4:	f000 fcda 	bl	800705c <__mcmp>
 80066a8:	2800      	cmp	r0, #0
 80066aa:	f73f adbb 	bgt.w	8006224 <_dtoa_r+0x4b4>
 80066ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80066b0:	9d01      	ldr	r5, [sp, #4]
 80066b2:	43db      	mvns	r3, r3
 80066b4:	9300      	str	r3, [sp, #0]
 80066b6:	f04f 0800 	mov.w	r8, #0
 80066ba:	4631      	mov	r1, r6
 80066bc:	4620      	mov	r0, r4
 80066be:	f000 fa8b 	bl	8006bd8 <_Bfree>
 80066c2:	2f00      	cmp	r7, #0
 80066c4:	f43f aea4 	beq.w	8006410 <_dtoa_r+0x6a0>
 80066c8:	f1b8 0f00 	cmp.w	r8, #0
 80066cc:	d005      	beq.n	80066da <_dtoa_r+0x96a>
 80066ce:	45b8      	cmp	r8, r7
 80066d0:	d003      	beq.n	80066da <_dtoa_r+0x96a>
 80066d2:	4641      	mov	r1, r8
 80066d4:	4620      	mov	r0, r4
 80066d6:	f000 fa7f 	bl	8006bd8 <_Bfree>
 80066da:	4639      	mov	r1, r7
 80066dc:	4620      	mov	r0, r4
 80066de:	f000 fa7b 	bl	8006bd8 <_Bfree>
 80066e2:	e695      	b.n	8006410 <_dtoa_r+0x6a0>
 80066e4:	2600      	movs	r6, #0
 80066e6:	4637      	mov	r7, r6
 80066e8:	e7e1      	b.n	80066ae <_dtoa_r+0x93e>
 80066ea:	9700      	str	r7, [sp, #0]
 80066ec:	4637      	mov	r7, r6
 80066ee:	e599      	b.n	8006224 <_dtoa_r+0x4b4>
 80066f0:	40240000 	.word	0x40240000
 80066f4:	9b08      	ldr	r3, [sp, #32]
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	f000 80ca 	beq.w	8006890 <_dtoa_r+0xb20>
 80066fc:	9b03      	ldr	r3, [sp, #12]
 80066fe:	9302      	str	r3, [sp, #8]
 8006700:	2d00      	cmp	r5, #0
 8006702:	dd05      	ble.n	8006710 <_dtoa_r+0x9a0>
 8006704:	4639      	mov	r1, r7
 8006706:	462a      	mov	r2, r5
 8006708:	4620      	mov	r0, r4
 800670a:	f000 fc37 	bl	8006f7c <__lshift>
 800670e:	4607      	mov	r7, r0
 8006710:	f1b8 0f00 	cmp.w	r8, #0
 8006714:	d05b      	beq.n	80067ce <_dtoa_r+0xa5e>
 8006716:	6879      	ldr	r1, [r7, #4]
 8006718:	4620      	mov	r0, r4
 800671a:	f000 fa1d 	bl	8006b58 <_Balloc>
 800671e:	4605      	mov	r5, r0
 8006720:	b928      	cbnz	r0, 800672e <_dtoa_r+0x9be>
 8006722:	4b87      	ldr	r3, [pc, #540]	; (8006940 <_dtoa_r+0xbd0>)
 8006724:	4602      	mov	r2, r0
 8006726:	f240 21ea 	movw	r1, #746	; 0x2ea
 800672a:	f7ff bb3b 	b.w	8005da4 <_dtoa_r+0x34>
 800672e:	693a      	ldr	r2, [r7, #16]
 8006730:	3202      	adds	r2, #2
 8006732:	0092      	lsls	r2, r2, #2
 8006734:	f107 010c 	add.w	r1, r7, #12
 8006738:	300c      	adds	r0, #12
 800673a:	f7fe fdf5 	bl	8005328 <memcpy>
 800673e:	2201      	movs	r2, #1
 8006740:	4629      	mov	r1, r5
 8006742:	4620      	mov	r0, r4
 8006744:	f000 fc1a 	bl	8006f7c <__lshift>
 8006748:	9b01      	ldr	r3, [sp, #4]
 800674a:	f103 0901 	add.w	r9, r3, #1
 800674e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8006752:	4413      	add	r3, r2
 8006754:	9305      	str	r3, [sp, #20]
 8006756:	f00a 0301 	and.w	r3, sl, #1
 800675a:	46b8      	mov	r8, r7
 800675c:	9304      	str	r3, [sp, #16]
 800675e:	4607      	mov	r7, r0
 8006760:	4631      	mov	r1, r6
 8006762:	ee18 0a10 	vmov	r0, s16
 8006766:	f7ff fa77 	bl	8005c58 <quorem>
 800676a:	4641      	mov	r1, r8
 800676c:	9002      	str	r0, [sp, #8]
 800676e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8006772:	ee18 0a10 	vmov	r0, s16
 8006776:	f000 fc71 	bl	800705c <__mcmp>
 800677a:	463a      	mov	r2, r7
 800677c:	9003      	str	r0, [sp, #12]
 800677e:	4631      	mov	r1, r6
 8006780:	4620      	mov	r0, r4
 8006782:	f000 fc87 	bl	8007094 <__mdiff>
 8006786:	68c2      	ldr	r2, [r0, #12]
 8006788:	f109 3bff 	add.w	fp, r9, #4294967295	; 0xffffffff
 800678c:	4605      	mov	r5, r0
 800678e:	bb02      	cbnz	r2, 80067d2 <_dtoa_r+0xa62>
 8006790:	4601      	mov	r1, r0
 8006792:	ee18 0a10 	vmov	r0, s16
 8006796:	f000 fc61 	bl	800705c <__mcmp>
 800679a:	4602      	mov	r2, r0
 800679c:	4629      	mov	r1, r5
 800679e:	4620      	mov	r0, r4
 80067a0:	9207      	str	r2, [sp, #28]
 80067a2:	f000 fa19 	bl	8006bd8 <_Bfree>
 80067a6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 80067aa:	ea43 0102 	orr.w	r1, r3, r2
 80067ae:	9b04      	ldr	r3, [sp, #16]
 80067b0:	430b      	orrs	r3, r1
 80067b2:	464d      	mov	r5, r9
 80067b4:	d10f      	bne.n	80067d6 <_dtoa_r+0xa66>
 80067b6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80067ba:	d02a      	beq.n	8006812 <_dtoa_r+0xaa2>
 80067bc:	9b03      	ldr	r3, [sp, #12]
 80067be:	2b00      	cmp	r3, #0
 80067c0:	dd02      	ble.n	80067c8 <_dtoa_r+0xa58>
 80067c2:	9b02      	ldr	r3, [sp, #8]
 80067c4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 80067c8:	f88b a000 	strb.w	sl, [fp]
 80067cc:	e775      	b.n	80066ba <_dtoa_r+0x94a>
 80067ce:	4638      	mov	r0, r7
 80067d0:	e7ba      	b.n	8006748 <_dtoa_r+0x9d8>
 80067d2:	2201      	movs	r2, #1
 80067d4:	e7e2      	b.n	800679c <_dtoa_r+0xa2c>
 80067d6:	9b03      	ldr	r3, [sp, #12]
 80067d8:	2b00      	cmp	r3, #0
 80067da:	db04      	blt.n	80067e6 <_dtoa_r+0xa76>
 80067dc:	9906      	ldr	r1, [sp, #24]
 80067de:	430b      	orrs	r3, r1
 80067e0:	9904      	ldr	r1, [sp, #16]
 80067e2:	430b      	orrs	r3, r1
 80067e4:	d122      	bne.n	800682c <_dtoa_r+0xabc>
 80067e6:	2a00      	cmp	r2, #0
 80067e8:	ddee      	ble.n	80067c8 <_dtoa_r+0xa58>
 80067ea:	ee18 1a10 	vmov	r1, s16
 80067ee:	2201      	movs	r2, #1
 80067f0:	4620      	mov	r0, r4
 80067f2:	f000 fbc3 	bl	8006f7c <__lshift>
 80067f6:	4631      	mov	r1, r6
 80067f8:	ee08 0a10 	vmov	s16, r0
 80067fc:	f000 fc2e 	bl	800705c <__mcmp>
 8006800:	2800      	cmp	r0, #0
 8006802:	dc03      	bgt.n	800680c <_dtoa_r+0xa9c>
 8006804:	d1e0      	bne.n	80067c8 <_dtoa_r+0xa58>
 8006806:	f01a 0f01 	tst.w	sl, #1
 800680a:	d0dd      	beq.n	80067c8 <_dtoa_r+0xa58>
 800680c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006810:	d1d7      	bne.n	80067c2 <_dtoa_r+0xa52>
 8006812:	2339      	movs	r3, #57	; 0x39
 8006814:	f88b 3000 	strb.w	r3, [fp]
 8006818:	462b      	mov	r3, r5
 800681a:	461d      	mov	r5, r3
 800681c:	3b01      	subs	r3, #1
 800681e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006822:	2a39      	cmp	r2, #57	; 0x39
 8006824:	d071      	beq.n	800690a <_dtoa_r+0xb9a>
 8006826:	3201      	adds	r2, #1
 8006828:	701a      	strb	r2, [r3, #0]
 800682a:	e746      	b.n	80066ba <_dtoa_r+0x94a>
 800682c:	2a00      	cmp	r2, #0
 800682e:	dd07      	ble.n	8006840 <_dtoa_r+0xad0>
 8006830:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006834:	d0ed      	beq.n	8006812 <_dtoa_r+0xaa2>
 8006836:	f10a 0301 	add.w	r3, sl, #1
 800683a:	f88b 3000 	strb.w	r3, [fp]
 800683e:	e73c      	b.n	80066ba <_dtoa_r+0x94a>
 8006840:	9b05      	ldr	r3, [sp, #20]
 8006842:	f809 ac01 	strb.w	sl, [r9, #-1]
 8006846:	4599      	cmp	r9, r3
 8006848:	d047      	beq.n	80068da <_dtoa_r+0xb6a>
 800684a:	ee18 1a10 	vmov	r1, s16
 800684e:	2300      	movs	r3, #0
 8006850:	220a      	movs	r2, #10
 8006852:	4620      	mov	r0, r4
 8006854:	f000 f9e2 	bl	8006c1c <__multadd>
 8006858:	45b8      	cmp	r8, r7
 800685a:	ee08 0a10 	vmov	s16, r0
 800685e:	f04f 0300 	mov.w	r3, #0
 8006862:	f04f 020a 	mov.w	r2, #10
 8006866:	4641      	mov	r1, r8
 8006868:	4620      	mov	r0, r4
 800686a:	d106      	bne.n	800687a <_dtoa_r+0xb0a>
 800686c:	f000 f9d6 	bl	8006c1c <__multadd>
 8006870:	4680      	mov	r8, r0
 8006872:	4607      	mov	r7, r0
 8006874:	f109 0901 	add.w	r9, r9, #1
 8006878:	e772      	b.n	8006760 <_dtoa_r+0x9f0>
 800687a:	f000 f9cf 	bl	8006c1c <__multadd>
 800687e:	4639      	mov	r1, r7
 8006880:	4680      	mov	r8, r0
 8006882:	2300      	movs	r3, #0
 8006884:	220a      	movs	r2, #10
 8006886:	4620      	mov	r0, r4
 8006888:	f000 f9c8 	bl	8006c1c <__multadd>
 800688c:	4607      	mov	r7, r0
 800688e:	e7f1      	b.n	8006874 <_dtoa_r+0xb04>
 8006890:	9b03      	ldr	r3, [sp, #12]
 8006892:	9302      	str	r3, [sp, #8]
 8006894:	9d01      	ldr	r5, [sp, #4]
 8006896:	ee18 0a10 	vmov	r0, s16
 800689a:	4631      	mov	r1, r6
 800689c:	f7ff f9dc 	bl	8005c58 <quorem>
 80068a0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80068a4:	9b01      	ldr	r3, [sp, #4]
 80068a6:	f805 ab01 	strb.w	sl, [r5], #1
 80068aa:	1aea      	subs	r2, r5, r3
 80068ac:	9b02      	ldr	r3, [sp, #8]
 80068ae:	4293      	cmp	r3, r2
 80068b0:	dd09      	ble.n	80068c6 <_dtoa_r+0xb56>
 80068b2:	ee18 1a10 	vmov	r1, s16
 80068b6:	2300      	movs	r3, #0
 80068b8:	220a      	movs	r2, #10
 80068ba:	4620      	mov	r0, r4
 80068bc:	f000 f9ae 	bl	8006c1c <__multadd>
 80068c0:	ee08 0a10 	vmov	s16, r0
 80068c4:	e7e7      	b.n	8006896 <_dtoa_r+0xb26>
 80068c6:	9b02      	ldr	r3, [sp, #8]
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	bfc8      	it	gt
 80068cc:	461d      	movgt	r5, r3
 80068ce:	9b01      	ldr	r3, [sp, #4]
 80068d0:	bfd8      	it	le
 80068d2:	2501      	movle	r5, #1
 80068d4:	441d      	add	r5, r3
 80068d6:	f04f 0800 	mov.w	r8, #0
 80068da:	ee18 1a10 	vmov	r1, s16
 80068de:	2201      	movs	r2, #1
 80068e0:	4620      	mov	r0, r4
 80068e2:	f000 fb4b 	bl	8006f7c <__lshift>
 80068e6:	4631      	mov	r1, r6
 80068e8:	ee08 0a10 	vmov	s16, r0
 80068ec:	f000 fbb6 	bl	800705c <__mcmp>
 80068f0:	2800      	cmp	r0, #0
 80068f2:	dc91      	bgt.n	8006818 <_dtoa_r+0xaa8>
 80068f4:	d102      	bne.n	80068fc <_dtoa_r+0xb8c>
 80068f6:	f01a 0f01 	tst.w	sl, #1
 80068fa:	d18d      	bne.n	8006818 <_dtoa_r+0xaa8>
 80068fc:	462b      	mov	r3, r5
 80068fe:	461d      	mov	r5, r3
 8006900:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006904:	2a30      	cmp	r2, #48	; 0x30
 8006906:	d0fa      	beq.n	80068fe <_dtoa_r+0xb8e>
 8006908:	e6d7      	b.n	80066ba <_dtoa_r+0x94a>
 800690a:	9a01      	ldr	r2, [sp, #4]
 800690c:	429a      	cmp	r2, r3
 800690e:	d184      	bne.n	800681a <_dtoa_r+0xaaa>
 8006910:	9b00      	ldr	r3, [sp, #0]
 8006912:	3301      	adds	r3, #1
 8006914:	9300      	str	r3, [sp, #0]
 8006916:	2331      	movs	r3, #49	; 0x31
 8006918:	7013      	strb	r3, [r2, #0]
 800691a:	e6ce      	b.n	80066ba <_dtoa_r+0x94a>
 800691c:	4b09      	ldr	r3, [pc, #36]	; (8006944 <_dtoa_r+0xbd4>)
 800691e:	f7ff ba95 	b.w	8005e4c <_dtoa_r+0xdc>
 8006922:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006924:	2b00      	cmp	r3, #0
 8006926:	f47f aa6e 	bne.w	8005e06 <_dtoa_r+0x96>
 800692a:	4b07      	ldr	r3, [pc, #28]	; (8006948 <_dtoa_r+0xbd8>)
 800692c:	f7ff ba8e 	b.w	8005e4c <_dtoa_r+0xdc>
 8006930:	9b02      	ldr	r3, [sp, #8]
 8006932:	2b00      	cmp	r3, #0
 8006934:	dcae      	bgt.n	8006894 <_dtoa_r+0xb24>
 8006936:	9b06      	ldr	r3, [sp, #24]
 8006938:	2b02      	cmp	r3, #2
 800693a:	f73f aea8 	bgt.w	800668e <_dtoa_r+0x91e>
 800693e:	e7a9      	b.n	8006894 <_dtoa_r+0xb24>
 8006940:	08008613 	.word	0x08008613
 8006944:	08008570 	.word	0x08008570
 8006948:	08008594 	.word	0x08008594

0800694c <std>:
 800694c:	2300      	movs	r3, #0
 800694e:	b510      	push	{r4, lr}
 8006950:	4604      	mov	r4, r0
 8006952:	e9c0 3300 	strd	r3, r3, [r0]
 8006956:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800695a:	6083      	str	r3, [r0, #8]
 800695c:	8181      	strh	r1, [r0, #12]
 800695e:	6643      	str	r3, [r0, #100]	; 0x64
 8006960:	81c2      	strh	r2, [r0, #14]
 8006962:	6183      	str	r3, [r0, #24]
 8006964:	4619      	mov	r1, r3
 8006966:	2208      	movs	r2, #8
 8006968:	305c      	adds	r0, #92	; 0x5c
 800696a:	f7fe fceb 	bl	8005344 <memset>
 800696e:	4b05      	ldr	r3, [pc, #20]	; (8006984 <std+0x38>)
 8006970:	6263      	str	r3, [r4, #36]	; 0x24
 8006972:	4b05      	ldr	r3, [pc, #20]	; (8006988 <std+0x3c>)
 8006974:	62a3      	str	r3, [r4, #40]	; 0x28
 8006976:	4b05      	ldr	r3, [pc, #20]	; (800698c <std+0x40>)
 8006978:	62e3      	str	r3, [r4, #44]	; 0x2c
 800697a:	4b05      	ldr	r3, [pc, #20]	; (8006990 <std+0x44>)
 800697c:	6224      	str	r4, [r4, #32]
 800697e:	6323      	str	r3, [r4, #48]	; 0x30
 8006980:	bd10      	pop	{r4, pc}
 8006982:	bf00      	nop
 8006984:	08007721 	.word	0x08007721
 8006988:	08007743 	.word	0x08007743
 800698c:	0800777b 	.word	0x0800777b
 8006990:	0800779f 	.word	0x0800779f

08006994 <_cleanup_r>:
 8006994:	4901      	ldr	r1, [pc, #4]	; (800699c <_cleanup_r+0x8>)
 8006996:	f000 b8af 	b.w	8006af8 <_fwalk_reent>
 800699a:	bf00      	nop
 800699c:	08007ab5 	.word	0x08007ab5

080069a0 <__sfmoreglue>:
 80069a0:	b570      	push	{r4, r5, r6, lr}
 80069a2:	2268      	movs	r2, #104	; 0x68
 80069a4:	1e4d      	subs	r5, r1, #1
 80069a6:	4355      	muls	r5, r2
 80069a8:	460e      	mov	r6, r1
 80069aa:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80069ae:	f000 fcd9 	bl	8007364 <_malloc_r>
 80069b2:	4604      	mov	r4, r0
 80069b4:	b140      	cbz	r0, 80069c8 <__sfmoreglue+0x28>
 80069b6:	2100      	movs	r1, #0
 80069b8:	e9c0 1600 	strd	r1, r6, [r0]
 80069bc:	300c      	adds	r0, #12
 80069be:	60a0      	str	r0, [r4, #8]
 80069c0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80069c4:	f7fe fcbe 	bl	8005344 <memset>
 80069c8:	4620      	mov	r0, r4
 80069ca:	bd70      	pop	{r4, r5, r6, pc}

080069cc <__sfp_lock_acquire>:
 80069cc:	4801      	ldr	r0, [pc, #4]	; (80069d4 <__sfp_lock_acquire+0x8>)
 80069ce:	f000 b8b8 	b.w	8006b42 <__retarget_lock_acquire_recursive>
 80069d2:	bf00      	nop
 80069d4:	200002f5 	.word	0x200002f5

080069d8 <__sfp_lock_release>:
 80069d8:	4801      	ldr	r0, [pc, #4]	; (80069e0 <__sfp_lock_release+0x8>)
 80069da:	f000 b8b3 	b.w	8006b44 <__retarget_lock_release_recursive>
 80069de:	bf00      	nop
 80069e0:	200002f5 	.word	0x200002f5

080069e4 <__sinit_lock_acquire>:
 80069e4:	4801      	ldr	r0, [pc, #4]	; (80069ec <__sinit_lock_acquire+0x8>)
 80069e6:	f000 b8ac 	b.w	8006b42 <__retarget_lock_acquire_recursive>
 80069ea:	bf00      	nop
 80069ec:	200002f6 	.word	0x200002f6

080069f0 <__sinit_lock_release>:
 80069f0:	4801      	ldr	r0, [pc, #4]	; (80069f8 <__sinit_lock_release+0x8>)
 80069f2:	f000 b8a7 	b.w	8006b44 <__retarget_lock_release_recursive>
 80069f6:	bf00      	nop
 80069f8:	200002f6 	.word	0x200002f6

080069fc <__sinit>:
 80069fc:	b510      	push	{r4, lr}
 80069fe:	4604      	mov	r4, r0
 8006a00:	f7ff fff0 	bl	80069e4 <__sinit_lock_acquire>
 8006a04:	69a3      	ldr	r3, [r4, #24]
 8006a06:	b11b      	cbz	r3, 8006a10 <__sinit+0x14>
 8006a08:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006a0c:	f7ff bff0 	b.w	80069f0 <__sinit_lock_release>
 8006a10:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006a14:	6523      	str	r3, [r4, #80]	; 0x50
 8006a16:	4b13      	ldr	r3, [pc, #76]	; (8006a64 <__sinit+0x68>)
 8006a18:	4a13      	ldr	r2, [pc, #76]	; (8006a68 <__sinit+0x6c>)
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	62a2      	str	r2, [r4, #40]	; 0x28
 8006a1e:	42a3      	cmp	r3, r4
 8006a20:	bf04      	itt	eq
 8006a22:	2301      	moveq	r3, #1
 8006a24:	61a3      	streq	r3, [r4, #24]
 8006a26:	4620      	mov	r0, r4
 8006a28:	f000 f820 	bl	8006a6c <__sfp>
 8006a2c:	6060      	str	r0, [r4, #4]
 8006a2e:	4620      	mov	r0, r4
 8006a30:	f000 f81c 	bl	8006a6c <__sfp>
 8006a34:	60a0      	str	r0, [r4, #8]
 8006a36:	4620      	mov	r0, r4
 8006a38:	f000 f818 	bl	8006a6c <__sfp>
 8006a3c:	2200      	movs	r2, #0
 8006a3e:	60e0      	str	r0, [r4, #12]
 8006a40:	2104      	movs	r1, #4
 8006a42:	6860      	ldr	r0, [r4, #4]
 8006a44:	f7ff ff82 	bl	800694c <std>
 8006a48:	68a0      	ldr	r0, [r4, #8]
 8006a4a:	2201      	movs	r2, #1
 8006a4c:	2109      	movs	r1, #9
 8006a4e:	f7ff ff7d 	bl	800694c <std>
 8006a52:	68e0      	ldr	r0, [r4, #12]
 8006a54:	2202      	movs	r2, #2
 8006a56:	2112      	movs	r1, #18
 8006a58:	f7ff ff78 	bl	800694c <std>
 8006a5c:	2301      	movs	r3, #1
 8006a5e:	61a3      	str	r3, [r4, #24]
 8006a60:	e7d2      	b.n	8006a08 <__sinit+0xc>
 8006a62:	bf00      	nop
 8006a64:	0800855c 	.word	0x0800855c
 8006a68:	08006995 	.word	0x08006995

08006a6c <__sfp>:
 8006a6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a6e:	4607      	mov	r7, r0
 8006a70:	f7ff ffac 	bl	80069cc <__sfp_lock_acquire>
 8006a74:	4b1e      	ldr	r3, [pc, #120]	; (8006af0 <__sfp+0x84>)
 8006a76:	681e      	ldr	r6, [r3, #0]
 8006a78:	69b3      	ldr	r3, [r6, #24]
 8006a7a:	b913      	cbnz	r3, 8006a82 <__sfp+0x16>
 8006a7c:	4630      	mov	r0, r6
 8006a7e:	f7ff ffbd 	bl	80069fc <__sinit>
 8006a82:	3648      	adds	r6, #72	; 0x48
 8006a84:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006a88:	3b01      	subs	r3, #1
 8006a8a:	d503      	bpl.n	8006a94 <__sfp+0x28>
 8006a8c:	6833      	ldr	r3, [r6, #0]
 8006a8e:	b30b      	cbz	r3, 8006ad4 <__sfp+0x68>
 8006a90:	6836      	ldr	r6, [r6, #0]
 8006a92:	e7f7      	b.n	8006a84 <__sfp+0x18>
 8006a94:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006a98:	b9d5      	cbnz	r5, 8006ad0 <__sfp+0x64>
 8006a9a:	4b16      	ldr	r3, [pc, #88]	; (8006af4 <__sfp+0x88>)
 8006a9c:	60e3      	str	r3, [r4, #12]
 8006a9e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006aa2:	6665      	str	r5, [r4, #100]	; 0x64
 8006aa4:	f000 f84c 	bl	8006b40 <__retarget_lock_init_recursive>
 8006aa8:	f7ff ff96 	bl	80069d8 <__sfp_lock_release>
 8006aac:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006ab0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006ab4:	6025      	str	r5, [r4, #0]
 8006ab6:	61a5      	str	r5, [r4, #24]
 8006ab8:	2208      	movs	r2, #8
 8006aba:	4629      	mov	r1, r5
 8006abc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006ac0:	f7fe fc40 	bl	8005344 <memset>
 8006ac4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006ac8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006acc:	4620      	mov	r0, r4
 8006ace:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006ad0:	3468      	adds	r4, #104	; 0x68
 8006ad2:	e7d9      	b.n	8006a88 <__sfp+0x1c>
 8006ad4:	2104      	movs	r1, #4
 8006ad6:	4638      	mov	r0, r7
 8006ad8:	f7ff ff62 	bl	80069a0 <__sfmoreglue>
 8006adc:	4604      	mov	r4, r0
 8006ade:	6030      	str	r0, [r6, #0]
 8006ae0:	2800      	cmp	r0, #0
 8006ae2:	d1d5      	bne.n	8006a90 <__sfp+0x24>
 8006ae4:	f7ff ff78 	bl	80069d8 <__sfp_lock_release>
 8006ae8:	230c      	movs	r3, #12
 8006aea:	603b      	str	r3, [r7, #0]
 8006aec:	e7ee      	b.n	8006acc <__sfp+0x60>
 8006aee:	bf00      	nop
 8006af0:	0800855c 	.word	0x0800855c
 8006af4:	ffff0001 	.word	0xffff0001

08006af8 <_fwalk_reent>:
 8006af8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006afc:	4606      	mov	r6, r0
 8006afe:	4688      	mov	r8, r1
 8006b00:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006b04:	2700      	movs	r7, #0
 8006b06:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006b0a:	f1b9 0901 	subs.w	r9, r9, #1
 8006b0e:	d505      	bpl.n	8006b1c <_fwalk_reent+0x24>
 8006b10:	6824      	ldr	r4, [r4, #0]
 8006b12:	2c00      	cmp	r4, #0
 8006b14:	d1f7      	bne.n	8006b06 <_fwalk_reent+0xe>
 8006b16:	4638      	mov	r0, r7
 8006b18:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006b1c:	89ab      	ldrh	r3, [r5, #12]
 8006b1e:	2b01      	cmp	r3, #1
 8006b20:	d907      	bls.n	8006b32 <_fwalk_reent+0x3a>
 8006b22:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006b26:	3301      	adds	r3, #1
 8006b28:	d003      	beq.n	8006b32 <_fwalk_reent+0x3a>
 8006b2a:	4629      	mov	r1, r5
 8006b2c:	4630      	mov	r0, r6
 8006b2e:	47c0      	blx	r8
 8006b30:	4307      	orrs	r7, r0
 8006b32:	3568      	adds	r5, #104	; 0x68
 8006b34:	e7e9      	b.n	8006b0a <_fwalk_reent+0x12>
	...

08006b38 <_localeconv_r>:
 8006b38:	4800      	ldr	r0, [pc, #0]	; (8006b3c <_localeconv_r+0x4>)
 8006b3a:	4770      	bx	lr
 8006b3c:	2000016c 	.word	0x2000016c

08006b40 <__retarget_lock_init_recursive>:
 8006b40:	4770      	bx	lr

08006b42 <__retarget_lock_acquire_recursive>:
 8006b42:	4770      	bx	lr

08006b44 <__retarget_lock_release_recursive>:
 8006b44:	4770      	bx	lr
	...

08006b48 <malloc>:
 8006b48:	4b02      	ldr	r3, [pc, #8]	; (8006b54 <malloc+0xc>)
 8006b4a:	4601      	mov	r1, r0
 8006b4c:	6818      	ldr	r0, [r3, #0]
 8006b4e:	f000 bc09 	b.w	8007364 <_malloc_r>
 8006b52:	bf00      	nop
 8006b54:	20000018 	.word	0x20000018

08006b58 <_Balloc>:
 8006b58:	b570      	push	{r4, r5, r6, lr}
 8006b5a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006b5c:	4604      	mov	r4, r0
 8006b5e:	460d      	mov	r5, r1
 8006b60:	b976      	cbnz	r6, 8006b80 <_Balloc+0x28>
 8006b62:	2010      	movs	r0, #16
 8006b64:	f7ff fff0 	bl	8006b48 <malloc>
 8006b68:	4602      	mov	r2, r0
 8006b6a:	6260      	str	r0, [r4, #36]	; 0x24
 8006b6c:	b920      	cbnz	r0, 8006b78 <_Balloc+0x20>
 8006b6e:	4b18      	ldr	r3, [pc, #96]	; (8006bd0 <_Balloc+0x78>)
 8006b70:	4818      	ldr	r0, [pc, #96]	; (8006bd4 <_Balloc+0x7c>)
 8006b72:	2166      	movs	r1, #102	; 0x66
 8006b74:	f000 feea 	bl	800794c <__assert_func>
 8006b78:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006b7c:	6006      	str	r6, [r0, #0]
 8006b7e:	60c6      	str	r6, [r0, #12]
 8006b80:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8006b82:	68f3      	ldr	r3, [r6, #12]
 8006b84:	b183      	cbz	r3, 8006ba8 <_Balloc+0x50>
 8006b86:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006b88:	68db      	ldr	r3, [r3, #12]
 8006b8a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006b8e:	b9b8      	cbnz	r0, 8006bc0 <_Balloc+0x68>
 8006b90:	2101      	movs	r1, #1
 8006b92:	fa01 f605 	lsl.w	r6, r1, r5
 8006b96:	1d72      	adds	r2, r6, #5
 8006b98:	0092      	lsls	r2, r2, #2
 8006b9a:	4620      	mov	r0, r4
 8006b9c:	f000 fb60 	bl	8007260 <_calloc_r>
 8006ba0:	b160      	cbz	r0, 8006bbc <_Balloc+0x64>
 8006ba2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006ba6:	e00e      	b.n	8006bc6 <_Balloc+0x6e>
 8006ba8:	2221      	movs	r2, #33	; 0x21
 8006baa:	2104      	movs	r1, #4
 8006bac:	4620      	mov	r0, r4
 8006bae:	f000 fb57 	bl	8007260 <_calloc_r>
 8006bb2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006bb4:	60f0      	str	r0, [r6, #12]
 8006bb6:	68db      	ldr	r3, [r3, #12]
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d1e4      	bne.n	8006b86 <_Balloc+0x2e>
 8006bbc:	2000      	movs	r0, #0
 8006bbe:	bd70      	pop	{r4, r5, r6, pc}
 8006bc0:	6802      	ldr	r2, [r0, #0]
 8006bc2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006bc6:	2300      	movs	r3, #0
 8006bc8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006bcc:	e7f7      	b.n	8006bbe <_Balloc+0x66>
 8006bce:	bf00      	nop
 8006bd0:	080085a1 	.word	0x080085a1
 8006bd4:	08008684 	.word	0x08008684

08006bd8 <_Bfree>:
 8006bd8:	b570      	push	{r4, r5, r6, lr}
 8006bda:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006bdc:	4605      	mov	r5, r0
 8006bde:	460c      	mov	r4, r1
 8006be0:	b976      	cbnz	r6, 8006c00 <_Bfree+0x28>
 8006be2:	2010      	movs	r0, #16
 8006be4:	f7ff ffb0 	bl	8006b48 <malloc>
 8006be8:	4602      	mov	r2, r0
 8006bea:	6268      	str	r0, [r5, #36]	; 0x24
 8006bec:	b920      	cbnz	r0, 8006bf8 <_Bfree+0x20>
 8006bee:	4b09      	ldr	r3, [pc, #36]	; (8006c14 <_Bfree+0x3c>)
 8006bf0:	4809      	ldr	r0, [pc, #36]	; (8006c18 <_Bfree+0x40>)
 8006bf2:	218a      	movs	r1, #138	; 0x8a
 8006bf4:	f000 feaa 	bl	800794c <__assert_func>
 8006bf8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006bfc:	6006      	str	r6, [r0, #0]
 8006bfe:	60c6      	str	r6, [r0, #12]
 8006c00:	b13c      	cbz	r4, 8006c12 <_Bfree+0x3a>
 8006c02:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006c04:	6862      	ldr	r2, [r4, #4]
 8006c06:	68db      	ldr	r3, [r3, #12]
 8006c08:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006c0c:	6021      	str	r1, [r4, #0]
 8006c0e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006c12:	bd70      	pop	{r4, r5, r6, pc}
 8006c14:	080085a1 	.word	0x080085a1
 8006c18:	08008684 	.word	0x08008684

08006c1c <__multadd>:
 8006c1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006c20:	690d      	ldr	r5, [r1, #16]
 8006c22:	4607      	mov	r7, r0
 8006c24:	460c      	mov	r4, r1
 8006c26:	461e      	mov	r6, r3
 8006c28:	f101 0c14 	add.w	ip, r1, #20
 8006c2c:	2000      	movs	r0, #0
 8006c2e:	f8dc 3000 	ldr.w	r3, [ip]
 8006c32:	b299      	uxth	r1, r3
 8006c34:	fb02 6101 	mla	r1, r2, r1, r6
 8006c38:	0c1e      	lsrs	r6, r3, #16
 8006c3a:	0c0b      	lsrs	r3, r1, #16
 8006c3c:	fb02 3306 	mla	r3, r2, r6, r3
 8006c40:	b289      	uxth	r1, r1
 8006c42:	3001      	adds	r0, #1
 8006c44:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006c48:	4285      	cmp	r5, r0
 8006c4a:	f84c 1b04 	str.w	r1, [ip], #4
 8006c4e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006c52:	dcec      	bgt.n	8006c2e <__multadd+0x12>
 8006c54:	b30e      	cbz	r6, 8006c9a <__multadd+0x7e>
 8006c56:	68a3      	ldr	r3, [r4, #8]
 8006c58:	42ab      	cmp	r3, r5
 8006c5a:	dc19      	bgt.n	8006c90 <__multadd+0x74>
 8006c5c:	6861      	ldr	r1, [r4, #4]
 8006c5e:	4638      	mov	r0, r7
 8006c60:	3101      	adds	r1, #1
 8006c62:	f7ff ff79 	bl	8006b58 <_Balloc>
 8006c66:	4680      	mov	r8, r0
 8006c68:	b928      	cbnz	r0, 8006c76 <__multadd+0x5a>
 8006c6a:	4602      	mov	r2, r0
 8006c6c:	4b0c      	ldr	r3, [pc, #48]	; (8006ca0 <__multadd+0x84>)
 8006c6e:	480d      	ldr	r0, [pc, #52]	; (8006ca4 <__multadd+0x88>)
 8006c70:	21b5      	movs	r1, #181	; 0xb5
 8006c72:	f000 fe6b 	bl	800794c <__assert_func>
 8006c76:	6922      	ldr	r2, [r4, #16]
 8006c78:	3202      	adds	r2, #2
 8006c7a:	f104 010c 	add.w	r1, r4, #12
 8006c7e:	0092      	lsls	r2, r2, #2
 8006c80:	300c      	adds	r0, #12
 8006c82:	f7fe fb51 	bl	8005328 <memcpy>
 8006c86:	4621      	mov	r1, r4
 8006c88:	4638      	mov	r0, r7
 8006c8a:	f7ff ffa5 	bl	8006bd8 <_Bfree>
 8006c8e:	4644      	mov	r4, r8
 8006c90:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006c94:	3501      	adds	r5, #1
 8006c96:	615e      	str	r6, [r3, #20]
 8006c98:	6125      	str	r5, [r4, #16]
 8006c9a:	4620      	mov	r0, r4
 8006c9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006ca0:	08008613 	.word	0x08008613
 8006ca4:	08008684 	.word	0x08008684

08006ca8 <__hi0bits>:
 8006ca8:	0c03      	lsrs	r3, r0, #16
 8006caa:	041b      	lsls	r3, r3, #16
 8006cac:	b9d3      	cbnz	r3, 8006ce4 <__hi0bits+0x3c>
 8006cae:	0400      	lsls	r0, r0, #16
 8006cb0:	2310      	movs	r3, #16
 8006cb2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8006cb6:	bf04      	itt	eq
 8006cb8:	0200      	lsleq	r0, r0, #8
 8006cba:	3308      	addeq	r3, #8
 8006cbc:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8006cc0:	bf04      	itt	eq
 8006cc2:	0100      	lsleq	r0, r0, #4
 8006cc4:	3304      	addeq	r3, #4
 8006cc6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8006cca:	bf04      	itt	eq
 8006ccc:	0080      	lsleq	r0, r0, #2
 8006cce:	3302      	addeq	r3, #2
 8006cd0:	2800      	cmp	r0, #0
 8006cd2:	db05      	blt.n	8006ce0 <__hi0bits+0x38>
 8006cd4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8006cd8:	f103 0301 	add.w	r3, r3, #1
 8006cdc:	bf08      	it	eq
 8006cde:	2320      	moveq	r3, #32
 8006ce0:	4618      	mov	r0, r3
 8006ce2:	4770      	bx	lr
 8006ce4:	2300      	movs	r3, #0
 8006ce6:	e7e4      	b.n	8006cb2 <__hi0bits+0xa>

08006ce8 <__lo0bits>:
 8006ce8:	6803      	ldr	r3, [r0, #0]
 8006cea:	f013 0207 	ands.w	r2, r3, #7
 8006cee:	4601      	mov	r1, r0
 8006cf0:	d00b      	beq.n	8006d0a <__lo0bits+0x22>
 8006cf2:	07da      	lsls	r2, r3, #31
 8006cf4:	d423      	bmi.n	8006d3e <__lo0bits+0x56>
 8006cf6:	0798      	lsls	r0, r3, #30
 8006cf8:	bf49      	itett	mi
 8006cfa:	085b      	lsrmi	r3, r3, #1
 8006cfc:	089b      	lsrpl	r3, r3, #2
 8006cfe:	2001      	movmi	r0, #1
 8006d00:	600b      	strmi	r3, [r1, #0]
 8006d02:	bf5c      	itt	pl
 8006d04:	600b      	strpl	r3, [r1, #0]
 8006d06:	2002      	movpl	r0, #2
 8006d08:	4770      	bx	lr
 8006d0a:	b298      	uxth	r0, r3
 8006d0c:	b9a8      	cbnz	r0, 8006d3a <__lo0bits+0x52>
 8006d0e:	0c1b      	lsrs	r3, r3, #16
 8006d10:	2010      	movs	r0, #16
 8006d12:	b2da      	uxtb	r2, r3
 8006d14:	b90a      	cbnz	r2, 8006d1a <__lo0bits+0x32>
 8006d16:	3008      	adds	r0, #8
 8006d18:	0a1b      	lsrs	r3, r3, #8
 8006d1a:	071a      	lsls	r2, r3, #28
 8006d1c:	bf04      	itt	eq
 8006d1e:	091b      	lsreq	r3, r3, #4
 8006d20:	3004      	addeq	r0, #4
 8006d22:	079a      	lsls	r2, r3, #30
 8006d24:	bf04      	itt	eq
 8006d26:	089b      	lsreq	r3, r3, #2
 8006d28:	3002      	addeq	r0, #2
 8006d2a:	07da      	lsls	r2, r3, #31
 8006d2c:	d403      	bmi.n	8006d36 <__lo0bits+0x4e>
 8006d2e:	085b      	lsrs	r3, r3, #1
 8006d30:	f100 0001 	add.w	r0, r0, #1
 8006d34:	d005      	beq.n	8006d42 <__lo0bits+0x5a>
 8006d36:	600b      	str	r3, [r1, #0]
 8006d38:	4770      	bx	lr
 8006d3a:	4610      	mov	r0, r2
 8006d3c:	e7e9      	b.n	8006d12 <__lo0bits+0x2a>
 8006d3e:	2000      	movs	r0, #0
 8006d40:	4770      	bx	lr
 8006d42:	2020      	movs	r0, #32
 8006d44:	4770      	bx	lr
	...

08006d48 <__i2b>:
 8006d48:	b510      	push	{r4, lr}
 8006d4a:	460c      	mov	r4, r1
 8006d4c:	2101      	movs	r1, #1
 8006d4e:	f7ff ff03 	bl	8006b58 <_Balloc>
 8006d52:	4602      	mov	r2, r0
 8006d54:	b928      	cbnz	r0, 8006d62 <__i2b+0x1a>
 8006d56:	4b05      	ldr	r3, [pc, #20]	; (8006d6c <__i2b+0x24>)
 8006d58:	4805      	ldr	r0, [pc, #20]	; (8006d70 <__i2b+0x28>)
 8006d5a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8006d5e:	f000 fdf5 	bl	800794c <__assert_func>
 8006d62:	2301      	movs	r3, #1
 8006d64:	6144      	str	r4, [r0, #20]
 8006d66:	6103      	str	r3, [r0, #16]
 8006d68:	bd10      	pop	{r4, pc}
 8006d6a:	bf00      	nop
 8006d6c:	08008613 	.word	0x08008613
 8006d70:	08008684 	.word	0x08008684

08006d74 <__multiply>:
 8006d74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d78:	4691      	mov	r9, r2
 8006d7a:	690a      	ldr	r2, [r1, #16]
 8006d7c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006d80:	429a      	cmp	r2, r3
 8006d82:	bfb8      	it	lt
 8006d84:	460b      	movlt	r3, r1
 8006d86:	460c      	mov	r4, r1
 8006d88:	bfbc      	itt	lt
 8006d8a:	464c      	movlt	r4, r9
 8006d8c:	4699      	movlt	r9, r3
 8006d8e:	6927      	ldr	r7, [r4, #16]
 8006d90:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006d94:	68a3      	ldr	r3, [r4, #8]
 8006d96:	6861      	ldr	r1, [r4, #4]
 8006d98:	eb07 060a 	add.w	r6, r7, sl
 8006d9c:	42b3      	cmp	r3, r6
 8006d9e:	b085      	sub	sp, #20
 8006da0:	bfb8      	it	lt
 8006da2:	3101      	addlt	r1, #1
 8006da4:	f7ff fed8 	bl	8006b58 <_Balloc>
 8006da8:	b930      	cbnz	r0, 8006db8 <__multiply+0x44>
 8006daa:	4602      	mov	r2, r0
 8006dac:	4b44      	ldr	r3, [pc, #272]	; (8006ec0 <__multiply+0x14c>)
 8006dae:	4845      	ldr	r0, [pc, #276]	; (8006ec4 <__multiply+0x150>)
 8006db0:	f240 115d 	movw	r1, #349	; 0x15d
 8006db4:	f000 fdca 	bl	800794c <__assert_func>
 8006db8:	f100 0514 	add.w	r5, r0, #20
 8006dbc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006dc0:	462b      	mov	r3, r5
 8006dc2:	2200      	movs	r2, #0
 8006dc4:	4543      	cmp	r3, r8
 8006dc6:	d321      	bcc.n	8006e0c <__multiply+0x98>
 8006dc8:	f104 0314 	add.w	r3, r4, #20
 8006dcc:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8006dd0:	f109 0314 	add.w	r3, r9, #20
 8006dd4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8006dd8:	9202      	str	r2, [sp, #8]
 8006dda:	1b3a      	subs	r2, r7, r4
 8006ddc:	3a15      	subs	r2, #21
 8006dde:	f022 0203 	bic.w	r2, r2, #3
 8006de2:	3204      	adds	r2, #4
 8006de4:	f104 0115 	add.w	r1, r4, #21
 8006de8:	428f      	cmp	r7, r1
 8006dea:	bf38      	it	cc
 8006dec:	2204      	movcc	r2, #4
 8006dee:	9201      	str	r2, [sp, #4]
 8006df0:	9a02      	ldr	r2, [sp, #8]
 8006df2:	9303      	str	r3, [sp, #12]
 8006df4:	429a      	cmp	r2, r3
 8006df6:	d80c      	bhi.n	8006e12 <__multiply+0x9e>
 8006df8:	2e00      	cmp	r6, #0
 8006dfa:	dd03      	ble.n	8006e04 <__multiply+0x90>
 8006dfc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d05a      	beq.n	8006eba <__multiply+0x146>
 8006e04:	6106      	str	r6, [r0, #16]
 8006e06:	b005      	add	sp, #20
 8006e08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e0c:	f843 2b04 	str.w	r2, [r3], #4
 8006e10:	e7d8      	b.n	8006dc4 <__multiply+0x50>
 8006e12:	f8b3 a000 	ldrh.w	sl, [r3]
 8006e16:	f1ba 0f00 	cmp.w	sl, #0
 8006e1a:	d024      	beq.n	8006e66 <__multiply+0xf2>
 8006e1c:	f104 0e14 	add.w	lr, r4, #20
 8006e20:	46a9      	mov	r9, r5
 8006e22:	f04f 0c00 	mov.w	ip, #0
 8006e26:	f85e 2b04 	ldr.w	r2, [lr], #4
 8006e2a:	f8d9 1000 	ldr.w	r1, [r9]
 8006e2e:	fa1f fb82 	uxth.w	fp, r2
 8006e32:	b289      	uxth	r1, r1
 8006e34:	fb0a 110b 	mla	r1, sl, fp, r1
 8006e38:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8006e3c:	f8d9 2000 	ldr.w	r2, [r9]
 8006e40:	4461      	add	r1, ip
 8006e42:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006e46:	fb0a c20b 	mla	r2, sl, fp, ip
 8006e4a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8006e4e:	b289      	uxth	r1, r1
 8006e50:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006e54:	4577      	cmp	r7, lr
 8006e56:	f849 1b04 	str.w	r1, [r9], #4
 8006e5a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006e5e:	d8e2      	bhi.n	8006e26 <__multiply+0xb2>
 8006e60:	9a01      	ldr	r2, [sp, #4]
 8006e62:	f845 c002 	str.w	ip, [r5, r2]
 8006e66:	9a03      	ldr	r2, [sp, #12]
 8006e68:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006e6c:	3304      	adds	r3, #4
 8006e6e:	f1b9 0f00 	cmp.w	r9, #0
 8006e72:	d020      	beq.n	8006eb6 <__multiply+0x142>
 8006e74:	6829      	ldr	r1, [r5, #0]
 8006e76:	f104 0c14 	add.w	ip, r4, #20
 8006e7a:	46ae      	mov	lr, r5
 8006e7c:	f04f 0a00 	mov.w	sl, #0
 8006e80:	f8bc b000 	ldrh.w	fp, [ip]
 8006e84:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8006e88:	fb09 220b 	mla	r2, r9, fp, r2
 8006e8c:	4492      	add	sl, r2
 8006e8e:	b289      	uxth	r1, r1
 8006e90:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8006e94:	f84e 1b04 	str.w	r1, [lr], #4
 8006e98:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006e9c:	f8be 1000 	ldrh.w	r1, [lr]
 8006ea0:	0c12      	lsrs	r2, r2, #16
 8006ea2:	fb09 1102 	mla	r1, r9, r2, r1
 8006ea6:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8006eaa:	4567      	cmp	r7, ip
 8006eac:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006eb0:	d8e6      	bhi.n	8006e80 <__multiply+0x10c>
 8006eb2:	9a01      	ldr	r2, [sp, #4]
 8006eb4:	50a9      	str	r1, [r5, r2]
 8006eb6:	3504      	adds	r5, #4
 8006eb8:	e79a      	b.n	8006df0 <__multiply+0x7c>
 8006eba:	3e01      	subs	r6, #1
 8006ebc:	e79c      	b.n	8006df8 <__multiply+0x84>
 8006ebe:	bf00      	nop
 8006ec0:	08008613 	.word	0x08008613
 8006ec4:	08008684 	.word	0x08008684

08006ec8 <__pow5mult>:
 8006ec8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006ecc:	4615      	mov	r5, r2
 8006ece:	f012 0203 	ands.w	r2, r2, #3
 8006ed2:	4606      	mov	r6, r0
 8006ed4:	460f      	mov	r7, r1
 8006ed6:	d007      	beq.n	8006ee8 <__pow5mult+0x20>
 8006ed8:	4c25      	ldr	r4, [pc, #148]	; (8006f70 <__pow5mult+0xa8>)
 8006eda:	3a01      	subs	r2, #1
 8006edc:	2300      	movs	r3, #0
 8006ede:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006ee2:	f7ff fe9b 	bl	8006c1c <__multadd>
 8006ee6:	4607      	mov	r7, r0
 8006ee8:	10ad      	asrs	r5, r5, #2
 8006eea:	d03d      	beq.n	8006f68 <__pow5mult+0xa0>
 8006eec:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8006eee:	b97c      	cbnz	r4, 8006f10 <__pow5mult+0x48>
 8006ef0:	2010      	movs	r0, #16
 8006ef2:	f7ff fe29 	bl	8006b48 <malloc>
 8006ef6:	4602      	mov	r2, r0
 8006ef8:	6270      	str	r0, [r6, #36]	; 0x24
 8006efa:	b928      	cbnz	r0, 8006f08 <__pow5mult+0x40>
 8006efc:	4b1d      	ldr	r3, [pc, #116]	; (8006f74 <__pow5mult+0xac>)
 8006efe:	481e      	ldr	r0, [pc, #120]	; (8006f78 <__pow5mult+0xb0>)
 8006f00:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8006f04:	f000 fd22 	bl	800794c <__assert_func>
 8006f08:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006f0c:	6004      	str	r4, [r0, #0]
 8006f0e:	60c4      	str	r4, [r0, #12]
 8006f10:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8006f14:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006f18:	b94c      	cbnz	r4, 8006f2e <__pow5mult+0x66>
 8006f1a:	f240 2171 	movw	r1, #625	; 0x271
 8006f1e:	4630      	mov	r0, r6
 8006f20:	f7ff ff12 	bl	8006d48 <__i2b>
 8006f24:	2300      	movs	r3, #0
 8006f26:	f8c8 0008 	str.w	r0, [r8, #8]
 8006f2a:	4604      	mov	r4, r0
 8006f2c:	6003      	str	r3, [r0, #0]
 8006f2e:	f04f 0900 	mov.w	r9, #0
 8006f32:	07eb      	lsls	r3, r5, #31
 8006f34:	d50a      	bpl.n	8006f4c <__pow5mult+0x84>
 8006f36:	4639      	mov	r1, r7
 8006f38:	4622      	mov	r2, r4
 8006f3a:	4630      	mov	r0, r6
 8006f3c:	f7ff ff1a 	bl	8006d74 <__multiply>
 8006f40:	4639      	mov	r1, r7
 8006f42:	4680      	mov	r8, r0
 8006f44:	4630      	mov	r0, r6
 8006f46:	f7ff fe47 	bl	8006bd8 <_Bfree>
 8006f4a:	4647      	mov	r7, r8
 8006f4c:	106d      	asrs	r5, r5, #1
 8006f4e:	d00b      	beq.n	8006f68 <__pow5mult+0xa0>
 8006f50:	6820      	ldr	r0, [r4, #0]
 8006f52:	b938      	cbnz	r0, 8006f64 <__pow5mult+0x9c>
 8006f54:	4622      	mov	r2, r4
 8006f56:	4621      	mov	r1, r4
 8006f58:	4630      	mov	r0, r6
 8006f5a:	f7ff ff0b 	bl	8006d74 <__multiply>
 8006f5e:	6020      	str	r0, [r4, #0]
 8006f60:	f8c0 9000 	str.w	r9, [r0]
 8006f64:	4604      	mov	r4, r0
 8006f66:	e7e4      	b.n	8006f32 <__pow5mult+0x6a>
 8006f68:	4638      	mov	r0, r7
 8006f6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006f6e:	bf00      	nop
 8006f70:	080087d0 	.word	0x080087d0
 8006f74:	080085a1 	.word	0x080085a1
 8006f78:	08008684 	.word	0x08008684

08006f7c <__lshift>:
 8006f7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006f80:	460c      	mov	r4, r1
 8006f82:	6849      	ldr	r1, [r1, #4]
 8006f84:	6923      	ldr	r3, [r4, #16]
 8006f86:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006f8a:	68a3      	ldr	r3, [r4, #8]
 8006f8c:	4607      	mov	r7, r0
 8006f8e:	4691      	mov	r9, r2
 8006f90:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006f94:	f108 0601 	add.w	r6, r8, #1
 8006f98:	42b3      	cmp	r3, r6
 8006f9a:	db0b      	blt.n	8006fb4 <__lshift+0x38>
 8006f9c:	4638      	mov	r0, r7
 8006f9e:	f7ff fddb 	bl	8006b58 <_Balloc>
 8006fa2:	4605      	mov	r5, r0
 8006fa4:	b948      	cbnz	r0, 8006fba <__lshift+0x3e>
 8006fa6:	4602      	mov	r2, r0
 8006fa8:	4b2a      	ldr	r3, [pc, #168]	; (8007054 <__lshift+0xd8>)
 8006faa:	482b      	ldr	r0, [pc, #172]	; (8007058 <__lshift+0xdc>)
 8006fac:	f240 11d9 	movw	r1, #473	; 0x1d9
 8006fb0:	f000 fccc 	bl	800794c <__assert_func>
 8006fb4:	3101      	adds	r1, #1
 8006fb6:	005b      	lsls	r3, r3, #1
 8006fb8:	e7ee      	b.n	8006f98 <__lshift+0x1c>
 8006fba:	2300      	movs	r3, #0
 8006fbc:	f100 0114 	add.w	r1, r0, #20
 8006fc0:	f100 0210 	add.w	r2, r0, #16
 8006fc4:	4618      	mov	r0, r3
 8006fc6:	4553      	cmp	r3, sl
 8006fc8:	db37      	blt.n	800703a <__lshift+0xbe>
 8006fca:	6920      	ldr	r0, [r4, #16]
 8006fcc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006fd0:	f104 0314 	add.w	r3, r4, #20
 8006fd4:	f019 091f 	ands.w	r9, r9, #31
 8006fd8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006fdc:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8006fe0:	d02f      	beq.n	8007042 <__lshift+0xc6>
 8006fe2:	f1c9 0e20 	rsb	lr, r9, #32
 8006fe6:	468a      	mov	sl, r1
 8006fe8:	f04f 0c00 	mov.w	ip, #0
 8006fec:	681a      	ldr	r2, [r3, #0]
 8006fee:	fa02 f209 	lsl.w	r2, r2, r9
 8006ff2:	ea42 020c 	orr.w	r2, r2, ip
 8006ff6:	f84a 2b04 	str.w	r2, [sl], #4
 8006ffa:	f853 2b04 	ldr.w	r2, [r3], #4
 8006ffe:	4298      	cmp	r0, r3
 8007000:	fa22 fc0e 	lsr.w	ip, r2, lr
 8007004:	d8f2      	bhi.n	8006fec <__lshift+0x70>
 8007006:	1b03      	subs	r3, r0, r4
 8007008:	3b15      	subs	r3, #21
 800700a:	f023 0303 	bic.w	r3, r3, #3
 800700e:	3304      	adds	r3, #4
 8007010:	f104 0215 	add.w	r2, r4, #21
 8007014:	4290      	cmp	r0, r2
 8007016:	bf38      	it	cc
 8007018:	2304      	movcc	r3, #4
 800701a:	f841 c003 	str.w	ip, [r1, r3]
 800701e:	f1bc 0f00 	cmp.w	ip, #0
 8007022:	d001      	beq.n	8007028 <__lshift+0xac>
 8007024:	f108 0602 	add.w	r6, r8, #2
 8007028:	3e01      	subs	r6, #1
 800702a:	4638      	mov	r0, r7
 800702c:	612e      	str	r6, [r5, #16]
 800702e:	4621      	mov	r1, r4
 8007030:	f7ff fdd2 	bl	8006bd8 <_Bfree>
 8007034:	4628      	mov	r0, r5
 8007036:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800703a:	f842 0f04 	str.w	r0, [r2, #4]!
 800703e:	3301      	adds	r3, #1
 8007040:	e7c1      	b.n	8006fc6 <__lshift+0x4a>
 8007042:	3904      	subs	r1, #4
 8007044:	f853 2b04 	ldr.w	r2, [r3], #4
 8007048:	f841 2f04 	str.w	r2, [r1, #4]!
 800704c:	4298      	cmp	r0, r3
 800704e:	d8f9      	bhi.n	8007044 <__lshift+0xc8>
 8007050:	e7ea      	b.n	8007028 <__lshift+0xac>
 8007052:	bf00      	nop
 8007054:	08008613 	.word	0x08008613
 8007058:	08008684 	.word	0x08008684

0800705c <__mcmp>:
 800705c:	b530      	push	{r4, r5, lr}
 800705e:	6902      	ldr	r2, [r0, #16]
 8007060:	690c      	ldr	r4, [r1, #16]
 8007062:	1b12      	subs	r2, r2, r4
 8007064:	d10e      	bne.n	8007084 <__mcmp+0x28>
 8007066:	f100 0314 	add.w	r3, r0, #20
 800706a:	3114      	adds	r1, #20
 800706c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007070:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007074:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007078:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800707c:	42a5      	cmp	r5, r4
 800707e:	d003      	beq.n	8007088 <__mcmp+0x2c>
 8007080:	d305      	bcc.n	800708e <__mcmp+0x32>
 8007082:	2201      	movs	r2, #1
 8007084:	4610      	mov	r0, r2
 8007086:	bd30      	pop	{r4, r5, pc}
 8007088:	4283      	cmp	r3, r0
 800708a:	d3f3      	bcc.n	8007074 <__mcmp+0x18>
 800708c:	e7fa      	b.n	8007084 <__mcmp+0x28>
 800708e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007092:	e7f7      	b.n	8007084 <__mcmp+0x28>

08007094 <__mdiff>:
 8007094:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007098:	460c      	mov	r4, r1
 800709a:	4606      	mov	r6, r0
 800709c:	4611      	mov	r1, r2
 800709e:	4620      	mov	r0, r4
 80070a0:	4690      	mov	r8, r2
 80070a2:	f7ff ffdb 	bl	800705c <__mcmp>
 80070a6:	1e05      	subs	r5, r0, #0
 80070a8:	d110      	bne.n	80070cc <__mdiff+0x38>
 80070aa:	4629      	mov	r1, r5
 80070ac:	4630      	mov	r0, r6
 80070ae:	f7ff fd53 	bl	8006b58 <_Balloc>
 80070b2:	b930      	cbnz	r0, 80070c2 <__mdiff+0x2e>
 80070b4:	4b3a      	ldr	r3, [pc, #232]	; (80071a0 <__mdiff+0x10c>)
 80070b6:	4602      	mov	r2, r0
 80070b8:	f240 2132 	movw	r1, #562	; 0x232
 80070bc:	4839      	ldr	r0, [pc, #228]	; (80071a4 <__mdiff+0x110>)
 80070be:	f000 fc45 	bl	800794c <__assert_func>
 80070c2:	2301      	movs	r3, #1
 80070c4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80070c8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80070cc:	bfa4      	itt	ge
 80070ce:	4643      	movge	r3, r8
 80070d0:	46a0      	movge	r8, r4
 80070d2:	4630      	mov	r0, r6
 80070d4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80070d8:	bfa6      	itte	ge
 80070da:	461c      	movge	r4, r3
 80070dc:	2500      	movge	r5, #0
 80070de:	2501      	movlt	r5, #1
 80070e0:	f7ff fd3a 	bl	8006b58 <_Balloc>
 80070e4:	b920      	cbnz	r0, 80070f0 <__mdiff+0x5c>
 80070e6:	4b2e      	ldr	r3, [pc, #184]	; (80071a0 <__mdiff+0x10c>)
 80070e8:	4602      	mov	r2, r0
 80070ea:	f44f 7110 	mov.w	r1, #576	; 0x240
 80070ee:	e7e5      	b.n	80070bc <__mdiff+0x28>
 80070f0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80070f4:	6926      	ldr	r6, [r4, #16]
 80070f6:	60c5      	str	r5, [r0, #12]
 80070f8:	f104 0914 	add.w	r9, r4, #20
 80070fc:	f108 0514 	add.w	r5, r8, #20
 8007100:	f100 0e14 	add.w	lr, r0, #20
 8007104:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8007108:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800710c:	f108 0210 	add.w	r2, r8, #16
 8007110:	46f2      	mov	sl, lr
 8007112:	2100      	movs	r1, #0
 8007114:	f859 3b04 	ldr.w	r3, [r9], #4
 8007118:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800711c:	fa1f f883 	uxth.w	r8, r3
 8007120:	fa11 f18b 	uxtah	r1, r1, fp
 8007124:	0c1b      	lsrs	r3, r3, #16
 8007126:	eba1 0808 	sub.w	r8, r1, r8
 800712a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800712e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8007132:	fa1f f888 	uxth.w	r8, r8
 8007136:	1419      	asrs	r1, r3, #16
 8007138:	454e      	cmp	r6, r9
 800713a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800713e:	f84a 3b04 	str.w	r3, [sl], #4
 8007142:	d8e7      	bhi.n	8007114 <__mdiff+0x80>
 8007144:	1b33      	subs	r3, r6, r4
 8007146:	3b15      	subs	r3, #21
 8007148:	f023 0303 	bic.w	r3, r3, #3
 800714c:	3304      	adds	r3, #4
 800714e:	3415      	adds	r4, #21
 8007150:	42a6      	cmp	r6, r4
 8007152:	bf38      	it	cc
 8007154:	2304      	movcc	r3, #4
 8007156:	441d      	add	r5, r3
 8007158:	4473      	add	r3, lr
 800715a:	469e      	mov	lr, r3
 800715c:	462e      	mov	r6, r5
 800715e:	4566      	cmp	r6, ip
 8007160:	d30e      	bcc.n	8007180 <__mdiff+0xec>
 8007162:	f10c 0203 	add.w	r2, ip, #3
 8007166:	1b52      	subs	r2, r2, r5
 8007168:	f022 0203 	bic.w	r2, r2, #3
 800716c:	3d03      	subs	r5, #3
 800716e:	45ac      	cmp	ip, r5
 8007170:	bf38      	it	cc
 8007172:	2200      	movcc	r2, #0
 8007174:	441a      	add	r2, r3
 8007176:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800717a:	b17b      	cbz	r3, 800719c <__mdiff+0x108>
 800717c:	6107      	str	r7, [r0, #16]
 800717e:	e7a3      	b.n	80070c8 <__mdiff+0x34>
 8007180:	f856 8b04 	ldr.w	r8, [r6], #4
 8007184:	fa11 f288 	uxtah	r2, r1, r8
 8007188:	1414      	asrs	r4, r2, #16
 800718a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800718e:	b292      	uxth	r2, r2
 8007190:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8007194:	f84e 2b04 	str.w	r2, [lr], #4
 8007198:	1421      	asrs	r1, r4, #16
 800719a:	e7e0      	b.n	800715e <__mdiff+0xca>
 800719c:	3f01      	subs	r7, #1
 800719e:	e7ea      	b.n	8007176 <__mdiff+0xe2>
 80071a0:	08008613 	.word	0x08008613
 80071a4:	08008684 	.word	0x08008684

080071a8 <__d2b>:
 80071a8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80071ac:	4689      	mov	r9, r1
 80071ae:	2101      	movs	r1, #1
 80071b0:	ec57 6b10 	vmov	r6, r7, d0
 80071b4:	4690      	mov	r8, r2
 80071b6:	f7ff fccf 	bl	8006b58 <_Balloc>
 80071ba:	4604      	mov	r4, r0
 80071bc:	b930      	cbnz	r0, 80071cc <__d2b+0x24>
 80071be:	4602      	mov	r2, r0
 80071c0:	4b25      	ldr	r3, [pc, #148]	; (8007258 <__d2b+0xb0>)
 80071c2:	4826      	ldr	r0, [pc, #152]	; (800725c <__d2b+0xb4>)
 80071c4:	f240 310a 	movw	r1, #778	; 0x30a
 80071c8:	f000 fbc0 	bl	800794c <__assert_func>
 80071cc:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80071d0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80071d4:	bb35      	cbnz	r5, 8007224 <__d2b+0x7c>
 80071d6:	2e00      	cmp	r6, #0
 80071d8:	9301      	str	r3, [sp, #4]
 80071da:	d028      	beq.n	800722e <__d2b+0x86>
 80071dc:	4668      	mov	r0, sp
 80071de:	9600      	str	r6, [sp, #0]
 80071e0:	f7ff fd82 	bl	8006ce8 <__lo0bits>
 80071e4:	9900      	ldr	r1, [sp, #0]
 80071e6:	b300      	cbz	r0, 800722a <__d2b+0x82>
 80071e8:	9a01      	ldr	r2, [sp, #4]
 80071ea:	f1c0 0320 	rsb	r3, r0, #32
 80071ee:	fa02 f303 	lsl.w	r3, r2, r3
 80071f2:	430b      	orrs	r3, r1
 80071f4:	40c2      	lsrs	r2, r0
 80071f6:	6163      	str	r3, [r4, #20]
 80071f8:	9201      	str	r2, [sp, #4]
 80071fa:	9b01      	ldr	r3, [sp, #4]
 80071fc:	61a3      	str	r3, [r4, #24]
 80071fe:	2b00      	cmp	r3, #0
 8007200:	bf14      	ite	ne
 8007202:	2202      	movne	r2, #2
 8007204:	2201      	moveq	r2, #1
 8007206:	6122      	str	r2, [r4, #16]
 8007208:	b1d5      	cbz	r5, 8007240 <__d2b+0x98>
 800720a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800720e:	4405      	add	r5, r0
 8007210:	f8c9 5000 	str.w	r5, [r9]
 8007214:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007218:	f8c8 0000 	str.w	r0, [r8]
 800721c:	4620      	mov	r0, r4
 800721e:	b003      	add	sp, #12
 8007220:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007224:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007228:	e7d5      	b.n	80071d6 <__d2b+0x2e>
 800722a:	6161      	str	r1, [r4, #20]
 800722c:	e7e5      	b.n	80071fa <__d2b+0x52>
 800722e:	a801      	add	r0, sp, #4
 8007230:	f7ff fd5a 	bl	8006ce8 <__lo0bits>
 8007234:	9b01      	ldr	r3, [sp, #4]
 8007236:	6163      	str	r3, [r4, #20]
 8007238:	2201      	movs	r2, #1
 800723a:	6122      	str	r2, [r4, #16]
 800723c:	3020      	adds	r0, #32
 800723e:	e7e3      	b.n	8007208 <__d2b+0x60>
 8007240:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007244:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007248:	f8c9 0000 	str.w	r0, [r9]
 800724c:	6918      	ldr	r0, [r3, #16]
 800724e:	f7ff fd2b 	bl	8006ca8 <__hi0bits>
 8007252:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007256:	e7df      	b.n	8007218 <__d2b+0x70>
 8007258:	08008613 	.word	0x08008613
 800725c:	08008684 	.word	0x08008684

08007260 <_calloc_r>:
 8007260:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007262:	fba1 2402 	umull	r2, r4, r1, r2
 8007266:	b94c      	cbnz	r4, 800727c <_calloc_r+0x1c>
 8007268:	4611      	mov	r1, r2
 800726a:	9201      	str	r2, [sp, #4]
 800726c:	f000 f87a 	bl	8007364 <_malloc_r>
 8007270:	9a01      	ldr	r2, [sp, #4]
 8007272:	4605      	mov	r5, r0
 8007274:	b930      	cbnz	r0, 8007284 <_calloc_r+0x24>
 8007276:	4628      	mov	r0, r5
 8007278:	b003      	add	sp, #12
 800727a:	bd30      	pop	{r4, r5, pc}
 800727c:	220c      	movs	r2, #12
 800727e:	6002      	str	r2, [r0, #0]
 8007280:	2500      	movs	r5, #0
 8007282:	e7f8      	b.n	8007276 <_calloc_r+0x16>
 8007284:	4621      	mov	r1, r4
 8007286:	f7fe f85d 	bl	8005344 <memset>
 800728a:	e7f4      	b.n	8007276 <_calloc_r+0x16>

0800728c <_free_r>:
 800728c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800728e:	2900      	cmp	r1, #0
 8007290:	d044      	beq.n	800731c <_free_r+0x90>
 8007292:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007296:	9001      	str	r0, [sp, #4]
 8007298:	2b00      	cmp	r3, #0
 800729a:	f1a1 0404 	sub.w	r4, r1, #4
 800729e:	bfb8      	it	lt
 80072a0:	18e4      	addlt	r4, r4, r3
 80072a2:	f000 fcdf 	bl	8007c64 <__malloc_lock>
 80072a6:	4a1e      	ldr	r2, [pc, #120]	; (8007320 <_free_r+0x94>)
 80072a8:	9801      	ldr	r0, [sp, #4]
 80072aa:	6813      	ldr	r3, [r2, #0]
 80072ac:	b933      	cbnz	r3, 80072bc <_free_r+0x30>
 80072ae:	6063      	str	r3, [r4, #4]
 80072b0:	6014      	str	r4, [r2, #0]
 80072b2:	b003      	add	sp, #12
 80072b4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80072b8:	f000 bcda 	b.w	8007c70 <__malloc_unlock>
 80072bc:	42a3      	cmp	r3, r4
 80072be:	d908      	bls.n	80072d2 <_free_r+0x46>
 80072c0:	6825      	ldr	r5, [r4, #0]
 80072c2:	1961      	adds	r1, r4, r5
 80072c4:	428b      	cmp	r3, r1
 80072c6:	bf01      	itttt	eq
 80072c8:	6819      	ldreq	r1, [r3, #0]
 80072ca:	685b      	ldreq	r3, [r3, #4]
 80072cc:	1949      	addeq	r1, r1, r5
 80072ce:	6021      	streq	r1, [r4, #0]
 80072d0:	e7ed      	b.n	80072ae <_free_r+0x22>
 80072d2:	461a      	mov	r2, r3
 80072d4:	685b      	ldr	r3, [r3, #4]
 80072d6:	b10b      	cbz	r3, 80072dc <_free_r+0x50>
 80072d8:	42a3      	cmp	r3, r4
 80072da:	d9fa      	bls.n	80072d2 <_free_r+0x46>
 80072dc:	6811      	ldr	r1, [r2, #0]
 80072de:	1855      	adds	r5, r2, r1
 80072e0:	42a5      	cmp	r5, r4
 80072e2:	d10b      	bne.n	80072fc <_free_r+0x70>
 80072e4:	6824      	ldr	r4, [r4, #0]
 80072e6:	4421      	add	r1, r4
 80072e8:	1854      	adds	r4, r2, r1
 80072ea:	42a3      	cmp	r3, r4
 80072ec:	6011      	str	r1, [r2, #0]
 80072ee:	d1e0      	bne.n	80072b2 <_free_r+0x26>
 80072f0:	681c      	ldr	r4, [r3, #0]
 80072f2:	685b      	ldr	r3, [r3, #4]
 80072f4:	6053      	str	r3, [r2, #4]
 80072f6:	4421      	add	r1, r4
 80072f8:	6011      	str	r1, [r2, #0]
 80072fa:	e7da      	b.n	80072b2 <_free_r+0x26>
 80072fc:	d902      	bls.n	8007304 <_free_r+0x78>
 80072fe:	230c      	movs	r3, #12
 8007300:	6003      	str	r3, [r0, #0]
 8007302:	e7d6      	b.n	80072b2 <_free_r+0x26>
 8007304:	6825      	ldr	r5, [r4, #0]
 8007306:	1961      	adds	r1, r4, r5
 8007308:	428b      	cmp	r3, r1
 800730a:	bf04      	itt	eq
 800730c:	6819      	ldreq	r1, [r3, #0]
 800730e:	685b      	ldreq	r3, [r3, #4]
 8007310:	6063      	str	r3, [r4, #4]
 8007312:	bf04      	itt	eq
 8007314:	1949      	addeq	r1, r1, r5
 8007316:	6021      	streq	r1, [r4, #0]
 8007318:	6054      	str	r4, [r2, #4]
 800731a:	e7ca      	b.n	80072b2 <_free_r+0x26>
 800731c:	b003      	add	sp, #12
 800731e:	bd30      	pop	{r4, r5, pc}
 8007320:	200002f8 	.word	0x200002f8

08007324 <sbrk_aligned>:
 8007324:	b570      	push	{r4, r5, r6, lr}
 8007326:	4e0e      	ldr	r6, [pc, #56]	; (8007360 <sbrk_aligned+0x3c>)
 8007328:	460c      	mov	r4, r1
 800732a:	6831      	ldr	r1, [r6, #0]
 800732c:	4605      	mov	r5, r0
 800732e:	b911      	cbnz	r1, 8007336 <sbrk_aligned+0x12>
 8007330:	f000 f9e6 	bl	8007700 <_sbrk_r>
 8007334:	6030      	str	r0, [r6, #0]
 8007336:	4621      	mov	r1, r4
 8007338:	4628      	mov	r0, r5
 800733a:	f000 f9e1 	bl	8007700 <_sbrk_r>
 800733e:	1c43      	adds	r3, r0, #1
 8007340:	d00a      	beq.n	8007358 <sbrk_aligned+0x34>
 8007342:	1cc4      	adds	r4, r0, #3
 8007344:	f024 0403 	bic.w	r4, r4, #3
 8007348:	42a0      	cmp	r0, r4
 800734a:	d007      	beq.n	800735c <sbrk_aligned+0x38>
 800734c:	1a21      	subs	r1, r4, r0
 800734e:	4628      	mov	r0, r5
 8007350:	f000 f9d6 	bl	8007700 <_sbrk_r>
 8007354:	3001      	adds	r0, #1
 8007356:	d101      	bne.n	800735c <sbrk_aligned+0x38>
 8007358:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800735c:	4620      	mov	r0, r4
 800735e:	bd70      	pop	{r4, r5, r6, pc}
 8007360:	200002fc 	.word	0x200002fc

08007364 <_malloc_r>:
 8007364:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007368:	1ccd      	adds	r5, r1, #3
 800736a:	f025 0503 	bic.w	r5, r5, #3
 800736e:	3508      	adds	r5, #8
 8007370:	2d0c      	cmp	r5, #12
 8007372:	bf38      	it	cc
 8007374:	250c      	movcc	r5, #12
 8007376:	2d00      	cmp	r5, #0
 8007378:	4607      	mov	r7, r0
 800737a:	db01      	blt.n	8007380 <_malloc_r+0x1c>
 800737c:	42a9      	cmp	r1, r5
 800737e:	d905      	bls.n	800738c <_malloc_r+0x28>
 8007380:	230c      	movs	r3, #12
 8007382:	603b      	str	r3, [r7, #0]
 8007384:	2600      	movs	r6, #0
 8007386:	4630      	mov	r0, r6
 8007388:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800738c:	4e2e      	ldr	r6, [pc, #184]	; (8007448 <_malloc_r+0xe4>)
 800738e:	f000 fc69 	bl	8007c64 <__malloc_lock>
 8007392:	6833      	ldr	r3, [r6, #0]
 8007394:	461c      	mov	r4, r3
 8007396:	bb34      	cbnz	r4, 80073e6 <_malloc_r+0x82>
 8007398:	4629      	mov	r1, r5
 800739a:	4638      	mov	r0, r7
 800739c:	f7ff ffc2 	bl	8007324 <sbrk_aligned>
 80073a0:	1c43      	adds	r3, r0, #1
 80073a2:	4604      	mov	r4, r0
 80073a4:	d14d      	bne.n	8007442 <_malloc_r+0xde>
 80073a6:	6834      	ldr	r4, [r6, #0]
 80073a8:	4626      	mov	r6, r4
 80073aa:	2e00      	cmp	r6, #0
 80073ac:	d140      	bne.n	8007430 <_malloc_r+0xcc>
 80073ae:	6823      	ldr	r3, [r4, #0]
 80073b0:	4631      	mov	r1, r6
 80073b2:	4638      	mov	r0, r7
 80073b4:	eb04 0803 	add.w	r8, r4, r3
 80073b8:	f000 f9a2 	bl	8007700 <_sbrk_r>
 80073bc:	4580      	cmp	r8, r0
 80073be:	d13a      	bne.n	8007436 <_malloc_r+0xd2>
 80073c0:	6821      	ldr	r1, [r4, #0]
 80073c2:	3503      	adds	r5, #3
 80073c4:	1a6d      	subs	r5, r5, r1
 80073c6:	f025 0503 	bic.w	r5, r5, #3
 80073ca:	3508      	adds	r5, #8
 80073cc:	2d0c      	cmp	r5, #12
 80073ce:	bf38      	it	cc
 80073d0:	250c      	movcc	r5, #12
 80073d2:	4629      	mov	r1, r5
 80073d4:	4638      	mov	r0, r7
 80073d6:	f7ff ffa5 	bl	8007324 <sbrk_aligned>
 80073da:	3001      	adds	r0, #1
 80073dc:	d02b      	beq.n	8007436 <_malloc_r+0xd2>
 80073de:	6823      	ldr	r3, [r4, #0]
 80073e0:	442b      	add	r3, r5
 80073e2:	6023      	str	r3, [r4, #0]
 80073e4:	e00e      	b.n	8007404 <_malloc_r+0xa0>
 80073e6:	6822      	ldr	r2, [r4, #0]
 80073e8:	1b52      	subs	r2, r2, r5
 80073ea:	d41e      	bmi.n	800742a <_malloc_r+0xc6>
 80073ec:	2a0b      	cmp	r2, #11
 80073ee:	d916      	bls.n	800741e <_malloc_r+0xba>
 80073f0:	1961      	adds	r1, r4, r5
 80073f2:	42a3      	cmp	r3, r4
 80073f4:	6025      	str	r5, [r4, #0]
 80073f6:	bf18      	it	ne
 80073f8:	6059      	strne	r1, [r3, #4]
 80073fa:	6863      	ldr	r3, [r4, #4]
 80073fc:	bf08      	it	eq
 80073fe:	6031      	streq	r1, [r6, #0]
 8007400:	5162      	str	r2, [r4, r5]
 8007402:	604b      	str	r3, [r1, #4]
 8007404:	4638      	mov	r0, r7
 8007406:	f104 060b 	add.w	r6, r4, #11
 800740a:	f000 fc31 	bl	8007c70 <__malloc_unlock>
 800740e:	f026 0607 	bic.w	r6, r6, #7
 8007412:	1d23      	adds	r3, r4, #4
 8007414:	1af2      	subs	r2, r6, r3
 8007416:	d0b6      	beq.n	8007386 <_malloc_r+0x22>
 8007418:	1b9b      	subs	r3, r3, r6
 800741a:	50a3      	str	r3, [r4, r2]
 800741c:	e7b3      	b.n	8007386 <_malloc_r+0x22>
 800741e:	6862      	ldr	r2, [r4, #4]
 8007420:	42a3      	cmp	r3, r4
 8007422:	bf0c      	ite	eq
 8007424:	6032      	streq	r2, [r6, #0]
 8007426:	605a      	strne	r2, [r3, #4]
 8007428:	e7ec      	b.n	8007404 <_malloc_r+0xa0>
 800742a:	4623      	mov	r3, r4
 800742c:	6864      	ldr	r4, [r4, #4]
 800742e:	e7b2      	b.n	8007396 <_malloc_r+0x32>
 8007430:	4634      	mov	r4, r6
 8007432:	6876      	ldr	r6, [r6, #4]
 8007434:	e7b9      	b.n	80073aa <_malloc_r+0x46>
 8007436:	230c      	movs	r3, #12
 8007438:	603b      	str	r3, [r7, #0]
 800743a:	4638      	mov	r0, r7
 800743c:	f000 fc18 	bl	8007c70 <__malloc_unlock>
 8007440:	e7a1      	b.n	8007386 <_malloc_r+0x22>
 8007442:	6025      	str	r5, [r4, #0]
 8007444:	e7de      	b.n	8007404 <_malloc_r+0xa0>
 8007446:	bf00      	nop
 8007448:	200002f8 	.word	0x200002f8

0800744c <__sfputc_r>:
 800744c:	6893      	ldr	r3, [r2, #8]
 800744e:	3b01      	subs	r3, #1
 8007450:	2b00      	cmp	r3, #0
 8007452:	b410      	push	{r4}
 8007454:	6093      	str	r3, [r2, #8]
 8007456:	da08      	bge.n	800746a <__sfputc_r+0x1e>
 8007458:	6994      	ldr	r4, [r2, #24]
 800745a:	42a3      	cmp	r3, r4
 800745c:	db01      	blt.n	8007462 <__sfputc_r+0x16>
 800745e:	290a      	cmp	r1, #10
 8007460:	d103      	bne.n	800746a <__sfputc_r+0x1e>
 8007462:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007466:	f000 b99f 	b.w	80077a8 <__swbuf_r>
 800746a:	6813      	ldr	r3, [r2, #0]
 800746c:	1c58      	adds	r0, r3, #1
 800746e:	6010      	str	r0, [r2, #0]
 8007470:	7019      	strb	r1, [r3, #0]
 8007472:	4608      	mov	r0, r1
 8007474:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007478:	4770      	bx	lr

0800747a <__sfputs_r>:
 800747a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800747c:	4606      	mov	r6, r0
 800747e:	460f      	mov	r7, r1
 8007480:	4614      	mov	r4, r2
 8007482:	18d5      	adds	r5, r2, r3
 8007484:	42ac      	cmp	r4, r5
 8007486:	d101      	bne.n	800748c <__sfputs_r+0x12>
 8007488:	2000      	movs	r0, #0
 800748a:	e007      	b.n	800749c <__sfputs_r+0x22>
 800748c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007490:	463a      	mov	r2, r7
 8007492:	4630      	mov	r0, r6
 8007494:	f7ff ffda 	bl	800744c <__sfputc_r>
 8007498:	1c43      	adds	r3, r0, #1
 800749a:	d1f3      	bne.n	8007484 <__sfputs_r+0xa>
 800749c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080074a0 <_vfiprintf_r>:
 80074a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074a4:	460d      	mov	r5, r1
 80074a6:	b09d      	sub	sp, #116	; 0x74
 80074a8:	4614      	mov	r4, r2
 80074aa:	4698      	mov	r8, r3
 80074ac:	4606      	mov	r6, r0
 80074ae:	b118      	cbz	r0, 80074b8 <_vfiprintf_r+0x18>
 80074b0:	6983      	ldr	r3, [r0, #24]
 80074b2:	b90b      	cbnz	r3, 80074b8 <_vfiprintf_r+0x18>
 80074b4:	f7ff faa2 	bl	80069fc <__sinit>
 80074b8:	4b89      	ldr	r3, [pc, #548]	; (80076e0 <_vfiprintf_r+0x240>)
 80074ba:	429d      	cmp	r5, r3
 80074bc:	d11b      	bne.n	80074f6 <_vfiprintf_r+0x56>
 80074be:	6875      	ldr	r5, [r6, #4]
 80074c0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80074c2:	07d9      	lsls	r1, r3, #31
 80074c4:	d405      	bmi.n	80074d2 <_vfiprintf_r+0x32>
 80074c6:	89ab      	ldrh	r3, [r5, #12]
 80074c8:	059a      	lsls	r2, r3, #22
 80074ca:	d402      	bmi.n	80074d2 <_vfiprintf_r+0x32>
 80074cc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80074ce:	f7ff fb38 	bl	8006b42 <__retarget_lock_acquire_recursive>
 80074d2:	89ab      	ldrh	r3, [r5, #12]
 80074d4:	071b      	lsls	r3, r3, #28
 80074d6:	d501      	bpl.n	80074dc <_vfiprintf_r+0x3c>
 80074d8:	692b      	ldr	r3, [r5, #16]
 80074da:	b9eb      	cbnz	r3, 8007518 <_vfiprintf_r+0x78>
 80074dc:	4629      	mov	r1, r5
 80074de:	4630      	mov	r0, r6
 80074e0:	f000 f9c6 	bl	8007870 <__swsetup_r>
 80074e4:	b1c0      	cbz	r0, 8007518 <_vfiprintf_r+0x78>
 80074e6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80074e8:	07dc      	lsls	r4, r3, #31
 80074ea:	d50e      	bpl.n	800750a <_vfiprintf_r+0x6a>
 80074ec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80074f0:	b01d      	add	sp, #116	; 0x74
 80074f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074f6:	4b7b      	ldr	r3, [pc, #492]	; (80076e4 <_vfiprintf_r+0x244>)
 80074f8:	429d      	cmp	r5, r3
 80074fa:	d101      	bne.n	8007500 <_vfiprintf_r+0x60>
 80074fc:	68b5      	ldr	r5, [r6, #8]
 80074fe:	e7df      	b.n	80074c0 <_vfiprintf_r+0x20>
 8007500:	4b79      	ldr	r3, [pc, #484]	; (80076e8 <_vfiprintf_r+0x248>)
 8007502:	429d      	cmp	r5, r3
 8007504:	bf08      	it	eq
 8007506:	68f5      	ldreq	r5, [r6, #12]
 8007508:	e7da      	b.n	80074c0 <_vfiprintf_r+0x20>
 800750a:	89ab      	ldrh	r3, [r5, #12]
 800750c:	0598      	lsls	r0, r3, #22
 800750e:	d4ed      	bmi.n	80074ec <_vfiprintf_r+0x4c>
 8007510:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007512:	f7ff fb17 	bl	8006b44 <__retarget_lock_release_recursive>
 8007516:	e7e9      	b.n	80074ec <_vfiprintf_r+0x4c>
 8007518:	2300      	movs	r3, #0
 800751a:	9309      	str	r3, [sp, #36]	; 0x24
 800751c:	2320      	movs	r3, #32
 800751e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007522:	f8cd 800c 	str.w	r8, [sp, #12]
 8007526:	2330      	movs	r3, #48	; 0x30
 8007528:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80076ec <_vfiprintf_r+0x24c>
 800752c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007530:	f04f 0901 	mov.w	r9, #1
 8007534:	4623      	mov	r3, r4
 8007536:	469a      	mov	sl, r3
 8007538:	f813 2b01 	ldrb.w	r2, [r3], #1
 800753c:	b10a      	cbz	r2, 8007542 <_vfiprintf_r+0xa2>
 800753e:	2a25      	cmp	r2, #37	; 0x25
 8007540:	d1f9      	bne.n	8007536 <_vfiprintf_r+0x96>
 8007542:	ebba 0b04 	subs.w	fp, sl, r4
 8007546:	d00b      	beq.n	8007560 <_vfiprintf_r+0xc0>
 8007548:	465b      	mov	r3, fp
 800754a:	4622      	mov	r2, r4
 800754c:	4629      	mov	r1, r5
 800754e:	4630      	mov	r0, r6
 8007550:	f7ff ff93 	bl	800747a <__sfputs_r>
 8007554:	3001      	adds	r0, #1
 8007556:	f000 80aa 	beq.w	80076ae <_vfiprintf_r+0x20e>
 800755a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800755c:	445a      	add	r2, fp
 800755e:	9209      	str	r2, [sp, #36]	; 0x24
 8007560:	f89a 3000 	ldrb.w	r3, [sl]
 8007564:	2b00      	cmp	r3, #0
 8007566:	f000 80a2 	beq.w	80076ae <_vfiprintf_r+0x20e>
 800756a:	2300      	movs	r3, #0
 800756c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007570:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007574:	f10a 0a01 	add.w	sl, sl, #1
 8007578:	9304      	str	r3, [sp, #16]
 800757a:	9307      	str	r3, [sp, #28]
 800757c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007580:	931a      	str	r3, [sp, #104]	; 0x68
 8007582:	4654      	mov	r4, sl
 8007584:	2205      	movs	r2, #5
 8007586:	f814 1b01 	ldrb.w	r1, [r4], #1
 800758a:	4858      	ldr	r0, [pc, #352]	; (80076ec <_vfiprintf_r+0x24c>)
 800758c:	f7f8 fe28 	bl	80001e0 <memchr>
 8007590:	9a04      	ldr	r2, [sp, #16]
 8007592:	b9d8      	cbnz	r0, 80075cc <_vfiprintf_r+0x12c>
 8007594:	06d1      	lsls	r1, r2, #27
 8007596:	bf44      	itt	mi
 8007598:	2320      	movmi	r3, #32
 800759a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800759e:	0713      	lsls	r3, r2, #28
 80075a0:	bf44      	itt	mi
 80075a2:	232b      	movmi	r3, #43	; 0x2b
 80075a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80075a8:	f89a 3000 	ldrb.w	r3, [sl]
 80075ac:	2b2a      	cmp	r3, #42	; 0x2a
 80075ae:	d015      	beq.n	80075dc <_vfiprintf_r+0x13c>
 80075b0:	9a07      	ldr	r2, [sp, #28]
 80075b2:	4654      	mov	r4, sl
 80075b4:	2000      	movs	r0, #0
 80075b6:	f04f 0c0a 	mov.w	ip, #10
 80075ba:	4621      	mov	r1, r4
 80075bc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80075c0:	3b30      	subs	r3, #48	; 0x30
 80075c2:	2b09      	cmp	r3, #9
 80075c4:	d94e      	bls.n	8007664 <_vfiprintf_r+0x1c4>
 80075c6:	b1b0      	cbz	r0, 80075f6 <_vfiprintf_r+0x156>
 80075c8:	9207      	str	r2, [sp, #28]
 80075ca:	e014      	b.n	80075f6 <_vfiprintf_r+0x156>
 80075cc:	eba0 0308 	sub.w	r3, r0, r8
 80075d0:	fa09 f303 	lsl.w	r3, r9, r3
 80075d4:	4313      	orrs	r3, r2
 80075d6:	9304      	str	r3, [sp, #16]
 80075d8:	46a2      	mov	sl, r4
 80075da:	e7d2      	b.n	8007582 <_vfiprintf_r+0xe2>
 80075dc:	9b03      	ldr	r3, [sp, #12]
 80075de:	1d19      	adds	r1, r3, #4
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	9103      	str	r1, [sp, #12]
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	bfbb      	ittet	lt
 80075e8:	425b      	neglt	r3, r3
 80075ea:	f042 0202 	orrlt.w	r2, r2, #2
 80075ee:	9307      	strge	r3, [sp, #28]
 80075f0:	9307      	strlt	r3, [sp, #28]
 80075f2:	bfb8      	it	lt
 80075f4:	9204      	strlt	r2, [sp, #16]
 80075f6:	7823      	ldrb	r3, [r4, #0]
 80075f8:	2b2e      	cmp	r3, #46	; 0x2e
 80075fa:	d10c      	bne.n	8007616 <_vfiprintf_r+0x176>
 80075fc:	7863      	ldrb	r3, [r4, #1]
 80075fe:	2b2a      	cmp	r3, #42	; 0x2a
 8007600:	d135      	bne.n	800766e <_vfiprintf_r+0x1ce>
 8007602:	9b03      	ldr	r3, [sp, #12]
 8007604:	1d1a      	adds	r2, r3, #4
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	9203      	str	r2, [sp, #12]
 800760a:	2b00      	cmp	r3, #0
 800760c:	bfb8      	it	lt
 800760e:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8007612:	3402      	adds	r4, #2
 8007614:	9305      	str	r3, [sp, #20]
 8007616:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80076fc <_vfiprintf_r+0x25c>
 800761a:	7821      	ldrb	r1, [r4, #0]
 800761c:	2203      	movs	r2, #3
 800761e:	4650      	mov	r0, sl
 8007620:	f7f8 fdde 	bl	80001e0 <memchr>
 8007624:	b140      	cbz	r0, 8007638 <_vfiprintf_r+0x198>
 8007626:	2340      	movs	r3, #64	; 0x40
 8007628:	eba0 000a 	sub.w	r0, r0, sl
 800762c:	fa03 f000 	lsl.w	r0, r3, r0
 8007630:	9b04      	ldr	r3, [sp, #16]
 8007632:	4303      	orrs	r3, r0
 8007634:	3401      	adds	r4, #1
 8007636:	9304      	str	r3, [sp, #16]
 8007638:	f814 1b01 	ldrb.w	r1, [r4], #1
 800763c:	482c      	ldr	r0, [pc, #176]	; (80076f0 <_vfiprintf_r+0x250>)
 800763e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007642:	2206      	movs	r2, #6
 8007644:	f7f8 fdcc 	bl	80001e0 <memchr>
 8007648:	2800      	cmp	r0, #0
 800764a:	d03f      	beq.n	80076cc <_vfiprintf_r+0x22c>
 800764c:	4b29      	ldr	r3, [pc, #164]	; (80076f4 <_vfiprintf_r+0x254>)
 800764e:	bb1b      	cbnz	r3, 8007698 <_vfiprintf_r+0x1f8>
 8007650:	9b03      	ldr	r3, [sp, #12]
 8007652:	3307      	adds	r3, #7
 8007654:	f023 0307 	bic.w	r3, r3, #7
 8007658:	3308      	adds	r3, #8
 800765a:	9303      	str	r3, [sp, #12]
 800765c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800765e:	443b      	add	r3, r7
 8007660:	9309      	str	r3, [sp, #36]	; 0x24
 8007662:	e767      	b.n	8007534 <_vfiprintf_r+0x94>
 8007664:	fb0c 3202 	mla	r2, ip, r2, r3
 8007668:	460c      	mov	r4, r1
 800766a:	2001      	movs	r0, #1
 800766c:	e7a5      	b.n	80075ba <_vfiprintf_r+0x11a>
 800766e:	2300      	movs	r3, #0
 8007670:	3401      	adds	r4, #1
 8007672:	9305      	str	r3, [sp, #20]
 8007674:	4619      	mov	r1, r3
 8007676:	f04f 0c0a 	mov.w	ip, #10
 800767a:	4620      	mov	r0, r4
 800767c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007680:	3a30      	subs	r2, #48	; 0x30
 8007682:	2a09      	cmp	r2, #9
 8007684:	d903      	bls.n	800768e <_vfiprintf_r+0x1ee>
 8007686:	2b00      	cmp	r3, #0
 8007688:	d0c5      	beq.n	8007616 <_vfiprintf_r+0x176>
 800768a:	9105      	str	r1, [sp, #20]
 800768c:	e7c3      	b.n	8007616 <_vfiprintf_r+0x176>
 800768e:	fb0c 2101 	mla	r1, ip, r1, r2
 8007692:	4604      	mov	r4, r0
 8007694:	2301      	movs	r3, #1
 8007696:	e7f0      	b.n	800767a <_vfiprintf_r+0x1da>
 8007698:	ab03      	add	r3, sp, #12
 800769a:	9300      	str	r3, [sp, #0]
 800769c:	462a      	mov	r2, r5
 800769e:	4b16      	ldr	r3, [pc, #88]	; (80076f8 <_vfiprintf_r+0x258>)
 80076a0:	a904      	add	r1, sp, #16
 80076a2:	4630      	mov	r0, r6
 80076a4:	f7fd fef6 	bl	8005494 <_printf_float>
 80076a8:	4607      	mov	r7, r0
 80076aa:	1c78      	adds	r0, r7, #1
 80076ac:	d1d6      	bne.n	800765c <_vfiprintf_r+0x1bc>
 80076ae:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80076b0:	07d9      	lsls	r1, r3, #31
 80076b2:	d405      	bmi.n	80076c0 <_vfiprintf_r+0x220>
 80076b4:	89ab      	ldrh	r3, [r5, #12]
 80076b6:	059a      	lsls	r2, r3, #22
 80076b8:	d402      	bmi.n	80076c0 <_vfiprintf_r+0x220>
 80076ba:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80076bc:	f7ff fa42 	bl	8006b44 <__retarget_lock_release_recursive>
 80076c0:	89ab      	ldrh	r3, [r5, #12]
 80076c2:	065b      	lsls	r3, r3, #25
 80076c4:	f53f af12 	bmi.w	80074ec <_vfiprintf_r+0x4c>
 80076c8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80076ca:	e711      	b.n	80074f0 <_vfiprintf_r+0x50>
 80076cc:	ab03      	add	r3, sp, #12
 80076ce:	9300      	str	r3, [sp, #0]
 80076d0:	462a      	mov	r2, r5
 80076d2:	4b09      	ldr	r3, [pc, #36]	; (80076f8 <_vfiprintf_r+0x258>)
 80076d4:	a904      	add	r1, sp, #16
 80076d6:	4630      	mov	r0, r6
 80076d8:	f7fe f980 	bl	80059dc <_printf_i>
 80076dc:	e7e4      	b.n	80076a8 <_vfiprintf_r+0x208>
 80076de:	bf00      	nop
 80076e0:	08008644 	.word	0x08008644
 80076e4:	08008664 	.word	0x08008664
 80076e8:	08008624 	.word	0x08008624
 80076ec:	080087dc 	.word	0x080087dc
 80076f0:	080087e6 	.word	0x080087e6
 80076f4:	08005495 	.word	0x08005495
 80076f8:	0800747b 	.word	0x0800747b
 80076fc:	080087e2 	.word	0x080087e2

08007700 <_sbrk_r>:
 8007700:	b538      	push	{r3, r4, r5, lr}
 8007702:	4d06      	ldr	r5, [pc, #24]	; (800771c <_sbrk_r+0x1c>)
 8007704:	2300      	movs	r3, #0
 8007706:	4604      	mov	r4, r0
 8007708:	4608      	mov	r0, r1
 800770a:	602b      	str	r3, [r5, #0]
 800770c:	f7fb fe3c 	bl	8003388 <_sbrk>
 8007710:	1c43      	adds	r3, r0, #1
 8007712:	d102      	bne.n	800771a <_sbrk_r+0x1a>
 8007714:	682b      	ldr	r3, [r5, #0]
 8007716:	b103      	cbz	r3, 800771a <_sbrk_r+0x1a>
 8007718:	6023      	str	r3, [r4, #0]
 800771a:	bd38      	pop	{r3, r4, r5, pc}
 800771c:	20000300 	.word	0x20000300

08007720 <__sread>:
 8007720:	b510      	push	{r4, lr}
 8007722:	460c      	mov	r4, r1
 8007724:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007728:	f000 faa8 	bl	8007c7c <_read_r>
 800772c:	2800      	cmp	r0, #0
 800772e:	bfab      	itete	ge
 8007730:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007732:	89a3      	ldrhlt	r3, [r4, #12]
 8007734:	181b      	addge	r3, r3, r0
 8007736:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800773a:	bfac      	ite	ge
 800773c:	6563      	strge	r3, [r4, #84]	; 0x54
 800773e:	81a3      	strhlt	r3, [r4, #12]
 8007740:	bd10      	pop	{r4, pc}

08007742 <__swrite>:
 8007742:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007746:	461f      	mov	r7, r3
 8007748:	898b      	ldrh	r3, [r1, #12]
 800774a:	05db      	lsls	r3, r3, #23
 800774c:	4605      	mov	r5, r0
 800774e:	460c      	mov	r4, r1
 8007750:	4616      	mov	r6, r2
 8007752:	d505      	bpl.n	8007760 <__swrite+0x1e>
 8007754:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007758:	2302      	movs	r3, #2
 800775a:	2200      	movs	r2, #0
 800775c:	f000 f9f8 	bl	8007b50 <_lseek_r>
 8007760:	89a3      	ldrh	r3, [r4, #12]
 8007762:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007766:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800776a:	81a3      	strh	r3, [r4, #12]
 800776c:	4632      	mov	r2, r6
 800776e:	463b      	mov	r3, r7
 8007770:	4628      	mov	r0, r5
 8007772:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007776:	f000 b869 	b.w	800784c <_write_r>

0800777a <__sseek>:
 800777a:	b510      	push	{r4, lr}
 800777c:	460c      	mov	r4, r1
 800777e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007782:	f000 f9e5 	bl	8007b50 <_lseek_r>
 8007786:	1c43      	adds	r3, r0, #1
 8007788:	89a3      	ldrh	r3, [r4, #12]
 800778a:	bf15      	itete	ne
 800778c:	6560      	strne	r0, [r4, #84]	; 0x54
 800778e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007792:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007796:	81a3      	strheq	r3, [r4, #12]
 8007798:	bf18      	it	ne
 800779a:	81a3      	strhne	r3, [r4, #12]
 800779c:	bd10      	pop	{r4, pc}

0800779e <__sclose>:
 800779e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80077a2:	f000 b8f1 	b.w	8007988 <_close_r>
	...

080077a8 <__swbuf_r>:
 80077a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80077aa:	460e      	mov	r6, r1
 80077ac:	4614      	mov	r4, r2
 80077ae:	4605      	mov	r5, r0
 80077b0:	b118      	cbz	r0, 80077ba <__swbuf_r+0x12>
 80077b2:	6983      	ldr	r3, [r0, #24]
 80077b4:	b90b      	cbnz	r3, 80077ba <__swbuf_r+0x12>
 80077b6:	f7ff f921 	bl	80069fc <__sinit>
 80077ba:	4b21      	ldr	r3, [pc, #132]	; (8007840 <__swbuf_r+0x98>)
 80077bc:	429c      	cmp	r4, r3
 80077be:	d12b      	bne.n	8007818 <__swbuf_r+0x70>
 80077c0:	686c      	ldr	r4, [r5, #4]
 80077c2:	69a3      	ldr	r3, [r4, #24]
 80077c4:	60a3      	str	r3, [r4, #8]
 80077c6:	89a3      	ldrh	r3, [r4, #12]
 80077c8:	071a      	lsls	r2, r3, #28
 80077ca:	d52f      	bpl.n	800782c <__swbuf_r+0x84>
 80077cc:	6923      	ldr	r3, [r4, #16]
 80077ce:	b36b      	cbz	r3, 800782c <__swbuf_r+0x84>
 80077d0:	6923      	ldr	r3, [r4, #16]
 80077d2:	6820      	ldr	r0, [r4, #0]
 80077d4:	1ac0      	subs	r0, r0, r3
 80077d6:	6963      	ldr	r3, [r4, #20]
 80077d8:	b2f6      	uxtb	r6, r6
 80077da:	4283      	cmp	r3, r0
 80077dc:	4637      	mov	r7, r6
 80077de:	dc04      	bgt.n	80077ea <__swbuf_r+0x42>
 80077e0:	4621      	mov	r1, r4
 80077e2:	4628      	mov	r0, r5
 80077e4:	f000 f966 	bl	8007ab4 <_fflush_r>
 80077e8:	bb30      	cbnz	r0, 8007838 <__swbuf_r+0x90>
 80077ea:	68a3      	ldr	r3, [r4, #8]
 80077ec:	3b01      	subs	r3, #1
 80077ee:	60a3      	str	r3, [r4, #8]
 80077f0:	6823      	ldr	r3, [r4, #0]
 80077f2:	1c5a      	adds	r2, r3, #1
 80077f4:	6022      	str	r2, [r4, #0]
 80077f6:	701e      	strb	r6, [r3, #0]
 80077f8:	6963      	ldr	r3, [r4, #20]
 80077fa:	3001      	adds	r0, #1
 80077fc:	4283      	cmp	r3, r0
 80077fe:	d004      	beq.n	800780a <__swbuf_r+0x62>
 8007800:	89a3      	ldrh	r3, [r4, #12]
 8007802:	07db      	lsls	r3, r3, #31
 8007804:	d506      	bpl.n	8007814 <__swbuf_r+0x6c>
 8007806:	2e0a      	cmp	r6, #10
 8007808:	d104      	bne.n	8007814 <__swbuf_r+0x6c>
 800780a:	4621      	mov	r1, r4
 800780c:	4628      	mov	r0, r5
 800780e:	f000 f951 	bl	8007ab4 <_fflush_r>
 8007812:	b988      	cbnz	r0, 8007838 <__swbuf_r+0x90>
 8007814:	4638      	mov	r0, r7
 8007816:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007818:	4b0a      	ldr	r3, [pc, #40]	; (8007844 <__swbuf_r+0x9c>)
 800781a:	429c      	cmp	r4, r3
 800781c:	d101      	bne.n	8007822 <__swbuf_r+0x7a>
 800781e:	68ac      	ldr	r4, [r5, #8]
 8007820:	e7cf      	b.n	80077c2 <__swbuf_r+0x1a>
 8007822:	4b09      	ldr	r3, [pc, #36]	; (8007848 <__swbuf_r+0xa0>)
 8007824:	429c      	cmp	r4, r3
 8007826:	bf08      	it	eq
 8007828:	68ec      	ldreq	r4, [r5, #12]
 800782a:	e7ca      	b.n	80077c2 <__swbuf_r+0x1a>
 800782c:	4621      	mov	r1, r4
 800782e:	4628      	mov	r0, r5
 8007830:	f000 f81e 	bl	8007870 <__swsetup_r>
 8007834:	2800      	cmp	r0, #0
 8007836:	d0cb      	beq.n	80077d0 <__swbuf_r+0x28>
 8007838:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800783c:	e7ea      	b.n	8007814 <__swbuf_r+0x6c>
 800783e:	bf00      	nop
 8007840:	08008644 	.word	0x08008644
 8007844:	08008664 	.word	0x08008664
 8007848:	08008624 	.word	0x08008624

0800784c <_write_r>:
 800784c:	b538      	push	{r3, r4, r5, lr}
 800784e:	4d07      	ldr	r5, [pc, #28]	; (800786c <_write_r+0x20>)
 8007850:	4604      	mov	r4, r0
 8007852:	4608      	mov	r0, r1
 8007854:	4611      	mov	r1, r2
 8007856:	2200      	movs	r2, #0
 8007858:	602a      	str	r2, [r5, #0]
 800785a:	461a      	mov	r2, r3
 800785c:	f7fc fa98 	bl	8003d90 <_write>
 8007860:	1c43      	adds	r3, r0, #1
 8007862:	d102      	bne.n	800786a <_write_r+0x1e>
 8007864:	682b      	ldr	r3, [r5, #0]
 8007866:	b103      	cbz	r3, 800786a <_write_r+0x1e>
 8007868:	6023      	str	r3, [r4, #0]
 800786a:	bd38      	pop	{r3, r4, r5, pc}
 800786c:	20000300 	.word	0x20000300

08007870 <__swsetup_r>:
 8007870:	4b32      	ldr	r3, [pc, #200]	; (800793c <__swsetup_r+0xcc>)
 8007872:	b570      	push	{r4, r5, r6, lr}
 8007874:	681d      	ldr	r5, [r3, #0]
 8007876:	4606      	mov	r6, r0
 8007878:	460c      	mov	r4, r1
 800787a:	b125      	cbz	r5, 8007886 <__swsetup_r+0x16>
 800787c:	69ab      	ldr	r3, [r5, #24]
 800787e:	b913      	cbnz	r3, 8007886 <__swsetup_r+0x16>
 8007880:	4628      	mov	r0, r5
 8007882:	f7ff f8bb 	bl	80069fc <__sinit>
 8007886:	4b2e      	ldr	r3, [pc, #184]	; (8007940 <__swsetup_r+0xd0>)
 8007888:	429c      	cmp	r4, r3
 800788a:	d10f      	bne.n	80078ac <__swsetup_r+0x3c>
 800788c:	686c      	ldr	r4, [r5, #4]
 800788e:	89a3      	ldrh	r3, [r4, #12]
 8007890:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007894:	0719      	lsls	r1, r3, #28
 8007896:	d42c      	bmi.n	80078f2 <__swsetup_r+0x82>
 8007898:	06dd      	lsls	r5, r3, #27
 800789a:	d411      	bmi.n	80078c0 <__swsetup_r+0x50>
 800789c:	2309      	movs	r3, #9
 800789e:	6033      	str	r3, [r6, #0]
 80078a0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80078a4:	81a3      	strh	r3, [r4, #12]
 80078a6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80078aa:	e03e      	b.n	800792a <__swsetup_r+0xba>
 80078ac:	4b25      	ldr	r3, [pc, #148]	; (8007944 <__swsetup_r+0xd4>)
 80078ae:	429c      	cmp	r4, r3
 80078b0:	d101      	bne.n	80078b6 <__swsetup_r+0x46>
 80078b2:	68ac      	ldr	r4, [r5, #8]
 80078b4:	e7eb      	b.n	800788e <__swsetup_r+0x1e>
 80078b6:	4b24      	ldr	r3, [pc, #144]	; (8007948 <__swsetup_r+0xd8>)
 80078b8:	429c      	cmp	r4, r3
 80078ba:	bf08      	it	eq
 80078bc:	68ec      	ldreq	r4, [r5, #12]
 80078be:	e7e6      	b.n	800788e <__swsetup_r+0x1e>
 80078c0:	0758      	lsls	r0, r3, #29
 80078c2:	d512      	bpl.n	80078ea <__swsetup_r+0x7a>
 80078c4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80078c6:	b141      	cbz	r1, 80078da <__swsetup_r+0x6a>
 80078c8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80078cc:	4299      	cmp	r1, r3
 80078ce:	d002      	beq.n	80078d6 <__swsetup_r+0x66>
 80078d0:	4630      	mov	r0, r6
 80078d2:	f7ff fcdb 	bl	800728c <_free_r>
 80078d6:	2300      	movs	r3, #0
 80078d8:	6363      	str	r3, [r4, #52]	; 0x34
 80078da:	89a3      	ldrh	r3, [r4, #12]
 80078dc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80078e0:	81a3      	strh	r3, [r4, #12]
 80078e2:	2300      	movs	r3, #0
 80078e4:	6063      	str	r3, [r4, #4]
 80078e6:	6923      	ldr	r3, [r4, #16]
 80078e8:	6023      	str	r3, [r4, #0]
 80078ea:	89a3      	ldrh	r3, [r4, #12]
 80078ec:	f043 0308 	orr.w	r3, r3, #8
 80078f0:	81a3      	strh	r3, [r4, #12]
 80078f2:	6923      	ldr	r3, [r4, #16]
 80078f4:	b94b      	cbnz	r3, 800790a <__swsetup_r+0x9a>
 80078f6:	89a3      	ldrh	r3, [r4, #12]
 80078f8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80078fc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007900:	d003      	beq.n	800790a <__swsetup_r+0x9a>
 8007902:	4621      	mov	r1, r4
 8007904:	4630      	mov	r0, r6
 8007906:	f000 f95b 	bl	8007bc0 <__smakebuf_r>
 800790a:	89a0      	ldrh	r0, [r4, #12]
 800790c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007910:	f010 0301 	ands.w	r3, r0, #1
 8007914:	d00a      	beq.n	800792c <__swsetup_r+0xbc>
 8007916:	2300      	movs	r3, #0
 8007918:	60a3      	str	r3, [r4, #8]
 800791a:	6963      	ldr	r3, [r4, #20]
 800791c:	425b      	negs	r3, r3
 800791e:	61a3      	str	r3, [r4, #24]
 8007920:	6923      	ldr	r3, [r4, #16]
 8007922:	b943      	cbnz	r3, 8007936 <__swsetup_r+0xc6>
 8007924:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007928:	d1ba      	bne.n	80078a0 <__swsetup_r+0x30>
 800792a:	bd70      	pop	{r4, r5, r6, pc}
 800792c:	0781      	lsls	r1, r0, #30
 800792e:	bf58      	it	pl
 8007930:	6963      	ldrpl	r3, [r4, #20]
 8007932:	60a3      	str	r3, [r4, #8]
 8007934:	e7f4      	b.n	8007920 <__swsetup_r+0xb0>
 8007936:	2000      	movs	r0, #0
 8007938:	e7f7      	b.n	800792a <__swsetup_r+0xba>
 800793a:	bf00      	nop
 800793c:	20000018 	.word	0x20000018
 8007940:	08008644 	.word	0x08008644
 8007944:	08008664 	.word	0x08008664
 8007948:	08008624 	.word	0x08008624

0800794c <__assert_func>:
 800794c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800794e:	4614      	mov	r4, r2
 8007950:	461a      	mov	r2, r3
 8007952:	4b09      	ldr	r3, [pc, #36]	; (8007978 <__assert_func+0x2c>)
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	4605      	mov	r5, r0
 8007958:	68d8      	ldr	r0, [r3, #12]
 800795a:	b14c      	cbz	r4, 8007970 <__assert_func+0x24>
 800795c:	4b07      	ldr	r3, [pc, #28]	; (800797c <__assert_func+0x30>)
 800795e:	9100      	str	r1, [sp, #0]
 8007960:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007964:	4906      	ldr	r1, [pc, #24]	; (8007980 <__assert_func+0x34>)
 8007966:	462b      	mov	r3, r5
 8007968:	f000 f8e0 	bl	8007b2c <fiprintf>
 800796c:	f000 f9a5 	bl	8007cba <abort>
 8007970:	4b04      	ldr	r3, [pc, #16]	; (8007984 <__assert_func+0x38>)
 8007972:	461c      	mov	r4, r3
 8007974:	e7f3      	b.n	800795e <__assert_func+0x12>
 8007976:	bf00      	nop
 8007978:	20000018 	.word	0x20000018
 800797c:	080087ed 	.word	0x080087ed
 8007980:	080087fa 	.word	0x080087fa
 8007984:	08008828 	.word	0x08008828

08007988 <_close_r>:
 8007988:	b538      	push	{r3, r4, r5, lr}
 800798a:	4d06      	ldr	r5, [pc, #24]	; (80079a4 <_close_r+0x1c>)
 800798c:	2300      	movs	r3, #0
 800798e:	4604      	mov	r4, r0
 8007990:	4608      	mov	r0, r1
 8007992:	602b      	str	r3, [r5, #0]
 8007994:	f7fb fcc3 	bl	800331e <_close>
 8007998:	1c43      	adds	r3, r0, #1
 800799a:	d102      	bne.n	80079a2 <_close_r+0x1a>
 800799c:	682b      	ldr	r3, [r5, #0]
 800799e:	b103      	cbz	r3, 80079a2 <_close_r+0x1a>
 80079a0:	6023      	str	r3, [r4, #0]
 80079a2:	bd38      	pop	{r3, r4, r5, pc}
 80079a4:	20000300 	.word	0x20000300

080079a8 <__sflush_r>:
 80079a8:	898a      	ldrh	r2, [r1, #12]
 80079aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80079ae:	4605      	mov	r5, r0
 80079b0:	0710      	lsls	r0, r2, #28
 80079b2:	460c      	mov	r4, r1
 80079b4:	d458      	bmi.n	8007a68 <__sflush_r+0xc0>
 80079b6:	684b      	ldr	r3, [r1, #4]
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	dc05      	bgt.n	80079c8 <__sflush_r+0x20>
 80079bc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80079be:	2b00      	cmp	r3, #0
 80079c0:	dc02      	bgt.n	80079c8 <__sflush_r+0x20>
 80079c2:	2000      	movs	r0, #0
 80079c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80079c8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80079ca:	2e00      	cmp	r6, #0
 80079cc:	d0f9      	beq.n	80079c2 <__sflush_r+0x1a>
 80079ce:	2300      	movs	r3, #0
 80079d0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80079d4:	682f      	ldr	r7, [r5, #0]
 80079d6:	602b      	str	r3, [r5, #0]
 80079d8:	d032      	beq.n	8007a40 <__sflush_r+0x98>
 80079da:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80079dc:	89a3      	ldrh	r3, [r4, #12]
 80079de:	075a      	lsls	r2, r3, #29
 80079e0:	d505      	bpl.n	80079ee <__sflush_r+0x46>
 80079e2:	6863      	ldr	r3, [r4, #4]
 80079e4:	1ac0      	subs	r0, r0, r3
 80079e6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80079e8:	b10b      	cbz	r3, 80079ee <__sflush_r+0x46>
 80079ea:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80079ec:	1ac0      	subs	r0, r0, r3
 80079ee:	2300      	movs	r3, #0
 80079f0:	4602      	mov	r2, r0
 80079f2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80079f4:	6a21      	ldr	r1, [r4, #32]
 80079f6:	4628      	mov	r0, r5
 80079f8:	47b0      	blx	r6
 80079fa:	1c43      	adds	r3, r0, #1
 80079fc:	89a3      	ldrh	r3, [r4, #12]
 80079fe:	d106      	bne.n	8007a0e <__sflush_r+0x66>
 8007a00:	6829      	ldr	r1, [r5, #0]
 8007a02:	291d      	cmp	r1, #29
 8007a04:	d82c      	bhi.n	8007a60 <__sflush_r+0xb8>
 8007a06:	4a2a      	ldr	r2, [pc, #168]	; (8007ab0 <__sflush_r+0x108>)
 8007a08:	40ca      	lsrs	r2, r1
 8007a0a:	07d6      	lsls	r6, r2, #31
 8007a0c:	d528      	bpl.n	8007a60 <__sflush_r+0xb8>
 8007a0e:	2200      	movs	r2, #0
 8007a10:	6062      	str	r2, [r4, #4]
 8007a12:	04d9      	lsls	r1, r3, #19
 8007a14:	6922      	ldr	r2, [r4, #16]
 8007a16:	6022      	str	r2, [r4, #0]
 8007a18:	d504      	bpl.n	8007a24 <__sflush_r+0x7c>
 8007a1a:	1c42      	adds	r2, r0, #1
 8007a1c:	d101      	bne.n	8007a22 <__sflush_r+0x7a>
 8007a1e:	682b      	ldr	r3, [r5, #0]
 8007a20:	b903      	cbnz	r3, 8007a24 <__sflush_r+0x7c>
 8007a22:	6560      	str	r0, [r4, #84]	; 0x54
 8007a24:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007a26:	602f      	str	r7, [r5, #0]
 8007a28:	2900      	cmp	r1, #0
 8007a2a:	d0ca      	beq.n	80079c2 <__sflush_r+0x1a>
 8007a2c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007a30:	4299      	cmp	r1, r3
 8007a32:	d002      	beq.n	8007a3a <__sflush_r+0x92>
 8007a34:	4628      	mov	r0, r5
 8007a36:	f7ff fc29 	bl	800728c <_free_r>
 8007a3a:	2000      	movs	r0, #0
 8007a3c:	6360      	str	r0, [r4, #52]	; 0x34
 8007a3e:	e7c1      	b.n	80079c4 <__sflush_r+0x1c>
 8007a40:	6a21      	ldr	r1, [r4, #32]
 8007a42:	2301      	movs	r3, #1
 8007a44:	4628      	mov	r0, r5
 8007a46:	47b0      	blx	r6
 8007a48:	1c41      	adds	r1, r0, #1
 8007a4a:	d1c7      	bne.n	80079dc <__sflush_r+0x34>
 8007a4c:	682b      	ldr	r3, [r5, #0]
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d0c4      	beq.n	80079dc <__sflush_r+0x34>
 8007a52:	2b1d      	cmp	r3, #29
 8007a54:	d001      	beq.n	8007a5a <__sflush_r+0xb2>
 8007a56:	2b16      	cmp	r3, #22
 8007a58:	d101      	bne.n	8007a5e <__sflush_r+0xb6>
 8007a5a:	602f      	str	r7, [r5, #0]
 8007a5c:	e7b1      	b.n	80079c2 <__sflush_r+0x1a>
 8007a5e:	89a3      	ldrh	r3, [r4, #12]
 8007a60:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007a64:	81a3      	strh	r3, [r4, #12]
 8007a66:	e7ad      	b.n	80079c4 <__sflush_r+0x1c>
 8007a68:	690f      	ldr	r7, [r1, #16]
 8007a6a:	2f00      	cmp	r7, #0
 8007a6c:	d0a9      	beq.n	80079c2 <__sflush_r+0x1a>
 8007a6e:	0793      	lsls	r3, r2, #30
 8007a70:	680e      	ldr	r6, [r1, #0]
 8007a72:	bf08      	it	eq
 8007a74:	694b      	ldreq	r3, [r1, #20]
 8007a76:	600f      	str	r7, [r1, #0]
 8007a78:	bf18      	it	ne
 8007a7a:	2300      	movne	r3, #0
 8007a7c:	eba6 0807 	sub.w	r8, r6, r7
 8007a80:	608b      	str	r3, [r1, #8]
 8007a82:	f1b8 0f00 	cmp.w	r8, #0
 8007a86:	dd9c      	ble.n	80079c2 <__sflush_r+0x1a>
 8007a88:	6a21      	ldr	r1, [r4, #32]
 8007a8a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007a8c:	4643      	mov	r3, r8
 8007a8e:	463a      	mov	r2, r7
 8007a90:	4628      	mov	r0, r5
 8007a92:	47b0      	blx	r6
 8007a94:	2800      	cmp	r0, #0
 8007a96:	dc06      	bgt.n	8007aa6 <__sflush_r+0xfe>
 8007a98:	89a3      	ldrh	r3, [r4, #12]
 8007a9a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007a9e:	81a3      	strh	r3, [r4, #12]
 8007aa0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007aa4:	e78e      	b.n	80079c4 <__sflush_r+0x1c>
 8007aa6:	4407      	add	r7, r0
 8007aa8:	eba8 0800 	sub.w	r8, r8, r0
 8007aac:	e7e9      	b.n	8007a82 <__sflush_r+0xda>
 8007aae:	bf00      	nop
 8007ab0:	20400001 	.word	0x20400001

08007ab4 <_fflush_r>:
 8007ab4:	b538      	push	{r3, r4, r5, lr}
 8007ab6:	690b      	ldr	r3, [r1, #16]
 8007ab8:	4605      	mov	r5, r0
 8007aba:	460c      	mov	r4, r1
 8007abc:	b913      	cbnz	r3, 8007ac4 <_fflush_r+0x10>
 8007abe:	2500      	movs	r5, #0
 8007ac0:	4628      	mov	r0, r5
 8007ac2:	bd38      	pop	{r3, r4, r5, pc}
 8007ac4:	b118      	cbz	r0, 8007ace <_fflush_r+0x1a>
 8007ac6:	6983      	ldr	r3, [r0, #24]
 8007ac8:	b90b      	cbnz	r3, 8007ace <_fflush_r+0x1a>
 8007aca:	f7fe ff97 	bl	80069fc <__sinit>
 8007ace:	4b14      	ldr	r3, [pc, #80]	; (8007b20 <_fflush_r+0x6c>)
 8007ad0:	429c      	cmp	r4, r3
 8007ad2:	d11b      	bne.n	8007b0c <_fflush_r+0x58>
 8007ad4:	686c      	ldr	r4, [r5, #4]
 8007ad6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d0ef      	beq.n	8007abe <_fflush_r+0xa>
 8007ade:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007ae0:	07d0      	lsls	r0, r2, #31
 8007ae2:	d404      	bmi.n	8007aee <_fflush_r+0x3a>
 8007ae4:	0599      	lsls	r1, r3, #22
 8007ae6:	d402      	bmi.n	8007aee <_fflush_r+0x3a>
 8007ae8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007aea:	f7ff f82a 	bl	8006b42 <__retarget_lock_acquire_recursive>
 8007aee:	4628      	mov	r0, r5
 8007af0:	4621      	mov	r1, r4
 8007af2:	f7ff ff59 	bl	80079a8 <__sflush_r>
 8007af6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007af8:	07da      	lsls	r2, r3, #31
 8007afa:	4605      	mov	r5, r0
 8007afc:	d4e0      	bmi.n	8007ac0 <_fflush_r+0xc>
 8007afe:	89a3      	ldrh	r3, [r4, #12]
 8007b00:	059b      	lsls	r3, r3, #22
 8007b02:	d4dd      	bmi.n	8007ac0 <_fflush_r+0xc>
 8007b04:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007b06:	f7ff f81d 	bl	8006b44 <__retarget_lock_release_recursive>
 8007b0a:	e7d9      	b.n	8007ac0 <_fflush_r+0xc>
 8007b0c:	4b05      	ldr	r3, [pc, #20]	; (8007b24 <_fflush_r+0x70>)
 8007b0e:	429c      	cmp	r4, r3
 8007b10:	d101      	bne.n	8007b16 <_fflush_r+0x62>
 8007b12:	68ac      	ldr	r4, [r5, #8]
 8007b14:	e7df      	b.n	8007ad6 <_fflush_r+0x22>
 8007b16:	4b04      	ldr	r3, [pc, #16]	; (8007b28 <_fflush_r+0x74>)
 8007b18:	429c      	cmp	r4, r3
 8007b1a:	bf08      	it	eq
 8007b1c:	68ec      	ldreq	r4, [r5, #12]
 8007b1e:	e7da      	b.n	8007ad6 <_fflush_r+0x22>
 8007b20:	08008644 	.word	0x08008644
 8007b24:	08008664 	.word	0x08008664
 8007b28:	08008624 	.word	0x08008624

08007b2c <fiprintf>:
 8007b2c:	b40e      	push	{r1, r2, r3}
 8007b2e:	b503      	push	{r0, r1, lr}
 8007b30:	4601      	mov	r1, r0
 8007b32:	ab03      	add	r3, sp, #12
 8007b34:	4805      	ldr	r0, [pc, #20]	; (8007b4c <fiprintf+0x20>)
 8007b36:	f853 2b04 	ldr.w	r2, [r3], #4
 8007b3a:	6800      	ldr	r0, [r0, #0]
 8007b3c:	9301      	str	r3, [sp, #4]
 8007b3e:	f7ff fcaf 	bl	80074a0 <_vfiprintf_r>
 8007b42:	b002      	add	sp, #8
 8007b44:	f85d eb04 	ldr.w	lr, [sp], #4
 8007b48:	b003      	add	sp, #12
 8007b4a:	4770      	bx	lr
 8007b4c:	20000018 	.word	0x20000018

08007b50 <_lseek_r>:
 8007b50:	b538      	push	{r3, r4, r5, lr}
 8007b52:	4d07      	ldr	r5, [pc, #28]	; (8007b70 <_lseek_r+0x20>)
 8007b54:	4604      	mov	r4, r0
 8007b56:	4608      	mov	r0, r1
 8007b58:	4611      	mov	r1, r2
 8007b5a:	2200      	movs	r2, #0
 8007b5c:	602a      	str	r2, [r5, #0]
 8007b5e:	461a      	mov	r2, r3
 8007b60:	f7fb fc04 	bl	800336c <_lseek>
 8007b64:	1c43      	adds	r3, r0, #1
 8007b66:	d102      	bne.n	8007b6e <_lseek_r+0x1e>
 8007b68:	682b      	ldr	r3, [r5, #0]
 8007b6a:	b103      	cbz	r3, 8007b6e <_lseek_r+0x1e>
 8007b6c:	6023      	str	r3, [r4, #0]
 8007b6e:	bd38      	pop	{r3, r4, r5, pc}
 8007b70:	20000300 	.word	0x20000300

08007b74 <__swhatbuf_r>:
 8007b74:	b570      	push	{r4, r5, r6, lr}
 8007b76:	460e      	mov	r6, r1
 8007b78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b7c:	2900      	cmp	r1, #0
 8007b7e:	b096      	sub	sp, #88	; 0x58
 8007b80:	4614      	mov	r4, r2
 8007b82:	461d      	mov	r5, r3
 8007b84:	da08      	bge.n	8007b98 <__swhatbuf_r+0x24>
 8007b86:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8007b8a:	2200      	movs	r2, #0
 8007b8c:	602a      	str	r2, [r5, #0]
 8007b8e:	061a      	lsls	r2, r3, #24
 8007b90:	d410      	bmi.n	8007bb4 <__swhatbuf_r+0x40>
 8007b92:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007b96:	e00e      	b.n	8007bb6 <__swhatbuf_r+0x42>
 8007b98:	466a      	mov	r2, sp
 8007b9a:	f000 f895 	bl	8007cc8 <_fstat_r>
 8007b9e:	2800      	cmp	r0, #0
 8007ba0:	dbf1      	blt.n	8007b86 <__swhatbuf_r+0x12>
 8007ba2:	9a01      	ldr	r2, [sp, #4]
 8007ba4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007ba8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007bac:	425a      	negs	r2, r3
 8007bae:	415a      	adcs	r2, r3
 8007bb0:	602a      	str	r2, [r5, #0]
 8007bb2:	e7ee      	b.n	8007b92 <__swhatbuf_r+0x1e>
 8007bb4:	2340      	movs	r3, #64	; 0x40
 8007bb6:	2000      	movs	r0, #0
 8007bb8:	6023      	str	r3, [r4, #0]
 8007bba:	b016      	add	sp, #88	; 0x58
 8007bbc:	bd70      	pop	{r4, r5, r6, pc}
	...

08007bc0 <__smakebuf_r>:
 8007bc0:	898b      	ldrh	r3, [r1, #12]
 8007bc2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007bc4:	079d      	lsls	r5, r3, #30
 8007bc6:	4606      	mov	r6, r0
 8007bc8:	460c      	mov	r4, r1
 8007bca:	d507      	bpl.n	8007bdc <__smakebuf_r+0x1c>
 8007bcc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007bd0:	6023      	str	r3, [r4, #0]
 8007bd2:	6123      	str	r3, [r4, #16]
 8007bd4:	2301      	movs	r3, #1
 8007bd6:	6163      	str	r3, [r4, #20]
 8007bd8:	b002      	add	sp, #8
 8007bda:	bd70      	pop	{r4, r5, r6, pc}
 8007bdc:	ab01      	add	r3, sp, #4
 8007bde:	466a      	mov	r2, sp
 8007be0:	f7ff ffc8 	bl	8007b74 <__swhatbuf_r>
 8007be4:	9900      	ldr	r1, [sp, #0]
 8007be6:	4605      	mov	r5, r0
 8007be8:	4630      	mov	r0, r6
 8007bea:	f7ff fbbb 	bl	8007364 <_malloc_r>
 8007bee:	b948      	cbnz	r0, 8007c04 <__smakebuf_r+0x44>
 8007bf0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007bf4:	059a      	lsls	r2, r3, #22
 8007bf6:	d4ef      	bmi.n	8007bd8 <__smakebuf_r+0x18>
 8007bf8:	f023 0303 	bic.w	r3, r3, #3
 8007bfc:	f043 0302 	orr.w	r3, r3, #2
 8007c00:	81a3      	strh	r3, [r4, #12]
 8007c02:	e7e3      	b.n	8007bcc <__smakebuf_r+0xc>
 8007c04:	4b0d      	ldr	r3, [pc, #52]	; (8007c3c <__smakebuf_r+0x7c>)
 8007c06:	62b3      	str	r3, [r6, #40]	; 0x28
 8007c08:	89a3      	ldrh	r3, [r4, #12]
 8007c0a:	6020      	str	r0, [r4, #0]
 8007c0c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007c10:	81a3      	strh	r3, [r4, #12]
 8007c12:	9b00      	ldr	r3, [sp, #0]
 8007c14:	6163      	str	r3, [r4, #20]
 8007c16:	9b01      	ldr	r3, [sp, #4]
 8007c18:	6120      	str	r0, [r4, #16]
 8007c1a:	b15b      	cbz	r3, 8007c34 <__smakebuf_r+0x74>
 8007c1c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007c20:	4630      	mov	r0, r6
 8007c22:	f000 f863 	bl	8007cec <_isatty_r>
 8007c26:	b128      	cbz	r0, 8007c34 <__smakebuf_r+0x74>
 8007c28:	89a3      	ldrh	r3, [r4, #12]
 8007c2a:	f023 0303 	bic.w	r3, r3, #3
 8007c2e:	f043 0301 	orr.w	r3, r3, #1
 8007c32:	81a3      	strh	r3, [r4, #12]
 8007c34:	89a0      	ldrh	r0, [r4, #12]
 8007c36:	4305      	orrs	r5, r0
 8007c38:	81a5      	strh	r5, [r4, #12]
 8007c3a:	e7cd      	b.n	8007bd8 <__smakebuf_r+0x18>
 8007c3c:	08006995 	.word	0x08006995

08007c40 <__ascii_mbtowc>:
 8007c40:	b082      	sub	sp, #8
 8007c42:	b901      	cbnz	r1, 8007c46 <__ascii_mbtowc+0x6>
 8007c44:	a901      	add	r1, sp, #4
 8007c46:	b142      	cbz	r2, 8007c5a <__ascii_mbtowc+0x1a>
 8007c48:	b14b      	cbz	r3, 8007c5e <__ascii_mbtowc+0x1e>
 8007c4a:	7813      	ldrb	r3, [r2, #0]
 8007c4c:	600b      	str	r3, [r1, #0]
 8007c4e:	7812      	ldrb	r2, [r2, #0]
 8007c50:	1e10      	subs	r0, r2, #0
 8007c52:	bf18      	it	ne
 8007c54:	2001      	movne	r0, #1
 8007c56:	b002      	add	sp, #8
 8007c58:	4770      	bx	lr
 8007c5a:	4610      	mov	r0, r2
 8007c5c:	e7fb      	b.n	8007c56 <__ascii_mbtowc+0x16>
 8007c5e:	f06f 0001 	mvn.w	r0, #1
 8007c62:	e7f8      	b.n	8007c56 <__ascii_mbtowc+0x16>

08007c64 <__malloc_lock>:
 8007c64:	4801      	ldr	r0, [pc, #4]	; (8007c6c <__malloc_lock+0x8>)
 8007c66:	f7fe bf6c 	b.w	8006b42 <__retarget_lock_acquire_recursive>
 8007c6a:	bf00      	nop
 8007c6c:	200002f4 	.word	0x200002f4

08007c70 <__malloc_unlock>:
 8007c70:	4801      	ldr	r0, [pc, #4]	; (8007c78 <__malloc_unlock+0x8>)
 8007c72:	f7fe bf67 	b.w	8006b44 <__retarget_lock_release_recursive>
 8007c76:	bf00      	nop
 8007c78:	200002f4 	.word	0x200002f4

08007c7c <_read_r>:
 8007c7c:	b538      	push	{r3, r4, r5, lr}
 8007c7e:	4d07      	ldr	r5, [pc, #28]	; (8007c9c <_read_r+0x20>)
 8007c80:	4604      	mov	r4, r0
 8007c82:	4608      	mov	r0, r1
 8007c84:	4611      	mov	r1, r2
 8007c86:	2200      	movs	r2, #0
 8007c88:	602a      	str	r2, [r5, #0]
 8007c8a:	461a      	mov	r2, r3
 8007c8c:	f7fb fb2a 	bl	80032e4 <_read>
 8007c90:	1c43      	adds	r3, r0, #1
 8007c92:	d102      	bne.n	8007c9a <_read_r+0x1e>
 8007c94:	682b      	ldr	r3, [r5, #0]
 8007c96:	b103      	cbz	r3, 8007c9a <_read_r+0x1e>
 8007c98:	6023      	str	r3, [r4, #0]
 8007c9a:	bd38      	pop	{r3, r4, r5, pc}
 8007c9c:	20000300 	.word	0x20000300

08007ca0 <__ascii_wctomb>:
 8007ca0:	b149      	cbz	r1, 8007cb6 <__ascii_wctomb+0x16>
 8007ca2:	2aff      	cmp	r2, #255	; 0xff
 8007ca4:	bf85      	ittet	hi
 8007ca6:	238a      	movhi	r3, #138	; 0x8a
 8007ca8:	6003      	strhi	r3, [r0, #0]
 8007caa:	700a      	strbls	r2, [r1, #0]
 8007cac:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8007cb0:	bf98      	it	ls
 8007cb2:	2001      	movls	r0, #1
 8007cb4:	4770      	bx	lr
 8007cb6:	4608      	mov	r0, r1
 8007cb8:	4770      	bx	lr

08007cba <abort>:
 8007cba:	b508      	push	{r3, lr}
 8007cbc:	2006      	movs	r0, #6
 8007cbe:	f000 f84d 	bl	8007d5c <raise>
 8007cc2:	2001      	movs	r0, #1
 8007cc4:	f7fb fb04 	bl	80032d0 <_exit>

08007cc8 <_fstat_r>:
 8007cc8:	b538      	push	{r3, r4, r5, lr}
 8007cca:	4d07      	ldr	r5, [pc, #28]	; (8007ce8 <_fstat_r+0x20>)
 8007ccc:	2300      	movs	r3, #0
 8007cce:	4604      	mov	r4, r0
 8007cd0:	4608      	mov	r0, r1
 8007cd2:	4611      	mov	r1, r2
 8007cd4:	602b      	str	r3, [r5, #0]
 8007cd6:	f7fb fb2e 	bl	8003336 <_fstat>
 8007cda:	1c43      	adds	r3, r0, #1
 8007cdc:	d102      	bne.n	8007ce4 <_fstat_r+0x1c>
 8007cde:	682b      	ldr	r3, [r5, #0]
 8007ce0:	b103      	cbz	r3, 8007ce4 <_fstat_r+0x1c>
 8007ce2:	6023      	str	r3, [r4, #0]
 8007ce4:	bd38      	pop	{r3, r4, r5, pc}
 8007ce6:	bf00      	nop
 8007ce8:	20000300 	.word	0x20000300

08007cec <_isatty_r>:
 8007cec:	b538      	push	{r3, r4, r5, lr}
 8007cee:	4d06      	ldr	r5, [pc, #24]	; (8007d08 <_isatty_r+0x1c>)
 8007cf0:	2300      	movs	r3, #0
 8007cf2:	4604      	mov	r4, r0
 8007cf4:	4608      	mov	r0, r1
 8007cf6:	602b      	str	r3, [r5, #0]
 8007cf8:	f7fb fb2d 	bl	8003356 <_isatty>
 8007cfc:	1c43      	adds	r3, r0, #1
 8007cfe:	d102      	bne.n	8007d06 <_isatty_r+0x1a>
 8007d00:	682b      	ldr	r3, [r5, #0]
 8007d02:	b103      	cbz	r3, 8007d06 <_isatty_r+0x1a>
 8007d04:	6023      	str	r3, [r4, #0]
 8007d06:	bd38      	pop	{r3, r4, r5, pc}
 8007d08:	20000300 	.word	0x20000300

08007d0c <_raise_r>:
 8007d0c:	291f      	cmp	r1, #31
 8007d0e:	b538      	push	{r3, r4, r5, lr}
 8007d10:	4604      	mov	r4, r0
 8007d12:	460d      	mov	r5, r1
 8007d14:	d904      	bls.n	8007d20 <_raise_r+0x14>
 8007d16:	2316      	movs	r3, #22
 8007d18:	6003      	str	r3, [r0, #0]
 8007d1a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007d1e:	bd38      	pop	{r3, r4, r5, pc}
 8007d20:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8007d22:	b112      	cbz	r2, 8007d2a <_raise_r+0x1e>
 8007d24:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007d28:	b94b      	cbnz	r3, 8007d3e <_raise_r+0x32>
 8007d2a:	4620      	mov	r0, r4
 8007d2c:	f000 f830 	bl	8007d90 <_getpid_r>
 8007d30:	462a      	mov	r2, r5
 8007d32:	4601      	mov	r1, r0
 8007d34:	4620      	mov	r0, r4
 8007d36:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007d3a:	f000 b817 	b.w	8007d6c <_kill_r>
 8007d3e:	2b01      	cmp	r3, #1
 8007d40:	d00a      	beq.n	8007d58 <_raise_r+0x4c>
 8007d42:	1c59      	adds	r1, r3, #1
 8007d44:	d103      	bne.n	8007d4e <_raise_r+0x42>
 8007d46:	2316      	movs	r3, #22
 8007d48:	6003      	str	r3, [r0, #0]
 8007d4a:	2001      	movs	r0, #1
 8007d4c:	e7e7      	b.n	8007d1e <_raise_r+0x12>
 8007d4e:	2400      	movs	r4, #0
 8007d50:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007d54:	4628      	mov	r0, r5
 8007d56:	4798      	blx	r3
 8007d58:	2000      	movs	r0, #0
 8007d5a:	e7e0      	b.n	8007d1e <_raise_r+0x12>

08007d5c <raise>:
 8007d5c:	4b02      	ldr	r3, [pc, #8]	; (8007d68 <raise+0xc>)
 8007d5e:	4601      	mov	r1, r0
 8007d60:	6818      	ldr	r0, [r3, #0]
 8007d62:	f7ff bfd3 	b.w	8007d0c <_raise_r>
 8007d66:	bf00      	nop
 8007d68:	20000018 	.word	0x20000018

08007d6c <_kill_r>:
 8007d6c:	b538      	push	{r3, r4, r5, lr}
 8007d6e:	4d07      	ldr	r5, [pc, #28]	; (8007d8c <_kill_r+0x20>)
 8007d70:	2300      	movs	r3, #0
 8007d72:	4604      	mov	r4, r0
 8007d74:	4608      	mov	r0, r1
 8007d76:	4611      	mov	r1, r2
 8007d78:	602b      	str	r3, [r5, #0]
 8007d7a:	f7fb fa99 	bl	80032b0 <_kill>
 8007d7e:	1c43      	adds	r3, r0, #1
 8007d80:	d102      	bne.n	8007d88 <_kill_r+0x1c>
 8007d82:	682b      	ldr	r3, [r5, #0]
 8007d84:	b103      	cbz	r3, 8007d88 <_kill_r+0x1c>
 8007d86:	6023      	str	r3, [r4, #0]
 8007d88:	bd38      	pop	{r3, r4, r5, pc}
 8007d8a:	bf00      	nop
 8007d8c:	20000300 	.word	0x20000300

08007d90 <_getpid_r>:
 8007d90:	f7fb ba86 	b.w	80032a0 <_getpid>

08007d94 <sqrt>:
 8007d94:	b538      	push	{r3, r4, r5, lr}
 8007d96:	ed2d 8b02 	vpush	{d8}
 8007d9a:	ec55 4b10 	vmov	r4, r5, d0
 8007d9e:	f000 f853 	bl	8007e48 <__ieee754_sqrt>
 8007da2:	4622      	mov	r2, r4
 8007da4:	462b      	mov	r3, r5
 8007da6:	4620      	mov	r0, r4
 8007da8:	4629      	mov	r1, r5
 8007daa:	eeb0 8a40 	vmov.f32	s16, s0
 8007dae:	eef0 8a60 	vmov.f32	s17, s1
 8007db2:	f7f8 febb 	bl	8000b2c <__aeabi_dcmpun>
 8007db6:	b990      	cbnz	r0, 8007dde <sqrt+0x4a>
 8007db8:	2200      	movs	r2, #0
 8007dba:	2300      	movs	r3, #0
 8007dbc:	4620      	mov	r0, r4
 8007dbe:	4629      	mov	r1, r5
 8007dc0:	f7f8 fe8c 	bl	8000adc <__aeabi_dcmplt>
 8007dc4:	b158      	cbz	r0, 8007dde <sqrt+0x4a>
 8007dc6:	f7fd fa85 	bl	80052d4 <__errno>
 8007dca:	2321      	movs	r3, #33	; 0x21
 8007dcc:	6003      	str	r3, [r0, #0]
 8007dce:	2200      	movs	r2, #0
 8007dd0:	2300      	movs	r3, #0
 8007dd2:	4610      	mov	r0, r2
 8007dd4:	4619      	mov	r1, r3
 8007dd6:	f7f8 fd39 	bl	800084c <__aeabi_ddiv>
 8007dda:	ec41 0b18 	vmov	d8, r0, r1
 8007dde:	eeb0 0a48 	vmov.f32	s0, s16
 8007de2:	eef0 0a68 	vmov.f32	s1, s17
 8007de6:	ecbd 8b02 	vpop	{d8}
 8007dea:	bd38      	pop	{r3, r4, r5, pc}

08007dec <asinf>:
 8007dec:	b508      	push	{r3, lr}
 8007dee:	ed2d 8b02 	vpush	{d8}
 8007df2:	eeb0 8a40 	vmov.f32	s16, s0
 8007df6:	f000 f8d9 	bl	8007fac <__ieee754_asinf>
 8007dfa:	eeb4 8a48 	vcmp.f32	s16, s16
 8007dfe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007e02:	eef0 8a40 	vmov.f32	s17, s0
 8007e06:	d615      	bvs.n	8007e34 <asinf+0x48>
 8007e08:	eeb0 0a48 	vmov.f32	s0, s16
 8007e0c:	f000 fb2c 	bl	8008468 <fabsf>
 8007e10:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8007e14:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8007e18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007e1c:	dd0a      	ble.n	8007e34 <asinf+0x48>
 8007e1e:	f7fd fa59 	bl	80052d4 <__errno>
 8007e22:	ecbd 8b02 	vpop	{d8}
 8007e26:	2321      	movs	r3, #33	; 0x21
 8007e28:	6003      	str	r3, [r0, #0]
 8007e2a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8007e2e:	4804      	ldr	r0, [pc, #16]	; (8007e40 <asinf+0x54>)
 8007e30:	f000 bb22 	b.w	8008478 <nanf>
 8007e34:	eeb0 0a68 	vmov.f32	s0, s17
 8007e38:	ecbd 8b02 	vpop	{d8}
 8007e3c:	bd08      	pop	{r3, pc}
 8007e3e:	bf00      	nop
 8007e40:	08008828 	.word	0x08008828

08007e44 <atan2f>:
 8007e44:	f000 b998 	b.w	8008178 <__ieee754_atan2f>

08007e48 <__ieee754_sqrt>:
 8007e48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e4c:	ec55 4b10 	vmov	r4, r5, d0
 8007e50:	4e55      	ldr	r6, [pc, #340]	; (8007fa8 <__ieee754_sqrt+0x160>)
 8007e52:	43ae      	bics	r6, r5
 8007e54:	ee10 0a10 	vmov	r0, s0
 8007e58:	ee10 3a10 	vmov	r3, s0
 8007e5c:	462a      	mov	r2, r5
 8007e5e:	4629      	mov	r1, r5
 8007e60:	d110      	bne.n	8007e84 <__ieee754_sqrt+0x3c>
 8007e62:	ee10 2a10 	vmov	r2, s0
 8007e66:	462b      	mov	r3, r5
 8007e68:	f7f8 fbc6 	bl	80005f8 <__aeabi_dmul>
 8007e6c:	4602      	mov	r2, r0
 8007e6e:	460b      	mov	r3, r1
 8007e70:	4620      	mov	r0, r4
 8007e72:	4629      	mov	r1, r5
 8007e74:	f7f8 fa0a 	bl	800028c <__adddf3>
 8007e78:	4604      	mov	r4, r0
 8007e7a:	460d      	mov	r5, r1
 8007e7c:	ec45 4b10 	vmov	d0, r4, r5
 8007e80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007e84:	2d00      	cmp	r5, #0
 8007e86:	dc10      	bgt.n	8007eaa <__ieee754_sqrt+0x62>
 8007e88:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8007e8c:	4330      	orrs	r0, r6
 8007e8e:	d0f5      	beq.n	8007e7c <__ieee754_sqrt+0x34>
 8007e90:	b15d      	cbz	r5, 8007eaa <__ieee754_sqrt+0x62>
 8007e92:	ee10 2a10 	vmov	r2, s0
 8007e96:	462b      	mov	r3, r5
 8007e98:	ee10 0a10 	vmov	r0, s0
 8007e9c:	f7f8 f9f4 	bl	8000288 <__aeabi_dsub>
 8007ea0:	4602      	mov	r2, r0
 8007ea2:	460b      	mov	r3, r1
 8007ea4:	f7f8 fcd2 	bl	800084c <__aeabi_ddiv>
 8007ea8:	e7e6      	b.n	8007e78 <__ieee754_sqrt+0x30>
 8007eaa:	1512      	asrs	r2, r2, #20
 8007eac:	d074      	beq.n	8007f98 <__ieee754_sqrt+0x150>
 8007eae:	07d4      	lsls	r4, r2, #31
 8007eb0:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8007eb4:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 8007eb8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8007ebc:	bf5e      	ittt	pl
 8007ebe:	0fda      	lsrpl	r2, r3, #31
 8007ec0:	005b      	lslpl	r3, r3, #1
 8007ec2:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 8007ec6:	2400      	movs	r4, #0
 8007ec8:	0fda      	lsrs	r2, r3, #31
 8007eca:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 8007ece:	107f      	asrs	r7, r7, #1
 8007ed0:	005b      	lsls	r3, r3, #1
 8007ed2:	2516      	movs	r5, #22
 8007ed4:	4620      	mov	r0, r4
 8007ed6:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8007eda:	1886      	adds	r6, r0, r2
 8007edc:	428e      	cmp	r6, r1
 8007ede:	bfde      	ittt	le
 8007ee0:	1b89      	suble	r1, r1, r6
 8007ee2:	18b0      	addle	r0, r6, r2
 8007ee4:	18a4      	addle	r4, r4, r2
 8007ee6:	0049      	lsls	r1, r1, #1
 8007ee8:	3d01      	subs	r5, #1
 8007eea:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 8007eee:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8007ef2:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8007ef6:	d1f0      	bne.n	8007eda <__ieee754_sqrt+0x92>
 8007ef8:	462a      	mov	r2, r5
 8007efa:	f04f 0e20 	mov.w	lr, #32
 8007efe:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8007f02:	4281      	cmp	r1, r0
 8007f04:	eb06 0c05 	add.w	ip, r6, r5
 8007f08:	dc02      	bgt.n	8007f10 <__ieee754_sqrt+0xc8>
 8007f0a:	d113      	bne.n	8007f34 <__ieee754_sqrt+0xec>
 8007f0c:	459c      	cmp	ip, r3
 8007f0e:	d811      	bhi.n	8007f34 <__ieee754_sqrt+0xec>
 8007f10:	f1bc 0f00 	cmp.w	ip, #0
 8007f14:	eb0c 0506 	add.w	r5, ip, r6
 8007f18:	da43      	bge.n	8007fa2 <__ieee754_sqrt+0x15a>
 8007f1a:	2d00      	cmp	r5, #0
 8007f1c:	db41      	blt.n	8007fa2 <__ieee754_sqrt+0x15a>
 8007f1e:	f100 0801 	add.w	r8, r0, #1
 8007f22:	1a09      	subs	r1, r1, r0
 8007f24:	459c      	cmp	ip, r3
 8007f26:	bf88      	it	hi
 8007f28:	f101 31ff 	addhi.w	r1, r1, #4294967295	; 0xffffffff
 8007f2c:	eba3 030c 	sub.w	r3, r3, ip
 8007f30:	4432      	add	r2, r6
 8007f32:	4640      	mov	r0, r8
 8007f34:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 8007f38:	f1be 0e01 	subs.w	lr, lr, #1
 8007f3c:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 8007f40:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8007f44:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8007f48:	d1db      	bne.n	8007f02 <__ieee754_sqrt+0xba>
 8007f4a:	430b      	orrs	r3, r1
 8007f4c:	d006      	beq.n	8007f5c <__ieee754_sqrt+0x114>
 8007f4e:	1c50      	adds	r0, r2, #1
 8007f50:	bf13      	iteet	ne
 8007f52:	3201      	addne	r2, #1
 8007f54:	3401      	addeq	r4, #1
 8007f56:	4672      	moveq	r2, lr
 8007f58:	f022 0201 	bicne.w	r2, r2, #1
 8007f5c:	1063      	asrs	r3, r4, #1
 8007f5e:	0852      	lsrs	r2, r2, #1
 8007f60:	07e1      	lsls	r1, r4, #31
 8007f62:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8007f66:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8007f6a:	bf48      	it	mi
 8007f6c:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 8007f70:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 8007f74:	4614      	mov	r4, r2
 8007f76:	e781      	b.n	8007e7c <__ieee754_sqrt+0x34>
 8007f78:	0ad9      	lsrs	r1, r3, #11
 8007f7a:	3815      	subs	r0, #21
 8007f7c:	055b      	lsls	r3, r3, #21
 8007f7e:	2900      	cmp	r1, #0
 8007f80:	d0fa      	beq.n	8007f78 <__ieee754_sqrt+0x130>
 8007f82:	02cd      	lsls	r5, r1, #11
 8007f84:	d50a      	bpl.n	8007f9c <__ieee754_sqrt+0x154>
 8007f86:	f1c2 0420 	rsb	r4, r2, #32
 8007f8a:	fa23 f404 	lsr.w	r4, r3, r4
 8007f8e:	1e55      	subs	r5, r2, #1
 8007f90:	4093      	lsls	r3, r2
 8007f92:	4321      	orrs	r1, r4
 8007f94:	1b42      	subs	r2, r0, r5
 8007f96:	e78a      	b.n	8007eae <__ieee754_sqrt+0x66>
 8007f98:	4610      	mov	r0, r2
 8007f9a:	e7f0      	b.n	8007f7e <__ieee754_sqrt+0x136>
 8007f9c:	0049      	lsls	r1, r1, #1
 8007f9e:	3201      	adds	r2, #1
 8007fa0:	e7ef      	b.n	8007f82 <__ieee754_sqrt+0x13a>
 8007fa2:	4680      	mov	r8, r0
 8007fa4:	e7bd      	b.n	8007f22 <__ieee754_sqrt+0xda>
 8007fa6:	bf00      	nop
 8007fa8:	7ff00000 	.word	0x7ff00000

08007fac <__ieee754_asinf>:
 8007fac:	b538      	push	{r3, r4, r5, lr}
 8007fae:	ee10 5a10 	vmov	r5, s0
 8007fb2:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 8007fb6:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 8007fba:	ed2d 8b04 	vpush	{d8-d9}
 8007fbe:	d10c      	bne.n	8007fda <__ieee754_asinf+0x2e>
 8007fc0:	eddf 7a5d 	vldr	s15, [pc, #372]	; 8008138 <__ieee754_asinf+0x18c>
 8007fc4:	ed9f 7a5d 	vldr	s14, [pc, #372]	; 800813c <__ieee754_asinf+0x190>
 8007fc8:	ee60 7a27 	vmul.f32	s15, s0, s15
 8007fcc:	eee0 7a07 	vfma.f32	s15, s0, s14
 8007fd0:	eeb0 0a67 	vmov.f32	s0, s15
 8007fd4:	ecbd 8b04 	vpop	{d8-d9}
 8007fd8:	bd38      	pop	{r3, r4, r5, pc}
 8007fda:	dd04      	ble.n	8007fe6 <__ieee754_asinf+0x3a>
 8007fdc:	ee70 7a40 	vsub.f32	s15, s0, s0
 8007fe0:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8007fe4:	e7f6      	b.n	8007fd4 <__ieee754_asinf+0x28>
 8007fe6:	f1b4 5f7c 	cmp.w	r4, #1056964608	; 0x3f000000
 8007fea:	eef7 8a00 	vmov.f32	s17, #112	; 0x3f800000  1.0
 8007fee:	da0b      	bge.n	8008008 <__ieee754_asinf+0x5c>
 8007ff0:	f1b4 5f48 	cmp.w	r4, #838860800	; 0x32000000
 8007ff4:	da52      	bge.n	800809c <__ieee754_asinf+0xf0>
 8007ff6:	eddf 7a52 	vldr	s15, [pc, #328]	; 8008140 <__ieee754_asinf+0x194>
 8007ffa:	ee70 7a27 	vadd.f32	s15, s0, s15
 8007ffe:	eef4 7ae8 	vcmpe.f32	s15, s17
 8008002:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008006:	dce5      	bgt.n	8007fd4 <__ieee754_asinf+0x28>
 8008008:	f000 fa2e 	bl	8008468 <fabsf>
 800800c:	ee38 0ac0 	vsub.f32	s0, s17, s0
 8008010:	eeb6 8a00 	vmov.f32	s16, #96	; 0x3f000000  0.5
 8008014:	ee20 8a08 	vmul.f32	s16, s0, s16
 8008018:	eddf 7a4a 	vldr	s15, [pc, #296]	; 8008144 <__ieee754_asinf+0x198>
 800801c:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 8008148 <__ieee754_asinf+0x19c>
 8008020:	ed9f 9a4a 	vldr	s18, [pc, #296]	; 800814c <__ieee754_asinf+0x1a0>
 8008024:	eea8 7a27 	vfma.f32	s14, s16, s15
 8008028:	eddf 7a49 	vldr	s15, [pc, #292]	; 8008150 <__ieee754_asinf+0x1a4>
 800802c:	eee7 7a08 	vfma.f32	s15, s14, s16
 8008030:	ed9f 7a48 	vldr	s14, [pc, #288]	; 8008154 <__ieee754_asinf+0x1a8>
 8008034:	eea7 7a88 	vfma.f32	s14, s15, s16
 8008038:	eddf 7a47 	vldr	s15, [pc, #284]	; 8008158 <__ieee754_asinf+0x1ac>
 800803c:	eee7 7a08 	vfma.f32	s15, s14, s16
 8008040:	ed9f 7a46 	vldr	s14, [pc, #280]	; 800815c <__ieee754_asinf+0x1b0>
 8008044:	eea7 9a88 	vfma.f32	s18, s15, s16
 8008048:	eddf 7a45 	vldr	s15, [pc, #276]	; 8008160 <__ieee754_asinf+0x1b4>
 800804c:	eee8 7a07 	vfma.f32	s15, s16, s14
 8008050:	ed9f 7a44 	vldr	s14, [pc, #272]	; 8008164 <__ieee754_asinf+0x1b8>
 8008054:	eea7 7a88 	vfma.f32	s14, s15, s16
 8008058:	eddf 7a43 	vldr	s15, [pc, #268]	; 8008168 <__ieee754_asinf+0x1bc>
 800805c:	eee7 7a08 	vfma.f32	s15, s14, s16
 8008060:	eeb0 0a48 	vmov.f32	s0, s16
 8008064:	eee7 8a88 	vfma.f32	s17, s15, s16
 8008068:	f000 f926 	bl	80082b8 <__ieee754_sqrtf>
 800806c:	4b3f      	ldr	r3, [pc, #252]	; (800816c <__ieee754_asinf+0x1c0>)
 800806e:	ee29 9a08 	vmul.f32	s18, s18, s16
 8008072:	429c      	cmp	r4, r3
 8008074:	ee89 6a28 	vdiv.f32	s12, s18, s17
 8008078:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800807c:	dd3d      	ble.n	80080fa <__ieee754_asinf+0x14e>
 800807e:	eea0 0a06 	vfma.f32	s0, s0, s12
 8008082:	eddf 7a3b 	vldr	s15, [pc, #236]	; 8008170 <__ieee754_asinf+0x1c4>
 8008086:	eee0 7a26 	vfma.f32	s15, s0, s13
 800808a:	ed9f 0a2c 	vldr	s0, [pc, #176]	; 800813c <__ieee754_asinf+0x190>
 800808e:	ee30 0a67 	vsub.f32	s0, s0, s15
 8008092:	2d00      	cmp	r5, #0
 8008094:	bfd8      	it	le
 8008096:	eeb1 0a40 	vnegle.f32	s0, s0
 800809a:	e79b      	b.n	8007fd4 <__ieee754_asinf+0x28>
 800809c:	ee60 7a00 	vmul.f32	s15, s0, s0
 80080a0:	eddf 6a28 	vldr	s13, [pc, #160]	; 8008144 <__ieee754_asinf+0x198>
 80080a4:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8008148 <__ieee754_asinf+0x19c>
 80080a8:	ed9f 6a2c 	vldr	s12, [pc, #176]	; 800815c <__ieee754_asinf+0x1b0>
 80080ac:	eea7 7aa6 	vfma.f32	s14, s15, s13
 80080b0:	eddf 6a27 	vldr	s13, [pc, #156]	; 8008150 <__ieee754_asinf+0x1a4>
 80080b4:	eee7 6a27 	vfma.f32	s13, s14, s15
 80080b8:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8008154 <__ieee754_asinf+0x1a8>
 80080bc:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80080c0:	eddf 6a25 	vldr	s13, [pc, #148]	; 8008158 <__ieee754_asinf+0x1ac>
 80080c4:	eee7 6a27 	vfma.f32	s13, s14, s15
 80080c8:	ed9f 7a20 	vldr	s14, [pc, #128]	; 800814c <__ieee754_asinf+0x1a0>
 80080cc:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80080d0:	eddf 6a23 	vldr	s13, [pc, #140]	; 8008160 <__ieee754_asinf+0x1b4>
 80080d4:	eee7 6a86 	vfma.f32	s13, s15, s12
 80080d8:	ed9f 6a22 	vldr	s12, [pc, #136]	; 8008164 <__ieee754_asinf+0x1b8>
 80080dc:	eea6 6aa7 	vfma.f32	s12, s13, s15
 80080e0:	eddf 6a21 	vldr	s13, [pc, #132]	; 8008168 <__ieee754_asinf+0x1bc>
 80080e4:	eee6 6a27 	vfma.f32	s13, s12, s15
 80080e8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80080ec:	eee6 8aa7 	vfma.f32	s17, s13, s15
 80080f0:	eec7 7a28 	vdiv.f32	s15, s14, s17
 80080f4:	eea0 0a27 	vfma.f32	s0, s0, s15
 80080f8:	e76c      	b.n	8007fd4 <__ieee754_asinf+0x28>
 80080fa:	ee10 3a10 	vmov	r3, s0
 80080fe:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8008102:	f023 030f 	bic.w	r3, r3, #15
 8008106:	ee07 3a10 	vmov	s14, r3
 800810a:	eea7 8a47 	vfms.f32	s16, s14, s14
 800810e:	ee70 7a07 	vadd.f32	s15, s0, s14
 8008112:	ee30 0a00 	vadd.f32	s0, s0, s0
 8008116:	eec8 5a27 	vdiv.f32	s11, s16, s15
 800811a:	eddf 7a07 	vldr	s15, [pc, #28]	; 8008138 <__ieee754_asinf+0x18c>
 800811e:	eee5 7ae6 	vfms.f32	s15, s11, s13
 8008122:	eed0 7a06 	vfnms.f32	s15, s0, s12
 8008126:	ed9f 0a13 	vldr	s0, [pc, #76]	; 8008174 <__ieee754_asinf+0x1c8>
 800812a:	eeb0 6a40 	vmov.f32	s12, s0
 800812e:	eea7 6a66 	vfms.f32	s12, s14, s13
 8008132:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8008136:	e7aa      	b.n	800808e <__ieee754_asinf+0xe2>
 8008138:	b33bbd2e 	.word	0xb33bbd2e
 800813c:	3fc90fdb 	.word	0x3fc90fdb
 8008140:	7149f2ca 	.word	0x7149f2ca
 8008144:	3811ef08 	.word	0x3811ef08
 8008148:	3a4f7f04 	.word	0x3a4f7f04
 800814c:	3e2aaaab 	.word	0x3e2aaaab
 8008150:	bd241146 	.word	0xbd241146
 8008154:	3e4e0aa8 	.word	0x3e4e0aa8
 8008158:	bea6b090 	.word	0xbea6b090
 800815c:	3d9dc62e 	.word	0x3d9dc62e
 8008160:	bf303361 	.word	0xbf303361
 8008164:	4001572d 	.word	0x4001572d
 8008168:	c019d139 	.word	0xc019d139
 800816c:	3f799999 	.word	0x3f799999
 8008170:	333bbd2e 	.word	0x333bbd2e
 8008174:	3f490fdb 	.word	0x3f490fdb

08008178 <__ieee754_atan2f>:
 8008178:	ee10 2a90 	vmov	r2, s1
 800817c:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 8008180:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8008184:	b510      	push	{r4, lr}
 8008186:	eef0 7a40 	vmov.f32	s15, s0
 800818a:	dc06      	bgt.n	800819a <__ieee754_atan2f+0x22>
 800818c:	ee10 0a10 	vmov	r0, s0
 8008190:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 8008194:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8008198:	dd04      	ble.n	80081a4 <__ieee754_atan2f+0x2c>
 800819a:	ee77 7aa0 	vadd.f32	s15, s15, s1
 800819e:	eeb0 0a67 	vmov.f32	s0, s15
 80081a2:	bd10      	pop	{r4, pc}
 80081a4:	f1b2 5f7e 	cmp.w	r2, #1065353216	; 0x3f800000
 80081a8:	d103      	bne.n	80081b2 <__ieee754_atan2f+0x3a>
 80081aa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80081ae:	f000 b887 	b.w	80082c0 <atanf>
 80081b2:	1794      	asrs	r4, r2, #30
 80081b4:	f004 0402 	and.w	r4, r4, #2
 80081b8:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 80081bc:	b943      	cbnz	r3, 80081d0 <__ieee754_atan2f+0x58>
 80081be:	2c02      	cmp	r4, #2
 80081c0:	d05e      	beq.n	8008280 <__ieee754_atan2f+0x108>
 80081c2:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8008294 <__ieee754_atan2f+0x11c>
 80081c6:	2c03      	cmp	r4, #3
 80081c8:	bf08      	it	eq
 80081ca:	eef0 7a47 	vmoveq.f32	s15, s14
 80081ce:	e7e6      	b.n	800819e <__ieee754_atan2f+0x26>
 80081d0:	b941      	cbnz	r1, 80081e4 <__ieee754_atan2f+0x6c>
 80081d2:	eddf 7a31 	vldr	s15, [pc, #196]	; 8008298 <__ieee754_atan2f+0x120>
 80081d6:	ed9f 0a31 	vldr	s0, [pc, #196]	; 800829c <__ieee754_atan2f+0x124>
 80081da:	2800      	cmp	r0, #0
 80081dc:	bfb8      	it	lt
 80081de:	eef0 7a40 	vmovlt.f32	s15, s0
 80081e2:	e7dc      	b.n	800819e <__ieee754_atan2f+0x26>
 80081e4:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 80081e8:	d110      	bne.n	800820c <__ieee754_atan2f+0x94>
 80081ea:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80081ee:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 80081f2:	d107      	bne.n	8008204 <__ieee754_atan2f+0x8c>
 80081f4:	2c02      	cmp	r4, #2
 80081f6:	d846      	bhi.n	8008286 <__ieee754_atan2f+0x10e>
 80081f8:	4b29      	ldr	r3, [pc, #164]	; (80082a0 <__ieee754_atan2f+0x128>)
 80081fa:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80081fe:	edd4 7a00 	vldr	s15, [r4]
 8008202:	e7cc      	b.n	800819e <__ieee754_atan2f+0x26>
 8008204:	2c02      	cmp	r4, #2
 8008206:	d841      	bhi.n	800828c <__ieee754_atan2f+0x114>
 8008208:	4b26      	ldr	r3, [pc, #152]	; (80082a4 <__ieee754_atan2f+0x12c>)
 800820a:	e7f6      	b.n	80081fa <__ieee754_atan2f+0x82>
 800820c:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8008210:	d0df      	beq.n	80081d2 <__ieee754_atan2f+0x5a>
 8008212:	1a5b      	subs	r3, r3, r1
 8008214:	f1b3 5ff4 	cmp.w	r3, #511705088	; 0x1e800000
 8008218:	ea4f 51e3 	mov.w	r1, r3, asr #23
 800821c:	da1a      	bge.n	8008254 <__ieee754_atan2f+0xdc>
 800821e:	2a00      	cmp	r2, #0
 8008220:	da01      	bge.n	8008226 <__ieee754_atan2f+0xae>
 8008222:	313c      	adds	r1, #60	; 0x3c
 8008224:	db19      	blt.n	800825a <__ieee754_atan2f+0xe2>
 8008226:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 800822a:	f000 f91d 	bl	8008468 <fabsf>
 800822e:	f000 f847 	bl	80082c0 <atanf>
 8008232:	eef0 7a40 	vmov.f32	s15, s0
 8008236:	2c01      	cmp	r4, #1
 8008238:	d012      	beq.n	8008260 <__ieee754_atan2f+0xe8>
 800823a:	2c02      	cmp	r4, #2
 800823c:	d017      	beq.n	800826e <__ieee754_atan2f+0xf6>
 800823e:	2c00      	cmp	r4, #0
 8008240:	d0ad      	beq.n	800819e <__ieee754_atan2f+0x26>
 8008242:	ed9f 0a19 	vldr	s0, [pc, #100]	; 80082a8 <__ieee754_atan2f+0x130>
 8008246:	ee77 7a80 	vadd.f32	s15, s15, s0
 800824a:	ed9f 0a18 	vldr	s0, [pc, #96]	; 80082ac <__ieee754_atan2f+0x134>
 800824e:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8008252:	e7a4      	b.n	800819e <__ieee754_atan2f+0x26>
 8008254:	eddf 7a10 	vldr	s15, [pc, #64]	; 8008298 <__ieee754_atan2f+0x120>
 8008258:	e7ed      	b.n	8008236 <__ieee754_atan2f+0xbe>
 800825a:	eddf 7a15 	vldr	s15, [pc, #84]	; 80082b0 <__ieee754_atan2f+0x138>
 800825e:	e7ea      	b.n	8008236 <__ieee754_atan2f+0xbe>
 8008260:	ee17 3a90 	vmov	r3, s15
 8008264:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8008268:	ee07 3a90 	vmov	s15, r3
 800826c:	e797      	b.n	800819e <__ieee754_atan2f+0x26>
 800826e:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 80082a8 <__ieee754_atan2f+0x130>
 8008272:	ee77 7a80 	vadd.f32	s15, s15, s0
 8008276:	ed9f 0a0d 	vldr	s0, [pc, #52]	; 80082ac <__ieee754_atan2f+0x134>
 800827a:	ee70 7a67 	vsub.f32	s15, s0, s15
 800827e:	e78e      	b.n	800819e <__ieee754_atan2f+0x26>
 8008280:	eddf 7a0a 	vldr	s15, [pc, #40]	; 80082ac <__ieee754_atan2f+0x134>
 8008284:	e78b      	b.n	800819e <__ieee754_atan2f+0x26>
 8008286:	eddf 7a0b 	vldr	s15, [pc, #44]	; 80082b4 <__ieee754_atan2f+0x13c>
 800828a:	e788      	b.n	800819e <__ieee754_atan2f+0x26>
 800828c:	eddf 7a08 	vldr	s15, [pc, #32]	; 80082b0 <__ieee754_atan2f+0x138>
 8008290:	e785      	b.n	800819e <__ieee754_atan2f+0x26>
 8008292:	bf00      	nop
 8008294:	c0490fdb 	.word	0xc0490fdb
 8008298:	3fc90fdb 	.word	0x3fc90fdb
 800829c:	bfc90fdb 	.word	0xbfc90fdb
 80082a0:	08008934 	.word	0x08008934
 80082a4:	08008940 	.word	0x08008940
 80082a8:	33bbbd2e 	.word	0x33bbbd2e
 80082ac:	40490fdb 	.word	0x40490fdb
 80082b0:	00000000 	.word	0x00000000
 80082b4:	3f490fdb 	.word	0x3f490fdb

080082b8 <__ieee754_sqrtf>:
 80082b8:	eeb1 0ac0 	vsqrt.f32	s0, s0
 80082bc:	4770      	bx	lr
	...

080082c0 <atanf>:
 80082c0:	b538      	push	{r3, r4, r5, lr}
 80082c2:	ee10 5a10 	vmov	r5, s0
 80082c6:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 80082ca:	f1b4 4fa1 	cmp.w	r4, #1350565888	; 0x50800000
 80082ce:	eef0 7a40 	vmov.f32	s15, s0
 80082d2:	db10      	blt.n	80082f6 <atanf+0x36>
 80082d4:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 80082d8:	dd04      	ble.n	80082e4 <atanf+0x24>
 80082da:	ee70 7a00 	vadd.f32	s15, s0, s0
 80082de:	eeb0 0a67 	vmov.f32	s0, s15
 80082e2:	bd38      	pop	{r3, r4, r5, pc}
 80082e4:	eddf 7a4d 	vldr	s15, [pc, #308]	; 800841c <atanf+0x15c>
 80082e8:	ed9f 0a4d 	vldr	s0, [pc, #308]	; 8008420 <atanf+0x160>
 80082ec:	2d00      	cmp	r5, #0
 80082ee:	bfd8      	it	le
 80082f0:	eef0 7a40 	vmovle.f32	s15, s0
 80082f4:	e7f3      	b.n	80082de <atanf+0x1e>
 80082f6:	4b4b      	ldr	r3, [pc, #300]	; (8008424 <atanf+0x164>)
 80082f8:	429c      	cmp	r4, r3
 80082fa:	dc10      	bgt.n	800831e <atanf+0x5e>
 80082fc:	f1b4 5f44 	cmp.w	r4, #822083584	; 0x31000000
 8008300:	da0a      	bge.n	8008318 <atanf+0x58>
 8008302:	ed9f 7a49 	vldr	s14, [pc, #292]	; 8008428 <atanf+0x168>
 8008306:	ee30 7a07 	vadd.f32	s14, s0, s14
 800830a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800830e:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8008312:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008316:	dce2      	bgt.n	80082de <atanf+0x1e>
 8008318:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800831c:	e013      	b.n	8008346 <atanf+0x86>
 800831e:	f000 f8a3 	bl	8008468 <fabsf>
 8008322:	4b42      	ldr	r3, [pc, #264]	; (800842c <atanf+0x16c>)
 8008324:	429c      	cmp	r4, r3
 8008326:	dc4f      	bgt.n	80083c8 <atanf+0x108>
 8008328:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 800832c:	429c      	cmp	r4, r3
 800832e:	dc41      	bgt.n	80083b4 <atanf+0xf4>
 8008330:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 8008334:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8008338:	eea0 7a27 	vfma.f32	s14, s0, s15
 800833c:	2300      	movs	r3, #0
 800833e:	ee30 0a27 	vadd.f32	s0, s0, s15
 8008342:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8008346:	1c5a      	adds	r2, r3, #1
 8008348:	ee27 6aa7 	vmul.f32	s12, s15, s15
 800834c:	ed9f 7a38 	vldr	s14, [pc, #224]	; 8008430 <atanf+0x170>
 8008350:	eddf 5a38 	vldr	s11, [pc, #224]	; 8008434 <atanf+0x174>
 8008354:	ed9f 5a38 	vldr	s10, [pc, #224]	; 8008438 <atanf+0x178>
 8008358:	ee66 6a06 	vmul.f32	s13, s12, s12
 800835c:	eee6 5a87 	vfma.f32	s11, s13, s14
 8008360:	ed9f 7a36 	vldr	s14, [pc, #216]	; 800843c <atanf+0x17c>
 8008364:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8008368:	eddf 5a35 	vldr	s11, [pc, #212]	; 8008440 <atanf+0x180>
 800836c:	eee7 5a26 	vfma.f32	s11, s14, s13
 8008370:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8008444 <atanf+0x184>
 8008374:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8008378:	eddf 5a33 	vldr	s11, [pc, #204]	; 8008448 <atanf+0x188>
 800837c:	eee7 5a26 	vfma.f32	s11, s14, s13
 8008380:	ed9f 7a32 	vldr	s14, [pc, #200]	; 800844c <atanf+0x18c>
 8008384:	eea6 5a87 	vfma.f32	s10, s13, s14
 8008388:	ed9f 7a31 	vldr	s14, [pc, #196]	; 8008450 <atanf+0x190>
 800838c:	eea5 7a26 	vfma.f32	s14, s10, s13
 8008390:	ed9f 5a30 	vldr	s10, [pc, #192]	; 8008454 <atanf+0x194>
 8008394:	eea7 5a26 	vfma.f32	s10, s14, s13
 8008398:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8008458 <atanf+0x198>
 800839c:	eea5 7a26 	vfma.f32	s14, s10, s13
 80083a0:	ee27 7a26 	vmul.f32	s14, s14, s13
 80083a4:	eea5 7a86 	vfma.f32	s14, s11, s12
 80083a8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80083ac:	d121      	bne.n	80083f2 <atanf+0x132>
 80083ae:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80083b2:	e794      	b.n	80082de <atanf+0x1e>
 80083b4:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80083b8:	ee30 7a67 	vsub.f32	s14, s0, s15
 80083bc:	ee30 0a27 	vadd.f32	s0, s0, s15
 80083c0:	2301      	movs	r3, #1
 80083c2:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80083c6:	e7be      	b.n	8008346 <atanf+0x86>
 80083c8:	4b24      	ldr	r3, [pc, #144]	; (800845c <atanf+0x19c>)
 80083ca:	429c      	cmp	r4, r3
 80083cc:	dc0b      	bgt.n	80083e6 <atanf+0x126>
 80083ce:	eef7 7a08 	vmov.f32	s15, #120	; 0x3fc00000  1.5
 80083d2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80083d6:	eea0 7a27 	vfma.f32	s14, s0, s15
 80083da:	2302      	movs	r3, #2
 80083dc:	ee70 6a67 	vsub.f32	s13, s0, s15
 80083e0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80083e4:	e7af      	b.n	8008346 <atanf+0x86>
 80083e6:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 80083ea:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80083ee:	2303      	movs	r3, #3
 80083f0:	e7a9      	b.n	8008346 <atanf+0x86>
 80083f2:	4a1b      	ldr	r2, [pc, #108]	; (8008460 <atanf+0x1a0>)
 80083f4:	491b      	ldr	r1, [pc, #108]	; (8008464 <atanf+0x1a4>)
 80083f6:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 80083fa:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 80083fe:	ed93 0a00 	vldr	s0, [r3]
 8008402:	ee37 7a40 	vsub.f32	s14, s14, s0
 8008406:	ed92 0a00 	vldr	s0, [r2]
 800840a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800840e:	2d00      	cmp	r5, #0
 8008410:	ee70 7a67 	vsub.f32	s15, s0, s15
 8008414:	bfb8      	it	lt
 8008416:	eef1 7a67 	vneglt.f32	s15, s15
 800841a:	e760      	b.n	80082de <atanf+0x1e>
 800841c:	3fc90fdb 	.word	0x3fc90fdb
 8008420:	bfc90fdb 	.word	0xbfc90fdb
 8008424:	3edfffff 	.word	0x3edfffff
 8008428:	7149f2ca 	.word	0x7149f2ca
 800842c:	3f97ffff 	.word	0x3f97ffff
 8008430:	3c8569d7 	.word	0x3c8569d7
 8008434:	3d4bda59 	.word	0x3d4bda59
 8008438:	bd6ef16b 	.word	0xbd6ef16b
 800843c:	3d886b35 	.word	0x3d886b35
 8008440:	3dba2e6e 	.word	0x3dba2e6e
 8008444:	3e124925 	.word	0x3e124925
 8008448:	3eaaaaab 	.word	0x3eaaaaab
 800844c:	bd15a221 	.word	0xbd15a221
 8008450:	bd9d8795 	.word	0xbd9d8795
 8008454:	bde38e38 	.word	0xbde38e38
 8008458:	be4ccccd 	.word	0xbe4ccccd
 800845c:	401bffff 	.word	0x401bffff
 8008460:	0800894c 	.word	0x0800894c
 8008464:	0800895c 	.word	0x0800895c

08008468 <fabsf>:
 8008468:	ee10 3a10 	vmov	r3, s0
 800846c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008470:	ee00 3a10 	vmov	s0, r3
 8008474:	4770      	bx	lr
	...

08008478 <nanf>:
 8008478:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8008480 <nanf+0x8>
 800847c:	4770      	bx	lr
 800847e:	bf00      	nop
 8008480:	7fc00000 	.word	0x7fc00000

08008484 <_init>:
 8008484:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008486:	bf00      	nop
 8008488:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800848a:	bc08      	pop	{r3}
 800848c:	469e      	mov	lr, r3
 800848e:	4770      	bx	lr

08008490 <_fini>:
 8008490:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008492:	bf00      	nop
 8008494:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008496:	bc08      	pop	{r3}
 8008498:	469e      	mov	lr, r3
 800849a:	4770      	bx	lr
