Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: FSM.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "FSM.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "FSM"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : FSM
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\you can find any information about courses here\my courses\fpga competition\ISE_directory\TOP_v2\top_v2\FSM.v" into library work
Parsing module <FSM>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <FSM>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <FSM>.
    Related source file is "E:\you can find any information about courses here\my courses\fpga competition\ISE_directory\TOP_v2\top_v2\FSM.v".
WARNING:Xst:647 - Input <finish_valid_a> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <current_x>.
    Found 8-bit register for signal <current_y>.
    Found 1-bit register for signal <color>.
    Found 8-bit register for signal <width>.
    Found 8-bit register for signal <length>.
    Found 1-bit register for signal <start_mem_reader>.
    Found 1-bit register for signal <start_a>.
    Found 8-bit register for signal <bestvala>.
    Found 1-bit register for signal <my_movea>.
    Found 1-bit register for signal <no_perm_a_r>.
    Found 8-bit register for signal <bestvalb>.
    Found 1-bit register for signal <my_moveb>.
    Found 1-bit register for signal <no_perm_b_r>.
    Found 8-bit register for signal <bestvalc>.
    Found 1-bit register for signal <my_movec>.
    Found 1-bit register for signal <no_perm_c_r>.
    Found 8-bit register for signal <bestvald>.
    Found 1-bit register for signal <my_moved>.
    Found 1-bit register for signal <no_perm_d_r>.
    Found 8-bit register for signal <bestvale>.
    Found 1-bit register for signal <my_movee>.
    Found 1-bit register for signal <no_perm_e_r>.
    Found 8-bit register for signal <bestvalf>.
    Found 1-bit register for signal <my_movef>.
    Found 1-bit register for signal <no_perm_f_r>.
    Found 8-bit register for signal <bestvalg>.
    Found 1-bit register for signal <my_moveg>.
    Found 1-bit register for signal <no_perm_g_r>.
    Found 8-bit register for signal <bestvalh>.
    Found 1-bit register for signal <my_moveh>.
    Found 1-bit register for signal <no_perm_h_r>.
    Found 1-bit register for signal <my_move>.
    Found 3-bit register for signal <direction>.
    Found 5-bit register for signal <state>.
    Found 8-bit subtractor for signal <GND_1_o_GND_1_o_sub_149_OUT> created at line 325.
    Found 8-bit adder for signal <_n0587> created at line 320.
    Found 8-bit comparator equal for signal <current_y[7]_length[7]_equal_141_o> created at line 315
    Found 32-bit comparator equal for signal <GND_1_o_GND_1_o_equal_150_o> created at line 325
    Found 8-bit comparator lessequal for signal <n0186> created at line 340
    Found 8-bit comparator lessequal for signal <n0188> created at line 340
    Found 8-bit comparator lessequal for signal <n0191> created at line 340
    Found 8-bit comparator lessequal for signal <n0194> created at line 340
    Found 8-bit comparator lessequal for signal <n0197> created at line 340
    Found 8-bit comparator lessequal for signal <n0200> created at line 340
    Found 8-bit comparator lessequal for signal <n0203> created at line 340
    Found 8-bit comparator lessequal for signal <n0208> created at line 345
    Found 8-bit comparator lessequal for signal <n0210> created at line 345
    Found 8-bit comparator lessequal for signal <n0213> created at line 345
    Found 8-bit comparator lessequal for signal <n0216> created at line 345
    Found 8-bit comparator lessequal for signal <n0219> created at line 345
    Found 8-bit comparator lessequal for signal <n0222> created at line 345
    Found 8-bit comparator lessequal for signal <n0225> created at line 345
    Found 8-bit comparator lessequal for signal <n0230> created at line 350
    Found 8-bit comparator lessequal for signal <n0232> created at line 350
    Found 8-bit comparator lessequal for signal <n0235> created at line 350
    Found 8-bit comparator lessequal for signal <n0238> created at line 350
    Found 8-bit comparator lessequal for signal <n0241> created at line 350
    Found 8-bit comparator lessequal for signal <n0244> created at line 350
    Found 8-bit comparator lessequal for signal <n0247> created at line 350
    Found 8-bit comparator lessequal for signal <n0252> created at line 355
    Found 8-bit comparator lessequal for signal <n0254> created at line 355
    Found 8-bit comparator lessequal for signal <n0257> created at line 355
    Found 8-bit comparator lessequal for signal <n0260> created at line 355
    Found 8-bit comparator lessequal for signal <n0263> created at line 355
    Found 8-bit comparator lessequal for signal <n0266> created at line 355
    Found 8-bit comparator lessequal for signal <n0269> created at line 355
    Found 8-bit comparator lessequal for signal <n0273> created at line 360
    Found 8-bit comparator lessequal for signal <n0275> created at line 360
    Found 8-bit comparator lessequal for signal <n0278> created at line 360
    Found 8-bit comparator lessequal for signal <n0281> created at line 360
    Found 8-bit comparator lessequal for signal <n0284> created at line 360
    Found 8-bit comparator lessequal for signal <n0287> created at line 360
    Found 8-bit comparator lessequal for signal <n0290> created at line 360
    Found 8-bit comparator lessequal for signal <n0295> created at line 365
    Found 8-bit comparator lessequal for signal <n0297> created at line 365
    Found 8-bit comparator lessequal for signal <n0300> created at line 365
    Found 8-bit comparator lessequal for signal <n0303> created at line 365
    Found 8-bit comparator lessequal for signal <n0306> created at line 365
    Found 8-bit comparator lessequal for signal <n0309> created at line 365
    Found 8-bit comparator lessequal for signal <n0312> created at line 365
    Found 8-bit comparator lessequal for signal <n0317> created at line 370
    Found 8-bit comparator lessequal for signal <n0319> created at line 370
    Found 8-bit comparator lessequal for signal <n0322> created at line 370
    Found 8-bit comparator lessequal for signal <n0325> created at line 370
    Found 8-bit comparator lessequal for signal <n0328> created at line 370
    Found 8-bit comparator lessequal for signal <n0331> created at line 370
    Found 8-bit comparator lessequal for signal <n0334> created at line 370
    Found 8-bit comparator lessequal for signal <n0339> created at line 375
    Found 8-bit comparator lessequal for signal <n0341> created at line 375
    Found 8-bit comparator lessequal for signal <n0344> created at line 375
    Found 8-bit comparator lessequal for signal <n0347> created at line 375
    Found 8-bit comparator lessequal for signal <n0350> created at line 375
    Found 8-bit comparator lessequal for signal <n0353> created at line 375
    Found 8-bit comparator lessequal for signal <n0356> created at line 375
    Found 8-bit comparator equal for signal <GND_1_o_GND_1_o_equal_145_o> created at line 320
    Found 8-bit comparator equal for signal <GND_1_o_GND_1_o_equal_154_o> created at line 330
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 124 D-type flip-flop(s).
	inferred  60 Comparator(s).
	inferred  50 Multiplexer(s).
Unit <FSM> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 8-bit adder                                           : 1
 8-bit subtractor                                      : 1
# Registers                                            : 34
 1-bit register                                        : 20
 3-bit register                                        : 1
 5-bit register                                        : 1
 8-bit register                                        : 12
# Comparators                                          : 60
 32-bit comparator equal                               : 1
 8-bit comparator equal                                : 3
 8-bit comparator lessequal                            : 56
# Multiplexers                                         : 50
 1-bit 2-to-1 multiplexer                              : 17
 3-bit 2-to-1 multiplexer                              : 20
 5-bit 2-to-1 multiplexer                              : 13

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <state_4> of sequential type is unconnected in block <FSM>.
WARNING:Xst:2677 - Node <state_4> of sequential type is unconnected in block <FSM>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 8-bit adder                                           : 1
 8-bit subtractor                                      : 1
# Registers                                            : 123
 Flip-Flops                                            : 123
# Comparators                                          : 60
 32-bit comparator equal                               : 1
 8-bit comparator equal                                : 3
 8-bit comparator lessequal                            : 56
# Multiplexers                                         : 50
 1-bit 2-to-1 multiplexer                              : 17
 3-bit 2-to-1 multiplexer                              : 20
 5-bit 2-to-1 multiplexer                              : 13

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <FSM> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block FSM, actual ratio is 8.
FlipFlop bestvala_7 has been replicated 1 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop bestvala_7 connected to a primary input has been replicated
FlipFlop bestvalb_5 has been replicated 1 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop bestvalb_5 connected to a primary input has been replicated
FlipFlop bestvalb_6 has been replicated 2 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop bestvalb_6 connected to a primary input has been replicated
FlipFlop bestvalb_7 has been replicated 2 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop bestvalb_7 connected to a primary input has been replicated
FlipFlop bestvalc_3 has been replicated 1 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop bestvalc_3 connected to a primary input has been replicated
FlipFlop bestvalc_4 has been replicated 1 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop bestvalc_4 connected to a primary input has been replicated
FlipFlop bestvalc_7 has been replicated 3 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop bestvalc_7 connected to a primary input has been replicated
FlipFlop bestvald_5 has been replicated 1 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop bestvald_5 connected to a primary input has been replicated
FlipFlop bestvald_6 has been replicated 2 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop bestvald_6 connected to a primary input has been replicated
FlipFlop bestvald_7 has been replicated 2 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop bestvald_7 connected to a primary input has been replicated
FlipFlop bestvale_5 has been replicated 2 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop bestvale_5 connected to a primary input has been replicated
FlipFlop bestvale_6 has been replicated 1 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop bestvale_6 connected to a primary input has been replicated
FlipFlop bestvale_7 has been replicated 2 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop bestvale_7 connected to a primary input has been replicated
FlipFlop bestvalf_6 has been replicated 1 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop bestvalf_6 connected to a primary input has been replicated
FlipFlop bestvalf_7 has been replicated 2 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop bestvalf_7 connected to a primary input has been replicated
FlipFlop bestvalg_5 has been replicated 2 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop bestvalg_5 connected to a primary input has been replicated
FlipFlop bestvalg_6 has been replicated 2 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop bestvalg_6 connected to a primary input has been replicated
FlipFlop bestvalg_7 has been replicated 2 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop bestvalg_7 connected to a primary input has been replicated
FlipFlop bestvalh_5 has been replicated 1 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop bestvalh_5 connected to a primary input has been replicated
FlipFlop bestvalh_7 has been replicated 1 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop bestvalh_7 connected to a primary input has been replicated

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 155
 Flip-Flops                                            : 155

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : FSM.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 532
#      LUT2                        : 1
#      LUT3                        : 4
#      LUT4                        : 64
#      LUT5                        : 73
#      LUT6                        : 353
#      MUXF7                       : 37
# FlipFlops/Latches                : 155
#      FD                          : 3
#      FDE                         : 41
#      FDR                         : 2
#      FDRE                        : 109
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 98
#      IBUF                        : 49
#      OBUF                        : 49

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:             155  out of  11440     1%  
 Number of Slice LUTs:                  495  out of   5720     8%  
    Number used as Logic:               495  out of   5720     8%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    623
   Number with an unused Flip Flop:     468  out of    623    75%  
   Number with an unused LUT:           128  out of    623    20%  
   Number of fully used LUT-FF pairs:    27  out of    623     4%  
   Number of unique control sets:        31

IO Utilization: 
 Number of IOs:                         100
 Number of bonded IOBs:                  99  out of    102    97%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 155   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 8.135ns (Maximum Frequency: 122.933MHz)
   Minimum input arrival time before clock: 6.621ns
   Maximum output required time after clock: 5.725ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 8.135ns (frequency: 122.933MHz)
  Total number of paths / destination ports: 27732 / 271
-------------------------------------------------------------------------
Delay:               8.135ns (Levels of Logic = 7)
  Source:            bestvalg_4 (FF)
  Destination:       direction_2 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: bestvalg_4 to direction_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            26   0.447   1.454  bestvalg_4 (bestvalg_4)
     LUT4:I0->O            3   0.203   0.755  bestvale[7]_bestvalg[7]_LessThan_199_o1_SW1 (N107)
     LUT5:I3->O            1   0.203   0.808  SF1101 (SF110)
     LUT6:I3->O            2   0.205   0.845  bestvala[7]_no_perm_e_r_AND_59_o6 (bestvala[7]_no_perm_e_r_AND_59_o6)
     LUT4:I1->O            8   0.205   0.803  bestvala[7]_no_perm_e_r_AND_59_o11 (bestvala[7]_no_perm_e_r_AND_59_o)
     LUT4:I3->O            1   0.205   0.684  Mmux_direction[2]_direction[2]_mux_297_OUT82 (Mmux_direction[2]_direction[2]_mux_297_OUT81)
     LUT5:I3->O            1   0.203   0.808  Mmux_direction[2]_direction[2]_mux_297_OUT84 (direction[2]_direction[2]_mux_297_OUT<2>)
     LUT5:I2->O            1   0.205   0.000  direction_2_rstpot (direction_2_rstpot)
     FD:D                      0.102          direction_2
    ----------------------------------------
    Total                      8.135ns (1.978ns logic, 6.157ns route)
                                       (24.3% logic, 75.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 641 / 407
-------------------------------------------------------------------------
Offset:              6.621ns (Levels of Logic = 5)
  Source:            finish_a (PAD)
  Destination:       state_0 (FF)
  Destination Clock: clk rising

  Data Path: finish_a to state_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            28   1.222   1.339  finish_a_IBUF (finish_a_IBUF)
     LUT6:I4->O            5   0.203   1.079  GND_1_o_finish_a_AND_19_o1 (GND_1_o_finish_a_AND_19_o)
     LUT6:I0->O            1   0.203   0.580  _n0862_inv11 (_n0862_inv11)
     LUT5:I4->O            1   0.205   0.580  _n0862_inv14_SW0 (N400)
     LUT6:I5->O            4   0.205   0.683  _n0862_inv14 (_n0862_inv1)
     FDRE:CE                   0.322          state_0
    ----------------------------------------
    Total                      6.621ns (2.360ns logic, 4.261ns route)
                                       (35.6% logic, 64.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 79 / 49
-------------------------------------------------------------------------
Offset:              5.725ns (Levels of Logic = 2)
  Source:            state_3 (FF)
  Destination:       comp_g (PAD)
  Source Clock:      clk rising

  Data Path: state_3 to comp_g
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            54   0.447   1.821  state_3 (state_3)
     LUT4:I0->O            4   0.203   0.683  comp_g<4>1 (comp_g_OBUF)
     OBUF:I->O                 2.571          comp_g_OBUF (comp_g)
    ----------------------------------------
    Total                      5.725ns (3.221ns logic, 2.504ns route)
                                       (56.3% logic, 43.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.135|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 15.00 secs
Total CPU time to Xst completion: 15.36 secs
 
--> 

Total memory usage is 298756 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :   20 (   0 filtered)

