<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file top_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application trce from file 'xo2c4000.nph' in environment: D:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.0.396.4</big></U></B>
Thu Feb 25 19:08:37 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o top_impl1.twr -gui -msgset C:/Users/admin/Desktop/new/-FPGA/top-xu-25/promote.xml top_impl1.ncd top_impl1.prf 
Design file:     top_impl1.ncd
Preference file: top_impl1.prf
Device,speed:    LCMXO2-4000HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY PORT "sys_clk" 12.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   41.632MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY PORT "sys_clk" 12.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 59.313ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              hour_i6  (from clk_1s +)
   Destination:    FF         Data in        oled1/char_i0_i2  (to sys_clk_c +)

   Delay:              20.436ns  (34.5% logic, 65.5% route), 13 logic levels.

 Constraint Details:

     20.436ns physical path delay SLICE_1125 to oled1/SLICE_323 meets
     83.333ns delay constraint less
      3.418ns skew and
      0.166ns DIN_SET requirement (totaling 79.749ns) by 59.313ns

 Physical Path Details:

      Data path SLICE_1125 to oled1/SLICE_323:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C17C.CLK to     R15C17C.Q1 SLICE_1125 (from clk_1s)
ROUTE         7     2.994     R15C17C.Q1 to      R9C11B.D1 hour_6
CTOF_DEL    ---     0.495      R9C11B.D1 to      R9C11B.F1 bcd_hour/SLICE_1111
ROUTE         8     1.411      R9C11B.F1 to     R10C11A.A0 bcd_hour/hundres_1_N_339_2
CTOF_DEL    ---     0.495     R10C11A.A0 to     R10C11A.F0 bcd_hour/SLICE_821
ROUTE         2     0.665     R10C11A.F0 to     R10C11A.A1 bcd_hour/n37232
CTOF_DEL    ---     0.495     R10C11A.A1 to     R10C11A.F1 bcd_hour/SLICE_821
ROUTE         4     1.426     R10C11A.F1 to     R10C10D.A0 bcd_hour/n37193
CTOF_DEL    ---     0.495     R10C10D.A0 to     R10C10D.F0 bcd_hour/SLICE_822
ROUTE         1     1.001     R10C10D.F0 to     R10C11C.B1 bcd_hour/n37185
CTOF_DEL    ---     0.495     R10C11C.B1 to     R10C11C.F1 bcd_hour/SLICE_976
ROUTE         4     1.109     R10C11C.F1 to      R9C10C.C0 bcd_hour/hundres_1_N_341_1
CTOF_DEL    ---     0.495      R9C10C.C0 to      R9C10C.F0 bcd_hour/SLICE_977
ROUTE         4     0.453      R9C10C.F0 to      R9C10C.C1 hundres_0_N_350_3_adj_1938
CTOF_DEL    ---     0.495      R9C10C.C1 to      R9C10C.F1 bcd_hour/SLICE_977
ROUTE         1     1.001      R9C10C.F1 to       R9C9C.B0 bcd_hour/n37126
CTOOFX_DEL  ---     0.721       R9C9C.B0 to     R9C9C.OFX0 oled1/mux_3289_i1/SLICE_572
ROUTE         6     0.691     R9C9C.OFX0 to      R9C10D.D1 n8144
CTOOFX_DEL  ---     0.721      R9C10D.D1 to    R9C10D.OFX0 mux_3193_i3/SLICE_506
ROUTE         1     1.193    R9C10D.OFX0 to      R7C12D.C0 n19393
CTOOFX_DEL  ---     0.721      R7C12D.C0 to    R7C12D.OFX0 oled1/i29586/SLICE_557
ROUTE         1     0.000    R7C12D.OFX0 to     R7C12C.FXA oled1/n35256
FXTOOFX_DE  ---     0.241     R7C12C.FXA to    R7C12C.OFX1 oled1/i29587/SLICE_559
ROUTE         1     1.450    R7C12C.OFX1 to      R8C14D.B0 oled1/n35258
CTOOFX_DEL  ---     0.721      R8C14D.B0 to    R8C14D.OFX0 oled1/SLICE_323
ROUTE         1     0.000    R8C14D.OFX0 to     R8C14D.DI0 oled1/n2105 (to sys_clk_c)
                  --------
                   20.436   (34.5% logic, 65.5% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk to SLICE_1125:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI sys_clk
ROUTE       374     3.044       C1.PADDI to    R13C31A.CLK sys_clk_c
REG_DEL     ---     0.452    R13C31A.CLK to     R13C31A.Q0 devide_1s/SLICE_137
ROUTE        26     2.966     R13C31A.Q0 to    R15C17C.CLK clk_1s
                  --------
                    7.834   (23.3% logic, 76.7% route), 2 logic levels.

      Destination Clock Path sys_clk to oled1/SLICE_323:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI sys_clk
ROUTE       374     3.044       C1.PADDI to     R8C14D.CLK sys_clk_c
                  --------
                    4.416   (31.1% logic, 68.9% route), 1 logic levels.


Passed: The following path meets requirements by 59.313ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              hour_i6  (from clk_1s +)
   Destination:    FF         Data in        oled1/char_i0_i2  (to sys_clk_c +)

   Delay:              20.436ns  (34.5% logic, 65.5% route), 13 logic levels.

 Constraint Details:

     20.436ns physical path delay SLICE_1125 to oled1/SLICE_323 meets
     83.333ns delay constraint less
      3.418ns skew and
      0.166ns DIN_SET requirement (totaling 79.749ns) by 59.313ns

 Physical Path Details:

      Data path SLICE_1125 to oled1/SLICE_323:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C17C.CLK to     R15C17C.Q1 SLICE_1125 (from clk_1s)
ROUTE         7     2.994     R15C17C.Q1 to      R9C11B.D1 hour_6
CTOF_DEL    ---     0.495      R9C11B.D1 to      R9C11B.F1 bcd_hour/SLICE_1111
ROUTE         8     1.411      R9C11B.F1 to     R10C11A.A0 bcd_hour/hundres_1_N_339_2
CTOF_DEL    ---     0.495     R10C11A.A0 to     R10C11A.F0 bcd_hour/SLICE_821
ROUTE         2     0.665     R10C11A.F0 to     R10C11A.A1 bcd_hour/n37232
CTOF_DEL    ---     0.495     R10C11A.A1 to     R10C11A.F1 bcd_hour/SLICE_821
ROUTE         4     1.426     R10C11A.F1 to     R10C10D.A0 bcd_hour/n37193
CTOF_DEL    ---     0.495     R10C10D.A0 to     R10C10D.F0 bcd_hour/SLICE_822
ROUTE         1     1.001     R10C10D.F0 to     R10C11C.B1 bcd_hour/n37185
CTOF_DEL    ---     0.495     R10C11C.B1 to     R10C11C.F1 bcd_hour/SLICE_976
ROUTE         4     1.109     R10C11C.F1 to      R9C10C.C0 bcd_hour/hundres_1_N_341_1
CTOF_DEL    ---     0.495      R9C10C.C0 to      R9C10C.F0 bcd_hour/SLICE_977
ROUTE         4     0.453      R9C10C.F0 to      R9C10C.C1 hundres_0_N_350_3_adj_1938
CTOF_DEL    ---     0.495      R9C10C.C1 to      R9C10C.F1 bcd_hour/SLICE_977
ROUTE         1     1.001      R9C10C.F1 to       R9C9C.B0 bcd_hour/n37126
CTOOFX_DEL  ---     0.721       R9C9C.B0 to     R9C9C.OFX0 oled1/mux_3289_i1/SLICE_572
ROUTE         6     0.691     R9C9C.OFX0 to      R9C10D.D0 n8144
CTOOFX_DEL  ---     0.721      R9C10D.D0 to    R9C10D.OFX0 mux_3193_i3/SLICE_506
ROUTE         1     1.193    R9C10D.OFX0 to      R7C12D.C0 n19393
CTOOFX_DEL  ---     0.721      R7C12D.C0 to    R7C12D.OFX0 oled1/i29586/SLICE_557
ROUTE         1     0.000    R7C12D.OFX0 to     R7C12C.FXA oled1/n35256
FXTOOFX_DE  ---     0.241     R7C12C.FXA to    R7C12C.OFX1 oled1/i29587/SLICE_559
ROUTE         1     1.450    R7C12C.OFX1 to      R8C14D.B0 oled1/n35258
CTOOFX_DEL  ---     0.721      R8C14D.B0 to    R8C14D.OFX0 oled1/SLICE_323
ROUTE         1     0.000    R8C14D.OFX0 to     R8C14D.DI0 oled1/n2105 (to sys_clk_c)
                  --------
                   20.436   (34.5% logic, 65.5% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk to SLICE_1125:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI sys_clk
ROUTE       374     3.044       C1.PADDI to    R13C31A.CLK sys_clk_c
REG_DEL     ---     0.452    R13C31A.CLK to     R13C31A.Q0 devide_1s/SLICE_137
ROUTE        26     2.966     R13C31A.Q0 to    R15C17C.CLK clk_1s
                  --------
                    7.834   (23.3% logic, 76.7% route), 2 logic levels.

      Destination Clock Path sys_clk to oled1/SLICE_323:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI sys_clk
ROUTE       374     3.044       C1.PADDI to     R8C14D.CLK sys_clk_c
                  --------
                    4.416   (31.1% logic, 68.9% route), 1 logic levels.


Passed: The following path meets requirements by 59.386ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              hour_i6  (from clk_1s +)
   Destination:    FF         Data in        oled1/char_i0_i3  (to sys_clk_c +)

   Delay:              20.363ns  (34.6% logic, 65.4% route), 13 logic levels.

 Constraint Details:

     20.363ns physical path delay SLICE_1125 to oled1/SLICE_324 meets
     83.333ns delay constraint less
      3.418ns skew and
      0.166ns DIN_SET requirement (totaling 79.749ns) by 59.386ns

 Physical Path Details:

      Data path SLICE_1125 to oled1/SLICE_324:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C17C.CLK to     R15C17C.Q1 SLICE_1125 (from clk_1s)
ROUTE         7     2.994     R15C17C.Q1 to      R9C11B.D1 hour_6
CTOF_DEL    ---     0.495      R9C11B.D1 to      R9C11B.F1 bcd_hour/SLICE_1111
ROUTE         8     1.411      R9C11B.F1 to     R10C11A.A0 bcd_hour/hundres_1_N_339_2
CTOF_DEL    ---     0.495     R10C11A.A0 to     R10C11A.F0 bcd_hour/SLICE_821
ROUTE         2     0.665     R10C11A.F0 to     R10C11A.A1 bcd_hour/n37232
CTOF_DEL    ---     0.495     R10C11A.A1 to     R10C11A.F1 bcd_hour/SLICE_821
ROUTE         4     1.426     R10C11A.F1 to     R10C10D.A0 bcd_hour/n37193
CTOF_DEL    ---     0.495     R10C10D.A0 to     R10C10D.F0 bcd_hour/SLICE_822
ROUTE         1     1.001     R10C10D.F0 to     R10C11C.B1 bcd_hour/n37185
CTOF_DEL    ---     0.495     R10C11C.B1 to     R10C11C.F1 bcd_hour/SLICE_976
ROUTE         4     1.109     R10C11C.F1 to      R9C10C.C0 bcd_hour/hundres_1_N_341_1
CTOF_DEL    ---     0.495      R9C10C.C0 to      R9C10C.F0 bcd_hour/SLICE_977
ROUTE         4     0.453      R9C10C.F0 to      R9C10C.C1 hundres_0_N_350_3_adj_1938
CTOF_DEL    ---     0.495      R9C10C.C1 to      R9C10C.F1 bcd_hour/SLICE_977
ROUTE         1     1.001      R9C10C.F1 to       R9C9C.B0 bcd_hour/n37126
CTOOFX_DEL  ---     0.721       R9C9C.B0 to     R9C9C.OFX0 oled1/mux_3289_i1/SLICE_572
ROUTE         6     0.790     R9C9C.OFX0 to       R9C9A.C1 n8144
CTOOFX_DEL  ---     0.721       R9C9A.C1 to     R9C9A.OFX0 mux_3193_i4/SLICE_505
ROUTE         1     1.705     R9C9A.OFX0 to      R8C13B.C0 n7445
CTOOFX_DEL  ---     0.721      R8C13B.C0 to    R8C13B.OFX0 oled1/i29591/SLICE_558
ROUTE         1     0.000    R8C13B.OFX0 to     R8C13A.FXA oled1/n35261
FXTOOFX_DE  ---     0.241     R8C13A.FXA to    R8C13A.OFX1 oled1/i29600/SLICE_560
ROUTE         1     0.766    R8C13A.OFX1 to      R8C15A.C0 oled1/n35254
CTOOFX_DEL  ---     0.721      R8C15A.C0 to    R8C15A.OFX0 oled1/SLICE_324
ROUTE         1     0.000    R8C15A.OFX0 to     R8C15A.DI0 oled1/n2104 (to sys_clk_c)
                  --------
                   20.363   (34.6% logic, 65.4% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk to SLICE_1125:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI sys_clk
ROUTE       374     3.044       C1.PADDI to    R13C31A.CLK sys_clk_c
REG_DEL     ---     0.452    R13C31A.CLK to     R13C31A.Q0 devide_1s/SLICE_137
ROUTE        26     2.966     R13C31A.Q0 to    R15C17C.CLK clk_1s
                  --------
                    7.834   (23.3% logic, 76.7% route), 2 logic levels.

      Destination Clock Path sys_clk to oled1/SLICE_324:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI sys_clk
ROUTE       374     3.044       C1.PADDI to     R8C15A.CLK sys_clk_c
                  --------
                    4.416   (31.1% logic, 68.9% route), 1 logic levels.


Passed: The following path meets requirements by 59.386ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              hour_i6  (from clk_1s +)
   Destination:    FF         Data in        oled1/char_i0_i3  (to sys_clk_c +)

   Delay:              20.363ns  (34.6% logic, 65.4% route), 13 logic levels.

 Constraint Details:

     20.363ns physical path delay SLICE_1125 to oled1/SLICE_324 meets
     83.333ns delay constraint less
      3.418ns skew and
      0.166ns DIN_SET requirement (totaling 79.749ns) by 59.386ns

 Physical Path Details:

      Data path SLICE_1125 to oled1/SLICE_324:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C17C.CLK to     R15C17C.Q1 SLICE_1125 (from clk_1s)
ROUTE         7     2.994     R15C17C.Q1 to      R9C11B.D1 hour_6
CTOF_DEL    ---     0.495      R9C11B.D1 to      R9C11B.F1 bcd_hour/SLICE_1111
ROUTE         8     1.411      R9C11B.F1 to     R10C11A.A0 bcd_hour/hundres_1_N_339_2
CTOF_DEL    ---     0.495     R10C11A.A0 to     R10C11A.F0 bcd_hour/SLICE_821
ROUTE         2     0.665     R10C11A.F0 to     R10C11A.A1 bcd_hour/n37232
CTOF_DEL    ---     0.495     R10C11A.A1 to     R10C11A.F1 bcd_hour/SLICE_821
ROUTE         4     1.426     R10C11A.F1 to     R10C10D.A0 bcd_hour/n37193
CTOF_DEL    ---     0.495     R10C10D.A0 to     R10C10D.F0 bcd_hour/SLICE_822
ROUTE         1     1.001     R10C10D.F0 to     R10C11C.B1 bcd_hour/n37185
CTOF_DEL    ---     0.495     R10C11C.B1 to     R10C11C.F1 bcd_hour/SLICE_976
ROUTE         4     1.109     R10C11C.F1 to      R9C10C.C0 bcd_hour/hundres_1_N_341_1
CTOF_DEL    ---     0.495      R9C10C.C0 to      R9C10C.F0 bcd_hour/SLICE_977
ROUTE         4     0.453      R9C10C.F0 to      R9C10C.C1 hundres_0_N_350_3_adj_1938
CTOF_DEL    ---     0.495      R9C10C.C1 to      R9C10C.F1 bcd_hour/SLICE_977
ROUTE         1     1.001      R9C10C.F1 to       R9C9C.B0 bcd_hour/n37126
CTOOFX_DEL  ---     0.721       R9C9C.B0 to     R9C9C.OFX0 oled1/mux_3289_i1/SLICE_572
ROUTE         6     0.790     R9C9C.OFX0 to       R9C9A.C0 n8144
CTOOFX_DEL  ---     0.721       R9C9A.C0 to     R9C9A.OFX0 mux_3193_i4/SLICE_505
ROUTE         1     1.705     R9C9A.OFX0 to      R8C13B.C0 n7445
CTOOFX_DEL  ---     0.721      R8C13B.C0 to    R8C13B.OFX0 oled1/i29591/SLICE_558
ROUTE         1     0.000    R8C13B.OFX0 to     R8C13A.FXA oled1/n35261
FXTOOFX_DE  ---     0.241     R8C13A.FXA to    R8C13A.OFX1 oled1/i29600/SLICE_560
ROUTE         1     0.766    R8C13A.OFX1 to      R8C15A.C0 oled1/n35254
CTOOFX_DEL  ---     0.721      R8C15A.C0 to    R8C15A.OFX0 oled1/SLICE_324
ROUTE         1     0.000    R8C15A.OFX0 to     R8C15A.DI0 oled1/n2104 (to sys_clk_c)
                  --------
                   20.363   (34.6% logic, 65.4% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk to SLICE_1125:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI sys_clk
ROUTE       374     3.044       C1.PADDI to    R13C31A.CLK sys_clk_c
REG_DEL     ---     0.452    R13C31A.CLK to     R13C31A.Q0 devide_1s/SLICE_137
ROUTE        26     2.966     R13C31A.Q0 to    R15C17C.CLK clk_1s
                  --------
                    7.834   (23.3% logic, 76.7% route), 2 logic levels.

      Destination Clock Path sys_clk to oled1/SLICE_324:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI sys_clk
ROUTE       374     3.044       C1.PADDI to     R8C15A.CLK sys_clk_c
                  --------
                    4.416   (31.1% logic, 68.9% route), 1 logic levels.


Passed: The following path meets requirements by 59.724ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              hour_i7  (from clk_1s +)
   Destination:    FF         Data in        oled1/char_i0_i2  (to sys_clk_c +)

   Delay:              20.025ns  (35.2% logic, 64.8% route), 13 logic levels.

 Constraint Details:

     20.025ns physical path delay SLICE_868 to oled1/SLICE_323 meets
     83.333ns delay constraint less
      3.418ns skew and
      0.166ns DIN_SET requirement (totaling 79.749ns) by 59.724ns

 Physical Path Details:

      Data path SLICE_868 to oled1/SLICE_323:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C18C.CLK to     R16C18C.Q0 SLICE_868 (from clk_1s)
ROUTE        10     2.583     R16C18C.Q0 to      R9C11B.C1 hour_7
CTOF_DEL    ---     0.495      R9C11B.C1 to      R9C11B.F1 bcd_hour/SLICE_1111
ROUTE         8     1.411      R9C11B.F1 to     R10C11A.A0 bcd_hour/hundres_1_N_339_2
CTOF_DEL    ---     0.495     R10C11A.A0 to     R10C11A.F0 bcd_hour/SLICE_821
ROUTE         2     0.665     R10C11A.F0 to     R10C11A.A1 bcd_hour/n37232
CTOF_DEL    ---     0.495     R10C11A.A1 to     R10C11A.F1 bcd_hour/SLICE_821
ROUTE         4     1.426     R10C11A.F1 to     R10C10D.A0 bcd_hour/n37193
CTOF_DEL    ---     0.495     R10C10D.A0 to     R10C10D.F0 bcd_hour/SLICE_822
ROUTE         1     1.001     R10C10D.F0 to     R10C11C.B1 bcd_hour/n37185
CTOF_DEL    ---     0.495     R10C11C.B1 to     R10C11C.F1 bcd_hour/SLICE_976
ROUTE         4     1.109     R10C11C.F1 to      R9C10C.C0 bcd_hour/hundres_1_N_341_1
CTOF_DEL    ---     0.495      R9C10C.C0 to      R9C10C.F0 bcd_hour/SLICE_977
ROUTE         4     0.453      R9C10C.F0 to      R9C10C.C1 hundres_0_N_350_3_adj_1938
CTOF_DEL    ---     0.495      R9C10C.C1 to      R9C10C.F1 bcd_hour/SLICE_977
ROUTE         1     1.001      R9C10C.F1 to       R9C9C.B0 bcd_hour/n37126
CTOOFX_DEL  ---     0.721       R9C9C.B0 to     R9C9C.OFX0 oled1/mux_3289_i1/SLICE_572
ROUTE         6     0.691     R9C9C.OFX0 to      R9C10D.D1 n8144
CTOOFX_DEL  ---     0.721      R9C10D.D1 to    R9C10D.OFX0 mux_3193_i3/SLICE_506
ROUTE         1     1.193    R9C10D.OFX0 to      R7C12D.C0 n19393
CTOOFX_DEL  ---     0.721      R7C12D.C0 to    R7C12D.OFX0 oled1/i29586/SLICE_557
ROUTE         1     0.000    R7C12D.OFX0 to     R7C12C.FXA oled1/n35256
FXTOOFX_DE  ---     0.241     R7C12C.FXA to    R7C12C.OFX1 oled1/i29587/SLICE_559
ROUTE         1     1.450    R7C12C.OFX1 to      R8C14D.B0 oled1/n35258
CTOOFX_DEL  ---     0.721      R8C14D.B0 to    R8C14D.OFX0 oled1/SLICE_323
ROUTE         1     0.000    R8C14D.OFX0 to     R8C14D.DI0 oled1/n2105 (to sys_clk_c)
                  --------
                   20.025   (35.2% logic, 64.8% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk to SLICE_868:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI sys_clk
ROUTE       374     3.044       C1.PADDI to    R13C31A.CLK sys_clk_c
REG_DEL     ---     0.452    R13C31A.CLK to     R13C31A.Q0 devide_1s/SLICE_137
ROUTE        26     2.966     R13C31A.Q0 to    R16C18C.CLK clk_1s
                  --------
                    7.834   (23.3% logic, 76.7% route), 2 logic levels.

      Destination Clock Path sys_clk to oled1/SLICE_323:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI sys_clk
ROUTE       374     3.044       C1.PADDI to     R8C14D.CLK sys_clk_c
                  --------
                    4.416   (31.1% logic, 68.9% route), 1 logic levels.


Passed: The following path meets requirements by 59.724ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              hour_i7  (from clk_1s +)
   Destination:    FF         Data in        oled1/char_i0_i2  (to sys_clk_c +)

   Delay:              20.025ns  (35.2% logic, 64.8% route), 13 logic levels.

 Constraint Details:

     20.025ns physical path delay SLICE_868 to oled1/SLICE_323 meets
     83.333ns delay constraint less
      3.418ns skew and
      0.166ns DIN_SET requirement (totaling 79.749ns) by 59.724ns

 Physical Path Details:

      Data path SLICE_868 to oled1/SLICE_323:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C18C.CLK to     R16C18C.Q0 SLICE_868 (from clk_1s)
ROUTE        10     2.583     R16C18C.Q0 to      R9C11B.C1 hour_7
CTOF_DEL    ---     0.495      R9C11B.C1 to      R9C11B.F1 bcd_hour/SLICE_1111
ROUTE         8     1.411      R9C11B.F1 to     R10C11A.A0 bcd_hour/hundres_1_N_339_2
CTOF_DEL    ---     0.495     R10C11A.A0 to     R10C11A.F0 bcd_hour/SLICE_821
ROUTE         2     0.665     R10C11A.F0 to     R10C11A.A1 bcd_hour/n37232
CTOF_DEL    ---     0.495     R10C11A.A1 to     R10C11A.F1 bcd_hour/SLICE_821
ROUTE         4     1.426     R10C11A.F1 to     R10C10D.A0 bcd_hour/n37193
CTOF_DEL    ---     0.495     R10C10D.A0 to     R10C10D.F0 bcd_hour/SLICE_822
ROUTE         1     1.001     R10C10D.F0 to     R10C11C.B1 bcd_hour/n37185
CTOF_DEL    ---     0.495     R10C11C.B1 to     R10C11C.F1 bcd_hour/SLICE_976
ROUTE         4     1.109     R10C11C.F1 to      R9C10C.C0 bcd_hour/hundres_1_N_341_1
CTOF_DEL    ---     0.495      R9C10C.C0 to      R9C10C.F0 bcd_hour/SLICE_977
ROUTE         4     0.453      R9C10C.F0 to      R9C10C.C1 hundres_0_N_350_3_adj_1938
CTOF_DEL    ---     0.495      R9C10C.C1 to      R9C10C.F1 bcd_hour/SLICE_977
ROUTE         1     1.001      R9C10C.F1 to       R9C9C.B0 bcd_hour/n37126
CTOOFX_DEL  ---     0.721       R9C9C.B0 to     R9C9C.OFX0 oled1/mux_3289_i1/SLICE_572
ROUTE         6     0.691     R9C9C.OFX0 to      R9C10D.D0 n8144
CTOOFX_DEL  ---     0.721      R9C10D.D0 to    R9C10D.OFX0 mux_3193_i3/SLICE_506
ROUTE         1     1.193    R9C10D.OFX0 to      R7C12D.C0 n19393
CTOOFX_DEL  ---     0.721      R7C12D.C0 to    R7C12D.OFX0 oled1/i29586/SLICE_557
ROUTE         1     0.000    R7C12D.OFX0 to     R7C12C.FXA oled1/n35256
FXTOOFX_DE  ---     0.241     R7C12C.FXA to    R7C12C.OFX1 oled1/i29587/SLICE_559
ROUTE         1     1.450    R7C12C.OFX1 to      R8C14D.B0 oled1/n35258
CTOOFX_DEL  ---     0.721      R8C14D.B0 to    R8C14D.OFX0 oled1/SLICE_323
ROUTE         1     0.000    R8C14D.OFX0 to     R8C14D.DI0 oled1/n2105 (to sys_clk_c)
                  --------
                   20.025   (35.2% logic, 64.8% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk to SLICE_868:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI sys_clk
ROUTE       374     3.044       C1.PADDI to    R13C31A.CLK sys_clk_c
REG_DEL     ---     0.452    R13C31A.CLK to     R13C31A.Q0 devide_1s/SLICE_137
ROUTE        26     2.966     R13C31A.Q0 to    R16C18C.CLK clk_1s
                  --------
                    7.834   (23.3% logic, 76.7% route), 2 logic levels.

      Destination Clock Path sys_clk to oled1/SLICE_323:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI sys_clk
ROUTE       374     3.044       C1.PADDI to     R8C14D.CLK sys_clk_c
                  --------
                    4.416   (31.1% logic, 68.9% route), 1 logic levels.


Passed: The following path meets requirements by 59.777ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              hour_i5  (from clk_1s +)
   Destination:    FF         Data in        oled1/char_i0_i2  (to sys_clk_c +)

   Delay:              19.972ns  (35.3% logic, 64.7% route), 13 logic levels.

 Constraint Details:

     19.972ns physical path delay SLICE_1125 to oled1/SLICE_323 meets
     83.333ns delay constraint less
      3.418ns skew and
      0.166ns DIN_SET requirement (totaling 79.749ns) by 59.777ns

 Physical Path Details:

      Data path SLICE_1125 to oled1/SLICE_323:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C17C.CLK to     R15C17C.Q0 SLICE_1125 (from clk_1s)
ROUTE         7     2.905     R15C17C.Q0 to     R10C11D.A0 hour_5
CTOF_DEL    ---     0.495     R10C11D.A0 to     R10C11D.F0 bcd_hour/SLICE_1110
ROUTE         7     1.036     R10C11D.F0 to     R10C11A.B0 bcd_hour/n37255
CTOF_DEL    ---     0.495     R10C11A.B0 to     R10C11A.F0 bcd_hour/SLICE_821
ROUTE         2     0.665     R10C11A.F0 to     R10C11A.A1 bcd_hour/n37232
CTOF_DEL    ---     0.495     R10C11A.A1 to     R10C11A.F1 bcd_hour/SLICE_821
ROUTE         4     1.426     R10C11A.F1 to     R10C10D.A0 bcd_hour/n37193
CTOF_DEL    ---     0.495     R10C10D.A0 to     R10C10D.F0 bcd_hour/SLICE_822
ROUTE         1     1.001     R10C10D.F0 to     R10C11C.B1 bcd_hour/n37185
CTOF_DEL    ---     0.495     R10C11C.B1 to     R10C11C.F1 bcd_hour/SLICE_976
ROUTE         4     1.109     R10C11C.F1 to      R9C10C.C0 bcd_hour/hundres_1_N_341_1
CTOF_DEL    ---     0.495      R9C10C.C0 to      R9C10C.F0 bcd_hour/SLICE_977
ROUTE         4     0.453      R9C10C.F0 to      R9C10C.C1 hundres_0_N_350_3_adj_1938
CTOF_DEL    ---     0.495      R9C10C.C1 to      R9C10C.F1 bcd_hour/SLICE_977
ROUTE         1     1.001      R9C10C.F1 to       R9C9C.B0 bcd_hour/n37126
CTOOFX_DEL  ---     0.721       R9C9C.B0 to     R9C9C.OFX0 oled1/mux_3289_i1/SLICE_572
ROUTE         6     0.691     R9C9C.OFX0 to      R9C10D.D1 n8144
CTOOFX_DEL  ---     0.721      R9C10D.D1 to    R9C10D.OFX0 mux_3193_i3/SLICE_506
ROUTE         1     1.193    R9C10D.OFX0 to      R7C12D.C0 n19393
CTOOFX_DEL  ---     0.721      R7C12D.C0 to    R7C12D.OFX0 oled1/i29586/SLICE_557
ROUTE         1     0.000    R7C12D.OFX0 to     R7C12C.FXA oled1/n35256
FXTOOFX_DE  ---     0.241     R7C12C.FXA to    R7C12C.OFX1 oled1/i29587/SLICE_559
ROUTE         1     1.450    R7C12C.OFX1 to      R8C14D.B0 oled1/n35258
CTOOFX_DEL  ---     0.721      R8C14D.B0 to    R8C14D.OFX0 oled1/SLICE_323
ROUTE         1     0.000    R8C14D.OFX0 to     R8C14D.DI0 oled1/n2105 (to sys_clk_c)
                  --------
                   19.972   (35.3% logic, 64.7% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk to SLICE_1125:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI sys_clk
ROUTE       374     3.044       C1.PADDI to    R13C31A.CLK sys_clk_c
REG_DEL     ---     0.452    R13C31A.CLK to     R13C31A.Q0 devide_1s/SLICE_137
ROUTE        26     2.966     R13C31A.Q0 to    R15C17C.CLK clk_1s
                  --------
                    7.834   (23.3% logic, 76.7% route), 2 logic levels.

      Destination Clock Path sys_clk to oled1/SLICE_323:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI sys_clk
ROUTE       374     3.044       C1.PADDI to     R8C14D.CLK sys_clk_c
                  --------
                    4.416   (31.1% logic, 68.9% route), 1 logic levels.


Passed: The following path meets requirements by 59.777ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              hour_i5  (from clk_1s +)
   Destination:    FF         Data in        oled1/char_i0_i2  (to sys_clk_c +)

   Delay:              19.972ns  (35.3% logic, 64.7% route), 13 logic levels.

 Constraint Details:

     19.972ns physical path delay SLICE_1125 to oled1/SLICE_323 meets
     83.333ns delay constraint less
      3.418ns skew and
      0.166ns DIN_SET requirement (totaling 79.749ns) by 59.777ns

 Physical Path Details:

      Data path SLICE_1125 to oled1/SLICE_323:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C17C.CLK to     R15C17C.Q0 SLICE_1125 (from clk_1s)
ROUTE         7     2.905     R15C17C.Q0 to     R10C11D.A0 hour_5
CTOF_DEL    ---     0.495     R10C11D.A0 to     R10C11D.F0 bcd_hour/SLICE_1110
ROUTE         7     1.036     R10C11D.F0 to     R10C11A.B0 bcd_hour/n37255
CTOF_DEL    ---     0.495     R10C11A.B0 to     R10C11A.F0 bcd_hour/SLICE_821
ROUTE         2     0.665     R10C11A.F0 to     R10C11A.A1 bcd_hour/n37232
CTOF_DEL    ---     0.495     R10C11A.A1 to     R10C11A.F1 bcd_hour/SLICE_821
ROUTE         4     1.426     R10C11A.F1 to     R10C10D.A0 bcd_hour/n37193
CTOF_DEL    ---     0.495     R10C10D.A0 to     R10C10D.F0 bcd_hour/SLICE_822
ROUTE         1     1.001     R10C10D.F0 to     R10C11C.B1 bcd_hour/n37185
CTOF_DEL    ---     0.495     R10C11C.B1 to     R10C11C.F1 bcd_hour/SLICE_976
ROUTE         4     1.109     R10C11C.F1 to      R9C10C.C0 bcd_hour/hundres_1_N_341_1
CTOF_DEL    ---     0.495      R9C10C.C0 to      R9C10C.F0 bcd_hour/SLICE_977
ROUTE         4     0.453      R9C10C.F0 to      R9C10C.C1 hundres_0_N_350_3_adj_1938
CTOF_DEL    ---     0.495      R9C10C.C1 to      R9C10C.F1 bcd_hour/SLICE_977
ROUTE         1     1.001      R9C10C.F1 to       R9C9C.B0 bcd_hour/n37126
CTOOFX_DEL  ---     0.721       R9C9C.B0 to     R9C9C.OFX0 oled1/mux_3289_i1/SLICE_572
ROUTE         6     0.691     R9C9C.OFX0 to      R9C10D.D0 n8144
CTOOFX_DEL  ---     0.721      R9C10D.D0 to    R9C10D.OFX0 mux_3193_i3/SLICE_506
ROUTE         1     1.193    R9C10D.OFX0 to      R7C12D.C0 n19393
CTOOFX_DEL  ---     0.721      R7C12D.C0 to    R7C12D.OFX0 oled1/i29586/SLICE_557
ROUTE         1     0.000    R7C12D.OFX0 to     R7C12C.FXA oled1/n35256
FXTOOFX_DE  ---     0.241     R7C12C.FXA to    R7C12C.OFX1 oled1/i29587/SLICE_559
ROUTE         1     1.450    R7C12C.OFX1 to      R8C14D.B0 oled1/n35258
CTOOFX_DEL  ---     0.721      R8C14D.B0 to    R8C14D.OFX0 oled1/SLICE_323
ROUTE         1     0.000    R8C14D.OFX0 to     R8C14D.DI0 oled1/n2105 (to sys_clk_c)
                  --------
                   19.972   (35.3% logic, 64.7% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk to SLICE_1125:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI sys_clk
ROUTE       374     3.044       C1.PADDI to    R13C31A.CLK sys_clk_c
REG_DEL     ---     0.452    R13C31A.CLK to     R13C31A.Q0 devide_1s/SLICE_137
ROUTE        26     2.966     R13C31A.Q0 to    R15C17C.CLK clk_1s
                  --------
                    7.834   (23.3% logic, 76.7% route), 2 logic levels.

      Destination Clock Path sys_clk to oled1/SLICE_323:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI sys_clk
ROUTE       374     3.044       C1.PADDI to     R8C14D.CLK sys_clk_c
                  --------
                    4.416   (31.1% logic, 68.9% route), 1 logic levels.


Passed: The following path meets requirements by 59.797ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              hour_i7  (from clk_1s +)
   Destination:    FF         Data in        oled1/char_i0_i3  (to sys_clk_c +)

   Delay:              19.952ns  (35.3% logic, 64.7% route), 13 logic levels.

 Constraint Details:

     19.952ns physical path delay SLICE_868 to oled1/SLICE_324 meets
     83.333ns delay constraint less
      3.418ns skew and
      0.166ns DIN_SET requirement (totaling 79.749ns) by 59.797ns

 Physical Path Details:

      Data path SLICE_868 to oled1/SLICE_324:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C18C.CLK to     R16C18C.Q0 SLICE_868 (from clk_1s)
ROUTE        10     2.583     R16C18C.Q0 to      R9C11B.C1 hour_7
CTOF_DEL    ---     0.495      R9C11B.C1 to      R9C11B.F1 bcd_hour/SLICE_1111
ROUTE         8     1.411      R9C11B.F1 to     R10C11A.A0 bcd_hour/hundres_1_N_339_2
CTOF_DEL    ---     0.495     R10C11A.A0 to     R10C11A.F0 bcd_hour/SLICE_821
ROUTE         2     0.665     R10C11A.F0 to     R10C11A.A1 bcd_hour/n37232
CTOF_DEL    ---     0.495     R10C11A.A1 to     R10C11A.F1 bcd_hour/SLICE_821
ROUTE         4     1.426     R10C11A.F1 to     R10C10D.A0 bcd_hour/n37193
CTOF_DEL    ---     0.495     R10C10D.A0 to     R10C10D.F0 bcd_hour/SLICE_822
ROUTE         1     1.001     R10C10D.F0 to     R10C11C.B1 bcd_hour/n37185
CTOF_DEL    ---     0.495     R10C11C.B1 to     R10C11C.F1 bcd_hour/SLICE_976
ROUTE         4     1.109     R10C11C.F1 to      R9C10C.C0 bcd_hour/hundres_1_N_341_1
CTOF_DEL    ---     0.495      R9C10C.C0 to      R9C10C.F0 bcd_hour/SLICE_977
ROUTE         4     0.453      R9C10C.F0 to      R9C10C.C1 hundres_0_N_350_3_adj_1938
CTOF_DEL    ---     0.495      R9C10C.C1 to      R9C10C.F1 bcd_hour/SLICE_977
ROUTE         1     1.001      R9C10C.F1 to       R9C9C.B0 bcd_hour/n37126
CTOOFX_DEL  ---     0.721       R9C9C.B0 to     R9C9C.OFX0 oled1/mux_3289_i1/SLICE_572
ROUTE         6     0.790     R9C9C.OFX0 to       R9C9A.C1 n8144
CTOOFX_DEL  ---     0.721       R9C9A.C1 to     R9C9A.OFX0 mux_3193_i4/SLICE_505
ROUTE         1     1.705     R9C9A.OFX0 to      R8C13B.C0 n7445
CTOOFX_DEL  ---     0.721      R8C13B.C0 to    R8C13B.OFX0 oled1/i29591/SLICE_558
ROUTE         1     0.000    R8C13B.OFX0 to     R8C13A.FXA oled1/n35261
FXTOOFX_DE  ---     0.241     R8C13A.FXA to    R8C13A.OFX1 oled1/i29600/SLICE_560
ROUTE         1     0.766    R8C13A.OFX1 to      R8C15A.C0 oled1/n35254
CTOOFX_DEL  ---     0.721      R8C15A.C0 to    R8C15A.OFX0 oled1/SLICE_324
ROUTE         1     0.000    R8C15A.OFX0 to     R8C15A.DI0 oled1/n2104 (to sys_clk_c)
                  --------
                   19.952   (35.3% logic, 64.7% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk to SLICE_868:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI sys_clk
ROUTE       374     3.044       C1.PADDI to    R13C31A.CLK sys_clk_c
REG_DEL     ---     0.452    R13C31A.CLK to     R13C31A.Q0 devide_1s/SLICE_137
ROUTE        26     2.966     R13C31A.Q0 to    R16C18C.CLK clk_1s
                  --------
                    7.834   (23.3% logic, 76.7% route), 2 logic levels.

      Destination Clock Path sys_clk to oled1/SLICE_324:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI sys_clk
ROUTE       374     3.044       C1.PADDI to     R8C15A.CLK sys_clk_c
                  --------
                    4.416   (31.1% logic, 68.9% route), 1 logic levels.


Passed: The following path meets requirements by 59.797ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              hour_i7  (from clk_1s +)
   Destination:    FF         Data in        oled1/char_i0_i3  (to sys_clk_c +)

   Delay:              19.952ns  (35.3% logic, 64.7% route), 13 logic levels.

 Constraint Details:

     19.952ns physical path delay SLICE_868 to oled1/SLICE_324 meets
     83.333ns delay constraint less
      3.418ns skew and
      0.166ns DIN_SET requirement (totaling 79.749ns) by 59.797ns

 Physical Path Details:

      Data path SLICE_868 to oled1/SLICE_324:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C18C.CLK to     R16C18C.Q0 SLICE_868 (from clk_1s)
ROUTE        10     2.583     R16C18C.Q0 to      R9C11B.C1 hour_7
CTOF_DEL    ---     0.495      R9C11B.C1 to      R9C11B.F1 bcd_hour/SLICE_1111
ROUTE         8     1.411      R9C11B.F1 to     R10C11A.A0 bcd_hour/hundres_1_N_339_2
CTOF_DEL    ---     0.495     R10C11A.A0 to     R10C11A.F0 bcd_hour/SLICE_821
ROUTE         2     0.665     R10C11A.F0 to     R10C11A.A1 bcd_hour/n37232
CTOF_DEL    ---     0.495     R10C11A.A1 to     R10C11A.F1 bcd_hour/SLICE_821
ROUTE         4     1.426     R10C11A.F1 to     R10C10D.A0 bcd_hour/n37193
CTOF_DEL    ---     0.495     R10C10D.A0 to     R10C10D.F0 bcd_hour/SLICE_822
ROUTE         1     1.001     R10C10D.F0 to     R10C11C.B1 bcd_hour/n37185
CTOF_DEL    ---     0.495     R10C11C.B1 to     R10C11C.F1 bcd_hour/SLICE_976
ROUTE         4     1.109     R10C11C.F1 to      R9C10C.C0 bcd_hour/hundres_1_N_341_1
CTOF_DEL    ---     0.495      R9C10C.C0 to      R9C10C.F0 bcd_hour/SLICE_977
ROUTE         4     0.453      R9C10C.F0 to      R9C10C.C1 hundres_0_N_350_3_adj_1938
CTOF_DEL    ---     0.495      R9C10C.C1 to      R9C10C.F1 bcd_hour/SLICE_977
ROUTE         1     1.001      R9C10C.F1 to       R9C9C.B0 bcd_hour/n37126
CTOOFX_DEL  ---     0.721       R9C9C.B0 to     R9C9C.OFX0 oled1/mux_3289_i1/SLICE_572
ROUTE         6     0.790     R9C9C.OFX0 to       R9C9A.C0 n8144
CTOOFX_DEL  ---     0.721       R9C9A.C0 to     R9C9A.OFX0 mux_3193_i4/SLICE_505
ROUTE         1     1.705     R9C9A.OFX0 to      R8C13B.C0 n7445
CTOOFX_DEL  ---     0.721      R8C13B.C0 to    R8C13B.OFX0 oled1/i29591/SLICE_558
ROUTE         1     0.000    R8C13B.OFX0 to     R8C13A.FXA oled1/n35261
FXTOOFX_DE  ---     0.241     R8C13A.FXA to    R8C13A.OFX1 oled1/i29600/SLICE_560
ROUTE         1     0.766    R8C13A.OFX1 to      R8C15A.C0 oled1/n35254
CTOOFX_DEL  ---     0.721      R8C15A.C0 to    R8C15A.OFX0 oled1/SLICE_324
ROUTE         1     0.000    R8C15A.OFX0 to     R8C15A.DI0 oled1/n2104 (to sys_clk_c)
                  --------
                   19.952   (35.3% logic, 64.7% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk to SLICE_868:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI sys_clk
ROUTE       374     3.044       C1.PADDI to    R13C31A.CLK sys_clk_c
REG_DEL     ---     0.452    R13C31A.CLK to     R13C31A.Q0 devide_1s/SLICE_137
ROUTE        26     2.966     R13C31A.Q0 to    R16C18C.CLK clk_1s
                  --------
                    7.834   (23.3% logic, 76.7% route), 2 logic levels.

      Destination Clock Path sys_clk to oled1/SLICE_324:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI sys_clk
ROUTE       374     3.044       C1.PADDI to     R8C15A.CLK sys_clk_c
                  --------
                    4.416   (31.1% logic, 68.9% route), 1 logic levels.

Report:   41.632MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "sys_clk" 12.000000 MHz  |             |             |
;                                       |   12.000 MHz|   41.632 MHz|  13  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 4 clocks:

Clock Domain: u_DS18B20Z/clk_1mhz   Source: u_DS18B20Z/SLICE_413.Q0   Loads: 15
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: sys_clk_c   Source: sys_clk.PAD
      Covered under: FREQUENCY PORT "sys_clk" 12.000000 MHz ;   Transfers: 21

Clock Domain: sys_clk_c   Source: sys_clk.PAD   Loads: 374
   Covered under: FREQUENCY PORT "sys_clk" 12.000000 MHz ;

   Data transfers from:
   Clock Domain: oled1/clk_in_1Hz   Source: oled1/divide_1Hz/SLICE_242.Q0
      Covered under: FREQUENCY PORT "sys_clk" 12.000000 MHz ;   Transfers: 1

   Clock Domain: clk_1s   Source: devide_1s/SLICE_137.Q0
      Covered under: FREQUENCY PORT "sys_clk" 12.000000 MHz ;   Transfers: 33

Clock Domain: oled1/clk_in_1Hz   Source: oled1/divide_1Hz/SLICE_242.Q0   Loads: 1
   Covered under: FREQUENCY PORT "sys_clk" 12.000000 MHz ;

Clock Domain: clk_1s   Source: devide_1s/SLICE_137.Q0   Loads: 26
   Covered under: FREQUENCY PORT "sys_clk" 12.000000 MHz ;

   Data transfers from:
   Clock Domain: sys_clk_c   Source: sys_clk.PAD
      Covered under: FREQUENCY PORT "sys_clk" 12.000000 MHz ;   Transfers: 43


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 74535 paths, 4 nets, and 9219 connections (99.19% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.0.396.4</big></U></B>
Thu Feb 25 19:08:37 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o top_impl1.twr -gui -msgset C:/Users/admin/Desktop/new/-FPGA/top-xu-25/promote.xml top_impl1.ncd top_impl1.prf 
Design file:     top_impl1.ncd
Preference file: top_impl1.prf
Device,speed:    LCMXO2-4000HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY PORT "sys_clk" 12.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY PORT "sys_clk" 12.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.045ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_DS18B20Z/state_i0_i2  (from sys_clk_c +)
   Destination:    FF         Data in        u_DS18B20Z/i107_128  (to u_DS18B20Z/clk_1mhz +)

   Delay:               0.670ns  (43.1% logic, 56.9% route), 2 logic levels.

 Constraint Details:

      0.670ns physical path delay u_DS18B20Z/SLICE_411 to u_DS18B20Z/SLICE_440 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -0.638ns skew requirement (totaling 0.625ns) by 0.045ns

 Physical Path Details:

      Data path u_DS18B20Z/SLICE_411 to u_DS18B20Z/SLICE_440:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C13C.CLK to     R14C13C.Q0 u_DS18B20Z/SLICE_411 (from sys_clk_c)
ROUTE        45     0.381     R14C13C.Q0 to     R18C14C.C1 state_back_2_N_516_2
CTOOFX_DEL  ---     0.156     R18C14C.C1 to   R18C14C.OFX0 u_DS18B20Z/SLICE_440
ROUTE         1     0.000   R18C14C.OFX0 to    R18C14C.DI0 u_DS18B20Z/one_wire_N_678 (to u_DS18B20Z/clk_1mhz)
                  --------
                    0.670   (43.1% logic, 56.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk to u_DS18B20Z/SLICE_411:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI sys_clk
ROUTE       374     1.116       C1.PADDI to    R14C13C.CLK sys_clk_c
                  --------
                    1.598   (30.2% logic, 69.8% route), 1 logic levels.

      Destination Clock Path sys_clk to u_DS18B20Z/SLICE_440:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI sys_clk
ROUTE       374     1.116       C1.PADDI to    R16C15C.CLK sys_clk_c
REG_DEL     ---     0.154    R16C15C.CLK to     R16C15C.Q0 u_DS18B20Z/SLICE_413
ROUTE        15     0.484     R16C15C.Q0 to    R18C14C.CLK u_DS18B20Z/clk_1mhz
                  --------
                    2.236   (28.4% logic, 71.6% route), 2 logic levels.


Passed: The following path meets requirements by 0.057ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_DS18B20Z/state_i0_i0  (from sys_clk_c +)
   Destination:    FF         Data in        u_DS18B20Z/i107_128  (to u_DS18B20Z/clk_1mhz +)

   Delay:               0.671ns  (43.1% logic, 56.9% route), 2 logic levels.

 Constraint Details:

      0.671ns physical path delay u_DS18B20Z/SLICE_406 to u_DS18B20Z/SLICE_440 meets
     -0.024ns CE_HLD and
      0.000ns delay constraint less
     -0.638ns skew requirement (totaling 0.614ns) by 0.057ns

 Physical Path Details:

      Data path u_DS18B20Z/SLICE_406 to u_DS18B20Z/SLICE_440:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C13B.CLK to     R17C13B.Q0 u_DS18B20Z/SLICE_406 (from sys_clk_c)
ROUTE        56     0.235     R17C13B.Q0 to     R18C14D.D1 state_0
CTOOFX_DEL  ---     0.156     R18C14D.D1 to   R18C14D.OFX0 u_DS18B20Z/state_2__I_0_144_i7/SLICE_515
ROUTE         2     0.147   R18C14D.OFX0 to     R18C14C.CE u_DS18B20Z/one_wire_N_673 (to u_DS18B20Z/clk_1mhz)
                  --------
                    0.671   (43.1% logic, 56.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk to u_DS18B20Z/SLICE_406:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI sys_clk
ROUTE       374     1.116       C1.PADDI to    R17C13B.CLK sys_clk_c
                  --------
                    1.598   (30.2% logic, 69.8% route), 1 logic levels.

      Destination Clock Path sys_clk to u_DS18B20Z/SLICE_440:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI sys_clk
ROUTE       374     1.116       C1.PADDI to    R16C15C.CLK sys_clk_c
REG_DEL     ---     0.154    R16C15C.CLK to     R16C15C.Q0 u_DS18B20Z/SLICE_413
ROUTE        15     0.484     R16C15C.Q0 to    R18C14C.CLK u_DS18B20Z/clk_1mhz
                  --------
                    2.236   (28.4% logic, 71.6% route), 2 logic levels.


Passed: The following path meets requirements by 0.057ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_DS18B20Z/state_i0_i0  (from sys_clk_c +)
   Destination:    FF         Data in        u_DS18B20Z/i107_128  (to u_DS18B20Z/clk_1mhz +)

   Delay:               0.671ns  (43.1% logic, 56.9% route), 2 logic levels.

 Constraint Details:

      0.671ns physical path delay u_DS18B20Z/SLICE_406 to u_DS18B20Z/SLICE_440 meets
     -0.024ns CE_HLD and
      0.000ns delay constraint less
     -0.638ns skew requirement (totaling 0.614ns) by 0.057ns

 Physical Path Details:

      Data path u_DS18B20Z/SLICE_406 to u_DS18B20Z/SLICE_440:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C13B.CLK to     R17C13B.Q0 u_DS18B20Z/SLICE_406 (from sys_clk_c)
ROUTE        56     0.235     R17C13B.Q0 to     R18C14D.D0 state_0
CTOOFX_DEL  ---     0.156     R18C14D.D0 to   R18C14D.OFX0 u_DS18B20Z/state_2__I_0_144_i7/SLICE_515
ROUTE         2     0.147   R18C14D.OFX0 to     R18C14C.CE u_DS18B20Z/one_wire_N_673 (to u_DS18B20Z/clk_1mhz)
                  --------
                    0.671   (43.1% logic, 56.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk to u_DS18B20Z/SLICE_406:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI sys_clk
ROUTE       374     1.116       C1.PADDI to    R17C13B.CLK sys_clk_c
                  --------
                    1.598   (30.2% logic, 69.8% route), 1 logic levels.

      Destination Clock Path sys_clk to u_DS18B20Z/SLICE_440:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI sys_clk
ROUTE       374     1.116       C1.PADDI to    R16C15C.CLK sys_clk_c
REG_DEL     ---     0.154    R16C15C.CLK to     R16C15C.Q0 u_DS18B20Z/SLICE_413
ROUTE        15     0.484     R16C15C.Q0 to    R18C14C.CLK u_DS18B20Z/clk_1mhz
                  --------
                    2.236   (28.4% logic, 71.6% route), 2 logic levels.


Passed: The following path meets requirements by 0.062ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_DS18B20Z/cnt_write_i0_i0  (from sys_clk_c +)
   Destination:    FF         Data in        u_DS18B20Z/i107_128  (to u_DS18B20Z/clk_1mhz +)

   Delay:               0.687ns  (42.1% logic, 57.9% route), 2 logic levels.

 Constraint Details:

      0.687ns physical path delay u_DS18B20Z/SLICE_424 to u_DS18B20Z/SLICE_440 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -0.638ns skew requirement (totaling 0.625ns) by 0.062ns

 Physical Path Details:

      Data path u_DS18B20Z/SLICE_424 to u_DS18B20Z/SLICE_440:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R20C12D.CLK to     R20C12D.Q0 u_DS18B20Z/SLICE_424 (from sys_clk_c)
ROUTE        29     0.398     R20C12D.Q0 to     R18C14C.D0 u_DS18B20Z/cnt_write_0
CTOOFX_DEL  ---     0.156     R18C14C.D0 to   R18C14C.OFX0 u_DS18B20Z/SLICE_440
ROUTE         1     0.000   R18C14C.OFX0 to    R18C14C.DI0 u_DS18B20Z/one_wire_N_678 (to u_DS18B20Z/clk_1mhz)
                  --------
                    0.687   (42.1% logic, 57.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk to u_DS18B20Z/SLICE_424:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI sys_clk
ROUTE       374     1.116       C1.PADDI to    R20C12D.CLK sys_clk_c
                  --------
                    1.598   (30.2% logic, 69.8% route), 1 logic levels.

      Destination Clock Path sys_clk to u_DS18B20Z/SLICE_440:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI sys_clk
ROUTE       374     1.116       C1.PADDI to    R16C15C.CLK sys_clk_c
REG_DEL     ---     0.154    R16C15C.CLK to     R16C15C.Q0 u_DS18B20Z/SLICE_413
ROUTE        15     0.484     R16C15C.Q0 to    R18C14C.CLK u_DS18B20Z/clk_1mhz
                  --------
                    2.236   (28.4% logic, 71.6% route), 2 logic levels.


Passed: The following path meets requirements by 0.070ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              hour_waning_t_i0_i0  (from sys_clk_c +)
   Destination:    FF         Data in        warning_185  (to clk_1s +)

   Delay:               1.173ns  (30.5% logic, 69.5% route), 2 logic levels.

 Constraint Details:

      1.173ns physical path delay SLICE_871 to SLICE_497 meets
     -0.024ns CE_HLD and
      0.000ns delay constraint less
     -1.127ns skew requirement (totaling 1.103ns) by 0.070ns

 Physical Path Details:

      Data path SLICE_871 to SLICE_497:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C17B.CLK to     R12C17B.Q0 SLICE_871 (from sys_clk_c)
ROUTE         1     0.418     R12C17B.Q0 to     R10C13A.D0 hour_waning_t_0
CTOF1_DEL   ---     0.225     R10C13A.D0 to     R10C13A.F1 SLICE_12
ROUTE         7     0.397     R10C13A.F1 to      R9C19C.CE warning_time_7__N_176 (to clk_1s)
                  --------
                    1.173   (30.5% logic, 69.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk to SLICE_871:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI sys_clk
ROUTE       374     1.116       C1.PADDI to    R12C17B.CLK sys_clk_c
                  --------
                    1.598   (30.2% logic, 69.8% route), 1 logic levels.

      Destination Clock Path sys_clk to SLICE_497:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI sys_clk
ROUTE       374     1.116       C1.PADDI to    R13C31A.CLK sys_clk_c
REG_DEL     ---     0.154    R13C31A.CLK to     R13C31A.Q0 devide_1s/SLICE_137
ROUTE        26     0.973     R13C31A.Q0 to     R9C19C.CLK clk_1s
                  --------
                    2.725   (23.3% logic, 76.7% route), 2 logic levels.


Passed: The following path meets requirements by 0.071ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_DS18B20Z/state_i0_i0  (from sys_clk_c +)
   Destination:    FF         Data in        u_DS18B20Z/one_wire_buffer_121  (to u_DS18B20Z/clk_1mhz +)

   Delay:               0.715ns  (46.9% logic, 53.1% route), 3 logic levels.

 Constraint Details:

      0.715ns physical path delay u_DS18B20Z/SLICE_406 to u_DS18B20Z/SLICE_400 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -0.657ns skew requirement (totaling 0.644ns) by 0.071ns

 Physical Path Details:

      Data path u_DS18B20Z/SLICE_406 to u_DS18B20Z/SLICE_400:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C13B.CLK to     R17C13B.Q0 u_DS18B20Z/SLICE_406 (from sys_clk_c)
ROUTE        56     0.235     R17C13B.Q0 to     R19C14D.D1 state_0
CTOF_DEL    ---     0.101     R19C14D.D1 to     R19C14D.F1 u_DS18B20Z/SLICE_432
ROUTE         4     0.145     R19C14D.F1 to     R19C14C.B0 n4_adj_1970
CTOF_DEL    ---     0.101     R19C14C.B0 to     R19C14C.F0 u_DS18B20Z/SLICE_400
ROUTE         1     0.000     R19C14C.F0 to    R19C14C.DI0 u_DS18B20Z/one_wire_N_668 (to u_DS18B20Z/clk_1mhz)
                  --------
                    0.715   (46.9% logic, 53.1% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk to u_DS18B20Z/SLICE_406:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI sys_clk
ROUTE       374     1.116       C1.PADDI to    R17C13B.CLK sys_clk_c
                  --------
                    1.598   (30.2% logic, 69.8% route), 1 logic levels.

      Destination Clock Path sys_clk to u_DS18B20Z/SLICE_400:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI sys_clk
ROUTE       374     1.116       C1.PADDI to    R16C15C.CLK sys_clk_c
REG_DEL     ---     0.154    R16C15C.CLK to     R16C15C.Q0 u_DS18B20Z/SLICE_413
ROUTE        15     0.503     R16C15C.Q0 to    R19C14C.CLK u_DS18B20Z/clk_1mhz
                  --------
                    2.255   (28.2% logic, 71.8% route), 2 logic levels.


Passed: The following path meets requirements by 0.089ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              hour_waning_t_i0_i4  (from sys_clk_c +)
   Destination:    FF         Data in        warning_185  (to clk_1s +)

   Delay:               1.192ns  (46.6% logic, 53.4% route), 3 logic levels.

 Constraint Details:

      1.192ns physical path delay SLICE_859 to SLICE_497 meets
     -0.024ns CE_HLD and
      0.000ns delay constraint less
     -1.127ns skew requirement (totaling 1.103ns) by 0.089ns

 Physical Path Details:

      Data path SLICE_859 to SLICE_497:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C13D.CLK to      R9C13D.Q0 SLICE_859 (from sys_clk_c)
ROUTE         1     0.240      R9C13D.Q0 to     R10C12D.D0 hour_waning_t_4
C0TOFCO_DE  ---     0.259     R10C12D.D0 to    R10C12D.FCO SLICE_15
ROUTE         1     0.000    R10C12D.FCO to    R10C13A.FCI n31458
FCITOF1_DE  ---     0.163    R10C13A.FCI to     R10C13A.F1 SLICE_12
ROUTE         7     0.397     R10C13A.F1 to      R9C19C.CE warning_time_7__N_176 (to clk_1s)
                  --------
                    1.192   (46.6% logic, 53.4% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk to SLICE_859:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI sys_clk
ROUTE       374     1.116       C1.PADDI to     R9C13D.CLK sys_clk_c
                  --------
                    1.598   (30.2% logic, 69.8% route), 1 logic levels.

      Destination Clock Path sys_clk to SLICE_497:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI sys_clk
ROUTE       374     1.116       C1.PADDI to    R13C31A.CLK sys_clk_c
REG_DEL     ---     0.154    R13C31A.CLK to     R13C31A.Q0 devide_1s/SLICE_137
ROUTE        26     0.973     R13C31A.Q0 to     R9C19C.CLK clk_1s
                  --------
                    2.725   (23.3% logic, 76.7% route), 2 logic levels.


Passed: The following path meets requirements by 0.117ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              hour_waning_t_i0_i7  (from sys_clk_c +)
   Destination:    FF         Data in        warning_185  (to clk_1s +)

   Delay:               1.220ns  (44.6% logic, 55.4% route), 4 logic levels.

 Constraint Details:

      1.220ns physical path delay SLICE_898 to SLICE_497 meets
     -0.024ns CE_HLD and
      0.000ns delay constraint less
     -1.127ns skew requirement (totaling 1.103ns) by 0.117ns

 Physical Path Details:

      Data path SLICE_898 to SLICE_497:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C14B.CLK to     R13C14B.Q1 SLICE_898 (from sys_clk_c)
ROUTE         1     0.279     R13C14B.Q1 to     R10C12C.C1 hour_waning_t_7
C1TOFCO_DE  ---     0.225     R10C12C.C1 to    R10C12C.FCO SLICE_18
ROUTE         1     0.000    R10C12C.FCO to    R10C12D.FCI n31457
FCITOFCO_D  ---     0.023    R10C12D.FCI to    R10C12D.FCO SLICE_15
ROUTE         1     0.000    R10C12D.FCO to    R10C13A.FCI n31458
FCITOF1_DE  ---     0.163    R10C13A.FCI to     R10C13A.F1 SLICE_12
ROUTE         7     0.397     R10C13A.F1 to      R9C19C.CE warning_time_7__N_176 (to clk_1s)
                  --------
                    1.220   (44.6% logic, 55.4% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk to SLICE_898:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI sys_clk
ROUTE       374     1.116       C1.PADDI to    R13C14B.CLK sys_clk_c
                  --------
                    1.598   (30.2% logic, 69.8% route), 1 logic levels.

      Destination Clock Path sys_clk to SLICE_497:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI sys_clk
ROUTE       374     1.116       C1.PADDI to    R13C31A.CLK sys_clk_c
REG_DEL     ---     0.154    R13C31A.CLK to     R13C31A.Q0 devide_1s/SLICE_137
ROUTE        26     0.973     R13C31A.Q0 to     R9C19C.CLK clk_1s
                  --------
                    2.725   (23.3% logic, 76.7% route), 2 logic levels.


Passed: The following path meets requirements by 0.118ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sec_t_i0_i7  (from sys_clk_c +)
   Destination:    FF         Data in        sec_i7  (to clk_1s +)

   Delay:               1.232ns  (19.0% logic, 81.0% route), 2 logic levels.

 Constraint Details:

      1.232ns physical path delay SLICE_29 to SLICE_405 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.127ns skew requirement (totaling 1.114ns) by 0.118ns

 Physical Path Details:

      Data path SLICE_29 to SLICE_405:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R6C19A.CLK to      R6C19A.Q1 SLICE_29 (from sys_clk_c)
ROUTE         4     0.998      R6C19A.Q1 to      R5C19D.A1 sec_t_7
CTOF_DEL    ---     0.101      R5C19D.A1 to      R5C19D.F1 SLICE_405
ROUTE         1     0.000      R5C19D.F1 to     R5C19D.DI1 sec_7_N_1_7 (to clk_1s)
                  --------
                    1.232   (19.0% logic, 81.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk to SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI sys_clk
ROUTE       374     1.116       C1.PADDI to     R6C19A.CLK sys_clk_c
                  --------
                    1.598   (30.2% logic, 69.8% route), 1 logic levels.

      Destination Clock Path sys_clk to SLICE_405:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI sys_clk
ROUTE       374     1.116       C1.PADDI to    R13C31A.CLK sys_clk_c
REG_DEL     ---     0.154    R13C31A.CLK to     R13C31A.Q0 devide_1s/SLICE_137
ROUTE        26     0.973     R13C31A.Q0 to     R5C19D.CLK clk_1s
                  --------
                    2.725   (23.3% logic, 76.7% route), 2 logic levels.


Passed: The following path meets requirements by 0.118ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sec_t_i0_i3  (from sys_clk_c +)
   Destination:    FF         Data in        sec_i3  (to clk_1s +)

   Delay:               1.232ns  (19.0% logic, 81.0% route), 2 logic levels.

 Constraint Details:

      1.232ns physical path delay SLICE_31 to SLICE_403 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.127ns skew requirement (totaling 1.114ns) by 0.118ns

 Physical Path Details:

      Data path SLICE_31 to SLICE_403:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R6C18C.CLK to      R6C18C.Q1 SLICE_31 (from sys_clk_c)
ROUTE         4     0.998      R6C18C.Q1 to      R5C19C.A1 sec_t_3
CTOF_DEL    ---     0.101      R5C19C.A1 to      R5C19C.F1 SLICE_403
ROUTE         1     0.000      R5C19C.F1 to     R5C19C.DI1 sec_7_N_1_3 (to clk_1s)
                  --------
                    1.232   (19.0% logic, 81.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk to SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI sys_clk
ROUTE       374     1.116       C1.PADDI to     R6C18C.CLK sys_clk_c
                  --------
                    1.598   (30.2% logic, 69.8% route), 1 logic levels.

      Destination Clock Path sys_clk to SLICE_403:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI sys_clk
ROUTE       374     1.116       C1.PADDI to    R13C31A.CLK sys_clk_c
REG_DEL     ---     0.154    R13C31A.CLK to     R13C31A.Q0 devide_1s/SLICE_137
ROUTE        26     0.973     R13C31A.Q0 to     R5C19C.CLK clk_1s
                  --------
                    2.725   (23.3% logic, 76.7% route), 2 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "sys_clk" 12.000000 MHz  |             |             |
;                                       |            -|            -|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 4 clocks:

Clock Domain: u_DS18B20Z/clk_1mhz   Source: u_DS18B20Z/SLICE_413.Q0   Loads: 15
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: sys_clk_c   Source: sys_clk.PAD
      Covered under: FREQUENCY PORT "sys_clk" 12.000000 MHz ;   Transfers: 21

Clock Domain: sys_clk_c   Source: sys_clk.PAD   Loads: 374
   Covered under: FREQUENCY PORT "sys_clk" 12.000000 MHz ;

   Data transfers from:
   Clock Domain: oled1/clk_in_1Hz   Source: oled1/divide_1Hz/SLICE_242.Q0
      Covered under: FREQUENCY PORT "sys_clk" 12.000000 MHz ;   Transfers: 1

   Clock Domain: clk_1s   Source: devide_1s/SLICE_137.Q0
      Covered under: FREQUENCY PORT "sys_clk" 12.000000 MHz ;   Transfers: 33

Clock Domain: oled1/clk_in_1Hz   Source: oled1/divide_1Hz/SLICE_242.Q0   Loads: 1
   Covered under: FREQUENCY PORT "sys_clk" 12.000000 MHz ;

Clock Domain: clk_1s   Source: devide_1s/SLICE_137.Q0   Loads: 26
   Covered under: FREQUENCY PORT "sys_clk" 12.000000 MHz ;

   Data transfers from:
   Clock Domain: sys_clk_c   Source: sys_clk.PAD
      Covered under: FREQUENCY PORT "sys_clk" 12.000000 MHz ;   Transfers: 43


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 74535 paths, 4 nets, and 9219 connections (99.19% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
