# //  ModelSim SE-64 2020.4 Oct 13 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do cmd.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap work work 
# Modifying F:\FPGA_Project\IP_lib\modelsim.ini
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:34:09 on Oct 27,2024
# vlog -reportprogress 300 -work work ../sim/tb_spi.v 
# -- Compiling module tb_spi
# 
# Top level modules:
# 	tb_spi
# End time: 11:34:09 on Oct 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:34:09 on Oct 27,2024
# vlog -reportprogress 300 -work work ../src/Interface/SPI.v 
# -- Compiling module SPI
# 
# Top level modules:
# 	SPI
# End time: 11:34:09 on Oct 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:34:09 on Oct 27,2024
# vlog -reportprogress 300 -work work ../src/Interface/spi_slave.v 
# -- Compiling module spi_slave
# 
# Top level modules:
# 	spi_slave
# End time: 11:34:09 on Oct 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:34:13 on Oct 27,2024
# vlog -reportprogress 300 -work work ../src/memory/FIFO/DPRAM.v 
# -- Compiling module DPRAM
# 
# Top level modules:
# 	DPRAM
# End time: 11:34:13 on Oct 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:34:13 on Oct 27,2024
# vlog -reportprogress 300 -sv ../src/memory/FIFO/ecc_encode.sv 
# -- Compiling module ecc_encode
# 
# Top level modules:
# 	ecc_encode
# End time: 11:34:13 on Oct 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:34:13 on Oct 27,2024
# vlog -reportprogress 300 -sv ../src/memory/FIFO/ecc_decode.sv 
# -- Compiling module ecc_decode
# 
# Top level modules:
# 	ecc_decode
# End time: 11:34:13 on Oct 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:34:14 on Oct 27,2024
# vlog -reportprogress 300 -work work ../src/memory/FIFO/sync_fifo.v 
# -- Compiling module sync_fifo
# 
# Top level modules:
# 	sync_fifo
# End time: 11:34:14 on Oct 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t ps "+notimingchecks" -gui -voptargs=""+acc"" work.tb_spi 
# Start time: 11:34:14 on Oct 27,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_spi(fast)
# Loading work.SPI(fast)
# Loading work.spi_slave(fast)
# Loading work.sync_fifo(fast)
# Loading work.DPRAM(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (552) does not match connection size (8) for port 'rx_data'. The port definition is at: ../src/Interface/SPI.v(64).
#    Time: 0 ps  Iteration: 0  Instance: /tb_spi/u_SPI File: ../sim/tb_spi.v Line: 281
add wave -position insertpoint  \
sim:/tb_spi/u_spi_slave/spi_sclk
restart
# Closing VCD file "wave.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.tb_spi(fast)
# Loading work.SPI(fast)
# Loading work.spi_slave(fast)
# Loading work.sync_fifo(fast)
# Loading work.DPRAM(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (552) does not match connection size (8) for port 'rx_data'. The port definition is at: ../src/Interface/SPI.v(64).
#    Time: 0 ps  Iteration: 0  Instance: /tb_spi/u_SPI File: ../sim/tb_spi.v Line: 281
run 3ms
# Causality operation skipped due to absence of debug database file
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
add wave -position insertpoint  \
sim:/tb_spi/u_spi_slave/sample_edge
add wave -position insertpoint  \
sim:/tb_spi/u_spi_slave/toggle_edge
restart
# Closing VCD file "wave.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.tb_spi(fast)
# Loading work.SPI(fast)
# Loading work.spi_slave(fast)
# Loading work.sync_fifo(fast)
# Loading work.DPRAM(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (552) does not match connection size (8) for port 'rx_data'. The port definition is at: ../src/Interface/SPI.v(64).
#    Time: 0 ps  Iteration: 0  Instance: /tb_spi/u_SPI File: ../sim/tb_spi.v Line: 281
run 3ms
# End time: 18:53:26 on Oct 27,2024, Elapsed time: 7:19:12
# Errors: 0, Warnings: 1
