#######################################################################################
# log primitive debug message of FSDB dumping                                         #
# This is for R&D to analyze when there are issues happening when FSDB dump           #
#######################################################################################
ANF: vcsd_get_serial_mode_status('simv: undefined symbol: vcsd_get_serial_mode_status')
ANF: vcsd_enable_sva_success_callback('simv: undefined symbol: vcsd_enable_sva_success_callback')
ANF: vcsd_disable_sva_success_callback('simv: undefined symbol: vcsd_disable_sva_success_callback')
ANF: vcsd_get_power_scope_name('simv: undefined symbol: vcsd_get_power_scope_name')
ANF: vcsd_dump_var_vpdg('simv: undefined symbol: vcsd_dump_var_vpdg')
ANF: vcsd_register_1st_sequential_rfn('simv: undefined symbol: vcsd_register_1st_sequential_rfn')
ANF: vcsd_register_2nd_sequential_rfn('simv: undefined symbol: vcsd_register_2nd_sequential_rfn')
ANF: vcsd_begin_no_value_var_info('simv: undefined symbol: vcsd_begin_no_value_var_info')
ANF: vcsd_end_no_value_var_info('simv: undefined symbol: vcsd_end_no_value_var_info')
ANF: vcsd_remove_xprop_merge_mode_callback('simv: undefined symbol: vcsd_remove_xprop_merge_mode_callback')
ANF: vcsd_register_1st_sequential_master_confirm('simv: undefined symbol: vcsd_register_1st_sequential_master_confirm')
ANF: vcsd_register_1st_sequential_master_defer('simv: undefined symbol: vcsd_register_1st_sequential_master_defer')
ANF: vcsd_register_2nd_sequential_master_remainSequential('simv: undefined symbol: vcsd_register_2nd_sequential_master_remainSequential')
ANF: vcsd_register_2nd_sequential_master_becomePrimary('simv: undefined symbol: vcsd_register_2nd_sequential_master_becomePrimary')
ANF: vcsd_set_sequential_interval_cb('simv: undefined symbol: vcsd_set_sequential_interval_cb')
ANF: vcsd_register_sequential_glitch('simv: undefined symbol: vcsd_register_sequential_glitch')
ANF: vhpi_get_cb_info('simv: undefined symbol: vhpi_get_cb_info')
ANF: vhpi_free_handle('simv: undefined symbol: vhpi_free_handle')
ANF: vhpi_fetch_vcsd_handle('simv: undefined symbol: vhpi_fetch_vcsd_handle')
ANF: vhpi_fetch_vpi_handle('simv: undefined symbol: vhpi_fetch_vpi_handle')
ANF: vhpi_has_verilog_parent('simv: undefined symbol: vhpi_has_verilog_parent')
ANF: vhpi_is_verilog_scope('simv: undefined symbol: vhpi_is_verilog_scope')
ANF: scsd_xprop_is_enabled('simv: undefined symbol: scsd_xprop_is_enabled')
ANF: scsd_xprop_sig_is_promoted('simv: undefined symbol: scsd_xprop_sig_is_promoted')
ANF: scsd_xprop_int_xvalue('simv: undefined symbol: scsd_xprop_int_xvalue')
ANF: scsd_xprop_bool_xvalue('simv: undefined symbol: scsd_xprop_bool_xvalue')
ANF: scsd_xprop_enum_xvalue('simv: undefined symbol: scsd_xprop_enum_xvalue')
ANF: scsd_xprop_register_merge_mode_cb('simv: undefined symbol: scsd_xprop_register_merge_mode_cb')
ANF: scsd_xprop_delete_merge_mode_cb('simv: undefined symbol: scsd_xprop_delete_merge_mode_cb')
ANF: scsd_xprop_get_merge_mode('simv: undefined symbol: scsd_xprop_get_merge_mode')
ANF: scsd_thread_get_info('simv: undefined symbol: scsd_thread_get_info')
ANF: scsd_thread_vc_init('simv: undefined symbol: scsd_thread_vc_init')
ANF: scsd_master_set_delta_sync_cbk('simv: undefined symbol: scsd_master_set_delta_sync_cbk')
ANF: scsd_fgp_get_fsdb_cores('simv: undefined symbol: scsd_fgp_get_fsdb_cores')
ANF: vdi_def_traverse_infport_ex('simv: undefined symbol: vdi_def_traverse_infport_ex')
ANF: vhdi_dt_get_type('simv: undefined symbol: vhdi_dt_get_type')
ANF: vhdi_dt_get_key('simv: undefined symbol: vhdi_dt_get_key')
ANF: vhdi_dt_get_vhdl_enum_info('simv: undefined symbol: vhdi_dt_get_vhdl_enum_info')
ANF: vhdi_dt_get_vhdl_physical_info('simv: undefined symbol: vhdi_dt_get_vhdl_physical_info')
ANF: vhdi_dt_get_vhdl_array_info('simv: undefined symbol: vhdi_dt_get_vhdl_array_info')
ANF: vhdi_dt_get_vhdl_record_info('simv: undefined symbol: vhdi_dt_get_vhdl_record_info')
ANF: vhdi_def_traverse_module('simv: undefined symbol: vhdi_def_traverse_module')
ANF: vhdi_def_traverse_scope('simv: undefined symbol: vhdi_def_traverse_scope')
ANF: vhdi_def_traverse_variable('simv: undefined symbol: vhdi_def_traverse_variable')
ANF: vhdi_def_get_module_id_by_vhpi('simv: undefined symbol: vhdi_def_get_module_id_by_vhpi')
ANF: vhdi_def_get_handle_by_module_id('simv: undefined symbol: vhdi_def_get_handle_by_module_id')
ANF: vhdi_def_get_variable_info_by_vhpi('simv: undefined symbol: vhdi_def_get_variable_info_by_vhpi')
ANF: vhdi_def_free('simv: undefined symbol: vhdi_def_free')
ANF: vhdi_ist_traverse_scope('simv: undefined symbol: vhdi_ist_traverse_scope')
ANF: vhdi_ist_traverse_variable('simv: undefined symbol: vhdi_ist_traverse_variable')
ANF: vhdi_ist_convert_by_vhpi('simv: undefined symbol: vhdi_ist_convert_by_vhpi')
ANF: vhdi_ist_clone('simv: undefined symbol: vhdi_ist_clone')
ANF: vhdi_ist_free('simv: undefined symbol: vhdi_ist_free')
ANF: vhdi_ist_hash_key('simv: undefined symbol: vhdi_ist_hash_key')
ANF: vhdi_ist_compare('simv: undefined symbol: vhdi_ist_compare')
ANF: vhdi_ist_get_value_addr('simv: undefined symbol: vhdi_ist_get_value_addr')
ANF: vhdi_set_scsd_callback('simv: undefined symbol: vhdi_set_scsd_callback')
ANF: vhdi_cbk_set_force_callback('simv: undefined symbol: vhdi_cbk_set_force_callback')
ANF: vhdi_trigger_init_force('simv: undefined symbol: vhdi_trigger_init_force')
ANF: vhdi_ist_check_scsd_callback('simv: undefined symbol: vhdi_ist_check_scsd_callback')
ANF: vhdi_ist_add_scsd_callback('simv: undefined symbol: vhdi_ist_add_scsd_callback')
ANF: vhdi_ist_remove_scsd_callback('simv: undefined symbol: vhdi_ist_remove_scsd_callback')
ANF: vhdi_ist_get_scsd_user_data('simv: undefined symbol: vhdi_ist_get_scsd_user_data')
ANF: vhdi_add_time_change_callback('simv: undefined symbol: vhdi_add_time_change_callback')
ANF: vhdi_get_real_value_by_value_addr('simv: undefined symbol: vhdi_get_real_value_by_value_addr')
ANF: vhdi_get_64_value_by_value_addr('simv: undefined symbol: vhdi_get_64_value_by_value_addr')
ANF: vhdi_xprop_inst_is_promoted('simv: undefined symbol: vhdi_xprop_inst_is_promoted')
ANF: vdi_ist_convert_by_vhdi('simv: undefined symbol: vdi_ist_convert_by_vhdi')
ANF: vhdi_ist_get_module_id('simv: undefined symbol: vhdi_ist_get_module_id')
ANF: vhdi_refine_foreign_scope_type('simv: undefined symbol: vhdi_refine_foreign_scope_type')
ANF: vhdi_flush_callback('simv: undefined symbol: vhdi_flush_callback')
ANF: vhdi_set_orig_name('simv: undefined symbol: vhdi_set_orig_name')
ANF: vhdi_set_dump_pt('simv: undefined symbol: vhdi_set_dump_pt')
ANF: vhdi_get_fsdb_option('simv: undefined symbol: vhdi_get_fsdb_option')
ANF: vhdi_fgp_get_mode('simv: undefined symbol: vhdi_fgp_get_mode')
ANF: vhdi_node_register_composite_var('simv: undefined symbol: vhdi_node_register_composite_var')
ANF: vhdi_node_analysis('simv: undefined symbol: vhdi_node_analysis')
ANF: vhdi_node_id('simv: undefined symbol: vhdi_node_id')
ANF: vhdi_node_ist_check_scsd_callback('simv: undefined symbol: vhdi_node_ist_check_scsd_callback')
ANF: vhdi_node_ist_add_scsd_callback('simv: undefined symbol: vhdi_node_ist_add_scsd_callback')
ANF: vhdi_node_ist_get_value_addr('simv: undefined symbol: vhdi_node_ist_get_value_addr')
ANF: vhdi_enc_def_traverse_module('simv: undefined symbol: vhdi_enc_def_traverse_module')
ANF: vhdi_enc_def_traverse_scope('simv: undefined symbol: vhdi_enc_def_traverse_scope')
ANF: vhdi_enc_def_traverse_variable('simv: undefined symbol: vhdi_enc_def_traverse_variable')
ANF: vhdi_enc_ist_traverse_scope('simv: undefined symbol: vhdi_enc_ist_traverse_scope')
ANF: vhdi_enc_ist_traverse_variable('simv: undefined symbol: vhdi_enc_ist_traverse_variable')
ANF: vhdi_enc_ist_get_module_id('simv: undefined symbol: vhdi_enc_ist_get_module_id')
ANF: vhdi_enc_def_get_handle_by_module_id('simv: undefined symbol: vhdi_enc_def_get_handle_by_module_id')
VCS compile option:
 option[0]: simv
 option[1]: /usr/cad/synopsys/vcs/2023.03/linux64/bin/vcs1
 option[2]: -Mcc=gcc
 option[3]: -Mcplusplus=g++
 option[4]: -Masflags=
 option[5]: -Mcfl= -pipe -fPIC -O -I/usr/cad/synopsys/vcs/2023.03/include 
 option[6]: -Mxllcflags=
 option[7]: -Mxcflags= -pipe -fPIC -I/usr/cad/synopsys/vcs/2023.03/include
 option[8]: -Mldflags= -rdynamic 
 option[9]: -Mout=simv
 option[10]: -Mamsrun=
 option[11]: -Mvcsaceobjs=
 option[12]: -Mobjects= /usr/cad/synopsys/vcs/2023.03/linux64/lib/libvirsim.so /usr/cad/synopsys/vcs/2023.03/linux64/lib/liberrorinf.so /usr/cad/synopsys/vcs/2023.03/linux64/lib/libsnpsmalloc.so /usr/cad/synopsys/vcs/2023.03/linux64/lib/libvfs.so 
 option[13]: -Mexternalobj=
 option[14]: -Msaverestoreobj=/usr/cad/synopsys/vcs/2023.03/linux64/lib/vcs_save_restore_new.o
 option[15]: -Mcrt0=
 option[16]: -Mcrtn=
 option[17]: -Mcsrc=
 option[18]: -Msyslibs=/usr/cad/synopsys/verdi/2020.03//share/PLI/VCS/LINUX64/pli.a -ldl 
 option[19]: -Xvcs_run_simv=1
 option[20]: -debug_access+all
 option[21]: +vpi
 option[22]: +vcsd1
 option[23]: +itf+/usr/cad/synopsys/vcs/2023.03/linux64/lib/vcsdp_lite.tab
 option[24]: -full64
 option[25]: -picarchive
 option[26]: -P
 option[27]: /usr/cad/synopsys/verdi/2020.03//share/PLI/VCS/LINUX64/verdi.tab
 option[28]: -fsdb
 option[29]: -sverilog
 option[30]: -gen_obj
 option[31]: /home/N26124939/VSD/VSD_Project/rtl/epu/cavlc_test/./sim/cavlc_top_tb.sv
 option[32]: +incdir+/home/N26124939/VSD/VSD_Project/rtl/epu/cavlc_test/./src
 option[33]: -load
 option[34]: /usr/cad/synopsys/verdi/2020.03//share/PLI/VCS/LINUX64/libnovas.so:FSDBDumpCmd
Chronologic Simulation VCS Release U-2023.03_Full64
Linux 3.10.0-957.21.3.el7.x86_64 #1 SMP Tue Jun 18 16:35:19 UTC 2019 x86_64
CPU cores: 32
Limit information:
======================================
cputime		unlimited
filesize		unlimited
datasize		unlimited
stacksize		8192 kbytes
coredumpsize		0 kbytes
memoryuse		unlimited
vmemoryuse		unlimited
descriptors		4096
memorylocked		64 kbytes
maxproc		4096
======================================
(Special)Runtime environment variables:

Runtime environment variables:
REMOTEHOST=218-173-140-33.dynamic-ip.hinet.net
MANPATH=/usr/cad/synopsys/synthesis/2019.12//doc/syn/man:/usr/cad/synopsys/vcs/2023.03/doc/man
SYNOPSYS_LC_ROOT=/cad/synopsys/lc/cur
SNPS_VCS_INTERNAL_MAKE_OPT=
XDG_SESSION_ID=167426
HOSTNAME=cav16
GUESTFISH_INIT=\e[1;34m
XLOCALEDIR=/usr/cad/synopsys/icc2/2022.12-sp6//etc/locale
UNAME=/bin/uname
SCRNAME=vcs
VCS_DEPTH=0
HOST=cav16
TERM=xterm
SHELL=/bin/bash
MAKEFLAGS=
HISTSIZE=1000
SSH_CLIENT=218.173.140.33 64127 5614
QTDIR=/usr/lib64/qt-3.3
MGC_LOCATION_MAP=NO_MAP
QTINC=/usr/lib64/qt-3.3/include
SSH_TTY=/dev/pts/19
LC_ALL=C
SNPS_VCS_INTERNAL_ROOT_PID=15099
QT_GRAPHICSSYSTEM_CHECKED=1
GROUP=N26124939
USER=N26124939
LD_LIBRARY_PATH=/usr/cad/synopsys/vcs/2023.03/lib:/usr/cad/synopsys/vcs/2023.03/linux64/lib::::/usr/cad/cadence/INNOVUS/cur//tools/tlfUtil/lib:/usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64:/lib64:/usr/lib64:/usr/local/lib64:/usr/cad/synopsys/verdi/2020.03//etc/lib/libstdc++/LINUX64/:/usr/cad/synopsys/verdi/2020.03//share/PLI/lib/LINUX64/:/usr/cad/synopsys/verdi/2020.03//share/PLI/VCS/LINUX64/:/usr/cad/cadence/INCISIV/cur/tools/lib:/usr/cad/cadence/INCISIV/cur/tools/vtools/vfault/lib:/usr/openwin/lib:/usr/dt/lib:/usr/lib:/usr/local/lib
LS_COLORS=rs=0:di=01;34:ln=01;36:mh=00:pi=40;33:so=01;35:do=01;35:bd=40;33;01:cd=40;33;01:or=40;31;01:mi=01;05;37;41:su=37;41:sg=30;43:ca=30;41:tw=30;42:ow=34;42:st=37;44:ex=01;32:*.tar=01;31:*.tgz=01;31:*.arc=01;31:*.arj=01;31:*.taz=01;31:*.lha=01;31:*.lz4=01;31:*.lzh=01;31:*.lzma=01;31:*.tlz=01;31:*.txz=01;31:*.tzo=01;31:*.t7z=01;31:*.zip=01;31:*.z=01;31:*.Z=01;31:*.dz=01;31:*.gz=01;31:*.lrz=01;31:*.lz=01;31:*.lzo=01;31:*.xz=01;31:*.bz2=01;31:*.bz=01;31:*.tbz=01;31:*.tbz2=01;31:*.tz=01;31:*.deb=01;31:*.rpm=01;31:*.jar=01;31:*.war=01;31:*.ear=01;31:*.sar=01;31:*.rar=01;31:*.alz=01;31:*.ace=01;31:*.zoo=01;31:*.cpio=01;31:*.7z=01;31:*.rz=01;31:*.cab=01;31:*.jpg=01;35:*.jpeg=01;35:*.gif=01;35:*.bmp=01;35:*.pbm=01;35:*.pgm=01;35:*.ppm=01;35:*.tga=01;35:*.xbm=01;35:*.xpm=01;35:*.tif=01;35:*.tiff=01;35:*.png=01;35:*.svg=01;35:*.svgz=01;35:*.mng=01;35:*.pcx=01;35:*.mov=01;35:*.mpg=01;35:*.mpeg=01;35:*.m2v=01;35:*.mkv=01;35:*.webm=01;35:*.ogm=01;35:*.mp4=01;35:*.m4v=01;35:*.mp4v=01;35:*.vob=01;35:*.qt=01;35:*.nuv=01;35:*.wmv=01;35:*.asf=01;35:*.rm=01;35:*.rmvb=01;35:*.flc=01;35:*.avi=01;35:*.fli=01;35:*.flv=01;35:*.gl=01;35:*.dl=01;35:*.xcf=01;35:*.xwd=01;35:*.yuv=01;35:*.cgm=01;35:*.emf=01;35:*.axv=01;35:*.anx=01;35:*.ogv=01;35:*.ogx=01;35:*.aac=01;36:*.au=01;36:*.flac=01;36:*.mid=01;36:*.midi=01;36:*.mka=01;36:*.mp3=01;36:*.mpc=01;36:*.ogg=01;36:*.ra=01;36:*.wav=01;36:*.axa=01;36:*.oga=01;36:*.spx=01;36:*.xspf=01;36:
SCRIPT_NAME=vcs
MAKE_TERMOUT=/dev/pts/19
VCS_MX_HOME_INTERNAL=1
HOSTTYPE=x86_64-linux
SNPS_VCS_CLANG_PATH=/usr/cad/synopsys/vcs/2023.03/linux64/clang
ENCOUNTER=/usr/cad/cadence/INNOVUS/cur/tools/fe
MAKELEVEL=1
VCS_USER_OPTIONS=-R -sverilog /home/N26124939/VSD/VSD_Project/rtl/epu/cavlc_test/./sim/cavlc_top_tb.sv -debug_access+all -full64 +incdir+/home/N26124939/VSD/VSD_Project/rtl/epu/cavlc_test/./src
OVA_UUM=0
MFLAGS=
VCS_MODE_FLAG=64
GUESTFISH_PS1=\[\e[1;32m\]><fs>\[\e[0;31m\] 
MAIL=/var/spool/mail/N26124939
PATH=.:/usr/cad/synopsys/icc2/2022.12-sp6//bin:/usr/cad/synopsys/spyglass/2023.03//SPYGLASS_HOME/bin:/usr/cad/cadence/INNOVUS/cur/tools/celtic/bin:/usr/cad/cadence/INNOVUS/cur/tools/plato/bin:/usr/cad/cadence/INNOVUS/cur/tools/dfII/bin:/usr/cad/cadence/INNOVUS/cur/tools/bin:/usr/cad/cadence/INNOVUS/cur//tools/tlfUtil/bin:/usr/cad/synopsys/vcs/2023.03/amd64/bin:/opt/RISCV/bin:/usr/cad/synopsys/verdi/2020.03//bin:/usr/cad/synopsys/synthesis/2019.12//amd64/syn/bin:/cad/synopsys/lc/cur/bin:/usr/cad/modelsim/modelsim/cur/modeltech/bin:/usr/cad/modelsim/modelsim/cur/bin:/usr/cad/cadence/jasper_2023.03/bin:/usr/cad/cadence/INCISIV/cur/tools/bin:/usr/cad/cadence/INCISIV/cur/tools/vtools/vfault/bin:/usr/cad/cadence/INCISIV/cur/tools/dfII/bin:/usr/lib64/qt-3.3/bin:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin:/home/N26124939/.local/bin:/home/N26124939/bin
maxpend=0
SNPS_VCS_INTERNAL_CURR_PID=15099
VERDI_HOME=/usr/cad/synopsys/verdi/2020.03/
PWD=/home/N26124939/VSD/VSD_Project/rtl/epu/cavlc_test/build
VCS_HOME=/usr/cad/synopsys/vcs/2023.03
SNPS_VCS_INTERNAL_MEMPRELOAD_USE_LIBC=1
SNPS_INTERNAL_VCS_LINUX_OS=linux
LANG=en_US.UTF-8
GUESTFISH_OUTPUT=\e[0m
KDEDIRS=/usr
VMR_MODE_FLAG=64
VCS_CC=gcc
LM_LICENSE_FILE=26585@lstn:26585@lstc:26585@lshc:5280@lshc:5280@lstc:5280@lstn:1717@lstn:1717@lsncku:
HISTCONTROL=ignoredups
VCS_ARG_ADDED_FOR_TMP=1
SNPS_VCS_TMPDIR=/tmp/vcs_20231227183430_15099
SHLVL=4
HOME=/home/N26124939
OSTYPE=linux
MGC_HOME=/usr/cad/modelsim/modelsim/cur
VCS_COM=/usr/cad/synopsys/vcs/2023.03/linux64/bin/vcs1
VENDOR=unknown
MGC_TMPDIR=/tmp
MACHTYPE=x86_64
LOGNAME=N26124939
SNPS_VCS_INTERNAL_MAKE=make
QTLIB=/usr/lib64/qt-3.3/lib
MAKE_TERMERR=/dev/pts/19
SNPS_VCS_INTERNAL_ROOT_START_TIME=1703702070.839236306
XDG_DATA_DIRS=/home/N26124939/.local/share/flatpak/exports/share:/var/lib/flatpak/exports/share:/usr/local/share:/usr/share
SSH_CONNECTION=218.173.140.33 64127 140.116.157.16 5614
LESSOPEN=||/usr/bin/lesspipe.sh %s
SHLIB_PATH=/usr/cad/synopsys/verdi/2020.03//etc/lib/libstdc++/LINUX64/:/usr/cad/synopsys/verdi/2020.03//share/PLI/lib/LINUX64/:/usr/cad/synopsys/verdi/2020.03//share/PLI/VCS/LINUX64/:
sysc_uni_pwd=/home/N26124939/VSD/VSD_Project/rtl/epu/cavlc_test/build
vip_dir=/home/N26124939/VSD/VSD_Project/rtl/epu/cavlc_test/vip
DISPLAY=localhost:24.0
XDG_RUNTIME_DIR=/run/user/1055
VCS_ARCH=linux64
QT_PLUGIN_PATH=/usr/lib64/kde4/plugins:/usr/lib/kde4/plugins
SYN_MAN_DIR=/usr/cad/synopsys/vcs/2023.03/doc/man
TOOL_HOME=/usr/cad/synopsys/vcs/2023.03/linux64
GUESTFISH_RESTORE=\e[0m
_=./simv
OLDPWD=/home/N26124939/VSD/VSD_Project/rtl/epu/cavlc_test/build/simv.daidir/debug_dump/fsearch
VCS_PATHMAP_PRELOAD_DONE=1
VCS_EXEC_DONE=1
DVE=/usr/cad/synopsys/vcs/2023.03/gui/dve
SPECMAN_OUTPUT_TO_TTY=1
FLEXLM_BORROWFILE=/home/N26124939/.cav16-borrow.txt
Runtime command line arguments:
argv[0]=simv
240 profile - 100
          CPU/Mem usage: 0.060 sys,  0.330 user,  274.59M mem
241 Elapsed time:    0:00:01    Thu Dec 28 02:34:34 2023
242 pliAppInit
243 FSDB_GATE is set.
244 FSDB_RTL is set.
245 FSDB_RTL is set.
246 FSDB_DYNAMIC_ALIAS is enabled.
247 FSDB_FIELDTYPE is set.
248 Enable Parallel Dumping.
249 pliAppMiscSet: New Sim Round
250 pliEntryInit
251 LIBSSCORE=found /usr/cad/synopsys/verdi/2020.03//share/PLI/lib/LINUXAMD64/libsscore_vcs202003.so through $NOVAS_HOME setting.
252 FSDB Dumper for VCS, Release Verdi_Q-2020.03, Linux x86_64/64bit, 02/09/2020
253 (C) 1996 - 2020 by Synopsys, Inc.
254 ***********************************************************************
255 *  ERROR -                                                            *
256 *  The simulator version is newer than the FSDB dumper version which  *
257 *  may cause abnormal behavior, please contact Synopsys support for   *
258 *  assistance.                                                        *
259 ***********************************************************************
260 sps_call_fsdbDumpfile_main at 0 : /home/N26124939/VSD/VSD_Project/rtl/epu/cavlc_test/./sim/cavlc_top_tb.sv(155)
261 argv[0]: (top.fsdb)
262 *Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
263 *Verdi* : Create FSDB file 'top.fsdb'
264 compile option from '/home/N26124939/VSD/VSD_Project/rtl/epu/cavlc_test/build/simv.daidir/vcs_rebuild'.
265   "vcs '-R' '-sverilog' '/home/N26124939/VSD/VSD_Project/rtl/epu/cavlc_test/./sim/cavlc_top_tb.sv' '-debug_access+all' '-full64' '+incdir+/home/N26124939/VSD/VSD_Project/rtl/epu/cavlc_test/./src' 2>&1"
266 DVDI_is_vir_unload_enabled is enable
267 FSDB_VCS_ENABLE_NATIVE_VC is enable
268 sps_call_fsdbDumpvars_vd_main at 0 : /home/N26124939/VSD/VSD_Project/rtl/epu/cavlc_test/./sim/cavlc_top_tb.sv(156)
269 [spi_vcs_vd_ppi_create_root]: no upf option
270 FSDB dumper cannot dump UPF related power signal ($power_tree): no ppiPowerNetwork.
271 Power dumping is enabled and VIR_REDUCTION may not work.
272 *Verdi* : Begin traversing the scopes, layer (0).
273 *Verdi* : End of traversing.
274 pliAppHDL_DumpVarComplete traverse var: profile - 
          CPU/Mem usage: 0.070 sys,  0.330 user,  374.03M mem
                   incr: 0.010 sys,  0.000 user,  7.71M mem
                   accu: 0.010 sys,  0.000 user,  7.71M mem
              accu incr: 0.010 sys,  0.000 user,  7.71M mem

          Count usage: 118 var,  90 idcode,  45 callback
                 incr: 118 var,  90 idcode,  45 callback
                 accu: 118 var,  90 idcode,  45 callback
            accu incr: 118 var,  90 idcode,  45 callback
275 Elapsed time:    0:00:01    Thu Dec 28 02:34:34 2023
276 pliAppHDL_DumpVarComplete: profile - 
          CPU/Mem usage: 0.070 sys,  0.330 user,  375.08M mem
                   incr: 0.000 sys,  0.000 user,  1.05M mem
                   accu: 0.010 sys,  0.000 user,  8.77M mem
              accu incr: 0.000 sys,  0.000 user,  1.05M mem

          Count usage: 118 var,  90 idcode,  45 callback
                 incr: 0 var,  0 idcode,  0 callback
                 accu: 118 var,  90 idcode,  45 callback
            accu incr: 0 var,  0 idcode,  0 callback
277 Elapsed time:    0:00:01    Thu Dec 28 02:34:34 2023
278 End of simulation at 23500
279 Elapsed time:    0:00:01    Thu Dec 28 02:34:34 2023
280 Begin FSDB profile info:
281 FSDB Writer : bc1(60) bcn(151) mtf/stf(0/0)
FSDB Writer elapsed time : flush(0.107227) io wait(0.000000) theadpool wait(0.000000)
FSDB Writer cpu time : MT Compression : 0
282 End FSDB profile info
283 Parallel profile     - ProducerThread:1 ConsumerThread:1 Buffer:64MB
284                      - BlockUsed:1 Acquire:213 BufferUsed:3023
285                      - Flush:3 Expand:0 ProducerWait:0 ConsumerWait:0
286                      - MainProducerTime:0.417639198 TotalConsumerTime:0.000000000
287                      - ElapsedTime:0.707365000
288 Producer   0 profile - BlockUsed:1 Acquire:213 BufferUsed:3023
289 Consumer   0 profile - Affinity:-1 CPUTime:0.000000000 LifeTime:0.000000000 (-nan%)
290                      - BlockUsed:1 Acquire:213 BufferUsed:3023
291 SimExit
292 Elapsed time:    0:00:01    Thu Dec 28 02:34:34 2023
293 Sim process exit
