Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
vmap axi_register_slice_v2_1_18 /home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.cache/compile_simlib/modelsim/axi_register_slice_v2_1_18 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 13:04:31 on May 03,2019
vlog -64 "+incdir+/home/dmonk/.cxl.ip/incl" -work axi_register_slice_v2_1_18 -f /home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.cache/compile_simlib/modelsim/axi_register_slice_v2_1_18/.cxl.verilog.axi_register_slice_v2_1_18.axi_register_slice_v2_1_18.lin64.cmf 
-- Compiling module axi_register_slice_v2_1_18_tdm_sample
-- Compiling module axi_register_slice_v2_1_18_auto_slr
-- Compiling module axi_register_slice_v2_1_18_auto_src
-- Compiling module axi_register_slice_v2_1_18_auto_dest
-- Compiling module axi_register_slice_v2_1_18_srl_rtl
-- Compiling module axi_register_slice_v2_1_18_axic_register_slice
-- Compiling module axi_register_slice_v2_1_18_multi_slr
-- Compiling module axi_register_slice_v2_1_18_middle_region_slr
-- Compiling module axi_register_slice_v2_1_18_source_region_slr
-- Compiling module axi_register_slice_v2_1_18_dest_region_slr
-- Compiling module axi_register_slice_v2_1_18_single_slr
-- Compiling module axi_register_slice_v2_1_18_axic_reg_srl_fifo
-- Compiling module axi_register_slice_v2_1_18_axi_register_slice

Top level modules:
	axi_register_slice_v2_1_18_axi_register_slice
End time: 13:04:31 on May 03,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
