// Seed: 716561064
module module_0;
  assign id_1 = (1);
  wire id_2;
  assign module_2.id_3 = 0;
endmodule
module module_1 (
    output logic id_0
);
  tri1 id_2;
  assign id_2 = id_2;
  module_0 modCall_1 ();
  always @(id_2) id_0 <= 1;
  always @(posedge id_2) $display(1, 1, id_2, 1'b0, 1);
  wire id_3;
endmodule
module module_2 (
    input wor id_0,
    output wire id_1,
    input wand id_2,
    input supply0 id_3
);
  module_0 modCall_1 ();
endmodule
