Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date              : Thu Mar 31 22:06:04 2016
| Host              : ECJ1-222-05 running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file SnakeKB_timing_summary_routed.rpt -rpx SnakeKB_timing_summary_routed.rpx
| Design            : SnakeKB
| Device            : 7a35t-cpg236
| Speed File        : -2L  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 26 register/latch pins with no clock driven by root clock pin: PS2_clock (HIGH)

 There are 3941 register/latch pins with no clock driven by root clock pin: div0/out_reg/C (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: div1/out_reg/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pa/shift/read_reg/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pa/shift/reg_value_reg[13]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pa/shift/reg_value_reg[14]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pa/shift/reg_value_reg[15]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pa/shift/reg_value_reg[16]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pa/shift/reg_value_reg[17]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pa/shift/reg_value_reg[18]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pa/shift/reg_value_reg[19]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pa/shift/reg_value_reg[20]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8088 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.635        0.000                      0                  229        0.237        0.000                      0                  229        4.500        0.000                       0                   121  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.635        0.000                      0                  229        0.237        0.000                      0                  229        4.500        0.000                       0                   121  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.635ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.635ns  (required time - arrival time)
  Source:                 div0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div0/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.978ns  (logic 0.589ns (19.778%)  route 2.389ns (80.222%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.246ns = ( 14.246 - 10.000 ) 
    Source Clock Delay      (SCD):    4.515ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.356     4.515    div0/clock_IBUF_BUFG
    SLICE_X51Y62                                                      r  div0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y62         FDRE (Prop_fdre_C_Q)         0.379     4.894 r  div0/count_reg[0]/Q
                         net (fo=6, routed)           1.199     6.094    div0/n_0_count_reg[0]
    SLICE_X52Y64         LUT6 (Prop_lut6_I3_O)        0.105     6.199 r  div0/count[31]_i_6/O
                         net (fo=1, routed)           0.537     6.735    div0/n_0_count[31]_i_6
    SLICE_X52Y66         LUT6 (Prop_lut6_I3_O)        0.105     6.840 r  div0/count[31]_i_1__0/O
                         net (fo=32, routed)          0.653     7.493    div0/n_0_count[31]_i_1__0
    SLICE_X51Y62         FDRE                                         r  div0/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.246    14.246    div0/clock_IBUF_BUFG
    SLICE_X51Y62                                                      r  div0/count_reg[0]/C
                         clock pessimism              0.270    14.515    
                         clock uncertainty           -0.035    14.480    
    SLICE_X51Y62         FDRE (Setup_fdre_C_R)       -0.352    14.128    div0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.128    
                         arrival time                          -7.493    
  -------------------------------------------------------------------
                         slack                                  6.635    

Slack (MET) :             6.635ns  (required time - arrival time)
  Source:                 div0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div0/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.978ns  (logic 0.589ns (19.778%)  route 2.389ns (80.222%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.246ns = ( 14.246 - 10.000 ) 
    Source Clock Delay      (SCD):    4.515ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.356     4.515    div0/clock_IBUF_BUFG
    SLICE_X51Y62                                                      r  div0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y62         FDRE (Prop_fdre_C_Q)         0.379     4.894 r  div0/count_reg[0]/Q
                         net (fo=6, routed)           1.199     6.094    div0/n_0_count_reg[0]
    SLICE_X52Y64         LUT6 (Prop_lut6_I3_O)        0.105     6.199 r  div0/count[31]_i_6/O
                         net (fo=1, routed)           0.537     6.735    div0/n_0_count[31]_i_6
    SLICE_X52Y66         LUT6 (Prop_lut6_I3_O)        0.105     6.840 r  div0/count[31]_i_1__0/O
                         net (fo=32, routed)          0.653     7.493    div0/n_0_count[31]_i_1__0
    SLICE_X51Y62         FDRE                                         r  div0/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.246    14.246    div0/clock_IBUF_BUFG
    SLICE_X51Y62                                                      r  div0/count_reg[1]/C
                         clock pessimism              0.270    14.515    
                         clock uncertainty           -0.035    14.480    
    SLICE_X51Y62         FDRE (Setup_fdre_C_R)       -0.352    14.128    div0/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.128    
                         arrival time                          -7.493    
  -------------------------------------------------------------------
                         slack                                  6.635    

Slack (MET) :             6.635ns  (required time - arrival time)
  Source:                 div0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div0/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.978ns  (logic 0.589ns (19.778%)  route 2.389ns (80.222%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.246ns = ( 14.246 - 10.000 ) 
    Source Clock Delay      (SCD):    4.515ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.356     4.515    div0/clock_IBUF_BUFG
    SLICE_X51Y62                                                      r  div0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y62         FDRE (Prop_fdre_C_Q)         0.379     4.894 r  div0/count_reg[0]/Q
                         net (fo=6, routed)           1.199     6.094    div0/n_0_count_reg[0]
    SLICE_X52Y64         LUT6 (Prop_lut6_I3_O)        0.105     6.199 r  div0/count[31]_i_6/O
                         net (fo=1, routed)           0.537     6.735    div0/n_0_count[31]_i_6
    SLICE_X52Y66         LUT6 (Prop_lut6_I3_O)        0.105     6.840 r  div0/count[31]_i_1__0/O
                         net (fo=32, routed)          0.653     7.493    div0/n_0_count[31]_i_1__0
    SLICE_X51Y62         FDRE                                         r  div0/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.246    14.246    div0/clock_IBUF_BUFG
    SLICE_X51Y62                                                      r  div0/count_reg[2]/C
                         clock pessimism              0.270    14.515    
                         clock uncertainty           -0.035    14.480    
    SLICE_X51Y62         FDRE (Setup_fdre_C_R)       -0.352    14.128    div0/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.128    
                         arrival time                          -7.493    
  -------------------------------------------------------------------
                         slack                                  6.635    

Slack (MET) :             6.635ns  (required time - arrival time)
  Source:                 div0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div0/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.978ns  (logic 0.589ns (19.778%)  route 2.389ns (80.222%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.246ns = ( 14.246 - 10.000 ) 
    Source Clock Delay      (SCD):    4.515ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.356     4.515    div0/clock_IBUF_BUFG
    SLICE_X51Y62                                                      r  div0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y62         FDRE (Prop_fdre_C_Q)         0.379     4.894 r  div0/count_reg[0]/Q
                         net (fo=6, routed)           1.199     6.094    div0/n_0_count_reg[0]
    SLICE_X52Y64         LUT6 (Prop_lut6_I3_O)        0.105     6.199 r  div0/count[31]_i_6/O
                         net (fo=1, routed)           0.537     6.735    div0/n_0_count[31]_i_6
    SLICE_X52Y66         LUT6 (Prop_lut6_I3_O)        0.105     6.840 r  div0/count[31]_i_1__0/O
                         net (fo=32, routed)          0.653     7.493    div0/n_0_count[31]_i_1__0
    SLICE_X51Y62         FDRE                                         r  div0/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.246    14.246    div0/clock_IBUF_BUFG
    SLICE_X51Y62                                                      r  div0/count_reg[3]/C
                         clock pessimism              0.270    14.515    
                         clock uncertainty           -0.035    14.480    
    SLICE_X51Y62         FDRE (Setup_fdre_C_R)       -0.352    14.128    div0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.128    
                         arrival time                          -7.493    
  -------------------------------------------------------------------
                         slack                                  6.635    

Slack (MET) :             6.715ns  (required time - arrival time)
  Source:                 div0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div0/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.869ns  (logic 0.589ns (20.529%)  route 2.280ns (79.471%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.245ns = ( 14.245 - 10.000 ) 
    Source Clock Delay      (SCD):    4.515ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.356     4.515    div0/clock_IBUF_BUFG
    SLICE_X51Y62                                                      r  div0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y62         FDRE (Prop_fdre_C_Q)         0.379     4.894 r  div0/count_reg[0]/Q
                         net (fo=6, routed)           1.199     6.094    div0/n_0_count_reg[0]
    SLICE_X52Y64         LUT6 (Prop_lut6_I3_O)        0.105     6.199 r  div0/count[31]_i_6/O
                         net (fo=1, routed)           0.537     6.735    div0/n_0_count[31]_i_6
    SLICE_X52Y66         LUT6 (Prop_lut6_I3_O)        0.105     6.840 r  div0/count[31]_i_1__0/O
                         net (fo=32, routed)          0.545     7.385    div0/n_0_count[31]_i_1__0
    SLICE_X51Y63         FDRE                                         r  div0/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.245    14.245    div0/clock_IBUF_BUFG
    SLICE_X51Y63                                                      r  div0/count_reg[4]/C
                         clock pessimism              0.243    14.487    
                         clock uncertainty           -0.035    14.452    
    SLICE_X51Y63         FDRE (Setup_fdre_C_R)       -0.352    14.100    div0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.100    
                         arrival time                          -7.385    
  -------------------------------------------------------------------
                         slack                                  6.715    

Slack (MET) :             6.715ns  (required time - arrival time)
  Source:                 div0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div0/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.869ns  (logic 0.589ns (20.529%)  route 2.280ns (79.471%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.245ns = ( 14.245 - 10.000 ) 
    Source Clock Delay      (SCD):    4.515ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.356     4.515    div0/clock_IBUF_BUFG
    SLICE_X51Y62                                                      r  div0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y62         FDRE (Prop_fdre_C_Q)         0.379     4.894 r  div0/count_reg[0]/Q
                         net (fo=6, routed)           1.199     6.094    div0/n_0_count_reg[0]
    SLICE_X52Y64         LUT6 (Prop_lut6_I3_O)        0.105     6.199 r  div0/count[31]_i_6/O
                         net (fo=1, routed)           0.537     6.735    div0/n_0_count[31]_i_6
    SLICE_X52Y66         LUT6 (Prop_lut6_I3_O)        0.105     6.840 r  div0/count[31]_i_1__0/O
                         net (fo=32, routed)          0.545     7.385    div0/n_0_count[31]_i_1__0
    SLICE_X51Y63         FDRE                                         r  div0/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.245    14.245    div0/clock_IBUF_BUFG
    SLICE_X51Y63                                                      r  div0/count_reg[5]/C
                         clock pessimism              0.243    14.487    
                         clock uncertainty           -0.035    14.452    
    SLICE_X51Y63         FDRE (Setup_fdre_C_R)       -0.352    14.100    div0/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.100    
                         arrival time                          -7.385    
  -------------------------------------------------------------------
                         slack                                  6.715    

Slack (MET) :             6.715ns  (required time - arrival time)
  Source:                 div0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div0/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.869ns  (logic 0.589ns (20.529%)  route 2.280ns (79.471%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.245ns = ( 14.245 - 10.000 ) 
    Source Clock Delay      (SCD):    4.515ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.356     4.515    div0/clock_IBUF_BUFG
    SLICE_X51Y62                                                      r  div0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y62         FDRE (Prop_fdre_C_Q)         0.379     4.894 r  div0/count_reg[0]/Q
                         net (fo=6, routed)           1.199     6.094    div0/n_0_count_reg[0]
    SLICE_X52Y64         LUT6 (Prop_lut6_I3_O)        0.105     6.199 r  div0/count[31]_i_6/O
                         net (fo=1, routed)           0.537     6.735    div0/n_0_count[31]_i_6
    SLICE_X52Y66         LUT6 (Prop_lut6_I3_O)        0.105     6.840 r  div0/count[31]_i_1__0/O
                         net (fo=32, routed)          0.545     7.385    div0/n_0_count[31]_i_1__0
    SLICE_X51Y63         FDRE                                         r  div0/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.245    14.245    div0/clock_IBUF_BUFG
    SLICE_X51Y63                                                      r  div0/count_reg[6]/C
                         clock pessimism              0.243    14.487    
                         clock uncertainty           -0.035    14.452    
    SLICE_X51Y63         FDRE (Setup_fdre_C_R)       -0.352    14.100    div0/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.100    
                         arrival time                          -7.385    
  -------------------------------------------------------------------
                         slack                                  6.715    

Slack (MET) :             6.715ns  (required time - arrival time)
  Source:                 div0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div0/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.869ns  (logic 0.589ns (20.529%)  route 2.280ns (79.471%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.245ns = ( 14.245 - 10.000 ) 
    Source Clock Delay      (SCD):    4.515ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.356     4.515    div0/clock_IBUF_BUFG
    SLICE_X51Y62                                                      r  div0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y62         FDRE (Prop_fdre_C_Q)         0.379     4.894 r  div0/count_reg[0]/Q
                         net (fo=6, routed)           1.199     6.094    div0/n_0_count_reg[0]
    SLICE_X52Y64         LUT6 (Prop_lut6_I3_O)        0.105     6.199 r  div0/count[31]_i_6/O
                         net (fo=1, routed)           0.537     6.735    div0/n_0_count[31]_i_6
    SLICE_X52Y66         LUT6 (Prop_lut6_I3_O)        0.105     6.840 r  div0/count[31]_i_1__0/O
                         net (fo=32, routed)          0.545     7.385    div0/n_0_count[31]_i_1__0
    SLICE_X51Y63         FDRE                                         r  div0/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.245    14.245    div0/clock_IBUF_BUFG
    SLICE_X51Y63                                                      r  div0/count_reg[7]/C
                         clock pessimism              0.243    14.487    
                         clock uncertainty           -0.035    14.452    
    SLICE_X51Y63         FDRE (Setup_fdre_C_R)       -0.352    14.100    div0/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.100    
                         arrival time                          -7.385    
  -------------------------------------------------------------------
                         slack                                  6.715    

Slack (MET) :             6.721ns  (required time - arrival time)
  Source:                 div0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div0/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.858ns  (logic 0.589ns (20.607%)  route 2.269ns (79.393%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 14.240 - 10.000 ) 
    Source Clock Delay      (SCD):    4.515ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.356     4.515    div0/clock_IBUF_BUFG
    SLICE_X51Y62                                                      r  div0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y62         FDRE (Prop_fdre_C_Q)         0.379     4.894 r  div0/count_reg[0]/Q
                         net (fo=6, routed)           1.199     6.094    div0/n_0_count_reg[0]
    SLICE_X52Y64         LUT6 (Prop_lut6_I3_O)        0.105     6.199 r  div0/count[31]_i_6/O
                         net (fo=1, routed)           0.537     6.735    div0/n_0_count[31]_i_6
    SLICE_X52Y66         LUT6 (Prop_lut6_I3_O)        0.105     6.840 r  div0/count[31]_i_1__0/O
                         net (fo=32, routed)          0.534     7.374    div0/n_0_count[31]_i_1__0
    SLICE_X51Y69         FDRE                                         r  div0/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.240    14.240    div0/clock_IBUF_BUFG
    SLICE_X51Y69                                                      r  div0/count_reg[28]/C
                         clock pessimism              0.243    14.482    
                         clock uncertainty           -0.035    14.447    
    SLICE_X51Y69         FDRE (Setup_fdre_C_R)       -0.352    14.095    div0/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.095    
                         arrival time                          -7.374    
  -------------------------------------------------------------------
                         slack                                  6.721    

Slack (MET) :             6.721ns  (required time - arrival time)
  Source:                 div0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div0/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.858ns  (logic 0.589ns (20.607%)  route 2.269ns (79.393%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 14.240 - 10.000 ) 
    Source Clock Delay      (SCD):    4.515ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.356     4.515    div0/clock_IBUF_BUFG
    SLICE_X51Y62                                                      r  div0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y62         FDRE (Prop_fdre_C_Q)         0.379     4.894 r  div0/count_reg[0]/Q
                         net (fo=6, routed)           1.199     6.094    div0/n_0_count_reg[0]
    SLICE_X52Y64         LUT6 (Prop_lut6_I3_O)        0.105     6.199 r  div0/count[31]_i_6/O
                         net (fo=1, routed)           0.537     6.735    div0/n_0_count[31]_i_6
    SLICE_X52Y66         LUT6 (Prop_lut6_I3_O)        0.105     6.840 r  div0/count[31]_i_1__0/O
                         net (fo=32, routed)          0.534     7.374    div0/n_0_count[31]_i_1__0
    SLICE_X51Y69         FDRE                                         r  div0/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.240    14.240    div0/clock_IBUF_BUFG
    SLICE_X51Y69                                                      r  div0/count_reg[29]/C
                         clock pessimism              0.243    14.482    
                         clock uncertainty           -0.035    14.447    
    SLICE_X51Y69         FDRE (Setup_fdre_C_R)       -0.352    14.095    div0/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.095    
                         arrival time                          -7.374    
  -------------------------------------------------------------------
                         slack                                  6.721    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 div0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div0/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.265ns (77.416%)  route 0.077ns (22.584%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.561     1.444    div0/clock_IBUF_BUFG
    SLICE_X51Y62                                                      r  div0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y62         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  div0/count_reg[0]/Q
                         net (fo=6, routed)           0.077     1.663    div0/n_0_count_reg[0]
    SLICE_X51Y62         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.787 r  div0/count_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.787    div0/n_6_count_reg[3]_i_1
    SLICE_X51Y62         FDRE                                         r  div0/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.831     1.958    div0/clock_IBUF_BUFG
    SLICE_X51Y62                                                      r  div0/count_reg[1]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X51Y62         FDRE (Hold_fdre_C_D)         0.105     1.549    div0/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 div1/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div1/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.265ns (77.416%)  route 0.077ns (22.584%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.589     1.472    div1/clock_IBUF_BUFG
    SLICE_X63Y63                                                      r  div1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  div1/count_reg[0]/Q
                         net (fo=6, routed)           0.077     1.691    div1/n_0_count_reg[0]
    SLICE_X63Y63         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.815 r  div1/count_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.815    div1/n_6_count_reg[3]_i_1
    SLICE_X63Y63         FDRE                                         r  div1/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.859     1.986    div1/clock_IBUF_BUFG
    SLICE_X63Y63                                                      r  div1/count_reg[1]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X63Y63         FDRE (Hold_fdre_C_D)         0.105     1.577    div1/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 pa/str/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pa/str/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.265ns (77.416%)  route 0.077ns (22.584%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.554     1.437    pa/str/clock_IBUF_BUFG
    SLICE_X31Y68                                                      r  pa/str/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y68         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  pa/str/count_reg[23]/Q
                         net (fo=3, routed)           0.077     1.656    pa/str/count[23]
    SLICE_X31Y68         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.780 r  pa/str/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.780    pa/str/count0[1]
    SLICE_X31Y68         FDRE                                         r  pa/str/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.821     1.948    pa/str/clock_IBUF_BUFG
    SLICE_X31Y68                                                      r  pa/str/count_reg[22]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X31Y68         FDRE (Hold_fdre_C_D)         0.105     1.542    pa/str/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 pa/ktc/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pa/ktc/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.265ns (77.397%)  route 0.077ns (22.603%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.593     1.476    pa/ktc/clock_IBUF_BUFG
    SLICE_X1Y54                                                       r  pa/ktc/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  pa/ktc/count_reg[0]/Q
                         net (fo=3, routed)           0.077     1.695    pa/ktc/n_0_count_reg[0]
    SLICE_X1Y54          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.819 r  pa/ktc/count_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.819    pa/ktc/n_6_count_reg[3]_i_1
    SLICE_X1Y54          FDRE                                         r  pa/ktc/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.863     1.991    pa/ktc/clock_IBUF_BUFG
    SLICE_X1Y54                                                       r  pa/ktc/count_reg[1]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X1Y54          FDRE (Hold_fdre_C_D)         0.105     1.581    pa/ktc/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 pa/str/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pa/str/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.249ns (68.516%)  route 0.114ns (31.484%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.551     1.434    pa/str/clock_IBUF_BUFG
    SLICE_X31Y71                                                      r  pa/str/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  pa/str/count_reg[8]/Q
                         net (fo=2, routed)           0.114     1.690    pa/str/count[8]
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.798 r  pa/str/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.798    pa/str/count0[15]
    SLICE_X31Y71         FDRE                                         r  pa/str/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.817     1.945    pa/str/clock_IBUF_BUFG
    SLICE_X31Y71                                                      r  pa/str/count_reg[8]/C
                         clock pessimism             -0.511     1.434    
    SLICE_X31Y71         FDRE (Hold_fdre_C_D)         0.105     1.539    pa/str/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 pa/ktc/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pa/ktc/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.491%)  route 0.115ns (31.509%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.593     1.476    pa/ktc/clock_IBUF_BUFG
    SLICE_X1Y56                                                       r  pa/ktc/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  pa/ktc/count_reg[11]/Q
                         net (fo=2, routed)           0.115     1.732    pa/ktc/n_0_count_reg[11]
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.840 r  pa/ktc/count_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.840    pa/ktc/n_4_count_reg[11]_i_1
    SLICE_X1Y56          FDRE                                         r  pa/ktc/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.863     1.991    pa/ktc/clock_IBUF_BUFG
    SLICE_X1Y56                                                       r  pa/ktc/count_reg[11]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X1Y56          FDRE (Hold_fdre_C_D)         0.105     1.581    pa/ktc/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 pa/ktc/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pa/ktc/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.491%)  route 0.115ns (31.509%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.592     1.475    pa/ktc/clock_IBUF_BUFG
    SLICE_X1Y57                                                       r  pa/ktc/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  pa/ktc/count_reg[15]/Q
                         net (fo=2, routed)           0.115     1.731    pa/ktc/n_0_count_reg[15]
    SLICE_X1Y57          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.839 r  pa/ktc/count_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.839    pa/ktc/n_4_count_reg[15]_i_1
    SLICE_X1Y57          FDRE                                         r  pa/ktc/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.863     1.990    pa/ktc/clock_IBUF_BUFG
    SLICE_X1Y57                                                       r  pa/ktc/count_reg[15]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X1Y57          FDRE (Hold_fdre_C_D)         0.105     1.580    pa/ktc/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 pa/str/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pa/str/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.328%)  route 0.115ns (31.672%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.551     1.434    pa/str/clock_IBUF_BUFG
    SLICE_X31Y72                                                      r  pa/str/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  pa/str/count_reg[4]/Q
                         net (fo=2, routed)           0.115     1.691    pa/str/count[4]
    SLICE_X31Y72         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.799 r  pa/str/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.799    pa/str/count0[19]
    SLICE_X31Y72         FDRE                                         r  pa/str/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.817     1.944    pa/str/clock_IBUF_BUFG
    SLICE_X31Y72                                                      r  pa/str/count_reg[4]/C
                         clock pessimism             -0.510     1.434    
    SLICE_X31Y72         FDRE (Hold_fdre_C_D)         0.105     1.539    pa/str/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 pa/ktc/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pa/ktc/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.328%)  route 0.115ns (31.672%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.592     1.475    pa/ktc/clock_IBUF_BUFG
    SLICE_X1Y58                                                       r  pa/ktc/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  pa/ktc/count_reg[19]/Q
                         net (fo=2, routed)           0.115     1.732    pa/ktc/n_0_count_reg[19]
    SLICE_X1Y58          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.840 r  pa/ktc/count_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.840    pa/ktc/n_4_count_reg[19]_i_1
    SLICE_X1Y58          FDRE                                         r  pa/ktc/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.863     1.990    pa/ktc/clock_IBUF_BUFG
    SLICE_X1Y58                                                       r  pa/ktc/count_reg[19]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X1Y58          FDRE (Hold_fdre_C_D)         0.105     1.580    pa/ktc/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 pa/str/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pa/str/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.316%)  route 0.115ns (31.684%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.549     1.432    pa/str/clock_IBUF_BUFG
    SLICE_X31Y73                                                      r  pa/str/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y73         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  pa/str/count_reg[0]/Q
                         net (fo=2, routed)           0.115     1.689    pa/str/count[0]
    SLICE_X31Y73         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.797 r  pa/str/count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.797    pa/str/count0[23]
    SLICE_X31Y73         FDRE                                         r  pa/str/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.815     1.942    pa/str/clock_IBUF_BUFG
    SLICE_X31Y73                                                      r  pa/str/count_reg[0]/C
                         clock pessimism             -0.510     1.432    
    SLICE_X31Y73         FDRE (Hold_fdre_C_D)         0.105     1.537    pa/str/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.259    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack  Location       Pin                     
Min Period        n/a     BUFG/I   n/a            1.592     10.000  8.408  BUFGCTRL_X0Y1  clock_IBUF_BUFG_inst/I  
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X51Y62   div0/count_reg[0]/C     
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X51Y64   div0/count_reg[10]/C    
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X51Y64   div0/count_reg[11]/C    
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X51Y65   div0/count_reg[12]/C    
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X51Y65   div0/count_reg[13]/C    
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X51Y65   div0/count_reg[14]/C    
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X51Y65   div0/count_reg[15]/C    
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X51Y66   div0/count_reg[16]/C    
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X51Y66   div0/count_reg[17]/C    
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X51Y67   div0/count_reg[20]/C    
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X51Y67   div0/count_reg[21]/C    
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X51Y67   div0/count_reg[22]/C    
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X51Y67   div0/count_reg[23]/C    
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X51Y68   div0/count_reg[24]/C    
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X51Y68   div0/count_reg[25]/C    
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X51Y68   div0/count_reg[26]/C    
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X51Y68   div0/count_reg[27]/C    
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X51Y69   div0/count_reg[28]/C    
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X51Y69   div0/count_reg[29]/C    
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X51Y68   div0/count_reg[24]/C    
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X51Y68   div0/count_reg[25]/C    
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X51Y68   div0/count_reg[26]/C    
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X51Y68   div0/count_reg[27]/C    
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X51Y69   div0/count_reg[28]/C    
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X51Y69   div0/count_reg[29]/C    
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X51Y69   div0/count_reg[30]/C    
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X51Y69   div0/count_reg[31]/C    
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X63Y65   div1/count_reg[10]/C    
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X63Y65   div1/count_reg[11]/C    



