{"vcs1":{"timestamp_begin":1726201660.521800001, "rt":1.79, "ut":0.87, "st":0.28}}
{"vcselab":{"timestamp_begin":1726201662.381080319, "rt":0.87, "ut":0.31, "st":0.06}}
{"link":{"timestamp_begin":1726201663.320275052, "rt":0.37, "ut":0.31, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1726201659.999791633}
{"VCS_COMP_START_TIME": 1726201659.999791633}
{"VCS_COMP_END_TIME": 1726201691.587733686}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/umc018/Verilog/umc18_neg.v +define+GATE +neg_tchk"}
{"vcs1": {"peak_mem": 357540}}
{"stitch_vcselab": {"peak_mem": 242164}}
