$date
	Thu Nov 02 11:46:05 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module full_half_tb $end
$var wire 1 ! S $end
$var wire 1 " Cout $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % Cin $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
x$
x#
x"
x!
$end
#10
1"
0!
0%
1$
1#
#20
0"
1!
1%
0$
0#
#30
