lib_name: adc_sar_templates
cell_name: sarafe_nsw_8b_bak170308
pins: [ "INP", "INM", "OSP", "OSM", "VDD", "VSS", "VREF<2:0>", "ENL0<2:0>", "ENL1<2:0>", "ENL2<2:0>", "ENL3<2:0>", "ENL4<2:0>", "ENL5<2:0>", "ENL6<2:0>", "ENR0<2:0>", "ENR1<2:0>", "ENR2<2:0>", "ENR3<2:0>", "ENR4<2:0>", "ENR5<2:0>", "ENR6<2:0>", "CLKB", "OUTP", "OUTM", "ENL7<2:0>", "VOR<7:0>", "VOL<7:0>", "ENR7<2:0>" ]
instances:
  ISA0:
    lib_name: adc_sar_templates
    cell_name: salatch_pmos
    instpins:
      CLKB:
        direction: input
        net_name: "CLKB"
        num_bits: 1
      INTM:
        direction: output
        net_name: "INTM"
        num_bits: 1
      OSP:
        direction: input
        net_name: "OSP"
        num_bits: 1
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      OUTP:
        direction: output
        net_name: "OUTP"
        num_bits: 1
      OUTM:
        direction: output
        net_name: "OUTM"
        num_bits: 1
      INP:
        direction: input
        net_name: "INP"
        num_bits: 1
      INM:
        direction: input
        net_name: "INM"
        num_bits: 1
      OSM:
        direction: input
        net_name: "OSM"
        num_bits: 1
      INTP:
        direction: output
        net_name: "INTP"
        num_bits: 1
  ICAPP0:
    lib_name: adc_sar_templates
    cell_name: capdac_8b
    instpins:
      I<7:0>:
        direction: input
        net_name: "VOL<7:0>"
        num_bits: 8
      O:
        direction: inputOutput
        net_name: "INP"
        num_bits: 1
      I_C0:
        direction: input
        net_name: "VREF<1>"
        num_bits: 1
  ICAPM0:
    lib_name: adc_sar_templates
    cell_name: capdac_8b
    instpins:
      I<7:0>:
        direction: input
        net_name: "VOR<7:0>"
        num_bits: 8
      O:
        direction: inputOutput
        net_name: "INM"
        num_bits: 1
      I_C0:
        direction: input
        net_name: "VREF<1>"
        num_bits: 1
  ICDRVM0:
    lib_name: adc_sar_templates
    cell_name: capdrv_nsw_array_8b
    instpins:
      VO<7:0>:
        direction: inputOutput
        net_name: "VOR<7:0>"
        num_bits: 8
      EN7<2:0>:
        direction: input
        net_name: "ENR7<2:0>"
        num_bits: 3
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: 
        net_name: "VDD"
        num_bits: 1
      VREF<2:0>:
        direction: inputOutput
        net_name: "VREF<2:0>"
        num_bits: 3
      EN0<2:0>:
        direction: input
        net_name: "ENR0<2:0>"
        num_bits: 3
      EN1<2:0>:
        direction: input
        net_name: "ENR1<2:0>"
        num_bits: 3
      EN2<2:0>:
        direction: input
        net_name: "ENR2<2:0>"
        num_bits: 3
      EN3<2:0>:
        direction: input
        net_name: "ENR3<2:0>"
        num_bits: 3
      EN4<2:0>:
        direction: input
        net_name: "ENR4<2:0>"
        num_bits: 3
      EN5<2:0>:
        direction: input
        net_name: "ENR5<2:0>"
        num_bits: 3
      EN6<2:0>:
        direction: input
        net_name: "ENR6<2:0>"
        num_bits: 3
  ICDRVP0:
    lib_name: adc_sar_templates
    cell_name: capdrv_nsw_array_8b
    instpins:
      VO<7:0>:
        direction: inputOutput
        net_name: "VOL<7:0>"
        num_bits: 8
      EN7<2:0>:
        direction: input
        net_name: "ENL7<2:0>"
        num_bits: 3
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: 
        net_name: "VDD"
        num_bits: 1
      VREF<2:0>:
        direction: inputOutput
        net_name: "VREF<2:0>"
        num_bits: 3
      EN0<2:0>:
        direction: input
        net_name: "ENL0<2:0>"
        num_bits: 3
      EN1<2:0>:
        direction: input
        net_name: "ENL1<2:0>"
        num_bits: 3
      EN2<2:0>:
        direction: input
        net_name: "ENL2<2:0>"
        num_bits: 3
      EN3<2:0>:
        direction: input
        net_name: "ENL3<2:0>"
        num_bits: 3
      EN4<2:0>:
        direction: input
        net_name: "ENL4<2:0>"
        num_bits: 3
      EN5<2:0>:
        direction: input
        net_name: "ENL5<2:0>"
        num_bits: 3
      EN6<2:0>:
        direction: input
        net_name: "ENL6<2:0>"
        num_bits: 3
