Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9c695bf64364463da57055b55c983732 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top1_behav xil_defaultlib.top1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 3 for port sel [E:/University/gp/verilog/project_1/project_1.srcs/sources_1/new/top1.v:15]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 3 for port sel [E:/University/gp/verilog/project_1/project_1.srcs/sources_1/new/top1.v:24]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_emb
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.Convolution(n_inputs=16,size=32)
Compiling module xil_defaultlib.top1
Compiling module xil_defaultlib.glbl
Built simulation snapshot top1_behav
