Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date              : Fri Jul 19 09:06:59 2019
| Host              : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -warn_on_violation -file top_level_wrapper_timing_summary_postroute_physopted.rpt -pb top_level_wrapper_timing_summary_postroute_physopted.pb -rpx top_level_wrapper_timing_summary_postroute_physopted.rpx
| Design            : top_level_wrapper
| Device            : xczu29dr-ffvf1760
| Speed File        : -2  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.413        0.000                      0               145775        0.010        0.000                      0               145511        0.500        0.000                       0                 45247  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                              ------------         ----------      --------------
RFADC0_CLK                                                         {0.000 5.000}        10.000          100.000         
RFADC0_CLK_dummy                                                   {0.000 5.000}        10.000          100.000         
RFADC0_FABCLK0                                                     {0.000 5.000}        10.000          100.000         
RFADC0_FABCLK1                                                     {0.000 5.000}        10.000          100.000         
RFADC0_FABCLK2                                                     {0.000 5.000}        10.000          100.000         
RFADC0_FABCLK3                                                     {0.000 5.000}        10.000          100.000         
RFADC1_CLK                                                         {0.000 5.000}        10.000          100.000         
RFADC1_CLK_dummy                                                   {0.000 5.000}        10.000          100.000         
RFADC1_FABCLK0                                                     {0.000 5.000}        10.000          100.000         
RFADC1_FABCLK1                                                     {0.000 5.000}        10.000          100.000         
RFADC1_FABCLK2                                                     {0.000 5.000}        10.000          100.000         
RFADC1_FABCLK3                                                     {0.000 5.000}        10.000          100.000         
RFADC2_CLK                                                         {0.000 5.000}        10.000          100.000         
RFADC2_CLK_dummy                                                   {0.000 5.000}        10.000          100.000         
RFADC2_FABCLK0                                                     {0.000 5.000}        10.000          100.000         
RFADC2_FABCLK1                                                     {0.000 5.000}        10.000          100.000         
RFADC2_FABCLK2                                                     {0.000 5.000}        10.000          100.000         
RFADC2_FABCLK3                                                     {0.000 5.000}        10.000          100.000         
RFADC3_CLK                                                         {0.000 5.000}        10.000          100.000         
RFADC3_CLK_dummy                                                   {0.000 5.000}        10.000          100.000         
RFADC3_FABCLK0                                                     {0.000 5.000}        10.000          100.000         
RFADC3_FABCLK1                                                     {0.000 5.000}        10.000          100.000         
RFADC3_FABCLK2                                                     {0.000 5.000}        10.000          100.000         
RFADC3_FABCLK3                                                     {0.000 5.000}        10.000          100.000         
RFDAC0_CLK                                                         {0.000 2.000}        4.000           250.000         
RFDAC1_CLK                                                         {0.000 2.000}        4.000           250.000         
RFDAC2_CLK                                                         {0.000 2.000}        4.000           250.000         
RFDAC3_CLK                                                         {0.000 2.000}        4.000           250.000         
diff_clock_rtl_clk_p                                               {0.000 1.666}        3.333           300.030         
  clk_out1_top_level_clk_wiz_1_0                                   {0.000 4.999}        9.999           100.010         
top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {0.000 16.666}       33.333          30.000          
  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK        {0.000 16.666}       33.333          30.000          
  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE      {0.000 33.333}       66.666          15.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
RFDAC0_CLK                                                           0.452        0.000                      0                17235        0.010        0.000                      0                17235        1.200        0.000                       0                  6345  
RFDAC1_CLK                                                           0.415        0.000                      0                17127        0.010        0.000                      0                17127        1.200        0.000                       0                  6282  
RFDAC2_CLK                                                           0.413        0.000                      0                17128        0.011        0.000                      0                17128        1.200        0.000                       0                  6283  
RFDAC3_CLK                                                           0.458        0.000                      0                17126        0.011        0.000                      0                17126        1.200        0.000                       0                  6281  
diff_clock_rtl_clk_p                                                                                                                                                                                             0.500        0.000                       0                     1  
  clk_out1_top_level_clk_wiz_1_0                                     3.398        0.000                      0                66620        0.010        0.000                      0                66620        3.399        0.000                       0                 19763  
  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         15.160        0.000                      0                  251        0.020        0.000                      0                  251       16.134        0.000                       0                   251  
  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       30.817        0.000                      0                   48        0.481        0.000                      0                   48       33.058        0.000                       0                    41  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
RFDAC1_CLK                      RFDAC0_CLK                            1.398        0.000                      0                   19        0.307        0.000                      0                   19  
RFDAC2_CLK                      RFDAC0_CLK                            0.771        0.000                      0                   19        0.362        0.000                      0                   19  
RFDAC3_CLK                      RFDAC0_CLK                            0.686        0.000                      0                   19        0.793        0.000                      0                   19  
clk_out1_top_level_clk_wiz_1_0  RFDAC0_CLK                            9.595        0.000                      0                   36                                                                        
RFDAC0_CLK                      RFDAC1_CLK                            1.606        0.000                      0                  276        0.032        0.000                      0                  276  
clk_out1_top_level_clk_wiz_1_0  RFDAC1_CLK                            9.488        0.000                      0                   32                                                                        
RFDAC0_CLK                      RFDAC2_CLK                            0.905        0.000                      0                  276        0.056        0.000                      0                  276  
clk_out1_top_level_clk_wiz_1_0  RFDAC2_CLK                            9.242        0.000                      0                   32                                                                        
RFDAC0_CLK                      RFDAC3_CLK                            1.245        0.000                      0                  276        0.061        0.000                      0                  276  
clk_out1_top_level_clk_wiz_1_0  RFDAC3_CLK                            9.427        0.000                      0                   32                                                                        
RFDAC0_CLK                      clk_out1_top_level_clk_wiz_1_0        3.527        0.000                      0                   36                                                                        
RFDAC1_CLK                      clk_out1_top_level_clk_wiz_1_0        3.566        0.000                      0                   32                                                                        
RFDAC2_CLK                      clk_out1_top_level_clk_wiz_1_0        3.417        0.000                      0                   32                                                                        
RFDAC3_CLK                      clk_out1_top_level_clk_wiz_1_0        3.444        0.000                      0                   32                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                   From Clock                                                   To Clock                                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                   ----------                                                   --------                                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                            RFDAC0_CLK                                                   RFDAC0_CLK                                                         1.892        0.000                      0                 2506        0.105        0.000                      0                 2506  
**async_default**                                            RFDAC1_CLK                                                   RFDAC1_CLK                                                         1.405        0.000                      0                 2484        0.113        0.000                      0                 2484  
**async_default**                                            RFDAC2_CLK                                                   RFDAC2_CLK                                                         0.675        0.000                      0                 2484        0.187        0.000                      0                 2484  
**async_default**                                            RFDAC3_CLK                                                   RFDAC3_CLK                                                         1.261        0.000                      0                 2484        0.367        0.000                      0                 2484  
**async_default**                                            clk_out1_top_level_clk_wiz_1_0                               clk_out1_top_level_clk_wiz_1_0                                     7.363        0.000                      0                   17        1.126        0.000                      0                   17  
**async_default**                                            top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       32.151        0.000                      0                    1       33.204        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  RFDAC0_CLK
  To Clock:  RFDAC0_CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.452ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.452ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/s_axis_tready_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DATA_DAC2[32]
                            (rising edge-triggered cell HSDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        3.703ns  (logic 0.328ns (8.858%)  route 3.375ns (91.142%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns = ( 6.803 - 4.000 ) 
    Source Clock Delay      (SCD):    2.730ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.057ns (routing 1.073ns, distribution 0.984ns)
  Clock Net Delay (Destination): 2.196ns (routing 0.976ns, distribution 1.220ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        2.057     2.730    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X58Y271        FDCE                                         r  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/s_axis_tready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y271        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.809 r  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/s_axis_tready_reg/Q
                         net (fo=5, routed)           0.244     3.053    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/out
    SLICE_X55Y266        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.099     3.152 r  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_3/O
                         net (fo=256, routed)         0.754     3.906    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[0]_1
    SLICE_X40Y270        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     4.056 r  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[32]_INST_0/O
                         net (fo=1, routed)           2.377     6.433    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s02_axis_tdata[32]
    HSDAC_X0Y0           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DATA_DAC2[32]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        2.196     6.717    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s0_axis_aclk
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK2)
                                                      0.086     6.803 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FABRIC_CLK2
                         clock pessimism              0.301     7.104    
                         clock uncertainty           -0.035     7.068    
    HSDAC_X0Y0           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK2_DATA_DAC2[32])
                                                     -0.183     6.885    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac
  -------------------------------------------------------------------
                         required time                          6.885    
                         arrival time                          -6.433    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.496ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DATA_DAC3[229]
                            (rising edge-triggered cell HSDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        3.397ns  (logic 0.275ns (8.095%)  route 3.122ns (91.905%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.807ns = ( 6.807 - 4.000 ) 
    Source Clock Delay      (SCD):    2.838ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.165ns (routing 1.073ns, distribution 1.092ns)
  Clock Net Delay (Destination): 2.196ns (routing 0.976ns, distribution 1.220ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        2.165     2.838    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X66Y298        FDCE                                         r  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y298        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     2.915 r  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[1]/Q
                         net (fo=49, routed)          0.298     3.213    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/state[1]
    SLICE_X61Y297        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     3.312 r  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_1/O
                         net (fo=256, routed)         0.696     4.008    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata_0_sn_1
    SLICE_X52Y277        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     4.107 r  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[229]_INST_0/O
                         net (fo=1, routed)           2.128     6.235    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s03_axis_tdata[229]
    HSDAC_X0Y0           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DATA_DAC3[229]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        2.196     6.717    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s0_axis_aclk
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK3)
                                                      0.090     6.807 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FABRIC_CLK3
                         clock pessimism              0.308     7.115    
                         clock uncertainty           -0.035     7.079    
    HSDAC_X0Y0           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK3_DATA_DAC3[229])
                                                     -0.348     6.731    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac
  -------------------------------------------------------------------
                         required time                          6.731    
                         arrival time                          -6.235    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.512ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DATA_DAC2[192]
                            (rising edge-triggered cell HSDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        3.594ns  (logic 0.352ns (9.794%)  route 3.242ns (90.206%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns = ( 6.803 - 4.000 ) 
    Source Clock Delay      (SCD):    2.750ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.077ns (routing 1.073ns, distribution 1.004ns)
  Clock Net Delay (Destination): 2.196ns (routing 0.976ns, distribution 1.220ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        2.077     2.750    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X58Y277        FDCE                                         r  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y277        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.829 f  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[0]/Q
                         net (fo=12, routed)          0.191     3.020    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/state[0]
    SLICE_X58Y271        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     3.143 r  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_2/O
                         net (fo=256, routed)         0.741     3.884    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[0]_0
    SLICE_X40Y262        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     4.034 r  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[192]_INST_0/O
                         net (fo=1, routed)           2.310     6.344    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s02_axis_tdata[192]
    HSDAC_X0Y0           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DATA_DAC2[192]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        2.196     6.717    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s0_axis_aclk
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK2)
                                                      0.086     6.803 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FABRIC_CLK2
                         clock pessimism              0.301     7.104    
                         clock uncertainty           -0.035     7.068    
    HSDAC_X0Y0           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK2_DATA_DAC2[192])
                                                     -0.212     6.856    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac
  -------------------------------------------------------------------
                         required time                          6.856    
                         arrival time                          -6.344    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.515ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DATA_DAC2[102]
                            (rising edge-triggered cell HSDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        3.644ns  (logic 0.255ns (6.998%)  route 3.389ns (93.002%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns = ( 6.803 - 4.000 ) 
    Source Clock Delay      (SCD):    2.750ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.077ns (routing 1.073ns, distribution 1.004ns)
  Clock Net Delay (Destination): 2.196ns (routing 0.976ns, distribution 1.220ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        2.077     2.750    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X58Y277        FDCE                                         r  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y277        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.829 f  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[0]/Q
                         net (fo=12, routed)          0.191     3.020    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/state[0]
    SLICE_X58Y271        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     3.143 r  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_2/O
                         net (fo=256, routed)         0.820     3.963    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[0]_0
    SLICE_X42Y255        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.053     4.016 r  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[102]_INST_0/O
                         net (fo=1, routed)           2.378     6.394    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s02_axis_tdata[102]
    HSDAC_X0Y0           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DATA_DAC2[102]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        2.196     6.717    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s0_axis_aclk
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK2)
                                                      0.086     6.803 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FABRIC_CLK2
                         clock pessimism              0.301     7.104    
                         clock uncertainty           -0.035     7.068    
    HSDAC_X0Y0           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK2_DATA_DAC2[102])
                                                     -0.159     6.909    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac
  -------------------------------------------------------------------
                         required time                          6.909    
                         arrival time                          -6.394    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.518ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DATA_DAC2[199]
                            (rising edge-triggered cell HSDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        3.619ns  (logic 0.325ns (8.980%)  route 3.294ns (91.020%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns = ( 6.803 - 4.000 ) 
    Source Clock Delay      (SCD):    2.750ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.077ns (routing 1.073ns, distribution 1.004ns)
  Clock Net Delay (Destination): 2.196ns (routing 0.976ns, distribution 1.220ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        2.077     2.750    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X58Y277        FDCE                                         r  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y277        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.829 f  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[0]/Q
                         net (fo=12, routed)          0.191     3.020    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/state[0]
    SLICE_X58Y271        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     3.143 r  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_2/O
                         net (fo=256, routed)         0.766     3.909    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[0]_0
    SLICE_X40Y262        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     4.032 r  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[199]_INST_0/O
                         net (fo=1, routed)           2.337     6.369    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s02_axis_tdata[199]
    HSDAC_X0Y0           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DATA_DAC2[199]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        2.196     6.717    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s0_axis_aclk
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK2)
                                                      0.086     6.803 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FABRIC_CLK2
                         clock pessimism              0.301     7.104    
                         clock uncertainty           -0.035     7.068    
    HSDAC_X0Y0           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK2_DATA_DAC2[199])
                                                     -0.181     6.887    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac
  -------------------------------------------------------------------
                         required time                          6.887    
                         arrival time                          -6.369    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.536ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DATA_DAC2[197]
                            (rising edge-triggered cell HSDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 0.317ns (8.721%)  route 3.318ns (91.279%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns = ( 6.803 - 4.000 ) 
    Source Clock Delay      (SCD):    2.735ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.062ns (routing 1.073ns, distribution 0.989ns)
  Clock Net Delay (Destination): 2.196ns (routing 0.976ns, distribution 1.220ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        2.062     2.735    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X58Y271        FDCE                                         r  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y271        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.815 r  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/Q
                         net (fo=46, routed)          0.163     2.978    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/state[2]
    SLICE_X58Y271        LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149     3.127 r  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_1/O
                         net (fo=256, routed)         0.740     3.867    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata_0_sn_1
    SLICE_X41Y263        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     3.955 r  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[197]_INST_0/O
                         net (fo=1, routed)           2.415     6.370    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s02_axis_tdata[197]
    HSDAC_X0Y0           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DATA_DAC2[197]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        2.196     6.717    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s0_axis_aclk
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK2)
                                                      0.086     6.803 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FABRIC_CLK2
                         clock pessimism              0.301     7.104    
                         clock uncertainty           -0.035     7.068    
    HSDAC_X0Y0           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK2_DATA_DAC2[197])
                                                     -0.162     6.906    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac
  -------------------------------------------------------------------
                         required time                          6.906    
                         arrival time                          -6.370    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.543ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DATA_DAC0[46]
                            (rising edge-triggered cell HSDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        3.344ns  (logic 0.302ns (9.031%)  route 3.042ns (90.969%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.814ns = ( 6.814 - 4.000 ) 
    Source Clock Delay      (SCD):    2.836ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.163ns (routing 1.073ns, distribution 1.090ns)
  Clock Net Delay (Destination): 2.196ns (routing 0.976ns, distribution 1.220ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        2.163     2.836    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X68Y255        FDCE                                         r  top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y255        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.915 f  top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[0]/Q
                         net (fo=12, routed)          0.289     3.204    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/state[0]
    SLICE_X66Y250        LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     3.304 r  top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_2/O
                         net (fo=256, routed)         0.708     4.012    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[0]_0
    SLICE_X50Y250        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123     4.135 r  top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[46]_INST_0/O
                         net (fo=1, routed)           2.045     6.180    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s00_axis_tdata[46]
    HSDAC_X0Y0           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DATA_DAC0[46]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        2.196     6.717    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s0_axis_aclk
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.097     6.814 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FABRIC_CLK0
                         clock pessimism              0.308     7.122    
                         clock uncertainty           -0.035     7.086    
    HSDAC_X0Y0           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK0_DATA_DAC0[46])
                                                     -0.363     6.723    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac
  -------------------------------------------------------------------
                         required time                          6.723    
                         arrival time                          -6.180    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.551ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/s_axis_tready_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DATA_DAC3[254]
                            (rising edge-triggered cell HSDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        3.424ns  (logic 0.303ns (8.849%)  route 3.121ns (91.151%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.807ns = ( 6.807 - 4.000 ) 
    Source Clock Delay      (SCD):    2.825ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.152ns (routing 1.073ns, distribution 1.079ns)
  Clock Net Delay (Destination): 2.196ns (routing 0.976ns, distribution 1.220ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        2.152     2.825    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X65Y297        FDCE                                         r  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/s_axis_tready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y297        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.904 f  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/s_axis_tready_reg/Q
                         net (fo=5, routed)           0.320     3.224    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/out
    SLICE_X61Y298        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     3.349 r  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_2/O
                         net (fo=256, routed)         0.569     3.918    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[0]_0
    SLICE_X52Y278        LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.099     4.017 r  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[254]_INST_0/O
                         net (fo=1, routed)           2.232     6.249    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s03_axis_tdata[254]
    HSDAC_X0Y0           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DATA_DAC3[254]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        2.196     6.717    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s0_axis_aclk
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK3)
                                                      0.090     6.807 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FABRIC_CLK3
                         clock pessimism              0.308     7.115    
                         clock uncertainty           -0.035     7.079    
    HSDAC_X0Y0           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK3_DATA_DAC3[254])
                                                     -0.279     6.800    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac
  -------------------------------------------------------------------
                         required time                          6.800    
                         arrival time                          -6.249    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.554ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/s_axis_tready_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DATA_DAC3[238]
                            (rising edge-triggered cell HSDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        3.411ns  (logic 0.350ns (10.261%)  route 3.061ns (89.739%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.807ns = ( 6.807 - 4.000 ) 
    Source Clock Delay      (SCD):    2.825ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.152ns (routing 1.073ns, distribution 1.079ns)
  Clock Net Delay (Destination): 2.196ns (routing 0.976ns, distribution 1.220ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        2.152     2.825    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X65Y297        FDCE                                         r  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/s_axis_tready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y297        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.904 f  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/s_axis_tready_reg/Q
                         net (fo=5, routed)           0.320     3.224    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/out
    SLICE_X61Y298        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     3.349 r  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_2/O
                         net (fo=256, routed)         0.637     3.986    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[0]_0
    SLICE_X52Y277        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.146     4.132 r  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[238]_INST_0/O
                         net (fo=1, routed)           2.104     6.236    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s03_axis_tdata[238]
    HSDAC_X0Y0           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DATA_DAC3[238]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        2.196     6.717    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s0_axis_aclk
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK3)
                                                      0.090     6.807 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FABRIC_CLK3
                         clock pessimism              0.308     7.115    
                         clock uncertainty           -0.035     7.079    
    HSDAC_X0Y0           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK3_DATA_DAC3[238])
                                                     -0.289     6.790    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac
  -------------------------------------------------------------------
                         required time                          6.790    
                         arrival time                          -6.236    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.559ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DATA_DAC1[229]
                            (rising edge-triggered cell HSDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        3.365ns  (logic 0.266ns (7.905%)  route 3.099ns (92.095%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.808ns = ( 6.808 - 4.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.292ns (routing 1.073ns, distribution 1.219ns)
  Clock Net Delay (Destination): 2.196ns (routing 0.976ns, distribution 1.220ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        2.292     2.965    top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X81Y261        FDCE                                         r  top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y261        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.044 r  top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[0]/Q
                         net (fo=12, routed)          0.616     3.660    top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/state[0]
    SLICE_X76Y256        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     3.697 r  top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_1/O
                         net (fo=256, routed)         0.597     4.294    top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata_0_sn_1
    SLICE_X71Y250        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     4.444 r  top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[229]_INST_0/O
                         net (fo=1, routed)           1.886     6.330    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s01_axis_tdata[229]
    HSDAC_X0Y0           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DATA_DAC1[229]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        2.196     6.717    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s0_axis_aclk
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK1)
                                                      0.091     6.808 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FABRIC_CLK1
                         clock pessimism              0.320     7.128    
                         clock uncertainty           -0.035     7.092    
    HSDAC_X0Y0           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK1_DATA_DAC1[229])
                                                     -0.203     6.889    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac
  -------------------------------------------------------------------
                         required time                          6.889    
                         arrival time                          -6.330    
  -------------------------------------------------------------------
                         slack                                  0.559    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[220]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][220]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.059ns (44.697%)  route 0.073ns (55.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.761ns
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Net Delay (Source):      1.832ns (routing 0.976ns, distribution 0.856ns)
  Clock Net Delay (Destination): 2.088ns (routing 1.073ns, distribution 1.015ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.832     2.353    top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X50Y264        FDRE                                         r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[220]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y264        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     2.412 r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[220]/Q
                         net (fo=1, routed)           0.073     2.485    top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_n_0_[220]
    SLICE_X50Y263        FDRE                                         r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][220]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        2.088     2.761    top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X50Y263        FDRE                                         r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][220]/C
                         clock pessimism             -0.348     2.413    
    SLICE_X50Y263        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.475    top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][220]
  -------------------------------------------------------------------
                         required time                         -2.475    
                         arrival time                           2.485    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[124]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][124]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.059ns (44.697%)  route 0.073ns (55.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.771ns
    Source Clock Delay      (SCD):    2.363ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Net Delay (Source):      1.842ns (routing 0.976ns, distribution 0.866ns)
  Clock Net Delay (Destination): 2.098ns (routing 1.073ns, distribution 1.025ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.842     2.363    top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X43Y259        FDRE                                         r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[124]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y259        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.422 r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[124]/Q
                         net (fo=1, routed)           0.073     2.495    top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_n_0_[124]
    SLICE_X43Y258        FDRE                                         r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][124]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        2.098     2.771    top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X43Y258        FDRE                                         r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][124]/C
                         clock pessimism             -0.349     2.422    
    SLICE_X43Y258        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     2.484    top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][124]
  -------------------------------------------------------------------
                         required time                         -2.484    
                         arrival time                           2.495    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[58]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[57]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.059ns (29.798%)  route 0.139ns (70.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.902ns
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Net Delay (Source):      1.952ns (routing 0.976ns, distribution 0.976ns)
  Clock Net Delay (Destination): 2.229ns (routing 1.073ns, distribution 1.156ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.952     2.473    top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X74Y265        FDCE                                         r  top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y265        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.532 r  top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[58]/Q
                         net (fo=2, routed)           0.139     2.671    top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/sr_locking/locking_waveform[58]
    SLICE_X76Y265        FDCE                                         r  top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        2.229     2.902    top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X76Y265        FDCE                                         r  top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[57]/C
                         clock pessimism             -0.305     2.597    
    SLICE_X76Y265        FDCE (Hold_AFF2_SLICEM_C_D)
                                                      0.062     2.659    top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[57]
  -------------------------------------------------------------------
                         required time                         -2.659    
                         arrival time                           2.671    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[81]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][81]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.058ns (45.669%)  route 0.069ns (54.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.778ns
    Source Clock Delay      (SCD):    2.378ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Net Delay (Source):      1.857ns (routing 0.976ns, distribution 0.881ns)
  Clock Net Delay (Destination): 2.105ns (routing 1.073ns, distribution 1.032ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.857     2.378    top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X55Y253        FDRE                                         r  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y253        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     2.436 r  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[81]/Q
                         net (fo=1, routed)           0.069     2.505    top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_n_0_[81]
    SLICE_X55Y252        FDRE                                         r  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][81]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        2.105     2.778    top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X55Y252        FDRE                                         r  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][81]/C
                         clock pessimism             -0.347     2.431    
    SLICE_X55Y252        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     2.493    top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][81]
  -------------------------------------------------------------------
                         required time                         -2.493    
                         arrival time                           2.505    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[201]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][201]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.058ns (46.774%)  route 0.066ns (53.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.903ns
    Source Clock Delay      (SCD):    2.495ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Net Delay (Source):      1.974ns (routing 0.976ns, distribution 0.998ns)
  Clock Net Delay (Destination): 2.230ns (routing 1.073ns, distribution 1.157ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.974     2.495    top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X77Y255        FDRE                                         r  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[201]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y255        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     2.553 r  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[201]/Q
                         net (fo=1, routed)           0.066     2.619    top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_n_0_[201]
    SLICE_X77Y254        FDRE                                         r  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][201]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        2.230     2.903    top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X77Y254        FDRE                                         r  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][201]/C
                         clock pessimism             -0.358     2.545    
    SLICE_X77Y254        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     2.607    top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][201]
  -------------------------------------------------------------------
                         required time                         -2.607    
                         arrival time                           2.619    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[179]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][179]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.057ns (32.386%)  route 0.119ns (67.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.779ns
    Source Clock Delay      (SCD):    2.377ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Net Delay (Source):      1.856ns (routing 0.976ns, distribution 0.880ns)
  Clock Net Delay (Destination): 2.106ns (routing 1.073ns, distribution 1.033ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.856     2.377    top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X60Y240        FDRE                                         r  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[179]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y240        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     2.434 r  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[179]/Q
                         net (fo=1, routed)           0.119     2.553    top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_n_0_[179]
    SLICE_X58Y241        FDRE                                         r  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][179]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        2.106     2.779    top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X58Y241        FDRE                                         r  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][179]/C
                         clock pessimism             -0.298     2.481    
    SLICE_X58Y241        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.060     2.541    top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][179]
  -------------------------------------------------------------------
                         required time                         -2.541    
                         arrival time                           2.553    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[172]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[171]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.061ns (48.413%)  route 0.065ns (51.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.753ns
    Source Clock Delay      (SCD):    2.354ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Net Delay (Source):      1.833ns (routing 0.976ns, distribution 0.857ns)
  Clock Net Delay (Destination): 2.080ns (routing 1.073ns, distribution 1.007ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.833     2.354    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X49Y266        FDCE                                         r  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[172]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y266        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.415 r  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[172]/Q
                         net (fo=2, routed)           0.065     2.480    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/locking_waveform[172]
    SLICE_X49Y267        FDCE                                         r  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[171]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        2.080     2.753    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X49Y267        FDCE                                         r  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[171]/C
                         clock pessimism             -0.348     2.405    
    SLICE_X49Y267        FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.467    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[171]
  -------------------------------------------------------------------
                         required time                         -2.467    
                         arrival time                           2.480    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[246]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[245]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.058ns (46.400%)  route 0.067ns (53.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.754ns
    Source Clock Delay      (SCD):    2.358ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Net Delay (Source):      1.837ns (routing 0.976ns, distribution 0.861ns)
  Clock Net Delay (Destination): 2.081ns (routing 1.073ns, distribution 1.008ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.837     2.358    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X55Y279        FDCE                                         r  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[246]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y279        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     2.416 r  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[246]/Q
                         net (fo=2, routed)           0.067     2.483    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/locking_waveform[246]
    SLICE_X55Y278        FDCE                                         r  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[245]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        2.081     2.754    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X55Y278        FDCE                                         r  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[245]/C
                         clock pessimism             -0.346     2.408    
    SLICE_X55Y278        FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.470    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[245]
  -------------------------------------------------------------------
                         required time                         -2.470    
                         arrival time                           2.483    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[153]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][153]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.058ns (34.940%)  route 0.108ns (65.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.777ns
    Source Clock Delay      (SCD):    2.388ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Net Delay (Source):      1.867ns (routing 0.976ns, distribution 0.891ns)
  Clock Net Delay (Destination): 2.104ns (routing 1.073ns, distribution 1.031ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.867     2.388    top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X56Y241        FDRE                                         r  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[153]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y241        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     2.446 r  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[153]/Q
                         net (fo=1, routed)           0.108     2.554    top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_n_0_[153]
    SLICE_X55Y240        FDRE                                         r  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][153]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        2.104     2.777    top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X55Y240        FDRE                                         r  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][153]/C
                         clock pessimism             -0.298     2.479    
    SLICE_X55Y240        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     2.541    top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][153]
  -------------------------------------------------------------------
                         required time                         -2.541    
                         arrival time                           2.554    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[201]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[200]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.058ns (36.478%)  route 0.101ns (63.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.757ns
    Source Clock Delay      (SCD):    2.375ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Net Delay (Source):      1.854ns (routing 0.976ns, distribution 0.878ns)
  Clock Net Delay (Destination): 2.084ns (routing 1.073ns, distribution 1.011ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.854     2.375    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X51Y243        FDCE                                         r  top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[201]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y243        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     2.433 r  top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[201]/Q
                         net (fo=2, routed)           0.101     2.534    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/Q[201]
    SLICE_X52Y243        FDCE                                         r  top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[200]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        2.084     2.757    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X52Y243        FDCE                                         r  top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[200]/C
                         clock pessimism             -0.298     2.459    
    SLICE_X52Y243        FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.521    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[200]
  -------------------------------------------------------------------
                         required time                         -2.521    
                         arrival time                           2.534    
  -------------------------------------------------------------------
                         slack                                  0.013    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         RFDAC0_CLK
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y28  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y31  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y35  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y25  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y23  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y20  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y21  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y22  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y12  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y24  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
Low Pulse Width   Fast    HSDAC/CLK_DAC     n/a            0.800         2.000       1.200      HSDAC_X0Y0     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
Low Pulse Width   Slow    HSDAC/CLK_DAC     n/a            0.800         2.000       1.200      HSDAC_X0Y0     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
Low Pulse Width   Slow    HSDAC/FABRIC_CLK  n/a            0.800         2.000       1.200      HSDAC_X0Y0     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/FABRIC_CLK
Low Pulse Width   Fast    HSDAC/FABRIC_CLK  n/a            0.800         2.000       1.200      HSDAC_X0Y0     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/FABRIC_CLK
Low Pulse Width   Slow    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y12  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
Low Pulse Width   Slow    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y16  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2/CLK
Low Pulse Width   Fast    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y24  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
Low Pulse Width   Slow    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y28  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
Low Pulse Width   Slow    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y25  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3/CLK
Low Pulse Width   Fast    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y20  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK
High Pulse Width  Slow    HSDAC/CLK_DAC     n/a            0.800         2.000       1.200      HSDAC_X0Y0     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
High Pulse Width  Slow    HSDAC/FABRIC_CLK  n/a            0.800         2.000       1.200      HSDAC_X0Y0     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/FABRIC_CLK
High Pulse Width  Fast    HSDAC/FABRIC_CLK  n/a            0.800         2.000       1.200      HSDAC_X0Y0     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/FABRIC_CLK
High Pulse Width  Fast    HSDAC/CLK_DAC     n/a            0.800         2.000       1.200      HSDAC_X0Y0     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
High Pulse Width  Fast    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y31  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK
High Pulse Width  Fast    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y23  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
High Pulse Width  Fast    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y19  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK
High Pulse Width  Fast    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y17  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2/CLK
High Pulse Width  Fast    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y13  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3/CLK
High Pulse Width  Slow    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y28  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK



---------------------------------------------------------------------------------------------------
From Clock:  RFDAC1_CLK
  To Clock:  RFDAC1_CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.415ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.415ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DATA_DAC2[81]
                            (rising edge-triggered cell HSDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        3.663ns  (logic 0.327ns (8.927%)  route 3.336ns (91.073%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 6.744 - 4.000 ) 
    Source Clock Delay      (SCD):    2.716ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.043ns (routing 1.006ns, distribution 1.037ns)
  Clock Net Delay (Destination): 2.137ns (routing 0.919ns, distribution 1.218ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        2.043     2.716    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X54Y371        FDRE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y371        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.792 f  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/Q
                         net (fo=259, routed)         0.213     3.005    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/m_axis_tdata[4]
    SLICE_X54Y374        LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.101     3.106 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_1/O
                         net (fo=256, routed)         0.770     3.876    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata_0_sn_1
    SLICE_X42Y359        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     4.026 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[81]_INST_0/O
                         net (fo=1, routed)           2.353     6.379    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s12_axis_tdata[81]
    HSDAC_X0Y1           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DATA_DAC2[81]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        2.137     6.658    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s1_axis_aclk
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK2)
                                                      0.086     6.744 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FABRIC_CLK2
                         clock pessimism              0.239     6.983    
                         clock uncertainty           -0.035     6.948    
    HSDAC_X0Y1           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK2_DATA_DAC2[81])
                                                     -0.154     6.794    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac
  -------------------------------------------------------------------
                         required time                          6.794    
                         arrival time                          -6.379    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.446ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DATA_DAC2[76]
                            (rising edge-triggered cell HSDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        3.634ns  (logic 0.216ns (5.944%)  route 3.418ns (94.056%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 6.744 - 4.000 ) 
    Source Clock Delay      (SCD):    2.716ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.043ns (routing 1.006ns, distribution 1.037ns)
  Clock Net Delay (Destination): 2.137ns (routing 0.919ns, distribution 1.218ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        2.043     2.716    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X54Y371        FDRE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y371        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.792 f  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/Q
                         net (fo=259, routed)         0.213     3.005    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/m_axis_tdata[4]
    SLICE_X54Y374        LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.101     3.106 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_1/O
                         net (fo=256, routed)         0.802     3.908    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata_0_sn_1
    SLICE_X42Y357        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     3.947 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[76]_INST_0/O
                         net (fo=1, routed)           2.403     6.350    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s12_axis_tdata[76]
    HSDAC_X0Y1           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DATA_DAC2[76]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        2.137     6.658    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s1_axis_aclk
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK2)
                                                      0.086     6.744 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FABRIC_CLK2
                         clock pessimism              0.239     6.983    
                         clock uncertainty           -0.035     6.948    
    HSDAC_X0Y1           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK2_DATA_DAC2[76])
                                                     -0.152     6.796    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac
  -------------------------------------------------------------------
                         required time                          6.796    
                         arrival time                          -6.350    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.482ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/s_axis_tready_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DATA_DAC0[64]
                            (rising edge-triggered cell HSDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        3.495ns  (logic 0.239ns (6.838%)  route 3.256ns (93.162%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.755ns = ( 6.755 - 4.000 ) 
    Source Clock Delay      (SCD):    2.781ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.108ns (routing 1.006ns, distribution 1.102ns)
  Clock Net Delay (Destination): 2.137ns (routing 0.919ns, distribution 1.218ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        2.108     2.781    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X72Y321        FDCE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/s_axis_tready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y321        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.859 f  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/s_axis_tready_reg/Q
                         net (fo=5, routed)           0.227     3.086    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/out
    SLICE_X70Y322        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     3.211 r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_2/O
                         net (fo=256, routed)         0.696     3.907    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[0]_0
    SLICE_X58Y335        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.036     3.943 r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[64]_INST_0/O
                         net (fo=1, routed)           2.333     6.276    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s10_axis_tdata[64]
    HSDAC_X0Y1           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DATA_DAC0[64]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        2.137     6.658    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s1_axis_aclk
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.097     6.755 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FABRIC_CLK0
                         clock pessimism              0.297     7.052    
                         clock uncertainty           -0.035     7.017    
    HSDAC_X0Y1           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK0_DATA_DAC0[64])
                                                     -0.259     6.758    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac
  -------------------------------------------------------------------
                         required time                          6.758    
                         arrival time                          -6.276    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.505ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DATA_DAC2[79]
                            (rising edge-triggered cell HSDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        3.572ns  (logic 0.216ns (6.047%)  route 3.356ns (93.953%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 6.744 - 4.000 ) 
    Source Clock Delay      (SCD):    2.716ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.043ns (routing 1.006ns, distribution 1.037ns)
  Clock Net Delay (Destination): 2.137ns (routing 0.919ns, distribution 1.218ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        2.043     2.716    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X54Y371        FDRE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y371        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.792 f  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/Q
                         net (fo=259, routed)         0.213     3.005    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/m_axis_tdata[4]
    SLICE_X54Y374        LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.101     3.106 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_1/O
                         net (fo=256, routed)         0.797     3.903    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata_0_sn_1
    SLICE_X42Y360        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     3.942 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[79]_INST_0/O
                         net (fo=1, routed)           2.346     6.288    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s12_axis_tdata[79]
    HSDAC_X0Y1           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DATA_DAC2[79]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        2.137     6.658    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s1_axis_aclk
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK2)
                                                      0.086     6.744 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FABRIC_CLK2
                         clock pessimism              0.239     6.983    
                         clock uncertainty           -0.035     6.948    
    HSDAC_X0Y1           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK2_DATA_DAC2[79])
                                                     -0.155     6.793    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac
  -------------------------------------------------------------------
                         required time                          6.793    
                         arrival time                          -6.288    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.508ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DATA_DAC2[136]
                            (rising edge-triggered cell HSDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        3.573ns  (logic 0.327ns (9.152%)  route 3.246ns (90.848%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 6.744 - 4.000 ) 
    Source Clock Delay      (SCD):    2.716ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.043ns (routing 1.006ns, distribution 1.037ns)
  Clock Net Delay (Destination): 2.137ns (routing 0.919ns, distribution 1.218ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        2.043     2.716    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X54Y371        FDRE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y371        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.792 f  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/Q
                         net (fo=259, routed)         0.213     3.005    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/m_axis_tdata[4]
    SLICE_X54Y374        LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.101     3.106 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_1/O
                         net (fo=256, routed)         0.829     3.935    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata_0_sn_1
    SLICE_X40Y361        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     4.085 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[136]_INST_0/O
                         net (fo=1, routed)           2.204     6.289    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s12_axis_tdata[136]
    HSDAC_X0Y1           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DATA_DAC2[136]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        2.137     6.658    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s1_axis_aclk
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK2)
                                                      0.086     6.744 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FABRIC_CLK2
                         clock pessimism              0.239     6.983    
                         clock uncertainty           -0.035     6.948    
    HSDAC_X0Y1           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK2_DATA_DAC2[136])
                                                     -0.151     6.797    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac
  -------------------------------------------------------------------
                         required time                          6.797    
                         arrival time                          -6.289    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.520ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DATA_DAC2[73]
                            (rising edge-triggered cell HSDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        3.539ns  (logic 0.230ns (6.499%)  route 3.309ns (93.501%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 6.744 - 4.000 ) 
    Source Clock Delay      (SCD):    2.716ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.043ns (routing 1.006ns, distribution 1.037ns)
  Clock Net Delay (Destination): 2.137ns (routing 0.919ns, distribution 1.218ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        2.043     2.716    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X54Y371        FDRE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y371        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.792 f  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/Q
                         net (fo=259, routed)         0.213     3.005    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/m_axis_tdata[4]
    SLICE_X54Y374        LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.101     3.106 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_1/O
                         net (fo=256, routed)         0.663     3.769    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata_0_sn_1
    SLICE_X41Y359        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     3.822 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[73]_INST_0/O
                         net (fo=1, routed)           2.433     6.255    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s12_axis_tdata[73]
    HSDAC_X0Y1           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DATA_DAC2[73]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        2.137     6.658    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s1_axis_aclk
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK2)
                                                      0.086     6.744 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FABRIC_CLK2
                         clock pessimism              0.239     6.983    
                         clock uncertainty           -0.035     6.948    
    HSDAC_X0Y1           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK2_DATA_DAC2[73])
                                                     -0.173     6.775    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac
  -------------------------------------------------------------------
                         required time                          6.775    
                         arrival time                          -6.255    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.523ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DATA_DAC2[82]
                            (rising edge-triggered cell HSDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        3.545ns  (logic 0.228ns (6.432%)  route 3.317ns (93.568%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 6.744 - 4.000 ) 
    Source Clock Delay      (SCD):    2.716ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.043ns (routing 1.006ns, distribution 1.037ns)
  Clock Net Delay (Destination): 2.137ns (routing 0.919ns, distribution 1.218ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        2.043     2.716    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X54Y371        FDRE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y371        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.792 f  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/Q
                         net (fo=259, routed)         0.213     3.005    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/m_axis_tdata[4]
    SLICE_X54Y374        LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.101     3.106 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_1/O
                         net (fo=256, routed)         0.844     3.950    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata_0_sn_1
    SLICE_X42Y359        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     4.001 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[82]_INST_0/O
                         net (fo=1, routed)           2.260     6.261    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s12_axis_tdata[82]
    HSDAC_X0Y1           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DATA_DAC2[82]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        2.137     6.658    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s1_axis_aclk
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK2)
                                                      0.086     6.744 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FABRIC_CLK2
                         clock pessimism              0.239     6.983    
                         clock uncertainty           -0.035     6.948    
    HSDAC_X0Y1           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK2_DATA_DAC2[82])
                                                     -0.164     6.784    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac
  -------------------------------------------------------------------
                         required time                          6.784    
                         arrival time                          -6.261    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.539ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DATA_DAC0[8]
                            (rising edge-triggered cell HSDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        3.378ns  (logic 0.326ns (9.651%)  route 3.052ns (90.349%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.755ns = ( 6.755 - 4.000 ) 
    Source Clock Delay      (SCD):    2.775ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.102ns (routing 1.006ns, distribution 1.096ns)
  Clock Net Delay (Destination): 2.137ns (routing 0.919ns, distribution 1.218ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        2.102     2.775    top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X70Y321        FDRE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y321        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.854 f  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/Q
                         net (fo=259, routed)         0.281     3.135    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/m_axis_tdata[4]
    SLICE_X68Y326        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     3.258 r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_3/O
                         net (fo=256, routed)         0.545     3.803    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[0]_1
    SLICE_X59Y333        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124     3.927 r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[8]_INST_0/O
                         net (fo=1, routed)           2.226     6.153    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s10_axis_tdata[8]
    HSDAC_X0Y1           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DATA_DAC0[8]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        2.137     6.658    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s1_axis_aclk
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.097     6.755 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FABRIC_CLK0
                         clock pessimism              0.297     7.052    
                         clock uncertainty           -0.035     7.017    
    HSDAC_X0Y1           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK0_DATA_DAC0[8])
                                                     -0.325     6.692    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac
  -------------------------------------------------------------------
                         required time                          6.692    
                         arrival time                          -6.153    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.542ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DATA_DAC2[94]
                            (rising edge-triggered cell HSDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        3.528ns  (logic 0.273ns (7.738%)  route 3.255ns (92.262%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 6.744 - 4.000 ) 
    Source Clock Delay      (SCD):    2.716ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.043ns (routing 1.006ns, distribution 1.037ns)
  Clock Net Delay (Destination): 2.137ns (routing 0.919ns, distribution 1.218ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        2.043     2.716    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X54Y371        FDRE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y371        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.792 f  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/Q
                         net (fo=259, routed)         0.213     3.005    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/m_axis_tdata[4]
    SLICE_X54Y374        LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.101     3.106 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_1/O
                         net (fo=256, routed)         0.805     3.911    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata_0_sn_1
    SLICE_X40Y360        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096     4.007 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[94]_INST_0/O
                         net (fo=1, routed)           2.237     6.244    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s12_axis_tdata[94]
    HSDAC_X0Y1           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DATA_DAC2[94]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        2.137     6.658    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s1_axis_aclk
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK2)
                                                      0.086     6.744 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FABRIC_CLK2
                         clock pessimism              0.239     6.983    
                         clock uncertainty           -0.035     6.948    
    HSDAC_X0Y1           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK2_DATA_DAC2[94])
                                                     -0.162     6.786    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac
  -------------------------------------------------------------------
                         required time                          6.786    
                         arrival time                          -6.244    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.552ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DATA_DAC2[65]
                            (rising edge-triggered cell HSDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        3.488ns  (logic 0.227ns (6.508%)  route 3.261ns (93.492%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 6.744 - 4.000 ) 
    Source Clock Delay      (SCD):    2.716ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.043ns (routing 1.006ns, distribution 1.037ns)
  Clock Net Delay (Destination): 2.137ns (routing 0.919ns, distribution 1.218ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        2.043     2.716    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X54Y371        FDRE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y371        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.792 f  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/Q
                         net (fo=259, routed)         0.213     3.005    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/m_axis_tdata[4]
    SLICE_X54Y374        LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.101     3.106 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_1/O
                         net (fo=256, routed)         0.520     3.626    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata_0_sn_1
    SLICE_X43Y376        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050     3.676 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[65]_INST_0/O
                         net (fo=1, routed)           2.528     6.204    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s12_axis_tdata[65]
    HSDAC_X0Y1           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DATA_DAC2[65]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        2.137     6.658    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s1_axis_aclk
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK2)
                                                      0.086     6.744 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FABRIC_CLK2
                         clock pessimism              0.239     6.983    
                         clock uncertainty           -0.035     6.948    
    HSDAC_X0Y1           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK2_DATA_DAC2[65])
                                                     -0.192     6.756    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac
  -------------------------------------------------------------------
                         required time                          6.756    
                         arrival time                          -6.204    
  -------------------------------------------------------------------
                         slack                                  0.552    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[73]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[72]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.061ns (23.282%)  route 0.201ns (76.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.760ns
    Source Clock Delay      (SCD):    2.330ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Net Delay (Source):      1.809ns (routing 0.919ns, distribution 0.890ns)
  Clock Net Delay (Destination): 2.087ns (routing 1.006ns, distribution 1.081ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        1.809     2.330    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X41Y359        FDCE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y359        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     2.391 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[73]/Q
                         net (fo=2, routed)           0.201     2.592    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_locking/locking_waveform[73]
    SLICE_X41Y360        FDCE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        2.087     2.760    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X41Y360        FDCE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[72]/C
                         clock pessimism             -0.239     2.521    
    SLICE_X41Y360        FDCE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     2.582    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[72]
  -------------------------------------------------------------------
                         required time                         -2.582    
                         arrival time                           2.592    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[122]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][122]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.059ns (46.457%)  route 0.068ns (53.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.775ns
    Source Clock Delay      (SCD):    2.376ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Net Delay (Source):      1.855ns (routing 0.919ns, distribution 0.936ns)
  Clock Net Delay (Destination): 2.102ns (routing 1.006ns, distribution 1.096ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        1.855     2.376    top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X68Y336        FDRE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[122]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y336        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     2.435 r  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[122]/Q
                         net (fo=1, routed)           0.068     2.503    top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_n_0_[122]
    SLICE_X68Y337        FDRE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][122]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        2.102     2.775    top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X68Y337        FDRE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][122]/C
                         clock pessimism             -0.345     2.430    
    SLICE_X68Y337        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     2.492    top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][122]
  -------------------------------------------------------------------
                         required time                         -2.492    
                         arrival time                           2.503    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[104]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[103]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.059ns (36.420%)  route 0.103ns (63.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.774ns
    Source Clock Delay      (SCD):    2.387ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Net Delay (Source):      1.866ns (routing 0.919ns, distribution 0.947ns)
  Clock Net Delay (Destination): 2.101ns (routing 1.006ns, distribution 1.095ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        1.866     2.387    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X64Y296        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[104]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y296        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     2.446 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[104]/Q
                         net (fo=2, routed)           0.103     2.549    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/locking_waveform[104]
    SLICE_X65Y296        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[103]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        2.101     2.774    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X65Y296        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[103]/C
                         clock pessimism             -0.298     2.476    
    SLICE_X65Y296        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     2.538    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[103]
  -------------------------------------------------------------------
                         required time                         -2.538    
                         arrival time                           2.549    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[218]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[217]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.058ns (45.312%)  route 0.070ns (54.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.739ns
    Source Clock Delay      (SCD):    2.341ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Net Delay (Source):      1.820ns (routing 0.919ns, distribution 0.901ns)
  Clock Net Delay (Destination): 2.066ns (routing 1.006ns, distribution 1.060ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        1.820     2.341    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X47Y383        FDCE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[218]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y383        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     2.399 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[218]/Q
                         net (fo=2, routed)           0.070     2.469    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_locking/locking_waveform[218]
    SLICE_X47Y382        FDCE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[217]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        2.066     2.739    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X47Y382        FDCE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[217]/C
                         clock pessimism             -0.344     2.395    
    SLICE_X47Y382        FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     2.457    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[217]
  -------------------------------------------------------------------
                         required time                         -2.457    
                         arrival time                           2.469    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[209]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][209]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.058ns (39.726%)  route 0.088ns (60.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.764ns
    Source Clock Delay      (SCD):    2.397ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Net Delay (Source):      1.876ns (routing 0.919ns, distribution 0.957ns)
  Clock Net Delay (Destination): 2.091ns (routing 1.006ns, distribution 1.085ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        1.876     2.397    top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X67Y344        FDRE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[209]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y344        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     2.455 r  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[209]/Q
                         net (fo=1, routed)           0.088     2.543    top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_n_0_[209]
    SLICE_X66Y344        FDRE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][209]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        2.091     2.764    top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X66Y344        FDRE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][209]/C
                         clock pessimism             -0.295     2.469    
    SLICE_X66Y344        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.062     2.531    top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][209]
  -------------------------------------------------------------------
                         required time                         -2.531    
                         arrival time                           2.543    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[135]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[134]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.060ns (34.682%)  route 0.113ns (65.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.775ns
    Source Clock Delay      (SCD):    2.378ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Net Delay (Source):      1.857ns (routing 0.919ns, distribution 0.938ns)
  Clock Net Delay (Destination): 2.102ns (routing 1.006ns, distribution 1.096ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        1.857     2.378    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X62Y296        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[135]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y296        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.060     2.438 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[135]/Q
                         net (fo=2, routed)           0.113     2.551    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/locking_waveform[135]
    SLICE_X63Y296        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[134]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        2.102     2.775    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X63Y296        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[134]/C
                         clock pessimism             -0.298     2.477    
    SLICE_X63Y296        FDCE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     2.539    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[134]
  -------------------------------------------------------------------
                         required time                         -2.539    
                         arrival time                           2.551    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[223]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][223]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.061ns (34.270%)  route 0.117ns (65.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.687ns
    Source Clock Delay      (SCD):    2.295ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Net Delay (Source):      1.774ns (routing 0.919ns, distribution 0.855ns)
  Clock Net Delay (Destination): 2.014ns (routing 1.006ns, distribution 1.008ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        1.774     2.295    top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X60Y326        FDRE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[223]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y326        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     2.356 r  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[223]/Q
                         net (fo=1, routed)           0.117     2.473    top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_n_0_[223]
    SLICE_X59Y324        FDRE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][223]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        2.014     2.687    top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X59Y324        FDRE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][223]/C
                         clock pessimism             -0.288     2.399    
    SLICE_X59Y324        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     2.461    top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][223]
  -------------------------------------------------------------------
                         required time                         -2.461    
                         arrival time                           2.473    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[56]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[55]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.061ns (37.195%)  route 0.103ns (62.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.723ns
    Source Clock Delay      (SCD):    2.341ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Net Delay (Source):      1.820ns (routing 0.919ns, distribution 0.901ns)
  Clock Net Delay (Destination): 2.050ns (routing 1.006ns, distribution 1.044ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        1.820     2.341    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X47Y378        FDCE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y378        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.402 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[56]/Q
                         net (fo=2, routed)           0.103     2.505    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_locking/locking_waveform[56]
    SLICE_X49Y376        FDCE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        2.050     2.723    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X49Y376        FDCE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[55]/C
                         clock pessimism             -0.293     2.430    
    SLICE_X49Y376        FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     2.492    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[55]
  -------------------------------------------------------------------
                         required time                         -2.492    
                         arrival time                           2.505    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[212]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[211]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.060ns (26.316%)  route 0.168ns (73.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.729ns
    Source Clock Delay      (SCD):    2.285ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Net Delay (Source):      1.764ns (routing 0.919ns, distribution 0.845ns)
  Clock Net Delay (Destination): 2.056ns (routing 1.006ns, distribution 1.050ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        1.764     2.285    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X60Y336        FDCE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[212]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y336        FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.060     2.345 r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[212]/Q
                         net (fo=2, routed)           0.168     2.513    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_locking/locking_waveform[212]
    SLICE_X64Y337        FDCE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[211]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        2.056     2.729    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X64Y337        FDCE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[211]/C
                         clock pessimism             -0.291     2.438    
    SLICE_X64Y337        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.500    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[211]
  -------------------------------------------------------------------
                         required time                         -2.500    
                         arrival time                           2.513    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[132]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][132]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.058ns (46.032%)  route 0.068ns (53.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.718ns
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Net Delay (Source):      1.808ns (routing 0.919ns, distribution 0.889ns)
  Clock Net Delay (Destination): 2.045ns (routing 1.006ns, distribution 1.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        1.808     2.329    top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X59Y292        FDRE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[132]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y292        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     2.387 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[132]/Q
                         net (fo=1, routed)           0.068     2.455    top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_n_0_[132]
    SLICE_X59Y291        FDRE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][132]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        2.045     2.718    top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X59Y291        FDRE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][132]/C
                         clock pessimism             -0.339     2.379    
    SLICE_X59Y291        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     2.441    top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][132]
  -------------------------------------------------------------------
                         required time                         -2.441    
                         arrival time                           2.455    
  -------------------------------------------------------------------
                         slack                                  0.014    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         RFDAC1_CLK
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y42  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y43  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y38  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y34  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y36  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y37  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y39  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y52  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y48  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y51  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2/CLK
Low Pulse Width   Fast    HSDAC/CLK_DAC     n/a            0.800         2.000       1.200      HSDAC_X0Y1     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
Low Pulse Width   Slow    HSDAC/FABRIC_CLK  n/a            0.800         2.000       1.200      HSDAC_X0Y1     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/FABRIC_CLK
Low Pulse Width   Fast    HSDAC/FABRIC_CLK  n/a            0.800         2.000       1.200      HSDAC_X0Y1     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/FABRIC_CLK
Low Pulse Width   Slow    HSDAC/CLK_DAC     n/a            0.800         2.000       1.200      HSDAC_X0Y1     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
Low Pulse Width   Slow    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y37  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2/CLK
Low Pulse Width   Slow    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y52  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
Low Pulse Width   Fast    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y41  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
Low Pulse Width   Slow    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y42  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK
Low Pulse Width   Fast    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y38  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3/CLK
Low Pulse Width   Slow    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y34  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
High Pulse Width  Slow    HSDAC/CLK_DAC     n/a            0.800         2.000       1.200      HSDAC_X0Y1     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
High Pulse Width  Slow    HSDAC/FABRIC_CLK  n/a            0.800         2.000       1.200      HSDAC_X0Y1     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/FABRIC_CLK
High Pulse Width  Fast    HSDAC/CLK_DAC     n/a            0.800         2.000       1.200      HSDAC_X0Y1     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
High Pulse Width  Fast    HSDAC/FABRIC_CLK  n/a            0.800         2.000       1.200      HSDAC_X0Y1     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/FABRIC_CLK
High Pulse Width  Slow    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y42  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK
High Pulse Width  Fast    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y42  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK
High Pulse Width  Slow    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y43  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2/CLK
High Pulse Width  Fast    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y43  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2/CLK
High Pulse Width  Slow    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y38  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3/CLK
High Pulse Width  Slow    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y34  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK



---------------------------------------------------------------------------------------------------
From Clock:  RFDAC2_CLK
  To Clock:  RFDAC2_CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.413ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.413ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/DATA_DAC1[35]
                            (rising edge-triggered cell HSDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        3.725ns  (logic 0.255ns (6.846%)  route 3.470ns (93.154%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.208ns = ( 7.208 - 4.000 ) 
    Source Clock Delay      (SCD):    3.192ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.519ns (routing 1.479ns, distribution 1.040ns)
  Clock Net Delay (Destination): 2.596ns (routing 1.345ns, distribution 1.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.519     3.192    top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X44Y384        FDRE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y384        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.271 f  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/Q
                         net (fo=259, routed)         0.325     3.596    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/m_axis_tdata[4]
    SLICE_X41Y383        LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053     3.649 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_1/O
                         net (fo=256, routed)         0.826     4.475    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata_0_sn_1
    SLICE_X36Y378        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     4.598 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[35]_INST_0/O
                         net (fo=1, routed)           2.319     6.917    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s21_axis_tdata[35]
    HSDAC_X0Y2           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/DATA_DAC1[35]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.596     7.117    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s2_axis_aclk
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK1)
                                                      0.091     7.208 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FABRIC_CLK1
                         clock pessimism              0.342     7.550    
                         clock uncertainty           -0.035     7.514    
    HSDAC_X0Y2           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK1_DATA_DAC1[35])
                                                     -0.184     7.330    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac
  -------------------------------------------------------------------
                         required time                          7.330    
                         arrival time                          -6.917    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.415ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/DATA_DAC1[4]
                            (rising edge-triggered cell HSDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        3.724ns  (logic 0.171ns (4.592%)  route 3.553ns (95.408%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.208ns = ( 7.208 - 4.000 ) 
    Source Clock Delay      (SCD):    3.192ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.519ns (routing 1.479ns, distribution 1.040ns)
  Clock Net Delay (Destination): 2.596ns (routing 1.345ns, distribution 1.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.519     3.192    top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X44Y384        FDRE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y384        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.271 f  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/Q
                         net (fo=259, routed)         0.325     3.596    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/m_axis_tdata[4]
    SLICE_X41Y383        LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053     3.649 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_1/O
                         net (fo=256, routed)         0.862     4.511    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata_0_sn_1
    SLICE_X37Y376        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     4.550 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[4]_INST_0/O
                         net (fo=1, routed)           2.366     6.916    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s21_axis_tdata[4]
    HSDAC_X0Y2           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/DATA_DAC1[4]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.596     7.117    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s2_axis_aclk
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK1)
                                                      0.091     7.208 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FABRIC_CLK1
                         clock pessimism              0.342     7.550    
                         clock uncertainty           -0.035     7.514    
    HSDAC_X0Y2           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK1_DATA_DAC1[4])
                                                     -0.183     7.331    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac
  -------------------------------------------------------------------
                         required time                          7.331    
                         arrival time                          -6.916    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.424ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/DATA_DAC2[105]
                            (rising edge-triggered cell HSDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        3.618ns  (logic 0.299ns (8.264%)  route 3.319ns (91.736%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.203ns = ( 7.203 - 4.000 ) 
    Source Clock Delay      (SCD):    3.248ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.575ns (routing 1.479ns, distribution 1.096ns)
  Clock Net Delay (Destination): 2.596ns (routing 1.345ns, distribution 1.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.575     3.248    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X65Y353        FDRE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y353        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.327 f  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/Q
                         net (fo=259, routed)         0.170     3.497    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/m_axis_tdata[4]
    SLICE_X65Y350        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.097     3.594 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_1/O
                         net (fo=256, routed)         0.633     4.227    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata_0_sn_1
    SLICE_X52Y339        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     4.350 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[105]_INST_0/O
                         net (fo=1, routed)           2.516     6.866    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s22_axis_tdata[105]
    HSDAC_X0Y2           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/DATA_DAC2[105]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.596     7.117    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s2_axis_aclk
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK2)
                                                      0.086     7.203 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FABRIC_CLK2
                         clock pessimism              0.286     7.489    
                         clock uncertainty           -0.035     7.454    
    HSDAC_X0Y2           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK2_DATA_DAC2[105])
                                                     -0.164     7.290    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac
  -------------------------------------------------------------------
                         required time                          7.290    
                         arrival time                          -6.866    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.437ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/DATA_DAC1[36]
                            (rising edge-triggered cell HSDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        3.716ns  (logic 0.183ns (4.925%)  route 3.533ns (95.075%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.208ns = ( 7.208 - 4.000 ) 
    Source Clock Delay      (SCD):    3.192ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.519ns (routing 1.479ns, distribution 1.040ns)
  Clock Net Delay (Destination): 2.596ns (routing 1.345ns, distribution 1.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.519     3.192    top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X44Y384        FDRE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y384        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.271 f  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/Q
                         net (fo=259, routed)         0.325     3.596    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/m_axis_tdata[4]
    SLICE_X41Y383        LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053     3.649 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_1/O
                         net (fo=256, routed)         0.855     4.504    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata_0_sn_1
    SLICE_X36Y377        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     4.555 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[36]_INST_0/O
                         net (fo=1, routed)           2.353     6.908    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s21_axis_tdata[36]
    HSDAC_X0Y2           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/DATA_DAC1[36]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.596     7.117    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s2_axis_aclk
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK1)
                                                      0.091     7.208 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FABRIC_CLK1
                         clock pessimism              0.342     7.550    
                         clock uncertainty           -0.035     7.514    
    HSDAC_X0Y2           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK1_DATA_DAC1[36])
                                                     -0.169     7.345    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac
  -------------------------------------------------------------------
                         required time                          7.345    
                         arrival time                          -6.908    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.451ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/DATA_DAC1[2]
                            (rising edge-triggered cell HSDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        3.697ns  (logic 0.290ns (7.844%)  route 3.407ns (92.156%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.208ns = ( 7.208 - 4.000 ) 
    Source Clock Delay      (SCD):    3.209ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.536ns (routing 1.479ns, distribution 1.057ns)
  Clock Net Delay (Destination): 2.596ns (routing 1.345ns, distribution 1.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.536     3.209    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X40Y385        FDCE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y385        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     3.288 f  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/Q
                         net (fo=46, routed)          0.277     3.565    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/state[2]
    SLICE_X42Y384        LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.123     3.688 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_2/O
                         net (fo=256, routed)         0.837     4.525    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[0]_0
    SLICE_X37Y375        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.088     4.613 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[2]_INST_0/O
                         net (fo=1, routed)           2.293     6.906    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s21_axis_tdata[2]
    HSDAC_X0Y2           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/DATA_DAC1[2]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.596     7.117    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s2_axis_aclk
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK1)
                                                      0.091     7.208 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FABRIC_CLK1
                         clock pessimism              0.342     7.550    
                         clock uncertainty           -0.035     7.514    
    HSDAC_X0Y2           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK1_DATA_DAC1[2])
                                                     -0.157     7.357    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac
  -------------------------------------------------------------------
                         required time                          7.357    
                         arrival time                          -6.906    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.456ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/DATA_DAC1[38]
                            (rising edge-triggered cell HSDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        3.688ns  (logic 0.221ns (5.992%)  route 3.467ns (94.008%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.208ns = ( 7.208 - 4.000 ) 
    Source Clock Delay      (SCD):    3.192ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.519ns (routing 1.479ns, distribution 1.040ns)
  Clock Net Delay (Destination): 2.596ns (routing 1.345ns, distribution 1.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.519     3.192    top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X44Y384        FDRE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y384        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.271 f  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/Q
                         net (fo=259, routed)         0.325     3.596    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/m_axis_tdata[4]
    SLICE_X41Y383        LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053     3.649 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_1/O
                         net (fo=256, routed)         0.847     4.496    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata_0_sn_1
    SLICE_X36Y377        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     4.585 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[38]_INST_0/O
                         net (fo=1, routed)           2.295     6.880    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s21_axis_tdata[38]
    HSDAC_X0Y2           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/DATA_DAC1[38]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.596     7.117    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s2_axis_aclk
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK1)
                                                      0.091     7.208 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FABRIC_CLK1
                         clock pessimism              0.342     7.550    
                         clock uncertainty           -0.035     7.514    
    HSDAC_X0Y2           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK1_DATA_DAC1[38])
                                                     -0.178     7.336    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac
  -------------------------------------------------------------------
                         required time                          7.336    
                         arrival time                          -6.880    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.471ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/DATA_DAC1[34]
                            (rising edge-triggered cell HSDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        3.649ns  (logic 0.222ns (6.084%)  route 3.427ns (93.916%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.208ns = ( 7.208 - 4.000 ) 
    Source Clock Delay      (SCD):    3.192ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.519ns (routing 1.479ns, distribution 1.040ns)
  Clock Net Delay (Destination): 2.596ns (routing 1.345ns, distribution 1.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.519     3.192    top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X44Y384        FDRE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y384        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.271 f  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/Q
                         net (fo=259, routed)         0.325     3.596    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/m_axis_tdata[4]
    SLICE_X41Y383        LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053     3.649 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_1/O
                         net (fo=256, routed)         0.825     4.474    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata_0_sn_1
    SLICE_X37Y377        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     4.564 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[34]_INST_0/O
                         net (fo=1, routed)           2.277     6.841    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s21_axis_tdata[34]
    HSDAC_X0Y2           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/DATA_DAC1[34]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.596     7.117    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s2_axis_aclk
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK1)
                                                      0.091     7.208 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FABRIC_CLK1
                         clock pessimism              0.342     7.550    
                         clock uncertainty           -0.035     7.514    
    HSDAC_X0Y2           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK1_DATA_DAC1[34])
                                                     -0.202     7.312    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac
  -------------------------------------------------------------------
                         required time                          7.312    
                         arrival time                          -6.841    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.479ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/DATA_DAC1[1]
                            (rising edge-triggered cell HSDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        3.657ns  (logic 0.325ns (8.887%)  route 3.332ns (91.113%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.208ns = ( 7.208 - 4.000 ) 
    Source Clock Delay      (SCD):    3.209ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.536ns (routing 1.479ns, distribution 1.057ns)
  Clock Net Delay (Destination): 2.596ns (routing 1.345ns, distribution 1.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.536     3.209    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X40Y385        FDCE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y385        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     3.288 f  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/Q
                         net (fo=46, routed)          0.277     3.565    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/state[2]
    SLICE_X42Y384        LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.123     3.688 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_2/O
                         net (fo=256, routed)         0.841     4.529    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[0]_0
    SLICE_X37Y375        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.123     4.652 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[1]_INST_0/O
                         net (fo=1, routed)           2.214     6.866    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s21_axis_tdata[1]
    HSDAC_X0Y2           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/DATA_DAC1[1]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.596     7.117    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s2_axis_aclk
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK1)
                                                      0.091     7.208 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FABRIC_CLK1
                         clock pessimism              0.342     7.550    
                         clock uncertainty           -0.035     7.514    
    HSDAC_X0Y2           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK1_DATA_DAC1[1])
                                                     -0.169     7.345    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac
  -------------------------------------------------------------------
                         required time                          7.345    
                         arrival time                          -6.866    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.481ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/DATA_DAC1[106]
                            (rising edge-triggered cell HSDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        3.616ns  (logic 0.255ns (7.052%)  route 3.361ns (92.948%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.208ns = ( 7.208 - 4.000 ) 
    Source Clock Delay      (SCD):    3.209ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.536ns (routing 1.479ns, distribution 1.057ns)
  Clock Net Delay (Destination): 2.596ns (routing 1.345ns, distribution 1.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.536     3.209    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X40Y385        FDCE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y385        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     3.288 f  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/Q
                         net (fo=46, routed)          0.277     3.565    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/state[2]
    SLICE_X42Y384        LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.123     3.688 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_2/O
                         net (fo=256, routed)         0.713     4.401    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[0]_0
    SLICE_X37Y381        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.053     4.454 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[106]_INST_0/O
                         net (fo=1, routed)           2.371     6.825    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s21_axis_tdata[106]
    HSDAC_X0Y2           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/DATA_DAC1[106]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.596     7.117    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s2_axis_aclk
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK1)
                                                      0.091     7.208 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FABRIC_CLK1
                         clock pessimism              0.342     7.550    
                         clock uncertainty           -0.035     7.514    
    HSDAC_X0Y2           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK1_DATA_DAC1[106])
                                                     -0.208     7.306    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac
  -------------------------------------------------------------------
                         required time                          7.306    
                         arrival time                          -6.825    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.484ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/DATA_DAC1[52]
                            (rising edge-triggered cell HSDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        3.662ns  (logic 0.255ns (6.963%)  route 3.407ns (93.037%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.208ns = ( 7.208 - 4.000 ) 
    Source Clock Delay      (SCD):    3.192ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.519ns (routing 1.479ns, distribution 1.040ns)
  Clock Net Delay (Destination): 2.596ns (routing 1.345ns, distribution 1.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.519     3.192    top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X44Y384        FDRE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y384        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.271 f  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/Q
                         net (fo=259, routed)         0.325     3.596    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/m_axis_tdata[4]
    SLICE_X41Y383        LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053     3.649 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_1/O
                         net (fo=256, routed)         0.827     4.476    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata_0_sn_1
    SLICE_X36Y378        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     4.599 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[52]_INST_0/O
                         net (fo=1, routed)           2.255     6.854    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s21_axis_tdata[52]
    HSDAC_X0Y2           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/DATA_DAC1[52]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.596     7.117    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s2_axis_aclk
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK1)
                                                      0.091     7.208 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FABRIC_CLK1
                         clock pessimism              0.342     7.550    
                         clock uncertainty           -0.035     7.514    
    HSDAC_X0Y2           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK1_DATA_DAC1[52])
                                                     -0.176     7.338    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac
  -------------------------------------------------------------------
                         required time                          7.338    
                         arrival time                          -6.854    
  -------------------------------------------------------------------
                         slack                                  0.484    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.058ns (44.961%)  route 0.071ns (55.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.261ns
    Source Clock Delay      (SCD):    2.816ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Net Delay (Source):      2.295ns (routing 1.345ns, distribution 0.950ns)
  Clock Net Delay (Destination): 2.588ns (routing 1.479ns, distribution 1.109ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.295     2.816    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X64Y349        FDRE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y349        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     2.874 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[9]/Q
                         net (fo=1, routed)           0.071     2.945    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_n_0_[9]
    SLICE_X64Y348        FDRE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.588     3.261    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X64Y348        FDRE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]/C
                         clock pessimism             -0.389     2.872    
    SLICE_X64Y348        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     2.934    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]
  -------------------------------------------------------------------
                         required time                         -2.934    
                         arrival time                           2.945    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[95]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][95]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.059ns (34.911%)  route 0.110ns (65.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.176ns
    Source Clock Delay      (SCD):    2.745ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Net Delay (Source):      2.224ns (routing 1.345ns, distribution 0.879ns)
  Clock Net Delay (Destination): 2.503ns (routing 1.479ns, distribution 1.024ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.224     2.745    top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X49Y351        FDRE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[95]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y351        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     2.804 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[95]/Q
                         net (fo=1, routed)           0.110     2.914    top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_n_0_[95]
    SLICE_X50Y353        FDRE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][95]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.503     3.176    top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X50Y353        FDRE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][95]/C
                         clock pessimism             -0.335     2.841    
    SLICE_X50Y353        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     2.903    top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][95]
  -------------------------------------------------------------------
                         required time                         -2.903    
                         arrival time                           2.914    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.060ns (43.796%)  route 0.077ns (56.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.186ns
    Source Clock Delay      (SCD):    2.736ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Net Delay (Source):      2.215ns (routing 1.345ns, distribution 0.870ns)
  Clock Net Delay (Destination): 2.513ns (routing 1.479ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.215     2.736    top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X47Y348        FDRE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y348        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     2.796 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[17]/Q
                         net (fo=1, routed)           0.077     2.873    top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_n_0_[17]
    SLICE_X47Y347        FDRE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.513     3.186    top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X47Y347        FDRE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]/C
                         clock pessimism             -0.384     2.802    
    SLICE_X47Y347        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.060     2.862    top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]
  -------------------------------------------------------------------
                         required time                         -2.862    
                         arrival time                           2.873    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_cycles/data_out_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_cycles/data_out_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.058ns (33.918%)  route 0.113ns (66.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.251ns
    Source Clock Delay      (SCD):    2.810ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Net Delay (Source):      2.289ns (routing 1.345ns, distribution 0.944ns)
  Clock Net Delay (Destination): 2.578ns (routing 1.479ns, distribution 1.099ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.289     2.810    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_cycles/rf_clock
    SLICE_X62Y352        FDCE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_cycles/data_out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y352        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     2.868 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_cycles/data_out_reg[25]/Q
                         net (fo=4, routed)           0.113     2.981    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_cycles/count_val[25]
    SLICE_X64Y351        FDCE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_cycles/data_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.578     3.251    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_cycles/rf_clock
    SLICE_X64Y351        FDCE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_cycles/data_out_reg[24]/C
                         clock pessimism             -0.343     2.908    
    SLICE_X64Y351        FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     2.970    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_cycles/data_out_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.970    
                         arrival time                           2.981    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[99]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[98]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.060ns (35.088%)  route 0.111ns (64.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.291ns
    Source Clock Delay      (SCD):    2.846ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Net Delay (Source):      2.325ns (routing 1.345ns, distribution 0.980ns)
  Clock Net Delay (Destination): 2.618ns (routing 1.479ns, distribution 1.139ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.325     2.846    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X63Y397        FDCE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[99]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y397        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     2.906 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[99]/Q
                         net (fo=2, routed)           0.111     3.017    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/locking_waveform[99]
    SLICE_X62Y396        FDCE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[98]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.618     3.291    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X62Y396        FDCE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[98]/C
                         clock pessimism             -0.348     2.943    
    SLICE_X62Y396        FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     3.005    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[98]
  -------------------------------------------------------------------
                         required time                         -3.005    
                         arrival time                           3.017    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[124]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][124]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.060ns (43.796%)  route 0.077ns (56.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.223ns
    Source Clock Delay      (SCD):    2.769ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Net Delay (Source):      2.248ns (routing 1.345ns, distribution 0.903ns)
  Clock Net Delay (Destination): 2.550ns (routing 1.479ns, distribution 1.071ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.248     2.769    top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X40Y372        FDRE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[124]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y372        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     2.829 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[124]/Q
                         net (fo=1, routed)           0.077     2.906    top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_n_0_[124]
    SLICE_X40Y371        FDRE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][124]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.550     3.223    top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X40Y371        FDRE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][124]/C
                         clock pessimism             -0.389     2.834    
    SLICE_X40Y371        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     2.894    top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][124]
  -------------------------------------------------------------------
                         required time                         -2.894    
                         arrival time                           2.906    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[87]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][87]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.060ns (34.286%)  route 0.115ns (65.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.224ns
    Source Clock Delay      (SCD):    2.782ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Net Delay (Source):      2.261ns (routing 1.345ns, distribution 0.916ns)
  Clock Net Delay (Destination): 2.551ns (routing 1.479ns, distribution 1.072ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.261     2.782    top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X41Y370        FDRE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[87]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y370        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     2.842 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[87]/Q
                         net (fo=1, routed)           0.115     2.957    top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_n_0_[87]
    SLICE_X40Y369        FDRE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][87]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.551     3.224    top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X40Y369        FDRE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][87]/C
                         clock pessimism             -0.339     2.885    
    SLICE_X40Y369        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     2.945    top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][87]
  -------------------------------------------------------------------
                         required time                         -2.945    
                         arrival time                           2.957    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[40]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[39]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.058ns (33.143%)  route 0.117ns (66.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.275ns
    Source Clock Delay      (SCD):    2.826ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Net Delay (Source):      2.305ns (routing 1.345ns, distribution 0.960ns)
  Clock Net Delay (Destination): 2.602ns (routing 1.479ns, distribution 1.123ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.305     2.826    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X37Y376        FDCE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y376        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     2.884 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[40]/Q
                         net (fo=2, routed)           0.117     3.001    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/locking_waveform[40]
    SLICE_X36Y377        FDCE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.602     3.275    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X36Y377        FDCE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[39]/C
                         clock pessimism             -0.346     2.929    
    SLICE_X36Y377        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.060     2.989    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[39]
  -------------------------------------------------------------------
                         required time                         -2.989    
                         arrival time                           3.001    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[99]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][99]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.058ns (45.312%)  route 0.070ns (54.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.224ns
    Source Clock Delay      (SCD):    2.782ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Net Delay (Source):      2.261ns (routing 1.345ns, distribution 0.916ns)
  Clock Net Delay (Destination): 2.551ns (routing 1.479ns, distribution 1.072ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.261     2.782    top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X40Y370        FDRE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[99]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y370        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     2.840 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[99]/Q
                         net (fo=1, routed)           0.070     2.910    top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_n_0_[99]
    SLICE_X40Y369        FDRE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][99]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.551     3.224    top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X40Y369        FDRE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][99]/C
                         clock pessimism             -0.389     2.835    
    SLICE_X40Y369        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     2.897    top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][99]
  -------------------------------------------------------------------
                         required time                         -2.897    
                         arrival time                           2.910    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[129]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[128]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.060ns (35.503%)  route 0.109ns (64.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.190ns
    Source Clock Delay      (SCD):    2.761ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Net Delay (Source):      2.240ns (routing 1.345ns, distribution 0.895ns)
  Clock Net Delay (Destination): 2.517ns (routing 1.479ns, distribution 1.038ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.240     2.761    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X57Y356        FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[129]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y356        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.060     2.821 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[129]/Q
                         net (fo=2, routed)           0.109     2.930    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/locking_waveform[129]
    SLICE_X58Y356        FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[128]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.517     3.190    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X58Y356        FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[128]/C
                         clock pessimism             -0.335     2.855    
    SLICE_X58Y356        FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.917    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[128]
  -------------------------------------------------------------------
                         required time                         -2.917    
                         arrival time                           2.930    
  -------------------------------------------------------------------
                         slack                                  0.013    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         RFDAC2_CLK
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y53  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y50  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y56  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y54  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y60  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y57  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y45  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y58  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y46  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y59  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3/CLK
Low Pulse Width   Fast    HSDAC/CLK_DAC     n/a            0.800         2.000       1.200      HSDAC_X0Y2     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
Low Pulse Width   Slow    HSDAC/CLK_DAC     n/a            0.800         2.000       1.200      HSDAC_X0Y2     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
Low Pulse Width   Slow    HSDAC/FABRIC_CLK  n/a            0.800         2.000       1.200      HSDAC_X0Y2     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/FABRIC_CLK
Low Pulse Width   Fast    HSDAC/FABRIC_CLK  n/a            0.800         2.000       1.200      HSDAC_X0Y2     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/FABRIC_CLK
Low Pulse Width   Slow    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y50  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK
Low Pulse Width   Slow    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y53  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
Low Pulse Width   Fast    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y54  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3/CLK
Low Pulse Width   Slow    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y59  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3/CLK
Low Pulse Width   Slow    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y49  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3/CLK
Low Pulse Width   Slow    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y56  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2/CLK
High Pulse Width  Slow    HSDAC/CLK_DAC     n/a            0.800         2.000       1.200      HSDAC_X0Y2     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
High Pulse Width  Slow    HSDAC/FABRIC_CLK  n/a            0.800         2.000       1.200      HSDAC_X0Y2     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/FABRIC_CLK
High Pulse Width  Fast    HSDAC/FABRIC_CLK  n/a            0.800         2.000       1.200      HSDAC_X0Y2     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/FABRIC_CLK
High Pulse Width  Fast    HSDAC/CLK_DAC     n/a            0.800         2.000       1.200      HSDAC_X0Y2     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
High Pulse Width  Fast    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y33  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3/CLK
High Pulse Width  Fast    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y53  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
High Pulse Width  Fast    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y50  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK
High Pulse Width  Slow    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y56  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2/CLK
High Pulse Width  Slow    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y54  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3/CLK
High Pulse Width  Slow    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y60  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK



---------------------------------------------------------------------------------------------------
From Clock:  RFDAC3_CLK
  To Clock:  RFDAC3_CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.458ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.458ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/DATA_DAC2[75]
                            (rising edge-triggered cell HSDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        3.575ns  (logic 0.327ns (9.147%)  route 3.248ns (90.853%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.399ns = ( 7.399 - 4.000 ) 
    Source Clock Delay      (SCD):    3.530ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.857ns (routing 1.678ns, distribution 1.179ns)
  Clock Net Delay (Destination): 2.792ns (routing 1.523ns, distribution 1.269ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.857     3.530    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X63Y438        FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y438        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.608 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[0]/Q
                         net (fo=12, routed)          0.480     4.088    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/state[0]
    SLICE_X61Y460        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     4.240 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_1/O
                         net (fo=256, routed)         0.711     4.951    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata_0_sn_1
    SLICE_X47Y469        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     5.048 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[75]_INST_0/O
                         net (fo=1, routed)           2.057     7.105    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s32_axis_tdata[75]
    HSDAC_X0Y3           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/DATA_DAC2[75]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.792     7.313    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s3_axis_aclk
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK2)
                                                      0.086     7.399 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FABRIC_CLK2
                         clock pessimism              0.375     7.774    
                         clock uncertainty           -0.035     7.739    
    HSDAC_X0Y3           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK2_DATA_DAC2[75])
                                                     -0.176     7.563    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac
  -------------------------------------------------------------------
                         required time                          7.563    
                         arrival time                          -7.105    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.483ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/DATA_DAC0[185]
                            (rising edge-triggered cell HSDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        3.584ns  (logic 0.256ns (7.143%)  route 3.328ns (92.857%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.410ns = ( 7.410 - 4.000 ) 
    Source Clock Delay      (SCD):    3.459ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.786ns (routing 1.678ns, distribution 1.108ns)
  Clock Net Delay (Destination): 2.792ns (routing 1.523ns, distribution 1.269ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.786     3.459    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X50Y425        FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y425        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     3.539 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[1]/Q
                         net (fo=49, routed)          0.241     3.780    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/state[1]
    SLICE_X50Y425        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     3.903 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_1/O
                         net (fo=256, routed)         0.715     4.618    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata_0_sn_1
    SLICE_X42Y446        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     4.671 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[185]_INST_0/O
                         net (fo=1, routed)           2.372     7.043    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s30_axis_tdata[185]
    HSDAC_X0Y3           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/DATA_DAC0[185]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.792     7.313    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s3_axis_aclk
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.097     7.410 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FABRIC_CLK0
                         clock pessimism              0.367     7.777    
                         clock uncertainty           -0.035     7.742    
    HSDAC_X0Y3           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK0_DATA_DAC0[185])
                                                     -0.216     7.526    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac
  -------------------------------------------------------------------
                         required time                          7.526    
                         arrival time                          -7.043    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.507ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/DATA_DAC2[82]
                            (rising edge-triggered cell HSDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        3.538ns  (logic 0.355ns (10.034%)  route 3.183ns (89.966%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.399ns = ( 7.399 - 4.000 ) 
    Source Clock Delay      (SCD):    3.530ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.857ns (routing 1.678ns, distribution 1.179ns)
  Clock Net Delay (Destination): 2.792ns (routing 1.523ns, distribution 1.269ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.857     3.530    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X63Y438        FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y438        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.608 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[0]/Q
                         net (fo=12, routed)          0.480     4.088    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/state[0]
    SLICE_X61Y460        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     4.240 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_1/O
                         net (fo=256, routed)         0.657     4.897    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata_0_sn_1
    SLICE_X46Y471        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     5.022 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[82]_INST_0/O
                         net (fo=1, routed)           2.046     7.068    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s32_axis_tdata[82]
    HSDAC_X0Y3           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/DATA_DAC2[82]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.792     7.313    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s3_axis_aclk
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK2)
                                                      0.086     7.399 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FABRIC_CLK2
                         clock pessimism              0.375     7.774    
                         clock uncertainty           -0.035     7.739    
    HSDAC_X0Y3           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK2_DATA_DAC2[82])
                                                     -0.164     7.575    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac
  -------------------------------------------------------------------
                         required time                          7.575    
                         arrival time                          -7.068    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.535ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/DATA_DAC1[15]
                            (rising edge-triggered cell HSDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        3.487ns  (logic 0.262ns (7.514%)  route 3.225ns (92.486%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.404ns = ( 7.404 - 4.000 ) 
    Source Clock Delay      (SCD):    3.511ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.838ns (routing 1.678ns, distribution 1.160ns)
  Clock Net Delay (Destination): 2.792ns (routing 1.523ns, distribution 1.269ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.838     3.511    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X65Y437        FDCE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y437        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.590 f  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[0]/Q
                         net (fo=12, routed)          0.179     3.769    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/state[0]
    SLICE_X66Y435        LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.148     3.917 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_2/O
                         net (fo=256, routed)         0.749     4.666    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[0]_0
    SLICE_X49Y429        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035     4.701 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[15]_INST_0/O
                         net (fo=1, routed)           2.297     6.998    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s31_axis_tdata[15]
    HSDAC_X0Y3           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/DATA_DAC1[15]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.792     7.313    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s3_axis_aclk
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK1)
                                                      0.091     7.404 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FABRIC_CLK1
                         clock pessimism              0.376     7.780    
                         clock uncertainty           -0.035     7.744    
    HSDAC_X0Y3           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK1_DATA_DAC1[15])
                                                     -0.211     7.533    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac
  -------------------------------------------------------------------
                         required time                          7.533    
                         arrival time                          -6.998    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.540ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/DATA_DAC0[196]
                            (rising edge-triggered cell HSDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        3.476ns  (logic 0.292ns (8.400%)  route 3.184ns (91.600%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.410ns = ( 7.410 - 4.000 ) 
    Source Clock Delay      (SCD):    3.459ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.786ns (routing 1.678ns, distribution 1.108ns)
  Clock Net Delay (Destination): 2.792ns (routing 1.523ns, distribution 1.269ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.786     3.459    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X50Y425        FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y425        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     3.539 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[1]/Q
                         net (fo=49, routed)          0.241     3.780    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/state[1]
    SLICE_X50Y425        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     3.903 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_1/O
                         net (fo=256, routed)         0.633     4.536    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata_0_sn_1
    SLICE_X43Y445        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     4.625 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[196]_INST_0/O
                         net (fo=1, routed)           2.310     6.935    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s30_axis_tdata[196]
    HSDAC_X0Y3           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/DATA_DAC0[196]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.792     7.313    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s3_axis_aclk
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.097     7.410 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FABRIC_CLK0
                         clock pessimism              0.367     7.777    
                         clock uncertainty           -0.035     7.742    
    HSDAC_X0Y3           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK0_DATA_DAC0[196])
                                                     -0.267     7.475    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac
  -------------------------------------------------------------------
                         required time                          7.475    
                         arrival time                          -6.935    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.540ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/DATA_DAC2[135]
                            (rising edge-triggered cell HSDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 0.327ns (9.266%)  route 3.202ns (90.734%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.399ns = ( 7.399 - 4.000 ) 
    Source Clock Delay      (SCD):    3.530ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.857ns (routing 1.678ns, distribution 1.179ns)
  Clock Net Delay (Destination): 2.792ns (routing 1.523ns, distribution 1.269ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.857     3.530    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X63Y438        FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y438        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.608 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[0]/Q
                         net (fo=12, routed)          0.480     4.088    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/state[0]
    SLICE_X61Y460        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     4.240 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_1/O
                         net (fo=256, routed)         0.541     4.781    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata_0_sn_1
    SLICE_X52Y473        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     4.878 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[135]_INST_0/O
                         net (fo=1, routed)           2.181     7.059    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s32_axis_tdata[135]
    HSDAC_X0Y3           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/DATA_DAC2[135]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.792     7.313    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s3_axis_aclk
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK2)
                                                      0.086     7.399 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FABRIC_CLK2
                         clock pessimism              0.375     7.774    
                         clock uncertainty           -0.035     7.739    
    HSDAC_X0Y3           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK2_DATA_DAC2[135])
                                                     -0.140     7.599    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac
  -------------------------------------------------------------------
                         required time                          7.599    
                         arrival time                          -7.059    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.541ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/DATA_DAC0[190]
                            (rising edge-triggered cell HSDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        3.449ns  (logic 0.238ns (6.901%)  route 3.211ns (93.099%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.410ns = ( 7.410 - 4.000 ) 
    Source Clock Delay      (SCD):    3.459ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.786ns (routing 1.678ns, distribution 1.108ns)
  Clock Net Delay (Destination): 2.792ns (routing 1.523ns, distribution 1.269ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.786     3.459    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X50Y425        FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y425        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     3.539 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[1]/Q
                         net (fo=49, routed)          0.241     3.780    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/state[1]
    SLICE_X50Y425        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     3.903 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_1/O
                         net (fo=256, routed)         0.674     4.577    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata_0_sn_1
    SLICE_X43Y446        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     4.612 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[190]_INST_0/O
                         net (fo=1, routed)           2.296     6.908    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s30_axis_tdata[190]
    HSDAC_X0Y3           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/DATA_DAC0[190]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.792     7.313    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s3_axis_aclk
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.097     7.410 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FABRIC_CLK0
                         clock pessimism              0.367     7.777    
                         clock uncertainty           -0.035     7.742    
    HSDAC_X0Y3           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK0_DATA_DAC0[190])
                                                     -0.293     7.449    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac
  -------------------------------------------------------------------
                         required time                          7.449    
                         arrival time                          -6.908    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.547ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/DATA_DAC2[53]
                            (rising edge-triggered cell HSDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        3.476ns  (logic 0.267ns (7.681%)  route 3.209ns (92.319%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.399ns = ( 7.399 - 4.000 ) 
    Source Clock Delay      (SCD):    3.530ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.857ns (routing 1.678ns, distribution 1.179ns)
  Clock Net Delay (Destination): 2.792ns (routing 1.523ns, distribution 1.269ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.857     3.530    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X63Y438        FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y438        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.608 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[0]/Q
                         net (fo=12, routed)          0.480     4.088    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/state[0]
    SLICE_X61Y460        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     4.240 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_1/O
                         net (fo=256, routed)         0.540     4.780    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata_0_sn_1
    SLICE_X48Y463        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.037     4.817 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[53]_INST_0/O
                         net (fo=1, routed)           2.189     7.006    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s32_axis_tdata[53]
    HSDAC_X0Y3           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/DATA_DAC2[53]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.792     7.313    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s3_axis_aclk
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK2)
                                                      0.086     7.399 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FABRIC_CLK2
                         clock pessimism              0.375     7.774    
                         clock uncertainty           -0.035     7.739    
    HSDAC_X0Y3           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK2_DATA_DAC2[53])
                                                     -0.186     7.553    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac
  -------------------------------------------------------------------
                         required time                          7.553    
                         arrival time                          -7.006    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.557ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/DATA_DAC1[19]
                            (rising edge-triggered cell HSDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        3.443ns  (logic 0.217ns (6.303%)  route 3.226ns (93.697%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.404ns = ( 7.404 - 4.000 ) 
    Source Clock Delay      (SCD):    3.526ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.853ns (routing 1.678ns, distribution 1.175ns)
  Clock Net Delay (Destination): 2.792ns (routing 1.523ns, distribution 1.269ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.853     3.526    top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X66Y436        FDRE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y436        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.602 f  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/Q
                         net (fo=259, routed)         0.359     3.961    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/m_axis_tdata[4]
    SLICE_X63Y433        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.052     4.013 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_3/O
                         net (fo=256, routed)         0.648     4.661    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[0]_1
    SLICE_X49Y426        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.089     4.750 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[19]_INST_0/O
                         net (fo=1, routed)           2.219     6.969    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s31_axis_tdata[19]
    HSDAC_X0Y3           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/DATA_DAC1[19]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.792     7.313    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s3_axis_aclk
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK1)
                                                      0.091     7.404 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FABRIC_CLK1
                         clock pessimism              0.375     7.779    
                         clock uncertainty           -0.035     7.744    
    HSDAC_X0Y3           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK1_DATA_DAC1[19])
                                                     -0.218     7.526    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac
  -------------------------------------------------------------------
                         required time                          7.526    
                         arrival time                          -6.969    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.562ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/DATA_DAC2[243]
                            (rising edge-triggered cell HSDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        3.438ns  (logic 0.292ns (8.493%)  route 3.146ns (91.507%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.399ns = ( 7.399 - 4.000 ) 
    Source Clock Delay      (SCD):    3.530ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.857ns (routing 1.678ns, distribution 1.179ns)
  Clock Net Delay (Destination): 2.792ns (routing 1.523ns, distribution 1.269ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.857     3.530    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X63Y438        FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y438        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.608 f  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[0]/Q
                         net (fo=12, routed)          0.500     4.108    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/state[0]
    SLICE_X61Y460        LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.090     4.198 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_2/O
                         net (fo=256, routed)         0.630     4.828    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[0]_0
    SLICE_X49Y473        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     4.952 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[243]_INST_0/O
                         net (fo=1, routed)           2.016     6.968    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s32_axis_tdata[243]
    HSDAC_X0Y3           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/DATA_DAC2[243]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.792     7.313    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s3_axis_aclk
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK2)
                                                      0.086     7.399 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FABRIC_CLK2
                         clock pessimism              0.375     7.774    
                         clock uncertainty           -0.035     7.739    
    HSDAC_X0Y3           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK2_DATA_DAC2[243])
                                                     -0.209     7.530    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac
  -------------------------------------------------------------------
                         required time                          7.530    
                         arrival time                          -6.968    
  -------------------------------------------------------------------
                         slack                                  0.562    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[168]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[167]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.059ns (25.000%)  route 0.177ns (75.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.512ns
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Net Delay (Source):      2.458ns (routing 1.523ns, distribution 0.935ns)
  Clock Net Delay (Destination): 2.839ns (routing 1.678ns, distribution 1.161ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.458     2.979    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X59Y459        FDCE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[168]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y459        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     3.038 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[168]/Q
                         net (fo=2, routed)           0.177     3.215    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_pre_waveform/Q[168]
    SLICE_X62Y459        FDCE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[167]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.839     3.512    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X62Y459        FDCE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[167]/C
                         clock pessimism             -0.368     3.144    
    SLICE_X62Y459        FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.060     3.204    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[167]
  -------------------------------------------------------------------
                         required time                         -3.204    
                         arrival time                           3.215    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.058ns (35.366%)  route 0.106ns (64.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.461ns
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Net Delay (Source):      2.484ns (routing 1.523ns, distribution 0.961ns)
  Clock Net Delay (Destination): 2.788ns (routing 1.678ns, distribution 1.110ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.484     3.005    top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X56Y428        FDRE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y428        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     3.063 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[19]/Q
                         net (fo=1, routed)           0.106     3.169    top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_n_0_[19]
    SLICE_X55Y427        FDRE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.788     3.461    top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X55Y427        FDRE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]/C
                         clock pessimism             -0.365     3.096    
    SLICE_X55Y427        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     3.158    top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]
  -------------------------------------------------------------------
                         required time                         -3.158    
                         arrival time                           3.169    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[174]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[173]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.061ns (48.800%)  route 0.064ns (51.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.506ns
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Net Delay (Source):      2.512ns (routing 1.523ns, distribution 0.989ns)
  Clock Net Delay (Destination): 2.833ns (routing 1.678ns, distribution 1.155ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.512     3.033    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X62Y439        FDCE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[174]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y439        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     3.094 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[174]/Q
                         net (fo=2, routed)           0.064     3.158    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/Q[174]
    SLICE_X62Y440        FDCE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[173]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.833     3.506    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X62Y440        FDCE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[173]/C
                         clock pessimism             -0.422     3.084    
    SLICE_X62Y440        FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     3.146    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[173]
  -------------------------------------------------------------------
                         required time                         -3.146    
                         arrival time                           3.158    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][62]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.059ns (46.094%)  route 0.069ns (53.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.448ns
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Net Delay (Source):      2.459ns (routing 1.523ns, distribution 0.936ns)
  Clock Net Delay (Destination): 2.775ns (routing 1.678ns, distribution 1.097ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.459     2.980    top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X47Y468        FDRE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y468        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     3.039 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[62]/Q
                         net (fo=1, routed)           0.069     3.108    top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_n_0_[62]
    SLICE_X47Y467        FDRE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][62]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.775     3.448    top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X47Y467        FDRE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][62]/C
                         clock pessimism             -0.414     3.034    
    SLICE_X47Y467        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     3.096    top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][62]
  -------------------------------------------------------------------
                         required time                         -3.096    
                         arrival time                           3.108    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[89]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][89]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.058ns (34.940%)  route 0.108ns (65.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.447ns
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Net Delay (Source):      2.469ns (routing 1.523ns, distribution 0.946ns)
  Clock Net Delay (Destination): 2.774ns (routing 1.678ns, distribution 1.096ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.469     2.990    top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X48Y435        FDRE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[89]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y435        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     3.048 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[89]/Q
                         net (fo=1, routed)           0.108     3.156    top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_n_0_[89]
    SLICE_X47Y434        FDRE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][89]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.774     3.447    top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X47Y434        FDRE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][89]/C
                         clock pessimism             -0.365     3.082    
    SLICE_X47Y434        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     3.144    top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][89]
  -------------------------------------------------------------------
                         required time                         -3.144    
                         arrival time                           3.156    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.059ns (45.736%)  route 0.070ns (54.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.456ns
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Net Delay (Source):      2.466ns (routing 1.523ns, distribution 0.943ns)
  Clock Net Delay (Destination): 2.783ns (routing 1.678ns, distribution 1.105ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.466     2.987    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X58Y464        FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y464        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     3.046 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[13]/Q
                         net (fo=2, routed)           0.070     3.116    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/locking_waveform[13]
    SLICE_X58Y463        FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.783     3.456    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X58Y463        FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[12]/C
                         clock pessimism             -0.415     3.041    
    SLICE_X58Y463        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     3.103    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.103    
                         arrival time                           3.116    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[243]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][243]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.060ns (34.483%)  route 0.114ns (65.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.445ns
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Net Delay (Source):      2.460ns (routing 1.523ns, distribution 0.937ns)
  Clock Net Delay (Destination): 2.772ns (routing 1.678ns, distribution 1.094ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.460     2.981    top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X60Y442        FDRE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[243]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y442        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.060     3.041 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[243]/Q
                         net (fo=1, routed)           0.114     3.155    top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_n_0_[243]
    SLICE_X59Y441        FDRE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][243]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.772     3.445    top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X59Y441        FDRE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][243]/C
                         clock pessimism             -0.365     3.080    
    SLICE_X59Y441        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     3.142    top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][243]
  -------------------------------------------------------------------
                         required time                         -3.142    
                         arrival time                           3.155    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[113]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[112]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.059ns (37.580%)  route 0.098ns (62.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.499ns
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Net Delay (Source):      2.521ns (routing 1.523ns, distribution 0.998ns)
  Clock Net Delay (Destination): 2.826ns (routing 1.678ns, distribution 1.148ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.521     3.042    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X65Y457        FDCE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[113]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y457        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     3.101 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[113]/Q
                         net (fo=2, routed)           0.098     3.199    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_pre_waveform/Q[113]
    SLICE_X66Y457        FDCE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[112]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.826     3.499    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X66Y457        FDCE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[112]/C
                         clock pessimism             -0.374     3.125    
    SLICE_X66Y457        FDCE (Hold_FFF_SLICEM_C_D)
                                                      0.060     3.185    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[112]
  -------------------------------------------------------------------
                         required time                         -3.185    
                         arrival time                           3.199    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[218]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[217]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.058ns (33.526%)  route 0.115ns (66.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.452ns
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Net Delay (Source):      2.469ns (routing 1.523ns, distribution 0.946ns)
  Clock Net Delay (Destination): 2.779ns (routing 1.678ns, distribution 1.101ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.469     2.990    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X49Y478        FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[218]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y478        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     3.048 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[218]/Q
                         net (fo=2, routed)           0.115     3.163    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/locking_waveform[218]
    SLICE_X47Y476        FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[217]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.779     3.452    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X47Y476        FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[217]/C
                         clock pessimism             -0.365     3.087    
    SLICE_X47Y476        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     3.149    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[217]
  -------------------------------------------------------------------
                         required time                         -3.149    
                         arrival time                           3.163    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.059ns (36.420%)  route 0.103ns (63.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.427ns
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Net Delay (Source):      2.453ns (routing 1.523ns, distribution 0.930ns)
  Clock Net Delay (Destination): 2.754ns (routing 1.678ns, distribution 1.076ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.453     2.974    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X51Y464        FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y464        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     3.033 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[27]/Q
                         net (fo=2, routed)           0.103     3.136    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_pre_waveform/Q[27]
    SLICE_X52Y464        FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.754     3.427    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X52Y464        FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[26]/C
                         clock pessimism             -0.365     3.062    
    SLICE_X52Y464        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.060     3.122    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[26]
  -------------------------------------------------------------------
                         required time                         -3.122    
                         arrival time                           3.136    
  -------------------------------------------------------------------
                         slack                                  0.014    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         RFDAC3_CLK
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y68  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y64  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y69  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y70  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y71  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y72  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y73  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y74  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y75  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y76  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
Low Pulse Width   Fast    HSDAC/CLK_DAC     n/a            0.800         2.000       1.200      HSDAC_X0Y3     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
Low Pulse Width   Slow    HSDAC/CLK_DAC     n/a            0.800         2.000       1.200      HSDAC_X0Y3     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
Low Pulse Width   Slow    HSDAC/FABRIC_CLK  n/a            0.800         2.000       1.200      HSDAC_X0Y3     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/FABRIC_CLK
Low Pulse Width   Fast    HSDAC/FABRIC_CLK  n/a            0.800         2.000       1.200      HSDAC_X0Y3     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/FABRIC_CLK
Low Pulse Width   Slow    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y68  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3/CLK
Low Pulse Width   Slow    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y71  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3/CLK
Low Pulse Width   Slow    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y79  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3/CLK
Low Pulse Width   Slow    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y66  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK
Low Pulse Width   Slow    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y67  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2/CLK
Low Pulse Width   Fast    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y69  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK
High Pulse Width  Slow    HSDAC/CLK_DAC     n/a            0.800         2.000       1.200      HSDAC_X0Y3     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
High Pulse Width  Slow    HSDAC/FABRIC_CLK  n/a            0.800         2.000       1.200      HSDAC_X0Y3     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/FABRIC_CLK
High Pulse Width  Fast    HSDAC/FABRIC_CLK  n/a            0.800         2.000       1.200      HSDAC_X0Y3     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/FABRIC_CLK
High Pulse Width  Fast    HSDAC/CLK_DAC     n/a            0.800         2.000       1.200      HSDAC_X0Y3     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
High Pulse Width  Fast    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y64  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
High Pulse Width  Fast    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y70  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2/CLK
High Pulse Width  Slow    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y64  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
High Pulse Width  Slow    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y69  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK
High Pulse Width  Slow    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y70  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2/CLK
High Pulse Width  Fast    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y71  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  diff_clock_rtl_clk_p
  To Clock:  diff_clock_rtl_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         diff_clock_rtl_clk_p
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { diff_clock_rtl_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         3.333       2.262      MMCM_X0Y2  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            1.167         1.667       0.500      MMCM_X0Y2  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            1.167         1.667       0.500      MMCM_X0Y2  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            1.167         1.666       0.500      MMCM_X0Y2  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            1.167         1.666       0.500      MMCM_X0Y2  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_top_level_clk_wiz_1_0
  To Clock:  clk_out1_top_level_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        3.398ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.399ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.398ns  (required time - arrival time)
  Source:                 top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[4].M_AXIS_TDATA_reg[134]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_0 rise@9.999ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.332ns  (logic 0.467ns (7.375%)  route 5.865ns (92.625%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.749ns = ( 13.748 - 9.999 ) 
    Source Clock Delay      (SCD):    3.421ns
    Clock Pessimism Removal (CPR):    -0.475ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.165ns (routing 0.769ns, distribution 1.396ns)
  Clock Net Delay (Destination): 1.942ns (routing 0.700ns, distribution 1.242ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=19761, routed)       2.165     3.421    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X73Y281        FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y281        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.500 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]_rep/Q
                         net (fo=26, routed)          1.655     5.155    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_7_0
    SLICE_X52Y363        LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.050     5.205 f  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_17/O
                         net (fo=1, routed)           0.010     5.215    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_17_n_0
    SLICE_X52Y363        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.064     5.279 f  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_7/O
                         net (fo=1, routed)           0.708     5.987    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_7_n_0
    SLICE_X55Y318        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.090     6.077 f  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_3/O
                         net (fo=5, routed)           0.951     7.028    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FSL.ex_fsl_put_reg_0
    SLICE_X79Y273        LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     7.067 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Gen_M_Channel_Handling[0].M_AXIS_TLAST[0]_i_2/O
                         net (fo=32, routed)          1.593     8.660    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_M_Channel_Handling[15].M_AXIS_TDATA_reg[511]
    SLICE_X53Y361        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     8.805 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_M_Channel_Handling[4].M_AXIS_TLAST[4]_i_1/O
                         net (fo=32, routed)          0.948     9.753    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[4].M_AXIS_TDATA_reg[159]_0[0]
    SLICE_X66Y328        FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[4].M_AXIS_TDATA_reg[134]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=19761, routed)       1.942    13.748    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Clk
    SLICE_X66Y328        FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[4].M_AXIS_TDATA_reg[134]/C
                         clock pessimism             -0.475    13.274    
                         clock uncertainty           -0.062    13.212    
    SLICE_X66Y328        FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.061    13.151    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[4].M_AXIS_TDATA_reg[134]
  -------------------------------------------------------------------
                         required time                         13.151    
                         arrival time                          -9.753    
  -------------------------------------------------------------------
                         slack                                  3.398    

Slack (MET) :             3.398ns  (required time - arrival time)
  Source:                 top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[4].M_AXIS_TDATA_reg[137]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_0 rise@9.999ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.332ns  (logic 0.467ns (7.375%)  route 5.865ns (92.625%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.749ns = ( 13.748 - 9.999 ) 
    Source Clock Delay      (SCD):    3.421ns
    Clock Pessimism Removal (CPR):    -0.475ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.165ns (routing 0.769ns, distribution 1.396ns)
  Clock Net Delay (Destination): 1.942ns (routing 0.700ns, distribution 1.242ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=19761, routed)       2.165     3.421    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X73Y281        FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y281        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.500 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]_rep/Q
                         net (fo=26, routed)          1.655     5.155    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_7_0
    SLICE_X52Y363        LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.050     5.205 f  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_17/O
                         net (fo=1, routed)           0.010     5.215    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_17_n_0
    SLICE_X52Y363        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.064     5.279 f  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_7/O
                         net (fo=1, routed)           0.708     5.987    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_7_n_0
    SLICE_X55Y318        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.090     6.077 f  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_3/O
                         net (fo=5, routed)           0.951     7.028    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FSL.ex_fsl_put_reg_0
    SLICE_X79Y273        LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     7.067 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Gen_M_Channel_Handling[0].M_AXIS_TLAST[0]_i_2/O
                         net (fo=32, routed)          1.593     8.660    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_M_Channel_Handling[15].M_AXIS_TDATA_reg[511]
    SLICE_X53Y361        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     8.805 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_M_Channel_Handling[4].M_AXIS_TLAST[4]_i_1/O
                         net (fo=32, routed)          0.948     9.753    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[4].M_AXIS_TDATA_reg[159]_0[0]
    SLICE_X66Y328        FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[4].M_AXIS_TDATA_reg[137]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=19761, routed)       1.942    13.748    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Clk
    SLICE_X66Y328        FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[4].M_AXIS_TDATA_reg[137]/C
                         clock pessimism             -0.475    13.274    
                         clock uncertainty           -0.062    13.212    
    SLICE_X66Y328        FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.061    13.151    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[4].M_AXIS_TDATA_reg[137]
  -------------------------------------------------------------------
                         required time                         13.151    
                         arrival time                          -9.753    
  -------------------------------------------------------------------
                         slack                                  3.398    

Slack (MET) :             3.398ns  (required time - arrival time)
  Source:                 top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[4].M_AXIS_TDATA_reg[142]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_0 rise@9.999ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.332ns  (logic 0.467ns (7.375%)  route 5.865ns (92.625%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.749ns = ( 13.748 - 9.999 ) 
    Source Clock Delay      (SCD):    3.421ns
    Clock Pessimism Removal (CPR):    -0.475ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.165ns (routing 0.769ns, distribution 1.396ns)
  Clock Net Delay (Destination): 1.942ns (routing 0.700ns, distribution 1.242ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=19761, routed)       2.165     3.421    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X73Y281        FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y281        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.500 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]_rep/Q
                         net (fo=26, routed)          1.655     5.155    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_7_0
    SLICE_X52Y363        LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.050     5.205 f  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_17/O
                         net (fo=1, routed)           0.010     5.215    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_17_n_0
    SLICE_X52Y363        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.064     5.279 f  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_7/O
                         net (fo=1, routed)           0.708     5.987    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_7_n_0
    SLICE_X55Y318        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.090     6.077 f  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_3/O
                         net (fo=5, routed)           0.951     7.028    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FSL.ex_fsl_put_reg_0
    SLICE_X79Y273        LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     7.067 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Gen_M_Channel_Handling[0].M_AXIS_TLAST[0]_i_2/O
                         net (fo=32, routed)          1.593     8.660    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_M_Channel_Handling[15].M_AXIS_TDATA_reg[511]
    SLICE_X53Y361        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     8.805 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_M_Channel_Handling[4].M_AXIS_TLAST[4]_i_1/O
                         net (fo=32, routed)          0.948     9.753    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[4].M_AXIS_TDATA_reg[159]_0[0]
    SLICE_X66Y328        FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[4].M_AXIS_TDATA_reg[142]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=19761, routed)       1.942    13.748    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Clk
    SLICE_X66Y328        FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[4].M_AXIS_TDATA_reg[142]/C
                         clock pessimism             -0.475    13.274    
                         clock uncertainty           -0.062    13.212    
    SLICE_X66Y328        FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.061    13.151    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[4].M_AXIS_TDATA_reg[142]
  -------------------------------------------------------------------
                         required time                         13.151    
                         arrival time                          -9.753    
  -------------------------------------------------------------------
                         slack                                  3.398    

Slack (MET) :             3.398ns  (required time - arrival time)
  Source:                 top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[4].M_AXIS_TDATA_reg[157]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_0 rise@9.999ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.332ns  (logic 0.467ns (7.375%)  route 5.865ns (92.625%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.749ns = ( 13.748 - 9.999 ) 
    Source Clock Delay      (SCD):    3.421ns
    Clock Pessimism Removal (CPR):    -0.475ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.165ns (routing 0.769ns, distribution 1.396ns)
  Clock Net Delay (Destination): 1.942ns (routing 0.700ns, distribution 1.242ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=19761, routed)       2.165     3.421    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X73Y281        FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y281        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.500 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]_rep/Q
                         net (fo=26, routed)          1.655     5.155    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_7_0
    SLICE_X52Y363        LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.050     5.205 f  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_17/O
                         net (fo=1, routed)           0.010     5.215    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_17_n_0
    SLICE_X52Y363        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.064     5.279 f  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_7/O
                         net (fo=1, routed)           0.708     5.987    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_7_n_0
    SLICE_X55Y318        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.090     6.077 f  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_3/O
                         net (fo=5, routed)           0.951     7.028    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FSL.ex_fsl_put_reg_0
    SLICE_X79Y273        LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     7.067 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Gen_M_Channel_Handling[0].M_AXIS_TLAST[0]_i_2/O
                         net (fo=32, routed)          1.593     8.660    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_M_Channel_Handling[15].M_AXIS_TDATA_reg[511]
    SLICE_X53Y361        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     8.805 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_M_Channel_Handling[4].M_AXIS_TLAST[4]_i_1/O
                         net (fo=32, routed)          0.948     9.753    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[4].M_AXIS_TDATA_reg[159]_0[0]
    SLICE_X66Y328        FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[4].M_AXIS_TDATA_reg[157]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=19761, routed)       1.942    13.748    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Clk
    SLICE_X66Y328        FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[4].M_AXIS_TDATA_reg[157]/C
                         clock pessimism             -0.475    13.274    
                         clock uncertainty           -0.062    13.212    
    SLICE_X66Y328        FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061    13.151    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[4].M_AXIS_TDATA_reg[157]
  -------------------------------------------------------------------
                         required time                         13.151    
                         arrival time                          -9.753    
  -------------------------------------------------------------------
                         slack                                  3.398    

Slack (MET) :             3.399ns  (required time - arrival time)
  Source:                 top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[4].M_AXIS_TDATA_reg[135]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_0 rise@9.999ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.332ns  (logic 0.467ns (7.375%)  route 5.865ns (92.625%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.749ns = ( 13.748 - 9.999 ) 
    Source Clock Delay      (SCD):    3.421ns
    Clock Pessimism Removal (CPR):    -0.475ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.165ns (routing 0.769ns, distribution 1.396ns)
  Clock Net Delay (Destination): 1.942ns (routing 0.700ns, distribution 1.242ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=19761, routed)       2.165     3.421    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X73Y281        FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y281        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.500 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]_rep/Q
                         net (fo=26, routed)          1.655     5.155    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_7_0
    SLICE_X52Y363        LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.050     5.205 f  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_17/O
                         net (fo=1, routed)           0.010     5.215    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_17_n_0
    SLICE_X52Y363        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.064     5.279 f  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_7/O
                         net (fo=1, routed)           0.708     5.987    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_7_n_0
    SLICE_X55Y318        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.090     6.077 f  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_3/O
                         net (fo=5, routed)           0.951     7.028    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FSL.ex_fsl_put_reg_0
    SLICE_X79Y273        LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     7.067 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Gen_M_Channel_Handling[0].M_AXIS_TLAST[0]_i_2/O
                         net (fo=32, routed)          1.593     8.660    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_M_Channel_Handling[15].M_AXIS_TDATA_reg[511]
    SLICE_X53Y361        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     8.805 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_M_Channel_Handling[4].M_AXIS_TLAST[4]_i_1/O
                         net (fo=32, routed)          0.948     9.753    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[4].M_AXIS_TDATA_reg[159]_0[0]
    SLICE_X66Y328        FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[4].M_AXIS_TDATA_reg[135]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=19761, routed)       1.942    13.748    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Clk
    SLICE_X66Y328        FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[4].M_AXIS_TDATA_reg[135]/C
                         clock pessimism             -0.475    13.274    
                         clock uncertainty           -0.062    13.212    
    SLICE_X66Y328        FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.060    13.152    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[4].M_AXIS_TDATA_reg[135]
  -------------------------------------------------------------------
                         required time                         13.152    
                         arrival time                          -9.753    
  -------------------------------------------------------------------
                         slack                                  3.399    

Slack (MET) :             3.399ns  (required time - arrival time)
  Source:                 top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[4].M_AXIS_TDATA_reg[138]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_0 rise@9.999ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.332ns  (logic 0.467ns (7.375%)  route 5.865ns (92.625%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.749ns = ( 13.748 - 9.999 ) 
    Source Clock Delay      (SCD):    3.421ns
    Clock Pessimism Removal (CPR):    -0.475ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.165ns (routing 0.769ns, distribution 1.396ns)
  Clock Net Delay (Destination): 1.942ns (routing 0.700ns, distribution 1.242ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=19761, routed)       2.165     3.421    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X73Y281        FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y281        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.500 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]_rep/Q
                         net (fo=26, routed)          1.655     5.155    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_7_0
    SLICE_X52Y363        LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.050     5.205 f  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_17/O
                         net (fo=1, routed)           0.010     5.215    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_17_n_0
    SLICE_X52Y363        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.064     5.279 f  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_7/O
                         net (fo=1, routed)           0.708     5.987    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_7_n_0
    SLICE_X55Y318        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.090     6.077 f  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_3/O
                         net (fo=5, routed)           0.951     7.028    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FSL.ex_fsl_put_reg_0
    SLICE_X79Y273        LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     7.067 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Gen_M_Channel_Handling[0].M_AXIS_TLAST[0]_i_2/O
                         net (fo=32, routed)          1.593     8.660    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_M_Channel_Handling[15].M_AXIS_TDATA_reg[511]
    SLICE_X53Y361        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     8.805 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_M_Channel_Handling[4].M_AXIS_TLAST[4]_i_1/O
                         net (fo=32, routed)          0.948     9.753    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[4].M_AXIS_TDATA_reg[159]_0[0]
    SLICE_X66Y328        FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[4].M_AXIS_TDATA_reg[138]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=19761, routed)       1.942    13.748    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Clk
    SLICE_X66Y328        FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[4].M_AXIS_TDATA_reg[138]/C
                         clock pessimism             -0.475    13.274    
                         clock uncertainty           -0.062    13.212    
    SLICE_X66Y328        FDRE (Setup_BFF2_SLICEM_C_CE)
                                                     -0.060    13.152    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[4].M_AXIS_TDATA_reg[138]
  -------------------------------------------------------------------
                         required time                         13.152    
                         arrival time                          -9.753    
  -------------------------------------------------------------------
                         slack                                  3.399    

Slack (MET) :             3.399ns  (required time - arrival time)
  Source:                 top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[4].M_AXIS_TDATA_reg[145]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_0 rise@9.999ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.332ns  (logic 0.467ns (7.375%)  route 5.865ns (92.625%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.749ns = ( 13.748 - 9.999 ) 
    Source Clock Delay      (SCD):    3.421ns
    Clock Pessimism Removal (CPR):    -0.475ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.165ns (routing 0.769ns, distribution 1.396ns)
  Clock Net Delay (Destination): 1.942ns (routing 0.700ns, distribution 1.242ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=19761, routed)       2.165     3.421    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X73Y281        FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y281        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.500 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]_rep/Q
                         net (fo=26, routed)          1.655     5.155    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_7_0
    SLICE_X52Y363        LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.050     5.205 f  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_17/O
                         net (fo=1, routed)           0.010     5.215    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_17_n_0
    SLICE_X52Y363        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.064     5.279 f  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_7/O
                         net (fo=1, routed)           0.708     5.987    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_7_n_0
    SLICE_X55Y318        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.090     6.077 f  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_3/O
                         net (fo=5, routed)           0.951     7.028    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FSL.ex_fsl_put_reg_0
    SLICE_X79Y273        LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     7.067 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Gen_M_Channel_Handling[0].M_AXIS_TLAST[0]_i_2/O
                         net (fo=32, routed)          1.593     8.660    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_M_Channel_Handling[15].M_AXIS_TDATA_reg[511]
    SLICE_X53Y361        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     8.805 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_M_Channel_Handling[4].M_AXIS_TLAST[4]_i_1/O
                         net (fo=32, routed)          0.948     9.753    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[4].M_AXIS_TDATA_reg[159]_0[0]
    SLICE_X66Y328        FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[4].M_AXIS_TDATA_reg[145]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=19761, routed)       1.942    13.748    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Clk
    SLICE_X66Y328        FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[4].M_AXIS_TDATA_reg[145]/C
                         clock pessimism             -0.475    13.274    
                         clock uncertainty           -0.062    13.212    
    SLICE_X66Y328        FDRE (Setup_CFF2_SLICEM_C_CE)
                                                     -0.060    13.152    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[4].M_AXIS_TDATA_reg[145]
  -------------------------------------------------------------------
                         required time                         13.152    
                         arrival time                          -9.753    
  -------------------------------------------------------------------
                         slack                                  3.399    

Slack (MET) :             3.399ns  (required time - arrival time)
  Source:                 top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[4].M_AXIS_TDATA_reg[159]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_0 rise@9.999ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.332ns  (logic 0.467ns (7.375%)  route 5.865ns (92.625%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.749ns = ( 13.748 - 9.999 ) 
    Source Clock Delay      (SCD):    3.421ns
    Clock Pessimism Removal (CPR):    -0.475ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.165ns (routing 0.769ns, distribution 1.396ns)
  Clock Net Delay (Destination): 1.942ns (routing 0.700ns, distribution 1.242ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=19761, routed)       2.165     3.421    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X73Y281        FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y281        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.500 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]_rep/Q
                         net (fo=26, routed)          1.655     5.155    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_7_0
    SLICE_X52Y363        LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.050     5.205 f  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_17/O
                         net (fo=1, routed)           0.010     5.215    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_17_n_0
    SLICE_X52Y363        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.064     5.279 f  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_7/O
                         net (fo=1, routed)           0.708     5.987    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_7_n_0
    SLICE_X55Y318        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.090     6.077 f  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_3/O
                         net (fo=5, routed)           0.951     7.028    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FSL.ex_fsl_put_reg_0
    SLICE_X79Y273        LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     7.067 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Gen_M_Channel_Handling[0].M_AXIS_TLAST[0]_i_2/O
                         net (fo=32, routed)          1.593     8.660    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_M_Channel_Handling[15].M_AXIS_TDATA_reg[511]
    SLICE_X53Y361        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     8.805 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_M_Channel_Handling[4].M_AXIS_TLAST[4]_i_1/O
                         net (fo=32, routed)          0.948     9.753    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[4].M_AXIS_TDATA_reg[159]_0[0]
    SLICE_X66Y328        FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[4].M_AXIS_TDATA_reg[159]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=19761, routed)       1.942    13.748    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Clk
    SLICE_X66Y328        FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[4].M_AXIS_TDATA_reg[159]/C
                         clock pessimism             -0.475    13.274    
                         clock uncertainty           -0.062    13.212    
    SLICE_X66Y328        FDRE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.060    13.152    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[4].M_AXIS_TDATA_reg[159]
  -------------------------------------------------------------------
                         required time                         13.152    
                         arrival time                          -9.753    
  -------------------------------------------------------------------
                         slack                                  3.399    

Slack (MET) :             3.429ns  (required time - arrival time)
  Source:                 top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[12].M_AXIS_TDATA_reg[386]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_0 rise@9.999ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.416ns  (logic 0.467ns (7.279%)  route 5.949ns (92.721%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.864ns = ( 13.863 - 9.999 ) 
    Source Clock Delay      (SCD):    3.421ns
    Clock Pessimism Removal (CPR):    -0.475ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.165ns (routing 0.769ns, distribution 1.396ns)
  Clock Net Delay (Destination): 2.057ns (routing 0.700ns, distribution 1.357ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=19761, routed)       2.165     3.421    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X73Y281        FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y281        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.500 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]_rep/Q
                         net (fo=26, routed)          1.655     5.155    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_7_0
    SLICE_X52Y363        LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.050     5.205 f  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_17/O
                         net (fo=1, routed)           0.010     5.215    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_17_n_0
    SLICE_X52Y363        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.064     5.279 f  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_7/O
                         net (fo=1, routed)           0.708     5.987    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_7_n_0
    SLICE_X55Y318        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.090     6.077 f  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_3/O
                         net (fo=5, routed)           0.951     7.028    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FSL.ex_fsl_put_reg_0
    SLICE_X79Y273        LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     7.067 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Gen_M_Channel_Handling[0].M_AXIS_TLAST[0]_i_2/O
                         net (fo=32, routed)          1.591     8.658    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_M_Channel_Handling[15].M_AXIS_TDATA_reg[511]
    SLICE_X53Y361        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     8.803 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_M_Channel_Handling[12].M_AXIS_TLAST[12]_i_1/O
                         net (fo=32, routed)          1.034     9.837    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[12].M_AXIS_TDATA_reg[415]_0[0]
    SLICE_X48Y405        FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[12].M_AXIS_TDATA_reg[386]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=19761, routed)       2.057    13.863    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Clk
    SLICE_X48Y405        FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[12].M_AXIS_TDATA_reg[386]/C
                         clock pessimism             -0.475    13.389    
                         clock uncertainty           -0.062    13.327    
    SLICE_X48Y405        FDRE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.061    13.266    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[12].M_AXIS_TDATA_reg[386]
  -------------------------------------------------------------------
                         required time                         13.266    
                         arrival time                          -9.837    
  -------------------------------------------------------------------
                         slack                                  3.429    

Slack (MET) :             3.429ns  (required time - arrival time)
  Source:                 top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[12].M_AXIS_TDATA_reg[394]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_0 rise@9.999ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.416ns  (logic 0.467ns (7.279%)  route 5.949ns (92.721%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.864ns = ( 13.863 - 9.999 ) 
    Source Clock Delay      (SCD):    3.421ns
    Clock Pessimism Removal (CPR):    -0.475ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.165ns (routing 0.769ns, distribution 1.396ns)
  Clock Net Delay (Destination): 2.057ns (routing 0.700ns, distribution 1.357ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=19761, routed)       2.165     3.421    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X73Y281        FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y281        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.500 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]_rep/Q
                         net (fo=26, routed)          1.655     5.155    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_7_0
    SLICE_X52Y363        LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.050     5.205 f  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_17/O
                         net (fo=1, routed)           0.010     5.215    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_17_n_0
    SLICE_X52Y363        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.064     5.279 f  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_7/O
                         net (fo=1, routed)           0.708     5.987    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_7_n_0
    SLICE_X55Y318        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.090     6.077 f  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_3/O
                         net (fo=5, routed)           0.951     7.028    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FSL.ex_fsl_put_reg_0
    SLICE_X79Y273        LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     7.067 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Gen_M_Channel_Handling[0].M_AXIS_TLAST[0]_i_2/O
                         net (fo=32, routed)          1.591     8.658    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_M_Channel_Handling[15].M_AXIS_TDATA_reg[511]
    SLICE_X53Y361        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     8.803 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_M_Channel_Handling[12].M_AXIS_TLAST[12]_i_1/O
                         net (fo=32, routed)          1.034     9.837    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[12].M_AXIS_TDATA_reg[415]_0[0]
    SLICE_X48Y405        FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[12].M_AXIS_TDATA_reg[394]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=19761, routed)       2.057    13.863    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Clk
    SLICE_X48Y405        FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[12].M_AXIS_TDATA_reg[394]/C
                         clock pessimism             -0.475    13.389    
                         clock uncertainty           -0.062    13.327    
    SLICE_X48Y405        FDRE (Setup_FFF2_SLICEM_C_CE)
                                                     -0.061    13.266    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[12].M_AXIS_TDATA_reg[394]
  -------------------------------------------------------------------
                         required time                         13.266    
                         arrival time                          -9.837    
  -------------------------------------------------------------------
                         slack                                  3.429    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_0 rise@0.000ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.058ns (36.478%)  route 0.101ns (63.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.499ns
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    -0.395ns
  Clock Net Delay (Source):      2.000ns (routing 0.700ns, distribution 1.300ns)
  Clock Net Delay (Destination): 2.243ns (routing 0.769ns, distribution 1.474ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566     0.566 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.606    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.606 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.939    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.569 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.783    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.807 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=19761, routed)       2.000     3.807    top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X56Y284        FDRE                                         r  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y284        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     3.865 r  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[17]/Q
                         net (fo=1, routed)           0.101     3.966    top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_n_0_[17]
    SLICE_X55Y283        FDRE                                         r  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=19761, routed)       2.243     3.499    top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X55Y283        FDRE                                         r  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]/C
                         clock pessimism              0.395     3.894    
    SLICE_X55Y283        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     3.956    top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]
  -------------------------------------------------------------------
                         required time                         -3.956    
                         arrival time                           3.966    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_6/inst/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_data_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_0 rise@0.000ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.060ns (44.444%)  route 0.075ns (55.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.578ns
    Source Clock Delay      (SCD):    3.853ns
    Clock Pessimism Removal (CPR):    -0.338ns
  Clock Net Delay (Source):      2.046ns (routing 0.700ns, distribution 1.346ns)
  Clock Net Delay (Destination): 2.322ns (routing 0.769ns, distribution 1.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566     0.566 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.606    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.606 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.939    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.569 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.783    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.807 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=19761, routed)       2.046     3.853    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X51Y381        FDRE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y381        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.060     3.913 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][26]/Q
                         net (fo=2, routed)           0.075     3.988    top_level_i/rfsoc_data_pipeline_6/inst/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/s_axis_tdata[26]
    SLICE_X51Y379        FDRE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=19761, routed)       2.322     3.578    top_level_i/rfsoc_data_pipeline_6/inst/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X51Y379        FDRE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_data_reg[26]/C
                         clock pessimism              0.338     3.916    
    SLICE_X51Y379        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     3.978    top_level_i/rfsoc_data_pipeline_6/inst/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_data_reg[26]
  -------------------------------------------------------------------
                         required time                         -3.978    
                         arrival time                           3.988    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_0 rise@0.000ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.059ns (45.038%)  route 0.072ns (54.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.593ns
    Source Clock Delay      (SCD):    3.875ns
    Clock Pessimism Removal (CPR):    -0.341ns
  Clock Net Delay (Source):      2.068ns (routing 0.700ns, distribution 1.368ns)
  Clock Net Delay (Destination): 2.337ns (routing 0.769ns, distribution 1.568ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566     0.566 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.606    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.606 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.939    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.569 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.783    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.807 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=19761, routed)       2.068     3.875    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X92Y274        FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y274        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     3.934 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[5]/Q
                         net (fo=1, routed)           0.072     4.006    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc[5]
    SLICE_X92Y273        FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=19761, routed)       2.337     3.593    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X92Y273        FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[5]/C
                         clock pessimism              0.341     3.934    
    SLICE_X92Y273        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     3.996    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.996    
                         arrival time                           4.006    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_15/inst/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_data_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55/RAMG/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_0 rise@0.000ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.058ns (37.662%)  route 0.096ns (62.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.559ns
    Source Clock Delay      (SCD):    3.832ns
    Clock Pessimism Removal (CPR):    -0.338ns
  Clock Net Delay (Source):      2.025ns (routing 0.700ns, distribution 1.325ns)
  Clock Net Delay (Destination): 2.303ns (routing 0.769ns, distribution 1.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566     0.566 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.606    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.606 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.939    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.569 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.783    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.807 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=19761, routed)       2.025     3.832    top_level_i/rfsoc_data_pipeline_15/inst/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X56Y452        FDRE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_data_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y452        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     3.890 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_data_reg[54]/Q
                         net (fo=1, routed)           0.096     3.986    top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55/DIG0
    SLICE_X56Y453        RAMD32                                       r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55/RAMG/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=19761, routed)       2.303     3.559    top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55/WCLK
    SLICE_X56Y453        RAMD32                                       r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55/RAMG/CLK
                         clock pessimism              0.338     3.897    
    SLICE_X56Y453        RAMD32 (Hold_G5LUT_SLICEM_CLK_I)
                                                      0.078     3.975    top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55/RAMG
  -------------------------------------------------------------------
                         required time                         -3.975    
                         arrival time                           3.986    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 top_level_i/usp_rf_data_converter_0/inst/startup_delay_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/por_timer_start_val_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_0 rise@0.000ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.082ns (25.153%)  route 0.244ns (74.847%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.737ns
    Source Clock Delay      (SCD):    3.965ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Net Delay (Source):      2.158ns (routing 0.700ns, distribution 1.458ns)
  Clock Net Delay (Destination): 2.481ns (routing 0.769ns, distribution 1.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566     0.566 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.606    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.606 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.939    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.569 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.783    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.807 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=19761, routed)       2.158     3.965    top_level_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X111Y237       FDRE                                         r  top_level_i/usp_rf_data_converter_0/inst/startup_delay_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y237       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     4.025 r  top_level_i/usp_rf_data_converter_0/inst/startup_delay_reg[4]/Q
                         net (fo=5, routed)           0.209     4.234    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/por_timer_start_val_reg[19]_0[4]
    SLICE_X110Y245       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.022     4.256 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/por_timer_start_val[8]_i_1/O
                         net (fo=1, routed)           0.035     4.291    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/por_timer_start_val[8]_i_1_n_0
    SLICE_X110Y245       FDRE                                         r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/por_timer_start_val_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=19761, routed)       2.481     3.737    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/s_axi_aclk
    SLICE_X110Y245       FDRE                                         r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/por_timer_start_val_reg[8]/C
                         clock pessimism              0.483     4.219    
    SLICE_X110Y245       FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.060     4.279    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/por_timer_start_val_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.279    
                         arrival time                           4.291    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_0 rise@0.000ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.059ns (29.500%)  route 0.141ns (70.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.567ns
    Source Clock Delay      (SCD):    3.855ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Net Delay (Source):      2.048ns (routing 0.700ns, distribution 1.348ns)
  Clock Net Delay (Destination): 2.311ns (routing 0.769ns, distribution 1.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566     0.566 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.606    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.606 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.939    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.569 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.783    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.807 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=19761, routed)       2.048     3.855    top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X58Y433        FDRE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y433        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     3.914 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=307, routed)         0.141     4.055    top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125/ADDRH3
    SLICE_X60Y436        RAMD32                                       r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=19761, routed)       2.311     3.567    top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125/WCLK
    SLICE_X60Y436        RAMD32                                       r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125/RAMA/CLK
                         clock pessimism              0.385     3.952    
    SLICE_X60Y436        RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR3)
                                                      0.091     4.043    top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125/RAMA
  -------------------------------------------------------------------
                         required time                         -4.043    
                         arrival time                           4.055    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_0 rise@0.000ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.059ns (29.500%)  route 0.141ns (70.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.567ns
    Source Clock Delay      (SCD):    3.855ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Net Delay (Source):      2.048ns (routing 0.700ns, distribution 1.348ns)
  Clock Net Delay (Destination): 2.311ns (routing 0.769ns, distribution 1.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566     0.566 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.606    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.606 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.939    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.569 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.783    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.807 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=19761, routed)       2.048     3.855    top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X58Y433        FDRE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y433        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     3.914 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=307, routed)         0.141     4.055    top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125/ADDRH3
    SLICE_X60Y436        RAMD32                                       r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=19761, routed)       2.311     3.567    top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125/WCLK
    SLICE_X60Y436        RAMD32                                       r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125/RAMA_D1/CLK
                         clock pessimism              0.385     3.952    
    SLICE_X60Y436        RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR3)
                                                      0.091     4.043    top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -4.043    
                         arrival time                           4.055    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_0 rise@0.000ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.059ns (29.500%)  route 0.141ns (70.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.567ns
    Source Clock Delay      (SCD):    3.855ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Net Delay (Source):      2.048ns (routing 0.700ns, distribution 1.348ns)
  Clock Net Delay (Destination): 2.311ns (routing 0.769ns, distribution 1.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566     0.566 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.606    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.606 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.939    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.569 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.783    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.807 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=19761, routed)       2.048     3.855    top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X58Y433        FDRE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y433        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     3.914 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=307, routed)         0.141     4.055    top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125/ADDRH3
    SLICE_X60Y436        RAMD32                                       r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=19761, routed)       2.311     3.567    top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125/WCLK
    SLICE_X60Y436        RAMD32                                       r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125/RAMB/CLK
                         clock pessimism              0.385     3.952    
    SLICE_X60Y436        RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR3)
                                                      0.091     4.043    top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125/RAMB
  -------------------------------------------------------------------
                         required time                         -4.043    
                         arrival time                           4.055    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_0 rise@0.000ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.059ns (29.500%)  route 0.141ns (70.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.567ns
    Source Clock Delay      (SCD):    3.855ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Net Delay (Source):      2.048ns (routing 0.700ns, distribution 1.348ns)
  Clock Net Delay (Destination): 2.311ns (routing 0.769ns, distribution 1.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566     0.566 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.606    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.606 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.939    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.569 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.783    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.807 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=19761, routed)       2.048     3.855    top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X58Y433        FDRE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y433        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     3.914 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=307, routed)         0.141     4.055    top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125/ADDRH3
    SLICE_X60Y436        RAMD32                                       r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=19761, routed)       2.311     3.567    top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125/WCLK
    SLICE_X60Y436        RAMD32                                       r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125/RAMB_D1/CLK
                         clock pessimism              0.385     3.952    
    SLICE_X60Y436        RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR3)
                                                      0.091     4.043    top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -4.043    
                         arrival time                           4.055    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_0 rise@0.000ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.059ns (29.500%)  route 0.141ns (70.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.567ns
    Source Clock Delay      (SCD):    3.855ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Net Delay (Source):      2.048ns (routing 0.700ns, distribution 1.348ns)
  Clock Net Delay (Destination): 2.311ns (routing 0.769ns, distribution 1.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566     0.566 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.606    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.606 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.939    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.569 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.783    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.807 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=19761, routed)       2.048     3.855    top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X58Y433        FDRE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y433        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     3.914 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=307, routed)         0.141     4.055    top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125/ADDRH3
    SLICE_X60Y436        RAMD32                                       r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=19761, routed)       2.311     3.567    top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125/WCLK
    SLICE_X60Y436        RAMD32                                       r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125/RAMC/CLK
                         clock pessimism              0.385     3.952    
    SLICE_X60Y436        RAMD32 (Hold_C5LUT_SLICEM_CLK_WADR3)
                                                      0.091     4.043    top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125/RAMC
  -------------------------------------------------------------------
                         required time                         -4.043    
                         arrival time                           4.055    
  -------------------------------------------------------------------
                         slack                                  0.013    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_top_level_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         9.999
Sources:            { top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     HSADC/DCLK        n/a            4.000         9.999       5.999      HSADC_X0Y0  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/DCLK
Min Period        n/a     HSADC/DCLK        n/a            4.000         9.999       5.999      HSADC_X0Y1  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/DCLK
Min Period        n/a     HSADC/DCLK        n/a            4.000         9.999       5.999      HSADC_X0Y2  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/DCLK
Min Period        n/a     HSADC/DCLK        n/a            4.000         9.999       5.999      HSADC_X0Y3  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/DCLK
Min Period        n/a     HSDAC/DCLK        n/a            4.000         9.999       5.999      HSDAC_X0Y0  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DCLK
Min Period        n/a     HSDAC/DCLK        n/a            4.000         9.999       5.999      HSDAC_X0Y1  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DCLK
Min Period        n/a     HSDAC/DCLK        n/a            4.000         9.999       5.999      HSDAC_X0Y2  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/DCLK
Min Period        n/a     HSDAC/DCLK        n/a            4.000         9.999       5.999      HSDAC_X0Y3  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/DCLK
Min Period        n/a     HSADC/PLL_MONCLK  n/a            2.500         9.999       7.499      HSADC_X0Y0  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/PLL_MONCLK
Min Period        n/a     HSADC/PLL_MONCLK  n/a            2.500         9.999       7.499      HSADC_X0Y1  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/PLL_MONCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         4.999       3.399      HSADC_X0Y2  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/DCLK
Low Pulse Width   Slow    HSADC/DCLK        n/a            1.600         4.999       3.399      HSADC_X0Y1  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/DCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         4.999       3.399      HSADC_X0Y1  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/DCLK
Low Pulse Width   Slow    HSADC/DCLK        n/a            1.600         4.999       3.399      HSADC_X0Y2  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/DCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         4.999       3.399      HSADC_X0Y3  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/DCLK
Low Pulse Width   Fast    HSDAC/DCLK        n/a            1.600         4.999       3.399      HSDAC_X0Y2  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/DCLK
Low Pulse Width   Fast    HSDAC/DCLK        n/a            1.600         4.999       3.399      HSDAC_X0Y3  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/DCLK
Low Pulse Width   Fast    HSDAC/DCLK        n/a            1.600         5.000       3.399      HSDAC_X0Y0  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DCLK
Low Pulse Width   Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y0  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/DCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y0  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         4.999       3.399      HSADC_X0Y0  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         4.999       3.399      HSADC_X0Y3  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/DCLK
High Pulse Width  Slow    HSDAC/DCLK        n/a            1.600         4.999       3.399      HSDAC_X0Y0  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DCLK
High Pulse Width  Slow    HSDAC/DCLK        n/a            1.600         4.999       3.399      HSDAC_X0Y1  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DCLK
High Pulse Width  Slow    HSDAC/DCLK        n/a            1.600         4.999       3.399      HSDAC_X0Y2  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/DCLK
High Pulse Width  Slow    HSDAC/DCLK        n/a            1.600         4.999       3.399      HSDAC_X0Y3  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/DCLK
High Pulse Width  Fast    HSADC/DCLK        n/a            1.600         5.000       3.399      HSADC_X0Y0  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/DCLK
High Pulse Width  Fast    HSADC/DCLK        n/a            1.600         5.000       3.399      HSADC_X0Y1  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/DCLK
High Pulse Width  Fast    HSADC/DCLK        n/a            1.600         5.000       3.399      HSADC_X0Y3  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/DCLK
High Pulse Width  Fast    HSDAC/DCLK        n/a            1.600         5.000       3.399      HSDAC_X0Y0  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DCLK



---------------------------------------------------------------------------------------------------
From Clock:  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       15.160ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.134ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.160ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.028ns  (logic 0.114ns (11.090%)  route 0.914ns (88.911%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.815ns = ( 37.148 - 33.333 ) 
    Source Clock Delay      (SCD):    10.407ns = ( 27.074 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.410ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.806ns (routing 0.920ns, distribution 0.886ns)
  Clock Net Delay (Destination): 1.538ns (routing 0.834ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.673    25.240    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    25.267 f  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=250, routed)         1.806    27.073    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X91Y283        FDRE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y283        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    27.153 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.195    27.347    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X92Y281        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035    27.382 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.719    28.101    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X93Y239        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.788    35.586    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.610 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=250, routed)         1.538    37.148    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X93Y239        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]/C
                         clock pessimism              6.410    43.558    
                         clock uncertainty           -0.235    43.323    
    SLICE_X93Y239        FDCE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.061    43.262    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]
  -------------------------------------------------------------------
                         required time                         43.262    
                         arrival time                         -28.101    
  -------------------------------------------------------------------
                         slack                                 15.160    

Slack (MET) :             15.160ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.028ns  (logic 0.114ns (11.090%)  route 0.914ns (88.911%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.815ns = ( 37.148 - 33.333 ) 
    Source Clock Delay      (SCD):    10.407ns = ( 27.074 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.410ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.806ns (routing 0.920ns, distribution 0.886ns)
  Clock Net Delay (Destination): 1.538ns (routing 0.834ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.673    25.240    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    25.267 f  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=250, routed)         1.806    27.073    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X91Y283        FDRE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y283        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    27.153 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.195    27.347    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X92Y281        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035    27.382 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.719    28.101    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X93Y239        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.788    35.586    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.610 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=250, routed)         1.538    37.148    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X93Y239        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]/C
                         clock pessimism              6.410    43.558    
                         clock uncertainty           -0.235    43.323    
    SLICE_X93Y239        FDCE (Setup_FFF2_SLICEM_C_CE)
                                                     -0.061    43.262    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]
  -------------------------------------------------------------------
                         required time                         43.262    
                         arrival time                         -28.101    
  -------------------------------------------------------------------
                         slack                                 15.160    

Slack (MET) :             15.160ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.028ns  (logic 0.114ns (11.090%)  route 0.914ns (88.911%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.815ns = ( 37.148 - 33.333 ) 
    Source Clock Delay      (SCD):    10.407ns = ( 27.074 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.410ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.806ns (routing 0.920ns, distribution 0.886ns)
  Clock Net Delay (Destination): 1.538ns (routing 0.834ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.673    25.240    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    25.267 f  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=250, routed)         1.806    27.073    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X91Y283        FDRE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y283        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    27.153 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.195    27.347    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X92Y281        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035    27.382 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.719    28.101    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X93Y239        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.788    35.586    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.610 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=250, routed)         1.538    37.148    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X93Y239        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[2]/C
                         clock pessimism              6.410    43.558    
                         clock uncertainty           -0.235    43.323    
    SLICE_X93Y239        FDCE (Setup_GFF2_SLICEM_C_CE)
                                                     -0.061    43.262    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[2]
  -------------------------------------------------------------------
                         required time                         43.262    
                         arrival time                         -28.101    
  -------------------------------------------------------------------
                         slack                                 15.160    

Slack (MET) :             15.160ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.028ns  (logic 0.114ns (11.090%)  route 0.914ns (88.911%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.815ns = ( 37.148 - 33.333 ) 
    Source Clock Delay      (SCD):    10.407ns = ( 27.074 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.410ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.806ns (routing 0.920ns, distribution 0.886ns)
  Clock Net Delay (Destination): 1.538ns (routing 0.834ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.673    25.240    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    25.267 f  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=250, routed)         1.806    27.073    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X91Y283        FDRE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y283        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    27.153 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.195    27.347    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X92Y281        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035    27.382 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.719    28.101    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X93Y239        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.788    35.586    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.610 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=250, routed)         1.538    37.148    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X93Y239        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[3]/C
                         clock pessimism              6.410    43.558    
                         clock uncertainty           -0.235    43.323    
    SLICE_X93Y239        FDCE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.061    43.262    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[3]
  -------------------------------------------------------------------
                         required time                         43.262    
                         arrival time                         -28.101    
  -------------------------------------------------------------------
                         slack                                 15.160    

Slack (MET) :             15.295ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.317ns (29.682%)  route 0.751ns (70.318%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.862ns = ( 20.529 - 16.667 ) 
    Source Clock Delay      (SCD):    10.367ns
    Clock Pessimism Removal (CPR):    6.497ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.766ns (routing 0.920ns, distribution 0.846ns)
  Clock Net Delay (Destination): 1.585ns (routing 0.834ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.673     8.573    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.601 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=250, routed)         1.766    10.367    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X91Y281        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y281        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    10.446 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/Q
                         net (fo=6, routed)           0.363    10.809    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_UART.tx_buffered_reg_0[7]
    SLICE_X91Y282        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148    10.957 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.205    11.162    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X91Y282        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.090    11.252 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.183    11.435    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X91Y283        FDRE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    17.132 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.788    18.920    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    18.944 f  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=250, routed)         1.585    20.528    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X91Y283        FDRE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              6.497    27.025    
                         clock uncertainty           -0.235    26.790    
    SLICE_X91Y283        FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060    26.730    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         26.730    
                         arrival time                         -11.435    
  -------------------------------------------------------------------
                         slack                                 15.295    

Slack (MET) :             15.357ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.918ns  (logic 0.114ns (12.418%)  route 0.804ns (87.582%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.862ns = ( 37.195 - 33.333 ) 
    Source Clock Delay      (SCD):    10.407ns = ( 27.074 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.449ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.806ns (routing 0.920ns, distribution 0.886ns)
  Clock Net Delay (Destination): 1.585ns (routing 0.834ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.673    25.240    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    25.267 f  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=250, routed)         1.806    27.073    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X91Y283        FDRE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y283        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    27.153 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.195    27.347    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X92Y281        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035    27.382 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.609    27.991    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X93Y241        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.788    35.586    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.610 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=250, routed)         1.585    37.195    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X93Y241        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[5]/C
                         clock pessimism              6.449    43.644    
                         clock uncertainty           -0.235    43.409    
    SLICE_X93Y241        FDCE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.061    43.348    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[5]
  -------------------------------------------------------------------
                         required time                         43.348    
                         arrival time                         -27.992    
  -------------------------------------------------------------------
                         slack                                 15.357    

Slack (MET) :             15.357ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.918ns  (logic 0.114ns (12.418%)  route 0.804ns (87.582%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.862ns = ( 37.195 - 33.333 ) 
    Source Clock Delay      (SCD):    10.407ns = ( 27.074 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.449ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.806ns (routing 0.920ns, distribution 0.886ns)
  Clock Net Delay (Destination): 1.585ns (routing 0.834ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.673    25.240    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    25.267 f  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=250, routed)         1.806    27.073    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X91Y283        FDRE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y283        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    27.153 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.195    27.347    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X92Y281        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035    27.382 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.609    27.991    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X93Y241        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.788    35.586    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.610 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=250, routed)         1.585    37.195    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X93Y241        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[7]/C
                         clock pessimism              6.449    43.644    
                         clock uncertainty           -0.235    43.409    
    SLICE_X93Y241        FDCE (Setup_FFF2_SLICEM_C_CE)
                                                     -0.061    43.348    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[7]
  -------------------------------------------------------------------
                         required time                         43.348    
                         arrival time                         -27.992    
  -------------------------------------------------------------------
                         slack                                 15.357    

Slack (MET) :             15.358ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.917ns  (logic 0.114ns (12.432%)  route 0.803ns (87.568%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.862ns = ( 37.195 - 33.333 ) 
    Source Clock Delay      (SCD):    10.407ns = ( 27.074 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.449ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.806ns (routing 0.920ns, distribution 0.886ns)
  Clock Net Delay (Destination): 1.585ns (routing 0.834ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.673    25.240    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    25.267 f  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=250, routed)         1.806    27.073    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X91Y283        FDRE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y283        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    27.153 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.195    27.347    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X92Y281        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035    27.382 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.608    27.990    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X93Y241        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.788    35.586    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.610 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=250, routed)         1.585    37.195    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X93Y241        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[4]/C
                         clock pessimism              6.449    43.644    
                         clock uncertainty           -0.235    43.409    
    SLICE_X93Y241        FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061    43.348    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[4]
  -------------------------------------------------------------------
                         required time                         43.348    
                         arrival time                         -27.991    
  -------------------------------------------------------------------
                         slack                                 15.358    

Slack (MET) :             15.358ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.917ns  (logic 0.114ns (12.432%)  route 0.803ns (87.568%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.862ns = ( 37.195 - 33.333 ) 
    Source Clock Delay      (SCD):    10.407ns = ( 27.074 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.449ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.806ns (routing 0.920ns, distribution 0.886ns)
  Clock Net Delay (Destination): 1.585ns (routing 0.834ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.673    25.240    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    25.267 f  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=250, routed)         1.806    27.073    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X91Y283        FDRE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y283        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    27.153 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.195    27.347    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X92Y281        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035    27.382 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.608    27.990    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X93Y241        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.788    35.586    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.610 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=250, routed)         1.585    37.195    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X93Y241        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[6]/C
                         clock pessimism              6.449    43.644    
                         clock uncertainty           -0.235    43.409    
    SLICE_X93Y241        FDCE (Setup_FFF_SLICEM_C_CE)
                                                     -0.061    43.348    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[6]
  -------------------------------------------------------------------
                         required time                         43.348    
                         arrival time                         -27.991    
  -------------------------------------------------------------------
                         slack                                 15.358    

Slack (MET) :             15.434ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.960ns  (logic 0.260ns (27.083%)  route 0.700ns (72.917%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.848ns = ( 37.181 - 33.333 ) 
    Source Clock Delay      (SCD):    10.407ns = ( 27.074 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.496ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.806ns (routing 0.920ns, distribution 0.886ns)
  Clock Net Delay (Destination): 1.571ns (routing 0.834ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.673    25.240    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    25.267 f  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=250, routed)         1.806    27.073    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X91Y283        FDRE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y283        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    27.153 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.195    27.347    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X92Y281        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035    27.382 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.456    27.838    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X91Y277        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146    27.984 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.049    28.033    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X91Y277        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.788    35.586    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.610 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=250, routed)         1.571    37.181    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X91Y277        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              6.496    43.677    
                         clock uncertainty           -0.235    43.442    
    SLICE_X91Y277        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025    43.467    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         43.467    
                         arrival time                         -28.034    
  -------------------------------------------------------------------
                         slack                                 15.434    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.059ns (43.066%)  route 0.078ns (56.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.402ns
    Source Clock Delay      (SCD):    3.851ns
    Clock Pessimism Removal (CPR):    6.496ns
  Clock Net Delay (Source):      1.574ns (routing 0.834ns, distribution 0.740ns)
  Clock Net Delay (Destination): 1.801ns (routing 0.920ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.788     2.253    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.277 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=250, routed)         1.574     3.851    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X91Y284        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y284        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     3.910 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_reg[13]/Q
                         net (fo=3, routed)           0.078     3.988    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample[13]
    SLICE_X91Y283        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.673     8.573    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.601 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=250, routed)         1.801    10.402    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X91Y283        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[13]/C
                         clock pessimism             -6.496     3.906    
    SLICE_X91Y283        FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     3.968    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.968    
                         arrival time                           3.988    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.037ns (47.436%)  route 0.041ns (52.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.889ns
    Source Clock Delay      (SCD):    2.872ns
    Clock Pessimism Removal (CPR):    6.011ns
  Clock Net Delay (Source):      0.986ns (routing 0.507ns, distribution 0.479ns)
  Clock Net Delay (Destination): 1.121ns (routing 0.569ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.404     1.869    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.886 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=250, routed)         0.986     2.872    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X87Y251        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y251        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.909 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[6]/Q
                         net (fo=2, routed)           0.041     2.950    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[6]
    SLICE_X87Y251        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.849     7.749    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.768 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=250, routed)         1.121     8.889    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X87Y251        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]/C
                         clock pessimism             -6.011     2.878    
    SLICE_X87Y251        FDCE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     2.925    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.925    
                         arrival time                           2.950    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.082ns  (logic 0.037ns (45.122%)  route 0.045ns (54.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.890ns
    Source Clock Delay      (SCD):    2.874ns
    Clock Pessimism Removal (CPR):    6.010ns
  Clock Net Delay (Source):      0.988ns (routing 0.507ns, distribution 0.481ns)
  Clock Net Delay (Destination): 1.122ns (routing 0.569ns, distribution 0.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.404     1.869    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.886 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=250, routed)         0.988     2.874    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X86Y253        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y253        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.911 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[12]/Q
                         net (fo=2, routed)           0.045     2.956    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[12]
    SLICE_X86Y253        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.849     7.749    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.768 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=250, routed)         1.122     8.890    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X86Y253        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[11]/C
                         clock pessimism             -6.010     2.880    
    SLICE_X86Y253        FDCE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     2.927    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.927    
                         arrival time                           2.956    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.082ns  (logic 0.037ns (45.122%)  route 0.045ns (54.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.878ns
    Source Clock Delay      (SCD):    2.862ns
    Clock Pessimism Removal (CPR):    6.010ns
  Clock Net Delay (Source):      0.976ns (routing 0.507ns, distribution 0.469ns)
  Clock Net Delay (Destination): 1.110ns (routing 0.569ns, distribution 0.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.404     1.869    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.886 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=250, routed)         0.976     2.862    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X86Y276        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y276        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.899 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[29]/Q
                         net (fo=3, routed)           0.045     2.944    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[29]
    SLICE_X86Y276        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.849     7.749    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.768 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=250, routed)         1.110     8.878    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X86Y276        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[28]/C
                         clock pessimism             -6.010     2.868    
    SLICE_X86Y276        FDCE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     2.915    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.915    
                         arrival time                           2.944    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.082ns  (logic 0.037ns (45.122%)  route 0.045ns (54.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.888ns
    Source Clock Delay      (SCD):    2.871ns
    Clock Pessimism Removal (CPR):    6.011ns
  Clock Net Delay (Source):      0.985ns (routing 0.507ns, distribution 0.478ns)
  Clock Net Delay (Destination): 1.120ns (routing 0.569ns, distribution 0.551ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.404     1.869    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.886 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=250, routed)         0.985     2.871    top_level_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X93Y280        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y280        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.908 r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/Q
                         net (fo=2, routed)           0.045     2.953    top_level_i/mdm_1/U0/MDM_Core_I1/TDI_Shifter[2]
    SLICE_X93Y280        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.849     7.749    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.768 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=250, routed)         1.120     8.888    top_level_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X93Y280        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C
                         clock pessimism             -6.011     2.877    
    SLICE_X93Y280        FDCE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     2.924    top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.924    
                         arrival time                           2.953    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_11/C
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.058ns (33.526%)  route 0.115ns (66.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.375ns
    Source Clock Delay      (SCD):    3.844ns
    Clock Pessimism Removal (CPR):    6.450ns
  Clock Net Delay (Source):      1.567ns (routing 0.834ns, distribution 0.733ns)
  Clock Net Delay (Destination): 1.774ns (routing 0.920ns, distribution 0.854ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.788     2.253    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.277 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=250, routed)         1.567     3.844    top_level_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X95Y272        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y272        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     3.902 r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_11/Q
                         net (fo=1, routed)           0.115     4.017    top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_11_n_0
    SLICE_X96Y271        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.673     8.573    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.601 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=250, routed)         1.774    10.375    top_level_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X96Y271        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12/C
                         clock pessimism             -6.450     3.925    
    SLICE_X96Y271        FDCE (Hold_FFF2_SLICEM_C_D)
                                                      0.062     3.987    top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12
  -------------------------------------------------------------------
                         required time                         -3.987    
                         arrival time                           4.017    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.060ns (45.801%)  route 0.071ns (54.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.381ns
    Source Clock Delay      (SCD):    3.851ns
    Clock Pessimism Removal (CPR):    6.497ns
  Clock Net Delay (Source):      1.574ns (routing 0.834ns, distribution 0.740ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.920ns, distribution 0.860ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.788     2.253    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.277 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=250, routed)         1.574     3.851    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X91Y284        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y284        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     3.911 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_reg[14]/Q
                         net (fo=3, routed)           0.071     3.982    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample[14]
    SLICE_X91Y285        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.673     8.573    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.601 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=250, routed)         1.780    10.381    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X91Y285        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[14]/C
                         clock pessimism             -6.497     3.884    
    SLICE_X91Y285        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     3.946    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.946    
                         arrival time                           3.982    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.039ns (38.235%)  route 0.063ns (61.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.889ns
    Source Clock Delay      (SCD):    2.872ns
    Clock Pessimism Removal (CPR):    5.999ns
  Clock Net Delay (Source):      0.986ns (routing 0.507ns, distribution 0.479ns)
  Clock Net Delay (Destination): 1.121ns (routing 0.569ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.404     1.869    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.886 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=250, routed)         0.986     2.872    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X87Y250        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y250        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.911 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[18]/Q
                         net (fo=2, routed)           0.063     2.974    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[18]
    SLICE_X87Y251        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.849     7.749    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.768 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=250, routed)         1.121     8.889    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X87Y251        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/C
                         clock pessimism             -5.999     2.890    
    SLICE_X87Y251        FDCE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     2.937    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.937    
                         arrival time                           2.974    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.053ns (57.609%)  route 0.039ns (42.391%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.899ns
    Source Clock Delay      (SCD):    2.882ns
    Clock Pessimism Removal (CPR):    6.011ns
  Clock Net Delay (Source):      0.996ns (routing 0.507ns, distribution 0.489ns)
  Clock Net Delay (Destination): 1.131ns (routing 0.569ns, distribution 0.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.404     1.869    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.886 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=250, routed)         0.996     2.882    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X92Y246        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y246        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.921 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[5]/Q
                         net (fo=1, routed)           0.023     2.944    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].FDRE_I/Q[0]
    SLICE_X92Y246        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.014     2.958 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].FDRE_I/Use_UART.tdo_reg[6]_i_1/O
                         net (fo=1, routed)           0.016     2.974    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I_n_7
    SLICE_X92Y246        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.849     7.749    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.768 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=250, routed)         1.131     8.899    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X92Y246        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[6]/C
                         clock pessimism             -6.011     2.888    
    SLICE_X92Y246        FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.046     2.934    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.934    
                         arrival time                           2.974    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0/C
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[0]__0/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.059ns (63.441%)  route 0.034ns (36.559%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.889ns
    Source Clock Delay      (SCD):    2.872ns
    Clock Pessimism Removal (CPR):    6.011ns
  Clock Net Delay (Source):      0.986ns (routing 0.507ns, distribution 0.479ns)
  Clock Net Delay (Destination): 1.121ns (routing 0.569ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.404     1.869    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.886 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=250, routed)         0.986     2.872    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X92Y282        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y282        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     2.911 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0/Q
                         net (fo=3, routed)           0.028     2.939    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]
    SLICE_X92Y282        LUT4 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.020     2.959 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count[0]__0_i_2/O
                         net (fo=1, routed)           0.006     2.965    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in[5]
    SLICE_X92Y282        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.849     7.749    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.768 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y3 (CLOCK_ROOT)    net (fo=250, routed)         1.121     8.889    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X92Y282        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[0]__0/C
                         clock pessimism             -6.011     2.878    
    SLICE_X92Y282        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.925    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[0]__0
  -------------------------------------------------------------------
                         required time                         -2.925    
                         arrival time                           2.965    
  -------------------------------------------------------------------
                         slack                                  0.040    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I     n/a            1.290         33.333      32.043     BUFGCE_X0Y128  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X94Y276  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X94Y276  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X94Y276  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X94Y276  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X96Y271  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X96Y271  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X96Y271  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X90Y276  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X90Y276  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X90Y263  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.532         16.666      16.134     SLICE_X90Y263  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X94Y276  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X94Y276  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X94Y276  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X94Y276  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X94Y276  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X94Y276  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X94Y276  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X94Y276  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.532         16.667      16.135     SLICE_X94Y276  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.532         16.667      16.135     SLICE_X94Y276  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.532         16.667      16.135     SLICE_X94Y276  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.532         16.667      16.135     SLICE_X94Y276  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.532         16.667      16.135     SLICE_X96Y271  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.532         16.667      16.135     SLICE_X96Y271  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.532         16.667      16.135     SLICE_X96Y271  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.532         16.667      16.135     SLICE_X90Y276  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.532         16.667      16.135     SLICE_X90Y276  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.532         16.667      16.135     SLICE_X90Y276  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       30.817ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.481ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       33.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.817ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.971ns  (logic 0.552ns (28.006%)  route 1.419ns (71.994%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 68.470 - 66.666 ) 
    Source Clock Delay      (SCD):    7.156ns = ( 40.489 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.103ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.056ns (routing 0.069ns, distribution 1.987ns)
  Clock Net Delay (Destination): 1.339ns (routing 0.055ns, distribution 1.284ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.056    40.489    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X92Y281        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y281        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    40.568 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=19, routed)          0.289    40.857    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X91Y279        LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.158    41.015 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=4, routed)           0.142    41.157    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X91Y278        LUT4 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.167    41.324 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=3, routed)           0.188    41.512    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_1_sn_1
    SLICE_X90Y279        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148    41.660 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.800    42.460    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X87Y276        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.339    68.470    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X87Y276        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              5.103    73.573    
                         clock uncertainty           -0.235    73.338    
    SLICE_X87Y276        FDCE (Setup_AFF_SLICEM_C_CE)
                                                     -0.061    73.277    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         73.277    
                         arrival time                         -42.460    
  -------------------------------------------------------------------
                         slack                                 30.817    

Slack (MET) :             30.818ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.971ns  (logic 0.552ns (28.006%)  route 1.419ns (71.994%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 68.470 - 66.666 ) 
    Source Clock Delay      (SCD):    7.156ns = ( 40.489 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.103ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.056ns (routing 0.069ns, distribution 1.987ns)
  Clock Net Delay (Destination): 1.339ns (routing 0.055ns, distribution 1.284ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.056    40.489    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X92Y281        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y281        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    40.568 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=19, routed)          0.289    40.857    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X91Y279        LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.158    41.015 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=4, routed)           0.142    41.157    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X91Y278        LUT4 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.167    41.324 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=3, routed)           0.188    41.512    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_1_sn_1
    SLICE_X90Y279        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148    41.660 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.800    42.460    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X87Y276        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.339    68.470    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X87Y276        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              5.103    73.573    
                         clock uncertainty           -0.235    73.338    
    SLICE_X87Y276        FDCE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.060    73.278    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         73.278    
                         arrival time                         -42.460    
  -------------------------------------------------------------------
                         slack                                 30.818    

Slack (MET) :             30.851ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.895ns  (logic 0.552ns (29.129%)  route 1.343ns (70.871%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.762ns = ( 68.428 - 66.666 ) 
    Source Clock Delay      (SCD):    7.156ns = ( 40.489 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.103ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.056ns (routing 0.069ns, distribution 1.987ns)
  Clock Net Delay (Destination): 1.297ns (routing 0.055ns, distribution 1.242ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.056    40.489    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X92Y281        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y281        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    40.568 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=19, routed)          0.289    40.857    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X91Y279        LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.158    41.015 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=4, routed)           0.142    41.157    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X91Y278        LUT4 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.167    41.324 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=3, routed)           0.188    41.512    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_1_sn_1
    SLICE_X90Y279        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148    41.660 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.724    42.384    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X86Y277        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.297    68.428    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X86Y277        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              5.103    73.531    
                         clock uncertainty           -0.235    73.296    
    SLICE_X86Y277        FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061    73.235    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         73.235    
                         arrival time                         -42.384    
  -------------------------------------------------------------------
                         slack                                 30.851    

Slack (MET) :             30.892ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.855ns  (logic 0.552ns (29.757%)  route 1.303ns (70.243%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.763ns = ( 68.429 - 66.666 ) 
    Source Clock Delay      (SCD):    7.156ns = ( 40.489 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.103ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.056ns (routing 0.069ns, distribution 1.987ns)
  Clock Net Delay (Destination): 1.298ns (routing 0.055ns, distribution 1.243ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.056    40.489    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X92Y281        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y281        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    40.568 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=19, routed)          0.289    40.857    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X91Y279        LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.158    41.015 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=4, routed)           0.142    41.157    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X91Y278        LUT4 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.167    41.324 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=3, routed)           0.188    41.512    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_1_sn_1
    SLICE_X90Y279        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148    41.660 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.684    42.344    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X86Y277        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.298    68.429    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X86Y277        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              5.103    73.532    
                         clock uncertainty           -0.235    73.297    
    SLICE_X86Y277        FDCE (Setup_AFF_SLICEM_C_CE)
                                                     -0.061    73.236    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         73.236    
                         arrival time                         -42.344    
  -------------------------------------------------------------------
                         slack                                 30.892    

Slack (MET) :             30.900ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.787ns  (logic 0.552ns (30.890%)  route 1.235ns (69.110%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.703ns = ( 68.369 - 66.666 ) 
    Source Clock Delay      (SCD):    7.156ns = ( 40.489 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.103ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.056ns (routing 0.069ns, distribution 1.987ns)
  Clock Net Delay (Destination): 1.238ns (routing 0.055ns, distribution 1.183ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.056    40.489    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X92Y281        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y281        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    40.568 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=19, routed)          0.289    40.857    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X91Y279        LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.158    41.015 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=4, routed)           0.142    41.157    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X91Y278        LUT4 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.167    41.324 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=3, routed)           0.188    41.512    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_1_sn_1
    SLICE_X90Y279        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148    41.660 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.616    42.276    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X86Y275        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.238    68.369    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X86Y275        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              5.103    73.472    
                         clock uncertainty           -0.235    73.237    
    SLICE_X86Y275        FDCE (Setup_AFF_SLICEM_C_CE)
                                                     -0.061    73.176    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         73.176    
                         arrival time                         -42.276    
  -------------------------------------------------------------------
                         slack                                 30.900    

Slack (MET) :             31.084ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.660ns  (logic 0.552ns (33.253%)  route 1.108ns (66.747%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.760ns = ( 68.426 - 66.666 ) 
    Source Clock Delay      (SCD):    7.156ns = ( 40.489 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.103ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.056ns (routing 0.069ns, distribution 1.987ns)
  Clock Net Delay (Destination): 1.295ns (routing 0.055ns, distribution 1.240ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.056    40.489    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X92Y281        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y281        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    40.568 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=19, routed)          0.289    40.857    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X91Y279        LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.158    41.015 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=4, routed)           0.142    41.157    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X91Y278        LUT4 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.167    41.324 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=3, routed)           0.188    41.512    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_1_sn_1
    SLICE_X90Y279        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148    41.660 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.489    42.149    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X86Y273        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.295    68.426    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X86Y273        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              5.103    73.529    
                         clock uncertainty           -0.235    73.294    
    SLICE_X86Y273        FDCE (Setup_AFF_SLICEM_C_CE)
                                                     -0.061    73.233    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         73.233    
                         arrival time                         -42.149    
  -------------------------------------------------------------------
                         slack                                 31.084    

Slack (MET) :             31.191ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.588ns  (logic 0.552ns (34.761%)  route 1.036ns (65.239%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 68.461 - 66.666 ) 
    Source Clock Delay      (SCD):    7.156ns = ( 40.489 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.103ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.056ns (routing 0.069ns, distribution 1.987ns)
  Clock Net Delay (Destination): 1.330ns (routing 0.055ns, distribution 1.275ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.056    40.489    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X92Y281        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y281        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    40.568 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=19, routed)          0.289    40.857    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X91Y279        LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.158    41.015 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=4, routed)           0.142    41.157    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X91Y278        LUT4 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.167    41.324 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=3, routed)           0.188    41.512    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_1_sn_1
    SLICE_X90Y279        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148    41.660 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.417    42.077    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X87Y273        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.330    68.461    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X87Y273        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              5.103    73.564    
                         clock uncertainty           -0.235    73.329    
    SLICE_X87Y273        FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061    73.268    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         73.268    
                         arrival time                         -42.077    
  -------------------------------------------------------------------
                         slack                                 31.191    

Slack (MET) :             31.215ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.532ns  (logic 0.552ns (36.031%)  route 0.980ns (63.969%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.763ns = ( 68.429 - 66.666 ) 
    Source Clock Delay      (SCD):    7.156ns = ( 40.489 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.103ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.056ns (routing 0.069ns, distribution 1.987ns)
  Clock Net Delay (Destination): 1.298ns (routing 0.055ns, distribution 1.243ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.056    40.489    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X92Y281        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y281        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    40.568 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=19, routed)          0.289    40.857    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X91Y279        LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.158    41.015 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=4, routed)           0.142    41.157    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X91Y278        LUT4 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.167    41.324 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=3, routed)           0.188    41.512    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_1_sn_1
    SLICE_X90Y279        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148    41.660 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.361    42.021    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X87Y274        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.298    68.429    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X87Y274        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              5.103    73.532    
                         clock uncertainty           -0.235    73.297    
    SLICE_X87Y274        FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061    73.236    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         73.236    
                         arrival time                         -42.021    
  -------------------------------------------------------------------
                         slack                                 31.215    

Slack (MET) :             31.438ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.533ns  (logic 0.313ns (20.417%)  route 1.220ns (79.582%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.821ns = ( 68.487 - 66.666 ) 
    Source Clock Delay      (SCD):    7.156ns = ( 40.489 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.269ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.056ns (routing 0.069ns, distribution 1.987ns)
  Clock Net Delay (Destination): 1.356ns (routing 0.055ns, distribution 1.301ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.056    40.489    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X92Y281        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y281        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    40.568 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=19, routed)          0.271    40.839    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X91Y281        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110    40.949 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_31_INST_0_i_2/O
                         net (fo=5, routed)           0.518    41.467    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_0
    SLICE_X91Y281        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124    41.591 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.431    42.022    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X91Y280        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.356    68.487    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X91Y280        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
                         clock pessimism              5.269    73.756    
                         clock uncertainty           -0.235    73.520    
    SLICE_X91Y280        FDCE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.060    73.460    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]
  -------------------------------------------------------------------
                         required time                         73.460    
                         arrival time                         -42.022    
  -------------------------------------------------------------------
                         slack                                 31.438    

Slack (MET) :             31.440ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.531ns  (logic 0.313ns (20.444%)  route 1.218ns (79.556%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.821ns = ( 68.487 - 66.666 ) 
    Source Clock Delay      (SCD):    7.156ns = ( 40.489 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.269ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.056ns (routing 0.069ns, distribution 1.987ns)
  Clock Net Delay (Destination): 1.356ns (routing 0.055ns, distribution 1.301ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.056    40.489    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X92Y281        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y281        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    40.568 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=19, routed)          0.271    40.839    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X91Y281        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110    40.949 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_31_INST_0_i_2/O
                         net (fo=5, routed)           0.518    41.467    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_0
    SLICE_X91Y281        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124    41.591 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.429    42.020    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X91Y280        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.356    68.487    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X91Y280        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
                         clock pessimism              5.269    73.756    
                         clock uncertainty           -0.235    73.520    
    SLICE_X91Y280        FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060    73.460    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]
  -------------------------------------------------------------------
                         required time                         73.460    
                         arrival time                         -42.020    
  -------------------------------------------------------------------
                         slack                                 31.440    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.618ns  (logic 0.074ns (11.974%)  route 0.544ns (88.026%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.519ns = ( 39.852 - 33.333 ) 
    Source Clock Delay      (SCD):    1.507ns = ( 34.840 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.868ns
  Clock Net Delay (Source):      1.042ns (routing 0.055ns, distribution 0.987ns)
  Clock Net Delay (Destination): 1.419ns (routing 0.069ns, distribution 1.350ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.042    34.840    top_level_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X93Y281        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y281        FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039    34.879 f  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.278    35.157    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X91Y281        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.035    35.192 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.266    35.458    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X91Y281        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.419    39.852    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X91Y281        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -4.868    34.984    
    SLICE_X91Y281        FDCE (Hold_EFF2_SLICEL_C_CE)
                                                     -0.007    34.977    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -34.977    
                         arrival time                          35.458    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.618ns  (logic 0.074ns (11.974%)  route 0.544ns (88.026%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.519ns = ( 39.852 - 33.333 ) 
    Source Clock Delay      (SCD):    1.507ns = ( 34.840 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.868ns
  Clock Net Delay (Source):      1.042ns (routing 0.055ns, distribution 0.987ns)
  Clock Net Delay (Destination): 1.419ns (routing 0.069ns, distribution 1.350ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.042    34.840    top_level_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X93Y281        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y281        FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039    34.879 f  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.278    35.157    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X91Y281        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.035    35.192 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.266    35.458    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X91Y281        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.419    39.852    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X91Y281        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -4.868    34.984    
    SLICE_X91Y281        FDCE (Hold_FFF2_SLICEL_C_CE)
                                                     -0.007    34.977    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -34.977    
                         arrival time                          35.458    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.618ns  (logic 0.074ns (11.974%)  route 0.544ns (88.026%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.519ns = ( 39.852 - 33.333 ) 
    Source Clock Delay      (SCD):    1.507ns = ( 34.840 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.868ns
  Clock Net Delay (Source):      1.042ns (routing 0.055ns, distribution 0.987ns)
  Clock Net Delay (Destination): 1.419ns (routing 0.069ns, distribution 1.350ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.042    34.840    top_level_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X93Y281        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y281        FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039    34.879 f  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.278    35.157    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X91Y281        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.035    35.192 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.266    35.458    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X91Y281        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.419    39.852    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X91Y281        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -4.868    34.984    
    SLICE_X91Y281        FDCE (Hold_GFF2_SLICEL_C_CE)
                                                     -0.007    34.977    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -34.977    
                         arrival time                          35.458    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.618ns  (logic 0.074ns (11.974%)  route 0.544ns (88.026%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.519ns = ( 39.852 - 33.333 ) 
    Source Clock Delay      (SCD):    1.507ns = ( 34.840 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.868ns
  Clock Net Delay (Source):      1.042ns (routing 0.055ns, distribution 0.987ns)
  Clock Net Delay (Destination): 1.419ns (routing 0.069ns, distribution 1.350ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.042    34.840    top_level_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X93Y281        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y281        FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039    34.879 f  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.278    35.157    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X91Y281        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.035    35.192 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.266    35.458    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X91Y281        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.419    39.852    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X91Y281        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -4.868    34.984    
    SLICE_X91Y281        FDCE (Hold_EFF_SLICEL_C_CE)
                                                     -0.008    34.976    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -34.976    
                         arrival time                          35.458    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.618ns  (logic 0.074ns (11.974%)  route 0.544ns (88.026%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.519ns = ( 39.852 - 33.333 ) 
    Source Clock Delay      (SCD):    1.507ns = ( 34.840 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.868ns
  Clock Net Delay (Source):      1.042ns (routing 0.055ns, distribution 0.987ns)
  Clock Net Delay (Destination): 1.419ns (routing 0.069ns, distribution 1.350ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.042    34.840    top_level_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X93Y281        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y281        FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039    34.879 f  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.278    35.157    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X91Y281        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.035    35.192 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.266    35.458    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X91Y281        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.419    39.852    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X91Y281        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -4.868    34.984    
    SLICE_X91Y281        FDCE (Hold_FFF_SLICEL_C_CE)
                                                     -0.008    34.976    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -34.976    
                         arrival time                          35.458    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.618ns  (logic 0.074ns (11.974%)  route 0.544ns (88.026%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.519ns = ( 39.852 - 33.333 ) 
    Source Clock Delay      (SCD):    1.507ns = ( 34.840 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.868ns
  Clock Net Delay (Source):      1.042ns (routing 0.055ns, distribution 0.987ns)
  Clock Net Delay (Destination): 1.419ns (routing 0.069ns, distribution 1.350ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.042    34.840    top_level_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X93Y281        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y281        FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039    34.879 f  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.278    35.157    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X91Y281        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.035    35.192 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.266    35.458    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X91Y281        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.419    39.852    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X91Y281        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -4.868    34.984    
    SLICE_X91Y281        FDCE (Hold_GFF_SLICEL_C_CE)
                                                     -0.008    34.976    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -34.976    
                         arrival time                          35.458    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.865ns  (logic 0.117ns (13.526%)  route 0.748ns (86.474%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.233ns = ( 40.566 - 33.333 ) 
    Source Clock Delay      (SCD):    1.745ns = ( 35.078 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.103ns
  Clock Net Delay (Source):      1.280ns (routing 0.055ns, distribution 1.225ns)
  Clock Net Delay (Destination): 2.133ns (routing 0.069ns, distribution 2.064ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.280    35.078    top_level_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X93Y281        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y281        FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.060    35.138 f  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.371    35.509    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X91Y281        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.057    35.566 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.377    35.943    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X91Y280        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.133    40.566    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X91Y280        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -5.103    35.463    
    SLICE_X91Y280        FDCE (Hold_AFF2_SLICEL_C_CE)
                                                     -0.013    35.450    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -35.450    
                         arrival time                          35.943    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.864ns  (logic 0.117ns (13.542%)  route 0.747ns (86.458%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.233ns = ( 40.566 - 33.333 ) 
    Source Clock Delay      (SCD):    1.745ns = ( 35.078 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.103ns
  Clock Net Delay (Source):      1.280ns (routing 0.055ns, distribution 1.225ns)
  Clock Net Delay (Destination): 2.133ns (routing 0.069ns, distribution 2.064ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.280    35.078    top_level_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X93Y281        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y281        FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.060    35.138 f  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.371    35.509    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X91Y281        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.057    35.566 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.376    35.942    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X91Y280        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.133    40.566    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X91Y280        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -5.103    35.463    
    SLICE_X91Y280        FDCE (Hold_AFF_SLICEL_C_CE)
                                                     -0.014    35.449    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -35.449    
                         arrival time                          35.942    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.080ns (14.493%)  route 0.472ns (85.507%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.453ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    4.950ns
  Clock Net Delay (Source):      1.032ns (routing 0.055ns, distribution 0.977ns)
  Clock Net Delay (Destination): 1.353ns (routing 0.069ns, distribution 1.284ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.032     1.497    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X92Y280        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y280        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.538 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/Q
                         net (fo=2, routed)           0.466     2.004    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/in0
    SLICE_X92Y280        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.039     2.043 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_UART.tx_buffered_i_1/O
                         net (fo=1, routed)           0.006     2.049    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_37
    SLICE_X92Y280        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.353     6.453    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X92Y280        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
                         clock pessimism             -4.950     1.503    
    SLICE_X92Y280        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.550    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.089ns (14.105%)  route 0.542ns (85.895%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.524ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    4.972ns
  Clock Net Delay (Source):      1.081ns (routing 0.055ns, distribution 1.026ns)
  Clock Net Delay (Destination): 1.424ns (routing 0.069ns, distribution 1.355ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.081     1.546    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X91Y282        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y282        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.585 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.525     2.110    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X91Y282        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.050     2.160 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.017     2.177    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_38
    SLICE_X91Y282        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.424     6.524    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X91Y282        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -4.972     1.552    
    SLICE_X91Y282        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.598    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.579    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 33.333 }
Period(ns):         66.666
Sources:            { top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDCE/C   n/a            0.550         66.666      66.116     SLICE_X91Y282  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            0.550         66.666      66.116     SLICE_X91Y282  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            0.550         66.666      66.116     SLICE_X92Y281  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Min Period        n/a     FDCE/C   n/a            0.550         66.666      66.116     SLICE_X91Y280  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         66.666      66.116     SLICE_X91Y280  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Min Period        n/a     FDCE/C   n/a            0.550         66.666      66.116     SLICE_X91Y281  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Min Period        n/a     FDCE/C   n/a            0.550         66.666      66.116     SLICE_X91Y281  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
Min Period        n/a     FDCE/C   n/a            0.550         66.666      66.116     SLICE_X91Y281  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Min Period        n/a     FDCE/C   n/a            0.550         66.666      66.116     SLICE_X91Y281  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Min Period        n/a     FDCE/C   n/a            0.550         66.666      66.116     SLICE_X91Y281  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X92Y281  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X91Y280  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X91Y280  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X91Y280  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X91Y280  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X91Y281  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X91Y281  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X91Y281  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X91Y281  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X91Y281  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X91Y282  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X91Y282  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X91Y280  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X91Y280  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X91Y281  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X91Y281  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X91Y281  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X91Y281  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X91Y281  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X91Y281  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  RFDAC1_CLK
  To Clock:  RFDAC0_CLK

Setup :            0  Failing Endpoints,  Worst Slack        1.398ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.307ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.398ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c4_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        2.290ns  (logic 0.411ns (17.948%)  route 1.879ns (82.052%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.502ns = ( 6.502 - 4.000 ) 
    Source Clock Delay      (SCD):    2.804ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.131ns (routing 1.006ns, distribution 1.125ns)
  Clock Net Delay (Destination): 1.981ns (routing 0.976ns, distribution 1.005ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        2.131     2.804    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X80Y334        FDCE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y334        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.883 f  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/Q
                         net (fo=46, routed)          0.456     3.339    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/state[2]
    SLICE_X76Y340        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.110     3.449 f  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/pipeline_active_INST_0/O
                         net (fo=1, routed)           0.771     4.220    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_7
    SLICE_X65Y384        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     4.271 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8/O
                         net (fo=2, routed)           0.329     4.600    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8_n_0
    SLICE_X65Y357        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.049     4.649 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.251     4.900    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X67Y353        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     5.022 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c4_i_1/O
                         net (fo=1, routed)           0.072     5.094    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c4_i_1_n_0
    SLICE_X67Y353        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.981     6.502    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X67Y353        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c4_reg/C
                         clock pessimism              0.000     6.502    
                         clock uncertainty           -0.035     6.467    
    SLICE_X67Y353        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.492    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c4_reg
  -------------------------------------------------------------------
                         required time                          6.492    
                         arrival time                          -5.094    
  -------------------------------------------------------------------
                         slack                                  1.398    

Slack (MET) :             1.403ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        2.260ns  (logic 0.340ns (15.044%)  route 1.920ns (84.956%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.477ns = ( 6.477 - 4.000 ) 
    Source Clock Delay      (SCD):    2.804ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.131ns (routing 1.006ns, distribution 1.125ns)
  Clock Net Delay (Destination): 1.956ns (routing 0.976ns, distribution 0.980ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        2.131     2.804    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X80Y334        FDCE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y334        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.883 f  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/Q
                         net (fo=46, routed)          0.456     3.339    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/state[2]
    SLICE_X76Y340        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.110     3.449 f  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/pipeline_active_INST_0/O
                         net (fo=1, routed)           0.771     4.220    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_7
    SLICE_X65Y384        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     4.271 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8/O
                         net (fo=2, routed)           0.329     4.600    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8_n_0
    SLICE_X65Y357        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.049     4.649 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.292     4.941    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X63Y355        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.051     4.992 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_i_1/O
                         net (fo=1, routed)           0.072     5.064    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_i_1_n_0
    SLICE_X63Y355        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.956     6.477    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X63Y355        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_reg/C
                         clock pessimism              0.000     6.477    
                         clock uncertainty           -0.035     6.442    
    SLICE_X63Y355        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.467    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_reg
  -------------------------------------------------------------------
                         required time                          6.467    
                         arrival time                          -5.064    
  -------------------------------------------------------------------
                         slack                                  1.403    

Slack (MET) :             1.408ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        2.255ns  (logic 0.340ns (15.078%)  route 1.915ns (84.922%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.477ns = ( 6.477 - 4.000 ) 
    Source Clock Delay      (SCD):    2.804ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.131ns (routing 1.006ns, distribution 1.125ns)
  Clock Net Delay (Destination): 1.956ns (routing 0.976ns, distribution 0.980ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        2.131     2.804    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X80Y334        FDCE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y334        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.883 f  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/Q
                         net (fo=46, routed)          0.456     3.339    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/state[2]
    SLICE_X76Y340        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.110     3.449 f  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/pipeline_active_INST_0/O
                         net (fo=1, routed)           0.771     4.220    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_7
    SLICE_X65Y384        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     4.271 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8/O
                         net (fo=2, routed)           0.329     4.600    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8_n_0
    SLICE_X65Y357        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.049     4.649 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.293     4.942    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X63Y355        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.051     4.993 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_i_1/O
                         net (fo=1, routed)           0.066     5.059    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_i_1_n_0
    SLICE_X63Y355        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.956     6.477    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X63Y355        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/C
                         clock pessimism              0.000     6.477    
                         clock uncertainty           -0.035     6.442    
    SLICE_X63Y355        FDCE (Setup_CFF_SLICEM_C_D)
                                                      0.025     6.467    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg
  -------------------------------------------------------------------
                         required time                          6.467    
                         arrival time                          -5.059    
  -------------------------------------------------------------------
                         slack                                  1.408    

Slack (MET) :             1.415ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        2.270ns  (logic 0.378ns (16.652%)  route 1.892ns (83.348%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.499ns = ( 6.499 - 4.000 ) 
    Source Clock Delay      (SCD):    2.804ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.131ns (routing 1.006ns, distribution 1.125ns)
  Clock Net Delay (Destination): 1.978ns (routing 0.976ns, distribution 1.002ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        2.131     2.804    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X80Y334        FDCE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y334        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.883 f  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/Q
                         net (fo=46, routed)          0.456     3.339    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/state[2]
    SLICE_X76Y340        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.110     3.449 f  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/pipeline_active_INST_0/O
                         net (fo=1, routed)           0.771     4.220    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_7
    SLICE_X65Y384        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     4.271 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8/O
                         net (fo=2, routed)           0.329     4.600    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8_n_0
    SLICE_X65Y357        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.049     4.649 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.277     4.926    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X63Y360        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089     5.015 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_i_1/O
                         net (fo=1, routed)           0.059     5.074    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_i_1_n_0
    SLICE_X63Y360        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.978     6.499    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X63Y360        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_reg/C
                         clock pessimism              0.000     6.499    
                         clock uncertainty           -0.035     6.464    
    SLICE_X63Y360        FDCE (Setup_BFF_SLICEM_C_D)
                                                      0.025     6.489    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_reg
  -------------------------------------------------------------------
                         required time                          6.489    
                         arrival time                          -5.074    
  -------------------------------------------------------------------
                         slack                                  1.415    

Slack (MET) :             1.417ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        2.173ns  (logic 0.311ns (14.312%)  route 1.862ns (85.688%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.489ns = ( 6.489 - 4.000 ) 
    Source Clock Delay      (SCD):    2.804ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.131ns (routing 1.006ns, distribution 1.125ns)
  Clock Net Delay (Destination): 1.968ns (routing 0.976ns, distribution 0.992ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        2.131     2.804    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X80Y334        FDCE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y334        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.883 f  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/Q
                         net (fo=46, routed)          0.456     3.339    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/state[2]
    SLICE_X76Y340        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.110     3.449 f  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/pipeline_active_INST_0/O
                         net (fo=1, routed)           0.771     4.220    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_7
    SLICE_X65Y384        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     4.271 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8/O
                         net (fo=2, routed)           0.395     4.666    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8_n_0
    SLICE_X65Y357        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.035     4.701 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_4/O
                         net (fo=1, routed)           0.041     4.742    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_4_n_0
    SLICE_X65Y357        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.036     4.778 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_1/O
                         net (fo=3, routed)           0.199     4.977    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_1_n_0
    SLICE_X65Y357        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.968     6.489    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X65Y357        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.000     6.489    
                         clock uncertainty           -0.035     6.454    
    SLICE_X65Y357        FDCE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.060     6.394    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          6.394    
                         arrival time                          -4.977    
  -------------------------------------------------------------------
                         slack                                  1.417    

Slack (MET) :             1.419ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        2.171ns  (logic 0.311ns (14.325%)  route 1.860ns (85.675%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.489ns = ( 6.489 - 4.000 ) 
    Source Clock Delay      (SCD):    2.804ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.131ns (routing 1.006ns, distribution 1.125ns)
  Clock Net Delay (Destination): 1.968ns (routing 0.976ns, distribution 0.992ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        2.131     2.804    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X80Y334        FDCE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y334        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.883 f  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/Q
                         net (fo=46, routed)          0.456     3.339    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/state[2]
    SLICE_X76Y340        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.110     3.449 f  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/pipeline_active_INST_0/O
                         net (fo=1, routed)           0.771     4.220    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_7
    SLICE_X65Y384        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     4.271 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8/O
                         net (fo=2, routed)           0.395     4.666    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8_n_0
    SLICE_X65Y357        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.035     4.701 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_4/O
                         net (fo=1, routed)           0.041     4.742    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_4_n_0
    SLICE_X65Y357        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.036     4.778 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_1/O
                         net (fo=3, routed)           0.197     4.975    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_1_n_0
    SLICE_X65Y357        FDPE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.968     6.489    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X65Y357        FDPE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.000     6.489    
                         clock uncertainty           -0.035     6.454    
    SLICE_X65Y357        FDPE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060     6.394    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          6.394    
                         arrival time                          -4.975    
  -------------------------------------------------------------------
                         slack                                  1.419    

Slack (MET) :             1.419ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        2.171ns  (logic 0.311ns (14.325%)  route 1.860ns (85.675%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.489ns = ( 6.489 - 4.000 ) 
    Source Clock Delay      (SCD):    2.804ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.131ns (routing 1.006ns, distribution 1.125ns)
  Clock Net Delay (Destination): 1.968ns (routing 0.976ns, distribution 0.992ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        2.131     2.804    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X80Y334        FDCE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y334        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.883 f  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/Q
                         net (fo=46, routed)          0.456     3.339    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/state[2]
    SLICE_X76Y340        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.110     3.449 f  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/pipeline_active_INST_0/O
                         net (fo=1, routed)           0.771     4.220    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_7
    SLICE_X65Y384        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     4.271 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8/O
                         net (fo=2, routed)           0.395     4.666    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8_n_0
    SLICE_X65Y357        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.035     4.701 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_4/O
                         net (fo=1, routed)           0.041     4.742    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_4_n_0
    SLICE_X65Y357        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.036     4.778 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_1/O
                         net (fo=3, routed)           0.197     4.975    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_1_n_0
    SLICE_X65Y357        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.968     6.489    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X65Y357        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.000     6.489    
                         clock uncertainty           -0.035     6.454    
    SLICE_X65Y357        FDCE (Setup_FFF_SLICEL_C_CE)
                                                     -0.060     6.394    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                          6.394    
                         arrival time                          -4.975    
  -------------------------------------------------------------------
                         slack                                  1.419    

Slack (MET) :             1.419ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        2.266ns  (logic 0.379ns (16.726%)  route 1.887ns (83.275%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.499ns = ( 6.499 - 4.000 ) 
    Source Clock Delay      (SCD):    2.804ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.131ns (routing 1.006ns, distribution 1.125ns)
  Clock Net Delay (Destination): 1.978ns (routing 0.976ns, distribution 1.002ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        2.131     2.804    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X80Y334        FDCE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y334        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.883 f  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/Q
                         net (fo=46, routed)          0.456     3.339    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/state[2]
    SLICE_X76Y340        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.110     3.449 f  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/pipeline_active_INST_0/O
                         net (fo=1, routed)           0.771     4.220    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_7
    SLICE_X65Y384        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     4.271 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8/O
                         net (fo=2, routed)           0.329     4.600    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8_n_0
    SLICE_X65Y357        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.049     4.649 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.278     4.927    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X63Y360        LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.090     5.017 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_i_1/O
                         net (fo=1, routed)           0.053     5.070    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_i_1_n_0
    SLICE_X63Y360        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.978     6.499    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X63Y360        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
                         clock pessimism              0.000     6.499    
                         clock uncertainty           -0.035     6.464    
    SLICE_X63Y360        FDCE (Setup_AFF_SLICEM_C_D)
                                                      0.025     6.489    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg
  -------------------------------------------------------------------
                         required time                          6.489    
                         arrival time                          -5.070    
  -------------------------------------------------------------------
                         slack                                  1.419    

Slack (MET) :             1.432ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        2.256ns  (logic 0.340ns (15.071%)  route 1.916ns (84.929%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.502ns = ( 6.502 - 4.000 ) 
    Source Clock Delay      (SCD):    2.804ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.131ns (routing 1.006ns, distribution 1.125ns)
  Clock Net Delay (Destination): 1.981ns (routing 0.976ns, distribution 1.005ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        2.131     2.804    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X80Y334        FDCE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y334        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.883 f  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/Q
                         net (fo=46, routed)          0.456     3.339    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/state[2]
    SLICE_X76Y340        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.110     3.449 f  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/pipeline_active_INST_0/O
                         net (fo=1, routed)           0.771     4.220    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_7
    SLICE_X65Y384        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     4.271 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8/O
                         net (fo=2, routed)           0.329     4.600    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8_n_0
    SLICE_X65Y357        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.049     4.649 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.288     4.937    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X67Y352        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.051     4.988 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_2/O
                         net (fo=1, routed)           0.072     5.060    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_2_n_0
    SLICE_X67Y352        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.981     6.502    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X67Y352        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_reg/C
                         clock pessimism              0.000     6.502    
                         clock uncertainty           -0.035     6.467    
    SLICE_X67Y352        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.492    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_reg
  -------------------------------------------------------------------
                         required time                          6.492    
                         arrival time                          -5.060    
  -------------------------------------------------------------------
                         slack                                  1.432    

Slack (MET) :             1.437ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        2.251ns  (logic 0.340ns (15.104%)  route 1.911ns (84.896%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.502ns = ( 6.502 - 4.000 ) 
    Source Clock Delay      (SCD):    2.804ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.131ns (routing 1.006ns, distribution 1.125ns)
  Clock Net Delay (Destination): 1.981ns (routing 0.976ns, distribution 1.005ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        2.131     2.804    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X80Y334        FDCE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y334        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.883 f  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/Q
                         net (fo=46, routed)          0.456     3.339    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/state[2]
    SLICE_X76Y340        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.110     3.449 f  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/pipeline_active_INST_0/O
                         net (fo=1, routed)           0.771     4.220    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_7
    SLICE_X65Y384        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     4.271 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8/O
                         net (fo=2, routed)           0.329     4.600    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8_n_0
    SLICE_X65Y357        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.049     4.649 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.289     4.938    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X67Y352        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.051     4.989 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_i_1/O
                         net (fo=1, routed)           0.066     5.055    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_i_1_n_0
    SLICE_X67Y352        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.981     6.502    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X67Y352        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg/C
                         clock pessimism              0.000     6.502    
                         clock uncertainty           -0.035     6.467    
    SLICE_X67Y352        FDCE (Setup_CFF_SLICEM_C_D)
                                                      0.025     6.492    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg
  -------------------------------------------------------------------
                         required time                          6.492    
                         arrival time                          -5.055    
  -------------------------------------------------------------------
                         slack                                  1.437    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.211ns (28.246%)  route 0.536ns (71.754%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.820ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.112ns (routing 0.542ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.372ns (routing 0.639ns, distribution 0.733ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        1.112     1.461    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X56Y376        FDCE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y376        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.500 f  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[0]/Q
                         net (fo=12, routed)          0.123     1.623    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/state[0]
    SLICE_X56Y371        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.051     1.674 f  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/pipeline_active_INST_0/O
                         net (fo=1, routed)           0.230     1.904    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_6
    SLICE_X64Y358        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.040     1.944 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9/O
                         net (fo=2, routed)           0.098     2.042    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9_n_0
    SLICE_X65Y357        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.040     2.082 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.069     2.151    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X65Y360        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.041     2.192 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_i_1/O
                         net (fo=1, routed)           0.016     2.208    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_i_1_n_0
    SLICE_X65Y360        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.372     1.820    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X65Y360        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg/C
                         clock pessimism              0.000     1.820    
                         clock uncertainty            0.035     1.855    
    SLICE_X65Y360        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.901    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.208    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.192ns (25.981%)  route 0.547ns (74.019%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.796ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.112ns (routing 0.542ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.348ns (routing 0.639ns, distribution 0.709ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        1.112     1.461    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X56Y376        FDCE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y376        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.500 f  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[0]/Q
                         net (fo=12, routed)          0.123     1.623    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/state[0]
    SLICE_X56Y371        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.051     1.674 f  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/pipeline_active_INST_0/O
                         net (fo=1, routed)           0.230     1.904    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_6
    SLICE_X64Y358        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.040     1.944 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9/O
                         net (fo=2, routed)           0.098     2.042    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9_n_0
    SLICE_X65Y357        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.040     2.082 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.080     2.162    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X65Y358        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.022     2.184 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_i_1/O
                         net (fo=1, routed)           0.016     2.200    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_i_1_n_0
    SLICE_X65Y358        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.348     1.796    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X65Y358        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_reg/C
                         clock pessimism              0.000     1.796    
                         clock uncertainty            0.035     1.831    
    SLICE_X65Y358        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.877    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_reg
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.179ns (24.554%)  route 0.550ns (75.446%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.800ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.112ns (routing 0.542ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.352ns (routing 0.639ns, distribution 0.713ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        1.112     1.461    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X56Y376        FDCE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y376        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.500 f  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[0]/Q
                         net (fo=12, routed)          0.123     1.623    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/state[0]
    SLICE_X56Y371        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.051     1.674 f  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/pipeline_active_INST_0/O
                         net (fo=1, routed)           0.230     1.904    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_6
    SLICE_X64Y358        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.040     1.944 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9/O
                         net (fo=2, routed)           0.096     2.040    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9_n_0
    SLICE_X65Y357        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.035     2.075 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_4/O
                         net (fo=1, routed)           0.022     2.097    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_4_n_0
    SLICE_X65Y357        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.014     2.111 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_1/O
                         net (fo=3, routed)           0.079     2.190    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_1_n_0
    SLICE_X65Y357        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.352     1.800    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X65Y357        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.000     1.800    
                         clock uncertainty            0.035     1.835    
    SLICE_X65Y357        FDCE (Hold_EFF2_SLICEL_C_CE)
                                                     -0.007     1.828    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.179ns (24.554%)  route 0.550ns (75.446%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.800ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.112ns (routing 0.542ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.352ns (routing 0.639ns, distribution 0.713ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        1.112     1.461    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X56Y376        FDCE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y376        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.500 f  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[0]/Q
                         net (fo=12, routed)          0.123     1.623    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/state[0]
    SLICE_X56Y371        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.051     1.674 f  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/pipeline_active_INST_0/O
                         net (fo=1, routed)           0.230     1.904    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_6
    SLICE_X64Y358        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.040     1.944 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9/O
                         net (fo=2, routed)           0.096     2.040    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9_n_0
    SLICE_X65Y357        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.035     2.075 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_4/O
                         net (fo=1, routed)           0.022     2.097    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_4_n_0
    SLICE_X65Y357        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.014     2.111 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_1/O
                         net (fo=3, routed)           0.079     2.190    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_1_n_0
    SLICE_X65Y357        FDPE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.352     1.800    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X65Y357        FDPE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.000     1.800    
                         clock uncertainty            0.035     1.835    
    SLICE_X65Y357        FDPE (Hold_EFF_SLICEL_C_CE)
                                                     -0.008     1.827    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.179ns (24.554%)  route 0.550ns (75.446%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.800ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.112ns (routing 0.542ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.352ns (routing 0.639ns, distribution 0.713ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        1.112     1.461    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X56Y376        FDCE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y376        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.500 f  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[0]/Q
                         net (fo=12, routed)          0.123     1.623    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/state[0]
    SLICE_X56Y371        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.051     1.674 f  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/pipeline_active_INST_0/O
                         net (fo=1, routed)           0.230     1.904    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_6
    SLICE_X64Y358        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.040     1.944 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9/O
                         net (fo=2, routed)           0.096     2.040    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9_n_0
    SLICE_X65Y357        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.035     2.075 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_4/O
                         net (fo=1, routed)           0.022     2.097    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_4_n_0
    SLICE_X65Y357        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.014     2.111 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_1/O
                         net (fo=3, routed)           0.079     2.190    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_1_n_0
    SLICE_X65Y357        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.352     1.800    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X65Y357        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.000     1.800    
                         clock uncertainty            0.035     1.835    
    SLICE_X65Y357        FDCE (Hold_FFF_SLICEL_C_CE)
                                                     -0.008     1.827    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.193ns (24.839%)  route 0.584ns (75.161%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.792ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.112ns (routing 0.542ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.344ns (routing 0.639ns, distribution 0.705ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        1.112     1.461    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X56Y376        FDCE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y376        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.500 f  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[0]/Q
                         net (fo=12, routed)          0.123     1.623    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/state[0]
    SLICE_X56Y371        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.051     1.674 f  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/pipeline_active_INST_0/O
                         net (fo=1, routed)           0.230     1.904    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_6
    SLICE_X64Y358        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.040     1.944 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9/O
                         net (fo=2, routed)           0.098     2.042    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9_n_0
    SLICE_X65Y357        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.040     2.082 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.116     2.198    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X64Y359        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.023     2.221 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_i_1/O
                         net (fo=1, routed)           0.017     2.238    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_i_1_n_0
    SLICE_X64Y359        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.344     1.792    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X64Y359        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg/C
                         clock pessimism              0.000     1.792    
                         clock uncertainty            0.035     1.827    
    SLICE_X64Y359        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.873    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c15_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.184ns (22.886%)  route 0.620ns (77.114%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.817ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.112ns (routing 0.542ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.369ns (routing 0.639ns, distribution 0.730ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        1.112     1.461    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X56Y376        FDCE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y376        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.500 f  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[0]/Q
                         net (fo=12, routed)          0.123     1.623    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/state[0]
    SLICE_X56Y371        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.051     1.674 f  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/pipeline_active_INST_0/O
                         net (fo=1, routed)           0.230     1.904    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_6
    SLICE_X64Y358        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.040     1.944 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9/O
                         net (fo=2, routed)           0.098     2.042    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9_n_0
    SLICE_X65Y357        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.040     2.082 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.145     2.227    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X63Y360        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.014     2.241 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c15_i_1/O
                         net (fo=1, routed)           0.024     2.265    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c15_i_1_n_0
    SLICE_X63Y360        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c15_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.369     1.817    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X63Y360        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c15_reg/C
                         clock pessimism              0.000     1.817    
                         clock uncertainty            0.035     1.852    
    SLICE_X63Y360        FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.898    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c15_reg
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.184ns (22.857%)  route 0.621ns (77.143%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.817ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.112ns (routing 0.542ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.369ns (routing 0.639ns, distribution 0.730ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        1.112     1.461    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X56Y376        FDCE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y376        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.500 f  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[0]/Q
                         net (fo=12, routed)          0.123     1.623    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/state[0]
    SLICE_X56Y371        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.051     1.674 f  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/pipeline_active_INST_0/O
                         net (fo=1, routed)           0.230     1.904    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_6
    SLICE_X64Y358        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.040     1.944 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9/O
                         net (fo=2, routed)           0.098     2.042    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9_n_0
    SLICE_X65Y357        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.040     2.082 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.144     2.226    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X63Y360        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.014     2.240 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_i_1/O
                         net (fo=1, routed)           0.026     2.266    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_i_1_n_0
    SLICE_X63Y360        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.369     1.817    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X63Y360        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/C
                         clock pessimism              0.000     1.817    
                         clock uncertainty            0.035     1.852    
    SLICE_X63Y360        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.898    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c3_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.192ns (24.212%)  route 0.601ns (75.788%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.112ns (routing 0.542ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.355ns (routing 0.639ns, distribution 0.716ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        1.112     1.461    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X56Y376        FDCE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y376        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.500 f  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[0]/Q
                         net (fo=12, routed)          0.123     1.623    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/state[0]
    SLICE_X56Y371        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.051     1.674 f  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/pipeline_active_INST_0/O
                         net (fo=1, routed)           0.230     1.904    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_6
    SLICE_X64Y358        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.040     1.944 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9/O
                         net (fo=2, routed)           0.098     2.042    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9_n_0
    SLICE_X65Y357        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.040     2.082 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.124     2.206    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X66Y352        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.022     2.228 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c3_i_1/O
                         net (fo=1, routed)           0.026     2.254    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c3_i_1_n_0
    SLICE_X66Y352        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.355     1.803    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X66Y352        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c3_reg/C
                         clock pessimism              0.000     1.803    
                         clock uncertainty            0.035     1.838    
    SLICE_X66Y352        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.884    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c3_reg
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.254    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c0_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.194ns (23.951%)  route 0.616ns (76.049%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.806ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.112ns (routing 0.542ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.358ns (routing 0.639ns, distribution 0.719ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        1.112     1.461    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X56Y376        FDCE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y376        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.500 f  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[0]/Q
                         net (fo=12, routed)          0.123     1.623    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/state[0]
    SLICE_X56Y371        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.051     1.674 f  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/pipeline_active_INST_0/O
                         net (fo=1, routed)           0.230     1.904    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_6
    SLICE_X64Y358        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.040     1.944 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9/O
                         net (fo=2, routed)           0.098     2.042    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9_n_0
    SLICE_X65Y357        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.040     2.082 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.156     2.238    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X67Y352        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.024     2.262 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c0_i_1/O
                         net (fo=1, routed)           0.009     2.271    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c0_i_1_n_0
    SLICE_X67Y352        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.358     1.806    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X67Y352        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c0_reg/C
                         clock pessimism              0.000     1.806    
                         clock uncertainty            0.035     1.841    
    SLICE_X67Y352        FDCE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     1.888    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c0_reg
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  0.383    





---------------------------------------------------------------------------------------------------
From Clock:  RFDAC2_CLK
  To Clock:  RFDAC0_CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.771ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.362ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.771ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c4_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        2.469ns  (logic 0.469ns (18.996%)  route 2.000ns (81.004%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.502ns = ( 6.502 - 4.000 ) 
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.579ns (routing 1.479ns, distribution 1.100ns)
  Clock Net Delay (Destination): 1.981ns (routing 0.976ns, distribution 1.005ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.579     3.252    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X65Y350        FDCE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y350        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.331 f  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/Q
                         net (fo=46, routed)          0.305     3.636    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/state[2]
    SLICE_X65Y349        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.096     3.732 f  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/pipeline_active_INST_0/O
                         net (fo=1, routed)           0.727     4.459    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_10
    SLICE_X65Y300        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.049     4.508 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_7/O
                         net (fo=2, routed)           0.645     5.153    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_7_n_0
    SLICE_X65Y357        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123     5.276 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.251     5.527    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X67Y353        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     5.649 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c4_i_1/O
                         net (fo=1, routed)           0.072     5.721    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c4_i_1_n_0
    SLICE_X67Y353        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.981     6.502    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X67Y353        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c4_reg/C
                         clock pessimism              0.000     6.502    
                         clock uncertainty           -0.035     6.467    
    SLICE_X67Y353        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.492    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c4_reg
  -------------------------------------------------------------------
                         required time                          6.492    
                         arrival time                          -5.721    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.776ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        2.439ns  (logic 0.398ns (16.318%)  route 2.041ns (83.682%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.477ns = ( 6.477 - 4.000 ) 
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.579ns (routing 1.479ns, distribution 1.100ns)
  Clock Net Delay (Destination): 1.956ns (routing 0.976ns, distribution 0.980ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.579     3.252    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X65Y350        FDCE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y350        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.331 f  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/Q
                         net (fo=46, routed)          0.305     3.636    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/state[2]
    SLICE_X65Y349        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.096     3.732 f  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/pipeline_active_INST_0/O
                         net (fo=1, routed)           0.727     4.459    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_10
    SLICE_X65Y300        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.049     4.508 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_7/O
                         net (fo=2, routed)           0.645     5.153    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_7_n_0
    SLICE_X65Y357        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123     5.276 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.292     5.568    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X63Y355        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.051     5.619 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_i_1/O
                         net (fo=1, routed)           0.072     5.691    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_i_1_n_0
    SLICE_X63Y355        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.956     6.477    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X63Y355        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_reg/C
                         clock pessimism              0.000     6.477    
                         clock uncertainty           -0.035     6.442    
    SLICE_X63Y355        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.467    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_reg
  -------------------------------------------------------------------
                         required time                          6.467    
                         arrival time                          -5.691    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.781ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        2.434ns  (logic 0.398ns (16.352%)  route 2.036ns (83.648%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.477ns = ( 6.477 - 4.000 ) 
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.579ns (routing 1.479ns, distribution 1.100ns)
  Clock Net Delay (Destination): 1.956ns (routing 0.976ns, distribution 0.980ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.579     3.252    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X65Y350        FDCE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y350        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.331 f  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/Q
                         net (fo=46, routed)          0.305     3.636    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/state[2]
    SLICE_X65Y349        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.096     3.732 f  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/pipeline_active_INST_0/O
                         net (fo=1, routed)           0.727     4.459    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_10
    SLICE_X65Y300        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.049     4.508 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_7/O
                         net (fo=2, routed)           0.645     5.153    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_7_n_0
    SLICE_X65Y357        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123     5.276 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.293     5.569    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X63Y355        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.051     5.620 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_i_1/O
                         net (fo=1, routed)           0.066     5.686    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_i_1_n_0
    SLICE_X63Y355        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.956     6.477    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X63Y355        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/C
                         clock pessimism              0.000     6.477    
                         clock uncertainty           -0.035     6.442    
    SLICE_X63Y355        FDCE (Setup_CFF_SLICEM_C_D)
                                                      0.025     6.467    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg
  -------------------------------------------------------------------
                         required time                          6.467    
                         arrival time                          -5.686    
  -------------------------------------------------------------------
                         slack                                  0.781    

Slack (MET) :             0.788ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        2.449ns  (logic 0.436ns (17.803%)  route 2.013ns (82.197%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.753ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.499ns = ( 6.499 - 4.000 ) 
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.579ns (routing 1.479ns, distribution 1.100ns)
  Clock Net Delay (Destination): 1.978ns (routing 0.976ns, distribution 1.002ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.579     3.252    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X65Y350        FDCE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y350        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.331 f  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/Q
                         net (fo=46, routed)          0.305     3.636    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/state[2]
    SLICE_X65Y349        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.096     3.732 f  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/pipeline_active_INST_0/O
                         net (fo=1, routed)           0.727     4.459    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_10
    SLICE_X65Y300        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.049     4.508 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_7/O
                         net (fo=2, routed)           0.645     5.153    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_7_n_0
    SLICE_X65Y357        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123     5.276 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.277     5.553    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X63Y360        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089     5.642 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_i_1/O
                         net (fo=1, routed)           0.059     5.701    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_i_1_n_0
    SLICE_X63Y360        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.978     6.499    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X63Y360        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_reg/C
                         clock pessimism              0.000     6.499    
                         clock uncertainty           -0.035     6.464    
    SLICE_X63Y360        FDCE (Setup_BFF_SLICEM_C_D)
                                                      0.025     6.489    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_reg
  -------------------------------------------------------------------
                         required time                          6.489    
                         arrival time                          -5.701    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.792ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        2.445ns  (logic 0.437ns (17.873%)  route 2.008ns (82.127%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.753ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.499ns = ( 6.499 - 4.000 ) 
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.579ns (routing 1.479ns, distribution 1.100ns)
  Clock Net Delay (Destination): 1.978ns (routing 0.976ns, distribution 1.002ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.579     3.252    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X65Y350        FDCE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y350        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.331 f  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/Q
                         net (fo=46, routed)          0.305     3.636    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/state[2]
    SLICE_X65Y349        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.096     3.732 f  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/pipeline_active_INST_0/O
                         net (fo=1, routed)           0.727     4.459    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_10
    SLICE_X65Y300        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.049     4.508 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_7/O
                         net (fo=2, routed)           0.645     5.153    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_7_n_0
    SLICE_X65Y357        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123     5.276 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.278     5.554    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X63Y360        LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.090     5.644 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_i_1/O
                         net (fo=1, routed)           0.053     5.697    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_i_1_n_0
    SLICE_X63Y360        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.978     6.499    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X63Y360        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
                         clock pessimism              0.000     6.499    
                         clock uncertainty           -0.035     6.464    
    SLICE_X63Y360        FDCE (Setup_AFF_SLICEM_C_D)
                                                      0.025     6.489    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg
  -------------------------------------------------------------------
                         required time                          6.489    
                         arrival time                          -5.697    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.805ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        2.435ns  (logic 0.398ns (16.345%)  route 2.037ns (83.655%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.502ns = ( 6.502 - 4.000 ) 
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.579ns (routing 1.479ns, distribution 1.100ns)
  Clock Net Delay (Destination): 1.981ns (routing 0.976ns, distribution 1.005ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.579     3.252    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X65Y350        FDCE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y350        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.331 f  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/Q
                         net (fo=46, routed)          0.305     3.636    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/state[2]
    SLICE_X65Y349        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.096     3.732 f  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/pipeline_active_INST_0/O
                         net (fo=1, routed)           0.727     4.459    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_10
    SLICE_X65Y300        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.049     4.508 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_7/O
                         net (fo=2, routed)           0.645     5.153    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_7_n_0
    SLICE_X65Y357        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123     5.276 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.288     5.564    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X67Y352        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.051     5.615 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_2/O
                         net (fo=1, routed)           0.072     5.687    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_2_n_0
    SLICE_X67Y352        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.981     6.502    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X67Y352        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_reg/C
                         clock pessimism              0.000     6.502    
                         clock uncertainty           -0.035     6.467    
    SLICE_X67Y352        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.492    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_reg
  -------------------------------------------------------------------
                         required time                          6.492    
                         arrival time                          -5.687    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.810ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        2.430ns  (logic 0.398ns (16.379%)  route 2.032ns (83.621%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.502ns = ( 6.502 - 4.000 ) 
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.579ns (routing 1.479ns, distribution 1.100ns)
  Clock Net Delay (Destination): 1.981ns (routing 0.976ns, distribution 1.005ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.579     3.252    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X65Y350        FDCE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y350        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.331 f  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/Q
                         net (fo=46, routed)          0.305     3.636    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/state[2]
    SLICE_X65Y349        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.096     3.732 f  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/pipeline_active_INST_0/O
                         net (fo=1, routed)           0.727     4.459    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_10
    SLICE_X65Y300        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.049     4.508 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_7/O
                         net (fo=2, routed)           0.645     5.153    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_7_n_0
    SLICE_X65Y357        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123     5.276 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.289     5.565    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X67Y352        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.051     5.616 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_i_1/O
                         net (fo=1, routed)           0.066     5.682    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_i_1_n_0
    SLICE_X67Y352        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.981     6.502    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X67Y352        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg/C
                         clock pessimism              0.000     6.502    
                         clock uncertainty           -0.035     6.467    
    SLICE_X67Y352        FDCE (Setup_CFF_SLICEM_C_D)
                                                      0.025     6.492    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg
  -------------------------------------------------------------------
                         required time                          6.492    
                         arrival time                          -5.682    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.813ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c2_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        2.402ns  (logic 0.446ns (18.568%)  route 1.956ns (81.432%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.477ns = ( 6.477 - 4.000 ) 
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.579ns (routing 1.479ns, distribution 1.100ns)
  Clock Net Delay (Destination): 1.956ns (routing 0.976ns, distribution 0.980ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.579     3.252    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X65Y350        FDCE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y350        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.331 f  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/Q
                         net (fo=46, routed)          0.305     3.636    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/state[2]
    SLICE_X65Y349        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.096     3.732 f  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/pipeline_active_INST_0/O
                         net (fo=1, routed)           0.727     4.459    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_10
    SLICE_X65Y300        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.049     4.508 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_7/O
                         net (fo=2, routed)           0.645     5.153    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_7_n_0
    SLICE_X65Y357        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123     5.276 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.207     5.483    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X63Y358        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.099     5.582 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c2_i_1/O
                         net (fo=1, routed)           0.072     5.654    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c2_i_1_n_0
    SLICE_X63Y358        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.956     6.477    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X63Y358        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c2_reg/C
                         clock pessimism              0.000     6.477    
                         clock uncertainty           -0.035     6.442    
    SLICE_X63Y358        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.467    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c2_reg
  -------------------------------------------------------------------
                         required time                          6.467    
                         arrival time                          -5.654    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.822ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        2.393ns  (logic 0.445ns (18.596%)  route 1.948ns (81.404%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.477ns = ( 6.477 - 4.000 ) 
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.579ns (routing 1.479ns, distribution 1.100ns)
  Clock Net Delay (Destination): 1.956ns (routing 0.976ns, distribution 0.980ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.579     3.252    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X65Y350        FDCE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y350        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.331 f  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/Q
                         net (fo=46, routed)          0.305     3.636    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/state[2]
    SLICE_X65Y349        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.096     3.732 f  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/pipeline_active_INST_0/O
                         net (fo=1, routed)           0.727     4.459    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_10
    SLICE_X65Y300        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.049     4.508 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_7/O
                         net (fo=2, routed)           0.645     5.153    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_7_n_0
    SLICE_X65Y357        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123     5.276 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.205     5.481    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X63Y358        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     5.579 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_i_1/O
                         net (fo=1, routed)           0.066     5.645    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_i_1_n_0
    SLICE_X63Y358        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.956     6.477    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X63Y358        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_reg/C
                         clock pessimism              0.000     6.477    
                         clock uncertainty           -0.035     6.442    
    SLICE_X63Y358        FDCE (Setup_CFF_SLICEM_C_D)
                                                      0.025     6.467    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_reg
  -------------------------------------------------------------------
                         required time                          6.467    
                         arrival time                          -5.645    
  -------------------------------------------------------------------
                         slack                                  0.822    

Slack (MET) :             0.829ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        2.408ns  (logic 0.384ns (15.947%)  route 2.024ns (84.053%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.753ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.499ns = ( 6.499 - 4.000 ) 
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.579ns (routing 1.479ns, distribution 1.100ns)
  Clock Net Delay (Destination): 1.978ns (routing 0.976ns, distribution 1.002ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.579     3.252    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X65Y350        FDCE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y350        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.331 f  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/Q
                         net (fo=46, routed)          0.305     3.636    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/state[2]
    SLICE_X65Y349        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.096     3.732 f  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/pipeline_active_INST_0/O
                         net (fo=1, routed)           0.727     4.459    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_10
    SLICE_X65Y300        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.049     4.508 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_7/O
                         net (fo=2, routed)           0.645     5.153    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_7_n_0
    SLICE_X65Y357        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123     5.276 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.275     5.551    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X63Y360        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.037     5.588 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_i_1/O
                         net (fo=1, routed)           0.072     5.660    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_i_1_n_0
    SLICE_X63Y360        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.978     6.499    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X63Y360        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/C
                         clock pessimism              0.000     6.499    
                         clock uncertainty           -0.035     6.464    
    SLICE_X63Y360        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.489    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg
  -------------------------------------------------------------------
                         required time                          6.489    
                         arrival time                          -5.660    
  -------------------------------------------------------------------
                         slack                                  0.829    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.173ns (31.341%)  route 0.379ns (68.659%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.820ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.362ns (routing 0.797ns, distribution 0.565ns)
  Clock Net Delay (Destination): 1.372ns (routing 0.639ns, distribution 0.733ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        1.362     1.711    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X59Y359        FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y359        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.750 f  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/Q
                         net (fo=46, routed)          0.063     1.813    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/state[2]
    SLICE_X59Y359        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.039     1.852 f  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/pipeline_active_INST_0/O
                         net (fo=1, routed)           0.122     1.974    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_8
    SLICE_X61Y357        LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.040     2.014 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6/O
                         net (fo=2, routed)           0.109     2.123    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6_n_0
    SLICE_X65Y357        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.014     2.137 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.069     2.206    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X65Y360        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.041     2.247 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_i_1/O
                         net (fo=1, routed)           0.016     2.263    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_i_1_n_0
    SLICE_X65Y360        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.372     1.820    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X65Y360        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg/C
                         clock pessimism              0.000     1.820    
                         clock uncertainty            0.035     1.855    
    SLICE_X65Y360        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.901    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.154ns (28.309%)  route 0.390ns (71.691%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.796ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.362ns (routing 0.797ns, distribution 0.565ns)
  Clock Net Delay (Destination): 1.348ns (routing 0.639ns, distribution 0.709ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        1.362     1.711    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X59Y359        FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y359        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.750 f  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/Q
                         net (fo=46, routed)          0.063     1.813    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/state[2]
    SLICE_X59Y359        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.039     1.852 f  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/pipeline_active_INST_0/O
                         net (fo=1, routed)           0.122     1.974    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_8
    SLICE_X61Y357        LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.040     2.014 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6/O
                         net (fo=2, routed)           0.109     2.123    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6_n_0
    SLICE_X65Y357        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.014     2.137 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.080     2.217    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X65Y358        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.022     2.239 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_i_1/O
                         net (fo=1, routed)           0.016     2.255    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_i_1_n_0
    SLICE_X65Y358        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.348     1.796    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X65Y358        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_reg/C
                         clock pessimism              0.000     1.796    
                         clock uncertainty            0.035     1.831    
    SLICE_X65Y358        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.877    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_reg
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.155ns (26.632%)  route 0.427ns (73.368%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.792ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.362ns (routing 0.797ns, distribution 0.565ns)
  Clock Net Delay (Destination): 1.344ns (routing 0.639ns, distribution 0.705ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        1.362     1.711    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X59Y359        FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y359        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.750 f  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/Q
                         net (fo=46, routed)          0.063     1.813    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/state[2]
    SLICE_X59Y359        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.039     1.852 f  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/pipeline_active_INST_0/O
                         net (fo=1, routed)           0.122     1.974    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_8
    SLICE_X61Y357        LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.040     2.014 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6/O
                         net (fo=2, routed)           0.109     2.123    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6_n_0
    SLICE_X65Y357        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.014     2.137 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.116     2.253    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X64Y359        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.023     2.276 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_i_1/O
                         net (fo=1, routed)           0.017     2.293    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_i_1_n_0
    SLICE_X64Y359        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.344     1.792    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X64Y359        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg/C
                         clock pessimism              0.000     1.792    
                         clock uncertainty            0.035     1.827    
    SLICE_X64Y359        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.873    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c15_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.146ns (23.974%)  route 0.463ns (76.026%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.817ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.362ns (routing 0.797ns, distribution 0.565ns)
  Clock Net Delay (Destination): 1.369ns (routing 0.639ns, distribution 0.730ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        1.362     1.711    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X59Y359        FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y359        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.750 f  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/Q
                         net (fo=46, routed)          0.063     1.813    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/state[2]
    SLICE_X59Y359        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.039     1.852 f  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/pipeline_active_INST_0/O
                         net (fo=1, routed)           0.122     1.974    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_8
    SLICE_X61Y357        LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.040     2.014 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6/O
                         net (fo=2, routed)           0.109     2.123    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6_n_0
    SLICE_X65Y357        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.014     2.137 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.145     2.282    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X63Y360        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.014     2.296 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c15_i_1/O
                         net (fo=1, routed)           0.024     2.320    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c15_i_1_n_0
    SLICE_X63Y360        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c15_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.369     1.817    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X63Y360        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c15_reg/C
                         clock pessimism              0.000     1.817    
                         clock uncertainty            0.035     1.852    
    SLICE_X63Y360        FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.898    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c15_reg
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.146ns (23.934%)  route 0.464ns (76.066%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.817ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.362ns (routing 0.797ns, distribution 0.565ns)
  Clock Net Delay (Destination): 1.369ns (routing 0.639ns, distribution 0.730ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        1.362     1.711    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X59Y359        FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y359        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.750 f  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/Q
                         net (fo=46, routed)          0.063     1.813    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/state[2]
    SLICE_X59Y359        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.039     1.852 f  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/pipeline_active_INST_0/O
                         net (fo=1, routed)           0.122     1.974    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_8
    SLICE_X61Y357        LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.040     2.014 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6/O
                         net (fo=2, routed)           0.109     2.123    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6_n_0
    SLICE_X65Y357        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.014     2.137 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.144     2.281    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X63Y360        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.014     2.295 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_i_1/O
                         net (fo=1, routed)           0.026     2.321    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_i_1_n_0
    SLICE_X63Y360        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.369     1.817    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X63Y360        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/C
                         clock pessimism              0.000     1.817    
                         clock uncertainty            0.035     1.852    
    SLICE_X63Y360        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.898    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.321    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c3_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.154ns (25.753%)  route 0.444ns (74.248%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.362ns (routing 0.797ns, distribution 0.565ns)
  Clock Net Delay (Destination): 1.355ns (routing 0.639ns, distribution 0.716ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        1.362     1.711    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X59Y359        FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y359        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.750 f  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/Q
                         net (fo=46, routed)          0.063     1.813    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/state[2]
    SLICE_X59Y359        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.039     1.852 f  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/pipeline_active_INST_0/O
                         net (fo=1, routed)           0.122     1.974    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_8
    SLICE_X61Y357        LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.040     2.014 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6/O
                         net (fo=2, routed)           0.109     2.123    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6_n_0
    SLICE_X65Y357        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.014     2.137 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.124     2.261    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X66Y352        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.022     2.283 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c3_i_1/O
                         net (fo=1, routed)           0.026     2.309    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c3_i_1_n_0
    SLICE_X66Y352        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.355     1.803    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X66Y352        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c3_reg/C
                         clock pessimism              0.000     1.803    
                         clock uncertainty            0.035     1.838    
    SLICE_X66Y352        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.884    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c3_reg
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c0_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.156ns (25.366%)  route 0.459ns (74.634%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.806ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.362ns (routing 0.797ns, distribution 0.565ns)
  Clock Net Delay (Destination): 1.358ns (routing 0.639ns, distribution 0.719ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        1.362     1.711    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X59Y359        FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y359        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.750 f  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/Q
                         net (fo=46, routed)          0.063     1.813    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/state[2]
    SLICE_X59Y359        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.039     1.852 f  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/pipeline_active_INST_0/O
                         net (fo=1, routed)           0.122     1.974    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_8
    SLICE_X61Y357        LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.040     2.014 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6/O
                         net (fo=2, routed)           0.109     2.123    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6_n_0
    SLICE_X65Y357        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.014     2.137 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.156     2.293    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X67Y352        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.024     2.317 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c0_i_1/O
                         net (fo=1, routed)           0.009     2.326    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c0_i_1_n_0
    SLICE_X67Y352        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.358     1.806    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X67Y352        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c0_reg/C
                         clock pessimism              0.000     1.806    
                         clock uncertainty            0.035     1.841    
    SLICE_X67Y352        FDCE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     1.888    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c0_reg
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           2.326    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.172ns (28.619%)  route 0.429ns (71.381%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.793ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.362ns (routing 0.797ns, distribution 0.565ns)
  Clock Net Delay (Destination): 1.345ns (routing 0.639ns, distribution 0.706ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        1.362     1.711    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X59Y359        FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y359        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.750 f  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/Q
                         net (fo=46, routed)          0.063     1.813    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/state[2]
    SLICE_X59Y359        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.039     1.852 f  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/pipeline_active_INST_0/O
                         net (fo=1, routed)           0.122     1.974    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_8
    SLICE_X61Y357        LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.040     2.014 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6/O
                         net (fo=2, routed)           0.109     2.123    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6_n_0
    SLICE_X65Y357        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.014     2.137 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.111     2.248    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X63Y358        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.040     2.288 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_i_1/O
                         net (fo=1, routed)           0.024     2.312    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_i_1_n_0
    SLICE_X63Y358        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.345     1.793    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X63Y358        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_reg/C
                         clock pessimism              0.000     1.793    
                         clock uncertainty            0.035     1.828    
    SLICE_X63Y358        FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.874    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_reg
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           2.312    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.167ns (26.720%)  route 0.458ns (73.280%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.817ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.362ns (routing 0.797ns, distribution 0.565ns)
  Clock Net Delay (Destination): 1.369ns (routing 0.639ns, distribution 0.730ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        1.362     1.711    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X59Y359        FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y359        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.750 f  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/Q
                         net (fo=46, routed)          0.063     1.813    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/state[2]
    SLICE_X59Y359        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.039     1.852 f  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/pipeline_active_INST_0/O
                         net (fo=1, routed)           0.122     1.974    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_8
    SLICE_X61Y357        LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.040     2.014 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6/O
                         net (fo=2, routed)           0.109     2.123    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6_n_0
    SLICE_X65Y357        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.014     2.137 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.146     2.283    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X63Y360        LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.035     2.318 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_i_1/O
                         net (fo=1, routed)           0.018     2.336    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_i_1_n_0
    SLICE_X63Y360        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.369     1.817    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X63Y360        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
                         clock pessimism              0.000     1.817    
                         clock uncertainty            0.035     1.852    
    SLICE_X63Y360        FDCE (Hold_AFF_SLICEM_C_D)
                                                      0.046     1.898    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.336    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.167ns (26.635%)  route 0.460ns (73.365%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.817ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.362ns (routing 0.797ns, distribution 0.565ns)
  Clock Net Delay (Destination): 1.369ns (routing 0.639ns, distribution 0.730ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        1.362     1.711    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X59Y359        FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y359        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.750 f  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/Q
                         net (fo=46, routed)          0.063     1.813    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/state[2]
    SLICE_X59Y359        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.039     1.852 f  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/pipeline_active_INST_0/O
                         net (fo=1, routed)           0.122     1.974    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_8
    SLICE_X61Y357        LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.040     2.014 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6/O
                         net (fo=2, routed)           0.109     2.123    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6_n_0
    SLICE_X65Y357        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.014     2.137 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.145     2.282    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X63Y360        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.035     2.317 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_i_1/O
                         net (fo=1, routed)           0.021     2.338    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_i_1_n_0
    SLICE_X63Y360        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.369     1.817    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X63Y360        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_reg/C
                         clock pessimism              0.000     1.817    
                         clock uncertainty            0.035     1.852    
    SLICE_X63Y360        FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.046     1.898    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_reg
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.440    





---------------------------------------------------------------------------------------------------
From Clock:  RFDAC3_CLK
  To Clock:  RFDAC0_CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.686ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.793ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.686ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        2.217ns  (logic 0.487ns (21.967%)  route 1.730ns (78.033%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -1.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.489ns = ( 6.489 - 4.000 ) 
    Source Clock Delay      (SCD):    3.491ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.818ns (routing 1.678ns, distribution 1.140ns)
  Clock Net Delay (Destination): 1.968ns (routing 0.976ns, distribution 0.992ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.818     3.491    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X62Y452        FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y452        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     3.571 f  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[1]/Q
                         net (fo=49, routed)          0.350     3.921    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/state[1]
    SLICE_X61Y438        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.158     4.079 f  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/pipeline_active_INST_0/O
                         net (fo=1, routed)           0.911     4.990    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_14
    SLICE_X61Y357        LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     5.080 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6/O
                         net (fo=2, routed)           0.229     5.309    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6_n_0
    SLICE_X65Y357        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     5.432 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_4/O
                         net (fo=1, routed)           0.041     5.473    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_4_n_0
    SLICE_X65Y357        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.036     5.509 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_1/O
                         net (fo=3, routed)           0.199     5.708    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_1_n_0
    SLICE_X65Y357        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.968     6.489    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X65Y357        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.000     6.489    
                         clock uncertainty           -0.035     6.454    
    SLICE_X65Y357        FDCE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.060     6.394    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          6.394    
                         arrival time                          -5.708    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.688ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        2.215ns  (logic 0.487ns (21.986%)  route 1.728ns (78.014%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -1.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.489ns = ( 6.489 - 4.000 ) 
    Source Clock Delay      (SCD):    3.491ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.818ns (routing 1.678ns, distribution 1.140ns)
  Clock Net Delay (Destination): 1.968ns (routing 0.976ns, distribution 0.992ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.818     3.491    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X62Y452        FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y452        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     3.571 f  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[1]/Q
                         net (fo=49, routed)          0.350     3.921    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/state[1]
    SLICE_X61Y438        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.158     4.079 f  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/pipeline_active_INST_0/O
                         net (fo=1, routed)           0.911     4.990    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_14
    SLICE_X61Y357        LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     5.080 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6/O
                         net (fo=2, routed)           0.229     5.309    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6_n_0
    SLICE_X65Y357        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     5.432 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_4/O
                         net (fo=1, routed)           0.041     5.473    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_4_n_0
    SLICE_X65Y357        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.036     5.509 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_1/O
                         net (fo=3, routed)           0.197     5.706    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_1_n_0
    SLICE_X65Y357        FDPE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.968     6.489    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X65Y357        FDPE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.000     6.489    
                         clock uncertainty           -0.035     6.454    
    SLICE_X65Y357        FDPE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060     6.394    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          6.394    
                         arrival time                          -5.706    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.688ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        2.215ns  (logic 0.487ns (21.986%)  route 1.728ns (78.014%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -1.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.489ns = ( 6.489 - 4.000 ) 
    Source Clock Delay      (SCD):    3.491ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.818ns (routing 1.678ns, distribution 1.140ns)
  Clock Net Delay (Destination): 1.968ns (routing 0.976ns, distribution 0.992ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.818     3.491    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X62Y452        FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y452        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     3.571 f  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[1]/Q
                         net (fo=49, routed)          0.350     3.921    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/state[1]
    SLICE_X61Y438        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.158     4.079 f  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/pipeline_active_INST_0/O
                         net (fo=1, routed)           0.911     4.990    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_14
    SLICE_X61Y357        LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     5.080 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6/O
                         net (fo=2, routed)           0.229     5.309    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6_n_0
    SLICE_X65Y357        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     5.432 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_4/O
                         net (fo=1, routed)           0.041     5.473    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_4_n_0
    SLICE_X65Y357        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.036     5.509 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_1/O
                         net (fo=3, routed)           0.197     5.706    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_1_n_0
    SLICE_X65Y357        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.968     6.489    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X65Y357        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.000     6.489    
                         clock uncertainty           -0.035     6.454    
    SLICE_X65Y357        FDCE (Setup_FFF_SLICEL_C_CE)
                                                     -0.060     6.394    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                          6.394    
                         arrival time                          -5.706    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.716ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c4_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        2.285ns  (logic 0.485ns (21.225%)  route 1.800ns (78.775%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.989ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.502ns = ( 6.502 - 4.000 ) 
    Source Clock Delay      (SCD):    3.491ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.818ns (routing 1.678ns, distribution 1.140ns)
  Clock Net Delay (Destination): 1.981ns (routing 0.976ns, distribution 1.005ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.818     3.491    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X62Y452        FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y452        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     3.571 f  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[1]/Q
                         net (fo=49, routed)          0.350     3.921    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/state[1]
    SLICE_X61Y438        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.158     4.079 f  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/pipeline_active_INST_0/O
                         net (fo=1, routed)           0.911     4.990    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_14
    SLICE_X61Y357        LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     5.080 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6/O
                         net (fo=2, routed)           0.216     5.296    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6_n_0
    SLICE_X65Y357        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     5.331 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.251     5.582    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X67Y353        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     5.704 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c4_i_1/O
                         net (fo=1, routed)           0.072     5.776    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c4_i_1_n_0
    SLICE_X67Y353        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.981     6.502    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X67Y353        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c4_reg/C
                         clock pessimism              0.000     6.502    
                         clock uncertainty           -0.035     6.467    
    SLICE_X67Y353        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.492    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c4_reg
  -------------------------------------------------------------------
                         required time                          6.492    
                         arrival time                          -5.776    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.721ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        2.255ns  (logic 0.414ns (18.359%)  route 1.841ns (81.641%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.477ns = ( 6.477 - 4.000 ) 
    Source Clock Delay      (SCD):    3.491ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.818ns (routing 1.678ns, distribution 1.140ns)
  Clock Net Delay (Destination): 1.956ns (routing 0.976ns, distribution 0.980ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.818     3.491    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X62Y452        FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y452        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     3.571 f  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[1]/Q
                         net (fo=49, routed)          0.350     3.921    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/state[1]
    SLICE_X61Y438        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.158     4.079 f  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/pipeline_active_INST_0/O
                         net (fo=1, routed)           0.911     4.990    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_14
    SLICE_X61Y357        LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     5.080 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6/O
                         net (fo=2, routed)           0.216     5.296    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6_n_0
    SLICE_X65Y357        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     5.331 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.292     5.623    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X63Y355        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.051     5.674 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_i_1/O
                         net (fo=1, routed)           0.072     5.746    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_i_1_n_0
    SLICE_X63Y355        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.956     6.477    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X63Y355        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_reg/C
                         clock pessimism              0.000     6.477    
                         clock uncertainty           -0.035     6.442    
    SLICE_X63Y355        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.467    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_reg
  -------------------------------------------------------------------
                         required time                          6.467    
                         arrival time                          -5.746    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.726ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        2.250ns  (logic 0.414ns (18.400%)  route 1.836ns (81.600%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.477ns = ( 6.477 - 4.000 ) 
    Source Clock Delay      (SCD):    3.491ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.818ns (routing 1.678ns, distribution 1.140ns)
  Clock Net Delay (Destination): 1.956ns (routing 0.976ns, distribution 0.980ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.818     3.491    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X62Y452        FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y452        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     3.571 f  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[1]/Q
                         net (fo=49, routed)          0.350     3.921    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/state[1]
    SLICE_X61Y438        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.158     4.079 f  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/pipeline_active_INST_0/O
                         net (fo=1, routed)           0.911     4.990    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_14
    SLICE_X61Y357        LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     5.080 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6/O
                         net (fo=2, routed)           0.216     5.296    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6_n_0
    SLICE_X65Y357        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     5.331 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.293     5.624    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X63Y355        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.051     5.675 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_i_1/O
                         net (fo=1, routed)           0.066     5.741    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_i_1_n_0
    SLICE_X63Y355        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.956     6.477    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X63Y355        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/C
                         clock pessimism              0.000     6.477    
                         clock uncertainty           -0.035     6.442    
    SLICE_X63Y355        FDCE (Setup_CFF_SLICEM_C_D)
                                                      0.025     6.467    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg
  -------------------------------------------------------------------
                         required time                          6.467    
                         arrival time                          -5.741    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.733ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 0.452ns (19.956%)  route 1.813ns (80.044%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.499ns = ( 6.499 - 4.000 ) 
    Source Clock Delay      (SCD):    3.491ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.818ns (routing 1.678ns, distribution 1.140ns)
  Clock Net Delay (Destination): 1.978ns (routing 0.976ns, distribution 1.002ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.818     3.491    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X62Y452        FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y452        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     3.571 f  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[1]/Q
                         net (fo=49, routed)          0.350     3.921    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/state[1]
    SLICE_X61Y438        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.158     4.079 f  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/pipeline_active_INST_0/O
                         net (fo=1, routed)           0.911     4.990    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_14
    SLICE_X61Y357        LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     5.080 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6/O
                         net (fo=2, routed)           0.216     5.296    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6_n_0
    SLICE_X65Y357        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     5.331 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.277     5.608    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X63Y360        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089     5.697 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_i_1/O
                         net (fo=1, routed)           0.059     5.756    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_i_1_n_0
    SLICE_X63Y360        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.978     6.499    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X63Y360        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_reg/C
                         clock pessimism              0.000     6.499    
                         clock uncertainty           -0.035     6.464    
    SLICE_X63Y360        FDCE (Setup_BFF_SLICEM_C_D)
                                                      0.025     6.489    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_reg
  -------------------------------------------------------------------
                         required time                          6.489    
                         arrival time                          -5.756    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.737ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        2.261ns  (logic 0.453ns (20.035%)  route 1.808ns (79.965%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.499ns = ( 6.499 - 4.000 ) 
    Source Clock Delay      (SCD):    3.491ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.818ns (routing 1.678ns, distribution 1.140ns)
  Clock Net Delay (Destination): 1.978ns (routing 0.976ns, distribution 1.002ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.818     3.491    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X62Y452        FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y452        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     3.571 f  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[1]/Q
                         net (fo=49, routed)          0.350     3.921    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/state[1]
    SLICE_X61Y438        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.158     4.079 f  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/pipeline_active_INST_0/O
                         net (fo=1, routed)           0.911     4.990    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_14
    SLICE_X61Y357        LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     5.080 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6/O
                         net (fo=2, routed)           0.216     5.296    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6_n_0
    SLICE_X65Y357        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     5.331 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.278     5.609    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X63Y360        LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.090     5.699 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_i_1/O
                         net (fo=1, routed)           0.053     5.752    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_i_1_n_0
    SLICE_X63Y360        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.978     6.499    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X63Y360        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
                         clock pessimism              0.000     6.499    
                         clock uncertainty           -0.035     6.464    
    SLICE_X63Y360        FDCE (Setup_AFF_SLICEM_C_D)
                                                      0.025     6.489    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg
  -------------------------------------------------------------------
                         required time                          6.489    
                         arrival time                          -5.752    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.750ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        2.251ns  (logic 0.414ns (18.392%)  route 1.837ns (81.608%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.989ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.502ns = ( 6.502 - 4.000 ) 
    Source Clock Delay      (SCD):    3.491ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.818ns (routing 1.678ns, distribution 1.140ns)
  Clock Net Delay (Destination): 1.981ns (routing 0.976ns, distribution 1.005ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.818     3.491    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X62Y452        FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y452        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     3.571 f  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[1]/Q
                         net (fo=49, routed)          0.350     3.921    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/state[1]
    SLICE_X61Y438        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.158     4.079 f  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/pipeline_active_INST_0/O
                         net (fo=1, routed)           0.911     4.990    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_14
    SLICE_X61Y357        LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     5.080 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6/O
                         net (fo=2, routed)           0.216     5.296    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6_n_0
    SLICE_X65Y357        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     5.331 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.288     5.619    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X67Y352        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.051     5.670 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_2/O
                         net (fo=1, routed)           0.072     5.742    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_2_n_0
    SLICE_X67Y352        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.981     6.502    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X67Y352        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_reg/C
                         clock pessimism              0.000     6.502    
                         clock uncertainty           -0.035     6.467    
    SLICE_X67Y352        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.492    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_reg
  -------------------------------------------------------------------
                         required time                          6.492    
                         arrival time                          -5.742    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.755ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        2.246ns  (logic 0.414ns (18.433%)  route 1.832ns (81.567%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.989ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.502ns = ( 6.502 - 4.000 ) 
    Source Clock Delay      (SCD):    3.491ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.818ns (routing 1.678ns, distribution 1.140ns)
  Clock Net Delay (Destination): 1.981ns (routing 0.976ns, distribution 1.005ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.818     3.491    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X62Y452        FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y452        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     3.571 f  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[1]/Q
                         net (fo=49, routed)          0.350     3.921    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/state[1]
    SLICE_X61Y438        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.158     4.079 f  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/pipeline_active_INST_0/O
                         net (fo=1, routed)           0.911     4.990    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_14
    SLICE_X61Y357        LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     5.080 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6/O
                         net (fo=2, routed)           0.216     5.296    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6_n_0
    SLICE_X65Y357        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     5.331 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.289     5.620    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X67Y352        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.051     5.671 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_i_1/O
                         net (fo=1, routed)           0.066     5.737    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_i_1_n_0
    SLICE_X67Y352        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.981     6.502    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X67Y352        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg/C
                         clock pessimism              0.000     6.502    
                         clock uncertainty           -0.035     6.467    
    SLICE_X67Y352        FDCE (Setup_CFF_SLICEM_C_D)
                                                      0.025     6.492    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg
  -------------------------------------------------------------------
                         required time                          6.492    
                         arrival time                          -5.737    
  -------------------------------------------------------------------
                         slack                                  0.755    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.793ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.154ns (19.494%)  route 0.636ns (80.506%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.820ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.555ns (routing 0.904ns, distribution 0.651ns)
  Clock Net Delay (Destination): 1.372ns (routing 0.639ns, distribution 0.733ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        1.555     1.904    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X66Y437        FDCE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y437        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.943 f  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[1]/Q
                         net (fo=49, routed)          0.061     2.004    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/state[1]
    SLICE_X66Y435        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.037     2.041 f  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/pipeline_active_INST_0/O
                         net (fo=1, routed)           0.313     2.354    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_13
    SLICE_X65Y384        LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     2.369 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8/O
                         net (fo=2, routed)           0.177     2.546    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8_n_0
    SLICE_X65Y357        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.022     2.568 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.069     2.637    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X65Y360        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.041     2.678 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_i_1/O
                         net (fo=1, routed)           0.016     2.694    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_i_1_n_0
    SLICE_X65Y360        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.372     1.820    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X65Y360        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg/C
                         clock pessimism              0.000     1.820    
                         clock uncertainty            0.035     1.855    
    SLICE_X65Y360        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.901    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.694    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.809ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.135ns (17.263%)  route 0.647ns (82.737%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.796ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.555ns (routing 0.904ns, distribution 0.651ns)
  Clock Net Delay (Destination): 1.348ns (routing 0.639ns, distribution 0.709ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        1.555     1.904    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X66Y437        FDCE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y437        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.943 f  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[1]/Q
                         net (fo=49, routed)          0.061     2.004    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/state[1]
    SLICE_X66Y435        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.037     2.041 f  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/pipeline_active_INST_0/O
                         net (fo=1, routed)           0.313     2.354    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_13
    SLICE_X65Y384        LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     2.369 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8/O
                         net (fo=2, routed)           0.177     2.546    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8_n_0
    SLICE_X65Y357        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.022     2.568 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.080     2.648    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X65Y358        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.022     2.670 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_i_1/O
                         net (fo=1, routed)           0.016     2.686    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_i_1_n_0
    SLICE_X65Y358        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.348     1.796    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X65Y358        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_reg/C
                         clock pessimism              0.000     1.796    
                         clock uncertainty            0.035     1.831    
    SLICE_X65Y358        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.877    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_reg
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.686    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.851ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.136ns (16.585%)  route 0.684ns (83.415%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.792ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.555ns (routing 0.904ns, distribution 0.651ns)
  Clock Net Delay (Destination): 1.344ns (routing 0.639ns, distribution 0.705ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        1.555     1.904    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X66Y437        FDCE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y437        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.943 f  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[1]/Q
                         net (fo=49, routed)          0.061     2.004    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/state[1]
    SLICE_X66Y435        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.037     2.041 f  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/pipeline_active_INST_0/O
                         net (fo=1, routed)           0.313     2.354    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_13
    SLICE_X65Y384        LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     2.369 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8/O
                         net (fo=2, routed)           0.177     2.546    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8_n_0
    SLICE_X65Y357        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.022     2.568 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.116     2.684    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X64Y359        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.023     2.707 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_i_1/O
                         net (fo=1, routed)           0.017     2.724    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_i_1_n_0
    SLICE_X64Y359        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.344     1.792    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X64Y359        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg/C
                         clock pessimism              0.000     1.792    
                         clock uncertainty            0.035     1.827    
    SLICE_X64Y359        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.873    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           2.724    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             0.853ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c15_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.127ns (14.994%)  route 0.720ns (85.006%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.817ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.555ns (routing 0.904ns, distribution 0.651ns)
  Clock Net Delay (Destination): 1.369ns (routing 0.639ns, distribution 0.730ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        1.555     1.904    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X66Y437        FDCE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y437        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.943 f  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[1]/Q
                         net (fo=49, routed)          0.061     2.004    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/state[1]
    SLICE_X66Y435        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.037     2.041 f  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/pipeline_active_INST_0/O
                         net (fo=1, routed)           0.313     2.354    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_13
    SLICE_X65Y384        LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     2.369 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8/O
                         net (fo=2, routed)           0.177     2.546    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8_n_0
    SLICE_X65Y357        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.022     2.568 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.145     2.713    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X63Y360        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.014     2.727 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c15_i_1/O
                         net (fo=1, routed)           0.024     2.751    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c15_i_1_n_0
    SLICE_X63Y360        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c15_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.369     1.817    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X63Y360        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c15_reg/C
                         clock pessimism              0.000     1.817    
                         clock uncertainty            0.035     1.852    
    SLICE_X63Y360        FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.898    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c15_reg
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.751    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.854ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.127ns (14.976%)  route 0.721ns (85.024%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.817ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.555ns (routing 0.904ns, distribution 0.651ns)
  Clock Net Delay (Destination): 1.369ns (routing 0.639ns, distribution 0.730ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        1.555     1.904    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X66Y437        FDCE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y437        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.943 f  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[1]/Q
                         net (fo=49, routed)          0.061     2.004    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/state[1]
    SLICE_X66Y435        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.037     2.041 f  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/pipeline_active_INST_0/O
                         net (fo=1, routed)           0.313     2.354    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_13
    SLICE_X65Y384        LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     2.369 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8/O
                         net (fo=2, routed)           0.177     2.546    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8_n_0
    SLICE_X65Y357        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.022     2.568 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.144     2.712    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X63Y360        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.014     2.726 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_i_1/O
                         net (fo=1, routed)           0.026     2.752    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_i_1_n_0
    SLICE_X63Y360        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.369     1.817    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X63Y360        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/C
                         clock pessimism              0.000     1.817    
                         clock uncertainty            0.035     1.852    
    SLICE_X63Y360        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.898    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.752    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.856ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c3_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.135ns (16.148%)  route 0.701ns (83.852%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.555ns (routing 0.904ns, distribution 0.651ns)
  Clock Net Delay (Destination): 1.355ns (routing 0.639ns, distribution 0.716ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        1.555     1.904    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X66Y437        FDCE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y437        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.943 f  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[1]/Q
                         net (fo=49, routed)          0.061     2.004    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/state[1]
    SLICE_X66Y435        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.037     2.041 f  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/pipeline_active_INST_0/O
                         net (fo=1, routed)           0.313     2.354    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_13
    SLICE_X65Y384        LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     2.369 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8/O
                         net (fo=2, routed)           0.177     2.546    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8_n_0
    SLICE_X65Y357        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.022     2.568 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.124     2.692    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X66Y352        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.022     2.714 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c3_i_1/O
                         net (fo=1, routed)           0.026     2.740    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c3_i_1_n_0
    SLICE_X66Y352        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.355     1.803    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X66Y352        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c3_reg/C
                         clock pessimism              0.000     1.803    
                         clock uncertainty            0.035     1.838    
    SLICE_X66Y352        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.884    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c3_reg
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.740    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             0.869ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c0_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.137ns (16.061%)  route 0.716ns (83.939%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.806ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.555ns (routing 0.904ns, distribution 0.651ns)
  Clock Net Delay (Destination): 1.358ns (routing 0.639ns, distribution 0.719ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        1.555     1.904    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X66Y437        FDCE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y437        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.943 f  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[1]/Q
                         net (fo=49, routed)          0.061     2.004    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/state[1]
    SLICE_X66Y435        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.037     2.041 f  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/pipeline_active_INST_0/O
                         net (fo=1, routed)           0.313     2.354    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_13
    SLICE_X65Y384        LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     2.369 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8/O
                         net (fo=2, routed)           0.177     2.546    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8_n_0
    SLICE_X65Y357        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.022     2.568 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.156     2.724    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X67Y352        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.024     2.748 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c0_i_1/O
                         net (fo=1, routed)           0.009     2.757    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c0_i_1_n_0
    SLICE_X67Y352        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.358     1.806    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X67Y352        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c0_reg/C
                         clock pessimism              0.000     1.806    
                         clock uncertainty            0.035     1.841    
    SLICE_X67Y352        FDCE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     1.888    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c0_reg
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           2.757    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.869ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.153ns (18.236%)  route 0.686ns (81.764%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.793ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.555ns (routing 0.904ns, distribution 0.651ns)
  Clock Net Delay (Destination): 1.345ns (routing 0.639ns, distribution 0.706ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        1.555     1.904    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X66Y437        FDCE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y437        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.943 f  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[1]/Q
                         net (fo=49, routed)          0.061     2.004    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/state[1]
    SLICE_X66Y435        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.037     2.041 f  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/pipeline_active_INST_0/O
                         net (fo=1, routed)           0.313     2.354    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_13
    SLICE_X65Y384        LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     2.369 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8/O
                         net (fo=2, routed)           0.177     2.546    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8_n_0
    SLICE_X65Y357        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.022     2.568 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.111     2.679    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X63Y358        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.040     2.719 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_i_1/O
                         net (fo=1, routed)           0.024     2.743    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_i_1_n_0
    SLICE_X63Y358        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.345     1.793    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X63Y358        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_reg/C
                         clock pessimism              0.000     1.793    
                         clock uncertainty            0.035     1.828    
    SLICE_X63Y358        FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.874    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_reg
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           2.743    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.869ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.148ns (17.149%)  route 0.715ns (82.851%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.817ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.555ns (routing 0.904ns, distribution 0.651ns)
  Clock Net Delay (Destination): 1.369ns (routing 0.639ns, distribution 0.730ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        1.555     1.904    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X66Y437        FDCE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y437        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.943 f  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[1]/Q
                         net (fo=49, routed)          0.061     2.004    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/state[1]
    SLICE_X66Y435        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.037     2.041 f  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/pipeline_active_INST_0/O
                         net (fo=1, routed)           0.313     2.354    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_13
    SLICE_X65Y384        LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     2.369 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8/O
                         net (fo=2, routed)           0.177     2.546    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8_n_0
    SLICE_X65Y357        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.022     2.568 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.146     2.714    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X63Y360        LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.035     2.749 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_i_1/O
                         net (fo=1, routed)           0.018     2.767    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_i_1_n_0
    SLICE_X63Y360        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.369     1.817    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X63Y360        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
                         clock pessimism              0.000     1.817    
                         clock uncertainty            0.035     1.852    
    SLICE_X63Y360        FDCE (Hold_AFF_SLICEM_C_D)
                                                      0.046     1.898    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.767    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.871ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.148ns (17.110%)  route 0.717ns (82.890%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.817ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.555ns (routing 0.904ns, distribution 0.651ns)
  Clock Net Delay (Destination): 1.369ns (routing 0.639ns, distribution 0.730ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        1.555     1.904    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X66Y437        FDCE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y437        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.943 f  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[1]/Q
                         net (fo=49, routed)          0.061     2.004    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/state[1]
    SLICE_X66Y435        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.037     2.041 f  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/pipeline_active_INST_0/O
                         net (fo=1, routed)           0.313     2.354    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_13
    SLICE_X65Y384        LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     2.369 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8/O
                         net (fo=2, routed)           0.177     2.546    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8_n_0
    SLICE_X65Y357        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.022     2.568 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.145     2.713    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X63Y360        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.035     2.748 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_i_1/O
                         net (fo=1, routed)           0.021     2.769    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_i_1_n_0
    SLICE_X63Y360        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.369     1.817    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X63Y360        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_reg/C
                         clock pessimism              0.000     1.817    
                         clock uncertainty            0.035     1.852    
    SLICE_X63Y360        FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.046     1.898    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_reg
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.769    
  -------------------------------------------------------------------
                         slack                                  0.871    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_top_level_clk_wiz_1_0
  To Clock:  RFDAC0_CLK

Setup :            0  Failing Endpoints,  Worst Slack        9.595ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.595ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.429ns  (logic 0.079ns (18.415%)  route 0.350ns (81.585%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y300                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X61Y300        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.350     0.429    top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X59Y301        FDRE                                         r  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X59Y301        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.429    
  -------------------------------------------------------------------
                         slack                                  9.595    

Slack (MET) :             9.606ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.418ns  (logic 0.081ns (19.378%)  route 0.337ns (80.622%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y244                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X59Y244        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.337     0.418    top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X59Y246        FDRE                                         r  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X59Y246        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.418    
  -------------------------------------------------------------------
                         slack                                  9.606    

Slack (MET) :             9.637ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.387ns  (logic 0.079ns (20.413%)  route 0.308ns (79.587%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y283                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X54Y283        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.308     0.387    top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X54Y283        FDRE                                         r  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X54Y283        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  9.637    

Slack (MET) :             9.656ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/trigger_controller_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.368ns  (logic 0.081ns (22.011%)  route 0.287ns (77.989%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y347                                     0.000     0.000 r  top_level_i/trigger_controller_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X52Y347        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  top_level_i/trigger_controller_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.287     0.368    top_level_i/trigger_controller_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X52Y347        FDRE                                         r  top_level_i/trigger_controller_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X52Y347        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/trigger_controller_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  9.656    

Slack (MET) :             9.657ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.367ns  (logic 0.079ns (21.526%)  route 0.288ns (78.474%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y268                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X59Y268        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.288     0.367    top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X59Y269        FDRE                                         r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X59Y269        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  9.657    

Slack (MET) :             9.659ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.365ns  (logic 0.079ns (21.644%)  route 0.286ns (78.356%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y255                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X77Y255        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.286     0.365    top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X79Y255        FDRE                                         r  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X79Y255        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  9.659    

Slack (MET) :             9.662ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/trigger_controller_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.362ns  (logic 0.076ns (20.994%)  route 0.286ns (79.006%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y348                                     0.000     0.000 r  top_level_i/trigger_controller_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X53Y348        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  top_level_i/trigger_controller_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.286     0.362    top_level_i/trigger_controller_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X53Y348        FDRE                                         r  top_level_i/trigger_controller_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X53Y348        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.024    top_level_i/trigger_controller_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  9.662    

Slack (MET) :             9.679ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.345ns  (logic 0.078ns (22.609%)  route 0.267ns (77.391%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y259                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X69Y259        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     0.078 r  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.267     0.345    top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X69Y259        FDRE                                         r  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X69Y259        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  9.679    

Slack (MET) :             9.681ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.343ns  (logic 0.079ns (23.032%)  route 0.264ns (76.968%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y271                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X49Y271        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.264     0.343    top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X49Y271        FDRE                                         r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X49Y271        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  9.681    

Slack (MET) :             9.695ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.329ns  (logic 0.078ns (23.708%)  route 0.251ns (76.292%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y253                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X78Y253        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.251     0.329    top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X77Y253        FDRE                                         r  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X77Y253        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  9.695    





---------------------------------------------------------------------------------------------------
From Clock:  RFDAC0_CLK
  To Clock:  RFDAC1_CLK

Setup :            0  Failing Endpoints,  Worst Slack        1.606ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.606ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.753ns  (logic 0.348ns (19.852%)  route 1.405ns (80.148%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.317ns = ( 6.317 - 4.000 ) 
    Source Clock Delay      (SCD):    2.863ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.190ns (routing 1.073ns, distribution 1.117ns)
  Clock Net Delay (Destination): 1.796ns (routing 0.919ns, distribution 0.877ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        2.190     2.863    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X63Y355        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y355        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.941 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/Q
                         net (fo=35, routed)          0.735     3.676    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X52Y291        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.147     3.823 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/FSM_sequential_state[2]_i_5/O
                         net (fo=6, routed)           0.154     3.977    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_cycles/s_axis_tready12_out
    SLICE_X52Y290        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     4.100 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_cycles/count[31]_i_1/O
                         net (fo=32, routed)          0.516     4.616    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_cycles_n_77
    SLICE_X51Y286        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        1.796     6.317    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X51Y286        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count_reg[11]/C
                         clock pessimism              0.000     6.317    
                         clock uncertainty           -0.035     6.282    
    SLICE_X51Y286        FDCE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060     6.222    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count_reg[11]
  -------------------------------------------------------------------
                         required time                          6.222    
                         arrival time                          -4.616    
  -------------------------------------------------------------------
                         slack                                  1.606    

Slack (MET) :             1.606ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.753ns  (logic 0.348ns (19.852%)  route 1.405ns (80.148%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.317ns = ( 6.317 - 4.000 ) 
    Source Clock Delay      (SCD):    2.863ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.190ns (routing 1.073ns, distribution 1.117ns)
  Clock Net Delay (Destination): 1.796ns (routing 0.919ns, distribution 0.877ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        2.190     2.863    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X63Y355        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y355        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.941 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/Q
                         net (fo=35, routed)          0.735     3.676    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X52Y291        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.147     3.823 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/FSM_sequential_state[2]_i_5/O
                         net (fo=6, routed)           0.154     3.977    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_cycles/s_axis_tready12_out
    SLICE_X52Y290        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     4.100 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_cycles/count[31]_i_1/O
                         net (fo=32, routed)          0.516     4.616    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_cycles_n_77
    SLICE_X51Y286        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        1.796     6.317    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X51Y286        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count_reg[12]/C
                         clock pessimism              0.000     6.317    
                         clock uncertainty           -0.035     6.282    
    SLICE_X51Y286        FDCE (Setup_GFF_SLICEL_C_CE)
                                                     -0.060     6.222    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count_reg[12]
  -------------------------------------------------------------------
                         required time                          6.222    
                         arrival time                          -4.616    
  -------------------------------------------------------------------
                         slack                                  1.606    

Slack (MET) :             1.606ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.753ns  (logic 0.348ns (19.852%)  route 1.405ns (80.148%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.317ns = ( 6.317 - 4.000 ) 
    Source Clock Delay      (SCD):    2.863ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.190ns (routing 1.073ns, distribution 1.117ns)
  Clock Net Delay (Destination): 1.796ns (routing 0.919ns, distribution 0.877ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        2.190     2.863    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X63Y355        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y355        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.941 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/Q
                         net (fo=35, routed)          0.735     3.676    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X52Y291        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.147     3.823 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/FSM_sequential_state[2]_i_5/O
                         net (fo=6, routed)           0.154     3.977    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_cycles/s_axis_tready12_out
    SLICE_X52Y290        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     4.100 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_cycles/count[31]_i_1/O
                         net (fo=32, routed)          0.516     4.616    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_cycles_n_77
    SLICE_X51Y286        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        1.796     6.317    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X51Y286        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count_reg[13]/C
                         clock pessimism              0.000     6.317    
                         clock uncertainty           -0.035     6.282    
    SLICE_X51Y286        FDCE (Setup_FFF_SLICEL_C_CE)
                                                     -0.060     6.222    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count_reg[13]
  -------------------------------------------------------------------
                         required time                          6.222    
                         arrival time                          -4.616    
  -------------------------------------------------------------------
                         slack                                  1.606    

Slack (MET) :             1.614ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.746ns  (logic 0.348ns (19.931%)  route 1.398ns (80.069%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.318ns = ( 6.318 - 4.000 ) 
    Source Clock Delay      (SCD):    2.863ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.190ns (routing 1.073ns, distribution 1.117ns)
  Clock Net Delay (Destination): 1.797ns (routing 0.919ns, distribution 0.878ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        2.190     2.863    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X63Y355        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y355        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.941 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/Q
                         net (fo=35, routed)          0.735     3.676    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X52Y291        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.147     3.823 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/FSM_sequential_state[2]_i_5/O
                         net (fo=6, routed)           0.154     3.977    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_cycles/s_axis_tready12_out
    SLICE_X52Y290        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     4.100 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_cycles/count[31]_i_1/O
                         net (fo=32, routed)          0.509     4.609    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_cycles_n_77
    SLICE_X51Y288        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        1.797     6.318    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X51Y288        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count_reg[25]/C
                         clock pessimism              0.000     6.318    
                         clock uncertainty           -0.035     6.283    
    SLICE_X51Y288        FDCE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060     6.223    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count_reg[25]
  -------------------------------------------------------------------
                         required time                          6.223    
                         arrival time                          -4.609    
  -------------------------------------------------------------------
                         slack                                  1.614    

Slack (MET) :             1.614ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.746ns  (logic 0.348ns (19.931%)  route 1.398ns (80.069%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.318ns = ( 6.318 - 4.000 ) 
    Source Clock Delay      (SCD):    2.863ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.190ns (routing 1.073ns, distribution 1.117ns)
  Clock Net Delay (Destination): 1.797ns (routing 0.919ns, distribution 0.878ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        2.190     2.863    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X63Y355        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y355        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.941 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/Q
                         net (fo=35, routed)          0.735     3.676    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X52Y291        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.147     3.823 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/FSM_sequential_state[2]_i_5/O
                         net (fo=6, routed)           0.154     3.977    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_cycles/s_axis_tready12_out
    SLICE_X52Y290        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     4.100 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_cycles/count[31]_i_1/O
                         net (fo=32, routed)          0.509     4.609    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_cycles_n_77
    SLICE_X51Y288        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        1.797     6.318    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X51Y288        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count_reg[28]/C
                         clock pessimism              0.000     6.318    
                         clock uncertainty           -0.035     6.283    
    SLICE_X51Y288        FDCE (Setup_GFF_SLICEL_C_CE)
                                                     -0.060     6.223    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count_reg[28]
  -------------------------------------------------------------------
                         required time                          6.223    
                         arrival time                          -4.609    
  -------------------------------------------------------------------
                         slack                                  1.614    

Slack (MET) :             1.624ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.735ns  (logic 0.348ns (20.058%)  route 1.387ns (79.942%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.317ns = ( 6.317 - 4.000 ) 
    Source Clock Delay      (SCD):    2.863ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.190ns (routing 1.073ns, distribution 1.117ns)
  Clock Net Delay (Destination): 1.796ns (routing 0.919ns, distribution 0.877ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        2.190     2.863    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X63Y355        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y355        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.941 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/Q
                         net (fo=35, routed)          0.735     3.676    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X52Y291        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.147     3.823 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/FSM_sequential_state[2]_i_5/O
                         net (fo=6, routed)           0.154     3.977    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_cycles/s_axis_tready12_out
    SLICE_X52Y290        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     4.100 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_cycles/count[31]_i_1/O
                         net (fo=32, routed)          0.498     4.598    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_cycles_n_77
    SLICE_X51Y287        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        1.796     6.317    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X51Y287        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count_reg[20]/C
                         clock pessimism              0.000     6.317    
                         clock uncertainty           -0.035     6.282    
    SLICE_X51Y287        FDCE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060     6.222    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count_reg[20]
  -------------------------------------------------------------------
                         required time                          6.222    
                         arrival time                          -4.598    
  -------------------------------------------------------------------
                         slack                                  1.624    

Slack (MET) :             1.624ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.735ns  (logic 0.348ns (20.058%)  route 1.387ns (79.942%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.317ns = ( 6.317 - 4.000 ) 
    Source Clock Delay      (SCD):    2.863ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.190ns (routing 1.073ns, distribution 1.117ns)
  Clock Net Delay (Destination): 1.796ns (routing 0.919ns, distribution 0.877ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        2.190     2.863    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X63Y355        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y355        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.941 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/Q
                         net (fo=35, routed)          0.735     3.676    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X52Y291        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.147     3.823 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/FSM_sequential_state[2]_i_5/O
                         net (fo=6, routed)           0.154     3.977    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_cycles/s_axis_tready12_out
    SLICE_X52Y290        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     4.100 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_cycles/count[31]_i_1/O
                         net (fo=32, routed)          0.498     4.598    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_cycles_n_77
    SLICE_X51Y287        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        1.796     6.317    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X51Y287        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count_reg[21]/C
                         clock pessimism              0.000     6.317    
                         clock uncertainty           -0.035     6.282    
    SLICE_X51Y287        FDCE (Setup_GFF_SLICEL_C_CE)
                                                     -0.060     6.222    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count_reg[21]
  -------------------------------------------------------------------
                         required time                          6.222    
                         arrival time                          -4.598    
  -------------------------------------------------------------------
                         slack                                  1.624    

Slack (MET) :             1.624ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.735ns  (logic 0.348ns (20.058%)  route 1.387ns (79.942%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.317ns = ( 6.317 - 4.000 ) 
    Source Clock Delay      (SCD):    2.863ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.190ns (routing 1.073ns, distribution 1.117ns)
  Clock Net Delay (Destination): 1.796ns (routing 0.919ns, distribution 0.877ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        2.190     2.863    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X63Y355        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y355        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.941 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/Q
                         net (fo=35, routed)          0.735     3.676    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X52Y291        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.147     3.823 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/FSM_sequential_state[2]_i_5/O
                         net (fo=6, routed)           0.154     3.977    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_cycles/s_axis_tready12_out
    SLICE_X52Y290        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     4.100 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_cycles/count[31]_i_1/O
                         net (fo=32, routed)          0.498     4.598    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_cycles_n_77
    SLICE_X51Y287        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        1.796     6.317    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X51Y287        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count_reg[22]/C
                         clock pessimism              0.000     6.317    
                         clock uncertainty           -0.035     6.282    
    SLICE_X51Y287        FDCE (Setup_FFF_SLICEL_C_CE)
                                                     -0.060     6.222    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count_reg[22]
  -------------------------------------------------------------------
                         required time                          6.222    
                         arrival time                          -4.598    
  -------------------------------------------------------------------
                         slack                                  1.624    

Slack (MET) :             1.659ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.698ns  (logic 0.348ns (20.495%)  route 1.350ns (79.505%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.315ns = ( 6.315 - 4.000 ) 
    Source Clock Delay      (SCD):    2.863ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.190ns (routing 1.073ns, distribution 1.117ns)
  Clock Net Delay (Destination): 1.794ns (routing 0.919ns, distribution 0.875ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        2.190     2.863    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X63Y355        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y355        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.941 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/Q
                         net (fo=35, routed)          0.735     3.676    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X52Y291        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.147     3.823 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/FSM_sequential_state[2]_i_5/O
                         net (fo=6, routed)           0.154     3.977    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_cycles/s_axis_tready12_out
    SLICE_X52Y290        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     4.100 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_cycles/count[31]_i_1/O
                         net (fo=32, routed)          0.461     4.561    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_cycles_n_77
    SLICE_X51Y287        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        1.794     6.315    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X51Y287        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count_reg[18]/C
                         clock pessimism              0.000     6.315    
                         clock uncertainty           -0.035     6.280    
    SLICE_X51Y287        FDCE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060     6.220    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count_reg[18]
  -------------------------------------------------------------------
                         required time                          6.220    
                         arrival time                          -4.561    
  -------------------------------------------------------------------
                         slack                                  1.659    

Slack (MET) :             1.659ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.698ns  (logic 0.348ns (20.495%)  route 1.350ns (79.505%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.315ns = ( 6.315 - 4.000 ) 
    Source Clock Delay      (SCD):    2.863ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.190ns (routing 1.073ns, distribution 1.117ns)
  Clock Net Delay (Destination): 1.794ns (routing 0.919ns, distribution 0.875ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        2.190     2.863    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X63Y355        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y355        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.941 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/Q
                         net (fo=35, routed)          0.735     3.676    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X52Y291        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.147     3.823 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/FSM_sequential_state[2]_i_5/O
                         net (fo=6, routed)           0.154     3.977    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_cycles/s_axis_tready12_out
    SLICE_X52Y290        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     4.100 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_cycles/count[31]_i_1/O
                         net (fo=32, routed)          0.461     4.561    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_cycles_n_77
    SLICE_X51Y287        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        1.794     6.315    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X51Y287        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count_reg[19]/C
                         clock pessimism              0.000     6.315    
                         clock uncertainty           -0.035     6.280    
    SLICE_X51Y287        FDCE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060     6.220    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count_reg[19]
  -------------------------------------------------------------------
                         required time                          6.220    
                         arrival time                          -4.561    
  -------------------------------------------------------------------
                         slack                                  1.659    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c4_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.080ns (19.048%)  route 0.340ns (80.952%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.795ns
    Source Clock Delay      (SCD):    2.502ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.981ns (routing 0.976ns, distribution 1.005ns)
  Clock Net Delay (Destination): 2.122ns (routing 1.006ns, distribution 1.116ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.981     2.502    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X67Y353        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y353        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.560 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c4_reg/Q
                         net (fo=35, routed)          0.318     2.878    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_cycles/ext_trigger
    SLICE_X71Y323        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.022     2.900 r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_cycles/count[25]_i_1/O
                         net (fo=1, routed)           0.022     2.922    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_cycles_n_51
    SLICE_X71Y323        FDCE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        2.122     2.795    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X71Y323        FDCE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/count_reg[25]/C
                         clock pessimism              0.000     2.795    
                         clock uncertainty            0.035     2.830    
    SLICE_X71Y323        FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.060     2.890    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.890    
                         arrival time                           2.922    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.094ns (27.089%)  route 0.253ns (72.911%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.718ns
    Source Clock Delay      (SCD):    2.499ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.978ns (routing 0.976ns, distribution 1.002ns)
  Clock Net Delay (Destination): 2.045ns (routing 1.006ns, distribution 1.039ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.978     2.499    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X63Y360        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y360        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     2.557 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_reg/Q
                         net (fo=35, routed)          0.231     2.788    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_cycles/ext_trigger
    SLICE_X58Y372        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.036     2.824 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_cycles/count[19]_i_1/O
                         net (fo=1, routed)           0.022     2.846    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_cycles_n_57
    SLICE_X58Y372        FDCE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        2.045     2.718    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X58Y372        FDCE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/count_reg[19]/C
                         clock pessimism              0.000     2.718    
                         clock uncertainty            0.035     2.753    
    SLICE_X58Y372        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.060     2.813    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.813    
                         arrival time                           2.846    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.093ns (26.801%)  route 0.254ns (73.199%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.718ns
    Source Clock Delay      (SCD):    2.499ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.978ns (routing 0.976ns, distribution 1.002ns)
  Clock Net Delay (Destination): 2.045ns (routing 1.006ns, distribution 1.039ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.978     2.499    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X63Y360        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y360        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     2.557 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_reg/Q
                         net (fo=35, routed)          0.231     2.788    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_cycles/ext_trigger
    SLICE_X58Y372        LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.035     2.823 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_cycles/count[23]_i_1/O
                         net (fo=1, routed)           0.023     2.846    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_cycles_n_53
    SLICE_X58Y372        FDCE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        2.045     2.718    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X58Y372        FDCE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/count_reg[23]/C
                         clock pessimism              0.000     2.718    
                         clock uncertainty            0.035     2.753    
    SLICE_X58Y372        FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.060     2.813    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.813    
                         arrival time                           2.846    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c4_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.081ns (19.149%)  route 0.342ns (80.851%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.795ns
    Source Clock Delay      (SCD):    2.502ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.981ns (routing 0.976ns, distribution 1.005ns)
  Clock Net Delay (Destination): 2.122ns (routing 1.006ns, distribution 1.116ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.981     2.502    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X67Y353        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y353        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.560 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c4_reg/Q
                         net (fo=35, routed)          0.318     2.878    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_cycles/ext_trigger
    SLICE_X71Y323        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.023     2.901 r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_cycles/count[22]_i_1/O
                         net (fo=1, routed)           0.024     2.925    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_cycles_n_54
    SLICE_X71Y323        FDCE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        2.122     2.795    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X71Y323        FDCE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/count_reg[22]/C
                         clock pessimism              0.000     2.795    
                         clock uncertainty            0.035     2.830    
    SLICE_X71Y323        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.060     2.890    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.890    
                         arrival time                           2.925    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.081ns (22.626%)  route 0.277ns (77.374%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.724ns
    Source Clock Delay      (SCD):    2.499ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.978ns (routing 0.976ns, distribution 1.002ns)
  Clock Net Delay (Destination): 2.051ns (routing 1.006ns, distribution 1.045ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.978     2.499    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X63Y360        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y360        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     2.557 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_reg/Q
                         net (fo=35, routed)          0.253     2.810    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_cycles/ext_trigger
    SLICE_X58Y371        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.023     2.833 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_cycles/count[16]_i_1/O
                         net (fo=1, routed)           0.024     2.857    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_cycles_n_60
    SLICE_X58Y371        FDCE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        2.051     2.724    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X58Y371        FDCE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/count_reg[16]/C
                         clock pessimism              0.000     2.724    
                         clock uncertainty            0.035     2.759    
    SLICE_X58Y371        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.060     2.819    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.819    
                         arrival time                           2.857    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c4_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.093ns (21.528%)  route 0.339ns (78.472%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.795ns
    Source Clock Delay      (SCD):    2.502ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.981ns (routing 0.976ns, distribution 1.005ns)
  Clock Net Delay (Destination): 2.122ns (routing 1.006ns, distribution 1.116ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.981     2.502    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X67Y353        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y353        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.560 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c4_reg/Q
                         net (fo=35, routed)          0.319     2.879    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_cycles/ext_trigger
    SLICE_X71Y323        LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.035     2.914 r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_cycles/count[30]_i_1/O
                         net (fo=1, routed)           0.020     2.934    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_cycles_n_46
    SLICE_X71Y323        FDCE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        2.122     2.795    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X71Y323        FDCE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/count_reg[30]/C
                         clock pessimism              0.000     2.795    
                         clock uncertainty            0.035     2.830    
    SLICE_X71Y323        FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.060     2.890    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.890    
                         arrival time                           2.934    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.081ns (22.438%)  route 0.280ns (77.562%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.718ns
    Source Clock Delay      (SCD):    2.499ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.978ns (routing 0.976ns, distribution 1.002ns)
  Clock Net Delay (Destination): 2.045ns (routing 1.006ns, distribution 1.039ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.978     2.499    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X63Y360        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y360        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     2.557 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_reg/Q
                         net (fo=35, routed)          0.258     2.815    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_cycles/ext_trigger
    SLICE_X58Y373        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.023     2.838 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_cycles/count[31]_i_2/O
                         net (fo=1, routed)           0.022     2.860    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_cycles_n_45
    SLICE_X58Y373        FDCE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        2.045     2.718    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X58Y373        FDCE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/count_reg[31]/C
                         clock pessimism              0.000     2.718    
                         clock uncertainty            0.035     2.753    
    SLICE_X58Y373        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.060     2.813    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.813    
                         arrival time                           2.860    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.080ns (22.039%)  route 0.283ns (77.961%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.719ns
    Source Clock Delay      (SCD):    2.499ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.978ns (routing 0.976ns, distribution 1.002ns)
  Clock Net Delay (Destination): 2.046ns (routing 1.006ns, distribution 1.040ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.978     2.499    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X63Y360        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y360        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     2.557 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_reg/Q
                         net (fo=35, routed)          0.261     2.818    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_cycles/ext_trigger
    SLICE_X58Y371        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.022     2.840 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_cycles/count[11]_i_1/O
                         net (fo=1, routed)           0.022     2.862    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_cycles_n_65
    SLICE_X58Y371        FDCE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        2.046     2.719    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X58Y371        FDCE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/count_reg[11]/C
                         clock pessimism              0.000     2.719    
                         clock uncertainty            0.035     2.754    
    SLICE_X58Y371        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.060     2.814    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.814    
                         arrival time                           2.862    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.073ns (27.239%)  route 0.195ns (72.761%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.700ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.213ns (routing 0.575ns, distribution 0.638ns)
  Clock Net Delay (Destination): 1.252ns (routing 0.598ns, distribution 0.654ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.213     1.562    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X63Y360        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y360        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.600 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_reg/Q
                         net (fo=35, routed)          0.179     1.779    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_cycles/ext_trigger
    SLICE_X58Y372        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.035     1.814 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_cycles/count[17]_i_1/O
                         net (fo=1, routed)           0.016     1.830    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_cycles_n_59
    SLICE_X58Y372        FDCE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        1.252     1.700    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X58Y372        FDCE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/count_reg[17]/C
                         clock pessimism              0.000     1.700    
                         clock uncertainty            0.035     1.735    
    SLICE_X58Y372        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.781    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.080ns (18.100%)  route 0.362ns (81.900%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.800ns
    Source Clock Delay      (SCD):    2.502ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.981ns (routing 0.976ns, distribution 1.005ns)
  Clock Net Delay (Destination): 2.127ns (routing 1.006ns, distribution 1.121ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.981     2.502    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X67Y352        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y352        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     2.560 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg/Q
                         net (fo=35, routed)          0.327     2.887    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_cycles/ext_trigger
    SLICE_X78Y340        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.022     2.909 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_cycles/count[28]_i_1/O
                         net (fo=1, routed)           0.035     2.944    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_cycles_n_48
    SLICE_X78Y340        FDCE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        2.127     2.800    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X78Y340        FDCE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/count_reg[28]/C
                         clock pessimism              0.000     2.800    
                         clock uncertainty            0.035     2.835    
    SLICE_X78Y340        FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.060     2.895    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.895    
                         arrival time                           2.944    
  -------------------------------------------------------------------
                         slack                                  0.049    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_top_level_clk_wiz_1_0
  To Clock:  RFDAC1_CLK

Setup :            0  Failing Endpoints,  Worst Slack        9.488ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.488ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.536ns  (logic 0.080ns (14.925%)  route 0.456ns (85.075%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y290                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X45Y290        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.456     0.536    top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X44Y290        FDRE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X44Y290        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.536    
  -------------------------------------------------------------------
                         slack                                  9.488    

Slack (MET) :             9.591ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.433ns  (logic 0.079ns (18.245%)  route 0.354ns (81.755%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y320                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X68Y320        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.354     0.433    top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X69Y320        FDRE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X69Y320        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.433    
  -------------------------------------------------------------------
                         slack                                  9.591    

Slack (MET) :             9.609ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.415ns  (logic 0.079ns (19.036%)  route 0.336ns (80.964%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y330                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X59Y330        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.336     0.415    top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X62Y328        FDRE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X62Y328        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.415    
  -------------------------------------------------------------------
                         slack                                  9.609    

Slack (MET) :             9.631ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.393ns  (logic 0.078ns (19.847%)  route 0.315ns (80.153%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y290                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X45Y290        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.315     0.393    top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X45Y289        FDRE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X45Y289        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  9.631    

Slack (MET) :             9.635ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.389ns  (logic 0.079ns (20.308%)  route 0.310ns (79.692%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y294                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X51Y294        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.310     0.389    top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X47Y292        FDRE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X47Y292        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.389    
  -------------------------------------------------------------------
                         slack                                  9.635    

Slack (MET) :             9.641ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.383ns  (logic 0.079ns (20.627%)  route 0.304ns (79.373%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y380                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X47Y380        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.304     0.383    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X46Y382        FDRE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X46Y382        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.383    
  -------------------------------------------------------------------
                         slack                                  9.641    

Slack (MET) :             9.643ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.381ns  (logic 0.078ns (20.472%)  route 0.303ns (79.528%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y366                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X53Y366        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.303     0.381    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X53Y366        FDRE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X53Y366        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                  9.643    

Slack (MET) :             9.646ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.378ns  (logic 0.076ns (20.106%)  route 0.302ns (79.894%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y290                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X46Y290        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.302     0.378    top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X46Y290        FDRE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X46Y290        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  9.646    

Slack (MET) :             9.648ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.376ns  (logic 0.078ns (20.745%)  route 0.298ns (79.255%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y379                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X45Y379        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.298     0.376    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X45Y380        FDRE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X45Y380        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  9.648    

Slack (MET) :             9.651ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.373ns  (logic 0.080ns (21.448%)  route 0.293ns (78.552%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y294                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X51Y294        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.293     0.373    top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X47Y294        FDRE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X47Y294        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  9.651    





---------------------------------------------------------------------------------------------------
From Clock:  RFDAC0_CLK
  To Clock:  RFDAC2_CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.905ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.905ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.977ns  (logic 0.128ns (4.300%)  route 2.849ns (95.700%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 6.782 - 4.000 ) 
    Source Clock Delay      (SCD):    2.890ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.217ns (routing 1.073ns, distribution 1.144ns)
  Clock Net Delay (Destination): 2.261ns (routing 1.345ns, distribution 0.916ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        2.217     2.890    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X63Y360        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y360        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.967 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/Q
                         net (fo=35, routed)          2.777     5.744    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_cycles/ext_trigger
    SLICE_X39Y381        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     5.795 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_cycles/count[4]_i_1/O
                         net (fo=1, routed)           0.072     5.867    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_cycles_n_72
    SLICE_X39Y381        FDCE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.261     6.782    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X39Y381        FDCE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/count_reg[4]/C
                         clock pessimism              0.000     6.782    
                         clock uncertainty           -0.035     6.747    
    SLICE_X39Y381        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.772    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                          6.772    
                         arrival time                          -5.867    
  -------------------------------------------------------------------
                         slack                                  0.905    

Slack (MET) :             0.910ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.972ns  (logic 0.128ns (4.307%)  route 2.844ns (95.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 6.782 - 4.000 ) 
    Source Clock Delay      (SCD):    2.890ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.217ns (routing 1.073ns, distribution 1.144ns)
  Clock Net Delay (Destination): 2.261ns (routing 1.345ns, distribution 0.916ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        2.217     2.890    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X63Y360        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y360        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.967 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/Q
                         net (fo=35, routed)          2.778     5.745    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_cycles/ext_trigger
    SLICE_X39Y381        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.051     5.796 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_cycles/count[5]_i_1/O
                         net (fo=1, routed)           0.066     5.862    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_cycles_n_71
    SLICE_X39Y381        FDCE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.261     6.782    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X39Y381        FDCE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/count_reg[5]/C
                         clock pessimism              0.000     6.782    
                         clock uncertainty           -0.035     6.747    
    SLICE_X39Y381        FDCE (Setup_CFF_SLICEM_C_D)
                                                      0.025     6.772    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                          6.772    
                         arrival time                          -5.862    
  -------------------------------------------------------------------
                         slack                                  0.910    

Slack (MET) :             1.382ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/count_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.452ns  (logic 0.347ns (14.152%)  route 2.105ns (85.848%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 6.820 - 4.000 ) 
    Source Clock Delay      (SCD):    2.890ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.217ns (routing 1.073ns, distribution 1.144ns)
  Clock Net Delay (Destination): 2.299ns (routing 1.345ns, distribution 0.954ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        2.217     2.890    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X63Y360        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y360        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.967 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/Q
                         net (fo=35, routed)          1.109     4.076    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X40Y385        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.147     4.223 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/FSM_sequential_state[2]_i_5/O
                         net (fo=6, routed)           0.280     4.503    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_cycles/s_axis_tready12_out
    SLICE_X40Y387        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     4.626 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_cycles/count[31]_i_1/O
                         net (fo=32, routed)          0.716     5.342    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_cycles_n_77
    SLICE_X37Y382        FDCE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.299     6.820    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X37Y382        FDCE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/count_reg[7]/C
                         clock pessimism              0.000     6.820    
                         clock uncertainty           -0.035     6.785    
    SLICE_X37Y382        FDCE (Setup_HFF_SLICEM_C_CE)
                                                     -0.061     6.724    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                          6.724    
                         arrival time                          -5.342    
  -------------------------------------------------------------------
                         slack                                  1.382    

Slack (MET) :             1.449ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.351ns  (logic 0.261ns (11.102%)  route 2.090ns (88.898%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 6.759 - 4.000 ) 
    Source Clock Delay      (SCD):    2.864ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.191ns (routing 1.073ns, distribution 1.118ns)
  Clock Net Delay (Destination): 2.238ns (routing 1.345ns, distribution 0.893ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        2.191     2.864    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X63Y358        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y358        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.942 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_reg/Q
                         net (fo=35, routed)          0.906     3.848    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X59Y364        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.147     3.995 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_sequential_state[2]_i_5/O
                         net (fo=6, routed)           0.482     4.477    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_cycles/s_axis_tready12_out
    SLICE_X59Y364        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.036     4.513 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_cycles/count[31]_i_1/O
                         net (fo=32, routed)          0.702     5.215    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_cycles_n_77
    SLICE_X57Y358        FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.238     6.759    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X57Y358        FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/count_reg[6]/C
                         clock pessimism              0.000     6.759    
                         clock uncertainty           -0.035     6.724    
    SLICE_X57Y358        FDCE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060     6.664    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                          6.664    
                         arrival time                          -5.215    
  -------------------------------------------------------------------
                         slack                                  1.449    

Slack (MET) :             1.449ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/count_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.351ns  (logic 0.261ns (11.102%)  route 2.090ns (88.898%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 6.759 - 4.000 ) 
    Source Clock Delay      (SCD):    2.864ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.191ns (routing 1.073ns, distribution 1.118ns)
  Clock Net Delay (Destination): 2.238ns (routing 1.345ns, distribution 0.893ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        2.191     2.864    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X63Y358        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y358        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.942 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_reg/Q
                         net (fo=35, routed)          0.906     3.848    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X59Y364        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.147     3.995 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_sequential_state[2]_i_5/O
                         net (fo=6, routed)           0.482     4.477    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_cycles/s_axis_tready12_out
    SLICE_X59Y364        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.036     4.513 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_cycles/count[31]_i_1/O
                         net (fo=32, routed)          0.702     5.215    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_cycles_n_77
    SLICE_X57Y358        FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.238     6.759    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X57Y358        FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/count_reg[7]/C
                         clock pessimism              0.000     6.759    
                         clock uncertainty           -0.035     6.724    
    SLICE_X57Y358        FDCE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060     6.664    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                          6.664    
                         arrival time                          -5.215    
  -------------------------------------------------------------------
                         slack                                  1.449    

Slack (MET) :             1.449ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/count_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.351ns  (logic 0.261ns (11.102%)  route 2.090ns (88.898%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 6.759 - 4.000 ) 
    Source Clock Delay      (SCD):    2.864ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.191ns (routing 1.073ns, distribution 1.118ns)
  Clock Net Delay (Destination): 2.238ns (routing 1.345ns, distribution 0.893ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        2.191     2.864    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X63Y358        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y358        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.942 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_reg/Q
                         net (fo=35, routed)          0.906     3.848    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X59Y364        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.147     3.995 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_sequential_state[2]_i_5/O
                         net (fo=6, routed)           0.482     4.477    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_cycles/s_axis_tready12_out
    SLICE_X59Y364        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.036     4.513 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_cycles/count[31]_i_1/O
                         net (fo=32, routed)          0.702     5.215    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_cycles_n_77
    SLICE_X57Y358        FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.238     6.759    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X57Y358        FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/count_reg[8]/C
                         clock pessimism              0.000     6.759    
                         clock uncertainty           -0.035     6.724    
    SLICE_X57Y358        FDCE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060     6.664    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/count_reg[8]
  -------------------------------------------------------------------
                         required time                          6.664    
                         arrival time                          -5.215    
  -------------------------------------------------------------------
                         slack                                  1.449    

Slack (MET) :             1.449ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/count_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.351ns  (logic 0.261ns (11.102%)  route 2.090ns (88.898%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 6.759 - 4.000 ) 
    Source Clock Delay      (SCD):    2.864ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.191ns (routing 1.073ns, distribution 1.118ns)
  Clock Net Delay (Destination): 2.238ns (routing 1.345ns, distribution 0.893ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        2.191     2.864    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X63Y358        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y358        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.942 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_reg/Q
                         net (fo=35, routed)          0.906     3.848    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X59Y364        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.147     3.995 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_sequential_state[2]_i_5/O
                         net (fo=6, routed)           0.482     4.477    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_cycles/s_axis_tready12_out
    SLICE_X59Y364        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.036     4.513 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_cycles/count[31]_i_1/O
                         net (fo=32, routed)          0.702     5.215    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_cycles_n_77
    SLICE_X57Y358        FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.238     6.759    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X57Y358        FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/count_reg[9]/C
                         clock pessimism              0.000     6.759    
                         clock uncertainty           -0.035     6.724    
    SLICE_X57Y358        FDCE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060     6.664    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/count_reg[9]
  -------------------------------------------------------------------
                         required time                          6.664    
                         arrival time                          -5.215    
  -------------------------------------------------------------------
                         slack                                  1.449    

Slack (MET) :             1.477ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/count_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.358ns  (logic 0.347ns (14.716%)  route 2.011ns (85.284%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 6.821 - 4.000 ) 
    Source Clock Delay      (SCD):    2.890ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.217ns (routing 1.073ns, distribution 1.144ns)
  Clock Net Delay (Destination): 2.300ns (routing 1.345ns, distribution 0.955ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        2.217     2.890    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X63Y360        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y360        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.967 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/Q
                         net (fo=35, routed)          1.109     4.076    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X40Y385        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.147     4.223 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/FSM_sequential_state[2]_i_5/O
                         net (fo=6, routed)           0.280     4.503    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_cycles/s_axis_tready12_out
    SLICE_X40Y387        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     4.626 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_cycles/count[31]_i_1/O
                         net (fo=32, routed)          0.622     5.248    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_cycles_n_77
    SLICE_X37Y382        FDCE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.300     6.821    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X37Y382        FDCE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/count_reg[10]/C
                         clock pessimism              0.000     6.821    
                         clock uncertainty           -0.035     6.786    
    SLICE_X37Y382        FDCE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061     6.725    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                          6.725    
                         arrival time                          -5.248    
  -------------------------------------------------------------------
                         slack                                  1.477    

Slack (MET) :             1.477ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/count_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.358ns  (logic 0.347ns (14.716%)  route 2.011ns (85.284%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 6.821 - 4.000 ) 
    Source Clock Delay      (SCD):    2.890ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.217ns (routing 1.073ns, distribution 1.144ns)
  Clock Net Delay (Destination): 2.300ns (routing 1.345ns, distribution 0.955ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        2.217     2.890    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X63Y360        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y360        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.967 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/Q
                         net (fo=35, routed)          1.109     4.076    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X40Y385        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.147     4.223 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/FSM_sequential_state[2]_i_5/O
                         net (fo=6, routed)           0.280     4.503    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_cycles/s_axis_tready12_out
    SLICE_X40Y387        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     4.626 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_cycles/count[31]_i_1/O
                         net (fo=32, routed)          0.622     5.248    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_cycles_n_77
    SLICE_X37Y382        FDCE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.300     6.821    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X37Y382        FDCE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/count_reg[11]/C
                         clock pessimism              0.000     6.821    
                         clock uncertainty           -0.035     6.786    
    SLICE_X37Y382        FDCE (Setup_CFF_SLICEM_C_CE)
                                                     -0.061     6.725    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/count_reg[11]
  -------------------------------------------------------------------
                         required time                          6.725    
                         arrival time                          -5.248    
  -------------------------------------------------------------------
                         slack                                  1.477    

Slack (MET) :             1.511ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.290ns  (logic 0.261ns (11.397%)  route 2.029ns (88.603%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns = ( 6.761 - 4.000 ) 
    Source Clock Delay      (SCD):    2.864ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.191ns (routing 1.073ns, distribution 1.118ns)
  Clock Net Delay (Destination): 2.240ns (routing 1.345ns, distribution 0.895ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        2.191     2.864    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X63Y358        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y358        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.942 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_reg/Q
                         net (fo=35, routed)          0.906     3.848    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X59Y364        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.147     3.995 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_sequential_state[2]_i_5/O
                         net (fo=6, routed)           0.482     4.477    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_cycles/s_axis_tready12_out
    SLICE_X59Y364        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.036     4.513 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_cycles/count[31]_i_1/O
                         net (fo=32, routed)          0.641     5.154    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_cycles_n_77
    SLICE_X56Y359        FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.240     6.761    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X56Y359        FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/count_reg[1]/C
                         clock pessimism              0.000     6.761    
                         clock uncertainty           -0.035     6.726    
    SLICE_X56Y359        FDCE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061     6.665    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                          6.665    
                         arrival time                          -5.154    
  -------------------------------------------------------------------
                         slack                                  1.511    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.155ns (17.878%)  route 0.712ns (82.122%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.215ns
    Source Clock Delay      (SCD):    2.499ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.978ns (routing 0.976ns, distribution 1.002ns)
  Clock Net Delay (Destination): 2.542ns (routing 1.479ns, distribution 1.063ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.978     2.499    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X63Y360        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y360        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     2.557 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/Q
                         net (fo=35, routed)          0.682     3.239    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_cycles/ext_trigger
    SLICE_X39Y384        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.097     3.336 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_cycles/count[27]_i_1/O
                         net (fo=1, routed)           0.030     3.366    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_cycles_n_49
    SLICE_X39Y384        FDCE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.542     3.215    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X39Y384        FDCE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/count_reg[27]/C
                         clock pessimism              0.000     3.215    
                         clock uncertainty            0.035     3.250    
    SLICE_X39Y384        FDCE (Hold_HFF_SLICEM_C_D)
                                                      0.060     3.310    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -3.310    
                         arrival time                           3.366    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.153ns (17.327%)  route 0.730ns (82.673%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.717ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.216ns
    Source Clock Delay      (SCD):    2.499ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.978ns (routing 0.976ns, distribution 1.002ns)
  Clock Net Delay (Destination): 2.543ns (routing 1.479ns, distribution 1.064ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.978     2.499    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X63Y360        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y360        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     2.557 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/Q
                         net (fo=35, routed)          0.705     3.262    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_cycles/ext_trigger
    SLICE_X39Y384        LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.095     3.357 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_cycles/count[22]_i_1/O
                         net (fo=1, routed)           0.025     3.382    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_cycles_n_54
    SLICE_X39Y384        FDCE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.543     3.216    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X39Y384        FDCE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/count_reg[22]/C
                         clock pessimism              0.000     3.216    
                         clock uncertainty            0.035     3.251    
    SLICE_X39Y384        FDCE (Hold_AFF_SLICEM_C_D)
                                                      0.060     3.311    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -3.311    
                         arrival time                           3.382    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.152ns (15.719%)  route 0.815ns (84.281%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.275ns
    Source Clock Delay      (SCD):    2.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.954ns (routing 0.976ns, distribution 0.978ns)
  Clock Net Delay (Destination): 2.602ns (routing 1.479ns, distribution 1.123ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.954     2.475    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X64Y359        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y359        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     2.533 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg/Q
                         net (fo=35, routed)          0.780     3.313    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_cycles/ext_trigger
    SLICE_X61Y401        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.094     3.407 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_cycles/count[9]_i_1/O
                         net (fo=1, routed)           0.035     3.442    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_cycles_n_67
    SLICE_X61Y401        FDCE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.602     3.275    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X61Y401        FDCE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/count_reg[9]/C
                         clock pessimism              0.000     3.275    
                         clock uncertainty            0.035     3.310    
    SLICE_X61Y401        FDCE (Hold_FFF_SLICEM_C_D)
                                                      0.060     3.370    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.370    
                         arrival time                           3.442    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.139ns (15.760%)  route 0.743ns (84.240%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.714ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.213ns
    Source Clock Delay      (SCD):    2.499ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.978ns (routing 0.976ns, distribution 1.002ns)
  Clock Net Delay (Destination): 2.540ns (routing 1.479ns, distribution 1.061ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.978     2.499    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X63Y360        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y360        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     2.557 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/Q
                         net (fo=35, routed)          0.707     3.264    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_cycles/ext_trigger
    SLICE_X39Y386        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.081     3.345 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_cycles/count[31]_i_2/O
                         net (fo=1, routed)           0.036     3.381    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_cycles_n_45
    SLICE_X39Y386        FDCE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.540     3.213    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X39Y386        FDCE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/count_reg[31]/C
                         clock pessimism              0.000     3.213    
                         clock uncertainty            0.035     3.248    
    SLICE_X39Y386        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.060     3.308    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -3.308    
                         arrival time                           3.381    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.139ns (15.109%)  route 0.781ns (84.891%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.747ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.224ns
    Source Clock Delay      (SCD):    2.477ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.956ns (routing 0.976ns, distribution 0.980ns)
  Clock Net Delay (Destination): 2.551ns (routing 1.479ns, distribution 1.072ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.956     2.477    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X63Y358        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y358        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     2.535 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_reg/Q
                         net (fo=35, routed)          0.759     3.294    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_cycles/ext_trigger
    SLICE_X57Y363        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.081     3.375 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_cycles/count[15]_i_1/O
                         net (fo=1, routed)           0.022     3.397    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_cycles_n_61
    SLICE_X57Y363        FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.551     3.224    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X57Y363        FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/count_reg[15]/C
                         clock pessimism              0.000     3.224    
                         clock uncertainty            0.035     3.259    
    SLICE_X57Y363        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.060     3.319    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.319    
                         arrival time                           3.397    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.094ns (9.681%)  route 0.877ns (90.319%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.273ns
    Source Clock Delay      (SCD):    2.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.954ns (routing 0.976ns, distribution 0.978ns)
  Clock Net Delay (Destination): 2.600ns (routing 1.479ns, distribution 1.121ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.954     2.475    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X64Y359        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y359        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     2.533 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg/Q
                         net (fo=35, routed)          0.855     3.388    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_cycles/ext_trigger
    SLICE_X62Y405        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.036     3.424 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_cycles/count[28]_i_1/O
                         net (fo=1, routed)           0.022     3.446    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_cycles_n_48
    SLICE_X62Y405        FDCE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.600     3.273    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X62Y405        FDCE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/count_reg[28]/C
                         clock pessimism              0.000     3.273    
                         clock uncertainty            0.035     3.308    
    SLICE_X62Y405        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.060     3.368    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -3.368    
                         arrival time                           3.446    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.093ns (9.578%)  route 0.878ns (90.422%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.273ns
    Source Clock Delay      (SCD):    2.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.954ns (routing 0.976ns, distribution 0.978ns)
  Clock Net Delay (Destination): 2.600ns (routing 1.479ns, distribution 1.121ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.954     2.475    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X64Y359        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y359        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     2.533 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg/Q
                         net (fo=35, routed)          0.855     3.388    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_cycles/ext_trigger
    SLICE_X62Y405        LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.035     3.423 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_cycles/count[29]_i_1/O
                         net (fo=1, routed)           0.023     3.446    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_cycles_n_47
    SLICE_X62Y405        FDCE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.600     3.273    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X62Y405        FDCE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/count_reg[29]/C
                         clock pessimism              0.000     3.273    
                         clock uncertainty            0.035     3.308    
    SLICE_X62Y405        FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.060     3.368    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -3.368    
                         arrival time                           3.446    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.153ns (16.277%)  route 0.787ns (83.723%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.764ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.241ns
    Source Clock Delay      (SCD):    2.477ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.956ns (routing 0.976ns, distribution 0.980ns)
  Clock Net Delay (Destination): 2.568ns (routing 1.479ns, distribution 1.089ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.956     2.477    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X63Y358        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y358        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     2.535 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_reg/Q
                         net (fo=35, routed)          0.765     3.300    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_cycles/ext_trigger
    SLICE_X57Y364        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.095     3.395 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_cycles/count[25]_i_1/O
                         net (fo=1, routed)           0.022     3.417    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_cycles_n_51
    SLICE_X57Y364        FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.568     3.241    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X57Y364        FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/count_reg[25]/C
                         clock pessimism              0.000     3.241    
                         clock uncertainty            0.035     3.276    
    SLICE_X57Y364        FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.060     3.336    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -3.336    
                         arrival time                           3.417    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.943ns  (logic 0.153ns (16.225%)  route 0.790ns (83.775%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.764ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.241ns
    Source Clock Delay      (SCD):    2.477ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.956ns (routing 0.976ns, distribution 0.980ns)
  Clock Net Delay (Destination): 2.568ns (routing 1.479ns, distribution 1.089ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.956     2.477    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X63Y358        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y358        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     2.535 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_reg/Q
                         net (fo=35, routed)          0.766     3.301    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_cycles/ext_trigger
    SLICE_X57Y364        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.095     3.396 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_cycles/count[20]_i_1/O
                         net (fo=1, routed)           0.024     3.420    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_cycles_n_56
    SLICE_X57Y364        FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.568     3.241    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X57Y364        FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/count_reg[20]/C
                         clock pessimism              0.000     3.241    
                         clock uncertainty            0.035     3.276    
    SLICE_X57Y364        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.060     3.336    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.336    
                         arrival time                           3.420    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.146ns (15.665%)  route 0.786ns (84.335%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.229ns
    Source Clock Delay      (SCD):    2.477ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.956ns (routing 0.976ns, distribution 0.980ns)
  Clock Net Delay (Destination): 2.556ns (routing 1.479ns, distribution 1.077ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.956     2.477    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X63Y358        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y358        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     2.535 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_reg/Q
                         net (fo=35, routed)          0.644     3.179    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X59Y364        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.065     3.244 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/count[0]_i_2/O
                         net (fo=1, routed)           0.118     3.362    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_cycles/count_reg[0]_0
    SLICE_X59Y364        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.023     3.385 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_cycles/count[0]_i_1/O
                         net (fo=1, routed)           0.024     3.409    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_cycles_n_76
    SLICE_X59Y364        FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.556     3.229    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X59Y364        FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/count_reg[0]/C
                         clock pessimism              0.000     3.229    
                         clock uncertainty            0.035     3.264    
    SLICE_X59Y364        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.060     3.324    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.324    
                         arrival time                           3.409    
  -------------------------------------------------------------------
                         slack                                  0.085    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_top_level_clk_wiz_1_0
  To Clock:  RFDAC2_CLK

Setup :            0  Failing Endpoints,  Worst Slack        9.242ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.242ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.782ns  (logic 0.079ns (10.102%)  route 0.703ns (89.898%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y363                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X38Y363        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.703     0.782    top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X37Y363        FDRE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X37Y363        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.782    
  -------------------------------------------------------------------
                         slack                                  9.242    

Slack (MET) :             9.628ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.396ns  (logic 0.079ns (19.949%)  route 0.317ns (80.051%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y383                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X40Y383        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.317     0.396    top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X41Y385        FDRE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X41Y385        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  9.628    

Slack (MET) :             9.648ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.376ns  (logic 0.079ns (21.011%)  route 0.297ns (78.989%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y403                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X50Y403        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.297     0.376    top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X49Y402        FDRE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X49Y402        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  9.648    

Slack (MET) :             9.652ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.372ns  (logic 0.080ns (21.505%)  route 0.292ns (78.495%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y410                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X53Y410        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.292     0.372    top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X54Y408        FDRE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X54Y408        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  9.652    

Slack (MET) :             9.661ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.363ns  (logic 0.078ns (21.488%)  route 0.285ns (78.512%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y355                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X61Y355        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.285     0.363    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X61Y355        FDRE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X61Y355        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  9.661    

Slack (MET) :             9.666ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.358ns  (logic 0.081ns (22.626%)  route 0.277ns (77.374%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y357                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X55Y357        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.277     0.358    top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X55Y357        FDRE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X55Y357        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  9.666    

Slack (MET) :             9.681ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.343ns  (logic 0.080ns (23.324%)  route 0.263ns (76.676%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y384                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X53Y384        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.263     0.343    top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X52Y387        FDRE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X52Y387        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  9.681    

Slack (MET) :             9.692ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.332ns  (logic 0.078ns (23.494%)  route 0.254ns (76.506%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y337                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X53Y337        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.254     0.332    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X52Y338        FDRE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X52Y338        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  9.692    

Slack (MET) :             9.692ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.332ns  (logic 0.079ns (23.795%)  route 0.253ns (76.205%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y357                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X61Y357        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.253     0.332    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X62Y357        FDRE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X62Y357        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  9.692    

Slack (MET) :             9.692ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.332ns  (logic 0.078ns (23.494%)  route 0.254ns (76.506%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y410                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X53Y410        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.254     0.332    top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X52Y409        FDRE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X52Y409        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  9.692    





---------------------------------------------------------------------------------------------------
From Clock:  RFDAC0_CLK
  To Clock:  RFDAC3_CLK

Setup :            0  Failing Endpoints,  Worst Slack        1.245ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.245ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/count_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.835ns  (logic 0.266ns (9.383%)  route 2.569ns (90.617%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.074ns = ( 7.074 - 4.000 ) 
    Source Clock Delay      (SCD):    2.898ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.225ns (routing 1.073ns, distribution 1.152ns)
  Clock Net Delay (Destination): 2.553ns (routing 1.523ns, distribution 1.030ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        2.225     2.898    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X65Y360        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y360        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.977 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg/Q
                         net (fo=35, routed)          1.685     4.662    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X66Y438        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     4.699 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/FSM_sequential_state[2]_i_5/O
                         net (fo=6, routed)           0.212     4.911    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_cycles/s_axis_tready12_out
    SLICE_X66Y437        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.150     5.061 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_cycles/count[31]_i_1/O
                         net (fo=32, routed)          0.672     5.733    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_cycles_n_77
    SLICE_X66Y427        FDCE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.553     7.074    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X66Y427        FDCE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/count_reg[10]/C
                         clock pessimism              0.000     7.074    
                         clock uncertainty           -0.035     7.039    
    SLICE_X66Y427        FDCE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061     6.978    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                          6.978    
                         arrival time                          -5.733    
  -------------------------------------------------------------------
                         slack                                  1.245    

Slack (MET) :             1.245ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/count_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.835ns  (logic 0.266ns (9.383%)  route 2.569ns (90.617%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.074ns = ( 7.074 - 4.000 ) 
    Source Clock Delay      (SCD):    2.898ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.225ns (routing 1.073ns, distribution 1.152ns)
  Clock Net Delay (Destination): 2.553ns (routing 1.523ns, distribution 1.030ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        2.225     2.898    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X65Y360        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y360        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.977 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg/Q
                         net (fo=35, routed)          1.685     4.662    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X66Y438        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     4.699 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/FSM_sequential_state[2]_i_5/O
                         net (fo=6, routed)           0.212     4.911    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_cycles/s_axis_tready12_out
    SLICE_X66Y437        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.150     5.061 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_cycles/count[31]_i_1/O
                         net (fo=32, routed)          0.672     5.733    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_cycles_n_77
    SLICE_X66Y427        FDCE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.553     7.074    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X66Y427        FDCE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/count_reg[11]/C
                         clock pessimism              0.000     7.074    
                         clock uncertainty           -0.035     7.039    
    SLICE_X66Y427        FDCE (Setup_CFF_SLICEM_C_CE)
                                                     -0.061     6.978    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/count_reg[11]
  -------------------------------------------------------------------
                         required time                          6.978    
                         arrival time                          -5.733    
  -------------------------------------------------------------------
                         slack                                  1.245    

Slack (MET) :             1.245ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/count_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.835ns  (logic 0.266ns (9.383%)  route 2.569ns (90.617%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.074ns = ( 7.074 - 4.000 ) 
    Source Clock Delay      (SCD):    2.898ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.225ns (routing 1.073ns, distribution 1.152ns)
  Clock Net Delay (Destination): 2.553ns (routing 1.523ns, distribution 1.030ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        2.225     2.898    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X65Y360        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y360        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.977 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg/Q
                         net (fo=35, routed)          1.685     4.662    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X66Y438        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     4.699 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/FSM_sequential_state[2]_i_5/O
                         net (fo=6, routed)           0.212     4.911    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_cycles/s_axis_tready12_out
    SLICE_X66Y437        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.150     5.061 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_cycles/count[31]_i_1/O
                         net (fo=32, routed)          0.672     5.733    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_cycles_n_77
    SLICE_X66Y427        FDCE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.553     7.074    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X66Y427        FDCE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/count_reg[7]/C
                         clock pessimism              0.000     7.074    
                         clock uncertainty           -0.035     7.039    
    SLICE_X66Y427        FDCE (Setup_BFF_SLICEM_C_CE)
                                                     -0.061     6.978    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                          6.978    
                         arrival time                          -5.733    
  -------------------------------------------------------------------
                         slack                                  1.245    

Slack (MET) :             1.269ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/count_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.801ns  (logic 0.266ns (9.497%)  route 2.535ns (90.503%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.063ns = ( 7.063 - 4.000 ) 
    Source Clock Delay      (SCD):    2.898ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.225ns (routing 1.073ns, distribution 1.152ns)
  Clock Net Delay (Destination): 2.542ns (routing 1.523ns, distribution 1.019ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        2.225     2.898    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X65Y360        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y360        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.977 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg/Q
                         net (fo=35, routed)          1.685     4.662    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X66Y438        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     4.699 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/FSM_sequential_state[2]_i_5/O
                         net (fo=6, routed)           0.212     4.911    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_cycles/s_axis_tready12_out
    SLICE_X66Y437        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.150     5.061 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_cycles/count[31]_i_1/O
                         net (fo=32, routed)          0.638     5.699    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_cycles_n_77
    SLICE_X65Y427        FDCE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.542     7.063    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X65Y427        FDCE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/count_reg[13]/C
                         clock pessimism              0.000     7.063    
                         clock uncertainty           -0.035     7.028    
    SLICE_X65Y427        FDCE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060     6.968    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/count_reg[13]
  -------------------------------------------------------------------
                         required time                          6.968    
                         arrival time                          -5.699    
  -------------------------------------------------------------------
                         slack                                  1.269    

Slack (MET) :             1.269ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/count_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.801ns  (logic 0.266ns (9.497%)  route 2.535ns (90.503%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.063ns = ( 7.063 - 4.000 ) 
    Source Clock Delay      (SCD):    2.898ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.225ns (routing 1.073ns, distribution 1.152ns)
  Clock Net Delay (Destination): 2.542ns (routing 1.523ns, distribution 1.019ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        2.225     2.898    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X65Y360        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y360        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.977 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg/Q
                         net (fo=35, routed)          1.685     4.662    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X66Y438        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     4.699 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/FSM_sequential_state[2]_i_5/O
                         net (fo=6, routed)           0.212     4.911    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_cycles/s_axis_tready12_out
    SLICE_X66Y437        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.150     5.061 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_cycles/count[31]_i_1/O
                         net (fo=32, routed)          0.638     5.699    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_cycles_n_77
    SLICE_X65Y427        FDCE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/count_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.542     7.063    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X65Y427        FDCE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/count_reg[14]/C
                         clock pessimism              0.000     7.063    
                         clock uncertainty           -0.035     7.028    
    SLICE_X65Y427        FDCE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060     6.968    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/count_reg[14]
  -------------------------------------------------------------------
                         required time                          6.968    
                         arrival time                          -5.699    
  -------------------------------------------------------------------
                         slack                                  1.269    

Slack (MET) :             1.269ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.801ns  (logic 0.266ns (9.497%)  route 2.535ns (90.503%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.063ns = ( 7.063 - 4.000 ) 
    Source Clock Delay      (SCD):    2.898ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.225ns (routing 1.073ns, distribution 1.152ns)
  Clock Net Delay (Destination): 2.542ns (routing 1.523ns, distribution 1.019ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        2.225     2.898    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X65Y360        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y360        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.977 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg/Q
                         net (fo=35, routed)          1.685     4.662    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X66Y438        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     4.699 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/FSM_sequential_state[2]_i_5/O
                         net (fo=6, routed)           0.212     4.911    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_cycles/s_axis_tready12_out
    SLICE_X66Y437        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.150     5.061 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_cycles/count[31]_i_1/O
                         net (fo=32, routed)          0.638     5.699    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_cycles_n_77
    SLICE_X65Y427        FDCE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.542     7.063    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X65Y427        FDCE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/count_reg[6]/C
                         clock pessimism              0.000     7.063    
                         clock uncertainty           -0.035     7.028    
    SLICE_X65Y427        FDCE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060     6.968    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                          6.968    
                         arrival time                          -5.699    
  -------------------------------------------------------------------
                         slack                                  1.269    

Slack (MET) :             1.269ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/count_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.801ns  (logic 0.266ns (9.497%)  route 2.535ns (90.503%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.063ns = ( 7.063 - 4.000 ) 
    Source Clock Delay      (SCD):    2.898ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.225ns (routing 1.073ns, distribution 1.152ns)
  Clock Net Delay (Destination): 2.542ns (routing 1.523ns, distribution 1.019ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        2.225     2.898    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X65Y360        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y360        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.977 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg/Q
                         net (fo=35, routed)          1.685     4.662    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X66Y438        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     4.699 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/FSM_sequential_state[2]_i_5/O
                         net (fo=6, routed)           0.212     4.911    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_cycles/s_axis_tready12_out
    SLICE_X66Y437        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.150     5.061 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_cycles/count[31]_i_1/O
                         net (fo=32, routed)          0.638     5.699    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_cycles_n_77
    SLICE_X65Y427        FDCE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.542     7.063    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X65Y427        FDCE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/count_reg[8]/C
                         clock pessimism              0.000     7.063    
                         clock uncertainty           -0.035     7.028    
    SLICE_X65Y427        FDCE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060     6.968    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/count_reg[8]
  -------------------------------------------------------------------
                         required time                          6.968    
                         arrival time                          -5.699    
  -------------------------------------------------------------------
                         slack                                  1.269    

Slack (MET) :             1.295ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.784ns  (logic 0.266ns (9.555%)  route 2.518ns (90.445%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.073ns = ( 7.073 - 4.000 ) 
    Source Clock Delay      (SCD):    2.898ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.225ns (routing 1.073ns, distribution 1.152ns)
  Clock Net Delay (Destination): 2.552ns (routing 1.523ns, distribution 1.029ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        2.225     2.898    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X65Y360        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y360        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.977 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg/Q
                         net (fo=35, routed)          1.685     4.662    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X66Y438        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     4.699 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/FSM_sequential_state[2]_i_5/O
                         net (fo=6, routed)           0.212     4.911    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_cycles/s_axis_tready12_out
    SLICE_X66Y437        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.150     5.061 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_cycles/count[31]_i_1/O
                         net (fo=32, routed)          0.621     5.682    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_cycles_n_77
    SLICE_X66Y428        FDCE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.552     7.073    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X66Y428        FDCE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/count_reg[1]/C
                         clock pessimism              0.000     7.073    
                         clock uncertainty           -0.035     7.038    
    SLICE_X66Y428        FDCE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061     6.977    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                          6.977    
                         arrival time                          -5.682    
  -------------------------------------------------------------------
                         slack                                  1.295    

Slack (MET) :             1.295ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/count_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.784ns  (logic 0.266ns (9.555%)  route 2.518ns (90.445%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.073ns = ( 7.073 - 4.000 ) 
    Source Clock Delay      (SCD):    2.898ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.225ns (routing 1.073ns, distribution 1.152ns)
  Clock Net Delay (Destination): 2.552ns (routing 1.523ns, distribution 1.029ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        2.225     2.898    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X65Y360        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y360        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.977 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg/Q
                         net (fo=35, routed)          1.685     4.662    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X66Y438        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     4.699 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/FSM_sequential_state[2]_i_5/O
                         net (fo=6, routed)           0.212     4.911    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_cycles/s_axis_tready12_out
    SLICE_X66Y437        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.150     5.061 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_cycles/count[31]_i_1/O
                         net (fo=32, routed)          0.621     5.682    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_cycles_n_77
    SLICE_X66Y428        FDCE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/count_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.552     7.073    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X66Y428        FDCE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/count_reg[22]/C
                         clock pessimism              0.000     7.073    
                         clock uncertainty           -0.035     7.038    
    SLICE_X66Y428        FDCE (Setup_CFF_SLICEM_C_CE)
                                                     -0.061     6.977    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/count_reg[22]
  -------------------------------------------------------------------
                         required time                          6.977    
                         arrival time                          -5.682    
  -------------------------------------------------------------------
                         slack                                  1.295    

Slack (MET) :             1.295ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.784ns  (logic 0.266ns (9.555%)  route 2.518ns (90.445%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.073ns = ( 7.073 - 4.000 ) 
    Source Clock Delay      (SCD):    2.898ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.225ns (routing 1.073ns, distribution 1.152ns)
  Clock Net Delay (Destination): 2.552ns (routing 1.523ns, distribution 1.029ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        2.225     2.898    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X65Y360        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y360        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.977 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg/Q
                         net (fo=35, routed)          1.685     4.662    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X66Y438        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     4.699 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/FSM_sequential_state[2]_i_5/O
                         net (fo=6, routed)           0.212     4.911    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_cycles/s_axis_tready12_out
    SLICE_X66Y437        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.150     5.061 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_cycles/count[31]_i_1/O
                         net (fo=32, routed)          0.621     5.682    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_cycles_n_77
    SLICE_X66Y428        FDCE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.552     7.073    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X66Y428        FDCE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/count_reg[2]/C
                         clock pessimism              0.000     7.073    
                         clock uncertainty           -0.035     7.038    
    SLICE_X66Y428        FDCE (Setup_BFF_SLICEM_C_CE)
                                                     -0.061     6.977    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                          6.977    
                         arrival time                          -5.682    
  -------------------------------------------------------------------
                         slack                                  1.295    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.168ns  (logic 0.154ns (13.185%)  route 1.014ns (86.815%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.499ns
    Source Clock Delay      (SCD):    2.487ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.966ns (routing 0.976ns, distribution 0.990ns)
  Clock Net Delay (Destination): 2.826ns (routing 1.678ns, distribution 1.148ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.966     2.487    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X65Y358        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y358        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.546 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_reg/Q
                         net (fo=35, routed)          0.992     3.538    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_cycles/ext_trigger
    SLICE_X62Y453        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.095     3.633 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_cycles/count[7]_i_1/O
                         net (fo=1, routed)           0.022     3.655    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_cycles_n_69
    SLICE_X62Y453        FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.826     3.499    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X62Y453        FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/count_reg[7]/C
                         clock pessimism              0.000     3.499    
                         clock uncertainty            0.035     3.534    
    SLICE_X62Y453        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.060     3.594    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.594    
                         arrival time                           3.655    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.161ns  (logic 0.152ns (13.092%)  route 1.009ns (86.908%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.487ns
    Source Clock Delay      (SCD):    2.487ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.966ns (routing 0.976ns, distribution 0.990ns)
  Clock Net Delay (Destination): 2.814ns (routing 1.678ns, distribution 1.136ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.966     2.487    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X65Y358        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y358        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.546 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_reg/Q
                         net (fo=35, routed)          0.973     3.519    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_cycles/ext_trigger
    SLICE_X63Y452        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.093     3.612 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_cycles/count[4]_i_1/O
                         net (fo=1, routed)           0.036     3.648    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_cycles_n_72
    SLICE_X63Y452        FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.814     3.487    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X63Y452        FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/count_reg[4]/C
                         clock pessimism              0.000     3.487    
                         clock uncertainty            0.035     3.522    
    SLICE_X63Y452        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.060     3.582    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.582    
                         arrival time                           3.648    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.197ns  (logic 0.125ns (10.443%)  route 1.072ns (89.557%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.515ns
    Source Clock Delay      (SCD):    2.487ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.966ns (routing 0.976ns, distribution 0.990ns)
  Clock Net Delay (Destination): 2.842ns (routing 1.678ns, distribution 1.164ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.966     2.487    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X65Y358        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y358        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.546 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_reg/Q
                         net (fo=35, routed)          1.042     3.588    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_cycles/ext_trigger
    SLICE_X63Y458        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.066     3.654 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_cycles/count[30]_i_1/O
                         net (fo=1, routed)           0.030     3.684    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_cycles_n_46
    SLICE_X63Y458        FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.842     3.515    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X63Y458        FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/count_reg[30]/C
                         clock pessimism              0.000     3.515    
                         clock uncertainty            0.035     3.550    
    SLICE_X63Y458        FDCE (Hold_GFF_SLICEM_C_D)
                                                      0.060     3.610    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -3.610    
                         arrival time                           3.684    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.181ns  (logic 0.081ns (6.859%)  route 1.100ns (93.141%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.492ns
    Source Clock Delay      (SCD):    2.487ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.966ns (routing 0.976ns, distribution 0.990ns)
  Clock Net Delay (Destination): 2.819ns (routing 1.678ns, distribution 1.141ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.966     2.487    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X65Y358        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y358        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.546 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_reg/Q
                         net (fo=35, routed)          1.070     3.616    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_cycles/ext_trigger
    SLICE_X63Y457        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.022     3.638 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_cycles/count[25]_i_1/O
                         net (fo=1, routed)           0.030     3.668    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_cycles_n_51
    SLICE_X63Y457        FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.819     3.492    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X63Y457        FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/count_reg[25]/C
                         clock pessimism              0.000     3.492    
                         clock uncertainty            0.035     3.527    
    SLICE_X63Y457        FDCE (Hold_GFF_SLICEM_C_D)
                                                      0.060     3.587    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -3.587    
                         arrival time                           3.668    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.182ns  (logic 0.140ns (11.844%)  route 1.042ns (88.156%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.492ns
    Source Clock Delay      (SCD):    2.487ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.966ns (routing 0.976ns, distribution 0.990ns)
  Clock Net Delay (Destination): 2.819ns (routing 1.678ns, distribution 1.141ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.966     2.487    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X65Y358        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y358        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.546 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_reg/Q
                         net (fo=35, routed)          1.007     3.553    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_cycles/ext_trigger
    SLICE_X63Y457        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.081     3.634 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_cycles/count[31]_i_2/O
                         net (fo=1, routed)           0.035     3.669    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_cycles_n_45
    SLICE_X63Y457        FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.819     3.492    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X63Y457        FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/count_reg[31]/C
                         clock pessimism              0.000     3.492    
                         clock uncertainty            0.035     3.527    
    SLICE_X63Y457        FDCE (Hold_FFF_SLICEM_C_D)
                                                      0.060     3.587    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -3.587    
                         arrival time                           3.669    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.210ns  (logic 0.141ns (11.653%)  route 1.069ns (88.347%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.531ns
    Source Clock Delay      (SCD):    2.509ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.988ns (routing 0.976ns, distribution 1.012ns)
  Clock Net Delay (Destination): 2.858ns (routing 1.678ns, distribution 1.180ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.988     2.509    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X65Y360        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y360        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.568 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg/Q
                         net (fo=35, routed)          1.039     3.607    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_cycles/ext_trigger
    SLICE_X66Y428        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.082     3.689 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_cycles/count[29]_i_1/O
                         net (fo=1, routed)           0.030     3.719    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_cycles_n_47
    SLICE_X66Y428        FDCE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.858     3.531    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X66Y428        FDCE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/count_reg[29]/C
                         clock pessimism              0.000     3.531    
                         clock uncertainty            0.035     3.566    
    SLICE_X66Y428        FDCE (Hold_GFF_SLICEM_C_D)
                                                      0.060     3.626    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -3.626    
                         arrival time                           3.719    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.213ns  (logic 0.115ns (9.481%)  route 1.098ns (90.519%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.532ns
    Source Clock Delay      (SCD):    2.509ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.988ns (routing 0.976ns, distribution 1.012ns)
  Clock Net Delay (Destination): 2.859ns (routing 1.678ns, distribution 1.181ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.988     2.509    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X65Y360        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y360        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.568 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg/Q
                         net (fo=35, routed)          1.062     3.630    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_cycles/ext_trigger
    SLICE_X66Y429        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.056     3.686 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_cycles/count[12]_i_1/O
                         net (fo=1, routed)           0.036     3.722    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_cycles_n_64
    SLICE_X66Y429        FDCE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.859     3.532    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X66Y429        FDCE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/count_reg[12]/C
                         clock pessimism              0.000     3.532    
                         clock uncertainty            0.035     3.567    
    SLICE_X66Y429        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.060     3.627    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.627    
                         arrival time                           3.722    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.202ns  (logic 0.124ns (10.316%)  route 1.078ns (89.684%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.498ns
    Source Clock Delay      (SCD):    2.487ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.966ns (routing 0.976ns, distribution 0.990ns)
  Clock Net Delay (Destination): 2.825ns (routing 1.678ns, distribution 1.147ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.966     2.487    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X65Y358        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y358        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.546 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_reg/Q
                         net (fo=35, routed)          1.056     3.602    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_cycles/ext_trigger
    SLICE_X62Y457        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.065     3.667 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_cycles/count[29]_i_1/O
                         net (fo=1, routed)           0.022     3.689    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_cycles_n_47
    SLICE_X62Y457        FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.825     3.498    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X62Y457        FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/count_reg[29]/C
                         clock pessimism              0.000     3.498    
                         clock uncertainty            0.035     3.533    
    SLICE_X62Y457        FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.060     3.593    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -3.593    
                         arrival time                           3.689    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.219ns  (logic 0.115ns (9.434%)  route 1.104ns (90.566%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.515ns
    Source Clock Delay      (SCD):    2.487ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.966ns (routing 0.976ns, distribution 0.990ns)
  Clock Net Delay (Destination): 2.842ns (routing 1.678ns, distribution 1.164ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.966     2.487    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X65Y358        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y358        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.546 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_reg/Q
                         net (fo=35, routed)          1.069     3.615    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_cycles/ext_trigger
    SLICE_X63Y458        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.056     3.671 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_cycles/count[9]_i_1/O
                         net (fo=1, routed)           0.035     3.706    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_cycles_n_67
    SLICE_X63Y458        FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.842     3.515    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X63Y458        FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/count_reg[9]/C
                         clock pessimism              0.000     3.515    
                         clock uncertainty            0.035     3.550    
    SLICE_X63Y458        FDCE (Hold_FFF_SLICEM_C_D)
                                                      0.060     3.610    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.610    
                         arrival time                           3.706    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.199ns  (logic 0.152ns (12.677%)  route 1.047ns (87.323%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.494ns
    Source Clock Delay      (SCD):    2.487ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.966ns (routing 0.976ns, distribution 0.990ns)
  Clock Net Delay (Destination): 2.821ns (routing 1.678ns, distribution 1.143ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.966     2.487    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X65Y358        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y358        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.546 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_reg/Q
                         net (fo=35, routed)          1.012     3.558    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_cycles/ext_trigger
    SLICE_X63Y457        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.093     3.651 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_cycles/count[18]_i_1/O
                         net (fo=1, routed)           0.035     3.686    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_cycles_n_58
    SLICE_X63Y457        FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.821     3.494    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X63Y457        FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/count_reg[18]/C
                         clock pessimism              0.000     3.494    
                         clock uncertainty            0.035     3.529    
    SLICE_X63Y457        FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.060     3.589    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.589    
                         arrival time                           3.686    
  -------------------------------------------------------------------
                         slack                                  0.097    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_top_level_clk_wiz_1_0
  To Clock:  RFDAC3_CLK

Setup :            0  Failing Endpoints,  Worst Slack        9.427ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.427ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.597ns  (logic 0.078ns (13.065%)  route 0.519ns (86.935%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y449                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X63Y449        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.519     0.597    top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X63Y450        FDRE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X63Y450        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.597    
  -------------------------------------------------------------------
                         slack                                  9.427    

Slack (MET) :             9.514ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.510ns  (logic 0.079ns (15.490%)  route 0.431ns (84.510%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y435                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X45Y435        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.431     0.510    top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X45Y434        FDRE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X45Y434        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.510    
  -------------------------------------------------------------------
                         slack                                  9.514    

Slack (MET) :             9.533ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.491ns  (logic 0.079ns (16.090%)  route 0.412ns (83.910%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y449                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X58Y449        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.412     0.491    top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X58Y451        FDRE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X58Y451        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.491    
  -------------------------------------------------------------------
                         slack                                  9.533    

Slack (MET) :             9.582ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.442ns  (logic 0.078ns (17.647%)  route 0.364ns (82.353%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y449                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X63Y449        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.364     0.442    top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X63Y450        FDRE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X63Y450        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.442    
  -------------------------------------------------------------------
                         slack                                  9.582    

Slack (MET) :             9.591ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.433ns  (logic 0.079ns (18.245%)  route 0.354ns (81.755%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y460                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X47Y460        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.354     0.433    top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X46Y460        FDRE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X46Y460        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.433    
  -------------------------------------------------------------------
                         slack                                  9.591    

Slack (MET) :             9.594ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.430ns  (logic 0.076ns (17.674%)  route 0.354ns (82.326%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y449                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X56Y449        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.354     0.430    top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X56Y449        FDRE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X56Y449        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.430    
  -------------------------------------------------------------------
                         slack                                  9.594    

Slack (MET) :             9.626ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.398ns  (logic 0.079ns (19.849%)  route 0.319ns (80.151%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y432                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X51Y432        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.319     0.398    top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X48Y432        FDRE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X48Y432        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.398    
  -------------------------------------------------------------------
                         slack                                  9.626    

Slack (MET) :             9.642ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.382ns  (logic 0.081ns (21.204%)  route 0.301ns (78.796%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y443                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X64Y443        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.301     0.382    top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X65Y442        FDRE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X65Y442        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  9.642    

Slack (MET) :             9.644ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.380ns  (logic 0.079ns (20.789%)  route 0.301ns (79.211%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y443                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X64Y443        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.301     0.380    top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X66Y443        FDRE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X66Y443        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  9.644    

Slack (MET) :             9.653ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.371ns  (logic 0.080ns (21.563%)  route 0.291ns (78.437%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y449                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X63Y449        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.291     0.371    top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X61Y450        FDRE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X61Y450        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  9.653    





---------------------------------------------------------------------------------------------------
From Clock:  RFDAC0_CLK
  To Clock:  clk_out1_top_level_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        3.527ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.527ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.498ns  (logic 0.081ns (16.265%)  route 0.417ns (83.735%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y346                                     0.000     0.000 r  top_level_i/trigger_controller_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X52Y346        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  top_level_i/trigger_controller_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.417     0.498    top_level_i/trigger_controller_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X53Y344        FDRE                                         r  top_level_i/trigger_controller_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X53Y344        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.025    top_level_i/trigger_controller_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.498    
  -------------------------------------------------------------------
                         slack                                  3.527    

Slack (MET) :             3.539ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.486ns  (logic 0.078ns (16.049%)  route 0.408ns (83.951%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y260                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X69Y260        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.408     0.486    top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X63Y259        FDRE                                         r  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X63Y259        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.486    
  -------------------------------------------------------------------
                         slack                                  3.539    

Slack (MET) :             3.575ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.450ns  (logic 0.079ns (17.556%)  route 0.371ns (82.444%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y260                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X69Y260        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.371     0.450    top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X64Y260        FDRE                                         r  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X64Y260        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.450    
  -------------------------------------------------------------------
                         slack                                  3.575    

Slack (MET) :             3.610ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.415ns  (logic 0.081ns (19.518%)  route 0.334ns (80.482%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y261                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X50Y261        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.334     0.415    top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X51Y262        FDRE                                         r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X51Y262        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.415    
  -------------------------------------------------------------------
                         slack                                  3.610    

Slack (MET) :             3.610ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.415ns  (logic 0.079ns (19.036%)  route 0.336ns (80.964%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y345                                     0.000     0.000 r  top_level_i/trigger_controller_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X52Y345        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/trigger_controller_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.336     0.415    top_level_i/trigger_controller_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X52Y345        FDRE                                         r  top_level_i/trigger_controller_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X52Y345        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/trigger_controller_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.415    
  -------------------------------------------------------------------
                         slack                                  3.610    

Slack (MET) :             3.632ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.393ns  (logic 0.078ns (19.847%)  route 0.315ns (80.153%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y242                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X60Y242        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.315     0.393    top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X60Y241        FDRE                                         r  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X60Y241        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  3.632    

Slack (MET) :             3.647ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.378ns  (logic 0.076ns (20.106%)  route 0.302ns (79.894%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y265                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X70Y265        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.302     0.378    top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X70Y265        FDRE                                         r  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X70Y265        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  3.647    

Slack (MET) :             3.657ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.368ns  (logic 0.080ns (21.739%)  route 0.288ns (78.261%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y267                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X58Y267        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.288     0.368    top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X58Y267        FDRE                                         r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X58Y267        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  3.657    

Slack (MET) :             3.672ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.353ns  (logic 0.078ns (22.096%)  route 0.275ns (77.904%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y242                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X60Y242        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.275     0.353    top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X60Y242        FDRE                                         r  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X60Y242        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  3.672    

Slack (MET) :             3.673ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.352ns  (logic 0.078ns (22.159%)  route 0.274ns (77.841%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y260                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X69Y260        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.274     0.352    top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X69Y262        FDRE                                         r  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X69Y262        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  3.673    





---------------------------------------------------------------------------------------------------
From Clock:  RFDAC1_CLK
  To Clock:  clk_out1_top_level_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        3.566ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.566ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.459ns  (logic 0.079ns (17.211%)  route 0.380ns (82.789%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y366                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X53Y366        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.380     0.459    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X54Y364        FDRE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X54Y364        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.459    
  -------------------------------------------------------------------
                         slack                                  3.566    

Slack (MET) :             3.617ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.408ns  (logic 0.079ns (19.363%)  route 0.329ns (80.637%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y365                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X52Y365        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.329     0.408    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X52Y364        FDRE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X52Y364        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.408    
  -------------------------------------------------------------------
                         slack                                  3.617    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.397ns  (logic 0.079ns (19.899%)  route 0.318ns (80.101%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y319                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X68Y319        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.318     0.397    top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X67Y321        FDRE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X67Y321        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.630ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.395ns  (logic 0.078ns (19.747%)  route 0.317ns (80.253%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y296                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X48Y296        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.317     0.395    top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X48Y296        FDRE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X48Y296        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.395    
  -------------------------------------------------------------------
                         slack                                  3.630    

Slack (MET) :             3.647ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.378ns  (logic 0.076ns (20.106%)  route 0.302ns (79.894%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y318                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X67Y318        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.302     0.378    top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X67Y318        FDRE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X67Y318        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  3.647    

Slack (MET) :             3.654ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.371ns  (logic 0.078ns (21.024%)  route 0.293ns (78.976%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y293                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X48Y293        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.293     0.371    top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X49Y293        FDRE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X49Y293        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  3.654    

Slack (MET) :             3.655ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.370ns  (logic 0.076ns (20.541%)  route 0.294ns (79.459%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y369                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X53Y369        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.294     0.370    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X53Y369        FDRE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X53Y369        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  3.655    

Slack (MET) :             3.655ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.370ns  (logic 0.076ns (20.541%)  route 0.294ns (79.459%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y326                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X53Y326        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.294     0.370    top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X53Y326        FDRE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X53Y326        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  3.655    

Slack (MET) :             3.660ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.365ns  (logic 0.079ns (21.644%)  route 0.286ns (78.356%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y300                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X46Y300        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.286     0.365    top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X45Y301        FDRE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X45Y301        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  3.660    

Slack (MET) :             3.661ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.364ns  (logic 0.076ns (20.879%)  route 0.288ns (79.121%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y346                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X72Y346        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.288     0.364    top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X73Y346        FDRE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X73Y346        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  3.661    





---------------------------------------------------------------------------------------------------
From Clock:  RFDAC2_CLK
  To Clock:  clk_out1_top_level_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        3.417ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.417ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.608ns  (logic 0.079ns (12.993%)  route 0.529ns (87.007%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y392                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X44Y392        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.529     0.608    top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X44Y396        FDRE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X44Y396        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.608    
  -------------------------------------------------------------------
                         slack                                  3.417    

Slack (MET) :             3.485ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.540ns  (logic 0.076ns (14.074%)  route 0.464ns (85.926%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y357                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X53Y357        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.464     0.540    top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X52Y357        FDRE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X52Y357        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.540    
  -------------------------------------------------------------------
                         slack                                  3.485    

Slack (MET) :             3.634ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.391ns  (logic 0.079ns (20.205%)  route 0.312ns (79.795%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y410                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X53Y410        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.312     0.391    top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X53Y410        FDRE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X53Y410        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.391    
  -------------------------------------------------------------------
                         slack                                  3.634    

Slack (MET) :             3.635ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.390ns  (logic 0.079ns (20.256%)  route 0.311ns (79.744%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y340                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X53Y340        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.311     0.390    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X53Y340        FDRE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X53Y340        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                  3.635    

Slack (MET) :             3.638ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.387ns  (logic 0.080ns (20.672%)  route 0.307ns (79.328%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y357                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X55Y357        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.307     0.387    top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X53Y356        FDRE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X53Y356        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  3.638    

Slack (MET) :             3.640ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.385ns  (logic 0.080ns (20.779%)  route 0.305ns (79.221%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y359                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X60Y359        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.305     0.385    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X60Y359        FDRE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X60Y359        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  3.640    

Slack (MET) :             3.648ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.377ns  (logic 0.080ns (21.220%)  route 0.297ns (78.780%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y387                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X52Y387        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.297     0.377    top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X51Y388        FDRE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X51Y388        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  3.648    

Slack (MET) :             3.650ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.375ns  (logic 0.079ns (21.067%)  route 0.296ns (78.933%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y387                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X52Y387        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.296     0.375    top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X51Y388        FDRE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X51Y388        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  3.650    

Slack (MET) :             3.651ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.374ns  (logic 0.079ns (21.123%)  route 0.295ns (78.877%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y410                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X52Y410        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.295     0.374    top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X51Y410        FDRE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X51Y410        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  3.651    

Slack (MET) :             3.655ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.370ns  (logic 0.076ns (20.541%)  route 0.294ns (79.459%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y342                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X53Y342        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.294     0.370    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X53Y342        FDRE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X53Y342        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  3.655    





---------------------------------------------------------------------------------------------------
From Clock:  RFDAC3_CLK
  To Clock:  clk_out1_top_level_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        3.444ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.444ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.581ns  (logic 0.079ns (13.597%)  route 0.502ns (86.403%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y447                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X64Y447        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.502     0.581    top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X63Y447        FDRE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X63Y447        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.581    
  -------------------------------------------------------------------
                         slack                                  3.444    

Slack (MET) :             3.521ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.504ns  (logic 0.079ns (15.675%)  route 0.425ns (84.325%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y458                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X49Y458        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.425     0.504    top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X48Y459        FDRE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X48Y459        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.504    
  -------------------------------------------------------------------
                         slack                                  3.521    

Slack (MET) :             3.562ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.463ns  (logic 0.079ns (17.063%)  route 0.384ns (82.937%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y427                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X44Y427        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.384     0.463    top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X44Y428        FDRE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X44Y428        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.463    
  -------------------------------------------------------------------
                         slack                                  3.562    

Slack (MET) :             3.586ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.439ns  (logic 0.079ns (17.995%)  route 0.360ns (82.005%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y433                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X50Y433        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.360     0.439    top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X51Y434        FDRE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X51Y434        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.439    
  -------------------------------------------------------------------
                         slack                                  3.586    

Slack (MET) :             3.612ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.413ns  (logic 0.079ns (19.128%)  route 0.334ns (80.872%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y444                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X65Y444        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.334     0.413    top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X65Y445        FDRE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X65Y445        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                  3.612    

Slack (MET) :             3.631ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.394ns  (logic 0.079ns (20.051%)  route 0.315ns (79.949%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y459                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X49Y459        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.315     0.394    top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X48Y459        FDRE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X48Y459        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  3.631    

Slack (MET) :             3.633ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.392ns  (logic 0.079ns (20.153%)  route 0.313ns (79.847%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y442                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X65Y442        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.313     0.392    top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X66Y444        FDRE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X66Y444        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.392    
  -------------------------------------------------------------------
                         slack                                  3.633    

Slack (MET) :             3.652ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.373ns  (logic 0.078ns (20.912%)  route 0.295ns (79.088%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y471                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X56Y471        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.295     0.373    top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X57Y470        FDRE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X57Y470        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  3.652    

Slack (MET) :             3.661ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.364ns  (logic 0.079ns (21.703%)  route 0.285ns (78.297%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y471                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X56Y471        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.285     0.364    top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X56Y471        FDRE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X56Y471        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  3.661    

Slack (MET) :             3.664ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.361ns  (logic 0.079ns (21.884%)  route 0.282ns (78.116%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y442                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X65Y442        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.282     0.361    top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X66Y443        FDRE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X66Y443        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  3.664    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  RFDAC0_CLK
  To Clock:  RFDAC0_CLK

Setup :            0  Failing Endpoints,  Worst Slack        1.892ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.892ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/CLR
                            (recovery check against rising-edge clock RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.920ns  (logic 0.224ns (11.667%)  route 1.696ns (88.333%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.499ns = ( 6.499 - 4.000 ) 
    Source Clock Delay      (SCD):    2.835ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.162ns (routing 1.073ns, distribution 1.089ns)
  Clock Net Delay (Destination): 1.978ns (routing 0.976ns, distribution 1.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        2.162     2.835    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X67Y282        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y282        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.911 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=112, routed)         1.207     4.118    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/peripheral_aresetn[0]_repN_alias
    SLICE_X66Y353        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     4.266 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_2/O
                         net (fo=16, routed)          0.489     4.755    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_2_n_0
    SLICE_X63Y360        FDCE                                         f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.978     6.499    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X63Y360        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/C
                         clock pessimism              0.249     6.748    
                         clock uncertainty           -0.035     6.713    
    SLICE_X63Y360        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066     6.647    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg
  -------------------------------------------------------------------
                         required time                          6.647    
                         arrival time                          -4.755    
  -------------------------------------------------------------------
                         slack                                  1.892    

Slack (MET) :             1.892ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c15_reg/CLR
                            (recovery check against rising-edge clock RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.920ns  (logic 0.224ns (11.667%)  route 1.696ns (88.333%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.499ns = ( 6.499 - 4.000 ) 
    Source Clock Delay      (SCD):    2.835ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.162ns (routing 1.073ns, distribution 1.089ns)
  Clock Net Delay (Destination): 1.978ns (routing 0.976ns, distribution 1.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        2.162     2.835    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X67Y282        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y282        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.911 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=112, routed)         1.207     4.118    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/peripheral_aresetn[0]_repN_alias
    SLICE_X66Y353        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     4.266 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_2/O
                         net (fo=16, routed)          0.489     4.755    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_2_n_0
    SLICE_X63Y360        FDCE                                         f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c15_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.978     6.499    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X63Y360        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c15_reg/C
                         clock pessimism              0.249     6.748    
                         clock uncertainty           -0.035     6.713    
    SLICE_X63Y360        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066     6.647    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c15_reg
  -------------------------------------------------------------------
                         required time                          6.647    
                         arrival time                          -4.755    
  -------------------------------------------------------------------
                         slack                                  1.892    

Slack (MET) :             1.892ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_reg/CLR
                            (recovery check against rising-edge clock RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.920ns  (logic 0.224ns (11.667%)  route 1.696ns (88.333%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.499ns = ( 6.499 - 4.000 ) 
    Source Clock Delay      (SCD):    2.835ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.162ns (routing 1.073ns, distribution 1.089ns)
  Clock Net Delay (Destination): 1.978ns (routing 0.976ns, distribution 1.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        2.162     2.835    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X67Y282        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y282        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.911 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=112, routed)         1.207     4.118    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/peripheral_aresetn[0]_repN_alias
    SLICE_X66Y353        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     4.266 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_2/O
                         net (fo=16, routed)          0.489     4.755    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_2_n_0
    SLICE_X63Y360        FDCE                                         f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.978     6.499    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X63Y360        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_reg/C
                         clock pessimism              0.249     6.748    
                         clock uncertainty           -0.035     6.713    
    SLICE_X63Y360        FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066     6.647    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_reg
  -------------------------------------------------------------------
                         required time                          6.647    
                         arrival time                          -4.755    
  -------------------------------------------------------------------
                         slack                                  1.892    

Slack (MET) :             1.892ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/CLR
                            (recovery check against rising-edge clock RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.920ns  (logic 0.224ns (11.667%)  route 1.696ns (88.333%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.499ns = ( 6.499 - 4.000 ) 
    Source Clock Delay      (SCD):    2.835ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.162ns (routing 1.073ns, distribution 1.089ns)
  Clock Net Delay (Destination): 1.978ns (routing 0.976ns, distribution 1.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        2.162     2.835    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X67Y282        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y282        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.911 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=112, routed)         1.207     4.118    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/peripheral_aresetn[0]_repN_alias
    SLICE_X66Y353        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     4.266 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_2/O
                         net (fo=16, routed)          0.489     4.755    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_2_n_0
    SLICE_X63Y360        FDCE                                         f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.978     6.499    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X63Y360        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
                         clock pessimism              0.249     6.748    
                         clock uncertainty           -0.035     6.713    
    SLICE_X63Y360        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066     6.647    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg
  -------------------------------------------------------------------
                         required time                          6.647    
                         arrival time                          -4.755    
  -------------------------------------------------------------------
                         slack                                  1.892    

Slack (MET) :             1.928ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg/CLR
                            (recovery check against rising-edge clock RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.860ns  (logic 0.224ns (12.043%)  route 1.636ns (87.957%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.475ns = ( 6.475 - 4.000 ) 
    Source Clock Delay      (SCD):    2.835ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.162ns (routing 1.073ns, distribution 1.089ns)
  Clock Net Delay (Destination): 1.954ns (routing 0.976ns, distribution 0.978ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        2.162     2.835    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X67Y282        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y282        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.911 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=112, routed)         1.207     4.118    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/peripheral_aresetn[0]_repN_alias
    SLICE_X66Y353        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     4.266 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_2/O
                         net (fo=16, routed)          0.429     4.695    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_2_n_0
    SLICE_X64Y359        FDCE                                         f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.954     6.475    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X64Y359        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg/C
                         clock pessimism              0.249     6.724    
                         clock uncertainty           -0.035     6.689    
    SLICE_X64Y359        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066     6.623    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg
  -------------------------------------------------------------------
                         required time                          6.623    
                         arrival time                          -4.695    
  -------------------------------------------------------------------
                         slack                                  1.928    

Slack (MET) :             1.959ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c0_reg/CLR
                            (recovery check against rising-edge clock RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.856ns  (logic 0.224ns (12.069%)  route 1.632ns (87.931%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.502ns = ( 6.502 - 4.000 ) 
    Source Clock Delay      (SCD):    2.835ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.162ns (routing 1.073ns, distribution 1.089ns)
  Clock Net Delay (Destination): 1.981ns (routing 0.976ns, distribution 1.005ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        2.162     2.835    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X67Y282        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y282        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.911 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=112, routed)         1.207     4.118    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/peripheral_aresetn[0]_repN_alias
    SLICE_X66Y353        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     4.266 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_2/O
                         net (fo=16, routed)          0.425     4.691    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_2_n_0
    SLICE_X67Y352        FDCE                                         f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.981     6.502    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X67Y352        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c0_reg/C
                         clock pessimism              0.249     6.751    
                         clock uncertainty           -0.035     6.716    
    SLICE_X67Y352        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066     6.650    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c0_reg
  -------------------------------------------------------------------
                         required time                          6.650    
                         arrival time                          -4.691    
  -------------------------------------------------------------------
                         slack                                  1.959    

Slack (MET) :             1.959ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_reg/CLR
                            (recovery check against rising-edge clock RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.856ns  (logic 0.224ns (12.069%)  route 1.632ns (87.931%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.502ns = ( 6.502 - 4.000 ) 
    Source Clock Delay      (SCD):    2.835ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.162ns (routing 1.073ns, distribution 1.089ns)
  Clock Net Delay (Destination): 1.981ns (routing 0.976ns, distribution 1.005ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        2.162     2.835    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X67Y282        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y282        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.911 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=112, routed)         1.207     4.118    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/peripheral_aresetn[0]_repN_alias
    SLICE_X66Y353        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     4.266 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_2/O
                         net (fo=16, routed)          0.425     4.691    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_2_n_0
    SLICE_X67Y352        FDCE                                         f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.981     6.502    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X67Y352        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_reg/C
                         clock pessimism              0.249     6.751    
                         clock uncertainty           -0.035     6.716    
    SLICE_X67Y352        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066     6.650    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_reg
  -------------------------------------------------------------------
                         required time                          6.650    
                         arrival time                          -4.691    
  -------------------------------------------------------------------
                         slack                                  1.959    

Slack (MET) :             1.959ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg/CLR
                            (recovery check against rising-edge clock RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.856ns  (logic 0.224ns (12.069%)  route 1.632ns (87.931%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.502ns = ( 6.502 - 4.000 ) 
    Source Clock Delay      (SCD):    2.835ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.162ns (routing 1.073ns, distribution 1.089ns)
  Clock Net Delay (Destination): 1.981ns (routing 0.976ns, distribution 1.005ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        2.162     2.835    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X67Y282        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y282        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.911 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=112, routed)         1.207     4.118    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/peripheral_aresetn[0]_repN_alias
    SLICE_X66Y353        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     4.266 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_2/O
                         net (fo=16, routed)          0.425     4.691    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_2_n_0
    SLICE_X67Y352        FDCE                                         f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.981     6.502    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X67Y352        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg/C
                         clock pessimism              0.249     6.751    
                         clock uncertainty           -0.035     6.716    
    SLICE_X67Y352        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066     6.650    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg
  -------------------------------------------------------------------
                         required time                          6.650    
                         arrival time                          -4.691    
  -------------------------------------------------------------------
                         slack                                  1.959    

Slack (MET) :             1.968ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c2_reg/CLR
                            (recovery check against rising-edge clock RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.822ns  (logic 0.224ns (12.294%)  route 1.598ns (87.706%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.477ns = ( 6.477 - 4.000 ) 
    Source Clock Delay      (SCD):    2.835ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.162ns (routing 1.073ns, distribution 1.089ns)
  Clock Net Delay (Destination): 1.956ns (routing 0.976ns, distribution 0.980ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        2.162     2.835    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X67Y282        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y282        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.911 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=112, routed)         1.207     4.118    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/peripheral_aresetn[0]_repN_alias
    SLICE_X66Y353        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     4.266 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_2/O
                         net (fo=16, routed)          0.391     4.657    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_2_n_0
    SLICE_X63Y358        FDCE                                         f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.956     6.477    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X63Y358        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c2_reg/C
                         clock pessimism              0.249     6.726    
                         clock uncertainty           -0.035     6.691    
    SLICE_X63Y358        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066     6.625    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c2_reg
  -------------------------------------------------------------------
                         required time                          6.625    
                         arrival time                          -4.657    
  -------------------------------------------------------------------
                         slack                                  1.968    

Slack (MET) :             1.968ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_reg/CLR
                            (recovery check against rising-edge clock RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.822ns  (logic 0.224ns (12.294%)  route 1.598ns (87.706%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.477ns = ( 6.477 - 4.000 ) 
    Source Clock Delay      (SCD):    2.835ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.162ns (routing 1.073ns, distribution 1.089ns)
  Clock Net Delay (Destination): 1.956ns (routing 0.976ns, distribution 0.980ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        2.162     2.835    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X67Y282        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y282        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.911 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=112, routed)         1.207     4.118    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/peripheral_aresetn[0]_repN_alias
    SLICE_X66Y353        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     4.266 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_2/O
                         net (fo=16, routed)          0.391     4.657    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_2_n_0
    SLICE_X63Y358        FDCE                                         f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.956     6.477    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X63Y358        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_reg/C
                         clock pessimism              0.249     6.726    
                         clock uncertainty           -0.035     6.691    
    SLICE_X63Y358        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066     6.625    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_reg
  -------------------------------------------------------------------
                         required time                          6.625    
                         arrival time                          -4.657    
  -------------------------------------------------------------------
                         slack                                  1.968    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_2/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/count_reg[19]/CLR
                            (removal check against rising-edge clock RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.039ns (28.058%)  route 0.100ns (71.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.716ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Net Delay (Source):      1.119ns (routing 0.575ns, distribution 0.544ns)
  Clock Net Delay (Destination): 1.268ns (routing 0.639ns, distribution 0.629ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.119     1.468    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X57Y272        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y272        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.507 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_2/Q
                         net (fo=108, routed)         0.100     1.607    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/peripheral_aresetn[0]_repN_2_alias
    SLICE_X60Y272        FDCE                                         f  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/count_reg[19]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.268     1.716    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X60Y272        FDCE                                         r  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/count_reg[19]/C
                         clock pessimism             -0.194     1.522    
    SLICE_X60Y272        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     1.502    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.607    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_2/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/count_reg[21]/CLR
                            (removal check against rising-edge clock RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.039ns (28.058%)  route 0.100ns (71.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.716ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Net Delay (Source):      1.119ns (routing 0.575ns, distribution 0.544ns)
  Clock Net Delay (Destination): 1.268ns (routing 0.639ns, distribution 0.629ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.119     1.468    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X57Y272        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y272        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.507 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_2/Q
                         net (fo=108, routed)         0.100     1.607    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/peripheral_aresetn[0]_repN_2_alias
    SLICE_X60Y272        FDCE                                         f  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/count_reg[21]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.268     1.716    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X60Y272        FDCE                                         r  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/count_reg[21]/C
                         clock pessimism             -0.194     1.522    
    SLICE_X60Y272        FDCE (Remov_CFF_SLICEM_C_CLR)
                                                     -0.020     1.502    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.607    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_2/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/count_reg[3]/CLR
                            (removal check against rising-edge clock RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.039ns (28.058%)  route 0.100ns (71.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.716ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Net Delay (Source):      1.119ns (routing 0.575ns, distribution 0.544ns)
  Clock Net Delay (Destination): 1.268ns (routing 0.639ns, distribution 0.629ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.119     1.468    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X57Y272        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y272        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.507 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_2/Q
                         net (fo=108, routed)         0.100     1.607    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/peripheral_aresetn[0]_repN_2_alias
    SLICE_X60Y272        FDCE                                         f  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/count_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.268     1.716    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X60Y272        FDCE                                         r  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/count_reg[3]/C
                         clock pessimism             -0.194     1.522    
    SLICE_X60Y272        FDCE (Remov_BFF_SLICEM_C_CLR)
                                                     -0.020     1.502    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.607    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_2/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/count_reg[4]/CLR
                            (removal check against rising-edge clock RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.039ns (28.058%)  route 0.100ns (71.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.716ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Net Delay (Source):      1.119ns (routing 0.575ns, distribution 0.544ns)
  Clock Net Delay (Destination): 1.268ns (routing 0.639ns, distribution 0.629ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.119     1.468    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X57Y272        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y272        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.507 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_2/Q
                         net (fo=108, routed)         0.100     1.607    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/peripheral_aresetn[0]_repN_2_alias
    SLICE_X60Y272        FDCE                                         f  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/count_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.268     1.716    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X60Y272        FDCE                                         r  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/count_reg[4]/C
                         clock pessimism             -0.194     1.522    
    SLICE_X60Y272        FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     1.502    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.607    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_2/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/count_reg[24]/CLR
                            (removal check against rising-edge clock RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.039ns (28.261%)  route 0.099ns (71.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.715ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Net Delay (Source):      1.119ns (routing 0.575ns, distribution 0.544ns)
  Clock Net Delay (Destination): 1.267ns (routing 0.639ns, distribution 0.628ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.119     1.468    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X57Y272        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y272        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.507 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_2/Q
                         net (fo=108, routed)         0.099     1.606    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/peripheral_aresetn[0]_repN_2_alias
    SLICE_X60Y272        FDCE                                         f  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/count_reg[24]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.267     1.715    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X60Y272        FDCE                                         r  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/count_reg[24]/C
                         clock pessimism             -0.194     1.521    
    SLICE_X60Y272        FDCE (Remov_HFF_SLICEM_C_CLR)
                                                     -0.020     1.501    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.606    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_2/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/count_reg[5]/CLR
                            (removal check against rising-edge clock RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.039ns (28.261%)  route 0.099ns (71.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.715ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Net Delay (Source):      1.119ns (routing 0.575ns, distribution 0.544ns)
  Clock Net Delay (Destination): 1.267ns (routing 0.639ns, distribution 0.628ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.119     1.468    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X57Y272        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y272        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.507 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_2/Q
                         net (fo=108, routed)         0.099     1.606    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/peripheral_aresetn[0]_repN_2_alias
    SLICE_X60Y272        FDCE                                         f  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/count_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.267     1.715    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X60Y272        FDCE                                         r  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/count_reg[5]/C
                         clock pessimism             -0.194     1.521    
    SLICE_X60Y272        FDCE (Remov_GFF_SLICEM_C_CLR)
                                                     -0.020     1.501    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.606    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_6/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[68]/CLR
                            (removal check against rising-edge clock RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.039ns (27.465%)  route 0.103ns (72.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.711ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Net Delay (Source):      1.112ns (routing 0.575ns, distribution 0.537ns)
  Clock Net Delay (Destination): 1.263ns (routing 0.639ns, distribution 0.624ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.112     1.461    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X51Y272        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y272        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.500 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_6/Q
                         net (fo=227, routed)         0.103     1.603    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_6_alias
    SLICE_X46Y272        FDCE                                         f  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[68]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.263     1.711    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X46Y272        FDCE                                         r  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[68]/C
                         clock pessimism             -0.194     1.517    
    SLICE_X46Y272        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     1.497    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[68]
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           1.603    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_6/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[66]/CLR
                            (removal check against rising-edge clock RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.039ns (27.465%)  route 0.103ns (72.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.711ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Net Delay (Source):      1.112ns (routing 0.575ns, distribution 0.537ns)
  Clock Net Delay (Destination): 1.263ns (routing 0.639ns, distribution 0.624ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.112     1.461    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X51Y272        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y272        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.500 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_6/Q
                         net (fo=227, routed)         0.103     1.603    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_repN_6_alias
    SLICE_X46Y272        FDCE                                         f  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[66]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.263     1.711    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X46Y272        FDCE                                         r  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[66]/C
                         clock pessimism             -0.194     1.517    
    SLICE_X46Y272        FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     1.497    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[66]
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           1.603    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_6/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[67]/CLR
                            (removal check against rising-edge clock RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.039ns (27.465%)  route 0.103ns (72.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.711ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Net Delay (Source):      1.112ns (routing 0.575ns, distribution 0.537ns)
  Clock Net Delay (Destination): 1.263ns (routing 0.639ns, distribution 0.624ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.112     1.461    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X51Y272        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y272        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.500 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_6/Q
                         net (fo=227, routed)         0.103     1.603    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_repN_6_alias
    SLICE_X46Y272        FDCE                                         f  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[67]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.263     1.711    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X46Y272        FDCE                                         r  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[67]/C
                         clock pessimism             -0.194     1.517    
    SLICE_X46Y272        FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.020     1.497    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[67]
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           1.603    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_6/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[68]/CLR
                            (removal check against rising-edge clock RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.039ns (27.465%)  route 0.103ns (72.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.711ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Net Delay (Source):      1.112ns (routing 0.575ns, distribution 0.537ns)
  Clock Net Delay (Destination): 1.263ns (routing 0.639ns, distribution 0.624ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.112     1.461    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X51Y272        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y272        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.500 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_6/Q
                         net (fo=227, routed)         0.103     1.603    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_repN_6_alias
    SLICE_X46Y272        FDCE                                         f  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[68]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6343, routed)        1.263     1.711    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X46Y272        FDCE                                         r  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[68]/C
                         clock pessimism             -0.194     1.517    
    SLICE_X46Y272        FDCE (Remov_BFF2_SLICEM_C_CLR)
                                                     -0.020     1.497    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[68]
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           1.603    
  -------------------------------------------------------------------
                         slack                                  0.106    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  RFDAC1_CLK
  To Clock:  RFDAC1_CLK

Setup :            0  Failing Endpoints,  Worst Slack        1.405ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.405ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_7/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[228]/CLR
                            (recovery check against rising-edge clock RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        2.416ns  (logic 0.079ns (3.270%)  route 2.337ns (96.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.412ns = ( 6.412 - 4.000 ) 
    Source Clock Delay      (SCD):    2.785ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.112ns (routing 1.006ns, distribution 1.106ns)
  Clock Net Delay (Destination): 1.891ns (routing 0.919ns, distribution 0.972ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        2.112     2.785    top_level_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X74Y338        FDRE                                         r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y338        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.864 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_7/Q
                         net (fo=67, routed)          2.337     5.201    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_7_alias
    SLICE_X80Y335        FDCE                                         f  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[228]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        1.891     6.412    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X80Y335        FDCE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[228]/C
                         clock pessimism              0.295     6.707    
                         clock uncertainty           -0.035     6.672    
    SLICE_X80Y335        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066     6.606    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[228]
  -------------------------------------------------------------------
                         required time                          6.606    
                         arrival time                          -5.201    
  -------------------------------------------------------------------
                         slack                                  1.405    

Slack (MET) :             1.405ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_7/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[229]/CLR
                            (recovery check against rising-edge clock RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        2.416ns  (logic 0.079ns (3.270%)  route 2.337ns (96.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.412ns = ( 6.412 - 4.000 ) 
    Source Clock Delay      (SCD):    2.785ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.112ns (routing 1.006ns, distribution 1.106ns)
  Clock Net Delay (Destination): 1.891ns (routing 0.919ns, distribution 0.972ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        2.112     2.785    top_level_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X74Y338        FDRE                                         r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y338        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.864 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_7/Q
                         net (fo=67, routed)          2.337     5.201    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_7_alias
    SLICE_X80Y335        FDCE                                         f  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[229]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        1.891     6.412    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X80Y335        FDCE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[229]/C
                         clock pessimism              0.295     6.707    
                         clock uncertainty           -0.035     6.672    
    SLICE_X80Y335        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066     6.606    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[229]
  -------------------------------------------------------------------
                         required time                          6.606    
                         arrival time                          -5.201    
  -------------------------------------------------------------------
                         slack                                  1.405    

Slack (MET) :             1.443ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_7/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[219]/CLR
                            (recovery check against rising-edge clock RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        2.384ns  (logic 0.079ns (3.314%)  route 2.305ns (96.686%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.418ns = ( 6.418 - 4.000 ) 
    Source Clock Delay      (SCD):    2.785ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.112ns (routing 1.006ns, distribution 1.106ns)
  Clock Net Delay (Destination): 1.897ns (routing 0.919ns, distribution 0.978ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        2.112     2.785    top_level_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X74Y338        FDRE                                         r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y338        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.864 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_7/Q
                         net (fo=67, routed)          2.305     5.169    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_repN_7_alias
    SLICE_X79Y336        FDCE                                         f  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[219]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        1.897     6.418    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X79Y336        FDCE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[219]/C
                         clock pessimism              0.295     6.713    
                         clock uncertainty           -0.035     6.678    
    SLICE_X79Y336        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066     6.612    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[219]
  -------------------------------------------------------------------
                         required time                          6.612    
                         arrival time                          -5.169    
  -------------------------------------------------------------------
                         slack                                  1.443    

Slack (MET) :             1.443ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_7/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[20]/CLR
                            (recovery check against rising-edge clock RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        2.384ns  (logic 0.079ns (3.314%)  route 2.305ns (96.686%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.418ns = ( 6.418 - 4.000 ) 
    Source Clock Delay      (SCD):    2.785ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.112ns (routing 1.006ns, distribution 1.106ns)
  Clock Net Delay (Destination): 1.897ns (routing 0.919ns, distribution 0.978ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        2.112     2.785    top_level_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X74Y338        FDRE                                         r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y338        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.864 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_7/Q
                         net (fo=67, routed)          2.305     5.169    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_zeros/peripheral_aresetn[0]_repN_7_alias
    SLICE_X79Y336        FDCE                                         f  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[20]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        1.897     6.418    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_zeros/rf_clock
    SLICE_X79Y336        FDCE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[20]/C
                         clock pessimism              0.295     6.713    
                         clock uncertainty           -0.035     6.678    
    SLICE_X79Y336        FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.066     6.612    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[20]
  -------------------------------------------------------------------
                         required time                          6.612    
                         arrival time                          -5.169    
  -------------------------------------------------------------------
                         slack                                  1.443    

Slack (MET) :             1.443ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_7/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[21]/CLR
                            (recovery check against rising-edge clock RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        2.384ns  (logic 0.079ns (3.314%)  route 2.305ns (96.686%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.418ns = ( 6.418 - 4.000 ) 
    Source Clock Delay      (SCD):    2.785ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.112ns (routing 1.006ns, distribution 1.106ns)
  Clock Net Delay (Destination): 1.897ns (routing 0.919ns, distribution 0.978ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        2.112     2.785    top_level_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X74Y338        FDRE                                         r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y338        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.864 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_7/Q
                         net (fo=67, routed)          2.305     5.169    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_zeros/peripheral_aresetn[0]_repN_7_alias
    SLICE_X79Y336        FDCE                                         f  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[21]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        1.897     6.418    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_zeros/rf_clock
    SLICE_X79Y336        FDCE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[21]/C
                         clock pessimism              0.295     6.713    
                         clock uncertainty           -0.035     6.678    
    SLICE_X79Y336        FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.066     6.612    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[21]
  -------------------------------------------------------------------
                         required time                          6.612    
                         arrival time                          -5.169    
  -------------------------------------------------------------------
                         slack                                  1.443    

Slack (MET) :             1.443ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_7/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[22]/CLR
                            (recovery check against rising-edge clock RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        2.384ns  (logic 0.079ns (3.314%)  route 2.305ns (96.686%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.418ns = ( 6.418 - 4.000 ) 
    Source Clock Delay      (SCD):    2.785ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.112ns (routing 1.006ns, distribution 1.106ns)
  Clock Net Delay (Destination): 1.897ns (routing 0.919ns, distribution 0.978ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        2.112     2.785    top_level_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X74Y338        FDRE                                         r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y338        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.864 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_7/Q
                         net (fo=67, routed)          2.305     5.169    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_zeros/peripheral_aresetn[0]_repN_7_alias
    SLICE_X79Y336        FDCE                                         f  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[22]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        1.897     6.418    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_zeros/rf_clock
    SLICE_X79Y336        FDCE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[22]/C
                         clock pessimism              0.295     6.713    
                         clock uncertainty           -0.035     6.678    
    SLICE_X79Y336        FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.066     6.612    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[22]
  -------------------------------------------------------------------
                         required time                          6.612    
                         arrival time                          -5.169    
  -------------------------------------------------------------------
                         slack                                  1.443    

Slack (MET) :             1.482ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_7/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[0]/CLR
                            (recovery check against rising-edge clock RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        2.339ns  (logic 0.079ns (3.378%)  route 2.260ns (96.622%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.412ns = ( 6.412 - 4.000 ) 
    Source Clock Delay      (SCD):    2.785ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.112ns (routing 1.006ns, distribution 1.106ns)
  Clock Net Delay (Destination): 1.891ns (routing 0.919ns, distribution 0.972ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        2.112     2.785    top_level_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X74Y338        FDRE                                         r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y338        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.864 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_7/Q
                         net (fo=67, routed)          2.260     5.124    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_zeros/peripheral_aresetn[0]_repN_7_alias
    SLICE_X80Y337        FDCE                                         f  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        1.891     6.412    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_zeros/rf_clock
    SLICE_X80Y337        FDCE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[0]/C
                         clock pessimism              0.295     6.707    
                         clock uncertainty           -0.035     6.672    
    SLICE_X80Y337        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066     6.606    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                          6.606    
                         arrival time                          -5.124    
  -------------------------------------------------------------------
                         slack                                  1.482    

Slack (MET) :             1.482ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_7/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[11]/CLR
                            (recovery check against rising-edge clock RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        2.339ns  (logic 0.079ns (3.378%)  route 2.260ns (96.622%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.412ns = ( 6.412 - 4.000 ) 
    Source Clock Delay      (SCD):    2.785ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.112ns (routing 1.006ns, distribution 1.106ns)
  Clock Net Delay (Destination): 1.891ns (routing 0.919ns, distribution 0.972ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        2.112     2.785    top_level_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X74Y338        FDRE                                         r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y338        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.864 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_7/Q
                         net (fo=67, routed)          2.260     5.124    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_zeros/peripheral_aresetn[0]_repN_7_alias
    SLICE_X80Y337        FDCE                                         f  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        1.891     6.412    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_zeros/rf_clock
    SLICE_X80Y337        FDCE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[11]/C
                         clock pessimism              0.295     6.707    
                         clock uncertainty           -0.035     6.672    
    SLICE_X80Y337        FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.066     6.606    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[11]
  -------------------------------------------------------------------
                         required time                          6.606    
                         arrival time                          -5.124    
  -------------------------------------------------------------------
                         slack                                  1.482    

Slack (MET) :             1.482ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_7/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[13]/CLR
                            (recovery check against rising-edge clock RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        2.339ns  (logic 0.079ns (3.378%)  route 2.260ns (96.622%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.412ns = ( 6.412 - 4.000 ) 
    Source Clock Delay      (SCD):    2.785ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.112ns (routing 1.006ns, distribution 1.106ns)
  Clock Net Delay (Destination): 1.891ns (routing 0.919ns, distribution 0.972ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        2.112     2.785    top_level_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X74Y338        FDRE                                         r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y338        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.864 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_7/Q
                         net (fo=67, routed)          2.260     5.124    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_zeros/peripheral_aresetn[0]_repN_7_alias
    SLICE_X80Y337        FDCE                                         f  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        1.891     6.412    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_zeros/rf_clock
    SLICE_X80Y337        FDCE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[13]/C
                         clock pessimism              0.295     6.707    
                         clock uncertainty           -0.035     6.672    
    SLICE_X80Y337        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066     6.606    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[13]
  -------------------------------------------------------------------
                         required time                          6.606    
                         arrival time                          -5.124    
  -------------------------------------------------------------------
                         slack                                  1.482    

Slack (MET) :             1.482ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_7/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[18]/CLR
                            (recovery check against rising-edge clock RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        2.339ns  (logic 0.079ns (3.378%)  route 2.260ns (96.622%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.412ns = ( 6.412 - 4.000 ) 
    Source Clock Delay      (SCD):    2.785ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.112ns (routing 1.006ns, distribution 1.106ns)
  Clock Net Delay (Destination): 1.891ns (routing 0.919ns, distribution 0.972ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        2.112     2.785    top_level_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X74Y338        FDRE                                         r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y338        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.864 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_7/Q
                         net (fo=67, routed)          2.260     5.124    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_zeros/peripheral_aresetn[0]_repN_7_alias
    SLICE_X80Y337        FDCE                                         f  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[18]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        1.891     6.412    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_zeros/rf_clock
    SLICE_X80Y337        FDCE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[18]/C
                         clock pessimism              0.295     6.707    
                         clock uncertainty           -0.035     6.672    
    SLICE_X80Y337        FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.066     6.606    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[18]
  -------------------------------------------------------------------
                         required time                          6.606    
                         arrival time                          -5.124    
  -------------------------------------------------------------------
                         slack                                  1.482    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_7/inst/axis_mux_0/inst/int_select_reg_rep__1/CLR
                            (removal check against rising-edge clock RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.039ns (26.712%)  route 0.107ns (73.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Net Delay (Source):      1.146ns (routing 0.542ns, distribution 0.604ns)
  Clock Net Delay (Destination): 1.290ns (routing 0.598ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        1.146     1.495    top_level_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X74Y333        FDRE                                         r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y333        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.534 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/Q
                         net (fo=214, routed)         0.107     1.641    top_level_i/rfsoc_data_pipeline_7/inst/axis_mux_0/inst/peripheral_aresetn[0]_repN_1_alias
    SLICE_X75Y333        FDCE                                         f  top_level_i/rfsoc_data_pipeline_7/inst/axis_mux_0/inst/int_select_reg_rep__1/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        1.290     1.738    top_level_i/rfsoc_data_pipeline_7/inst/axis_mux_0/inst/rf_clock
    SLICE_X75Y333        FDCE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_mux_0/inst/int_select_reg_rep__1/C
                         clock pessimism             -0.190     1.548    
    SLICE_X75Y333        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     1.528    top_level_i/rfsoc_data_pipeline_7/inst/axis_mux_0/inst/int_select_reg_rep__1
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_5/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_cycles/data_out_reg[0]/CLR
                            (removal check against rising-edge clock RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.039ns (26.897%)  route 0.106ns (73.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.744ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Net Delay (Source):      1.157ns (routing 0.542ns, distribution 0.615ns)
  Clock Net Delay (Destination): 1.296ns (routing 0.598ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        1.157     1.506    top_level_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X71Y316        FDRE                                         r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y316        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.545 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_5/Q
                         net (fo=136, routed)         0.106     1.651    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_cycles/peripheral_aresetn[0]_repN_5_alias
    SLICE_X73Y316        FDCE                                         f  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_cycles/data_out_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        1.296     1.744    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_cycles/rf_clock
    SLICE_X73Y316        FDCE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_cycles/data_out_reg[0]/C
                         clock pessimism             -0.190     1.554    
    SLICE_X73Y316        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.534    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_cycles/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_5/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_cycles/data_out_reg[1]/CLR
                            (removal check against rising-edge clock RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.039ns (26.897%)  route 0.106ns (73.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.744ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Net Delay (Source):      1.157ns (routing 0.542ns, distribution 0.615ns)
  Clock Net Delay (Destination): 1.296ns (routing 0.598ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        1.157     1.506    top_level_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X71Y316        FDRE                                         r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y316        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.545 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_5/Q
                         net (fo=136, routed)         0.106     1.651    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_cycles/peripheral_aresetn[0]_repN_5_alias
    SLICE_X73Y316        FDCE                                         f  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_cycles/data_out_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        1.296     1.744    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_cycles/rf_clock
    SLICE_X73Y316        FDCE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_cycles/data_out_reg[1]/C
                         clock pessimism             -0.190     1.554    
    SLICE_X73Y316        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.534    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_cycles/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_5/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_cycles/data_out_reg[23]/CLR
                            (removal check against rising-edge clock RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.039ns (26.897%)  route 0.106ns (73.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.744ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Net Delay (Source):      1.157ns (routing 0.542ns, distribution 0.615ns)
  Clock Net Delay (Destination): 1.296ns (routing 0.598ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        1.157     1.506    top_level_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X71Y316        FDRE                                         r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y316        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.545 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_5/Q
                         net (fo=136, routed)         0.106     1.651    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_cycles/peripheral_aresetn[0]_repN_5_alias
    SLICE_X73Y316        FDCE                                         f  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_cycles/data_out_reg[23]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        1.296     1.744    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_cycles/rf_clock
    SLICE_X73Y316        FDCE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_cycles/data_out_reg[23]/C
                         clock pessimism             -0.190     1.554    
    SLICE_X73Y316        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.534    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_cycles/data_out_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_5/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_cycles/data_out_reg[24]/CLR
                            (removal check against rising-edge clock RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.039ns (26.897%)  route 0.106ns (73.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.744ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Net Delay (Source):      1.157ns (routing 0.542ns, distribution 0.615ns)
  Clock Net Delay (Destination): 1.296ns (routing 0.598ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        1.157     1.506    top_level_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X71Y316        FDRE                                         r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y316        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.545 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_5/Q
                         net (fo=136, routed)         0.106     1.651    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_cycles/peripheral_aresetn[0]_repN_5_alias
    SLICE_X73Y316        FDCE                                         f  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_cycles/data_out_reg[24]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        1.296     1.744    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_cycles/rf_clock
    SLICE_X73Y316        FDCE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_cycles/data_out_reg[24]/C
                         clock pessimism             -0.190     1.554    
    SLICE_X73Y316        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     1.534    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_cycles/data_out_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_5/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_cycles/data_out_reg[7]/CLR
                            (removal check against rising-edge clock RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.039ns (26.897%)  route 0.106ns (73.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.744ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Net Delay (Source):      1.157ns (routing 0.542ns, distribution 0.615ns)
  Clock Net Delay (Destination): 1.296ns (routing 0.598ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        1.157     1.506    top_level_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X71Y316        FDRE                                         r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y316        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.545 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_5/Q
                         net (fo=136, routed)         0.106     1.651    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_cycles/peripheral_aresetn[0]_repN_5_alias
    SLICE_X73Y316        FDCE                                         f  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_cycles/data_out_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        1.296     1.744    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_cycles/rf_clock
    SLICE_X73Y316        FDCE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_cycles/data_out_reg[7]/C
                         clock pessimism             -0.190     1.554    
    SLICE_X73Y316        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     1.534    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_cycles/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_5/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_cycles/data_out_reg[8]/CLR
                            (removal check against rising-edge clock RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.039ns (26.897%)  route 0.106ns (73.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.744ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Net Delay (Source):      1.157ns (routing 0.542ns, distribution 0.615ns)
  Clock Net Delay (Destination): 1.296ns (routing 0.598ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        1.157     1.506    top_level_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X71Y316        FDRE                                         r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y316        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.545 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_5/Q
                         net (fo=136, routed)         0.106     1.651    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_cycles/peripheral_aresetn[0]_repN_5_alias
    SLICE_X73Y316        FDCE                                         f  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_cycles/data_out_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        1.296     1.744    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_cycles/rf_clock
    SLICE_X73Y316        FDCE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_cycles/data_out_reg[8]/C
                         clock pessimism             -0.190     1.554    
    SLICE_X73Y316        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     1.534    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_cycles/data_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[30]/CLR
                            (removal check against rising-edge clock RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.038ns (33.043%)  route 0.077ns (66.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.762ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      1.168ns (routing 0.542ns, distribution 0.626ns)
  Clock Net Delay (Destination): 1.314ns (routing 0.598ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        1.168     1.517    top_level_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X70Y292        FDRE                                         r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y292        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.555 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.077     1.632    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[0]_0
    SLICE_X71Y292        FDCE                                         f  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[30]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        1.314     1.762    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X71Y292        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[30]/C
                         clock pessimism             -0.231     1.531    
    SLICE_X71Y292        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.511    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[30]/CLR
                            (removal check against rising-edge clock RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.038ns (33.043%)  route 0.077ns (66.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.762ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      1.168ns (routing 0.542ns, distribution 0.626ns)
  Clock Net Delay (Destination): 1.314ns (routing 0.598ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        1.168     1.517    top_level_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X70Y292        FDRE                                         r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y292        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.555 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.077     1.632    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_resetn
    SLICE_X71Y292        FDCE                                         f  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[30]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        1.314     1.762    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X71Y292        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[30]/C
                         clock pessimism             -0.231     1.531    
    SLICE_X71Y292        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.511    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_16/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[29]/CLR
                            (removal check against rising-edge clock RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.038ns (32.759%)  route 0.078ns (67.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.763ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Net Delay (Source):      1.168ns (routing 0.542ns, distribution 0.626ns)
  Clock Net Delay (Destination): 1.315ns (routing 0.598ns, distribution 0.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        1.168     1.517    top_level_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X70Y293        FDRE                                         r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_16/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y293        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.555 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_16/Q
                         net (fo=214, routed)         0.078     1.633    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_16_alias
    SLICE_X71Y293        FDCE                                         f  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[29]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6280, routed)        1.315     1.763    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X71Y293        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[29]/C
                         clock pessimism             -0.232     1.531    
    SLICE_X71Y293        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.511    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.633    
  -------------------------------------------------------------------
                         slack                                  0.122    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  RFDAC2_CLK
  To Clock:  RFDAC2_CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.675ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.675ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[20]/CLR
                            (recovery check against rising-edge clock RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        3.053ns  (logic 0.079ns (2.588%)  route 2.974ns (97.412%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.773ns = ( 6.773 - 4.000 ) 
    Source Clock Delay      (SCD):    3.230ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.557ns (routing 1.479ns, distribution 1.078ns)
  Clock Net Delay (Destination): 2.252ns (routing 1.345ns, distribution 0.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.557     3.230    top_level_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X62Y337        FDRE                                         r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y337        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.309 r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=179, routed)         2.974     6.283    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_zeros/peripheral_aresetn[0]_repN_alias
    SLICE_X39Y387        FDCE                                         f  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[20]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.252     6.773    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_zeros/rf_clock
    SLICE_X39Y387        FDCE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[20]/C
                         clock pessimism              0.286     7.059    
                         clock uncertainty           -0.035     7.024    
    SLICE_X39Y387        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066     6.958    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[20]
  -------------------------------------------------------------------
                         required time                          6.958    
                         arrival time                          -6.283    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.681ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/count_reg[0]/CLR
                            (recovery check against rising-edge clock RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        3.041ns  (logic 0.079ns (2.598%)  route 2.962ns (97.402%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 6.767 - 4.000 ) 
    Source Clock Delay      (SCD):    3.230ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.557ns (routing 1.479ns, distribution 1.078ns)
  Clock Net Delay (Destination): 2.246ns (routing 1.345ns, distribution 0.901ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.557     3.230    top_level_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X62Y337        FDRE                                         r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y337        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.309 r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=179, routed)         2.962     6.271    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/peripheral_aresetn[0]_repN_alias
    SLICE_X40Y387        FDCE                                         f  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/count_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.246     6.767    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X40Y387        FDCE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/count_reg[0]/C
                         clock pessimism              0.286     7.053    
                         clock uncertainty           -0.035     7.018    
    SLICE_X40Y387        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066     6.952    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                          6.952    
                         arrival time                          -6.271    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.866ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_2/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[8]/CLR
                            (recovery check against rising-edge clock RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        2.846ns  (logic 0.079ns (2.776%)  route 2.767ns (97.224%))
  Logic Levels:           0  
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 6.757 - 4.000 ) 
    Source Clock Delay      (SCD):    3.230ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.557ns (routing 1.479ns, distribution 1.078ns)
  Clock Net Delay (Destination): 2.236ns (routing 1.345ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.557     3.230    top_level_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X62Y337        FDRE                                         r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y337        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.309 r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_2/Q
                         net (fo=103, routed)         2.767     6.076    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_zeros/peripheral_aresetn[0]_repN_2_alias
    SLICE_X38Y387        FDCE                                         f  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.236     6.757    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_zeros/rf_clock
    SLICE_X38Y387        FDCE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[8]/C
                         clock pessimism              0.286     7.043    
                         clock uncertainty           -0.035     7.008    
    SLICE_X38Y387        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066     6.942    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[8]
  -------------------------------------------------------------------
                         required time                          6.942    
                         arrival time                          -6.076    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             1.041ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[0]/CLR
                            (recovery check against rising-edge clock RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        2.698ns  (logic 0.079ns (2.928%)  route 2.619ns (97.072%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.784ns = ( 6.784 - 4.000 ) 
    Source Clock Delay      (SCD):    3.230ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.557ns (routing 1.479ns, distribution 1.078ns)
  Clock Net Delay (Destination): 2.263ns (routing 1.345ns, distribution 0.918ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.557     3.230    top_level_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X62Y337        FDRE                                         r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y337        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.309 r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=179, routed)         2.619     5.928    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/peripheral_aresetn[0]_repN_alias
    SLICE_X42Y383        FDCE                                         f  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.263     6.784    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X42Y383        FDCE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.286     7.070    
                         clock uncertainty           -0.035     7.035    
    SLICE_X42Y383        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066     6.969    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          6.969    
                         arrival time                          -5.928    
  -------------------------------------------------------------------
                         slack                                  1.041    

Slack (MET) :             1.041ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[219]/CLR
                            (recovery check against rising-edge clock RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        2.698ns  (logic 0.079ns (2.928%)  route 2.619ns (97.072%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.784ns = ( 6.784 - 4.000 ) 
    Source Clock Delay      (SCD):    3.230ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.557ns (routing 1.479ns, distribution 1.078ns)
  Clock Net Delay (Destination): 2.263ns (routing 1.345ns, distribution 0.918ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.557     3.230    top_level_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X62Y337        FDRE                                         r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y337        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.309 r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=179, routed)         2.619     5.928    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_alias
    SLICE_X42Y383        FDCE                                         f  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[219]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.263     6.784    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X42Y383        FDCE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[219]/C
                         clock pessimism              0.286     7.070    
                         clock uncertainty           -0.035     7.035    
    SLICE_X42Y383        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066     6.969    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[219]
  -------------------------------------------------------------------
                         required time                          6.969    
                         arrival time                          -5.928    
  -------------------------------------------------------------------
                         slack                                  1.041    

Slack (MET) :             1.041ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[220]/CLR
                            (recovery check against rising-edge clock RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        2.698ns  (logic 0.079ns (2.928%)  route 2.619ns (97.072%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.784ns = ( 6.784 - 4.000 ) 
    Source Clock Delay      (SCD):    3.230ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.557ns (routing 1.479ns, distribution 1.078ns)
  Clock Net Delay (Destination): 2.263ns (routing 1.345ns, distribution 0.918ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.557     3.230    top_level_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X62Y337        FDRE                                         r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y337        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.309 r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=179, routed)         2.619     5.928    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_alias
    SLICE_X42Y383        FDCE                                         f  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[220]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.263     6.784    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X42Y383        FDCE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[220]/C
                         clock pessimism              0.286     7.070    
                         clock uncertainty           -0.035     7.035    
    SLICE_X42Y383        FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.066     6.969    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[220]
  -------------------------------------------------------------------
                         required time                          6.969    
                         arrival time                          -5.928    
  -------------------------------------------------------------------
                         slack                                  1.041    

Slack (MET) :             1.041ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[235]/CLR
                            (recovery check against rising-edge clock RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        2.698ns  (logic 0.079ns (2.928%)  route 2.619ns (97.072%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.784ns = ( 6.784 - 4.000 ) 
    Source Clock Delay      (SCD):    3.230ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.557ns (routing 1.479ns, distribution 1.078ns)
  Clock Net Delay (Destination): 2.263ns (routing 1.345ns, distribution 0.918ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.557     3.230    top_level_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X62Y337        FDRE                                         r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y337        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.309 r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=179, routed)         2.619     5.928    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_alias
    SLICE_X42Y383        FDCE                                         f  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[235]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.263     6.784    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X42Y383        FDCE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[235]/C
                         clock pessimism              0.286     7.070    
                         clock uncertainty           -0.035     7.035    
    SLICE_X42Y383        FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.066     6.969    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[235]
  -------------------------------------------------------------------
                         required time                          6.969    
                         arrival time                          -5.928    
  -------------------------------------------------------------------
                         slack                                  1.041    

Slack (MET) :             1.043ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[221]/CLR
                            (recovery check against rising-edge clock RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        2.695ns  (logic 0.079ns (2.931%)  route 2.616ns (97.069%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 6.783 - 4.000 ) 
    Source Clock Delay      (SCD):    3.230ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.557ns (routing 1.479ns, distribution 1.078ns)
  Clock Net Delay (Destination): 2.262ns (routing 1.345ns, distribution 0.917ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.557     3.230    top_level_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X62Y337        FDRE                                         r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y337        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.309 r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=179, routed)         2.616     5.925    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_alias
    SLICE_X42Y383        FDCE                                         f  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[221]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.262     6.783    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X42Y383        FDCE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[221]/C
                         clock pessimism              0.286     7.069    
                         clock uncertainty           -0.035     7.034    
    SLICE_X42Y383        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066     6.968    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[221]
  -------------------------------------------------------------------
                         required time                          6.968    
                         arrival time                          -5.925    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.043ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[222]/CLR
                            (recovery check against rising-edge clock RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        2.695ns  (logic 0.079ns (2.931%)  route 2.616ns (97.069%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 6.783 - 4.000 ) 
    Source Clock Delay      (SCD):    3.230ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.557ns (routing 1.479ns, distribution 1.078ns)
  Clock Net Delay (Destination): 2.262ns (routing 1.345ns, distribution 0.917ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.557     3.230    top_level_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X62Y337        FDRE                                         r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y337        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.309 r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=179, routed)         2.616     5.925    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_alias
    SLICE_X42Y383        FDCE                                         f  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[222]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.262     6.783    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X42Y383        FDCE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[222]/C
                         clock pessimism              0.286     7.069    
                         clock uncertainty           -0.035     7.034    
    SLICE_X42Y383        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066     6.968    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[222]
  -------------------------------------------------------------------
                         required time                          6.968    
                         arrival time                          -5.925    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.043ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[234]/CLR
                            (recovery check against rising-edge clock RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        2.695ns  (logic 0.079ns (2.931%)  route 2.616ns (97.069%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 6.783 - 4.000 ) 
    Source Clock Delay      (SCD):    3.230ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.557ns (routing 1.479ns, distribution 1.078ns)
  Clock Net Delay (Destination): 2.262ns (routing 1.345ns, distribution 0.917ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.557     3.230    top_level_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X62Y337        FDRE                                         r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y337        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.309 r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=179, routed)         2.616     5.925    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_alias
    SLICE_X42Y383        FDCE                                         f  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[234]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        2.262     6.783    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X42Y383        FDCE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[234]/C
                         clock pessimism              0.286     7.069    
                         clock uncertainty           -0.035     7.034    
    SLICE_X42Y383        FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066     6.968    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[234]
  -------------------------------------------------------------------
                         required time                          6.968    
                         arrival time                          -5.925    
  -------------------------------------------------------------------
                         slack                                  1.043    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[22]/CLR
                            (removal check against rising-edge clock RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.039ns (17.411%)  route 0.185ns (82.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Net Delay (Source):      1.388ns (routing 0.797ns, distribution 0.591ns)
  Clock Net Delay (Destination): 1.572ns (routing 0.889ns, distribution 0.683ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        1.388     1.737    top_level_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X64Y334        FDRE                                         r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y334        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.776 r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/Q
                         net (fo=239, routed)         0.185     1.961    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_8_alias
    SLICE_X61Y337        FDCE                                         f  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[22]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        1.572     2.020    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X61Y337        FDCE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[22]/C
                         clock pessimism             -0.226     1.794    
    SLICE_X61Y337        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     1.774    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[59]/CLR
                            (removal check against rising-edge clock RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.039ns (17.411%)  route 0.185ns (82.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Net Delay (Source):      1.388ns (routing 0.797ns, distribution 0.591ns)
  Clock Net Delay (Destination): 1.572ns (routing 0.889ns, distribution 0.683ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        1.388     1.737    top_level_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X64Y334        FDRE                                         r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y334        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.776 r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/Q
                         net (fo=239, routed)         0.185     1.961    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_repN_8_alias
    SLICE_X61Y337        FDCE                                         f  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[59]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        1.572     2.020    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X61Y337        FDCE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[59]/C
                         clock pessimism             -0.226     1.794    
    SLICE_X61Y337        FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     1.774    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[59]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[21]/CLR
                            (removal check against rising-edge clock RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.039ns (17.489%)  route 0.184ns (82.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Net Delay (Source):      1.388ns (routing 0.797ns, distribution 0.591ns)
  Clock Net Delay (Destination): 1.571ns (routing 0.889ns, distribution 0.682ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        1.388     1.737    top_level_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X64Y334        FDRE                                         r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y334        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.776 r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/Q
                         net (fo=239, routed)         0.184     1.960    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_8_alias
    SLICE_X61Y337        FDCE                                         f  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[21]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        1.571     2.019    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X61Y337        FDCE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[21]/C
                         clock pessimism             -0.226     1.793    
    SLICE_X61Y337        FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.020     1.773    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[23]/CLR
                            (removal check against rising-edge clock RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.039ns (17.489%)  route 0.184ns (82.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Net Delay (Source):      1.388ns (routing 0.797ns, distribution 0.591ns)
  Clock Net Delay (Destination): 1.571ns (routing 0.889ns, distribution 0.682ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        1.388     1.737    top_level_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X64Y334        FDRE                                         r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y334        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.776 r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/Q
                         net (fo=239, routed)         0.184     1.960    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_8_alias
    SLICE_X61Y337        FDCE                                         f  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[23]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        1.571     2.019    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X61Y337        FDCE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[23]/C
                         clock pessimism             -0.226     1.793    
    SLICE_X61Y337        FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                     -0.020     1.773    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[59]/CLR
                            (removal check against rising-edge clock RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.039ns (17.489%)  route 0.184ns (82.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Net Delay (Source):      1.388ns (routing 0.797ns, distribution 0.591ns)
  Clock Net Delay (Destination): 1.571ns (routing 0.889ns, distribution 0.682ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        1.388     1.737    top_level_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X64Y334        FDRE                                         r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y334        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.776 r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/Q
                         net (fo=239, routed)         0.184     1.960    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_8_alias
    SLICE_X61Y337        FDCE                                         f  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[59]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        1.571     2.019    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X61Y337        FDCE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[59]/C
                         clock pessimism             -0.226     1.793    
    SLICE_X61Y337        FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                     -0.020     1.773    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[59]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[60]/CLR
                            (removal check against rising-edge clock RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.039ns (17.489%)  route 0.184ns (82.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Net Delay (Source):      1.388ns (routing 0.797ns, distribution 0.591ns)
  Clock Net Delay (Destination): 1.571ns (routing 0.889ns, distribution 0.682ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        1.388     1.737    top_level_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X64Y334        FDRE                                         r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y334        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.776 r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/Q
                         net (fo=239, routed)         0.184     1.960    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_8_alias
    SLICE_X61Y337        FDCE                                         f  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[60]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        1.571     2.019    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X61Y337        FDCE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[60]/C
                         clock pessimism             -0.226     1.793    
    SLICE_X61Y337        FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.020     1.773    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[60]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[24]/CLR
                            (removal check against rising-edge clock RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.039ns (17.489%)  route 0.184ns (82.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Net Delay (Source):      1.388ns (routing 0.797ns, distribution 0.591ns)
  Clock Net Delay (Destination): 1.571ns (routing 0.889ns, distribution 0.682ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        1.388     1.737    top_level_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X64Y334        FDRE                                         r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y334        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.776 r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/Q
                         net (fo=239, routed)         0.184     1.960    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_repN_8_alias
    SLICE_X61Y337        FDCE                                         f  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[24]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        1.571     2.019    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X61Y337        FDCE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[24]/C
                         clock pessimism             -0.226     1.793    
    SLICE_X61Y337        FDCE (Remov_HFF_SLICEM_C_CLR)
                                                     -0.020     1.773    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[25]/CLR
                            (removal check against rising-edge clock RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.039ns (17.489%)  route 0.184ns (82.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Net Delay (Source):      1.388ns (routing 0.797ns, distribution 0.591ns)
  Clock Net Delay (Destination): 1.571ns (routing 0.889ns, distribution 0.682ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        1.388     1.737    top_level_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X64Y334        FDRE                                         r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y334        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.776 r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/Q
                         net (fo=239, routed)         0.184     1.960    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_repN_8_alias
    SLICE_X61Y337        FDCE                                         f  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[25]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        1.571     2.019    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X61Y337        FDCE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[25]/C
                         clock pessimism             -0.226     1.793    
    SLICE_X61Y337        FDCE (Remov_GFF_SLICEM_C_CLR)
                                                     -0.020     1.773    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[60]/CLR
                            (removal check against rising-edge clock RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.039ns (17.489%)  route 0.184ns (82.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Net Delay (Source):      1.388ns (routing 0.797ns, distribution 0.591ns)
  Clock Net Delay (Destination): 1.571ns (routing 0.889ns, distribution 0.682ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        1.388     1.737    top_level_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X64Y334        FDRE                                         r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y334        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.776 r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/Q
                         net (fo=239, routed)         0.184     1.960    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_repN_8_alias
    SLICE_X61Y337        FDCE                                         f  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[60]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        1.571     2.019    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X61Y337        FDCE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[60]/C
                         clock pessimism             -0.226     1.793    
    SLICE_X61Y337        FDCE (Remov_FFF_SLICEM_C_CLR)
                                                     -0.020     1.773    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[60]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[63]/CLR
                            (removal check against rising-edge clock RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.039ns (17.489%)  route 0.184ns (82.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Net Delay (Source):      1.388ns (routing 0.797ns, distribution 0.591ns)
  Clock Net Delay (Destination): 1.571ns (routing 0.889ns, distribution 0.682ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        1.388     1.737    top_level_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X64Y334        FDRE                                         r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y334        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.776 r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/Q
                         net (fo=239, routed)         0.184     1.960    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_repN_8_alias
    SLICE_X61Y337        FDCE                                         f  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[63]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6281, routed)        1.571     2.019    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X61Y337        FDCE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[63]/C
                         clock pessimism             -0.226     1.793    
    SLICE_X61Y337        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     1.773    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[63]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.187    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  RFDAC3_CLK
  To Clock:  RFDAC3_CLK

Setup :            0  Failing Endpoints,  Worst Slack        1.261ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.367ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.261ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[128]/CLR
                            (recovery check against rising-edge clock RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        2.589ns  (logic 0.079ns (3.051%)  route 2.510ns (96.949%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.987ns = ( 6.987 - 4.000 ) 
    Source Clock Delay      (SCD):    3.343ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.670ns (routing 1.678ns, distribution 0.992ns)
  Clock Net Delay (Destination): 2.466ns (routing 1.523ns, distribution 0.943ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.670     3.343    top_level_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X58Y331        FDRE                                         r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y331        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.422 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/Q
                         net (fo=235, routed)         2.510     5.932    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_4_alias
    SLICE_X53Y473        FDCE                                         f  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[128]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.466     6.987    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X53Y473        FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[128]/C
                         clock pessimism              0.307     7.294    
                         clock uncertainty           -0.035     7.259    
    SLICE_X53Y473        FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.066     7.193    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[128]
  -------------------------------------------------------------------
                         required time                          7.193    
                         arrival time                          -5.932    
  -------------------------------------------------------------------
                         slack                                  1.261    

Slack (MET) :             1.261ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[135]/CLR
                            (recovery check against rising-edge clock RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        2.589ns  (logic 0.079ns (3.051%)  route 2.510ns (96.949%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.987ns = ( 6.987 - 4.000 ) 
    Source Clock Delay      (SCD):    3.343ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.670ns (routing 1.678ns, distribution 0.992ns)
  Clock Net Delay (Destination): 2.466ns (routing 1.523ns, distribution 0.943ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.670     3.343    top_level_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X58Y331        FDRE                                         r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y331        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.422 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/Q
                         net (fo=235, routed)         2.510     5.932    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_4_alias
    SLICE_X53Y473        FDCE                                         f  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[135]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.466     6.987    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X53Y473        FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[135]/C
                         clock pessimism              0.307     7.294    
                         clock uncertainty           -0.035     7.259    
    SLICE_X53Y473        FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.066     7.193    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[135]
  -------------------------------------------------------------------
                         required time                          7.193    
                         arrival time                          -5.932    
  -------------------------------------------------------------------
                         slack                                  1.261    

Slack (MET) :             1.261ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[136]/CLR
                            (recovery check against rising-edge clock RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        2.589ns  (logic 0.079ns (3.051%)  route 2.510ns (96.949%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.987ns = ( 6.987 - 4.000 ) 
    Source Clock Delay      (SCD):    3.343ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.670ns (routing 1.678ns, distribution 0.992ns)
  Clock Net Delay (Destination): 2.466ns (routing 1.523ns, distribution 0.943ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.670     3.343    top_level_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X58Y331        FDRE                                         r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y331        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.422 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/Q
                         net (fo=235, routed)         2.510     5.932    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_4_alias
    SLICE_X53Y473        FDCE                                         f  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[136]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.466     6.987    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X53Y473        FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[136]/C
                         clock pessimism              0.307     7.294    
                         clock uncertainty           -0.035     7.259    
    SLICE_X53Y473        FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.066     7.193    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[136]
  -------------------------------------------------------------------
                         required time                          7.193    
                         arrival time                          -5.932    
  -------------------------------------------------------------------
                         slack                                  1.261    

Slack (MET) :             1.261ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[128]/CLR
                            (recovery check against rising-edge clock RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        2.589ns  (logic 0.079ns (3.051%)  route 2.510ns (96.949%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.987ns = ( 6.987 - 4.000 ) 
    Source Clock Delay      (SCD):    3.343ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.670ns (routing 1.678ns, distribution 0.992ns)
  Clock Net Delay (Destination): 2.466ns (routing 1.523ns, distribution 0.943ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.670     3.343    top_level_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X58Y331        FDRE                                         r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y331        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.422 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/Q
                         net (fo=235, routed)         2.510     5.932    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_repN_4_alias
    SLICE_X53Y473        FDCE                                         f  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[128]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.466     6.987    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X53Y473        FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[128]/C
                         clock pessimism              0.307     7.294    
                         clock uncertainty           -0.035     7.259    
    SLICE_X53Y473        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066     7.193    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[128]
  -------------------------------------------------------------------
                         required time                          7.193    
                         arrival time                          -5.932    
  -------------------------------------------------------------------
                         slack                                  1.261    

Slack (MET) :             1.261ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[135]/CLR
                            (recovery check against rising-edge clock RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        2.589ns  (logic 0.079ns (3.051%)  route 2.510ns (96.949%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.987ns = ( 6.987 - 4.000 ) 
    Source Clock Delay      (SCD):    3.343ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.670ns (routing 1.678ns, distribution 0.992ns)
  Clock Net Delay (Destination): 2.466ns (routing 1.523ns, distribution 0.943ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.670     3.343    top_level_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X58Y331        FDRE                                         r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y331        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.422 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/Q
                         net (fo=235, routed)         2.510     5.932    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_repN_4_alias
    SLICE_X53Y473        FDCE                                         f  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[135]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.466     6.987    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X53Y473        FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[135]/C
                         clock pessimism              0.307     7.294    
                         clock uncertainty           -0.035     7.259    
    SLICE_X53Y473        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066     7.193    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[135]
  -------------------------------------------------------------------
                         required time                          7.193    
                         arrival time                          -5.932    
  -------------------------------------------------------------------
                         slack                                  1.261    

Slack (MET) :             1.261ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[170]/CLR
                            (recovery check against rising-edge clock RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        2.589ns  (logic 0.079ns (3.051%)  route 2.510ns (96.949%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.987ns = ( 6.987 - 4.000 ) 
    Source Clock Delay      (SCD):    3.343ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.670ns (routing 1.678ns, distribution 0.992ns)
  Clock Net Delay (Destination): 2.466ns (routing 1.523ns, distribution 0.943ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.670     3.343    top_level_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X58Y331        FDRE                                         r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y331        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.422 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/Q
                         net (fo=235, routed)         2.510     5.932    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_repN_4_alias
    SLICE_X53Y473        FDCE                                         f  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[170]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.466     6.987    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X53Y473        FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[170]/C
                         clock pessimism              0.307     7.294    
                         clock uncertainty           -0.035     7.259    
    SLICE_X53Y473        FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066     7.193    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[170]
  -------------------------------------------------------------------
                         required time                          7.193    
                         arrival time                          -5.932    
  -------------------------------------------------------------------
                         slack                                  1.261    

Slack (MET) :             1.261ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[171]/CLR
                            (recovery check against rising-edge clock RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        2.589ns  (logic 0.079ns (3.051%)  route 2.510ns (96.949%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.987ns = ( 6.987 - 4.000 ) 
    Source Clock Delay      (SCD):    3.343ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.670ns (routing 1.678ns, distribution 0.992ns)
  Clock Net Delay (Destination): 2.466ns (routing 1.523ns, distribution 0.943ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.670     3.343    top_level_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X58Y331        FDRE                                         r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y331        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.422 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/Q
                         net (fo=235, routed)         2.510     5.932    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_repN_4_alias
    SLICE_X53Y473        FDCE                                         f  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[171]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.466     6.987    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X53Y473        FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[171]/C
                         clock pessimism              0.307     7.294    
                         clock uncertainty           -0.035     7.259    
    SLICE_X53Y473        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066     7.193    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[171]
  -------------------------------------------------------------------
                         required time                          7.193    
                         arrival time                          -5.932    
  -------------------------------------------------------------------
                         slack                                  1.261    

Slack (MET) :             1.279ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_2/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[213]/CLR
                            (recovery check against rising-edge clock RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 0.079ns (3.069%)  route 2.495ns (96.931%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.989ns = ( 6.989 - 4.000 ) 
    Source Clock Delay      (SCD):    3.342ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.669ns (routing 1.678ns, distribution 0.991ns)
  Clock Net Delay (Destination): 2.468ns (routing 1.523ns, distribution 0.945ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.669     3.342    top_level_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X49Y337        FDRE                                         r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y337        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.421 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_2/Q
                         net (fo=245, routed)         2.495     5.916    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_2_alias
    SLICE_X50Y475        FDCE                                         f  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[213]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.468     6.989    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X50Y475        FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[213]/C
                         clock pessimism              0.307     7.296    
                         clock uncertainty           -0.035     7.261    
    SLICE_X50Y475        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066     7.195    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[213]
  -------------------------------------------------------------------
                         required time                          7.195    
                         arrival time                          -5.916    
  -------------------------------------------------------------------
                         slack                                  1.279    

Slack (MET) :             1.279ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_2/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[214]/CLR
                            (recovery check against rising-edge clock RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 0.079ns (3.069%)  route 2.495ns (96.931%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.989ns = ( 6.989 - 4.000 ) 
    Source Clock Delay      (SCD):    3.342ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.669ns (routing 1.678ns, distribution 0.991ns)
  Clock Net Delay (Destination): 2.468ns (routing 1.523ns, distribution 0.945ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.669     3.342    top_level_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X49Y337        FDRE                                         r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y337        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.421 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_2/Q
                         net (fo=245, routed)         2.495     5.916    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_2_alias
    SLICE_X50Y475        FDCE                                         f  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[214]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.468     6.989    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X50Y475        FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[214]/C
                         clock pessimism              0.307     7.296    
                         clock uncertainty           -0.035     7.261    
    SLICE_X50Y475        FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.066     7.195    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[214]
  -------------------------------------------------------------------
                         required time                          7.195    
                         arrival time                          -5.916    
  -------------------------------------------------------------------
                         slack                                  1.279    

Slack (MET) :             1.279ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_2/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[215]/CLR
                            (recovery check against rising-edge clock RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 0.079ns (3.069%)  route 2.495ns (96.931%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.989ns = ( 6.989 - 4.000 ) 
    Source Clock Delay      (SCD):    3.342ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.669ns (routing 1.678ns, distribution 0.991ns)
  Clock Net Delay (Destination): 2.468ns (routing 1.523ns, distribution 0.945ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.669     3.342    top_level_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X49Y337        FDRE                                         r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y337        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.421 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_2/Q
                         net (fo=245, routed)         2.495     5.916    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_2_alias
    SLICE_X50Y475        FDCE                                         f  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[215]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        2.468     6.989    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X50Y475        FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[215]/C
                         clock pessimism              0.307     7.296    
                         clock uncertainty           -0.035     7.261    
    SLICE_X50Y475        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066     7.195    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[215]
  -------------------------------------------------------------------
                         required time                          7.195    
                         arrival time                          -5.916    
  -------------------------------------------------------------------
                         slack                                  1.279    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_11/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[44]/CLR
                            (removal check against rising-edge clock RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.039ns (8.091%)  route 0.443ns (91.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.145ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Net Delay (Source):      1.454ns (routing 0.904ns, distribution 0.550ns)
  Clock Net Delay (Destination): 1.697ns (routing 1.012ns, distribution 0.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        1.454     1.803    top_level_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X49Y337        FDRE                                         r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y337        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.842 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_11/Q
                         net (fo=183, routed)         0.443     2.285    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_repN_11_alias
    SLICE_X45Y421        FDCE                                         f  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[44]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        1.697     2.145    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X45Y421        FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[44]/C
                         clock pessimism             -0.207     1.938    
    SLICE_X45Y421        FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     1.918    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[44]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/count_reg[4]/CLR
                            (removal check against rising-edge clock RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.039ns (7.588%)  route 0.475ns (92.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.198ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Net Delay (Source):      1.500ns (routing 0.904ns, distribution 0.596ns)
  Clock Net Delay (Destination): 1.750ns (routing 1.012ns, distribution 0.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        1.500     1.849    top_level_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X65Y335        FDRE                                         r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y335        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.888 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/Q
                         net (fo=201, routed)         0.475     2.363    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/peripheral_aresetn[0]_repN_3_alias
    SLICE_X65Y427        FDCE                                         f  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/count_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        1.750     2.198    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X65Y427        FDCE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/count_reg[4]/C
                         clock pessimism             -0.207     1.991    
    SLICE_X65Y427        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.971    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.363    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/count_reg[5]/CLR
                            (removal check against rising-edge clock RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.039ns (7.588%)  route 0.475ns (92.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.198ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Net Delay (Source):      1.500ns (routing 0.904ns, distribution 0.596ns)
  Clock Net Delay (Destination): 1.750ns (routing 1.012ns, distribution 0.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        1.500     1.849    top_level_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X65Y335        FDRE                                         r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y335        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.888 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/Q
                         net (fo=201, routed)         0.475     2.363    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/peripheral_aresetn[0]_repN_3_alias
    SLICE_X65Y427        FDCE                                         f  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/count_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        1.750     2.198    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X65Y427        FDCE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/count_reg[5]/C
                         clock pessimism             -0.207     1.991    
    SLICE_X65Y427        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     1.971    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.363    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_11/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[32]/CLR
                            (removal check against rising-edge clock RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.039ns (7.662%)  route 0.470ns (92.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.145ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Net Delay (Source):      1.454ns (routing 0.904ns, distribution 0.550ns)
  Clock Net Delay (Destination): 1.697ns (routing 1.012ns, distribution 0.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        1.454     1.803    top_level_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X49Y337        FDRE                                         r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y337        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.842 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_11/Q
                         net (fo=183, routed)         0.470     2.312    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_11_alias
    SLICE_X45Y420        FDCE                                         f  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[32]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        1.697     2.145    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X45Y420        FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[32]/C
                         clock pessimism             -0.207     1.938    
    SLICE_X45Y420        FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     1.918    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.312    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_11/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[33]/CLR
                            (removal check against rising-edge clock RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.039ns (7.662%)  route 0.470ns (92.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.145ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Net Delay (Source):      1.454ns (routing 0.904ns, distribution 0.550ns)
  Clock Net Delay (Destination): 1.697ns (routing 1.012ns, distribution 0.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        1.454     1.803    top_level_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X49Y337        FDRE                                         r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y337        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.842 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_11/Q
                         net (fo=183, routed)         0.470     2.312    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_11_alias
    SLICE_X45Y420        FDCE                                         f  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[33]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        1.697     2.145    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X45Y420        FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[33]/C
                         clock pessimism             -0.207     1.938    
    SLICE_X45Y420        FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.020     1.918    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.312    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_11/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[32]/CLR
                            (removal check against rising-edge clock RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.039ns (7.662%)  route 0.470ns (92.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.145ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Net Delay (Source):      1.454ns (routing 0.904ns, distribution 0.550ns)
  Clock Net Delay (Destination): 1.697ns (routing 1.012ns, distribution 0.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        1.454     1.803    top_level_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X49Y337        FDRE                                         r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y337        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.842 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_11/Q
                         net (fo=183, routed)         0.470     2.312    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_repN_11_alias
    SLICE_X45Y420        FDCE                                         f  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[32]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        1.697     2.145    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X45Y420        FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[32]/C
                         clock pessimism             -0.207     1.938    
    SLICE_X45Y420        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     1.918    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.312    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_11/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[33]/CLR
                            (removal check against rising-edge clock RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.039ns (7.662%)  route 0.470ns (92.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.145ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Net Delay (Source):      1.454ns (routing 0.904ns, distribution 0.550ns)
  Clock Net Delay (Destination): 1.697ns (routing 1.012ns, distribution 0.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        1.454     1.803    top_level_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X49Y337        FDRE                                         r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y337        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.842 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_11/Q
                         net (fo=183, routed)         0.470     2.312    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_repN_11_alias
    SLICE_X45Y420        FDCE                                         f  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[33]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        1.697     2.145    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X45Y420        FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[33]/C
                         clock pessimism             -0.207     1.938    
    SLICE_X45Y420        FDCE (Remov_CFF_SLICEM_C_CLR)
                                                     -0.020     1.918    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.312    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count_reg[17]/CLR
                            (removal check against rising-edge clock RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.038ns (7.407%)  route 0.475ns (92.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Net Delay (Source):      1.457ns (routing 0.904ns, distribution 0.553ns)
  Clock Net Delay (Destination): 1.703ns (routing 1.012ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        1.457     1.806    top_level_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X54Y334        FDRE                                         r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y334        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.844 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=247, routed)         0.475     2.319    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/peripheral_aresetn[0]_repN_alias
    SLICE_X53Y422        FDCE                                         f  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count_reg[17]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        1.703     2.151    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X53Y422        FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count_reg[17]/C
                         clock pessimism             -0.207     1.944    
    SLICE_X53Y422        FDCE (Remov_HFF_SLICEM_C_CLR)
                                                     -0.020     1.924    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count_reg[18]/CLR
                            (removal check against rising-edge clock RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.038ns (7.393%)  route 0.476ns (92.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Net Delay (Source):      1.457ns (routing 0.904ns, distribution 0.553ns)
  Clock Net Delay (Destination): 1.704ns (routing 1.012ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        1.457     1.806    top_level_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X54Y334        FDRE                                         r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y334        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.844 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=247, routed)         0.476     2.320    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/peripheral_aresetn[0]_repN_alias
    SLICE_X53Y422        FDCE                                         f  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count_reg[18]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        1.704     2.152    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X53Y422        FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count_reg[18]/C
                         clock pessimism             -0.207     1.945    
    SLICE_X53Y422        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     1.925    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count_reg[22]/CLR
                            (removal check against rising-edge clock RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.038ns (7.393%)  route 0.476ns (92.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Net Delay (Source):      1.457ns (routing 0.904ns, distribution 0.553ns)
  Clock Net Delay (Destination): 1.704ns (routing 1.012ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        1.457     1.806    top_level_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X54Y334        FDRE                                         r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y334        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.844 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=247, routed)         0.476     2.320    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/peripheral_aresetn[0]_repN_alias
    SLICE_X53Y422        FDCE                                         f  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count_reg[22]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6279, routed)        1.704     2.152    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X53Y422        FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count_reg[22]/C
                         clock pessimism             -0.207     1.945    
    SLICE_X53Y422        FDCE (Remov_CFF_SLICEM_C_CLR)
                                                     -0.020     1.925    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                  0.395    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_top_level_clk_wiz_1_0
  To Clock:  clk_out1_top_level_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        7.363ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.126ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.363ns  (required time - arrival time)
  Source:                 top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/channel_select_0/inst/sr/data_out_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_0 rise@9.999ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.332ns  (logic 0.107ns (4.588%)  route 2.225ns (95.412%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.857ns = ( 13.856 - 9.999 ) 
    Source Clock Delay      (SCD):    3.559ns
    Clock Pessimism Removal (CPR):    -0.475ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.303ns (routing 0.769ns, distribution 1.534ns)
  Clock Net Delay (Destination): 2.050ns (routing 0.700ns, distribution 1.350ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=19761, routed)       2.303     3.559    top_level_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X85Y291        FDRE                                         r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y291        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.638 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.827     4.465    top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.493 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1143, routed)        1.398     5.891    top_level_i/channel_select_0/inst/sr/mb_reset
    SLICE_X56Y434        FDCE                                         f  top_level_i/channel_select_0/inst/sr/data_out_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=19761, routed)       2.050    13.856    top_level_i/channel_select_0/inst/sr/mb_clk
    SLICE_X56Y434        FDCE                                         r  top_level_i/channel_select_0/inst/sr/data_out_reg[12]/C
                         clock pessimism             -0.475    13.382    
                         clock uncertainty           -0.062    13.320    
    SLICE_X56Y434        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    13.254    top_level_i/channel_select_0/inst/sr/data_out_reg[12]
  -------------------------------------------------------------------
                         required time                         13.254    
                         arrival time                          -5.891    
  -------------------------------------------------------------------
                         slack                                  7.363    

Slack (MET) :             7.371ns  (required time - arrival time)
  Source:                 top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/channel_select_0/inst/sr/data_out_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_0 rise@9.999ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.302ns  (logic 0.107ns (4.648%)  route 2.195ns (95.352%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.835ns = ( 13.834 - 9.999 ) 
    Source Clock Delay      (SCD):    3.559ns
    Clock Pessimism Removal (CPR):    -0.475ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.303ns (routing 0.769ns, distribution 1.534ns)
  Clock Net Delay (Destination): 2.028ns (routing 0.700ns, distribution 1.328ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=19761, routed)       2.303     3.559    top_level_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X85Y291        FDRE                                         r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y291        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.638 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.827     4.465    top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.493 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1143, routed)        1.368     5.861    top_level_i/channel_select_0/inst/sr/mb_reset
    SLICE_X58Y446        FDCE                                         f  top_level_i/channel_select_0/inst/sr/data_out_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=19761, routed)       2.028    13.834    top_level_i/channel_select_0/inst/sr/mb_clk
    SLICE_X58Y446        FDCE                                         r  top_level_i/channel_select_0/inst/sr/data_out_reg[13]/C
                         clock pessimism             -0.475    13.360    
                         clock uncertainty           -0.062    13.298    
    SLICE_X58Y446        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    13.232    top_level_i/channel_select_0/inst/sr/data_out_reg[13]
  -------------------------------------------------------------------
                         required time                         13.232    
                         arrival time                          -5.861    
  -------------------------------------------------------------------
                         slack                                  7.371    

Slack (MET) :             7.371ns  (required time - arrival time)
  Source:                 top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/channel_select_0/inst/sr/data_out_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_0 rise@9.999ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.302ns  (logic 0.107ns (4.648%)  route 2.195ns (95.352%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.835ns = ( 13.834 - 9.999 ) 
    Source Clock Delay      (SCD):    3.559ns
    Clock Pessimism Removal (CPR):    -0.475ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.303ns (routing 0.769ns, distribution 1.534ns)
  Clock Net Delay (Destination): 2.028ns (routing 0.700ns, distribution 1.328ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=19761, routed)       2.303     3.559    top_level_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X85Y291        FDRE                                         r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y291        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.638 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.827     4.465    top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.493 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1143, routed)        1.368     5.861    top_level_i/channel_select_0/inst/sr/mb_reset
    SLICE_X58Y446        FDCE                                         f  top_level_i/channel_select_0/inst/sr/data_out_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=19761, routed)       2.028    13.834    top_level_i/channel_select_0/inst/sr/mb_clk
    SLICE_X58Y446        FDCE                                         r  top_level_i/channel_select_0/inst/sr/data_out_reg[14]/C
                         clock pessimism             -0.475    13.360    
                         clock uncertainty           -0.062    13.298    
    SLICE_X58Y446        FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.066    13.232    top_level_i/channel_select_0/inst/sr/data_out_reg[14]
  -------------------------------------------------------------------
                         required time                         13.232    
                         arrival time                          -5.861    
  -------------------------------------------------------------------
                         slack                                  7.371    

Slack (MET) :             7.371ns  (required time - arrival time)
  Source:                 top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/channel_select_0/inst/sr/data_out_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_0 rise@9.999ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.302ns  (logic 0.107ns (4.648%)  route 2.195ns (95.352%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.835ns = ( 13.834 - 9.999 ) 
    Source Clock Delay      (SCD):    3.559ns
    Clock Pessimism Removal (CPR):    -0.475ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.303ns (routing 0.769ns, distribution 1.534ns)
  Clock Net Delay (Destination): 2.028ns (routing 0.700ns, distribution 1.328ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=19761, routed)       2.303     3.559    top_level_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X85Y291        FDRE                                         r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y291        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.638 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.827     4.465    top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.493 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1143, routed)        1.368     5.861    top_level_i/channel_select_0/inst/sr/mb_reset
    SLICE_X58Y446        FDCE                                         f  top_level_i/channel_select_0/inst/sr/data_out_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=19761, routed)       2.028    13.834    top_level_i/channel_select_0/inst/sr/mb_clk
    SLICE_X58Y446        FDCE                                         r  top_level_i/channel_select_0/inst/sr/data_out_reg[15]/C
                         clock pessimism             -0.475    13.360    
                         clock uncertainty           -0.062    13.298    
    SLICE_X58Y446        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066    13.232    top_level_i/channel_select_0/inst/sr/data_out_reg[15]
  -------------------------------------------------------------------
                         required time                         13.232    
                         arrival time                          -5.861    
  -------------------------------------------------------------------
                         slack                                  7.371    

Slack (MET) :             7.411ns  (required time - arrival time)
  Source:                 top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/channel_select_0/inst/sr/data_out_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_0 rise@9.999ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.230ns  (logic 0.107ns (4.798%)  route 2.123ns (95.202%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.728ns = ( 13.727 - 9.999 ) 
    Source Clock Delay      (SCD):    3.559ns
    Clock Pessimism Removal (CPR):    -0.400ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.303ns (routing 0.769ns, distribution 1.534ns)
  Clock Net Delay (Destination): 1.921ns (routing 0.700ns, distribution 1.221ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=19761, routed)       2.303     3.559    top_level_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X85Y291        FDRE                                         r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y291        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.638 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.827     4.465    top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.493 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1143, routed)        1.296     5.789    top_level_i/channel_select_0/inst/sr/mb_reset
    SLICE_X61Y262        FDCE                                         f  top_level_i/channel_select_0/inst/sr/data_out_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=19761, routed)       1.921    13.727    top_level_i/channel_select_0/inst/sr/mb_clk
    SLICE_X61Y262        FDCE                                         r  top_level_i/channel_select_0/inst/sr/data_out_reg[0]/C
                         clock pessimism             -0.400    13.328    
                         clock uncertainty           -0.062    13.266    
    SLICE_X61Y262        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    13.200    top_level_i/channel_select_0/inst/sr/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         13.200    
                         arrival time                          -5.789    
  -------------------------------------------------------------------
                         slack                                  7.411    

Slack (MET) :             7.421ns  (required time - arrival time)
  Source:                 top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/channel_select_0/inst/sr/data_out_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_0 rise@9.999ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 0.107ns (4.707%)  route 2.166ns (95.293%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.779ns = ( 13.778 - 9.999 ) 
    Source Clock Delay      (SCD):    3.559ns
    Clock Pessimism Removal (CPR):    -0.398ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.303ns (routing 0.769ns, distribution 1.534ns)
  Clock Net Delay (Destination): 1.972ns (routing 0.700ns, distribution 1.272ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=19761, routed)       2.303     3.559    top_level_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X85Y291        FDRE                                         r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y291        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.638 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.827     4.465    top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.493 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1143, routed)        1.339     5.832    top_level_i/channel_select_0/inst/sr/mb_reset
    SLICE_X60Y264        FDCE                                         f  top_level_i/channel_select_0/inst/sr/data_out_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=19761, routed)       1.972    13.778    top_level_i/channel_select_0/inst/sr/mb_clk
    SLICE_X60Y264        FDCE                                         r  top_level_i/channel_select_0/inst/sr/data_out_reg[1]/C
                         clock pessimism             -0.398    13.381    
                         clock uncertainty           -0.062    13.319    
    SLICE_X60Y264        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    13.253    top_level_i/channel_select_0/inst/sr/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         13.253    
                         arrival time                          -5.832    
  -------------------------------------------------------------------
                         slack                                  7.421    

Slack (MET) :             7.421ns  (required time - arrival time)
  Source:                 top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/channel_select_0/inst/sr/data_out_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_0 rise@9.999ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.276ns  (logic 0.107ns (4.701%)  route 2.169ns (95.299%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.782ns = ( 13.781 - 9.999 ) 
    Source Clock Delay      (SCD):    3.559ns
    Clock Pessimism Removal (CPR):    -0.398ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.303ns (routing 0.769ns, distribution 1.534ns)
  Clock Net Delay (Destination): 1.975ns (routing 0.700ns, distribution 1.275ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=19761, routed)       2.303     3.559    top_level_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X85Y291        FDRE                                         r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y291        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.638 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.827     4.465    top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.493 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1143, routed)        1.342     5.835    top_level_i/channel_select_0/inst/sr/mb_reset
    SLICE_X60Y281        FDCE                                         f  top_level_i/channel_select_0/inst/sr/data_out_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=19761, routed)       1.975    13.781    top_level_i/channel_select_0/inst/sr/mb_clk
    SLICE_X60Y281        FDCE                                         r  top_level_i/channel_select_0/inst/sr/data_out_reg[2]/C
                         clock pessimism             -0.398    13.384    
                         clock uncertainty           -0.062    13.322    
    SLICE_X60Y281        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    13.256    top_level_i/channel_select_0/inst/sr/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         13.256    
                         arrival time                          -5.835    
  -------------------------------------------------------------------
                         slack                                  7.421    

Slack (MET) :             7.432ns  (required time - arrival time)
  Source:                 top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/channel_select_0/inst/sr/state_reg/CLR
                            (recovery check against rising-edge clock clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_0 rise@9.999ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.270ns  (logic 0.107ns (4.714%)  route 2.163ns (95.286%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.787ns = ( 13.786 - 9.999 ) 
    Source Clock Delay      (SCD):    3.559ns
    Clock Pessimism Removal (CPR):    -0.398ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.303ns (routing 0.769ns, distribution 1.534ns)
  Clock Net Delay (Destination): 1.980ns (routing 0.700ns, distribution 1.280ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=19761, routed)       2.303     3.559    top_level_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X85Y291        FDRE                                         r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y291        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.638 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.827     4.465    top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.493 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1143, routed)        1.336     5.829    top_level_i/channel_select_0/inst/sr/mb_reset
    SLICE_X59Y283        FDCE                                         f  top_level_i/channel_select_0/inst/sr/state_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=19761, routed)       1.980    13.786    top_level_i/channel_select_0/inst/sr/mb_clk
    SLICE_X59Y283        FDCE                                         r  top_level_i/channel_select_0/inst/sr/state_reg/C
                         clock pessimism             -0.398    13.389    
                         clock uncertainty           -0.062    13.327    
    SLICE_X59Y283        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    13.261    top_level_i/channel_select_0/inst/sr/state_reg
  -------------------------------------------------------------------
                         required time                         13.261    
                         arrival time                          -5.829    
  -------------------------------------------------------------------
                         slack                                  7.432    

Slack (MET) :             7.465ns  (required time - arrival time)
  Source:                 top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/channel_select_0/inst/sr/data_out_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_0 rise@9.999ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.213ns  (logic 0.107ns (4.835%)  route 2.106ns (95.165%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.840ns = ( 13.839 - 9.999 ) 
    Source Clock Delay      (SCD):    3.559ns
    Clock Pessimism Removal (CPR):    -0.475ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.303ns (routing 0.769ns, distribution 1.534ns)
  Clock Net Delay (Destination): 2.033ns (routing 0.700ns, distribution 1.333ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=19761, routed)       2.303     3.559    top_level_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X85Y291        FDRE                                         r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y291        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.638 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.827     4.465    top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.493 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1143, routed)        1.279     5.772    top_level_i/channel_select_0/inst/sr/mb_reset
    SLICE_X54Y363        FDCE                                         f  top_level_i/channel_select_0/inst/sr/data_out_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=19761, routed)       2.033    13.839    top_level_i/channel_select_0/inst/sr/mb_clk
    SLICE_X54Y363        FDCE                                         r  top_level_i/channel_select_0/inst/sr/data_out_reg[8]/C
                         clock pessimism             -0.475    13.365    
                         clock uncertainty           -0.062    13.303    
    SLICE_X54Y363        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    13.237    top_level_i/channel_select_0/inst/sr/data_out_reg[8]
  -------------------------------------------------------------------
                         required time                         13.237    
                         arrival time                          -5.772    
  -------------------------------------------------------------------
                         slack                                  7.465    

Slack (MET) :             7.478ns  (required time - arrival time)
  Source:                 top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/channel_select_0/inst/sr/data_out_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_0 rise@9.999ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.107ns (4.875%)  route 2.088ns (95.125%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.835ns = ( 13.834 - 9.999 ) 
    Source Clock Delay      (SCD):    3.559ns
    Clock Pessimism Removal (CPR):    -0.475ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.303ns (routing 0.769ns, distribution 1.534ns)
  Clock Net Delay (Destination): 2.028ns (routing 0.700ns, distribution 1.328ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=19761, routed)       2.303     3.559    top_level_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X85Y291        FDRE                                         r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y291        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.638 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.827     4.465    top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.493 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1143, routed)        1.261     5.754    top_level_i/channel_select_0/inst/sr/mb_reset
    SLICE_X55Y414        FDCE                                         f  top_level_i/channel_select_0/inst/sr/data_out_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=19761, routed)       2.028    13.834    top_level_i/channel_select_0/inst/sr/mb_clk
    SLICE_X55Y414        FDCE                                         r  top_level_i/channel_select_0/inst/sr/data_out_reg[11]/C
                         clock pessimism             -0.475    13.360    
                         clock uncertainty           -0.062    13.298    
    SLICE_X55Y414        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    13.232    top_level_i/channel_select_0/inst/sr/data_out_reg[11]
  -------------------------------------------------------------------
                         required time                         13.232    
                         arrival time                          -5.754    
  -------------------------------------------------------------------
                         slack                                  7.478    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.126ns  (arrival time - required time)
  Source:                 top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/channel_select_0/inst/sr/data_out_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_0 rise@0.000ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.176ns  (logic 0.056ns (4.762%)  route 1.120ns (95.238%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    2.236ns
    Clock Pessimism Removal (CPR):    -0.311ns
  Clock Net Delay (Source):      1.266ns (routing 0.423ns, distribution 0.843ns)
  Clock Net Delay (Destination): 1.387ns (routing 0.468ns, distribution 0.919ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.342     0.342 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.382    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.382 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.578    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.808 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.953    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.970 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=19761, routed)       1.266     2.236    top_level_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X85Y291        FDRE                                         r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y291        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.275 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.434     2.709    top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.726 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1143, routed)        0.686     3.412    top_level_i/channel_select_0/inst/sr/mb_reset
    SLICE_X58Y314        FDCE                                         f  top_level_i/channel_select_0/inst/sr/data_out_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.448     0.448 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.498    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.498 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.720    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.425 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.590    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.609 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=19761, routed)       1.387     1.996    top_level_i/channel_select_0/inst/sr/mb_clk
    SLICE_X58Y314        FDCE                                         r  top_level_i/channel_select_0/inst/sr/data_out_reg[4]/C
                         clock pessimism              0.311     2.306    
    SLICE_X58Y314        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     2.286    top_level_i/channel_select_0/inst/sr/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.286    
                         arrival time                           3.412    
  -------------------------------------------------------------------
                         slack                                  1.126    

Slack (MET) :             1.127ns  (arrival time - required time)
  Source:                 top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/channel_select_0/inst/sr/data_out_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_0 rise@0.000ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.201ns  (logic 0.056ns (4.663%)  route 1.145ns (95.337%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    2.236ns
    Clock Pessimism Removal (CPR):    -0.311ns
  Clock Net Delay (Source):      1.266ns (routing 0.423ns, distribution 0.843ns)
  Clock Net Delay (Destination): 1.411ns (routing 0.468ns, distribution 0.943ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.342     0.342 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.382    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.382 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.578    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.808 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.953    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.970 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=19761, routed)       1.266     2.236    top_level_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X85Y291        FDRE                                         r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y291        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.275 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.434     2.709    top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.726 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1143, routed)        0.711     3.437    top_level_i/channel_select_0/inst/sr/mb_reset
    SLICE_X55Y370        FDCE                                         f  top_level_i/channel_select_0/inst/sr/data_out_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.448     0.448 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.498    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.498 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.720    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.425 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.590    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.609 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=19761, routed)       1.411     2.020    top_level_i/channel_select_0/inst/sr/mb_clk
    SLICE_X55Y370        FDCE                                         r  top_level_i/channel_select_0/inst/sr/data_out_reg[10]/C
                         clock pessimism              0.311     2.330    
    SLICE_X55Y370        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     2.310    top_level_i/channel_select_0/inst/sr/data_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.310    
                         arrival time                           3.437    
  -------------------------------------------------------------------
                         slack                                  1.127    

Slack (MET) :             1.127ns  (arrival time - required time)
  Source:                 top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/channel_select_0/inst/sr/data_out_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_0 rise@0.000ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.201ns  (logic 0.056ns (4.663%)  route 1.145ns (95.337%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    2.236ns
    Clock Pessimism Removal (CPR):    -0.311ns
  Clock Net Delay (Source):      1.266ns (routing 0.423ns, distribution 0.843ns)
  Clock Net Delay (Destination): 1.411ns (routing 0.468ns, distribution 0.943ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.342     0.342 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.382    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.382 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.578    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.808 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.953    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.970 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=19761, routed)       1.266     2.236    top_level_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X85Y291        FDRE                                         r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y291        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.275 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.434     2.709    top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.726 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1143, routed)        0.711     3.437    top_level_i/channel_select_0/inst/sr/mb_reset
    SLICE_X55Y370        FDCE                                         f  top_level_i/channel_select_0/inst/sr/data_out_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.448     0.448 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.498    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.498 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.720    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.425 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.590    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.609 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=19761, routed)       1.411     2.020    top_level_i/channel_select_0/inst/sr/mb_clk
    SLICE_X55Y370        FDCE                                         r  top_level_i/channel_select_0/inst/sr/data_out_reg[9]/C
                         clock pessimism              0.311     2.330    
    SLICE_X55Y370        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     2.310    top_level_i/channel_select_0/inst/sr/data_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.310    
                         arrival time                           3.437    
  -------------------------------------------------------------------
                         slack                                  1.127    

Slack (MET) :             1.128ns  (arrival time - required time)
  Source:                 top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/channel_select_0/inst/sr/data_out_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_0 rise@0.000ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.200ns  (logic 0.056ns (4.667%)  route 1.144ns (95.333%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    2.236ns
    Clock Pessimism Removal (CPR):    -0.311ns
  Clock Net Delay (Source):      1.266ns (routing 0.423ns, distribution 0.843ns)
  Clock Net Delay (Destination): 1.409ns (routing 0.468ns, distribution 0.941ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.342     0.342 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.382    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.382 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.578    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.808 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.953    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.970 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=19761, routed)       1.266     2.236    top_level_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X85Y291        FDRE                                         r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y291        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.275 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.434     2.709    top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.726 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1143, routed)        0.710     3.436    top_level_i/channel_select_0/inst/sr/mb_reset
    SLICE_X55Y414        FDCE                                         f  top_level_i/channel_select_0/inst/sr/data_out_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.448     0.448 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.498    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.498 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.720    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.425 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.590    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.609 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=19761, routed)       1.409     2.018    top_level_i/channel_select_0/inst/sr/mb_clk
    SLICE_X55Y414        FDCE                                         r  top_level_i/channel_select_0/inst/sr/data_out_reg[11]/C
                         clock pessimism              0.311     2.328    
    SLICE_X55Y414        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     2.308    top_level_i/channel_select_0/inst/sr/data_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.308    
                         arrival time                           3.436    
  -------------------------------------------------------------------
                         slack                                  1.128    

Slack (MET) :             1.129ns  (arrival time - required time)
  Source:                 top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/channel_select_0/inst/sr/data_out_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_0 rise@0.000ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.185ns  (logic 0.056ns (4.726%)  route 1.129ns (95.274%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    2.236ns
    Clock Pessimism Removal (CPR):    -0.311ns
  Clock Net Delay (Source):      1.266ns (routing 0.423ns, distribution 0.843ns)
  Clock Net Delay (Destination): 1.393ns (routing 0.468ns, distribution 0.925ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.342     0.342 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.382    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.382 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.578    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.808 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.953    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.970 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=19761, routed)       1.266     2.236    top_level_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X85Y291        FDRE                                         r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y291        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.275 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.434     2.709    top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.726 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1143, routed)        0.695     3.421    top_level_i/channel_select_0/inst/sr/mb_reset
    SLICE_X54Y349        FDCE                                         f  top_level_i/channel_select_0/inst/sr/data_out_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.448     0.448 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.498    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.498 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.720    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.425 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.590    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.609 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=19761, routed)       1.393     2.002    top_level_i/channel_select_0/inst/sr/mb_clk
    SLICE_X54Y349        FDCE                                         r  top_level_i/channel_select_0/inst/sr/data_out_reg[7]/C
                         clock pessimism              0.311     2.312    
    SLICE_X54Y349        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     2.292    top_level_i/channel_select_0/inst/sr/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.292    
                         arrival time                           3.421    
  -------------------------------------------------------------------
                         slack                                  1.129    

Slack (MET) :             1.130ns  (arrival time - required time)
  Source:                 top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/channel_select_0/inst/sr/data_out_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_0 rise@0.000ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.056ns (4.766%)  route 1.119ns (95.234%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    2.236ns
    Clock Pessimism Removal (CPR):    -0.311ns
  Clock Net Delay (Source):      1.266ns (routing 0.423ns, distribution 0.843ns)
  Clock Net Delay (Destination): 1.382ns (routing 0.468ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.342     0.342 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.382    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.382 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.578    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.808 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.953    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.970 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=19761, routed)       1.266     2.236    top_level_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X85Y291        FDRE                                         r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y291        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.275 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.434     2.709    top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.726 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1143, routed)        0.685     3.411    top_level_i/channel_select_0/inst/sr/mb_reset
    SLICE_X54Y331        FDCE                                         f  top_level_i/channel_select_0/inst/sr/data_out_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.448     0.448 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.498    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.498 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.720    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.425 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.590    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.609 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=19761, routed)       1.382     1.991    top_level_i/channel_select_0/inst/sr/mb_clk
    SLICE_X54Y331        FDCE                                         r  top_level_i/channel_select_0/inst/sr/data_out_reg[6]/C
                         clock pessimism              0.311     2.301    
    SLICE_X54Y331        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     2.281    top_level_i/channel_select_0/inst/sr/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.281    
                         arrival time                           3.411    
  -------------------------------------------------------------------
                         slack                                  1.130    

Slack (MET) :             1.132ns  (arrival time - required time)
  Source:                 top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/channel_select_0/inst/sr/data_out_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_0 rise@0.000ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.180ns  (logic 0.056ns (4.746%)  route 1.124ns (95.254%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    2.236ns
    Clock Pessimism Removal (CPR):    -0.311ns
  Clock Net Delay (Source):      1.266ns (routing 0.423ns, distribution 0.843ns)
  Clock Net Delay (Destination): 1.385ns (routing 0.468ns, distribution 0.917ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.342     0.342 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.382    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.382 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.578    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.808 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.953    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.970 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=19761, routed)       1.266     2.236    top_level_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X85Y291        FDRE                                         r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y291        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.275 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.434     2.709    top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.726 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1143, routed)        0.690     3.416    top_level_i/channel_select_0/inst/sr/mb_reset
    SLICE_X60Y308        FDCE                                         f  top_level_i/channel_select_0/inst/sr/data_out_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.448     0.448 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.498    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.498 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.720    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.425 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.590    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.609 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=19761, routed)       1.385     1.994    top_level_i/channel_select_0/inst/sr/mb_clk
    SLICE_X60Y308        FDCE                                         r  top_level_i/channel_select_0/inst/sr/data_out_reg[3]/C
                         clock pessimism              0.311     2.304    
    SLICE_X60Y308        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     2.284    top_level_i/channel_select_0/inst/sr/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.284    
                         arrival time                           3.416    
  -------------------------------------------------------------------
                         slack                                  1.132    

Slack (MET) :             1.132ns  (arrival time - required time)
  Source:                 top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/channel_select_0/inst/sr/data_out_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_0 rise@0.000ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.185ns  (logic 0.056ns (4.726%)  route 1.129ns (95.274%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    2.236ns
    Clock Pessimism Removal (CPR):    -0.311ns
  Clock Net Delay (Source):      1.266ns (routing 0.423ns, distribution 0.843ns)
  Clock Net Delay (Destination): 1.390ns (routing 0.468ns, distribution 0.922ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.342     0.342 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.382    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.382 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.578    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.808 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.953    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.970 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=19761, routed)       1.266     2.236    top_level_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X85Y291        FDRE                                         r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y291        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.275 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.434     2.709    top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.726 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1143, routed)        0.695     3.421    top_level_i/channel_select_0/inst/sr/mb_reset
    SLICE_X54Y316        FDCE                                         f  top_level_i/channel_select_0/inst/sr/data_out_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.448     0.448 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.498    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.498 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.720    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.425 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.590    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.609 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=19761, routed)       1.390     1.999    top_level_i/channel_select_0/inst/sr/mb_clk
    SLICE_X54Y316        FDCE                                         r  top_level_i/channel_select_0/inst/sr/data_out_reg[5]/C
                         clock pessimism              0.311     2.309    
    SLICE_X54Y316        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     2.289    top_level_i/channel_select_0/inst/sr/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.289    
                         arrival time                           3.421    
  -------------------------------------------------------------------
                         slack                                  1.132    

Slack (MET) :             1.133ns  (arrival time - required time)
  Source:                 top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/channel_select_0/inst/sr/data_out_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_0 rise@0.000ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 0.056ns (4.636%)  route 1.152ns (95.364%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    2.236ns
    Clock Pessimism Removal (CPR):    -0.311ns
  Clock Net Delay (Source):      1.266ns (routing 0.423ns, distribution 0.843ns)
  Clock Net Delay (Destination): 1.412ns (routing 0.468ns, distribution 0.944ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.342     0.342 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.382    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.382 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.578    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.808 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.953    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.970 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=19761, routed)       1.266     2.236    top_level_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X85Y291        FDRE                                         r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y291        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.275 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.434     2.709    top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.726 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1143, routed)        0.718     3.444    top_level_i/channel_select_0/inst/sr/mb_reset
    SLICE_X54Y363        FDCE                                         f  top_level_i/channel_select_0/inst/sr/data_out_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.448     0.448 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.498    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.498 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.720    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.425 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.590    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.609 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=19761, routed)       1.412     2.021    top_level_i/channel_select_0/inst/sr/mb_clk
    SLICE_X54Y363        FDCE                                         r  top_level_i/channel_select_0/inst/sr/data_out_reg[8]/C
                         clock pessimism              0.311     2.331    
    SLICE_X54Y363        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     2.311    top_level_i/channel_select_0/inst/sr/data_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.311    
                         arrival time                           3.444    
  -------------------------------------------------------------------
                         slack                                  1.133    

Slack (MET) :             1.175ns  (arrival time - required time)
  Source:                 top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/channel_select_0/inst/sr/data_out_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_0 rise@0.000ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.272ns  (logic 0.056ns (4.403%)  route 1.216ns (95.597%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    2.236ns
    Clock Pessimism Removal (CPR):    -0.311ns
  Clock Net Delay (Source):      1.266ns (routing 0.423ns, distribution 0.843ns)
  Clock Net Delay (Destination): 1.434ns (routing 0.468ns, distribution 0.966ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.342     0.342 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.382    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.382 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.578    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.808 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.953    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.970 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=19761, routed)       1.266     2.236    top_level_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X85Y291        FDRE                                         r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y291        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.275 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.434     2.709    top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.726 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1143, routed)        0.782     3.508    top_level_i/channel_select_0/inst/sr/mb_reset
    SLICE_X56Y434        FDCE                                         f  top_level_i/channel_select_0/inst/sr/data_out_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.448     0.448 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.498    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.498 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.720    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.425 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.590    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.609 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=19761, routed)       1.434     2.043    top_level_i/channel_select_0/inst/sr/mb_clk
    SLICE_X56Y434        FDCE                                         r  top_level_i/channel_select_0/inst/sr/data_out_reg[12]/C
                         clock pessimism              0.311     2.353    
    SLICE_X56Y434        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     2.333    top_level_i/channel_select_0/inst/sr/data_out_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.333    
                         arrival time                           3.508    
  -------------------------------------------------------------------
                         slack                                  1.175    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       32.151ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       33.204ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.151ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
                            (recovery check against rising-edge clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.624ns  (logic 0.178ns (28.526%)  route 0.446ns (71.474%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.796ns = ( 68.462 - 66.666 ) 
    Source Clock Delay      (SCD):    7.156ns = ( 40.489 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.103ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.056ns (routing 0.069ns, distribution 1.987ns)
  Clock Net Delay (Destination): 1.331ns (routing 0.055ns, distribution 1.276ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.056    40.489    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X92Y281        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y281        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    40.568 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=19, routed)          0.271    40.839    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X91Y281        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099    40.938 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_UART.execute_i_2/O
                         net (fo=1, routed)           0.175    41.113    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_reset6_out
    SLICE_X90Y281        FDCE                                         f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.331    68.462    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X90Y281        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
                         clock pessimism              5.103    73.565    
                         clock uncertainty           -0.235    73.330    
    SLICE_X90Y281        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    73.264    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg
  -------------------------------------------------------------------
                         required time                         73.264    
                         arrival time                         -41.113    
  -------------------------------------------------------------------
                         slack                                 32.151    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.204ns  (arrival time - required time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
                            (removal check against rising-edge clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -33.333ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.401ns  (logic 0.125ns (31.172%)  route 0.276ns (68.828%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.203ns
    Source Clock Delay      (SCD):    1.773ns = ( 35.106 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.103ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.308ns (routing 0.055ns, distribution 1.253ns)
  Clock Net Delay (Destination): 2.103ns (routing 0.069ns, distribution 2.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.308    35.106    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X92Y281        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y281        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.059    35.165 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=19, routed)          0.181    35.346    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X91Y281        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.066    35.412 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_UART.execute_i_2/O
                         net (fo=1, routed)           0.095    35.507    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_reset6_out
    SLICE_X90Y281        FDCE                                         f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.103     7.203    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X90Y281        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
                         clock pessimism             -5.103     2.100    
                         clock uncertainty            0.235     2.335    
    SLICE_X90Y281        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.032     2.303    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg
  -------------------------------------------------------------------
                         required time                         -2.303    
                         arrival time                          35.507    
  -------------------------------------------------------------------
                         slack                                 33.204    





