<profile>

<section name = "Vivado HLS Report for 'yuv_scale'" level="0">
<item name = "Date">Thu May 13 18:31:53 2021
</item>
<item name = "Version">2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)</item>
<item name = "Project">yuv_filter.prj</item>
<item name = "Solution">solution3</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z010clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">8.00, 6.38, 1.00</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">40007, 2457607, 40007, 2457607, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y">40004, 2457604, 6, 1, 1, 40000 ~ 2457600, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 1, -, -</column>
<column name="Expression">-, -, 0, 69</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, 0, 204, 216</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 189</column>
<column name="Register">-, -, 271, 32</column>
<specialColumn name="Available">120, 80, 35200, 17600</specialColumn>
<specialColumn name="Utilization (%)">0, 1, 1, 2</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="yuv_filter_mul_8ng8j_U23">yuv_filter_mul_8ng8j, 0, 0, 68, 72</column>
<column name="yuv_filter_mul_8ng8j_U24">yuv_filter_mul_8ng8j, 0, 0, 68, 72</column>
<column name="yuv_filter_mul_8ng8j_U25">yuv_filter_mul_8ng8j, 0, 0, 68, 72</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="yuv_filter_mul_mubkb_x_U26">yuv_filter_mul_mubkb, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="indvar_flatten_next_fu_194_p2">+, 0, 0, 39, 32, 1</column>
<column name="start_write">and, 0, 0, 2, 1, 1</column>
<column name="exitcond_flatten_fu_189_p2">icmp, 0, 0, 16, 32, 32</column>
<column name="ap_block_pp0_stage0_flag00001001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state8_pp0_stage0_iter5">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="U_scale_blk_n">9, 2, 1, 2</column>
<column name="V_scale_blk_n">9, 2, 1, 2</column>
<column name="Y_scale_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_fsm">27, 5, 1, 5</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter5">9, 2, 1, 2</column>
<column name="in_channels_ch1_blk_n">9, 2, 1, 2</column>
<column name="in_channels_ch2_blk_n">9, 2, 1, 2</column>
<column name="in_channels_ch3_blk_n">9, 2, 1, 2</column>
<column name="in_height_blk_n">9, 2, 1, 2</column>
<column name="in_width_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten_reg_163">9, 2, 32, 64</column>
<column name="out_channels_ch1_blk_n">9, 2, 1, 2</column>
<column name="out_channels_ch2_blk_n">9, 2, 1, 2</column>
<column name="out_channels_ch3_blk_n">9, 2, 1, 2</column>
<column name="out_height_blk_n">9, 2, 1, 2</column>
<column name="out_width_blk_n">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="U_reg_319">8, 0, 8, 0</column>
<column name="U_scale_read_reg_265">8, 0, 8, 0</column>
<column name="V_reg_324">8, 0, 8, 0</column>
<column name="V_scale_read_reg_270">8, 0, 8, 0</column>
<column name="Y_reg_314">8, 0, 8, 0</column>
<column name="Y_scale_read_reg_260">8, 0, 8, 0</column>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="bound_reg_300">32, 0, 32, 0</column>
<column name="exitcond_flatten_reg_305">1, 0, 1, 0</column>
<column name="height_reg_280">16, 0, 16, 0</column>
<column name="indvar_flatten_reg_163">32, 0, 32, 0</column>
<column name="real_start_status_reg">1, 0, 1, 0</column>
<column name="start_control_reg">1, 0, 1, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="tmp_10_i_reg_344">8, 0, 8, 0</column>
<column name="tmp_11_i_reg_349">8, 0, 8, 0</column>
<column name="tmp_12_i_reg_354">8, 0, 8, 0</column>
<column name="tmp_1_cast_i_reg_290">8, 0, 15, 7</column>
<column name="tmp_2_cast_i_reg_295">8, 0, 15, 7</column>
<column name="tmp_cast_i_reg_285">8, 0, 15, 7</column>
<column name="width_reg_275">16, 0, 16, 0</column>
<column name="exitcond_flatten_reg_305">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, yuv_scale, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, yuv_scale, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, yuv_scale, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, yuv_scale, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, yuv_scale, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, yuv_scale, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, yuv_scale, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, yuv_scale, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, yuv_scale, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, yuv_scale, return value</column>
<column name="in_channels_ch1_dout">in, 8, ap_fifo, in_channels_ch1, pointer</column>
<column name="in_channels_ch1_empty_n">in, 1, ap_fifo, in_channels_ch1, pointer</column>
<column name="in_channels_ch1_read">out, 1, ap_fifo, in_channels_ch1, pointer</column>
<column name="in_channels_ch2_dout">in, 8, ap_fifo, in_channels_ch2, pointer</column>
<column name="in_channels_ch2_empty_n">in, 1, ap_fifo, in_channels_ch2, pointer</column>
<column name="in_channels_ch2_read">out, 1, ap_fifo, in_channels_ch2, pointer</column>
<column name="in_channels_ch3_dout">in, 8, ap_fifo, in_channels_ch3, pointer</column>
<column name="in_channels_ch3_empty_n">in, 1, ap_fifo, in_channels_ch3, pointer</column>
<column name="in_channels_ch3_read">out, 1, ap_fifo, in_channels_ch3, pointer</column>
<column name="in_width_dout">in, 16, ap_fifo, in_width, pointer</column>
<column name="in_width_empty_n">in, 1, ap_fifo, in_width, pointer</column>
<column name="in_width_read">out, 1, ap_fifo, in_width, pointer</column>
<column name="in_height_dout">in, 16, ap_fifo, in_height, pointer</column>
<column name="in_height_empty_n">in, 1, ap_fifo, in_height, pointer</column>
<column name="in_height_read">out, 1, ap_fifo, in_height, pointer</column>
<column name="out_channels_ch1_din">out, 8, ap_fifo, out_channels_ch1, pointer</column>
<column name="out_channels_ch1_full_n">in, 1, ap_fifo, out_channels_ch1, pointer</column>
<column name="out_channels_ch1_write">out, 1, ap_fifo, out_channels_ch1, pointer</column>
<column name="out_channels_ch2_din">out, 8, ap_fifo, out_channels_ch2, pointer</column>
<column name="out_channels_ch2_full_n">in, 1, ap_fifo, out_channels_ch2, pointer</column>
<column name="out_channels_ch2_write">out, 1, ap_fifo, out_channels_ch2, pointer</column>
<column name="out_channels_ch3_din">out, 8, ap_fifo, out_channels_ch3, pointer</column>
<column name="out_channels_ch3_full_n">in, 1, ap_fifo, out_channels_ch3, pointer</column>
<column name="out_channels_ch3_write">out, 1, ap_fifo, out_channels_ch3, pointer</column>
<column name="out_width_din">out, 16, ap_fifo, out_width, pointer</column>
<column name="out_width_full_n">in, 1, ap_fifo, out_width, pointer</column>
<column name="out_width_write">out, 1, ap_fifo, out_width, pointer</column>
<column name="out_height_din">out, 16, ap_fifo, out_height, pointer</column>
<column name="out_height_full_n">in, 1, ap_fifo, out_height, pointer</column>
<column name="out_height_write">out, 1, ap_fifo, out_height, pointer</column>
<column name="Y_scale_dout">in, 8, ap_fifo, Y_scale, pointer</column>
<column name="Y_scale_empty_n">in, 1, ap_fifo, Y_scale, pointer</column>
<column name="Y_scale_read">out, 1, ap_fifo, Y_scale, pointer</column>
<column name="U_scale_dout">in, 8, ap_fifo, U_scale, pointer</column>
<column name="U_scale_empty_n">in, 1, ap_fifo, U_scale, pointer</column>
<column name="U_scale_read">out, 1, ap_fifo, U_scale, pointer</column>
<column name="V_scale_dout">in, 8, ap_fifo, V_scale, pointer</column>
<column name="V_scale_empty_n">in, 1, ap_fifo, V_scale, pointer</column>
<column name="V_scale_read">out, 1, ap_fifo, V_scale, pointer</column>
</table>
</item>
</section>
</profile>
