/***************************************************************************
// Copyright (c) 2025 by 10xEngineers.
// Licensed under the Apache License, Version 2.0, see LICENSE for details.
// SPDX-License-Identifier: Apache-2.0
//
// Author: Gull Ahmed (gull.ahmed@10xengineers.ai)
// Date: October 21, 2024
// Description: This file contains all the tests that are used to test
// rapid-k model.
// Max Supported RRIDs: 65536
// Max Supported MDs: 63
// Uses the RRID to obtain SRCMD_EN(H), indicating the associated MDs.
// There is no physical MDCFG table in this model. Each MD has k associated
// IOPMP entries. IOPMP entries linked to the MD associated with
// the RRID are traversed for address matching and permission checks.
// IOPMP Entry Ranges for Each MD:
// MD0 → 0 to (k - 1)
// MD1 → k to (2k - 1)
// MD2 → 2k to (3k - 1), and so on.
***************************************************************************/

#include "iopmp.h"
#include "config.h"
#include "test_utils.h"

// Declarations
iopmp_trans_req_t iopmp_trans_req;
iopmp_trans_rsp_t iopmp_trans_rsp;
err_info_t err_info_temp;

int main()
{
    // Create IOPMP instance
    iopmp_dev_t iopmp = {0};
    iopmp_cfg_t cfg = {0};
    uint8_t intrpt;

    FAIL_IF(create_memory(1) < 0)

    // Configure your IOPMP when reset
    cfg.vendor = 1;
    cfg.specver = 1;
    cfg.impid = 0;
    cfg.md_num = 63;
    cfg.addrh_en = true;
    cfg.tor_en = true;
    cfg.rrid_num = 64;
    cfg.entry_num = 512;
    cfg.prio_entry = 16;
    cfg.prio_ent_prog = false;
    cfg.non_prio_en = true;
    cfg.chk_x = true;
    cfg.peis = true;
    cfg.pees = true;
    cfg.sps_en = true;
    cfg.stall_en = true;
    cfg.mfr_en = true;
    cfg.mdcfg_fmt = 1;
    cfg.srcmd_fmt = 0;
    cfg.md_entry_num = 3;
    cfg.no_x = false;
    cfg.no_w = false;
    cfg.rrid_transl_en = true;
    cfg.rrid_transl_prog = false;
    cfg.rrid_transl = 48;
    cfg.entryoffset = 0x2000;
    cfg.imp_mdlck = true;
    cfg.imp_error_capture = true;
    cfg.imp_err_reqid_eid = true;
    cfg.imp_rridscp = true;
    cfg.imp_msi = true;

#if (SRC_ENFORCEMENT_EN == 0)

    START_TEST("Test OFF - Read Access permissions");
    reset_iopmp(&iopmp, &cfg);
    configure_srcmd_n(&iopmp, SRCMD_EN, 2, 0x10, 4);
    configure_srcmd_n(&iopmp, SRCMD_R, 2, 0x10, 4);
    // Entry Table CFG
    configure_entry_n(&iopmp, ENTRY_ADDR, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 3), (364 >> 2), 4);
    configure_entry_n(&iopmp, ENTRY_CFG, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 3), 0x01, 4);
    set_hwcfg0_enable(&iopmp);
    receiver_port(2, 364, 0, 0, READ_ACCESS, 1, &iopmp_trans_req);
    // requestor Port Signals
    iopmp_validate_access(&iopmp, &iopmp_trans_req, &iopmp_trans_rsp, &intrpt);
    CHECK_IOPMP_TRANS(&iopmp, IOPMP_ERROR, NOT_HIT_ANY_RULE);
    write_register(&iopmp, ERR_INFO_OFFSET, 0, 4);
    END_TEST();

    START_TEST("Test OFF - Write Access permissions");
    reset_iopmp(&iopmp, &cfg);
    configure_srcmd_n(&iopmp, SRCMD_EN, 2, 0x10, 4);
    configure_srcmd_n(&iopmp, SRCMD_R, 2, 0x10, 4);
    // Entry Table CFG
    configure_entry_n(&iopmp, ENTRY_ADDR, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 3), (364 >> 2), 4);
    configure_entry_n(&iopmp, ENTRY_CFG, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 3), 0x01, 4);
    set_hwcfg0_enable(&iopmp);
    receiver_port(2, 364, 0, 0, WRITE_ACCESS, 1, &iopmp_trans_req);
    // requestor Port Signals
    iopmp_validate_access(&iopmp, &iopmp_trans_req, &iopmp_trans_rsp, &intrpt);
    CHECK_IOPMP_TRANS(&iopmp, IOPMP_ERROR, NOT_HIT_ANY_RULE);
    write_register(&iopmp, ERR_INFO_OFFSET, 0, 4);
    END_TEST();

    START_TEST("Test OFF - Instruction Fetch permissions");
    reset_iopmp(&iopmp, &cfg);
    configure_srcmd_n(&iopmp, SRCMD_EN, 2, 0x10, 4);
    configure_srcmd_n(&iopmp, SRCMD_R, 2, 0x10, 4);
    // Entry Table CFG
    configure_entry_n(&iopmp, ENTRY_ADDR, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 3), (364 >> 2), 4);
    configure_entry_n(&iopmp, ENTRY_CFG, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 3), 0x01, 4);
    set_hwcfg0_enable(&iopmp);
    receiver_port(2, 364, 0, 0, INSTR_FETCH, 0, &iopmp_trans_req);
    // requestor Port Signals
    iopmp_validate_access(&iopmp, &iopmp_trans_req, &iopmp_trans_rsp, &intrpt);
    CHECK_IOPMP_TRANS(&iopmp, IOPMP_ERROR, NOT_HIT_ANY_RULE);
    write_register(&iopmp, ERR_INFO_OFFSET, 0, 4);
    END_TEST();

    START_TEST("Test OFF - UNKNOWN RRID ERROR");
    reset_iopmp(&iopmp, &cfg);
    configure_srcmd_n(&iopmp, SRCMD_EN, 2, 0x10, 4);
    configure_srcmd_n(&iopmp, SRCMD_R, 2, 0x10, 4);
    // Entry Table CFG
    configure_entry_n(&iopmp, ENTRY_ADDR, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 3), (364 >> 2), 4);
    configure_entry_n(&iopmp, ENTRY_CFG, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 3), 0x01, 4);
    set_hwcfg0_enable(&iopmp);
    receiver_port(70, 364, 0, 0, READ_ACCESS, 1, &iopmp_trans_req);
    // requestor Port Signals
    iopmp_validate_access(&iopmp, &iopmp_trans_req, &iopmp_trans_rsp, &intrpt);
    CHECK_IOPMP_TRANS(&iopmp, IOPMP_ERROR, UNKNOWN_RRID);
    write_register(&iopmp, ERR_INFO_OFFSET, 0, 4);
    END_TEST();

    START_TEST_IF(iopmp.reg_file.hwcfg0.tor_en,
                  "Test TOR - Partial hit on a priority rule error",
    reset_iopmp(&iopmp, &cfg);
    configure_srcmd_n(&iopmp, SRCMD_EN, 2, 0x10, 4); // SRCMD_EN[2] is associated with MD[3]
    configure_srcmd_n(&iopmp, SRCMD_R, 2, 0x10, 4);  // SRCMD_R[2] is associated with MD[3]
    // Entry Table CFG
    configure_entry_n(&iopmp, ENTRY_ADDR, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 3), (368 >> 2), 4);
    configure_entry_n(&iopmp, ENTRY_CFG, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 3), 0x09, 4);
    set_hwcfg0_enable(&iopmp);
    receiver_port(2, 364, 0, 3, READ_ACCESS, 1, &iopmp_trans_req);
    // requestor Port Signals
    iopmp_validate_access(&iopmp, &iopmp_trans_req, &iopmp_trans_rsp, &intrpt);
    CHECK_IOPMP_TRANS(&iopmp, IOPMP_ERROR, PARTIAL_HIT_ON_PRIORITY);
    write_register(&iopmp, ERR_INFO_OFFSET, 0, 4);
    END_TEST();)

    START_TEST_IF(iopmp.reg_file.hwcfg0.tor_en, "Test TOR - 4Byte Read Access",
    reset_iopmp(&iopmp, &cfg);
    configure_srcmd_n(&iopmp, SRCMD_EN, 2, 0x10, 4); // SRCMD_EN[2] is associated with MD[3]
    configure_srcmd_n(&iopmp, SRCMD_R, 2, 0x10, 4);  // SRCMD_R[2] is associated with MD[3]
    // Entry Table CFG
    configure_entry_n(&iopmp, ENTRY_ADDR, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 3), (368 >> 2), 4);
    configure_entry_n(&iopmp, ENTRY_CFG, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 3), 0x09, 4);
    set_hwcfg0_enable(&iopmp);
    receiver_port(2, 364, 0, 2, READ_ACCESS, 1, &iopmp_trans_req);
    // requestor Port Signals
    iopmp_validate_access(&iopmp, &iopmp_trans_req, &iopmp_trans_rsp, &intrpt);
    CHECK_IOPMP_TRANS(&iopmp, IOPMP_SUCCESS, ENTRY_MATCH);
    write_register(&iopmp, ERR_INFO_OFFSET, 0, 4);
    END_TEST();)

    START_TEST_IF(iopmp.reg_file.hwcfg0.tor_en && iopmp.reg_file.hwcfg2.sps_en,
                  "Test TOR - 4Byte Read Access with SRCMD_R not set",
    reset_iopmp(&iopmp, &cfg);
    configure_srcmd_n(&iopmp, SRCMD_EN, 2, 0x10, 4); // SRCMD_EN[2] is associated with MD[3]
    // Entry Table CFG
    configure_entry_n(&iopmp, ENTRY_ADDR, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 3), (368 >> 2), 4);
    configure_entry_n(&iopmp, ENTRY_CFG, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 3), 0x09, 4);
    set_hwcfg0_enable(&iopmp);
    receiver_port(2, 364, 0, 2, READ_ACCESS, 1, &iopmp_trans_req);
    // requestor Port Signals
    iopmp_validate_access(&iopmp, &iopmp_trans_req, &iopmp_trans_rsp, &intrpt);
    CHECK_IOPMP_TRANS(&iopmp, IOPMP_ERROR, ILLEGAL_READ_ACCESS);
    write_register(&iopmp, ERR_INFO_OFFSET, 0, 4);
    END_TEST();)

    START_TEST_IF(iopmp.reg_file.hwcfg0.tor_en && !iopmp.reg_file.hwcfg2.sps_en,
                  "Test TOR - 4Byte Read Access, SRCMD_R not set, SPS disabled",
    reset_iopmp(&iopmp, &cfg);
    configure_srcmd_n(&iopmp, SRCMD_EN, 2, 0x10, 4); // SRCMD_EN[2] is associated with MD[3]
    // Entry Table CFG
    write_register(&iopmp, HWCFG0_OFFSET, read_register(&iopmp, HWCFG0_OFFSET, 4) & 0xFFFFFFDF, 4); // Disabling SPS extension
    configure_entry_n(&iopmp, ENTRY_ADDR, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 3), (368 >> 2), 4);
    configure_entry_n(&iopmp, ENTRY_CFG, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 3), 0x09, 4);
    set_hwcfg0_enable(&iopmp);
    receiver_port(2, 364, 0, 2, READ_ACCESS, 1, &iopmp_trans_req);
    // requestor Port Signals
    iopmp_validate_access(&iopmp, &iopmp_trans_req, &iopmp_trans_rsp, &intrpt);
    CHECK_IOPMP_TRANS(&iopmp, IOPMP_SUCCESS, ENTRY_MATCH);
    write_register(&iopmp, ERR_INFO_OFFSET, 0, 4);
    END_TEST();)

    START_TEST_IF(iopmp.reg_file.hwcfg0.tor_en, "Test TOR - 4Byte Write Access",
    reset_iopmp(&iopmp, &cfg);
    configure_srcmd_n(&iopmp, SRCMD_EN, 2, 0x10, 4); // SRCMD_EN[2] is associated with MD[3]
    configure_srcmd_n(&iopmp, SRCMD_R, 2, 0x10, 4);  // SRCMD_R[2] is associated with MD[3]
    configure_srcmd_n(&iopmp, SRCMD_W, 2, 0x10, 4);  // SRCMD_W[2] is associated with MD[3]
    // Entry Table CFG
    configure_entry_n(&iopmp, ENTRY_ADDR, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 3), (368 >> 2), 4);
    configure_entry_n(&iopmp, ENTRY_CFG, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 3), 0x0B, 4);
    set_hwcfg0_enable(&iopmp);
    receiver_port(2, 364, 0, 2, WRITE_ACCESS, 1, &iopmp_trans_req);
    // requestor Port Signals
    iopmp_validate_access(&iopmp, &iopmp_trans_req, &iopmp_trans_rsp, &intrpt);
    CHECK_IOPMP_TRANS(&iopmp, IOPMP_SUCCESS, ENTRY_MATCH);
    write_register(&iopmp, ERR_INFO_OFFSET, 0, 4);
    END_TEST();)

    START_TEST_IF(iopmp.reg_file.hwcfg0.tor_en,
                  "Test TOR - 4Byte Non-AMO Write Access",
    reset_iopmp(&iopmp, &cfg);
    configure_srcmd_n(&iopmp, SRCMD_EN, 2, 0x10, 4); // SRCMD_EN[2] is associated with MD[3]
    configure_srcmd_n(&iopmp, SRCMD_W, 2, 0x10, 4);  // SRCMD_W[2] is associated with MD[3]
    // Entry Table CFG
    configure_entry_n(&iopmp, ENTRY_ADDR, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 3), (368 >> 2), 4);
    configure_entry_n(&iopmp, ENTRY_CFG, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 3), 0x0A, 4);
    set_hwcfg0_enable(&iopmp);
    receiver_port(2, 364, 0, 2, WRITE_ACCESS, 0, &iopmp_trans_req);
    // requestor Port Signals
    iopmp_validate_access(&iopmp, &iopmp_trans_req, &iopmp_trans_rsp, &intrpt);
    CHECK_IOPMP_TRANS(&iopmp, IOPMP_SUCCESS, ENTRY_MATCH);
    write_register(&iopmp, ERR_INFO_OFFSET, 0, 4);
    END_TEST();)

    START_TEST_IF(iopmp.reg_file.hwcfg0.tor_en, "Test TOR - 4Byte Write Access",
    reset_iopmp(&iopmp, &cfg);
    configure_srcmd_n(&iopmp, SRCMD_EN, 2, 0x10, 4); // SRCMD_EN[2] is associated with MD[3]
    configure_srcmd_n(&iopmp, SRCMD_R, 2, 0x10, 4);  // SRCMD_R[2] is associated with MD[3]
    configure_srcmd_n(&iopmp, SRCMD_W, 2, 0x10, 4);  // SRCMD_W[2] is associated with MD[3]
    // Entry Table CFG
    configure_entry_n(&iopmp, ENTRY_ADDR, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 3), (368 >> 2), 4);
    configure_entry_n(&iopmp, ENTRY_CFG, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 3), 0xA, 4);
    set_hwcfg0_enable(&iopmp);
    receiver_port(2, 364, 0, 2, WRITE_ACCESS, 1, &iopmp_trans_req);
    // requestor Port Signals
    iopmp_validate_access(&iopmp, &iopmp_trans_req, &iopmp_trans_rsp, &intrpt);
    CHECK_IOPMP_TRANS(&iopmp, IOPMP_ERROR, ILLEGAL_WRITE_ACCESS);
    write_register(&iopmp, ERR_INFO_OFFSET, 0, 4);
    END_TEST();)

    START_TEST("Test NA4 - 4Byte Read Access");
    reset_iopmp(&iopmp, &cfg);
    configure_srcmd_n(&iopmp, SRCMD_EN, 32, 0x10, 4);
    configure_srcmd_n(&iopmp, SRCMD_R, 32, 0x10, 4);
    // Entry Table CFG
    configure_entry_n(&iopmp, ENTRY_ADDR, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 3), (364 >> 2), 4);
    configure_entry_n(&iopmp, ENTRY_CFG, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 3), 0x11, 4);
    set_hwcfg0_enable(&iopmp);
    receiver_port(32, 364, 0, 2, READ_ACCESS, 1, &iopmp_trans_req);
    // requestor Port Signals
    iopmp_validate_access(&iopmp, &iopmp_trans_req, &iopmp_trans_rsp, &intrpt);
    CHECK_IOPMP_TRANS(&iopmp, IOPMP_SUCCESS, ENTRY_MATCH);
    write_register(&iopmp, ERR_INFO_OFFSET, 0, 4);
    END_TEST();

    START_TEST("Test NA4 - 4Byte No Read Access error");
    reset_iopmp(&iopmp, &cfg);
    configure_srcmd_n(&iopmp, SRCMD_EN, 32, 0x10, 4);
    configure_srcmd_n(&iopmp, SRCMD_R, 32, 0x10, 4);
    // Entry Table CFG
    configure_entry_n(&iopmp, ENTRY_ADDR, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 3), (364 >> 2), 4);
    configure_entry_n(&iopmp, ENTRY_CFG, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 3), 0x10, 4);
    set_hwcfg0_enable(&iopmp);
    receiver_port(32, 364, 0, 2, READ_ACCESS, 1, &iopmp_trans_req);
    // requestor Port Signals
    iopmp_validate_access(&iopmp, &iopmp_trans_req, &iopmp_trans_rsp, &intrpt);
    CHECK_IOPMP_TRANS(&iopmp, IOPMP_ERROR, ILLEGAL_READ_ACCESS);
    write_register(&iopmp, ERR_INFO_OFFSET, 0, 4);
    END_TEST();

    START_TEST_IF(iopmp.reg_file.hwcfg2.sps_en,
                  "Test NA4 - 4Byte No SPS Read Access error",
    reset_iopmp(&iopmp, &cfg);
    configure_srcmd_n(&iopmp, SRCMD_EN, 32, 0x10, 4);
    configure_srcmd_n(&iopmp, SRCMD_R, 32, 0x00, 4);
    // Entry Table CFG
    configure_entry_n(&iopmp, ENTRY_ADDR, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 3), (364 >> 2), 4);
    configure_entry_n(&iopmp, ENTRY_CFG, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 3), 0x11, 4);
    set_hwcfg0_enable(&iopmp);
    receiver_port(32, 364, 0, 2, READ_ACCESS, 1, &iopmp_trans_req);
    // requestor Port Signals
    iopmp_validate_access(&iopmp, &iopmp_trans_req, &iopmp_trans_rsp, &intrpt);
    CHECK_IOPMP_TRANS(&iopmp, IOPMP_ERROR, ILLEGAL_READ_ACCESS);
    write_register(&iopmp, ERR_INFO_OFFSET, 0, 4);
    END_TEST();)

    START_TEST("Test NA4 - 4Byte Write Access");
    reset_iopmp(&iopmp, &cfg);
    configure_srcmd_n(&iopmp, SRCMD_EN, 32, 0x10, 4);
    configure_srcmd_n(&iopmp, SRCMD_R, 32, 0x10, 4);
    configure_srcmd_n(&iopmp, SRCMD_W, 32, 0x10, 4);
    // Entry Table CFG
    configure_entry_n(&iopmp, ENTRY_ADDR, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 3), (364 >> 2), 4);
    configure_entry_n(&iopmp, ENTRY_CFG, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 3), 0x13, 4);
    set_hwcfg0_enable(&iopmp);
    receiver_port(32, 364, 0, 2, WRITE_ACCESS, 1, &iopmp_trans_req);
    // requestor Port Signals
    iopmp_validate_access(&iopmp, &iopmp_trans_req, &iopmp_trans_rsp, &intrpt);
    CHECK_IOPMP_TRANS(&iopmp, IOPMP_SUCCESS, ENTRY_MATCH);
    write_register(&iopmp, ERR_INFO_OFFSET, 0, 4);
    END_TEST();

    START_TEST("Test NA4 - 4Byte No Write Access error");
    reset_iopmp(&iopmp, &cfg);
    configure_srcmd_n(&iopmp, SRCMD_EN, 32, 0x10, 4);
    configure_srcmd_n(&iopmp, SRCMD_W, 32, 0x10, 4);
    // Entry Table CFG
    configure_entry_n(&iopmp, ENTRY_ADDR, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 3), (364 >> 2), 4);
    configure_entry_n(&iopmp, ENTRY_CFG, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 3), 0x11, 4);
    set_hwcfg0_enable(&iopmp);
    receiver_port(32, 364, 0, 2, WRITE_ACCESS, 1, &iopmp_trans_req);
    // requestor Port Signals
    iopmp_validate_access(&iopmp, &iopmp_trans_req, &iopmp_trans_rsp, &intrpt);
    CHECK_IOPMP_TRANS(&iopmp, IOPMP_ERROR, ILLEGAL_WRITE_ACCESS);
    write_register(&iopmp, ERR_INFO_OFFSET, 0, 4);
    END_TEST();

    START_TEST_IF(iopmp.reg_file.hwcfg2.sps_en,
                  "Test NA4 - 4Byte No SPS Write Access error",
    reset_iopmp(&iopmp, &cfg);
    configure_srcmd_n(&iopmp, SRCMD_EN, 32, 0x10, 4);
    configure_srcmd_n(&iopmp, SRCMD_W, 32, 0x00, 4);
    // Entry Table CFG
    configure_entry_n(&iopmp, ENTRY_ADDR, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 3), (364 >> 2), 4);
    configure_entry_n(&iopmp, ENTRY_CFG, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 3), 0x13, 4);
    set_hwcfg0_enable(&iopmp);
    receiver_port(32, 364, 0, 2, WRITE_ACCESS, 1, &iopmp_trans_req);
    // requestor Port Signals
    iopmp_validate_access(&iopmp, &iopmp_trans_req, &iopmp_trans_rsp, &intrpt);
    CHECK_IOPMP_TRANS(&iopmp, IOPMP_ERROR, ILLEGAL_WRITE_ACCESS);
    write_register(&iopmp, ERR_INFO_OFFSET, 0, 4);
    END_TEST();)

    START_TEST("Test NA4 - 4Byte Execute Access");
    reset_iopmp(&iopmp, &cfg);
    configure_srcmd_n(&iopmp, SRCMD_EN, 32, 0x10, 4);
    configure_srcmd_n(&iopmp, SRCMD_R, 32, 0x10, 4);
    // Entry Table CFG
    configure_entry_n(&iopmp, ENTRY_ADDR, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 3), (364 >> 2), 4);
    configure_entry_n(&iopmp, ENTRY_CFG, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 3), 0x17, 4);
    set_hwcfg0_enable(&iopmp);
    receiver_port(32, 364, 0, 2, INSTR_FETCH, 0, &iopmp_trans_req);
    // requestor Port Signals
    iopmp_validate_access(&iopmp, &iopmp_trans_req, &iopmp_trans_rsp, &intrpt);
    CHECK_IOPMP_TRANS(&iopmp, IOPMP_SUCCESS, ENTRY_MATCH);
    write_register(&iopmp, ERR_INFO_OFFSET, 0, 4);
    END_TEST();

    START_TEST("Test NA4 - 4Byte No Execute Access");
    reset_iopmp(&iopmp, &cfg);
    configure_srcmd_n(&iopmp, SRCMD_EN, 32, 0x10, 4);
    configure_srcmd_n(&iopmp, SRCMD_R, 32, 0x10, 4);
    // Entry Table CFG
    configure_entry_n(&iopmp, ENTRY_ADDR, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 3), (364 >> 2), 4);
    configure_entry_n(&iopmp, ENTRY_CFG, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 3), 0x13, 4);
    set_hwcfg0_enable(&iopmp);
    receiver_port(32, 364, 0, 2, INSTR_FETCH, 0, &iopmp_trans_req);
    // requestor Port Signals
    iopmp_validate_access(&iopmp, &iopmp_trans_req, &iopmp_trans_rsp, &intrpt);
    CHECK_IOPMP_TRANS(&iopmp, IOPMP_ERROR, ILLEGAL_INSTR_FETCH);
    write_register(&iopmp, ERR_INFO_OFFSET, 0, 4);
    END_TEST();

    START_TEST_IF(iopmp.reg_file.hwcfg2.sps_en,
                  "Test NA4 - 4Byte No SPS.R, Execute Access",
    reset_iopmp(&iopmp, &cfg);
    configure_srcmd_n(&iopmp, SRCMD_EN, 32, 0x10, 4);
    configure_srcmd_n(&iopmp, SRCMD_R, 32, 0x00, 4);
    // Entry Table CFG
    configure_entry_n(&iopmp, ENTRY_ADDR, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 3), (364 >> 2), 4);
    configure_entry_n(&iopmp, ENTRY_CFG, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 3), 0x17, 4);
    set_hwcfg0_enable(&iopmp);
    receiver_port(32, 364, 0, 2, INSTR_FETCH, 0, &iopmp_trans_req);
    // requestor Port Signals
    iopmp_validate_access(&iopmp, &iopmp_trans_req, &iopmp_trans_rsp, &intrpt);
    CHECK_IOPMP_TRANS(&iopmp, IOPMP_ERROR, ILLEGAL_INSTR_FETCH);
    write_register(&iopmp, ERR_INFO_OFFSET, 0, 4);
    END_TEST();)

    START_TEST("Test NA4 - 8Byte Access error");
    reset_iopmp(&iopmp, &cfg);
    configure_srcmd_n(&iopmp, SRCMD_EN, 32, 0x10, 4);
    configure_srcmd_n(&iopmp, SRCMD_R, 32, 0x10, 4);
    // Entry Table CFG
    configure_entry_n(&iopmp, ENTRY_ADDR, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 3), (364 >> 2), 4);
    configure_entry_n(&iopmp, ENTRY_CFG, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 3), 0x11, 4);
    set_hwcfg0_enable(&iopmp);
    receiver_port(32, 364, 0, 3, READ_ACCESS, 1, &iopmp_trans_req);
    // requestor Port Signals
    iopmp_validate_access(&iopmp, &iopmp_trans_req, &iopmp_trans_rsp, &intrpt);
    CHECK_IOPMP_TRANS(&iopmp, IOPMP_ERROR, PARTIAL_HIT_ON_PRIORITY);
    write_register(&iopmp, ERR_INFO_OFFSET, 0, 4);
    END_TEST();

    START_TEST("Test NA4 - For exact 4 Byte error");
    reset_iopmp(&iopmp, &cfg);
    configure_srcmd_n(&iopmp, SRCMD_EN, 32, 0x10, 4);
    configure_srcmd_n(&iopmp, SRCMD_R, 32, 0x10, 4);
    // Entry Table CFG
    configure_entry_n(&iopmp, ENTRY_ADDR, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 3), (364 >> 2), 4);
    configure_entry_n(&iopmp, ENTRY_CFG, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 3), 0x11, 4);
    set_hwcfg0_enable(&iopmp);
    receiver_port(32, 368, 0, 0, READ_ACCESS, 1, &iopmp_trans_req);
    // requestor Port Signals
    iopmp_validate_access(&iopmp, &iopmp_trans_req, &iopmp_trans_rsp, &intrpt);
    CHECK_IOPMP_TRANS(&iopmp, IOPMP_ERROR, NOT_HIT_ANY_RULE);
    write_register(&iopmp, ERR_INFO_OFFSET, 0, 4);
    END_TEST();

    START_TEST("Test NAPOT - 8 Byte read access");
    reset_iopmp(&iopmp, &cfg);
    configure_srcmd_n(&iopmp, SRCMD_EN, 32, 0x10, 4);
    configure_srcmd_n(&iopmp, SRCMD_R, 32, 0x10, 4);
    // Entry Table CFG
    configure_entry_n(&iopmp, ENTRY_ADDR, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 3), 90, 4); // (364 >> 2) and keeping lsb 0
    configure_entry_n(&iopmp, ENTRY_CFG, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 3), 0x19, 4);
    set_hwcfg0_enable(&iopmp);
    receiver_port(32, 360, 0, 3, READ_ACCESS, 1, &iopmp_trans_req);
    // requestor Port Signals
    iopmp_validate_access(&iopmp, &iopmp_trans_req, &iopmp_trans_rsp, &intrpt);
    CHECK_IOPMP_TRANS(&iopmp, IOPMP_SUCCESS, ENTRY_MATCH);
    write_register(&iopmp, ERR_INFO_OFFSET, 0, 4);
    END_TEST();

    START_TEST("Test NAPOT - 8 Byte read access error");
    reset_iopmp(&iopmp, &cfg);
    configure_srcmd_n(&iopmp, SRCMD_EN, 32, 0x10, 4);
    configure_srcmd_n(&iopmp, SRCMD_R, 32, 0x10, 4);
    // Entry Table CFG
    configure_entry_n(&iopmp, ENTRY_ADDR, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 3), 90, 4); // (364 >> 2) and keeping lsb 0
    configure_entry_n(&iopmp, ENTRY_CFG, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 3), 0x18, 4);
    set_hwcfg0_enable(&iopmp);
    receiver_port(32, 360, 0, 3, READ_ACCESS, 1, &iopmp_trans_req);
    // requestor Port Signals
    iopmp_validate_access(&iopmp, &iopmp_trans_req, &iopmp_trans_rsp, &intrpt);
    CHECK_IOPMP_TRANS(&iopmp, IOPMP_ERROR, ILLEGAL_READ_ACCESS);
    write_register(&iopmp, ERR_INFO_OFFSET, 0, 4);
    END_TEST();

    START_TEST("Test NAPOT - 8 Byte write access error");
    reset_iopmp(&iopmp, &cfg);
    configure_srcmd_n(&iopmp, SRCMD_EN, 32, 0x10, 4);
    configure_srcmd_n(&iopmp, SRCMD_W, 32, 0x10, 4);
    // Entry Table CFG
    configure_entry_n(&iopmp, ENTRY_ADDR, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 3), 90, 4); // (364 >> 2) and keeping lsb 0
    configure_entry_n(&iopmp, ENTRY_CFG, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 3), 0x18, 4);
    set_hwcfg0_enable(&iopmp);
    receiver_port(32, 360, 0, 3, WRITE_ACCESS, 1, &iopmp_trans_req);
    // requestor Port Signals
    iopmp_validate_access(&iopmp, &iopmp_trans_req, &iopmp_trans_rsp, &intrpt);
    CHECK_IOPMP_TRANS(&iopmp, IOPMP_ERROR, ILLEGAL_WRITE_ACCESS);
    write_register(&iopmp, ERR_INFO_OFFSET, 0, 4);
    END_TEST();

    START_TEST("Test NAPOT - 8 Byte write access");
    reset_iopmp(&iopmp, &cfg);
    configure_srcmd_n(&iopmp, SRCMD_EN, 32, 0x10, 4);
    configure_srcmd_n(&iopmp, SRCMD_R, 32, 0x10, 4);
    configure_srcmd_n(&iopmp, SRCMD_W, 32, 0x10, 4);
    // Entry Table CFG
    configure_entry_n(&iopmp, ENTRY_ADDR, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 3), 90, 4); // (364 >> 2) and keeping lsb 0
    configure_entry_n(&iopmp, ENTRY_CFG, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 3), 0x1B, 4);
    set_hwcfg0_enable(&iopmp);
    receiver_port(32, 360, 0, 3, WRITE_ACCESS, 1, &iopmp_trans_req);
    // requestor Port Signals
    iopmp_validate_access(&iopmp, &iopmp_trans_req, &iopmp_trans_rsp, &intrpt);
    CHECK_IOPMP_TRANS(&iopmp, IOPMP_SUCCESS, ENTRY_MATCH);
    write_register(&iopmp, ERR_INFO_OFFSET, 0, 4);
    END_TEST();

    START_TEST("Test NAPOT - 8 Byte Instruction access error");
    reset_iopmp(&iopmp, &cfg);
    configure_srcmd_n(&iopmp, SRCMD_EN, 32, 0x10, 4);
    configure_srcmd_n(&iopmp, SRCMD_R, 32, 0x10, 4);
    // Entry Table CFG
    configure_entry_n(&iopmp, ENTRY_ADDR, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 3), 90, 4); // (364 >> 2) and keeping lsb 0
    configure_entry_n(&iopmp, ENTRY_CFG, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 3), 0x18, 4);
    set_hwcfg0_enable(&iopmp);
    receiver_port(32, 360, 0, 3, INSTR_FETCH, 0, &iopmp_trans_req);
    // requestor Port Signals
    iopmp_validate_access(&iopmp, &iopmp_trans_req, &iopmp_trans_rsp, &intrpt);
    CHECK_IOPMP_TRANS(&iopmp, IOPMP_ERROR, ILLEGAL_INSTR_FETCH);
    write_register(&iopmp, ERR_INFO_OFFSET, 0, 4);
    END_TEST();

    START_TEST("Test NAPOT - 8 Byte Instruction access");
    reset_iopmp(&iopmp, &cfg);
    configure_srcmd_n(&iopmp, SRCMD_EN, 32, 0x10, 4);
    configure_srcmd_n(&iopmp, SRCMD_R, 32, 0x10, 4);
    // Entry Table CFG
    configure_entry_n(&iopmp, ENTRY_ADDR, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 3), 90, 4); // (364 >> 2) and keeping lsb 0
    configure_entry_n(&iopmp, ENTRY_CFG, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 3), 0x1C, 4);
    set_hwcfg0_enable(&iopmp);
    receiver_port(32, 360, 0, 3, INSTR_FETCH, 0, &iopmp_trans_req);
    // requestor Port Signals
    iopmp_validate_access(&iopmp, &iopmp_trans_req, &iopmp_trans_rsp, &intrpt);
    CHECK_IOPMP_TRANS(&iopmp, IOPMP_SUCCESS, ENTRY_MATCH);
    write_register(&iopmp, ERR_INFO_OFFSET, 0, 4);
    END_TEST();

    START_TEST_IF(iopmp.reg_file.hwcfg2.non_prio_en,
                  "Test NAPOT - 8 Byte Instruction access for non-priority Entry",
    // Receiver Port Signals
    reset_iopmp(&iopmp, &cfg);
    configure_srcmd_n(&iopmp, SRCMD_EN, 31, 0x10, 4);
    configure_srcmd_n(&iopmp, SRCMD_R, 31, 0x10, 4);
    configure_entry_n(&iopmp, ENTRY_ADDR, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 3), 74, 4); // (300 >> 2) and keeping lsb 0
    configure_entry_n(&iopmp, ENTRY_CFG, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 3), 0x1C, 4);
    set_hwcfg0_enable(&iopmp);
    configure_srcmd_n(&iopmp, SRCMD_EN, 32, 0x20, 4);
    configure_srcmd_n(&iopmp, SRCMD_R, 32, 0x20, 4);
    configure_entry_n(&iopmp, ENTRY_ADDR, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 4), 90, 4); // (364 >> 2) and keeping lsb 0
    configure_entry_n(&iopmp, ENTRY_CFG, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 4), 0x18, 4);
    set_hwcfg0_enable(&iopmp);
    configure_entry_n(&iopmp, ENTRY_ADDR, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 4), 90, 4); // (364 >> 2) and keeping lsb 0
    configure_entry_n(&iopmp, ENTRY_CFG, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 4), 0x1C, 4);
    set_hwcfg0_enable(&iopmp);
    iopmp_trans_req.rrid = 32;
    iopmp_trans_req.addr = 360;
    iopmp_trans_req.length = 0;
    iopmp_trans_req.size = 3;
    iopmp_trans_req.perm = INSTR_FETCH;
    // requestor Port Signals
    iopmp_validate_access(&iopmp, &iopmp_trans_req, &iopmp_trans_rsp, &intrpt);
    CHECK_IOPMP_TRANS(&iopmp, IOPMP_SUCCESS, ENTRY_MATCH);
    write_register(&iopmp, ERR_INFO_OFFSET, 0, 4);
    END_TEST();)

    START_TEST_IF(iopmp.imp_mdlck, "Test MDLCK, updating locked srcmd_en field",
    reset_iopmp(&iopmp, &cfg);
    write_register(&iopmp, MDLCK_OFFSET, 0x10, 4);
    configure_srcmd_n(&iopmp, SRCMD_EN, 2, 0x10, 4);
    configure_srcmd_n(&iopmp, SRCMD_R, 2, 0x10, 4);
    // Entry Table CFG
    configure_entry_n(&iopmp, ENTRY_ADDR, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 3), 90, 4); // (364 >> 2) and keeping lsb 0
    configure_entry_n(&iopmp, ENTRY_CFG, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 3), 0x1C, 4);
    set_hwcfg0_enable(&iopmp);
    receiver_port(2, 360, 0, 3, INSTR_FETCH, 0, &iopmp_trans_req);
    // requestor Port Signals
    iopmp_validate_access(&iopmp, &iopmp_trans_req, &iopmp_trans_rsp, &intrpt);
    CHECK_IOPMP_TRANS(&iopmp, IOPMP_ERROR, NOT_HIT_ANY_RULE);
    write_register(&iopmp, ERR_INFO_OFFSET, 0, 4);
    END_TEST();)

    START_TEST_IF(iopmp.imp_mdlck, "Test MDLCK, updating unlocked srcmd_en field",
    reset_iopmp(&iopmp, &cfg);
    write_register(&iopmp, MDLCK_OFFSET, 0x8, 4);
    configure_srcmd_n(&iopmp, SRCMD_EN, 2, 0x10, 4);
    configure_srcmd_n(&iopmp, SRCMD_R, 2, 0x10, 4);
    // Entry Table CFG
    configure_entry_n(&iopmp, ENTRY_ADDR, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 3), 90, 4); // (364 >> 2) and keeping lsb 0
    configure_entry_n(&iopmp, ENTRY_CFG, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 3), 0x1C, 4);
    set_hwcfg0_enable(&iopmp);
    receiver_port(2, 360, 0, 3, INSTR_FETCH, 0, &iopmp_trans_req);
    // requestor Port Signals
    iopmp_validate_access(&iopmp, &iopmp_trans_req, &iopmp_trans_rsp, &intrpt);
    CHECK_IOPMP_TRANS(&iopmp, IOPMP_SUCCESS, ENTRY_MATCH);
    write_register(&iopmp, ERR_INFO_OFFSET, 0, 4);
    END_TEST();)

    START_TEST("Test Entry_LCK, updating locked ENTRY field");
    reset_iopmp(&iopmp, &cfg);
    write_register(&iopmp, ENTRYLCK_OFFSET, 0x1000, 4); // ENTRY[0]-ENTRY[15] are locked
    configure_srcmd_n(&iopmp, SRCMD_EN, 2, 0x10, 4);
    configure_srcmd_n(&iopmp, SRCMD_R, 2, 0x10, 4);
    // Entry Table CFG
    configure_entry_n(&iopmp, ENTRY_ADDR, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 3), 90, 4); // (364 >> 2) and keeping lsb 0
    configure_entry_n(&iopmp, ENTRY_CFG, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 3), 0x1C, 4);
    set_hwcfg0_enable(&iopmp);
    receiver_port(2, 360, 0, 3, INSTR_FETCH, 0, &iopmp_trans_req);
    // requestor Port Signals
    iopmp_validate_access(&iopmp, &iopmp_trans_req, &iopmp_trans_rsp, &intrpt);
    CHECK_IOPMP_TRANS(&iopmp, IOPMP_ERROR, NOT_HIT_ANY_RULE);
    write_register(&iopmp, ERR_INFO_OFFSET, 0, 4);
    END_TEST();

    START_TEST("Test Entry_LCK, updating unlocked ENTRY field");
    reset_iopmp(&iopmp, &cfg);
    write_register(&iopmp, ENTRYLCK_OFFSET, 0x8, 4); // ENTRY[0]-ENTRY[3] are locked
    configure_srcmd_n(&iopmp, SRCMD_EN, 2, 0x10, 4);
    configure_srcmd_n(&iopmp, SRCMD_R, 2, 0x10, 4);
    configure_entry_n(&iopmp, ENTRY_ADDR, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 3), 90, 4); // (364 >> 2) and keeping lsb 0
    configure_entry_n(&iopmp, ENTRY_CFG, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 3), 0x1C, 4);
    set_hwcfg0_enable(&iopmp);
    receiver_port(2, 360, 0, 3, INSTR_FETCH, 0, &iopmp_trans_req);
    // requestor Port Signals
    iopmp_validate_access(&iopmp, &iopmp_trans_req, &iopmp_trans_rsp, &intrpt);
    CHECK_IOPMP_TRANS(&iopmp, IOPMP_SUCCESS, ENTRY_MATCH);
    write_register(&iopmp, ERR_INFO_OFFSET, 0, 4);
    END_TEST();

    START_TEST("Test SRCMD_EN lock bit, updating locked SRCMD Table");
    reset_iopmp(&iopmp, &cfg);
    configure_srcmd_n(&iopmp, SRCMD_EN, 2, 0x1, 4); // SRCMD_EN[2] lock bit is set
    configure_srcmd_n(&iopmp, SRCMD_EN, 2, 0x10, 4);
    configure_srcmd_n(&iopmp, SRCMD_R, 2, 0x10, 4);
    // Entry Table CFG
    configure_entry_n(&iopmp, ENTRY_ADDR, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 3), 90, 4); // (364 >> 2) and keeping lsb 0
    configure_entry_n(&iopmp, ENTRY_CFG, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 3), 0x1C, 4);
    set_hwcfg0_enable(&iopmp);
    receiver_port(2, 360, 0, 3, INSTR_FETCH, 0, &iopmp_trans_req);
    // requestor Port Signals
    iopmp_validate_access(&iopmp, &iopmp_trans_req, &iopmp_trans_rsp, &intrpt);
    CHECK_IOPMP_TRANS(&iopmp, IOPMP_ERROR, NOT_HIT_ANY_RULE);
    write_register(&iopmp, ERR_INFO_OFFSET, 0, 4);
    END_TEST();

    START_TEST("Test SRCMD_EN lock bit, updating unlocked SRCMD Table");
    reset_iopmp(&iopmp, &cfg);
    configure_srcmd_n(&iopmp, SRCMD_EN, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 3), 0x1, 4); // SRCMD_EN[1] lock bit is set
    configure_srcmd_n(&iopmp, SRCMD_EN, 2, 0x10, 4);
    configure_srcmd_n(&iopmp, SRCMD_R, 2, 0x10, 4);
    write_register(&iopmp, MDCFG_TABLE_BASE_OFFSET + (3 * 4), 5, 4);
    configure_entry_n(&iopmp, ENTRY_ADDR, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 3), 90, 4); // (364 >> 2) and keeping lsb 0
    configure_entry_n(&iopmp, ENTRY_CFG, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 3), 0x1C, 4);
    set_hwcfg0_enable(&iopmp);
    receiver_port(2, 360, 0, 3, INSTR_FETCH, 0, &iopmp_trans_req);
    // requestor Port Signals
    iopmp_validate_access(&iopmp, &iopmp_trans_req, &iopmp_trans_rsp, &intrpt);
    CHECK_IOPMP_TRANS(&iopmp, IOPMP_SUCCESS, ENTRY_MATCH);
    write_register(&iopmp, ERR_INFO_OFFSET, 0, 4);
    END_TEST();

    START_TEST_IF(iopmp.imp_mdlck, "Test MDLCK register lock bit",
    reset_iopmp(&iopmp, &cfg);
    write_register(&iopmp, MDLCK_OFFSET, 0x8, 4);  // MD[2] is locked
    write_register(&iopmp, MDLCK_OFFSET, 0x1, 4);  // Locking MDLCK register
    write_register(&iopmp, MDLCK_OFFSET, 0x10, 4); // Trying to lock MD[3] but it shouldn't be locked
    configure_srcmd_n(&iopmp, SRCMD_EN, 2, 0x10, 4);
    configure_srcmd_n(&iopmp, SRCMD_R, 2, 0x10, 4);
    // Entry Table CFG
    configure_entry_n(&iopmp, ENTRY_ADDR, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 3), 90, 4); // (364 >> 2) and keeping lsb 0
    configure_entry_n(&iopmp, ENTRY_CFG, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 3), 0x1C, 4);
    set_hwcfg0_enable(&iopmp);
    receiver_port(2, 360, 0, 3, INSTR_FETCH, 0, &iopmp_trans_req);
    // requestor Port Signals
    iopmp_validate_access(&iopmp, &iopmp_trans_req, &iopmp_trans_rsp, &intrpt);
    CHECK_IOPMP_TRANS(&iopmp, IOPMP_SUCCESS, ENTRY_MATCH);
    write_register(&iopmp, ERR_INFO_OFFSET, 0, 4);
    END_TEST();)

    START_TEST("Test Entry_LCK register lock bit");
    reset_iopmp(&iopmp, &cfg);
    write_register(&iopmp, ENTRYLCK_OFFSET, 0x1000, 4); // ENTRY[0]-ENTRY[15] are locked
    write_register(&iopmp, ENTRYLCK_OFFSET, 0x1, 4);    // ENTRYLCK is locked
    write_register(&iopmp, ENTRYLCK_OFFSET, 0x2, 4);    // ENTRY[0] is locked
    configure_srcmd_n(&iopmp, SRCMD_EN, 2, 0x10, 4);
    configure_srcmd_n(&iopmp, SRCMD_R, 2, 0x10, 4);
    // Entry Table CFG
    configure_entry_n(&iopmp, ENTRY_ADDR, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 3), 90, 4); // (364 >> 2) and keeping lsb 0
    configure_entry_n(&iopmp, ENTRY_CFG, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 3), 0x1C, 4);
    set_hwcfg0_enable(&iopmp);
    receiver_port(2, 360, 0, 3, INSTR_FETCH, 0, &iopmp_trans_req);
    // requestor Port Signals
    iopmp_validate_access(&iopmp, &iopmp_trans_req, &iopmp_trans_rsp, &intrpt);
    CHECK_IOPMP_TRANS(&iopmp, IOPMP_ERROR, NOT_HIT_ANY_RULE);
    END_TEST();

    START_TEST_IF(iopmp.reg_file.hwcfg2.mfr_en, "Test MFR Extension",
    write_register(&iopmp, ENTRYLCK_OFFSET, 0x8, 4); // ENTRY[0]-ENTRY[3] are locked
    write_register(&iopmp, ENTRYLCK_OFFSET, 0x1, 4); // ENTRYLCK is locked
    write_register(&iopmp, ENTRYLCK_OFFSET, 0x2, 4); // ENTRY[0] is locked
    configure_srcmd_n(&iopmp, SRCMD_EN, 2, 0x10, 4);
    configure_srcmd_n(&iopmp, SRCMD_R, 2, 0x10, 4);
    // Entry Table CFG
    configure_entry_n(&iopmp, ENTRY_ADDR, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 3), 90, 4); // (364 >> 2) and keeping lsb 0
    configure_entry_n(&iopmp, ENTRY_CFG, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 3), 0x1C, 4);
    set_hwcfg0_enable(&iopmp);
    receiver_port(2, 360, 0, 3, INSTR_FETCH, 0, &iopmp_trans_req);
    // requestor Port Signals
    err_mfr_t err_mfr_temp;
    err_mfr_temp.raw = read_register(&iopmp, ERR_MFR_OFFSET, 4);
    FAIL_IF((err_mfr_temp.svw != 0));
    FAIL_IF((err_mfr_temp.svs != 0));
    iopmp_validate_access(&iopmp, &iopmp_trans_req, &iopmp_trans_rsp, &intrpt);
    CHECK_IOPMP_TRANS(&iopmp, IOPMP_ERROR, NOT_HIT_ANY_RULE);
    err_mfr_temp.raw = read_register(&iopmp, ERR_MFR_OFFSET, 4);
    FAIL_IF((err_mfr_temp.svi != 0));
    FAIL_IF((err_mfr_temp.svs != 1));
    FAIL_IF((err_mfr_temp.svw != 4));
    write_register(&iopmp, ERR_INFO_OFFSET, 0, 4);
    END_TEST();)

    START_TEST_IF(iopmp.imp_mdlck, "Test MDLCK, updating locked srcmd_enh field",
    reset_iopmp(&iopmp, &cfg);
    write_register(&iopmp, MDLCKH_OFFSET, 0x1, 4);
    configure_srcmd_n(&iopmp, SRCMD_ENH, 2, 0x1, 4);
    configure_srcmd_n(&iopmp, SRCMD_RH, 2, 0x1, 4);
    configure_entry_n(&iopmp, ENTRY_ADDR, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 31), 90, 4); // (364 >> 2) and keeping lsb 0
    configure_entry_n(&iopmp, ENTRY_CFG, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 31), 0x1C, 4);
    set_hwcfg0_enable(&iopmp);
    receiver_port(2, 360, 0, 3, INSTR_FETCH, 0, &iopmp_trans_req);
    // requestor Port Signals
    iopmp_validate_access(&iopmp, &iopmp_trans_req, &iopmp_trans_rsp, &intrpt);
    CHECK_IOPMP_TRANS(&iopmp, IOPMP_ERROR, NOT_HIT_ANY_RULE);
    write_register(&iopmp, ERR_INFO_OFFSET, 0, 4);
    END_TEST();)

    START_TEST_IF(iopmp.imp_mdlck, "Test MDLCK, updating unlocked srcmd_enh field",
    reset_iopmp(&iopmp, &cfg);
    write_register(&iopmp, MDLCKH_OFFSET, 0x2, 4);
    configure_srcmd_n(&iopmp, SRCMD_ENH, 2, 0x1, 4);
    configure_srcmd_n(&iopmp, SRCMD_RH, 2, 0x1, 4);
    configure_entry_n(&iopmp, ENTRY_ADDR, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 31), 90, 4); // (364 >> 2) and keeping lsb 0
    configure_entry_n(&iopmp, ENTRY_CFG, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 31), 0x1C, 4);
    set_hwcfg0_enable(&iopmp);
    receiver_port(2, 360, 0, 3, INSTR_FETCH, 0, &iopmp_trans_req);
    // requestor Port Signals
    iopmp_validate_access(&iopmp, &iopmp_trans_req, &iopmp_trans_rsp, &intrpt);
    CHECK_IOPMP_TRANS(&iopmp, IOPMP_SUCCESS, ENTRY_MATCH);
    write_register(&iopmp, ERR_INFO_OFFSET, 0, 4);
    END_TEST();)

    START_TEST_IF(iopmp.reg_file.hwcfg2.peis, "Test Interrupt Suppression is Enabled",
    reset_iopmp(&iopmp, &cfg);
    write_register(&iopmp, ERR_CFG_OFFSET, 0x2, 4);
    configure_srcmd_n(&iopmp, SRCMD_ENH, 2, 0x1, 4);
    configure_srcmd_n(&iopmp, SRCMD_RH, 2, 0x1, 4);
    configure_entry_n(&iopmp, ENTRY_ADDR, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 31), 90, 4);  // (364 >> 2) and keeping lsb 0
    configure_entry_n(&iopmp, ENTRY_CFG, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 31), 0x99, 4); // Address Mode is NAPOT, with read permission and exe suppression
    set_hwcfg0_enable(&iopmp);
    receiver_port(2, 360, 0, 3, INSTR_FETCH, 0, &iopmp_trans_req);
    // Requestor Port Signals
    iopmp_validate_access(&iopmp, &iopmp_trans_req, &iopmp_trans_rsp, &intrpt);
    FAIL_IF((intrpt == 1)); // Interrupt is suppressed
    CHECK_IOPMP_TRANS(&iopmp, IOPMP_ERROR, ILLEGAL_INSTR_FETCH);
    write_register(&iopmp, ERR_INFO_OFFSET, 0, 4);
    END_TEST();)

    START_TEST("Test Interrupt Suppression is disabled");
    reset_iopmp(&iopmp, &cfg);
    write_register(&iopmp, ERR_CFG_OFFSET, 0x2, 4);
    configure_srcmd_n(&iopmp, SRCMD_ENH, 2, 0x1, 4);
    configure_srcmd_n(&iopmp, SRCMD_RH, 2, 0x1, 4);
    configure_entry_n(&iopmp, ENTRY_ADDR, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 31), 90, 4);
    configure_entry_n(&iopmp, ENTRY_CFG, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 31), (NAPOT | R), 4);
    set_hwcfg0_enable(&iopmp);
    receiver_port(2, 360, 0, 3, INSTR_FETCH, 0, &iopmp_trans_req);
    // Requestor Port Signals
    iopmp_validate_access(&iopmp, &iopmp_trans_req, &iopmp_trans_rsp, &intrpt);
    FAIL_IF((intrpt == 0)); // Interrupt is not suppressed
    CHECK_IOPMP_TRANS(&iopmp, IOPMP_ERROR, ILLEGAL_INSTR_FETCH);
    write_register(&iopmp, ERR_INFO_OFFSET, 0, 4);
    END_TEST();

    START_TEST_IF(iopmp.reg_file.hwcfg2.pees, "Test Error Suppression is Enabled",
    // Receiver Port Signals
    reset_iopmp(&iopmp, &cfg);
    write_register(&iopmp, ERR_CFG_OFFSET, 0x4, 4);
    configure_srcmd_n(&iopmp, SRCMD_ENH, 2, 0x1, 4);
    configure_srcmd_n(&iopmp, SRCMD_RH, 2, 0x1, 4);
    configure_entry_n(&iopmp, ENTRY_ADDR, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 31), 90, 4);                // (364 >> 2) and keeping lsb 0
    configure_entry_n(&iopmp, ENTRY_CFG, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 31), (SEXE | NAPOT | R), 4); // Address Mode is NAPOT, with read permission and exe suppression
    set_hwcfg0_enable(&iopmp);
    receiver_port(2, 360, 0, 3, INSTR_FETCH, 0, &iopmp_trans_req);
    // Requestor Port Signals
    iopmp_validate_access(&iopmp, &iopmp_trans_req, &iopmp_trans_rsp, &intrpt);
    FAIL_IF((iopmp_trans_rsp.status != IOPMP_SUCCESS));
    FAIL_IF((iopmp_trans_rsp.rrid != 2));
    FAIL_IF((iopmp_trans_rsp.user != USER));
    error_record_chk(&iopmp, ILLEGAL_INSTR_FETCH, INSTR_FETCH, 360, 1);
    write_register(&iopmp, ERR_INFO_OFFSET, 0, 4);
    END_TEST();)

    START_TEST_IF(iopmp.reg_file.hwcfg2.pees,
                  "Test Error Suppression is Enabled but rs is zero",
    // Receiver Port Signals
    reset_iopmp(&iopmp, &cfg);
    configure_srcmd_n(&iopmp, SRCMD_ENH, 2, 0x1, 4);
    configure_srcmd_n(&iopmp, SRCMD_RH, 2, 0x1, 4);
    configure_entry_n(&iopmp, ENTRY_ADDR, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 31), 90, 4);                // (364 >> 2) and keeping lsb 0
    configure_entry_n(&iopmp, ENTRY_CFG, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 31), (SEXE | NAPOT | R), 4); // Address Mode is NAPOT, with read permission and exe suppression
    set_hwcfg0_enable(&iopmp);
    receiver_port(2, 360, 0, 3, INSTR_FETCH, 0, &iopmp_trans_req);
    // Requestor Port Signals
    iopmp_validate_access(&iopmp, &iopmp_trans_req, &iopmp_trans_rsp, &intrpt);
    FAIL_IF((iopmp_trans_rsp.status != IOPMP_SUCCESS));
    FAIL_IF((iopmp_trans_rsp.rrid != 2));
    FAIL_IF((iopmp_trans_rsp.user != USER));
    error_record_chk(&iopmp, ILLEGAL_INSTR_FETCH, INSTR_FETCH, 360, 1);
    write_register(&iopmp, ERR_INFO_OFFSET, 0, 4);
    END_TEST();)

    START_TEST("Test Error Suppression is disabled");
    // Receiver Port Signals
    reset_iopmp(&iopmp, &cfg);
    configure_srcmd_n(&iopmp, SRCMD_ENH, 2, 0x1, 4);
    configure_srcmd_n(&iopmp, SRCMD_RH, 2, 0x1, 4);
    configure_entry_n(&iopmp, ENTRY_ADDR, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 31), 90, 4);         // (364 >> 2) and keeping lsb 0
    configure_entry_n(&iopmp, ENTRY_CFG, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 31), (NAPOT | R), 4); // Address Mode is NAPOT, with read permission and exe suppression
    set_hwcfg0_enable(&iopmp);
    receiver_port(2, 360, 0, 3, INSTR_FETCH, 0, &iopmp_trans_req);
    // Requestor Port Signals
    iopmp_validate_access(&iopmp, &iopmp_trans_req, &iopmp_trans_rsp, &intrpt);
    FAIL_IF((iopmp_trans_rsp.status != IOPMP_ERROR));
    FAIL_IF((iopmp_trans_rsp.rrid != 2));
    FAIL_IF((iopmp_trans_rsp.user != 0));
    error_record_chk(&iopmp, ILLEGAL_INSTR_FETCH, INSTR_FETCH, 360, 1);
    write_register(&iopmp, ERR_INFO_OFFSET, 0, 4);
    END_TEST();

    START_TEST_IF(iopmp.reg_file.hwcfg2.peis && iopmp.reg_file.hwcfg2.pees,
                  "Test Interrupt and Error Suppression is Enabled",
    // Receiver Port Signals
    reset_iopmp(&iopmp, &cfg);
    write_register(&iopmp, ERR_CFG_OFFSET, 0x6, 4);
    configure_srcmd_n(&iopmp, SRCMD_ENH, 2, 0x1, 4);
    configure_srcmd_n(&iopmp, SRCMD_RH, 2, 0x1, 4);
    configure_entry_n(&iopmp, ENTRY_ADDR, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 31), 90, 4);                       // (364 >> 2) and keeping lsb 0
    configure_entry_n(&iopmp, ENTRY_CFG, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 31), (SEXE | SIXE | NAPOT | R), 4); // Address Mode is NAPOT, with read permission and exe suppression
    set_hwcfg0_enable(&iopmp);
    receiver_port(2, 360, 0, 3, INSTR_FETCH, 0, &iopmp_trans_req);
    // Requestor Port Signals
    iopmp_validate_access(&iopmp, &iopmp_trans_req, &iopmp_trans_rsp, &intrpt);
    FAIL_IF((intrpt == 1));
    FAIL_IF((iopmp_trans_rsp.status != IOPMP_SUCCESS));
    FAIL_IF((iopmp_trans_rsp.rrid != 2));
    FAIL_IF((iopmp_trans_rsp.user != USER));
    error_record_chk(&iopmp, ILLEGAL_INSTR_FETCH, INSTR_FETCH, 360, 0);
    write_register(&iopmp, ERR_INFO_OFFSET, 0, 4);
    END_TEST();)

    START_TEST("Test Interrupt and Error Suppression is disabled");
    // Receiver Port Signals
    reset_iopmp(&iopmp, &cfg);
    write_register(&iopmp, ERR_CFG_OFFSET, 0x2, 4);
    configure_srcmd_n(&iopmp, SRCMD_ENH, 2, 0x1, 4);
    configure_srcmd_n(&iopmp, SRCMD_RH, 2, 0x1, 4);
    configure_entry_n(&iopmp, ENTRY_ADDR, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 31), 90, 4);         // (364 >> 2) and keeping lsb 0
    configure_entry_n(&iopmp, ENTRY_CFG, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 31), (NAPOT | R), 4); // Address Mode is NAPOT, with read permission and exe suppression
    set_hwcfg0_enable(&iopmp);
    receiver_port(2, 360, 0, 3, INSTR_FETCH, 0, &iopmp_trans_req);
    // Requestor Port Signals
    iopmp_validate_access(&iopmp, &iopmp_trans_req, &iopmp_trans_rsp, &intrpt);
    FAIL_IF((intrpt != 1));
    FAIL_IF((iopmp_trans_rsp.status != IOPMP_ERROR));
    FAIL_IF((iopmp_trans_rsp.rrid != 2));
    error_record_chk(&iopmp, ILLEGAL_INSTR_FETCH, INSTR_FETCH, 360, 1);
    write_register(&iopmp, ERR_INFO_OFFSET, 0, 4);
    END_TEST();

#if (STALL_BUF_DEPTH != 0)
    START_TEST_IF(iopmp.reg_file.hwcfg2.stall_en && iopmp.imp_rridscp, "Stall MD Feature",
    reset_iopmp(&iopmp, &cfg);
    configure_srcmd_n(&iopmp, SRCMD_EN, 5, 0x10, 4);
    configure_srcmd_n(&iopmp, SRCMD_R, 5, 0x10, 4);
    configure_entry_n(&iopmp, ENTRY_ADDR, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 3), 90, 4); // (364 >> 2) and keeping lsb 0
    configure_entry_n(&iopmp, ENTRY_CFG, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 3), 0x1C, 4);
    set_hwcfg0_enable(&iopmp);
    write_register(&iopmp, MDSTALL_OFFSET, 0x10, 4);
    write_register(&iopmp, RRIDSCP_OFFSET, 5, 4);
    receiver_port(5, 360, 0, 3, INSTR_FETCH, 0, &iopmp_trans_req);
    // requestor Port Signals
    iopmp_validate_access(&iopmp, &iopmp_trans_req, &iopmp_trans_rsp, &intrpt);
    FAIL_IF((iopmp_trans_rsp.rrid_stalled != 1));
    rridscp_t rridscp_temp;
    rridscp_temp.raw = read_register(&iopmp, RRIDSCP_OFFSET, 4);
    FAIL_IF((rridscp_temp.stat != 1));
    FAIL_IF((iopmp_trans_rsp.rrid != 5));
    write_register(&iopmp, ERR_INFO_OFFSET, 0, 4);
    END_TEST();)
#else
    // Set STALL_BUF_DEPTH zero to test this feature
    START_TEST_IF(iopmp.reg_file.hwcfg2.stall_en && iopmp.imp_rridscp,
                  "Faulting Stalled Transactions Feature",
    reset_iopmp(&iopmp, &cfg);
    write_register(&iopmp, ERR_CFG_OFFSET, 0x10, 4);
    configure_srcmd_n(&iopmp, SRCMD_EN, 5, 0x10, 4);
    configure_srcmd_n(&iopmp, SRCMD_R, 5, 0x10, 4);
    configure_entry_n(&iopmp, ENTRY_ADDR, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 3), 90, 4); // (364 >> 2) and keeping lsb 0
    configure_entry_n(&iopmp, ENTRY_CFG, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 3), 0x1C, 4);
    set_hwcfg0_enable(&iopmp);
    write_register(&iopmp, MDSTALL_OFFSET, 0x10, 4);
    write_register(&iopmp, RRIDSCP_OFFSET, 5, 4);
    receiver_port(5, 360, 0, 3, INSTR_FETCH, 0, &iopmp_trans_req);
    // requestor Port Signals
    iopmp_validate_access(&iopmp, &iopmp_trans_req, &iopmp_trans_rsp, &intrpt);
    FAIL_IF((iopmp_trans_rsp.rrid_stalled == 1));
    rridscp_t rridscp_temp;
    rridscp_temp.raw = read_register(&iopmp, RRIDSCP_OFFSET, 4);
    FAIL_IF((rridscp_temp.stat != 1));
    FAIL_IF((iopmp_trans_rsp.rrid != 5));
    CHECK_IOPMP_TRANS(&iopmp, IOPMP_ERROR, STALLED_TRANSACTION);
    write_register(&iopmp, ERR_INFO_OFFSET, 0, 4);
    END_TEST();)
#endif

    START_TEST_IF(iopmp.reg_file.hwcfg3.rrid_transl_en, "Test Cascading IOPMP Feature",
    reset_iopmp(&iopmp, &cfg);
    configure_srcmd_n(&iopmp, SRCMD_EN, 32, 0x10, 4);
    configure_srcmd_n(&iopmp, SRCMD_R, 32, 0x10, 4);
    configure_srcmd_n(&iopmp, SRCMD_W, 32, 0x10, 4);
    configure_entry_n(&iopmp, ENTRY_ADDR, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 3), 90, 4); // (364 >> 2) and keeping lsb 0
    configure_entry_n(&iopmp, ENTRY_CFG, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 3), 0x1B, 4);
    set_hwcfg0_enable(&iopmp);
    receiver_port(32, 360, 0, 3, WRITE_ACCESS, 1, &iopmp_trans_req);
    // requestor Port Signals
    iopmp_validate_access(&iopmp, &iopmp_trans_req, &iopmp_trans_rsp, &intrpt);
    FAIL_IF((iopmp_trans_rsp.rrid_transl != iopmp.reg_file.hwcfg3.rrid_transl));
    CHECK_IOPMP_TRANS(&iopmp, IOPMP_SUCCESS, ENTRY_MATCH);
    write_register(&iopmp, ERR_INFO_OFFSET, 0, 4);
    END_TEST();)
#endif

    START_TEST_IF(iopmp.imp_msi, "Test MSI Write error",
    uint64_t read_data;
    reset_iopmp(&iopmp, &cfg);
    bus_error = 0x8000;
    write_register(&iopmp, ERR_CFG_OFFSET, 0x8F0A, 4);
    if (iopmp.reg_file.hwcfg0.addrh_en) {
        write_register(&iopmp, ERR_MSIADDR_OFFSET, 0x8000, 4);
    } else {
        write_register(&iopmp, ERR_MSIADDR_OFFSET, (0x8000 >> 2), 4);
    }
    configure_srcmd_n(&iopmp, SRCMD_ENH, 2, 0x1, 4);
    configure_srcmd_n(&iopmp, SRCMD_RH, 2, 0x1, 4);
    configure_entry_n(&iopmp, ENTRY_ADDR, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 31), 90, 4);
    configure_entry_n(&iopmp, ENTRY_CFG, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 31), (NAPOT | R), 4);
    set_hwcfg0_enable(&iopmp);
    receiver_port(2, 360, 0, 3, INSTR_FETCH, 0, &iopmp_trans_req);
    // Requestor Port Signals
    iopmp_validate_access(&iopmp, &iopmp_trans_req, &iopmp_trans_rsp, &intrpt);
    CHECK_IOPMP_TRANS(&iopmp, IOPMP_ERROR, ILLEGAL_INSTR_FETCH);
    bus_error = 0;
    read_memory(0x8000, 4, &read_data);
    FAIL_IF(intrpt == 1);
    FAIL_IF(read_data == 0x8F); // Interrupt is not suppressed
    write_register(&iopmp, ERR_INFO_OFFSET, 0, 4);
    END_TEST();)

    START_TEST_IF(iopmp.imp_msi, "Test MSI",
    uint64_t read_data;
    reset_iopmp(&iopmp, &cfg);
    write_register(&iopmp, ERR_CFG_OFFSET, 0x8F0A, 4);
    if (iopmp.reg_file.hwcfg0.addrh_en) {
        write_register(&iopmp, ERR_MSIADDR_OFFSET, 0x8000, 4);
    } else {
        write_register(&iopmp, ERR_MSIADDR_OFFSET, (0x8000 >> 2), 4);
    }
    configure_srcmd_n(&iopmp, SRCMD_ENH, 2, 0x1, 4);
    configure_srcmd_n(&iopmp, SRCMD_RH, 2, 0x1, 4);
    configure_entry_n(&iopmp, ENTRY_ADDR, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 31), 90, 4);
    configure_entry_n(&iopmp, ENTRY_CFG, ((iopmp.reg_file.hwcfg3.md_entry_num + 1) * 31), (NAPOT | R), 4);
    set_hwcfg0_enable(&iopmp);
    receiver_port(2, 360, 0, 3, INSTR_FETCH, 0, &iopmp_trans_req);
    // Requestor Port Signals
    iopmp_validate_access(&iopmp, &iopmp_trans_req, &iopmp_trans_rsp, &intrpt);
    read_memory(0x8000, 4, &read_data);
    FAIL_IF(intrpt == 1);
    FAIL_IF(read_data != 0x8F); // Interrupt is not suppressed
    FAIL_IF((iopmp_trans_rsp.status != IOPMP_ERROR));
    FAIL_IF((iopmp_trans_rsp.rrid != 2));
    error_record_chk(&iopmp, ILLEGAL_INSTR_FETCH, INSTR_FETCH, 360, 1);
    write_register(&iopmp, ERR_INFO_OFFSET, 0, 4);
    END_TEST();)

    free(memory);

#if (SRC_ENFORCEMENT_EN)
    START_TEST("Test SourceEnforcement Enable Feature");
    reset_iopmp(&iopmp, &cfg);
    configure_srcmd_n(&iopmp, SRCMD_EN, 0, 0x02, 4);
    configure_srcmd_n(&iopmp, SRCMD_R, 0, 0x02, 4);
    configure_srcmd_n(&iopmp, SRCMD_W, 0, 0x02, 4);
    configure_entry_n(&iopmp, ENTRY_ADDR, 0, 90, 4); // (364 >> 2) and keeping lsb 0
    configure_entry_n(&iopmp, ENTRY_CFG, 0, (NAPOT | W | R), 4);
    set_hwcfg0_enable(&iopmp);
    receiver_port(32, 360, 0, 3, WRITE_ACCESS, 1, &iopmp_trans_req);
    // requestor Port Signals
    iopmp_validate_access(&iopmp, &iopmp_trans_req, &iopmp_trans_rsp, &intrpt);
    CHECK_IOPMP_TRANS(&iopmp, IOPMP_SUCCESS, ENTRY_MATCH);
    write_register(&iopmp, ERR_INFO_OFFSET, 0, 4);
    receiver_port(12, 360, 0, 3, WRITE_ACCESS, 1, &iopmp_trans_req);
    // requestor Port Signals
    iopmp_validate_access(&iopmp, &iopmp_trans_req, &iopmp_trans_rsp, &intrpt);
    CHECK_IOPMP_TRANS(&iopmp, IOPMP_SUCCESS, ENTRY_MATCH);
    write_register(&iopmp, ERR_INFO_OFFSET, 0, 4);
    END_TEST();
#endif

    return 0;
}
