
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000598                       # Number of seconds simulated
sim_ticks                                   598038500                       # Number of ticks simulated
final_tick                                 1577800000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 470072                       # Simulator instruction rate (inst/s)
host_op_rate                                   807917                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              125157273                       # Simulator tick rate (ticks/s)
host_mem_usage                                4388684                       # Number of bytes of host memory used
host_seconds                                     4.78                       # Real time elapsed on the host
sim_insts                                     2246098                       # Number of instructions simulated
sim_ops                                       3860420                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data         7552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data         6016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              15744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          2176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        13952                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           13952                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data          118                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data           94                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 246                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           218                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                218                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst       214033                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data     12627950                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      3424529                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     10059553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              26326064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst       214033                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      3424529                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3638562                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        23329602                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             23329602                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        23329602                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst       214033                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data     12627950                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      3424529                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     10059553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             49655666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         247                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        218                       # Number of write requests accepted
system.mem_ctrls.readBursts                       247                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      218                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  15744                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   11264                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   15808                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                13952                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                65                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                51                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                13                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::16                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::17                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::18                2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::19                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::20                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::21                5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::22                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::23                3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::24                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::25                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::26                4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::27                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::28                3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::29                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::30                2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::31                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::32                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::33                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::34                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::35                2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::36                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::37                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::38                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::39                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::40                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::41                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::42                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::43                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::44                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::45                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::46                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::47               40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::48               30                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::49                4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::50                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::51                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::52                2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::53                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::54                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::55                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::56                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::57                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::58                2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::59                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::60                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::61                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::62                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::63                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                29                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                26                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::16               24                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::17                4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::18                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::19                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::20                3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::21                5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::22                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::23                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::24                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::25                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::26                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::27                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::28                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::29                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::30                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::31                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::32               14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::33                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::34                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::35                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::36                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::37                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::38                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::39                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::40                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::41                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::42                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::43                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::44                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::45                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::46                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::47                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::48                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::49                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::50                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::51                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::52                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::53                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::54                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::55                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::56                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::57                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::58                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::59                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::60                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::61                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::62                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::63                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     595087500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   247                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  218                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      54                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          422                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0              422    100.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          422                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           11                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.181818                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.081654                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     13.295249                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-17             7     63.64%     63.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18-19             1      9.09%     72.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-21             1      9.09%     81.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30-31             1      9.09%     90.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-61             1      9.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            11                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           11                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               11    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            11                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   1119042680                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1123655180                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    1230000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                   4530537.17                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4979.76                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat              4549211.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        26.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        18.83                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     26.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     23.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.35                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.15                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.32                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      48.26                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  0.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    1279758.06                       # Average gap between requests
system.mem_ctrls.pageHitRate                     0.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1519560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   829125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 1014000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                 460080                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             38650560                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             18220050                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            339218250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy              399911625                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            675.524967                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    564507500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      19760000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      10796250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   385560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   210375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                   54600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                 285120                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             38650560                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             14398200                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            342693000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy              396677415                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            669.831249                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    569422500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      19760000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT       3036250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_2.actEnergy                   385560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_2.preEnergy                   210375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_2.readEnergy                   85800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_2.writeEnergy                 259200                       # Energy for write commands per rank (pJ)
system.mem_ctrls_2.refreshEnergy             38650560                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_2.actBackEnergy             14364000                       # Energy for active background per rank (pJ)
system.mem_ctrls_2.preBackEnergy            342600750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_2.totalEnergy              396556245                       # Total energy per rank (pJ)
system.mem_ctrls_2.averagePower            669.857108                       # Core power per rank (mW)
system.mem_ctrls_2.memoryStateTime::IDLE    569268750                       # Time in different power states
system.mem_ctrls_2.memoryStateTime::REF      19760000                       # Time in different power states
system.mem_ctrls_2.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_2.memoryStateTime::ACT       3047500                       # Time in different power states
system.mem_ctrls_2.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_3.actEnergy                    98280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_3.preEnergy                    53625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_3.readEnergy                   85800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_3.writeEnergy                  12960                       # Energy for write commands per rank (pJ)
system.mem_ctrls_3.refreshEnergy             38650560                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_3.actBackEnergy             13129380                       # Energy for active background per rank (pJ)
system.mem_ctrls_3.preBackEnergy            343683750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_3.totalEnergy              395714355                       # Total energy per rank (pJ)
system.mem_ctrls_3.averagePower            668.434999                       # Core power per rank (mW)
system.mem_ctrls_3.memoryStateTime::IDLE    571596250                       # Time in different power states
system.mem_ctrls_3.memoryStateTime::REF      19760000                       # Time in different power states
system.mem_ctrls_3.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_3.memoryStateTime::ACT        658750                       # Time in different power states
system.mem_ctrls_3.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_4.actEnergy                   158760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_4.preEnergy                    86625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_4.readEnergy                   31200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_4.writeEnergy                 110160                       # Energy for write commands per rank (pJ)
system.mem_ctrls_4.refreshEnergy             38650560                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_4.actBackEnergy             13449150                       # Energy for active background per rank (pJ)
system.mem_ctrls_4.preBackEnergy            343403250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_4.totalEnergy              395889705                       # Total energy per rank (pJ)
system.mem_ctrls_4.averagePower            668.731198                       # Core power per rank (mW)
system.mem_ctrls_4.memoryStateTime::IDLE    571018750                       # Time in different power states
system.mem_ctrls_4.memoryStateTime::REF      19760000                       # Time in different power states
system.mem_ctrls_4.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_4.memoryStateTime::ACT       1236250                       # Time in different power states
system.mem_ctrls_4.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_5.actEnergy                   325080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_5.preEnergy                   177375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_5.readEnergy                  335400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_5.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_5.refreshEnergy             38650560                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_5.actBackEnergy             13830480                       # Energy for active background per rank (pJ)
system.mem_ctrls_5.preBackEnergy            343068750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_5.totalEnergy              396387645                       # Total energy per rank (pJ)
system.mem_ctrls_5.averagePower            669.572311                       # Core power per rank (mW)
system.mem_ctrls_5.memoryStateTime::IDLE    570158750                       # Time in different power states
system.mem_ctrls_5.memoryStateTime::REF      19760000                       # Time in different power states
system.mem_ctrls_5.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_5.memoryStateTime::ACT       2096250                       # Time in different power states
system.mem_ctrls_5.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_6.actEnergy                   272160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_6.preEnergy                   148500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_6.readEnergy                  280800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_6.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_6.refreshEnergy             38650560                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_6.actBackEnergy             13662900                       # Energy for active background per rank (pJ)
system.mem_ctrls_6.preBackEnergy            343215750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_6.totalEnergy              396230670                       # Total energy per rank (pJ)
system.mem_ctrls_6.averagePower            669.307151                       # Core power per rank (mW)
system.mem_ctrls_6.memoryStateTime::IDLE    572500000                       # Time in different power states
system.mem_ctrls_6.memoryStateTime::REF      19760000                       # Time in different power states
system.mem_ctrls_6.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_6.memoryStateTime::ACT       1803750                       # Time in different power states
system.mem_ctrls_6.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_7.actEnergy                    15120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_7.preEnergy                     8250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_7.readEnergy                   15600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_7.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_7.refreshEnergy             38650560                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_7.actBackEnergy             12848940                       # Energy for active background per rank (pJ)
system.mem_ctrls_7.preBackEnergy            343929750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_7.totalEnergy              395468220                       # Total energy per rank (pJ)
system.mem_ctrls_7.averagePower            668.019231                       # Core power per rank (mW)
system.mem_ctrls_7.memoryStateTime::IDLE    572157500                       # Time in different power states
system.mem_ctrls_7.memoryStateTime::REF      19760000                       # Time in different power states
system.mem_ctrls_7.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_7.memoryStateTime::ACT         97500                       # Time in different power states
system.mem_ctrls_7.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements              118                       # number of replacements
system.cpu0.dcache.tags.tagsinuse                1024                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs                826                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              118                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs                    7                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   956.016871                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data    67.983129                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.933610                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.066390                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2         1008                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses             1854                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses            1854                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data           17                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total             17                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data          731                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total           731                       # number of WriteReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data          748                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total             748                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data          748                       # number of overall hits
system.cpu0.dcache.overall_hits::total            748                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data           15                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          105                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          105                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data          120                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total           120                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data          120                       # number of overall misses
system.cpu0.dcache.overall_misses::total          120                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data     85746070                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     85746070                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    594334940                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    594334940                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    680081010                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    680081010                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    680081010                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    680081010                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data           32                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total           32                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data          836                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total          836                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data          868                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total          868                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data          868                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total          868                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.468750                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.468750                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.125598                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.125598                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.138249                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.138249                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.138249                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.138249                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 5716404.666667                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 5716404.666667                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 5660332.761905                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 5660332.761905                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 5667341.750000                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 5667341.750000                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 5667341.750000                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 5667341.750000                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          118                       # number of writebacks
system.cpu0.dcache.writebacks::total              118                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data            1                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data            1                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data            1                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data           14                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          105                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          105                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          119                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          119                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          119                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          119                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     83689930                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     83689930                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data    594134060                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    594134060                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    677823990                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    677823990                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    677823990                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    677823990                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.437500                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.437500                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.125598                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.125598                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.137097                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.137097                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.137097                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.137097                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 5977852.142857                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 5977852.142857                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 5658419.619048                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 5658419.619048                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 5695999.915966                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 5695999.915966                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 5695999.915966                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 5695999.915966                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.fast_writes            0                       # number of fast writes performed
system.cpu0.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu0.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements                2                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 342                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs                 50                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs                2                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs                   25                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   340.018653                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst     1.981347                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.664099                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.003870                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.667969                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          342                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          340                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.667969                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses              588                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses             588                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst          290                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total            290                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst          290                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total             290                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst          290                       # number of overall hits
system.cpu0.icache.overall_hits::total            290                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst            3                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst            3                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst            3                       # number of overall misses
system.cpu0.icache.overall_misses::total            3                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     11129250                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     11129250                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     11129250                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     11129250                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     11129250                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     11129250                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst          293                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total          293                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst          293                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total          293                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst          293                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total          293                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.010239                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.010239                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.010239                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.010239                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.010239                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.010239                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst      3709750                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total      3709750                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst      3709750                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total      3709750                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst      3709750                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total      3709750                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst            2                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total            2                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst            2                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total            2                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst            2                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total            2                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     10107750                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     10107750                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     10107750                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     10107750                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     10107750                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     10107750                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.006826                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.006826                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.006826                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.006826                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.006826                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.006826                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst      5053875                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total      5053875                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst      5053875                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total      5053875                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst      5053875                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total      5053875                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.fast_writes            0                       # number of fast writes performed
system.cpu0.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu0.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu1.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu1.workload.num_syscalls                   1                       # Number of system calls
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements               61                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          733.115770                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs               2595                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs               61                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            42.540984                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   684.798599                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data    48.317171                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.668749                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.047185                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.715933                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          762                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          152                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          592                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.744141                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           457246                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          457246                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       150337                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         150337                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        78052                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         78052                       # number of WriteReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       228389                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          228389                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       228389                       # number of overall hits
system.cpu1.dcache.overall_hits::total         228389                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data           98                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total           98                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           75                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           75                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data          173                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           173                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data          173                       # number of overall misses
system.cpu1.dcache.overall_misses::total          173                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    177906790                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    177906790                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    225446470                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    225446470                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    403353260                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    403353260                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    403353260                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    403353260                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       150435                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       150435                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        78127                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        78127                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       228562                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       228562                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       228562                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       228562                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.000651                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.000651                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000960                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000960                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.000757                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.000757                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.000757                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.000757                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 1815375.408163                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 1815375.408163                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 3005952.933333                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 3005952.933333                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 2331521.734104                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 2331521.734104                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 2331521.734104                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 2331521.734104                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks           22                       # number of writebacks
system.cpu1.dcache.writebacks::total               22                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data           51                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total           51                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data           51                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total           51                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data           51                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total           51                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data           47                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           75                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           75                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          122                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          122                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          122                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          122                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     86166220                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     86166220                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data    225302030                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    225302030                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    311468250                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    311468250                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    311468250                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    311468250                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.000312                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.000312                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000960                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000960                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.000534                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.000534                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.000534                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.000534                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 1833323.829787                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 1833323.829787                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 3004027.066667                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 3004027.066667                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 2553018.442623                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 2553018.442623                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 2553018.442623                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 2553018.442623                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.fast_writes            0                       # number of fast writes performed
system.cpu1.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu1.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements               27                       # number of replacements
system.cpu1.icache.tags.tagsinuse          488.638103                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs               1518                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               27                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            56.222222                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   462.174252                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst    26.463851                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.902684                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.051687                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.954371                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          489                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          457                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.955078                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           331736                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          331736                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       165777                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         165777                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       165777                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          165777                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       165777                       # number of overall hits
system.cpu1.icache.overall_hits::total         165777                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           75                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           75                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           75                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            75                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           75                       # number of overall misses
system.cpu1.icache.overall_misses::total           75                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst    280172060                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    280172060                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst    280172060                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    280172060                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst    280172060                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    280172060                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       165852                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       165852                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       165852                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       165852                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       165852                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       165852                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000452                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000452                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000452                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000452                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000452                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000452                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 3735627.466667                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 3735627.466667                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 3735627.466667                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 3735627.466667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 3735627.466667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 3735627.466667                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs        27555                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs  3061.666667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           43                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           43                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           43                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           43                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           43                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           43                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           32                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           32                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           32                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           32                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           32                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           32                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst    137207330                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    137207330                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst    137207330                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    137207330                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst    137207330                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    137207330                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000193                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000193                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000193                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000193                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000193                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000193                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 4287729.062500                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 4287729.062500                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 4287729.062500                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 4287729.062500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 4287729.062500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 4287729.062500                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.fast_writes            0                       # number of fast writes performed
system.cpu1.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu1.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                       233                       # number of replacements
system.l2.tags.tagsinuse                 31733.661849                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       233                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                             0                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    31619.364904                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst               12                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data        48.832342                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst     1.981389                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data    12.561506                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    26.464535                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data    12.457173                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.964946                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000366                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.001490                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.000060                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.000383                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.000808                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.000380                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.968435                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         31707                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        24152                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         7530                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.967621                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      3698                       # Number of tag accesses
system.l2.tags.data_accesses                     3698                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus1.data           27                       # number of ReadReq hits
system.l2.ReadReq_hits::total                      27                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks              140                       # number of Writeback hits
system.l2.Writeback_hits::total                   140                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus1.data            1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     1                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus1.data           28                       # number of demand (read+write) hits
system.l2.demand_hits::total                       28                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus1.data           28                       # number of overall hits
system.l2.overall_hits::total                      28                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst            2                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           32                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data           20                       # number of ReadReq misses
system.l2.ReadReq_misses::total                    68                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus0.data          105                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data           74                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 179                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst            2                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          119                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           32                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data           94                       # number of demand (read+write) misses
system.l2.demand_misses::total                    247                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst            2                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          119                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           32                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data           94                       # number of overall misses
system.l2.overall_misses::total                   247                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst     10105750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     83675930                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst    137175330                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     85835720                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       316792730                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data    594030060                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data    225216530                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     819246590                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst     10105750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    677705990                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst    137175330                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    311052250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1136039320                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst     10105750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    677705990                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst    137175330                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    311052250                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1136039320                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst            2                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           32                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data           47                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                  95                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks          140                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total               140                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data          105                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           75                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               180                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          119                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           32                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data          122                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  275                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          119                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           32                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data          122                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 275                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.425532                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.715789                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.986667                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.994444                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.770492                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.898182                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.770492                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.898182                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst      5052875                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 5976852.142857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 4286729.062500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data      4291786                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 4658716.617647                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 5657429.142857                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 3043466.621622                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 4576796.592179                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst      5052875                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 5695008.319328                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 4286729.062500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 3309066.489362                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 4599349.473684                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst      5052875                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 5695008.319328                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 4286729.062500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 3309066.489362                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 4599349.473684                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  218                       # number of writebacks
system.l2.writebacks::total                       218                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           32                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data           20                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total               68                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data          105                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data           74                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            179                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          119                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           32                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data           94                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               247                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          119                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           32                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data           94                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              247                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst     10080750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     83500570                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst    136766170                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     85578780                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    315926270                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data    592713940                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data    224275970                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    816989910                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst     10080750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    676214510                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst    136766170                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    309854750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1132916180                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst     10080750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    676214510                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst    136766170                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    309854750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1132916180                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.425532                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.715789                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.986667                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.994444                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.770492                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.898182                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.770492                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.898182                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst      5040375                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 5964326.428571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 4273942.812500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data      4278939                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 4645974.558824                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 5644894.666667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 3030756.351351                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 4564189.441341                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst      5040375                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 5682474.873950                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 4273942.812500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 3296327.127660                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 4586705.182186                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst      5040375                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 5682474.873950                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 4273942.812500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 3296327.127660                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 4586705.182186                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                  68                       # Transaction distribution
system.membus.trans_dist::ReadResp                 68                       # Transaction distribution
system.membus.trans_dist::Writeback               218                       # Transaction distribution
system.membus.trans_dist::ReadExReq               179                       # Transaction distribution
system.membus.trans_dist::ReadExResp              178                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port          711                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total          711                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    711                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        29696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total        29696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   29696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples               465                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     465    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 465                       # Request fanout histogram
system.membus.reqLayer4.occupancy             1433000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1350820                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups            109                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted          109                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect           13                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups           31                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits             31                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct   100.000000                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus0.numCycles                 1196077                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles         6351                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts                  2331                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches                109                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches           31                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              1189713                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles             26                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.CacheLines              293                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes            2                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      1196077                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.002441                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     0.127740                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         1195554     99.96%     99.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1              47      0.00%     99.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2              54      0.00%     99.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3              29      0.00%     99.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4              31      0.00%     99.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5              67      0.01%     99.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6              32      0.00%     99.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7              77      0.01%     99.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8             186      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      1196077                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.000091                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.001949                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles             177                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      1195569                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles               60                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles          250                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles            13                       # Number of cycles decode is squashing
system.switch_cpus0.decode.DecodedInsts          2474                       # Number of instructions handled by decode
system.switch_cpus0.rename.SquashCycles            13                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles             258                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         674319                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles              229                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       521250                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts          2292                       # Number of instructions processed by rename
system.switch_cpus0.rename.SQFullEvents        521225                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands         1555                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups         4485                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups         3206                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps         1471                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps              84                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts             1485                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads           52                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores          898                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads            0                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores            0                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded              2283                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued             2243                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined          160                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined          272                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples      1196077                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.001875                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     0.083907                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1195096     99.92%     99.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1          498      0.04%     99.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2          222      0.02%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3           62      0.01%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4           28      0.00%     99.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5           85      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6           27      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7           56      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8            3      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      1196077                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu              7     50.00%     50.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     50.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     50.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     50.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     50.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     50.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     50.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     50.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     50.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     50.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     50.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     50.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     50.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     50.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     50.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     50.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     50.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     50.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     50.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     50.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     50.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     50.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     50.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     50.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     50.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     50.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     50.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     50.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     50.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead             0      0.00%     50.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite            7     50.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass           20      0.89%      0.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu         1299     57.91%     58.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult            0      0.00%     58.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     58.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     58.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     58.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     58.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     58.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     58.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     58.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     58.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     58.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     58.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     58.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     58.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     58.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     58.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     58.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     58.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     58.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     58.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     58.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     58.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     58.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     58.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     58.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     58.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead           52      2.32%     61.12% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite          872     38.88%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total          2243                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.001875                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt                 14                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.006242                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      1200577                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes         2443                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses         2180                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses          2237                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads            0                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads           52                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores           31                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles            13                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles             13                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       674306                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts         2283                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts           52                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts          898                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents             0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents       674307                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents            0                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect           25                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts           25                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts         2213                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts           45                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts           30                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs                 912                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches              55                       # Number of branches executed
system.switch_cpus0.iew.exec_stores               867                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.001850                       # Inst execution rate
system.switch_cpus0.iew.wb_sent                  2193                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count                 2180                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers              292                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers              337                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.001823                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.866469                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts          160                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts           13                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      1196051                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.001775                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     0.080927                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1195107     99.92%     99.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1          462      0.04%     99.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2          261      0.02%     99.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3           40      0.00%     99.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4           30      0.00%     99.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5           69      0.01%     99.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6           24      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7           54      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8            4      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      1196051                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts         1865                       # Number of instructions committed
system.switch_cpus0.commit.committedOps          2123                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                   867                       # Number of memory references committed
system.switch_cpus0.commit.loads                    0                       # Number of loads committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches                43                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts             2123                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu         1256     59.16%     59.16% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult            0      0.00%     59.16% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     59.16% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd            0      0.00%     59.16% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     59.16% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     59.16% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     59.16% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     59.16% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     59.16% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     59.16% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     59.16% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     59.16% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     59.16% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     59.16% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     59.16% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     59.16% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     59.16% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     59.16% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     59.16% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     59.16% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     59.16% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     59.16% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     59.16% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     59.16% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     59.16% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     59.16% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     59.16% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.16% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.16% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead            0      0.00%     59.16% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite          867     40.84%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total         2123                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events            4                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads             1198330                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes               4593                       # The number of ROB writes
system.switch_cpus0.committedInsts               1865                       # Number of Instructions Simulated
system.switch_cpus0.committedOps                 2123                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                    641.328150                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total              641.328150                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.001559                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.001559                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads            3066                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes           1244                       # number of integer regfile writes
system.switch_cpus0.cc_regfile_reads              215                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes             258                       # number of cc regfile writes
system.switch_cpus0.misc_regfile_reads           1010                       # number of misc regfile reads
system.switch_cpus1.branchPred.lookups         341461                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted       341461                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect        44248                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups        48579                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits          46111                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    94.919615                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS           7379                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect          287                       # Number of incorrect RAS predictions.
system.switch_cpus1.numCycles                 1196077                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles       168459                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1508741                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             341461                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        53490                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               952866                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          88924                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.TlbCycles                16                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus1.fetch.MiscStallCycles         8090                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles         2590                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles          138                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines           165854                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes         2655                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      1176621                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.343690                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.415810                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0          742658     63.12%     63.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           50678      4.31%     67.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2            5920      0.50%     67.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           17521      1.49%     69.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           11927      1.01%     70.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           50424      4.29%     74.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           13400      1.14%     75.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           10418      0.89%     76.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          273675     23.26%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      1176621                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.285484                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.261408                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles          168137                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       585495                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           370003                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         8505                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         44462                       # Number of cycles decode is squashing
system.switch_cpus1.decode.DecodedInsts       2388943                       # Number of instructions handled by decode
system.switch_cpus1.rename.SquashCycles         44462                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles          209932                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         174338                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles           14                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           334917                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       412940                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       2065581                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          292                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          4069                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.SQFullEvents        406446                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands      2305864                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      5945026                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      3105515                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups       228968                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps      1113629                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         1192158                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts            1                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts            1                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            24058                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       177734                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        99477                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         9977                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores         1578                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1653499                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded            5                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1423718                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         1518                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       643960                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      1373091                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            4                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      1176621                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.210006                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.020653                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0       767116     65.20%     65.20% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       105845      9.00%     74.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2        36362      3.09%     77.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        39665      3.37%     80.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       120519     10.24%     90.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        44558      3.79%     94.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        30087      2.56%     97.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        18986      1.61%     98.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        13483      1.15%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      1176621                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           8544     93.42%     93.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     93.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     93.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd           91      0.99%     94.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     94.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     94.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     94.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     94.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     94.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     94.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     94.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     94.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     94.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     94.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     94.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     94.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     94.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     94.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     94.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     94.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     94.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     94.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     94.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     94.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     94.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     94.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     94.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     94.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     94.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead           468      5.12%     99.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite           43      0.47%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass        86112      6.05%      6.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      1015433     71.32%     77.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult         4021      0.28%     77.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     77.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd        73641      5.17%     82.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     82.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     82.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     82.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     82.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     82.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     82.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     82.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     82.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     82.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     82.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     82.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     82.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     82.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     82.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     82.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     82.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     82.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     82.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     82.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     82.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     82.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     82.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       156994     11.03%     93.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        87517      6.15%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1423718                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.190323                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               9146                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.006424                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      3767645                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      2152851                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1195398                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads       267072                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes       144636                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses       132526                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1213150                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses         133602                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         5021                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        80115                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           23                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        21436                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         44462                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         131646                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        27303                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1653504                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts          500                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       177734                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        99477                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents             8                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents        27293                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           23                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect         2102                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        43123                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        45225                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1372748                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       155425                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        50966                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              241953                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          145771                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             86528                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.147709                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1331864                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1327924                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           886968                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          1560286                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.110233                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.568465                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts       646066                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls            1                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        44446                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      1057416                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.952689                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.092637                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0       804663     76.10%     76.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1        46031      4.35%     80.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        39297      3.72%     84.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        41669      3.94%     88.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        52835      5.00%     93.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5         7297      0.69%     93.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6         5113      0.48%     94.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         4834      0.46%     94.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        55677      5.27%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      1057416                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       463263                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1007389                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                175656                       # Number of memory references committed
system.switch_cpus1.commit.loads                97615                       # Number of loads committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            133461                       # Number of branches committed
system.switch_cpus1.commit.fp_insts            126202                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts           868933                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls         5022                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass        45733      4.54%      4.54% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu       712901     70.77%     75.31% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult         3759      0.37%     75.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     75.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd        69340      6.88%     82.56% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     82.56% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     82.56% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     82.56% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            0      0.00%     82.56% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     82.56% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     82.56% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     82.56% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     82.56% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     82.56% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     82.56% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     82.56% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     82.56% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     82.56% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     82.56% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     82.56% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     82.56% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     82.56% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     82.56% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     82.56% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     82.56% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     82.56% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     82.56% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     82.56% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.56% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.56% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead        97615      9.69%     92.25% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite        78041      7.75%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total      1007389                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events        55677                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads             2655194                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            3426315                       # The number of ROB writes
system.switch_cpus1.timesIdled                      9                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  19456                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts             463263                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1007389                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      2.581853                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.581853                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.387319                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.387319                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         1720529                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes         931825                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads           222136                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes          120025                       # number of floating regfile writes
system.switch_cpus1.cc_regfile_reads           754538                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes          361224                       # number of cc regfile writes
system.switch_cpus1.misc_regfile_reads         517100                       # number of misc regfile reads
system.tol2bus.trans_dist::ReadReq                 95                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp                95                       # Transaction distribution
system.tol2bus.trans_dist::Writeback              140                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              180                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             179                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side            4                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side          355                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side           64                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side          266                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                   689                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        15104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         2048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side         9216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  26496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples              415                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   7                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                    415    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                415                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             347500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              3250                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            202510                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             55170                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy            203250                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
