Fitter Status : Successful - Sun Jan 01 19:53:11 2017
Quartus II 32-bit Version : 13.1.0 Build 162 10/23/2013 SJ Web Edition
Revision Name : C5G_LPDDR2_Nios_Test
Top-level Entity Name : C5G_LPDDR2_Nios_Test
Family : Cyclone V
Device : 5CGXFC5C6F27C7
Timing Models : Final
Logic utilization (in ALMs) : 4,626 / 29,080 ( 16 % )
Total registers : 6219
Total pins : 299 / 364 ( 82 % )
Total virtual pins : 0
Total block memory bits : 1,209,920 / 4,567,040 ( 26 % )
Total DSP Blocks : 2 / 150 ( 1 % )
Total HSSI RX PCSs : 0 / 6 ( 0 % )
Total HSSI PMA RX Deserializers : 0 / 6 ( 0 % )
Total HSSI TX PCSs : 0 / 6 ( 0 % )
Total HSSI TX Channels : 0 / 6 ( 0 % )
Total PLLs : 1 / 12 ( 8 % )
Total DLLs : 1 / 4 ( 25 % )
