<html><head><title></title></head><body><a name=TopSummary>
#### START OF AREA REPORT #####[<pre>
Part:			M2S010TQ144STD (Microsemi)

Click here to go to specific block report:
<a href="rpt_vhdl_complex_mult_test_sd_areasrr.htm#vhdl_complex_mult_test_sd"><h5 align="center">vhdl_complex_mult_test_sd</h5></a><br><a href="rpt_vhdl_complex_mult_test_sd_areasrr.htm#vhdl_complex_mult_test_sd.Butterfly_HW_DSP"><h5 align="center">Butterfly_HW_DSP</h5></a><br><a href="rpt_vhdl_complex_mult_test_sd_areasrr.htm#vhdl_complex_mult_test_sd.FCCC_C0"><h5 align="center">FCCC_C0</h5></a><br><a href="rpt_vhdl_complex_mult_test_sd_areasrr.htm#FCCC_C0.FCCC_C0_FCCC_C0_0_FCCC"><h5 align="center">FCCC_C0_FCCC_C0_0_FCCC</h5></a><br><a href="rpt_vhdl_complex_mult_test_sd_areasrr.htm#vhdl_complex_mult_test_sd.LFSR_Fib_Gen"><h5 align="center">LFSR_Fib_Gen</h5></a><br><a href="rpt_vhdl_complex_mult_test_sd_areasrr.htm#vhdl_complex_mult_test_sd.OSC_C0"><h5 align="center">OSC_C0</h5></a><br><a href="rpt_vhdl_complex_mult_test_sd_areasrr.htm#OSC_C0.OSC_C0_OSC_C0_0_OSC"><h5 align="center">OSC_C0_OSC_C0_0_OSC</h5></a><br><a name=vhdl_complex_mult_test_sd>
-----------------------------------------------------------------------------------------
########   Utilization report for  Top level view:   vhdl_complex_mult_test_sd   ########
=========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      52                 100 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block vhdl_complex_mult_test_sd:	52 (29.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           10                 100 %                
ARI1          59                 100 %                
BLACK BOX     2                  100 %                
======================================================
Total COMBINATIONAL LOGIC in the block vhdl_complex_mult_test_sd:	71 (39.89 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

DSP
Name     Total elements     Utilization     Notes
-------------------------------------------------
MACC     2                  100 %                
=================================================
Total DSP in the block vhdl_complex_mult_test_sd:	2 (1.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     2                  100 %                
===================================================
Total GLOBAL BUFFERS in the block vhdl_complex_mult_test_sd:	2 (1.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       36                 100 %                
=================================================
Total IO PADS in the block vhdl_complex_mult_test_sd:	36 (20.22 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=vhdl_complex_mult_test_sd.Butterfly_HW_DSP>
----------------------------------------------------------------------
########   Utilization report for  cell:   Butterfly_HW_DSP   ########
Instance path:   vhdl_complex_mult_test_sd.Butterfly_HW_DSP           
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      36                 69.2 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block vhdl_complex_mult_test_sd.Butterfly_HW_DSP:	36 (20.22 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
ARI1     59                 100 %                
=================================================
Total COMBINATIONAL LOGIC in the block vhdl_complex_mult_test_sd.Butterfly_HW_DSP:	59 (33.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

DSP
Name     Total elements     Utilization     Notes
-------------------------------------------------
MACC     2                  100 %                
=================================================
Total DSP in the block vhdl_complex_mult_test_sd.Butterfly_HW_DSP:	2 (1.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=vhdl_complex_mult_test_sd.FCCC_C0>
-------------------------------------------------------------
########   Utilization report for  cell:   FCCC_C0   ########
Instance path:   vhdl_complex_mult_test_sd.FCCC_C0           
=============================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  50 %                 
======================================================
Total COMBINATIONAL LOGIC in the block vhdl_complex_mult_test_sd.FCCC_C0:	1 (0.56 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     2                  100 %                
===================================================
Total GLOBAL BUFFERS in the block vhdl_complex_mult_test_sd.FCCC_C0:	2 (1.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FCCC_C0.FCCC_C0_FCCC_C0_0_FCCC>
----------------------------------------------------------------------------
########   Utilization report for  cell:   FCCC_C0_FCCC_C0_0_FCCC   ########
Instance path:   FCCC_C0.FCCC_C0_FCCC_C0_0_FCCC                             
============================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  50 %                 
======================================================
Total COMBINATIONAL LOGIC in the block FCCC_C0.FCCC_C0_FCCC_C0_0_FCCC:	1 (0.56 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     2                  100 %                
===================================================
Total GLOBAL BUFFERS in the block FCCC_C0.FCCC_C0_FCCC_C0_0_FCCC:	2 (1.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=vhdl_complex_mult_test_sd.LFSR_Fib_Gen>
------------------------------------------------------------------
########   Utilization report for  cell:   LFSR_Fib_Gen   ########
Instance path:   vhdl_complex_mult_test_sd.LFSR_Fib_Gen           
==================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 30.8 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block vhdl_complex_mult_test_sd.LFSR_Fib_Gen:	16 (8.99 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10                 100 %                
=================================================
Total COMBINATIONAL LOGIC in the block vhdl_complex_mult_test_sd.LFSR_Fib_Gen:	10 (5.62 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=vhdl_complex_mult_test_sd.OSC_C0>
------------------------------------------------------------
########   Utilization report for  cell:   OSC_C0   ########
Instance path:   vhdl_complex_mult_test_sd.OSC_C0           
============================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  50 %                 
======================================================
Total COMBINATIONAL LOGIC in the block vhdl_complex_mult_test_sd.OSC_C0:	1 (0.56 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=OSC_C0.OSC_C0_OSC_C0_0_OSC>
-------------------------------------------------------------------------
########   Utilization report for  cell:   OSC_C0_OSC_C0_0_OSC   ########
Instance path:   OSC_C0.OSC_C0_OSC_C0_0_OSC                              
=========================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  50 %                 
======================================================
Total COMBINATIONAL LOGIC in the block OSC_C0.OSC_C0_OSC_C0_0_OSC:	1 (0.56 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

##### END OF AREA REPORT #####]
</a></body></html>
