#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "F:\iverilog\lib\ivl\system.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "F:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "F:\iverilog\lib\ivl\va_math.vpi";
S_000001ffbcea3020 .scope module, "cpu_tb" "cpu_tb" 2 10;
 .timescale 0 0;
v000001ffbcfb1a40_0 .var "CLK", 0 0;
v000001ffbcfb14a0_0 .var "INSTRUCTION", 31 0;
v000001ffbcfb1540_0 .net "PC", 31 0, v000001ffbcef95b0_0;  1 drivers
v000001ffbcfb34b0_0 .var "RESET", 0 0;
v000001ffbcfb4c70 .array "instr_mem", 0 1023, 7 0;
E_000001ffbce9d1c0 .event anyedge, v000001ffbcef93d0_0;
S_000001ffbce6bd70 .scope module, "mycpu" "cpu" 2 53, 3 21 0, S_000001ffbcea3020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 32 "INSTRUCTION";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RESET";
L_000001ffbce83680 .functor AND 1, v000001ffbcef9f10_0, L_000001ffbcfb3550, C4<1>, C4<1>;
L_000001ffbd00d970 .functor OR 1, v000001ffbcef8070_0, L_000001ffbce83680, C4<0>, C4<0>;
v000001ffbcfb1cc0_0 .net "ALUOP", 2 0, v000001ffbcef8f70_0;  1 drivers
v000001ffbcfb2a80_0 .net "ALURESULT", 7 0, v000001ffbce97f50_0;  1 drivers
v000001ffbcfb1860_0 .net "BRANCH", 0 0, v000001ffbcef9f10_0;  1 drivers
v000001ffbcfb2260_0 .net "CLK", 0 0, v000001ffbcfb1a40_0;  1 drivers
v000001ffbcfb2300_0 .net "COMPOUT", 7 0, L_000001ffbcfb3d70;  1 drivers
v000001ffbcfb1f40_0 .net "IMMEDIATE", 7 0, L_000001ffbcfb3c30;  1 drivers
v000001ffbcfb29e0_0 .net "INSTRUCTION", 31 0, v000001ffbcfb14a0_0;  1 drivers
v000001ffbcfb24e0_0 .net "JUMP", 0 0, v000001ffbcef8070_0;  1 drivers
v000001ffbcfb1d60_0 .net "MUXOUT1", 7 0, v000001ffbcef91f0_0;  1 drivers
v000001ffbcfb2f80_0 .net "MUXOUT2", 7 0, v000001ffbcef8890_0;  1 drivers
v000001ffbcfb1e00_0 .net "MUXSELECT1", 0 0, v000001ffbcef8b10_0;  1 drivers
v000001ffbcfb10e0_0 .net "MUXSELECT2", 0 0, v000001ffbcef8bb0_0;  1 drivers
v000001ffbcfb2620_0 .net "OPCODE", 7 0, L_000001ffbcfb4ef0;  1 drivers
v000001ffbcfb2080_0 .net "PC", 31 0, v000001ffbcef95b0_0;  alias, 1 drivers
v000001ffbcfb1180_0 .net "PCSELECT", 0 0, L_000001ffbd00d970;  1 drivers
v000001ffbcfb1220_0 .net "PC_4", 31 0, L_000001ffbcfb3870;  1 drivers
v000001ffbcfb12c0_0 .net "PC_NEXT", 31 0, v000001ffbcef84d0_0;  1 drivers
v000001ffbcfb17c0_0 .net "PC_TARGET", 31 0, L_000001ffbcfb4450;  1 drivers
v000001ffbcfb1680_0 .net "REGOUT1", 7 0, L_000001ffbce83e60;  1 drivers
v000001ffbcfb26c0_0 .net "REGOUT2", 7 0, L_000001ffbce83f40;  1 drivers
v000001ffbcfb2760_0 .net "RESET", 0 0, v000001ffbcfb34b0_0;  1 drivers
v000001ffbcfb2800_0 .net "WIRE1", 0 0, L_000001ffbce83680;  1 drivers
v000001ffbcfb1360_0 .net "WRITEENABLE", 0 0, v000001ffbcef89d0_0;  1 drivers
v000001ffbcfb28a0_0 .net "ZERO", 0 0, L_000001ffbcfb3550;  1 drivers
L_000001ffbcfb3c30 .part v000001ffbcfb14a0_0, 0, 8;
L_000001ffbcfb4ef0 .part v000001ffbcfb14a0_0, 24, 8;
L_000001ffbcfb4db0 .part v000001ffbcfb14a0_0, 16, 3;
L_000001ffbcfb3cd0 .part v000001ffbcfb14a0_0, 8, 3;
L_000001ffbcfb48b0 .part v000001ffbcfb14a0_0, 0, 3;
L_000001ffbcfb4f90 .part v000001ffbcfb14a0_0, 16, 8;
S_000001ffbce6bf00 .scope module, "Alu" "alu" 3 54, 4 25 0, S_000001ffbce6bd70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 3 "SELECT";
    .port_info 4 /OUTPUT 1 "ZERO";
v000001ffbcef8c50_0 .net "DATA1", 7 0, L_000001ffbce83e60;  alias, 1 drivers
v000001ffbcef9830_0 .net "DATA2", 7 0, v000001ffbcef8890_0;  alias, 1 drivers
v000001ffbcef9b50_0 .net "RESULT", 7 0, v000001ffbce97f50_0;  alias, 1 drivers
v000001ffbcef9150_0 .net "SELECT", 0 2, v000001ffbcef8f70_0;  alias, 1 drivers
v000001ffbcef9bf0_0 .net "ZERO", 0 0, L_000001ffbcfb3550;  alias, 1 drivers
v000001ffbcef9c90_0 .net "add_result", 7 0, L_000001ffbcfb3b90;  1 drivers
v000001ffbcef9d30_0 .net "and_result", 7 0, L_000001ffbce841e0;  1 drivers
v000001ffbcef8570_0 .net "forward_result", 7 0, L_000001ffbce84100;  1 drivers
v000001ffbcef9dd0_0 .net "mult_result", 7 0, L_000001ffbcfb3e10;  1 drivers
v000001ffbcef96f0_0 .net "or_result", 7 0, L_000001ffbce83450;  1 drivers
L_000001ffbcfb5220 .delay 8 (1,1,1) L_000001ffbcfb5220/d;
L_000001ffbcfb5220/d .functor BUFT 1, C4<00000010>, C4<0>, C4<0>, C4<0>;
v000001ffbcef9e70_0 .net "sra_result", 7 0, L_000001ffbcfb5220;  1 drivers
S_000001ffbce532e0 .scope module, "alu_add" "ALU_ADD" 4 44, 4 95 0, S_000001ffbce6bf00;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v000001ffbce96fb0_0 .net "DATA1", 7 0, L_000001ffbce83e60;  alias, 1 drivers
v000001ffbce97910_0 .net "DATA2", 7 0, v000001ffbcef8890_0;  alias, 1 drivers
v000001ffbce98130_0 .net "RESULT", 7 0, L_000001ffbcfb3b90;  alias, 1 drivers
L_000001ffbcfb3b90 .delay 8 (2,2,2) L_000001ffbcfb3b90/d;
L_000001ffbcfb3b90/d .arith/sum 8, L_000001ffbce83e60, v000001ffbcef8890_0;
S_000001ffbce53470 .scope module, "alu_and" "ALU_AND" 4 45, 4 130 0, S_000001ffbce6bf00;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_000001ffbce841e0/d .functor AND 8, L_000001ffbce83e60, v000001ffbcef8890_0, C4<11111111>, C4<11111111>;
L_000001ffbce841e0 .delay 8 (1,1,1) L_000001ffbce841e0/d;
v000001ffbce96d30_0 .net "DATA1", 7 0, L_000001ffbce83e60;  alias, 1 drivers
v000001ffbce97b90_0 .net "DATA2", 7 0, v000001ffbcef8890_0;  alias, 1 drivers
v000001ffbce97d70_0 .net "RESULT", 7 0, L_000001ffbce841e0;  alias, 1 drivers
S_000001ffbce70cc0 .scope module, "alu_forward" "ALU_FORWARD" 4 43, 4 78 0, S_000001ffbce6bf00;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2";
    .port_info 1 /OUTPUT 8 "RESULT";
L_000001ffbce84100/d .functor BUFZ 8, v000001ffbcef8890_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001ffbce84100 .delay 8 (1,1,1) L_000001ffbce84100/d;
v000001ffbce97190_0 .net "DATA2", 7 0, v000001ffbcef8890_0;  alias, 1 drivers
v000001ffbce972d0_0 .net "RESULT", 7 0, L_000001ffbce84100;  alias, 1 drivers
S_000001ffbce70e50 .scope module, "alu_mult" "ALU_MULT" 4 47, 4 112 0, S_000001ffbce6bf00;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v000001ffbce98270_0 .net "DATA1", 7 0, L_000001ffbce83e60;  alias, 1 drivers
v000001ffbce975f0_0 .net "DATA2", 7 0, v000001ffbcef8890_0;  alias, 1 drivers
v000001ffbce97cd0_0 .net "RESULT", 7 0, L_000001ffbcfb3e10;  alias, 1 drivers
L_000001ffbcfb3e10 .delay 8 (2,2,2) L_000001ffbcfb3e10/d;
L_000001ffbcfb3e10/d .arith/mult 8, L_000001ffbce83e60, v000001ffbcef8890_0;
S_000001ffbce5d450 .scope module, "alu_or" "ALU_OR" 4 46, 4 148 0, S_000001ffbce6bf00;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_000001ffbce83450/d .functor OR 8, L_000001ffbce83e60, v000001ffbcef8890_0, C4<00000000>, C4<00000000>;
L_000001ffbce83450 .delay 8 (1,1,1) L_000001ffbce83450/d;
v000001ffbce979b0_0 .net "DATA1", 7 0, L_000001ffbce83e60;  alias, 1 drivers
v000001ffbce97410_0 .net "DATA2", 7 0, v000001ffbcef8890_0;  alias, 1 drivers
v000001ffbce97550_0 .net "RESULT", 7 0, L_000001ffbce83450;  alias, 1 drivers
S_000001ffbce5d5e0 .scope module, "alu_sra" "ALU_SRA" 4 48, 4 165 0, S_000001ffbce6bf00;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v000001ffbce977d0_0 .net "DATA1", 7 0, L_000001ffbce83e60;  alias, 1 drivers
v000001ffbce97a50_0 .net "DATA2", 7 0, v000001ffbcef8890_0;  alias, 1 drivers
v000001ffbce97eb0_0 .net "RESULT", 7 0, L_000001ffbcfb5220;  alias, 1 drivers
S_000001ffbce5c790 .scope module, "mux" "MUX" 4 57, 4 183 0, S_000001ffbce6bf00;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "forward_result";
    .port_info 1 /INPUT 8 "add_result";
    .port_info 2 /INPUT 8 "and_result";
    .port_info 3 /INPUT 8 "or_result";
    .port_info 4 /INPUT 8 "mult_result";
    .port_info 5 /INPUT 8 "sra_result";
    .port_info 6 /OUTPUT 8 "RESULT";
    .port_info 7 /INPUT 3 "SELECT";
v000001ffbce97f50_0 .var "RESULT", 7 0;
v000001ffbce97690_0 .net "SELECT", 2 0, v000001ffbcef8f70_0;  alias, 1 drivers
v000001ffbce981d0_0 .net "add_result", 7 0, L_000001ffbcfb3b90;  alias, 1 drivers
v000001ffbce97af0_0 .net "and_result", 7 0, L_000001ffbce841e0;  alias, 1 drivers
v000001ffbce97e10_0 .net "forward_result", 7 0, L_000001ffbce84100;  alias, 1 drivers
v000001ffbce98310_0 .net "mult_result", 7 0, L_000001ffbcfb3e10;  alias, 1 drivers
v000001ffbce983b0_0 .net "or_result", 7 0, L_000001ffbce83450;  alias, 1 drivers
v000001ffbce98450_0 .net "sra_result", 7 0, L_000001ffbcfb5220;  alias, 1 drivers
E_000001ffbce9e340/0 .event anyedge, v000001ffbce97690_0, v000001ffbce97eb0_0, v000001ffbce97cd0_0, v000001ffbce97550_0;
E_000001ffbce9e340/1 .event anyedge, v000001ffbce97d70_0, v000001ffbce98130_0, v000001ffbce972d0_0;
E_000001ffbce9e340 .event/or E_000001ffbce9e340/0, E_000001ffbce9e340/1;
S_000001ffbce5c920 .scope module, "zero_signal" "ZERO_SIGNAL" 4 51, 4 62 0, S_000001ffbce6bf00;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "add_result";
    .port_info 1 /OUTPUT 1 "ZERO";
v000001ffbce984f0_0 .net "ZERO", 0 0, L_000001ffbcfb3550;  alias, 1 drivers
v000001ffbcef9970_0 .net *"_ivl_0", 31 0, L_000001ffbcfb3910;  1 drivers
L_000001ffbcfb5340 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ffbcef90b0_0 .net/2u *"_ivl_10", 0 0, L_000001ffbcfb5340;  1 drivers
L_000001ffbcfb5268 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ffbcef9ab0_0 .net *"_ivl_3", 23 0, L_000001ffbcfb5268;  1 drivers
L_000001ffbcfb52b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ffbcef8a70_0 .net/2u *"_ivl_4", 31 0, L_000001ffbcfb52b0;  1 drivers
v000001ffbcef87f0_0 .net *"_ivl_6", 0 0, L_000001ffbcfb4590;  1 drivers
L_000001ffbcfb52f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ffbcef8430_0 .net/2u *"_ivl_8", 0 0, L_000001ffbcfb52f8;  1 drivers
v000001ffbcef8390_0 .net "add_result", 7 0, L_000001ffbcfb3b90;  alias, 1 drivers
L_000001ffbcfb3910 .concat [ 8 24 0 0], L_000001ffbcfb3b90, L_000001ffbcfb5268;
L_000001ffbcfb4590 .cmp/eq 32, L_000001ffbcfb3910, L_000001ffbcfb52b0;
L_000001ffbcfb3550 .functor MUXZ 1, L_000001ffbcfb5340, L_000001ffbcfb52f8, L_000001ffbcfb4590, C4<>;
S_000001ffbce6e7b0 .scope module, "Control_Unit" "control_unit" 3 41, 5 7 0, S_000001ffbce6bd70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "OPCODE";
    .port_info 1 /OUTPUT 1 "WRITEENABLE";
    .port_info 2 /OUTPUT 1 "COMP_SELECT";
    .port_info 3 /OUTPUT 1 "IMMEDIATE_SELECT";
    .port_info 4 /OUTPUT 1 "JUMP";
    .port_info 5 /OUTPUT 1 "BRANCH";
    .port_info 6 /OUTPUT 3 "ALUOP";
v000001ffbcef8f70_0 .var "ALUOP", 2 0;
v000001ffbcef9f10_0 .var "BRANCH", 0 0;
v000001ffbcef8b10_0 .var "COMP_SELECT", 0 0;
v000001ffbcef8bb0_0 .var "IMMEDIATE_SELECT", 0 0;
v000001ffbcef8070_0 .var "JUMP", 0 0;
v000001ffbcef9010_0 .net "OPCODE", 7 0, L_000001ffbcfb4ef0;  alias, 1 drivers
v000001ffbcef89d0_0 .var "WRITEENABLE", 0 0;
E_000001ffbce9ea80 .event anyedge, v000001ffbcef9010_0;
S_000001ffbce6e940 .scope module, "Mux1" "mux_8" 3 49, 6 22 0, S_000001ffbce6bd70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUTPUT";
v000001ffbcef8110_0 .net "DATA1", 7 0, L_000001ffbce83f40;  alias, 1 drivers
v000001ffbcef8d90_0 .net "DATA2", 7 0, L_000001ffbcfb3d70;  alias, 1 drivers
v000001ffbcef91f0_0 .var "OUTPUT", 7 0;
v000001ffbcef9290_0 .net "SELECT", 0 0, v000001ffbcef8b10_0;  alias, 1 drivers
E_000001ffbce9e580 .event anyedge, v000001ffbcef8b10_0, v000001ffbcef8d90_0, v000001ffbcef8110_0;
S_000001ffbce5d980 .scope module, "Mux2" "mux_8" 3 51, 6 22 0, S_000001ffbce6bd70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUTPUT";
v000001ffbcef8cf0_0 .net "DATA1", 7 0, v000001ffbcef91f0_0;  alias, 1 drivers
v000001ffbcef8e30_0 .net "DATA2", 7 0, L_000001ffbcfb3c30;  alias, 1 drivers
v000001ffbcef8890_0 .var "OUTPUT", 7 0;
v000001ffbcef9a10_0 .net "SELECT", 0 0, v000001ffbcef8bb0_0;  alias, 1 drivers
E_000001ffbce9e480 .event anyedge, v000001ffbcef8bb0_0, v000001ffbcef8e30_0, v000001ffbcef91f0_0;
S_000001ffbce5db10 .scope module, "Mux3" "mux_32" 3 62, 6 40 0, S_000001ffbce6bd70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 32 "OUTPUT";
v000001ffbcef81b0_0 .net "DATA1", 31 0, L_000001ffbcfb3870;  alias, 1 drivers
v000001ffbcef8ed0_0 .net "DATA2", 31 0, L_000001ffbcfb4450;  alias, 1 drivers
v000001ffbcef84d0_0 .var "OUTPUT", 31 0;
v000001ffbcef9330_0 .net "SELECT", 0 0, L_000001ffbd00d970;  alias, 1 drivers
E_000001ffbce9e2c0 .event anyedge, v000001ffbcef9330_0, v000001ffbcef8ed0_0, v000001ffbcef81b0_0;
S_000001ffbce12d60 .scope module, "Pc" "pc" 3 40, 7 5 0, S_000001ffbce6bd70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC_TO";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /OUTPUT 32 "PC";
    .port_info 4 /OUTPUT 32 "PC_NEXT";
v000001ffbcef9790_0 .net "CLK", 0 0, v000001ffbcfb1a40_0;  alias, 1 drivers
v000001ffbcef95b0_0 .var "PC", 31 0;
v000001ffbcef8250_0 .net "PC_NEXT", 31 0, L_000001ffbcfb3870;  alias, 1 drivers
v000001ffbcef98d0_0 .net "PC_TO", 31 0, v000001ffbcef84d0_0;  alias, 1 drivers
v000001ffbcef9650_0 .net "RESET", 0 0, v000001ffbcfb34b0_0;  alias, 1 drivers
E_000001ffbce9ec00 .event posedge, v000001ffbcef9790_0;
S_000001ffbce12ef0 .scope module, "pc_adder" "pc_add" 7 16, 7 33 0, S_000001ffbce12d60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /OUTPUT 32 "adder_out";
v000001ffbcef93d0_0 .net "PC", 31 0, v000001ffbcef95b0_0;  alias, 1 drivers
L_000001ffbcfb50b8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001ffbcef9470_0 .net/2u *"_ivl_0", 31 0, L_000001ffbcfb50b8;  1 drivers
v000001ffbcef9510_0 .net "adder_out", 31 0, L_000001ffbcfb3870;  alias, 1 drivers
L_000001ffbcfb3870 .delay 32 (1,1,1) L_000001ffbcfb3870/d;
L_000001ffbcfb3870/d .arith/sum 32, v000001ffbcef95b0_0, L_000001ffbcfb50b8;
S_000001ffbcfb0d50 .scope module, "Pc_Adder" "pc_adder" 3 46, 6 58 0, S_000001ffbce6bd70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 32 "RESULT";
v000001ffbcef8610_0 .net/s "DATA1", 31 0, L_000001ffbcfb3870;  alias, 1 drivers
v000001ffbcef82f0_0 .net/s "DATA2", 7 0, L_000001ffbcfb4f90;  1 drivers
v000001ffbcef86b0_0 .net "RESULT", 31 0, L_000001ffbcfb4450;  alias, 1 drivers
v000001ffbcef8750_0 .net/s *"_ivl_0", 31 0, L_000001ffbcfb4b30;  1 drivers
L_000001ffbcfb51d8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001ffbcef8930_0 .net/2s *"_ivl_2", 31 0, L_000001ffbcfb51d8;  1 drivers
v000001ffbcfb1ea0_0 .net/s *"_ivl_5", 31 0, L_000001ffbcfb3230;  1 drivers
L_000001ffbcfb4b30 .extend/s 32, L_000001ffbcfb4f90;
L_000001ffbcfb3230 .arith/mult 32, L_000001ffbcfb4b30, L_000001ffbcfb51d8;
L_000001ffbcfb4450 .delay 32 (2,2,2) L_000001ffbcfb4450/d;
L_000001ffbcfb4450/d .arith/sum 32, L_000001ffbcfb3870, L_000001ffbcfb3230;
S_000001ffbcfb0580 .scope module, "Reg_File" "reg_file" 3 42, 8 23 0, S_000001ffbce6bd70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT1";
    .port_info 2 /OUTPUT 8 "OUT2";
    .port_info 3 /INPUT 3 "INADDRESS";
    .port_info 4 /INPUT 3 "OUT1ADDRESS";
    .port_info 5 /INPUT 3 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
L_000001ffbce83e60/d .functor BUFZ 8, L_000001ffbcfb3410, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001ffbce83e60 .delay 8 (2,2,2) L_000001ffbce83e60/d;
L_000001ffbce83f40/d .functor BUFZ 8, L_000001ffbcfb3ff0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001ffbce83f40 .delay 8 (2,2,2) L_000001ffbce83f40/d;
v000001ffbcfb1b80_0 .net "CLK", 0 0, v000001ffbcfb1a40_0;  alias, 1 drivers
v000001ffbcfb2bc0_0 .net "IN", 7 0, v000001ffbce97f50_0;  alias, 1 drivers
v000001ffbcfb2ee0_0 .net "INADDRESS", 2 0, L_000001ffbcfb4db0;  1 drivers
v000001ffbcfb1720_0 .net "OUT1", 7 0, L_000001ffbce83e60;  alias, 1 drivers
v000001ffbcfb2d00_0 .net "OUT1ADDRESS", 2 0, L_000001ffbcfb3cd0;  1 drivers
v000001ffbcfb23a0_0 .net "OUT2", 7 0, L_000001ffbce83f40;  alias, 1 drivers
v000001ffbcfb2da0_0 .net "OUT2ADDRESS", 2 0, L_000001ffbcfb48b0;  1 drivers
v000001ffbcfb2e40_0 .net "RESET", 0 0, v000001ffbcfb34b0_0;  alias, 1 drivers
v000001ffbcfb2440_0 .net "WRITE", 0 0, v000001ffbcef89d0_0;  alias, 1 drivers
v000001ffbcfb19a0_0 .net *"_ivl_0", 7 0, L_000001ffbcfb3410;  1 drivers
v000001ffbcfb2120_0 .net *"_ivl_10", 4 0, L_000001ffbcfb3190;  1 drivers
L_000001ffbcfb5148 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ffbcfb2c60_0 .net *"_ivl_13", 1 0, L_000001ffbcfb5148;  1 drivers
v000001ffbcfb2580_0 .net *"_ivl_2", 4 0, L_000001ffbcfb4e50;  1 drivers
L_000001ffbcfb5100 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ffbcfb1900_0 .net *"_ivl_5", 1 0, L_000001ffbcfb5100;  1 drivers
v000001ffbcfb15e0_0 .net *"_ivl_8", 7 0, L_000001ffbcfb3ff0;  1 drivers
v000001ffbcfb1c20 .array "registers", 0 7, 7 0;
v000001ffbcfb1c20_7 .array/port v000001ffbcfb1c20, 7;
v000001ffbcfb1c20_6 .array/port v000001ffbcfb1c20, 6;
v000001ffbcfb1c20_5 .array/port v000001ffbcfb1c20, 5;
v000001ffbcfb1c20_4 .array/port v000001ffbcfb1c20, 4;
E_000001ffbce9e980/0 .event anyedge, v000001ffbcfb1c20_7, v000001ffbcfb1c20_6, v000001ffbcfb1c20_5, v000001ffbcfb1c20_4;
v000001ffbcfb1c20_3 .array/port v000001ffbcfb1c20, 3;
v000001ffbcfb1c20_2 .array/port v000001ffbcfb1c20, 2;
v000001ffbcfb1c20_1 .array/port v000001ffbcfb1c20, 1;
v000001ffbcfb1c20_0 .array/port v000001ffbcfb1c20, 0;
E_000001ffbce9e980/1 .event anyedge, v000001ffbcfb1c20_3, v000001ffbcfb1c20_2, v000001ffbcfb1c20_1, v000001ffbcfb1c20_0;
E_000001ffbce9e980/2 .event anyedge, v000001ffbcef9650_0, v000001ffbcef9790_0, v000001ffbcef89d0_0, v000001ffbcfb2da0_0;
E_000001ffbce9e980/3 .event anyedge, v000001ffbcfb2d00_0, v000001ffbcfb2ee0_0, v000001ffbcef8110_0, v000001ffbce96fb0_0;
E_000001ffbce9e980/4 .event anyedge, v000001ffbce97f50_0;
E_000001ffbce9e980 .event/or E_000001ffbce9e980/0, E_000001ffbce9e980/1, E_000001ffbce9e980/2, E_000001ffbce9e980/3, E_000001ffbce9e980/4;
L_000001ffbcfb3410 .array/port v000001ffbcfb1c20, L_000001ffbcfb4e50;
L_000001ffbcfb4e50 .concat [ 3 2 0 0], L_000001ffbcfb3cd0, L_000001ffbcfb5100;
L_000001ffbcfb3ff0 .array/port v000001ffbcfb1c20, L_000001ffbcfb3190;
L_000001ffbcfb3190 .concat [ 3 2 0 0], L_000001ffbcfb48b0, L_000001ffbcfb5148;
S_000001ffbcfb0710 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 8 64, 8 64 0, S_000001ffbcfb0580;
 .timescale 0 0;
v000001ffbcfb2b20_0 .var/i "i", 31 0;
S_000001ffbcfb0a30 .scope module, "Two_Com" "two_comp" 3 43, 6 11 0, S_000001ffbce6bd70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA";
    .port_info 1 /OUTPUT 8 "OUT";
L_000001ffbce83fb0 .functor NOT 8, L_000001ffbce83f40, C4<00000000>, C4<00000000>, C4<00000000>;
v000001ffbcfb2940_0 .net "DATA", 7 0, L_000001ffbce83f40;  alias, 1 drivers
v000001ffbcfb1ae0_0 .net "OUT", 7 0, L_000001ffbcfb3d70;  alias, 1 drivers
v000001ffbcfb21c0_0 .net *"_ivl_0", 7 0, L_000001ffbce83fb0;  1 drivers
L_000001ffbcfb5190 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v000001ffbcfb1fe0_0 .net/2u *"_ivl_2", 7 0, L_000001ffbcfb5190;  1 drivers
L_000001ffbcfb3d70 .delay 8 (1,1,1) L_000001ffbcfb3d70/d;
L_000001ffbcfb3d70/d .arith/sum 8, L_000001ffbce83fb0, L_000001ffbcfb5190;
    .scope S_000001ffbce12d60;
T_0 ;
    %wait E_000001ffbce9ec00;
    %load/vec4 v000001ffbcef9650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ffbcef95b0_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %delay 1, 0;
    %load/vec4 v000001ffbcef98d0_0;
    %store/vec4 v000001ffbcef95b0_0, 0, 32;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001ffbce6e7b0;
T_1 ;
    %wait E_000001ffbce9ea80;
    %delay 1, 0;
    %load/vec4 v000001ffbcef9010_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %jmp T_1.10;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ffbcef89d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ffbcef8b10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ffbcef8bb0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001ffbcef8f70_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ffbcef8070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ffbcef9f10_0, 0, 1;
    %jmp T_1.10;
T_1.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ffbcef89d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ffbcef8b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ffbcef8bb0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001ffbcef8f70_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ffbcef8070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ffbcef9f10_0, 0, 1;
    %jmp T_1.10;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ffbcef89d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ffbcef8b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ffbcef8bb0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001ffbcef8f70_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ffbcef8070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ffbcef9f10_0, 0, 1;
    %jmp T_1.10;
T_1.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ffbcef89d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ffbcef8b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ffbcef8bb0_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001ffbcef8f70_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ffbcef8070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ffbcef9f10_0, 0, 1;
    %jmp T_1.10;
T_1.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ffbcef89d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ffbcef8b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ffbcef8bb0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001ffbcef8f70_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ffbcef8070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ffbcef9f10_0, 0, 1;
    %jmp T_1.10;
T_1.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ffbcef89d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ffbcef8b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ffbcef8bb0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001ffbcef8f70_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ffbcef8070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ffbcef9f10_0, 0, 1;
    %jmp T_1.10;
T_1.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ffbcef89d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ffbcef8b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ffbcef8bb0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001ffbcef8f70_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ffbcef8070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ffbcef9f10_0, 0, 1;
    %jmp T_1.10;
T_1.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ffbcef89d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ffbcef8b10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ffbcef8bb0_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001ffbcef8f70_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ffbcef8070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ffbcef9f10_0, 0, 1;
    %jmp T_1.10;
T_1.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ffbcef89d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ffbcef8b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ffbcef8bb0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001ffbcef8f70_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ffbcef8070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ffbcef9f10_0, 0, 1;
    %jmp T_1.10;
T_1.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ffbcef89d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ffbcef8b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ffbcef8bb0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001ffbcef8f70_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ffbcef8070_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ffbcef9f10_0, 0, 1;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001ffbcfb0580;
T_2 ;
    %wait E_000001ffbce9ec00;
    %load/vec4 v000001ffbcfb2440_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.2, 9;
    %load/vec4 v000001ffbcfb2e40_0;
    %inv;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %delay 1, 0;
    %load/vec4 v000001ffbcfb2bc0_0;
    %load/vec4 v000001ffbcfb2ee0_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v000001ffbcfb1c20, 4, 0;
T_2.0 ;
    %load/vec4 v000001ffbcfb2e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.3, 8;
    %delay 1, 0;
    %fork t_1, S_000001ffbcfb0710;
    %jmp t_0;
    .scope S_000001ffbcfb0710;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ffbcfb2b20_0, 0, 32;
T_2.5 ;
    %load/vec4 v000001ffbcfb2b20_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_2.6, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v000001ffbcfb2b20_0;
    %store/vec4a v000001ffbcfb1c20, 4, 0;
    %load/vec4 v000001ffbcfb2b20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ffbcfb2b20_0, 0, 32;
    %jmp T_2.5;
T_2.6 ;
    %end;
    .scope S_000001ffbcfb0580;
t_0 %join;
T_2.3 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001ffbcfb0580;
T_3 ;
    %wait E_000001ffbce9e980;
    %vpi_call 8 73 "$display", $time, " %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d", v000001ffbcfb2bc0_0, v000001ffbcfb1720_0, v000001ffbcfb23a0_0, v000001ffbcfb2ee0_0, v000001ffbcfb2d00_0, v000001ffbcfb2da0_0, v000001ffbcfb2440_0, v000001ffbcfb1b80_0, v000001ffbcfb2e40_0, &A<v000001ffbcfb1c20, 0>, &A<v000001ffbcfb1c20, 1>, &A<v000001ffbcfb1c20, 2>, &A<v000001ffbcfb1c20, 3>, &A<v000001ffbcfb1c20, 4>, &A<v000001ffbcfb1c20, 5>, &A<v000001ffbcfb1c20, 6>, &A<v000001ffbcfb1c20, 7> {0 0 0};
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001ffbce6e940;
T_4 ;
    %wait E_000001ffbce9e580;
    %load/vec4 v000001ffbcef9290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001ffbcef8d90_0;
    %store/vec4 v000001ffbcef91f0_0, 0, 8;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001ffbcef8110_0;
    %store/vec4 v000001ffbcef91f0_0, 0, 8;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001ffbce5d980;
T_5 ;
    %wait E_000001ffbce9e480;
    %load/vec4 v000001ffbcef9a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001ffbcef8e30_0;
    %store/vec4 v000001ffbcef8890_0, 0, 8;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001ffbcef8cf0_0;
    %store/vec4 v000001ffbcef8890_0, 0, 8;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001ffbce5c790;
T_6 ;
    %wait E_000001ffbce9e340;
    %load/vec4 v000001ffbce97690_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ffbce97f50_0, 0, 8;
    %jmp T_6.7;
T_6.0 ;
    %load/vec4 v000001ffbce97e10_0;
    %store/vec4 v000001ffbce97f50_0, 0, 8;
    %jmp T_6.7;
T_6.1 ;
    %load/vec4 v000001ffbce981d0_0;
    %store/vec4 v000001ffbce97f50_0, 0, 8;
    %jmp T_6.7;
T_6.2 ;
    %load/vec4 v000001ffbce97af0_0;
    %store/vec4 v000001ffbce97f50_0, 0, 8;
    %jmp T_6.7;
T_6.3 ;
    %load/vec4 v000001ffbce983b0_0;
    %store/vec4 v000001ffbce97f50_0, 0, 8;
    %jmp T_6.7;
T_6.4 ;
    %load/vec4 v000001ffbce98310_0;
    %store/vec4 v000001ffbce97f50_0, 0, 8;
    %jmp T_6.7;
T_6.5 ;
    %load/vec4 v000001ffbce98450_0;
    %store/vec4 v000001ffbce97f50_0, 0, 8;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001ffbce5db10;
T_7 ;
    %wait E_000001ffbce9e2c0;
    %load/vec4 v000001ffbcef9330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001ffbcef8ed0_0;
    %store/vec4 v000001ffbcef84d0_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001ffbcef81b0_0;
    %store/vec4 v000001ffbcef84d0_0, 0, 32;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001ffbcea3020;
T_8 ;
    %wait E_000001ffbce9d1c0;
    %delay 2, 0;
    %load/vec4 v000001ffbcfb1540_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001ffbcfb4c70, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ffbcfb14a0_0, 4, 8;
    %load/vec4 v000001ffbcfb1540_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001ffbcfb4c70, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ffbcfb14a0_0, 4, 8;
    %load/vec4 v000001ffbcfb1540_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001ffbcfb4c70, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ffbcfb14a0_0, 4, 8;
    %ix/getv 4, v000001ffbcfb1540_0;
    %load/vec4a v000001ffbcfb4c70, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ffbcfb14a0_0, 4, 8;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001ffbcea3020;
T_9 ;
    %vpi_call 2 44 "$readmemb", "instr_mem.mem", v000001ffbcfb4c70 {0 0 0};
    %end;
    .thread T_9;
    .scope S_000001ffbcea3020;
T_10 ;
    %vpi_call 2 59 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %vpi_call 2 60 "$dumpvars", 32'sb00000000000000000000000000000011, S_000001ffbcea3020, &A<v000001ffbcfb1c20, 0>, &A<v000001ffbcfb1c20, 1>, &A<v000001ffbcfb1c20, 2>, &A<v000001ffbcfb1c20, 3>, &A<v000001ffbcfb1c20, 4>, &A<v000001ffbcfb1c20, 5>, &A<v000001ffbcfb1c20, 6>, &A<v000001ffbcfb1c20, 7> {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ffbcfb1a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ffbcfb34b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ffbcfb34b0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ffbcfb34b0_0, 0, 1;
    %delay 150, 0;
    %vpi_call 2 72 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_000001ffbcea3020;
T_11 ;
    %delay 4, 0;
    %load/vec4 v000001ffbcfb1a40_0;
    %inv;
    %store/vec4 v000001ffbcfb1a40_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_000001ffbcea3020;
T_12 ;
    %vpi_call 2 81 "$monitor", $time, " %b %b", v000001ffbcfb1540_0, v000001ffbcfb14a0_0 {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "./cpu.v";
    "./alu.v";
    "./control_unit.v";
    "./modules.v";
    "./pc.v";
    "./reg_file.v";
