****************************************
Report : timing
	-path_type full
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : top
Version: S-2021.06-SP1
Date   : Sun Dec 18 18:36:55 2022
****************************************


  Startpoint: inp[5] (input port clocked by clk)
  Endpoint: out[0] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  inp[5] (in)                             0.000      0.000 r
  U175/Y (AND2X1)                      3081096.000
                                                  3081096.000 r
  U176/Y (INVX1)                       1068400.000
                                                  4149496.000 f
  U259/Y (NAND2X1)                     674372.000 4823868.000 r
  U260/Y (NAND2X1)                     2596460.000
                                                  7420328.000 f
  U205/Y (AND2X1)                      3553572.000
                                                  10973900.000 f
  U206/Y (INVX1)                       -569704.000
                                                  10404196.000 r
  U123/Y (NAND2X1)                     2271676.000
                                                  12675872.000 f
  U127/Y (AND2X1)                      3544856.000
                                                  16220728.000 f
  U128/Y (INVX1)                       -564108.000
                                                  15656620.000 r
  U280/Y (NAND2X1)                     2271732.000
                                                  17928352.000 f
  U238/Y (XNOR2X1)                     8857660.000
                                                  26786012.000 f
  U237/Y (INVX1)                       -669116.000
                                                  26116896.000 r
  U141/Y (AND2X1)                      2418312.000
                                                  28535208.000 r
  U142/Y (INVX1)                       1090724.000
                                                  29625932.000 f
  U304/Y (NAND2X1)                     674384.000 30300316.000 r
  U305/Y (NAND2X1)                     1902868.000
                                                  32203184.000 f
  U221/Y (AND2X1)                      3553656.000
                                                  35756840.000 f
  U222/Y (INVX1)                       -569760.000
                                                  35187080.000 r
  U313/Y (NAND2X1)                     2271588.000
                                                  37458668.000 f
  U244/Y (XNOR2X1)                     8857688.000
                                                  46316356.000 f
  U243/Y (INVX1)                       -662156.000
                                                  45654200.000 r
  U314/Y (NAND2X1)                     2269464.000
                                                  47923664.000 f
  U316/Y (NAND2X1)                     1277760.000
                                                  49201424.000 r
  U322/Y (NAND2X1)                     1463592.000
                                                  50665016.000 f
  U330/Y (NAND2X1)                     618616.000 51283632.000 r
  U331/Y (NAND2X1)                     2597796.000
                                                  53881428.000 f
  U346/Y (AND2X1)                      2942020.000
                                                  56823448.000 f
  U197/Y (AND2X1)                      3544528.000
                                                  60367976.000 f
  U198/Y (INVX1)                       -571012.000
                                                  59796964.000 r
  U348/Y (NAND2X1)                     2263824.000
                                                  62060788.000 f
  U349/Y (NOR2X1)                      978424.000 63039212.000 r
  U355/Y (NAND2X1)                     2554088.000
                                                  65593300.000 f
  U357/Y (NOR2X1)                      975572.000 66568872.000 r
  U359/Y (NAND2X1)                     2552936.000
                                                  69121808.000 f
  U360/Y (AND2X1)                      2652416.000
                                                  71774224.000 f
  out[0] (out)                            0.000   71774224.000 f
  data arrival time                               71774224.000

  clock clk (rise edge)                200000000.000
                                                  200000000.000
  clock network delay (ideal)             0.000   200000000.000
  clock reconvergence pessimism           0.000   200000000.000
  output external delay                   0.000   200000000.000
  data required time                              200000000.000
  ---------------------------------------------------------------
  data required time                              200000000.000
  data arrival time                               -71774224.000
  ---------------------------------------------------------------
  slack (MET)                                     128225776.000


1
