Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx_Vivado_SDK_2017.4_1216_1/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 4586002969f549cfa69c2ba7af1963ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot memory_tb_behav xil_defaultlib.memory_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.GND
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,DOB_REG=1,INI...
Compiling module xil_defaultlib.Ins_Rom_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.Ins_Rom_blk_mem_gen_prim_width
Compiling module xil_defaultlib.Ins_Rom_blk_mem_gen_generic_cstr
Compiling module xil_defaultlib.Ins_Rom_blk_mem_gen_top
Compiling module xil_defaultlib.Ins_Rom_blk_mem_gen_v8_4_1_synth
Compiling module xil_defaultlib.Ins_Rom_blk_mem_gen_v8_4_1
Compiling module xil_defaultlib.Ins_Rom
Compiling module xil_defaultlib.display_7seg
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.memory_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot memory_tb_behav
