/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [2:0] _01_;
  reg [11:0] _02_;
  wire celloutsig_0_0z;
  wire [12:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [8:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire [24:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [8:0] celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire [16:0] celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire [10:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [21:0] celloutsig_0_26z;
  wire [8:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [8:0] celloutsig_0_29z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [2:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [9:0] celloutsig_0_38z;
  wire [2:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire [32:0] celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire [2:0] celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire celloutsig_0_57z;
  wire [6:0] celloutsig_0_5z;
  wire [4:0] celloutsig_0_66z;
  wire celloutsig_0_67z;
  wire celloutsig_0_6z;
  wire [7:0] celloutsig_0_70z;
  wire [16:0] celloutsig_0_76z;
  wire celloutsig_0_77z;
  wire celloutsig_0_7z;
  wire [11:0] celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  wire celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_32z = celloutsig_0_2z[1] ? celloutsig_0_18z[3] : celloutsig_0_5z[0];
  assign celloutsig_0_3z = celloutsig_0_0z ? celloutsig_0_2z[1] : celloutsig_0_0z;
  assign celloutsig_0_47z = celloutsig_0_43z ? celloutsig_0_14z : celloutsig_0_35z;
  assign celloutsig_1_7z = celloutsig_1_6z ? celloutsig_1_3z : celloutsig_1_6z;
  assign celloutsig_1_8z = ~(celloutsig_1_7z & celloutsig_1_2z);
  assign celloutsig_0_14z = ~(celloutsig_0_1z[13] & celloutsig_0_0z);
  assign celloutsig_0_22z = ~(celloutsig_0_11z & celloutsig_0_17z);
  assign celloutsig_1_4z = ~(celloutsig_1_2z | 1'h1);
  assign celloutsig_0_36z = ~((celloutsig_0_21z[6] | celloutsig_0_31z) & celloutsig_0_4z);
  assign celloutsig_0_41z = ~((celloutsig_0_32z | celloutsig_0_35z) & celloutsig_0_34z);
  assign celloutsig_1_11z = ~((1'h0 | celloutsig_1_7z) & celloutsig_1_7z);
  assign celloutsig_0_12z = ~((celloutsig_0_10z[10] | celloutsig_0_9z[4]) & celloutsig_0_1z[7]);
  assign celloutsig_0_0z = ~((in_data[48] | in_data[51]) & (in_data[64] | in_data[6]));
  assign celloutsig_1_19z = ~((celloutsig_1_6z | celloutsig_1_3z) & (celloutsig_1_7z | celloutsig_1_11z));
  assign celloutsig_0_23z = ~((celloutsig_0_19z[1] | celloutsig_0_20z[1]) & (celloutsig_0_15z[2] | celloutsig_0_19z[2]));
  assign celloutsig_0_10z = { celloutsig_0_5z, celloutsig_0_9z } + { celloutsig_0_8z[11:1], celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_18z = { celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_12z } + { celloutsig_0_1z[10:8], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_17z };
  assign celloutsig_0_20z = celloutsig_0_10z[5:3] + { celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_12z };
  assign celloutsig_0_26z = { celloutsig_0_10z[8:1], celloutsig_0_19z, celloutsig_0_23z, celloutsig_0_13z } + in_data[22:1];
  assign celloutsig_0_27z = { celloutsig_0_16z[24], celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_25z } + { celloutsig_0_26z[8:5], celloutsig_0_6z, celloutsig_0_19z };
  assign celloutsig_0_29z = in_data[54:46] + celloutsig_0_1z[15:7];
  reg [2:0] _24_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _24_ <= 3'h0;
    else _24_ <= celloutsig_0_15z[2:0];
  assign { _01_[2:1], _00_ } = _24_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _02_ <= 12'h000;
    else _02_ <= { celloutsig_0_46z[28:24], celloutsig_0_0z, celloutsig_0_28z, celloutsig_0_36z, celloutsig_0_14z, celloutsig_0_41z, celloutsig_0_41z, celloutsig_0_23z };
  assign celloutsig_0_54z = celloutsig_0_15z[2:0] / { 1'h1, celloutsig_0_29z[1:0] };
  assign celloutsig_0_2z = { in_data[35:33], celloutsig_0_0z } / { 1'h1, in_data[7:6], in_data[0] };
  assign celloutsig_0_4z = celloutsig_0_1z[14:11] === celloutsig_0_1z[10:7];
  assign celloutsig_0_51z = { celloutsig_0_0z, celloutsig_0_37z, celloutsig_0_15z } === { celloutsig_0_20z[2:1], celloutsig_0_40z, celloutsig_0_49z };
  assign celloutsig_0_77z = { celloutsig_0_23z, celloutsig_0_21z } === { celloutsig_0_46z[20:10], celloutsig_0_47z };
  assign celloutsig_0_55z = { celloutsig_0_26z[19:18], celloutsig_0_12z } >= { celloutsig_0_22z, celloutsig_0_50z, celloutsig_0_11z };
  assign celloutsig_1_3z = in_data[165:157] >= { in_data[184:177], celloutsig_1_2z };
  assign celloutsig_1_5z = { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, 1'h1 } >= { celloutsig_1_3z, 1'h1, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_35z = celloutsig_0_16z[7:4] > { celloutsig_0_3z, celloutsig_0_34z, celloutsig_0_12z, celloutsig_0_11z };
  assign celloutsig_0_34z = { celloutsig_0_29z[6:0], celloutsig_0_6z } <= { in_data[27:23], celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_31z };
  assign celloutsig_0_49z = { celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_36z, celloutsig_0_20z } <= { celloutsig_0_18z[5:1], celloutsig_0_24z };
  assign celloutsig_0_67z = celloutsig_0_46z[6:0] <= celloutsig_0_46z[18:12];
  assign celloutsig_0_7z = { celloutsig_0_2z[1], celloutsig_0_4z, celloutsig_0_4z } <= { celloutsig_0_5z[1:0], celloutsig_0_4z };
  assign celloutsig_0_11z = { celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_3z } <= { celloutsig_0_2z[1:0], celloutsig_0_7z, celloutsig_0_8z };
  assign celloutsig_0_17z = { celloutsig_0_16z[15:3], celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_7z } && { celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_1z };
  assign celloutsig_0_24z = in_data[70:64] && { celloutsig_0_9z, celloutsig_0_4z };
  assign celloutsig_0_43z = { celloutsig_0_41z, celloutsig_0_35z, celloutsig_0_17z } < celloutsig_0_26z[21:19];
  assign celloutsig_0_44z = celloutsig_0_1z[11:0] < { celloutsig_0_29z[7:0], celloutsig_0_39z, celloutsig_0_6z };
  assign celloutsig_0_50z = { celloutsig_0_33z[1:0], celloutsig_0_32z } < { celloutsig_0_21z[5:4], celloutsig_0_25z };
  assign celloutsig_1_1z = { in_data[134:133], 1'h1 } < { in_data[162:161], 1'h1 };
  assign celloutsig_1_2z = { in_data[189:165], 2'h3 } < { in_data[174:150], 1'h1, celloutsig_1_1z };
  assign celloutsig_0_38z = { celloutsig_0_28z, celloutsig_0_24z, celloutsig_0_3z, celloutsig_0_5z } % { 1'h1, celloutsig_0_19z, celloutsig_0_28z, celloutsig_0_15z };
  assign celloutsig_0_13z = { celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_6z } % { 1'h1, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_9z };
  assign celloutsig_0_1z = in_data[24:8] % { 1'h1, in_data[41:26] };
  assign celloutsig_0_33z = celloutsig_0_2z[2:0] % { 1'h1, celloutsig_0_2z[1], celloutsig_0_6z };
  assign celloutsig_0_39z = { celloutsig_0_5z[2:1], celloutsig_0_25z } % { 1'h1, celloutsig_0_32z, celloutsig_0_24z };
  assign celloutsig_0_16z = { in_data[67:57], celloutsig_0_3z, celloutsig_0_10z } % { 1'h1, celloutsig_0_15z[2], celloutsig_0_1z, celloutsig_0_9z };
  assign celloutsig_0_66z = ~ celloutsig_0_21z[6:2];
  assign celloutsig_0_21z = ~ { celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_20z, celloutsig_0_9z };
  assign celloutsig_0_40z = { celloutsig_0_20z[2:1], celloutsig_0_12z } | { celloutsig_0_27z[5], celloutsig_0_14z, celloutsig_0_4z };
  assign celloutsig_0_19z = { celloutsig_0_13z[2:0], celloutsig_0_6z } | { celloutsig_0_9z[5:3], celloutsig_0_3z };
  assign celloutsig_1_18z = celloutsig_1_3z & celloutsig_1_8z;
  assign celloutsig_0_25z = celloutsig_0_11z & celloutsig_0_5z[0];
  assign celloutsig_0_6z = | { celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_31z = ^ { celloutsig_0_26z[16:6], celloutsig_0_5z, celloutsig_0_20z, celloutsig_0_22z };
  assign celloutsig_0_57z = ^ celloutsig_0_1z[16:6];
  assign celloutsig_1_6z = ^ { celloutsig_1_5z, 1'h1, celloutsig_1_1z, 1'h1 };
  assign celloutsig_0_46z = { celloutsig_0_44z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_28z, celloutsig_0_9z, celloutsig_0_40z, celloutsig_0_12z, celloutsig_0_14z } >>> { celloutsig_0_16z[12:2], celloutsig_0_38z, _01_[2:1], _00_, celloutsig_0_18z };
  assign celloutsig_0_5z = { celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z } >>> { celloutsig_0_1z[3:1], celloutsig_0_2z };
  assign celloutsig_0_70z = { celloutsig_0_39z[1:0], celloutsig_0_67z, celloutsig_0_25z, celloutsig_0_19z } >>> celloutsig_0_1z[10:3];
  assign celloutsig_0_76z = { celloutsig_0_70z, celloutsig_0_54z, celloutsig_0_66z, celloutsig_0_57z } - { celloutsig_0_1z[10:8], _02_, celloutsig_0_55z, celloutsig_0_51z };
  assign celloutsig_0_8z = celloutsig_0_1z[15:4] - { celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_9z = in_data[45:40] ^ celloutsig_0_5z[6:1];
  assign celloutsig_0_15z = celloutsig_0_5z[5:2] ^ { celloutsig_0_1z[2:1], celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_37z = ~((celloutsig_0_17z & celloutsig_0_29z[8]) | celloutsig_0_7z);
  assign celloutsig_0_28z = ~((celloutsig_0_8z[6] & celloutsig_0_18z[3]) | celloutsig_0_2z[3]);
  assign _01_[0] = _00_;
  assign { out_data[128], out_data[96], out_data[48:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_76z, celloutsig_0_77z };
endmodule
