verilog xil_defaultlib  \
"../../../../FPGA_ImageProc.gen/sources_1/ip/output_buffer/sim/output_buffer.v" \

verilog xil_defaultlib "glbl.v"

nosort
