/* Generated by Yosys 0.15+50 (git sha1 6318db615, clang 10.0.0-4ubuntu1 -fPIC -Os) */

(* use_dsp = "yes" *)
(* dynports =  1  *)
(* top =  1  *)
(* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/signed_mult_accum.v:3.23-59.10" *)
module signed_mult_accum(dataa, datab, clk, aclr, clken, mac_out);
  reg \$auto$verilog_backend.cc:2083:dump_module$4  = 0;
  (* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/signed_mult_accum.v:37.4-56.9" *)
  reg [7:0] _0_;
  (* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/signed_mult_accum.v:37.4-56.9" *)
  reg [7:0] _1_;
  (* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/signed_mult_accum.v:37.4-56.9" *)
  reg [28:0] _2_;
  (* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/signed_mult_accum.v:37.4-56.9" *)
  reg [28:0] _3_;
  (* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/signed_mult_accum.v:37.4-56.9" *)
  reg [28:0] _4_;
  (* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/signed_mult_accum.v:52.20-52.53" *)
  wire [28:0] _5_;
  (* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/signed_mult_accum.v:52.32-52.53" *)
  wire [28:0] _6_;
  (* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/signed_mult_accum.v:21.20-21.24" *)
  input aclr;
  wire aclr;
  (* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/signed_mult_accum.v:21.15-21.18" *)
  input clk;
  wire clk;
  (* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/signed_mult_accum.v:21.26-21.31" *)
  input clken;
  wire clken;
  (* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/signed_mult_accum.v:17.36-17.41" *)
  input [7:0] dataa;
  wire [7:0] dataa;
  (* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/signed_mult_accum.v:26.39-26.48" *)
  reg [7:0] dataa_reg;
  (* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/signed_mult_accum.v:19.36-19.41" *)
  input [7:0] datab;
  wire [7:0] datab;
  (* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/signed_mult_accum.v:27.39-27.48" *)
  reg [7:0] datab_reg;
  (* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/signed_mult_accum.v:23.40-23.47" *)
  output [28:0] mac_out;
  wire [28:0] mac_out;
  (* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/signed_mult_accum.v:30.42-30.52" *)
  reg [28:0] mac_out_2r;
  (* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/signed_mult_accum.v:31.42-31.52" *)
  reg [28:0] mac_out_3r;
  (* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/signed_mult_accum.v:29.42-29.51" *)
  reg [28:0] mac_out_r;
  (* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/signed_mult_accum.v:28.42-28.52" *)
  wire [28:0] old_result;
  assign _5_ = $signed(mac_out_r) + (* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/signed_mult_accum.v:52.20-52.53" *) $signed(_6_);
  assign _6_ = $signed(dataa_reg) * (* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/signed_mult_accum.v:52.32-52.53" *) $signed(datab_reg);
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$4 ) begin end
    _0_ = dataa_reg;
    _1_ = datab_reg;
    _4_ = mac_out_r;
    _2_ = mac_out_2r;
    _3_ = mac_out_3r;
    (* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/signed_mult_accum.v:39.2-55.7" *)
    casez (aclr)
      /* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/signed_mult_accum.v:39.6-39.10" */
      1'h1:
        begin
          _0_ = 8'h00;
          _1_ = 8'h00;
          _4_ = 29'h00000000;
          _2_ = 29'h00000000;
          _3_ = 29'h00000000;
        end
      /* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/signed_mult_accum.v:48.2-48.6" */
      default:
          (* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/signed_mult_accum.v:48.7-55.7" *)
          casez (clken)
            /* src = "submodules/muzicarski_bachelor/DESKEW_IP_V1_2/src/signed_mult_accum.v:48.11-48.16" */
            1'h1:
              begin
                _0_ = dataa;
                _1_ = datab;
                _4_ = _5_;
                _2_ = mac_out_r;
                _3_ = mac_out_2r;
              end
            default:
                /* empty */;
          endcase
    endcase
  end
  always @(posedge clk) begin
      dataa_reg <= _0_;
      datab_reg <= _1_;
      mac_out_r <= _4_;
      mac_out_2r <= _2_;
      mac_out_3r <= _3_;
  end
  assign mac_out = mac_out_3r;
endmodule
