Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Dec 20 12:41:45 2019
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file SCS_CT_OV_wrapper_timing_summary_routed.rpt -pb SCS_CT_OV_wrapper_timing_summary_routed.pb -rpx SCS_CT_OV_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : SCS_CT_OV_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.811     -521.600                    221                 2484        0.022        0.000                      0                 2484        0.019        0.000                       0                  1356  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                               Waveform(ns)         Period(ns)      Frequency(MHz)
-----                               ------------         ----------      --------------
SCS_CT_OV_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_SCS_CT_OV_clk_wiz_0_0    {0.000 1.087}        2.174           460.000         
  clk_out2_SCS_CT_OV_clk_wiz_0_0    {0.272 1.359}        2.174           460.000         
  clk_out3_SCS_CT_OV_clk_wiz_0_0    {0.543 1.630}        2.174           460.000         
  clk_out4_SCS_CT_OV_clk_wiz_0_0    {0.815 1.902}        2.174           460.000         
  clkfbout_SCS_CT_OV_clk_wiz_0_0    {0.000 25.000}       50.000          20.000          
clk_fpga_0                          {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
SCS_CT_OV_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_SCS_CT_OV_clk_wiz_0_0         -0.852      -57.445                    122                  190        0.203        0.000                      0                  190        0.019        0.000                       0                   109  
  clk_out2_SCS_CT_OV_clk_wiz_0_0                                                                                                                                                      0.019        0.000                       0                     6  
  clk_out3_SCS_CT_OV_clk_wiz_0_0                                                                                                                                                      0.019        0.000                       0                     6  
  clk_out4_SCS_CT_OV_clk_wiz_0_0                                                                                                                                                      0.019        0.000                       0                     6  
  clkfbout_SCS_CT_OV_clk_wiz_0_0                                                                                                                                                     47.845        0.000                       0                     3  
clk_fpga_0                                3.031        0.000                      0                 2213        0.022        0.000                      0                 2213        4.020        0.000                       0                  1225  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_SCS_CT_OV_clk_wiz_0_0  clk_out1_SCS_CT_OV_clk_wiz_0_0       -0.793       -2.024                      4                    4        0.167        0.000                      0                    4  
clk_out3_SCS_CT_OV_clk_wiz_0_0  clk_out1_SCS_CT_OV_clk_wiz_0_0       -1.028       -2.237                      4                    4        0.291        0.000                      0                    4  
clk_out4_SCS_CT_OV_clk_wiz_0_0  clk_out1_SCS_CT_OV_clk_wiz_0_0       -1.151       -2.673                      4                    4        0.469        0.000                      0                    4  
clk_fpga_0                      clk_out1_SCS_CT_OV_clk_wiz_0_0       -3.811     -487.521                    137                  137        0.129        0.000                      0                  137  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
  To Clock:  SCS_CT_OV_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SCS_CT_OV_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SCS_CT_OV_clk_wiz_0_0
  To Clock:  clk_out1_SCS_CT_OV_clk_wiz_0_0

Setup :          122  Failing Endpoints,  Worst Slack       -0.852ns,  Total Violation      -57.445ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.852ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctr_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@2.174ns - clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.463ns  (logic 0.456ns (18.513%)  route 2.007ns (81.488%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 3.657 - 2.174 ) 
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.806     1.806    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.651     1.654    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X48Y89         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctr_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y89         FDRE (Prop_fdre_C_Q)         0.456     2.110 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctr_rst_reg/Q
                         net (fo=35, routed)          2.007     4.117    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X49Y93         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.612     3.786    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.480     3.657    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X49Y93         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
                         clock pessimism              0.148     3.805    
                         clock uncertainty           -0.111     3.694    
    SLICE_X49Y93         FDRE (Setup_fdre_C_R)       -0.429     3.265    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]
  -------------------------------------------------------------------
                         required time                          3.265    
                         arrival time                          -4.117    
  -------------------------------------------------------------------
                         slack                                 -0.852    

Slack (VIOLATED) :        -0.852ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctr_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@2.174ns - clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.463ns  (logic 0.456ns (18.513%)  route 2.007ns (81.488%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 3.657 - 2.174 ) 
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.806     1.806    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.651     1.654    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X48Y89         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctr_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y89         FDRE (Prop_fdre_C_Q)         0.456     2.110 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctr_rst_reg/Q
                         net (fo=35, routed)          2.007     4.117    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X49Y93         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.612     3.786    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.480     3.657    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X49Y93         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/C
                         clock pessimism              0.148     3.805    
                         clock uncertainty           -0.111     3.694    
    SLICE_X49Y93         FDRE (Setup_fdre_C_R)       -0.429     3.265    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]
  -------------------------------------------------------------------
                         required time                          3.265    
                         arrival time                          -4.117    
  -------------------------------------------------------------------
                         slack                                 -0.852    

Slack (VIOLATED) :        -0.852ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctr_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@2.174ns - clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.463ns  (logic 0.456ns (18.513%)  route 2.007ns (81.488%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 3.657 - 2.174 ) 
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.806     1.806    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.651     1.654    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X48Y89         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctr_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y89         FDRE (Prop_fdre_C_Q)         0.456     2.110 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctr_rst_reg/Q
                         net (fo=35, routed)          2.007     4.117    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X49Y93         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.612     3.786    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.480     3.657    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X49Y93         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C
                         clock pessimism              0.148     3.805    
                         clock uncertainty           -0.111     3.694    
    SLICE_X49Y93         FDRE (Setup_fdre_C_R)       -0.429     3.265    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]
  -------------------------------------------------------------------
                         required time                          3.265    
                         arrival time                          -4.117    
  -------------------------------------------------------------------
                         slack                                 -0.852    

Slack (VIOLATED) :        -0.852ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctr_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@2.174ns - clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.463ns  (logic 0.456ns (18.513%)  route 2.007ns (81.488%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 3.657 - 2.174 ) 
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.806     1.806    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.651     1.654    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X48Y89         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctr_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y89         FDRE (Prop_fdre_C_Q)         0.456     2.110 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctr_rst_reg/Q
                         net (fo=35, routed)          2.007     4.117    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X49Y93         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.612     3.786    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.480     3.657    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X49Y93         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C
                         clock pessimism              0.148     3.805    
                         clock uncertainty           -0.111     3.694    
    SLICE_X49Y93         FDRE (Setup_fdre_C_R)       -0.429     3.265    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]
  -------------------------------------------------------------------
                         required time                          3.265    
                         arrival time                          -4.117    
  -------------------------------------------------------------------
                         slack                                 -0.852    

Slack (VIOLATED) :        -0.770ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ldata1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@2.174ns - clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.569ns  (logic 0.704ns (27.401%)  route 1.865ns (72.599%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 3.656 - 2.174 ) 
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.806     1.806    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.652     1.655    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X47Y90         FDSE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ldata1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDSE (Prop_fdse_C_Q)         0.456     2.111 f  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ldata1_reg/Q
                         net (fo=3, routed)           0.616     2.727    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ldata1
    SLICE_X46Y92         LUT2 (Prop_lut2_I1_O)        0.124     2.851 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[7]_i_4/O
                         net (fo=2, routed)           0.440     3.291    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctr_rst09_out
    SLICE_X46Y91         LUT6 (Prop_lut6_I1_O)        0.124     3.415 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[7]_i_2/O
                         net (fo=41, routed)          0.809     4.224    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[7]_i_2_n_0
    SLICE_X48Y92         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.612     3.786    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.479     3.656    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X48Y92         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[10]/C
                         clock pessimism              0.114     3.770    
                         clock uncertainty           -0.111     3.659    
    SLICE_X48Y92         FDRE (Setup_fdre_C_CE)      -0.205     3.454    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[10]
  -------------------------------------------------------------------
                         required time                          3.454    
                         arrival time                          -4.224    
  -------------------------------------------------------------------
                         slack                                 -0.770    

Slack (VIOLATED) :        -0.770ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ldata1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@2.174ns - clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.569ns  (logic 0.704ns (27.401%)  route 1.865ns (72.599%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 3.656 - 2.174 ) 
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.806     1.806    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.652     1.655    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X47Y90         FDSE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ldata1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDSE (Prop_fdse_C_Q)         0.456     2.111 f  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ldata1_reg/Q
                         net (fo=3, routed)           0.616     2.727    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ldata1
    SLICE_X46Y92         LUT2 (Prop_lut2_I1_O)        0.124     2.851 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[7]_i_4/O
                         net (fo=2, routed)           0.440     3.291    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctr_rst09_out
    SLICE_X46Y91         LUT6 (Prop_lut6_I1_O)        0.124     3.415 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[7]_i_2/O
                         net (fo=41, routed)          0.809     4.224    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[7]_i_2_n_0
    SLICE_X48Y92         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.612     3.786    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.479     3.656    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X48Y92         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[11]/C
                         clock pessimism              0.114     3.770    
                         clock uncertainty           -0.111     3.659    
    SLICE_X48Y92         FDRE (Setup_fdre_C_CE)      -0.205     3.454    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[11]
  -------------------------------------------------------------------
                         required time                          3.454    
                         arrival time                          -4.224    
  -------------------------------------------------------------------
                         slack                                 -0.770    

Slack (VIOLATED) :        -0.770ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ldata1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@2.174ns - clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.569ns  (logic 0.704ns (27.401%)  route 1.865ns (72.599%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 3.656 - 2.174 ) 
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.806     1.806    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.652     1.655    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X47Y90         FDSE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ldata1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDSE (Prop_fdse_C_Q)         0.456     2.111 f  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ldata1_reg/Q
                         net (fo=3, routed)           0.616     2.727    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ldata1
    SLICE_X46Y92         LUT2 (Prop_lut2_I1_O)        0.124     2.851 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[7]_i_4/O
                         net (fo=2, routed)           0.440     3.291    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctr_rst09_out
    SLICE_X46Y91         LUT6 (Prop_lut6_I1_O)        0.124     3.415 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[7]_i_2/O
                         net (fo=41, routed)          0.809     4.224    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[7]_i_2_n_0
    SLICE_X48Y92         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.612     3.786    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.479     3.656    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X48Y92         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[12]/C
                         clock pessimism              0.114     3.770    
                         clock uncertainty           -0.111     3.659    
    SLICE_X48Y92         FDRE (Setup_fdre_C_CE)      -0.205     3.454    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[12]
  -------------------------------------------------------------------
                         required time                          3.454    
                         arrival time                          -4.224    
  -------------------------------------------------------------------
                         slack                                 -0.770    

Slack (VIOLATED) :        -0.770ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ldata1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@2.174ns - clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.569ns  (logic 0.704ns (27.401%)  route 1.865ns (72.599%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 3.656 - 2.174 ) 
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.806     1.806    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.652     1.655    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X47Y90         FDSE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ldata1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDSE (Prop_fdse_C_Q)         0.456     2.111 f  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ldata1_reg/Q
                         net (fo=3, routed)           0.616     2.727    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ldata1
    SLICE_X46Y92         LUT2 (Prop_lut2_I1_O)        0.124     2.851 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[7]_i_4/O
                         net (fo=2, routed)           0.440     3.291    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctr_rst09_out
    SLICE_X46Y91         LUT6 (Prop_lut6_I1_O)        0.124     3.415 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[7]_i_2/O
                         net (fo=41, routed)          0.809     4.224    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[7]_i_2_n_0
    SLICE_X48Y92         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.612     3.786    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.479     3.656    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X48Y92         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[9]/C
                         clock pessimism              0.114     3.770    
                         clock uncertainty           -0.111     3.659    
    SLICE_X48Y92         FDRE (Setup_fdre_C_CE)      -0.205     3.454    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[9]
  -------------------------------------------------------------------
                         required time                          3.454    
                         arrival time                          -4.224    
  -------------------------------------------------------------------
                         slack                                 -0.770    

Slack (VIOLATED) :        -0.748ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ldata1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@2.174ns - clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.547ns  (logic 0.704ns (27.635%)  route 1.843ns (72.365%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 3.657 - 2.174 ) 
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.806     1.806    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.652     1.655    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X47Y90         FDSE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ldata1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDSE (Prop_fdse_C_Q)         0.456     2.111 f  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ldata1_reg/Q
                         net (fo=3, routed)           0.616     2.727    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ldata1
    SLICE_X46Y92         LUT2 (Prop_lut2_I1_O)        0.124     2.851 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[7]_i_4/O
                         net (fo=2, routed)           0.440     3.291    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctr_rst09_out
    SLICE_X46Y91         LUT6 (Prop_lut6_I1_O)        0.124     3.415 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[7]_i_2/O
                         net (fo=41, routed)          0.788     4.202    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[7]_i_2_n_0
    SLICE_X48Y94         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.612     3.786    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.480     3.657    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X48Y94         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[17]/C
                         clock pessimism              0.114     3.771    
                         clock uncertainty           -0.111     3.660    
    SLICE_X48Y94         FDRE (Setup_fdre_C_CE)      -0.205     3.455    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[17]
  -------------------------------------------------------------------
                         required time                          3.455    
                         arrival time                          -4.202    
  -------------------------------------------------------------------
                         slack                                 -0.748    

Slack (VIOLATED) :        -0.748ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ldata1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@2.174ns - clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.547ns  (logic 0.704ns (27.635%)  route 1.843ns (72.365%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 3.657 - 2.174 ) 
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.806     1.806    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.652     1.655    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X47Y90         FDSE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ldata1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDSE (Prop_fdse_C_Q)         0.456     2.111 f  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ldata1_reg/Q
                         net (fo=3, routed)           0.616     2.727    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ldata1
    SLICE_X46Y92         LUT2 (Prop_lut2_I1_O)        0.124     2.851 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[7]_i_4/O
                         net (fo=2, routed)           0.440     3.291    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctr_rst09_out
    SLICE_X46Y91         LUT6 (Prop_lut6_I1_O)        0.124     3.415 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[7]_i_2/O
                         net (fo=41, routed)          0.788     4.202    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[7]_i_2_n_0
    SLICE_X48Y94         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.612     3.786    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.480     3.657    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X48Y94         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[18]/C
                         clock pessimism              0.114     3.771    
                         clock uncertainty           -0.111     3.660    
    SLICE_X48Y94         FDRE (Setup_fdre_C_CE)      -0.205     3.455    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[18]
  -------------------------------------------------------------------
                         required time                          3.455    
                         arrival time                          -4.202    
  -------------------------------------------------------------------
                         slack                                 -0.748    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.251ns (78.271%)  route 0.070ns (21.729%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.597     0.597    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.556     0.558    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X49Y92         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/Q
                         net (fo=2, routed)           0.070     0.768    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctr_val[10]
    SLICE_X48Y92         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.878 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.878    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/p_1_in[10]
    SLICE_X48Y92         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.864     0.864    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.825     0.827    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X48Y92         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[10]/C
                         clock pessimism             -0.256     0.571    
    SLICE_X48Y92         FDRE (Hold_fdre_C_D)         0.105     0.676    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.251ns (78.271%)  route 0.070ns (21.729%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.597     0.597    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.556     0.558    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X49Y90         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q
                         net (fo=2, routed)           0.070     0.768    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctr_val[2]
    SLICE_X48Y90         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.878 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.878    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/p_1_in[2]
    SLICE_X48Y90         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.864     0.864    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.825     0.827    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X48Y90         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[2]/C
                         clock pessimism             -0.256     0.571    
    SLICE_X48Y90         FDRE (Hold_fdre_C_D)         0.105     0.676    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.251ns (78.271%)  route 0.070ns (21.729%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.597     0.597    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.556     0.558    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X49Y91         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=2, routed)           0.070     0.768    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctr_val[6]
    SLICE_X48Y91         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.878 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.878    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/p_1_in[6]
    SLICE_X48Y91         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.864     0.864    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.825     0.827    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X48Y91         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[6]/C
                         clock pessimism             -0.256     0.571    
    SLICE_X48Y91         FDRE (Hold_fdre_C_D)         0.105     0.676    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.251ns (78.271%)  route 0.070ns (21.729%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.597     0.597    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.558     0.560    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X49Y97         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y97         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/Q
                         net (fo=2, routed)           0.070     0.770    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctr_val[30]
    SLICE_X48Y97         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.880 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.880    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/p_1_in[30]
    SLICE_X48Y97         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.864     0.864    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.827     0.829    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X48Y97         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[30]/C
                         clock pessimism             -0.256     0.573    
    SLICE_X48Y97         FDRE (Hold_fdre_C_D)         0.105     0.678    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.678    
                         arrival time                           0.880    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.251ns (78.271%)  route 0.070ns (21.729%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.597     0.597    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.557     0.559    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X49Y93         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/Q
                         net (fo=2, routed)           0.070     0.769    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctr_val[14]
    SLICE_X48Y93         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.879 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.879    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/p_1_in[14]
    SLICE_X48Y93         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.864     0.864    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.826     0.828    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X48Y93         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[14]/C
                         clock pessimism             -0.256     0.572    
    SLICE_X48Y93         FDRE (Hold_fdre_C_D)         0.105     0.677    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.677    
                         arrival time                           0.879    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.251ns (78.271%)  route 0.070ns (21.729%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.597     0.597    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.557     0.559    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X49Y94         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/Q
                         net (fo=2, routed)           0.070     0.769    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctr_val[18]
    SLICE_X48Y94         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.879 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.879    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/p_1_in[18]
    SLICE_X48Y94         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.864     0.864    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.826     0.828    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X48Y94         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[18]/C
                         clock pessimism             -0.256     0.572    
    SLICE_X48Y94         FDRE (Hold_fdre_C_D)         0.105     0.677    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.677    
                         arrival time                           0.879    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.251ns (78.271%)  route 0.070ns (21.729%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.597     0.597    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.557     0.559    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X49Y95         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/Q
                         net (fo=2, routed)           0.070     0.769    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctr_val[22]
    SLICE_X48Y95         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.879 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.879    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/p_1_in[22]
    SLICE_X48Y95         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.864     0.864    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.826     0.828    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X48Y95         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[22]/C
                         clock pessimism             -0.256     0.572    
    SLICE_X48Y95         FDRE (Hold_fdre_C_D)         0.105     0.677    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.677    
                         arrival time                           0.879    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.251ns (78.271%)  route 0.070ns (21.729%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.597     0.597    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.557     0.559    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X49Y96         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/Q
                         net (fo=2, routed)           0.070     0.769    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctr_val[26]
    SLICE_X48Y96         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.879 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.879    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/p_1_in[26]
    SLICE_X48Y96         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.864     0.864    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.826     0.828    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X48Y96         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[26]/C
                         clock pessimism             -0.256     0.572    
    SLICE_X48Y96         FDRE (Hold_fdre_C_D)         0.105     0.677    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.677    
                         arrival time                           0.879    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.154%)  route 0.151ns (44.846%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.597     0.597    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.556     0.558    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X47Y88         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[2]/Q
                         net (fo=2, routed)           0.151     0.850    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1[2]
    SLICE_X46Y88         LUT3 (Prop_lut3_I1_O)        0.045     0.895 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[2]_i_1/O
                         net (fo=1, routed)           0.000     0.895    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[2]_i_1_n_0
    SLICE_X46Y88         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.864     0.864    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.824     0.826    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X46Y88         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL_reg[2]/C
                         clock pessimism             -0.255     0.571    
    SLICE_X46Y88         FDRE (Hold_fdre_C_D)         0.121     0.692    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.895    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.249ns (66.103%)  route 0.128ns (33.897%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.597     0.597    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.556     0.558    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X49Y91         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=2, routed)           0.128     0.826    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctr_val[4]
    SLICE_X48Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.934 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.934    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/p_1_in[4]
    SLICE_X48Y90         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.864     0.864    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.825     0.827    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X48Y90         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[4]/C
                         clock pessimism             -0.253     0.574    
    SLICE_X48Y90         FDRE (Hold_fdre_C_D)         0.105     0.679    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.679    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_SCS_CT_OV_clk_wiz_0_0
Waveform(ns):       { 0.000 1.087 }
Period(ns):         2.174
Sources:            { SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         2.174       0.019      BUFGCTRL_X0Y0    SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         2.174       0.925      MMCME2_ADV_X1Y0  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X47Y88     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X47Y88     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X45Y88     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X45Y89     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X45Y89     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X47Y88     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X47Y92     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/sd_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X49Y92     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.174       211.186    MMCME2_ADV_X1Y0  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X47Y88     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X47Y88     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X47Y88     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X47Y88     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X45Y88     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X45Y88     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X45Y89     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X45Y89     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X47Y88     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X47Y88     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X49Y93     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X49Y93     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X49Y93     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X49Y93     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X49Y93     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X49Y93     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X49Y93     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X49Y93     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X49Y94     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X49Y94     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_SCS_CT_OV_clk_wiz_0_0
  To Clock:  clk_out2_SCS_CT_OV_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_SCS_CT_OV_clk_wiz_0_0
Waveform(ns):       { 0.272 1.359 }
Period(ns):         2.174
Sources:            { SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         2.174       0.019      BUFGCTRL_X0Y1    SCS_CT_OV_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.174       0.925      MMCME2_ADV_X1Y0  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X47Y93     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X46Y90     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X47Y93     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X49Y88     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.174       211.186    MMCME2_ADV_X1Y0  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X46Y90     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X46Y90     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X49Y88     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X47Y93     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X47Y93     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X49Y88     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X47Y93     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X47Y93     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X49Y88     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X47Y93     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X47Y93     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X49Y88     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X47Y93     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X46Y90     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X47Y93     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X46Y90     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_SCS_CT_OV_clk_wiz_0_0
  To Clock:  clk_out3_SCS_CT_OV_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_SCS_CT_OV_clk_wiz_0_0
Waveform(ns):       { 0.543 1.630 }
Period(ns):         2.174
Sources:            { SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         2.174       0.019      BUFGCTRL_X0Y2    SCS_CT_OV_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         2.174       0.925      MMCME2_ADV_X1Y0  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X47Y94     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X49Y89     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X47Y94     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X43Y88     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       2.174       211.186    MMCME2_ADV_X1Y0  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X49Y89     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X43Y88     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X49Y89     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X43Y88     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X47Y94     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X47Y94     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X47Y94     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X47Y94     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X47Y94     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X47Y94     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X49Y89     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X47Y94     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X47Y94     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X43Y88     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X49Y89     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X43Y88     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_SCS_CT_OV_clk_wiz_0_0
  To Clock:  clk_out4_SCS_CT_OV_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_SCS_CT_OV_clk_wiz_0_0
Waveform(ns):       { 0.815 1.902 }
Period(ns):         2.174
Sources:            { SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         2.174       0.019      BUFGCTRL_X0Y3    SCS_CT_OV_i/clk_wiz_0/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         2.174       0.925      MMCME2_ADV_X1Y0  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X46Y89     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X44Y88     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X46Y89     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X44Y88     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       2.174       211.186    MMCME2_ADV_X1Y0  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X44Y88     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X44Y88     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X46Y89     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X44Y88     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X46Y89     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X44Y88     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X46Y89     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X46Y89     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X46Y89     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X46Y89     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X44Y88     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X44Y88     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X46Y89     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X46Y89     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X44Y88     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X44Y88     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_SCS_CT_OV_clk_wiz_0_0
  To Clock:  clkfbout_SCS_CT_OV_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_SCS_CT_OV_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y4    SCS_CT_OV_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.031ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.031ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.581ns  (logic 2.651ns (40.281%)  route 3.930ns (59.719%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.844     3.138    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X32Y104        FDSE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y104        FDSE (Prop_fdse_C_Q)         0.518     3.656 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/Q
                         net (fo=22, routed)          0.853     4.509    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[0]
    SLICE_X35Y107        LUT2 (Prop_lut2_I1_O)        0.150     4.659 f  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.946     5.605    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X35Y102        LUT5 (Prop_lut5_I2_O)        0.352     5.957 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          1.101     7.058    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X30Y96         LUT4 (Prop_lut4_I3_O)        0.326     7.384 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.384    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X30Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.917 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.917    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X30Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.034 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.034    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X30Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.357 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           1.030     9.387    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X32Y96         LUT3 (Prop_lut3_I0_O)        0.332     9.719 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     9.719    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X32Y96         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.479    12.658    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X32Y96         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X32Y96         FDRE (Setup_fdre_C_D)        0.118    12.751    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         12.751    
                         arrival time                          -9.719    
  -------------------------------------------------------------------
                         slack                                  3.031    

Slack (MET) :             3.163ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.449ns  (logic 2.536ns (39.322%)  route 3.913ns (60.678%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.844     3.138    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X32Y104        FDSE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y104        FDSE (Prop_fdse_C_Q)         0.518     3.656 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/Q
                         net (fo=22, routed)          0.853     4.509    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[0]
    SLICE_X35Y107        LUT2 (Prop_lut2_I1_O)        0.150     4.659 f  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.946     5.605    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X35Y102        LUT5 (Prop_lut5_I2_O)        0.352     5.957 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          1.101     7.058    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X30Y96         LUT4 (Prop_lut4_I3_O)        0.326     7.384 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.384    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X30Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.917 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.917    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X30Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.034 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.034    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X30Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.253 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           1.013     9.266    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]
    SLICE_X32Y96         LUT3 (Prop_lut3_I0_O)        0.321     9.587 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1/O
                         net (fo=1, routed)           0.000     9.587    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[8]
    SLICE_X32Y96         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.479    12.658    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X32Y96         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X32Y96         FDRE (Setup_fdre_C_D)        0.118    12.751    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         12.751    
                         arrival time                          -9.587    
  -------------------------------------------------------------------
                         slack                                  3.163    

Slack (MET) :             3.395ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.222ns  (logic 2.527ns (40.617%)  route 3.695ns (59.384%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.844     3.138    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X32Y104        FDSE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y104        FDSE (Prop_fdse_C_Q)         0.518     3.656 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/Q
                         net (fo=22, routed)          0.853     4.509    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[0]
    SLICE_X35Y107        LUT2 (Prop_lut2_I1_O)        0.150     4.659 f  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.946     5.605    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X35Y102        LUT5 (Prop_lut5_I2_O)        0.352     5.957 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          1.101     7.058    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X30Y96         LUT4 (Prop_lut4_I3_O)        0.326     7.384 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.384    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X30Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.917 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.917    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X30Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.232 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.795     9.027    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X29Y97         LUT3 (Prop_lut3_I0_O)        0.333     9.360 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     9.360    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X29Y97         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.526    12.705    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y97         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.129    12.834    
                         clock uncertainty           -0.154    12.680    
    SLICE_X29Y97         FDRE (Setup_fdre_C_D)        0.075    12.755    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.755    
                         arrival time                          -9.360    
  -------------------------------------------------------------------
                         slack                                  3.395    

Slack (MET) :             3.478ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.095ns  (logic 2.618ns (42.954%)  route 3.477ns (57.046%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.844     3.138    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X32Y104        FDSE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y104        FDSE (Prop_fdse_C_Q)         0.518     3.656 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/Q
                         net (fo=22, routed)          0.853     4.509    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[0]
    SLICE_X35Y107        LUT2 (Prop_lut2_I1_O)        0.150     4.659 f  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.946     5.605    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X35Y102        LUT5 (Prop_lut5_I2_O)        0.352     5.957 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          1.101     7.058    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X30Y96         LUT4 (Prop_lut4_I3_O)        0.326     7.384 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.384    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X30Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.917 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.917    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X30Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.034 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.034    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X30Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.349 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.577     8.926    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X29Y97         LUT3 (Prop_lut3_I0_O)        0.307     9.233 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000     9.233    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[11]
    SLICE_X29Y97         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.526    12.705    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y97         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.129    12.834    
                         clock uncertainty           -0.154    12.680    
    SLICE_X29Y97         FDRE (Setup_fdre_C_D)        0.031    12.711    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         12.711    
                         arrival time                          -9.233    
  -------------------------------------------------------------------
                         slack                                  3.478    

Slack (MET) :             3.612ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.005ns  (logic 2.537ns (42.249%)  route 3.468ns (57.751%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.844     3.138    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X32Y104        FDSE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y104        FDSE (Prop_fdse_C_Q)         0.518     3.656 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/Q
                         net (fo=22, routed)          0.853     4.509    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[0]
    SLICE_X35Y107        LUT2 (Prop_lut2_I1_O)        0.150     4.659 f  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.946     5.605    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X35Y102        LUT5 (Prop_lut5_I2_O)        0.352     5.957 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          1.101     7.058    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X30Y96         LUT4 (Prop_lut4_I3_O)        0.326     7.384 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.384    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X30Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.917 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.917    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X30Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.240 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.568     8.808    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X29Y97         LUT3 (Prop_lut3_I0_O)        0.335     9.143 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000     9.143    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X29Y97         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.526    12.705    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y97         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.129    12.834    
                         clock uncertainty           -0.154    12.680    
    SLICE_X29Y97         FDRE (Setup_fdre_C_D)        0.075    12.755    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         12.755    
                         arrival time                          -9.143    
  -------------------------------------------------------------------
                         slack                                  3.612    

Slack (MET) :             3.714ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.859ns  (logic 2.419ns (41.285%)  route 3.440ns (58.715%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.844     3.138    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X32Y104        FDSE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y104        FDSE (Prop_fdse_C_Q)         0.518     3.656 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/Q
                         net (fo=22, routed)          0.853     4.509    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[0]
    SLICE_X35Y107        LUT2 (Prop_lut2_I1_O)        0.150     4.659 f  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.946     5.605    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X35Y102        LUT5 (Prop_lut5_I2_O)        0.352     5.957 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          1.101     7.058    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X30Y96         LUT4 (Prop_lut4_I3_O)        0.326     7.384 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.384    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X30Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.917 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.917    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X30Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.156 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.540     8.696    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]
    SLICE_X29Y97         LUT3 (Prop_lut3_I0_O)        0.301     8.997 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1/O
                         net (fo=1, routed)           0.000     8.997    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[6]
    SLICE_X29Y97         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.526    12.705    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y97         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.129    12.834    
                         clock uncertainty           -0.154    12.680    
    SLICE_X29Y97         FDRE (Setup_fdre_C_D)        0.032    12.712    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         12.712    
                         arrival time                          -8.997    
  -------------------------------------------------------------------
                         slack                                  3.714    

Slack (MET) :             3.723ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.848ns  (logic 2.536ns (43.368%)  route 3.312ns (56.632%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.844     3.138    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X32Y104        FDSE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y104        FDSE (Prop_fdse_C_Q)         0.518     3.656 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/Q
                         net (fo=22, routed)          0.853     4.509    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[0]
    SLICE_X35Y107        LUT2 (Prop_lut2_I1_O)        0.150     4.659 f  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.946     5.605    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X35Y102        LUT5 (Prop_lut5_I2_O)        0.352     5.957 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          1.101     7.058    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X30Y96         LUT4 (Prop_lut4_I3_O)        0.326     7.384 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.384    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X30Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.917 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.917    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X30Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.034 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.034    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X30Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.273 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.412     8.685    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]
    SLICE_X29Y97         LUT3 (Prop_lut3_I0_O)        0.301     8.986 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]_i_1/O
                         net (fo=1, routed)           0.000     8.986    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[10]
    SLICE_X29Y97         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.526    12.705    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y97         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism              0.129    12.834    
                         clock uncertainty           -0.154    12.680    
    SLICE_X29Y97         FDRE (Setup_fdre_C_D)        0.029    12.709    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                         12.709    
                         arrival time                          -8.986    
  -------------------------------------------------------------------
                         slack                                  3.723    

Slack (MET) :             3.822ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.795ns  (logic 2.251ns (38.846%)  route 3.544ns (61.154%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.844     3.138    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X32Y104        FDSE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y104        FDSE (Prop_fdse_C_Q)         0.518     3.656 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/Q
                         net (fo=22, routed)          0.853     4.509    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[0]
    SLICE_X35Y107        LUT2 (Prop_lut2_I1_O)        0.150     4.659 f  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.946     5.605    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X35Y102        LUT5 (Prop_lut5_I2_O)        0.352     5.957 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          1.101     7.058    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X30Y96         LUT4 (Prop_lut4_I3_O)        0.326     7.384 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.384    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X30Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.962 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.644     8.606    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]
    SLICE_X29Y97         LUT3 (Prop_lut3_I0_O)        0.327     8.933 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]_i_1/O
                         net (fo=1, routed)           0.000     8.933    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[2]
    SLICE_X29Y97         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.526    12.705    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y97         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/C
                         clock pessimism              0.129    12.834    
                         clock uncertainty           -0.154    12.680    
    SLICE_X29Y97         FDRE (Setup_fdre_C_D)        0.075    12.755    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]
  -------------------------------------------------------------------
                         required time                         12.755    
                         arrival time                          -8.933    
  -------------------------------------------------------------------
                         slack                                  3.822    

Slack (MET) :             3.880ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.692ns  (logic 2.393ns (42.039%)  route 3.299ns (57.961%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.844     3.138    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X32Y104        FDSE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y104        FDSE (Prop_fdse_C_Q)         0.518     3.656 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/Q
                         net (fo=22, routed)          0.853     4.509    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[0]
    SLICE_X35Y107        LUT2 (Prop_lut2_I1_O)        0.150     4.659 f  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.946     5.605    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X35Y102        LUT5 (Prop_lut5_I2_O)        0.352     5.957 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          1.101     7.058    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X30Y96         LUT4 (Prop_lut4_I3_O)        0.326     7.384 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.384    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X30Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.917 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.917    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X30Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.136 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.400     8.535    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]
    SLICE_X29Y97         LUT3 (Prop_lut3_I0_O)        0.295     8.830 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1/O
                         net (fo=1, routed)           0.000     8.830    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[4]
    SLICE_X29Y97         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.526    12.705    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y97         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                         clock pessimism              0.129    12.834    
                         clock uncertainty           -0.154    12.680    
    SLICE_X29Y97         FDRE (Setup_fdre_C_D)        0.031    12.711    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
  -------------------------------------------------------------------
                         required time                         12.711    
                         arrival time                          -8.830    
  -------------------------------------------------------------------
                         slack                                  3.880    

Slack (MET) :             3.929ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.646ns  (logic 2.079ns (36.820%)  route 3.567ns (63.180%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.844     3.138    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X32Y104        FDSE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y104        FDSE (Prop_fdse_C_Q)         0.518     3.656 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/Q
                         net (fo=22, routed)          0.853     4.509    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[0]
    SLICE_X35Y107        LUT2 (Prop_lut2_I1_O)        0.150     4.659 f  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.946     5.605    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X35Y102        LUT5 (Prop_lut5_I2_O)        0.352     5.957 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          1.102     7.059    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X30Y96         LUT4 (Prop_lut4_I3_O)        0.326     7.385 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_11/O
                         net (fo=1, routed)           0.000     7.385    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[0]
    SLICE_X30Y96         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     7.812 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[1]
                         net (fo=1, routed)           0.666     8.478    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]
    SLICE_X32Y96         LUT3 (Prop_lut3_I0_O)        0.306     8.784 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]_i_1/O
                         net (fo=1, routed)           0.000     8.784    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[1]
    SLICE_X32Y96         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.479    12.658    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X32Y96         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X32Y96         FDRE (Setup_fdre_C_D)        0.081    12.714    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]
  -------------------------------------------------------------------
                         required time                         12.714    
                         arrival time                          -8.784    
  -------------------------------------------------------------------
                         slack                                  3.929    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.350%)  route 0.223ns (57.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.639     0.975    SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X36Y100        FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/Q
                         net (fo=1, routed)           0.223     1.362    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X34Y97         SRLC32E                                      r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.826     1.192    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y97         SRLC32E                                      r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.035     1.157    
    SLICE_X34Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.340    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/UTIL/U0/ip2bus_rdack_i_D1_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.629%)  route 0.255ns (64.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.557     0.893    SCS_CT_OV_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X43Y99         FDRE                                         r  SCS_CT_OV_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  SCS_CT_OV_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=25, routed)          0.255     1.288    SCS_CT_OV_i/UTIL/U0/I_SLAVE_ATTACHMENT/rst
    SLICE_X45Y100        FDRE                                         r  SCS_CT_OV_i/UTIL/U0/ip2bus_rdack_i_D1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.911     1.277    SCS_CT_OV_i/UTIL/U0/s_axi_aclk
    SLICE_X45Y100        FDRE                                         r  SCS_CT_OV_i/UTIL/U0/ip2bus_rdack_i_D1_reg/C
                         clock pessimism             -0.035     1.242    
    SLICE_X45Y100        FDRE (Hold_fdre_C_R)        -0.018     1.224    SCS_CT_OV_i/UTIL/U0/ip2bus_rdack_i_D1_reg
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.473%)  route 0.268ns (65.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.557     0.893    SCS_CT_OV_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X43Y99         FDRE                                         r  SCS_CT_OV_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  SCS_CT_OV_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=25, routed)          0.268     1.302    SCS_CT_OV_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]
    SLICE_X41Y101        FDRE                                         r  SCS_CT_OV_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.911     1.277    SCS_CT_OV_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X41Y101        FDRE                                         r  SCS_CT_OV_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/C
                         clock pessimism             -0.035     1.242    
    SLICE_X41Y101        FDRE (Hold_fdre_C_R)        -0.018     1.224    SCS_CT_OV_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.473%)  route 0.268ns (65.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.557     0.893    SCS_CT_OV_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X43Y99         FDRE                                         r  SCS_CT_OV_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  SCS_CT_OV_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=25, routed)          0.268     1.302    SCS_CT_OV_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]
    SLICE_X41Y101        FDRE                                         r  SCS_CT_OV_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.911     1.277    SCS_CT_OV_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X41Y101        FDRE                                         r  SCS_CT_OV_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_reg/C
                         clock pessimism             -0.035     1.242    
    SLICE_X41Y101        FDRE (Hold_fdre_C_R)        -0.018     1.224    SCS_CT_OV_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.148ns (37.429%)  route 0.247ns (62.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.639     0.975    SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X36Y100        FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDRE (Prop_fdre_C_Q)         0.148     1.123 r  SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.247     1.370    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[32]
    SLICE_X32Y98         SRLC32E                                      r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.826     1.192    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y98         SRLC32E                                      r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
                         clock pessimism             -0.035     1.157    
    SLICE_X32Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.287    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.787%)  route 0.160ns (53.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.575     0.911    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y91         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/Q
                         net (fo=1, routed)           0.160     1.212    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[3]
    SLICE_X30Y94         SRLC32E                                      r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.844     1.210    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y94         SRLC32E                                      r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.282     0.928    
    SLICE_X30Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.111    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.557     0.893    SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X37Y98         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[32]/Q
                         net (fo=1, routed)           0.052     1.086    SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[32]
    SLICE_X36Y98         LUT6 (Prop_lut6_I5_O)        0.045     1.131 r  SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[32]_i_1/O
                         net (fo=1, routed)           0.000     1.131    SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]
    SLICE_X36Y98         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.825     1.191    SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X36Y98         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/C
                         clock pessimism             -0.285     0.906    
    SLICE_X36Y98         FDRE (Hold_fdre_C_D)         0.121     1.027    SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.131    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.186ns (34.097%)  route 0.359ns (65.903%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.576     0.912    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X29Y96         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y96         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[21]/Q
                         net (fo=1, routed)           0.359     1.412    SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[21]
    SLICE_X29Y101        LUT4 (Prop_lut4_I0_O)        0.045     1.457 r  SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[22]_i_1/O
                         net (fo=1, routed)           0.000     1.457    SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[22]
    SLICE_X29Y101        FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.931     1.297    SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X29Y101        FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X29Y101        FDRE (Hold_fdre_C_D)         0.091     1.353    SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.457    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.391%)  route 0.119ns (44.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.558     0.894    SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X34Y94         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y94         FDRE (Prop_fdre_C_Q)         0.148     1.042 r  SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/Q
                         net (fo=1, routed)           0.119     1.161    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[33]
    SLICE_X32Y93         SRLC32E                                      r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.825     1.191    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y93         SRLC32E                                      r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
                         clock pessimism             -0.264     0.927    
    SLICE_X32Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129     1.056    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.558     0.894    SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y94         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[19]/Q
                         net (fo=1, routed)           0.054     1.089    SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[19]
    SLICE_X34Y94         LUT6 (Prop_lut6_I5_O)        0.045     1.134 r  SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[19]_i_1/O
                         net (fo=1, routed)           0.000     1.134    SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[19]
    SLICE_X34Y94         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.825     1.191    SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X34Y94         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/C
                         clock pessimism             -0.284     0.907    
    SLICE_X34Y94         FDRE (Hold_fdre_C_D)         0.121     1.028    SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.134    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X40Y102   SCS_CT_OV_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y100   SCS_CT_OV_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y101   SCS_CT_OV_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y101   SCS_CT_OV_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y98    SCS_CT_OV_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y98    SCS_CT_OV_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y98    SCS_CT_OV_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y96    SCS_CT_OV_i/DATA/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[7].reg1_reg[7]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y96    SCS_CT_OV_i/DATA/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[8].reg1_reg[8]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y105   SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y105   SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y105   SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y105   SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y106   SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y106   SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y92    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y92    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y92    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y86    SCS_CT_OV_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y93    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y93    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y93    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y97    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_SCS_CT_OV_clk_wiz_0_0
  To Clock:  clk_out1_SCS_CT_OV_clk_wiz_0_0

Setup :            4  Failing Endpoints,  Worst Slack       -0.793ns,  Total Violation       -2.024ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.793ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_CT_OV_clk_wiz_0_0  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.815ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@2.174ns - clk_out2_SCS_CT_OV_clk_wiz_0_0 fall@1.359ns)
  Data Path Delay:        0.989ns  (logic 0.524ns (52.989%)  route 0.465ns (47.011%))
  Logic Levels:           0  
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 3.655 - 2.174 ) 
    Source Clock Delay      (SCD):    1.655ns = ( 3.014 - 1.359 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_CT_OV_clk_wiz_0_0 fall edge)
                                                      1.359     1.359 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.359 f  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.806     3.165    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -0.628 f  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     1.261    SCS_CT_OV_i/clk_wiz_0/inst/clk_out2_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.362 f  SCS_CT_OV_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           1.652     3.014    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/SCS_CLKS[5]
    SLICE_X46Y90         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.524     3.538 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[5]/Q
                         net (fo=1, routed)           0.465     4.003    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[7]_0[5]
    SLICE_X45Y88         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.612     3.786    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.478     3.655    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X45Y88         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[5]/C
                         clock pessimism             -0.174     3.481    
                         clock uncertainty           -0.231     3.250    
    SLICE_X45Y88         FDRE (Setup_fdre_C_D)       -0.040     3.210    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[5]
  -------------------------------------------------------------------
                         required time                          3.210    
                         arrival time                          -4.003    
  -------------------------------------------------------------------
                         slack                                 -0.793    

Slack (VIOLATED) :        -0.611ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_CT_OV_clk_wiz_0_0  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.815ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@2.174ns - clk_out2_SCS_CT_OV_clk_wiz_0_0 fall@1.359ns)
  Data Path Delay:        0.803ns  (logic 0.459ns (57.143%)  route 0.344ns (42.857%))
  Logic Levels:           0  
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 3.656 - 2.174 ) 
    Source Clock Delay      (SCD):    1.653ns = ( 3.012 - 1.359 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_CT_OV_clk_wiz_0_0 fall edge)
                                                      1.359     1.359 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.359 f  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.806     3.165    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -0.628 f  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     1.261    SCS_CT_OV_i/clk_wiz_0/inst/clk_out2_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.362 f  SCS_CT_OV_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           1.650     3.012    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/SCS_CLKS[5]
    SLICE_X49Y88         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDRE (Prop_fdre_C_Q)         0.459     3.471 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[5]/Q
                         net (fo=1, routed)           0.344     3.815    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/D[5]
    SLICE_X45Y89         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.612     3.786    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.479     3.656    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X45Y89         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[5]/C
                         clock pessimism             -0.174     3.482    
                         clock uncertainty           -0.231     3.251    
    SLICE_X45Y89         FDRE (Setup_fdre_C_D)       -0.047     3.204    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[5]
  -------------------------------------------------------------------
                         required time                          3.204    
                         arrival time                          -3.815    
  -------------------------------------------------------------------
                         slack                                 -0.611    

Slack (VIOLATED) :        -0.390ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_CT_OV_clk_wiz_0_0  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.902ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@2.174ns - clk_out2_SCS_CT_OV_clk_wiz_0_0 rise@0.272ns)
  Data Path Delay:        1.665ns  (logic 0.456ns (27.390%)  route 1.209ns (72.610%))
  Logic Levels:           0  
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 3.656 - 2.174 ) 
    Source Clock Delay      (SCD):    1.657ns = ( 1.929 - 0.272 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.272     0.272 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.272 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.806     2.078    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.715 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     0.174    SCS_CT_OV_i/clk_wiz_0/inst/clk_out2_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.275 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           1.654     1.929    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/SCS_CLKS[1]
    SLICE_X47Y93         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDRE (Prop_fdre_C_Q)         0.456     2.385 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[1]/Q
                         net (fo=1, routed)           1.209     3.594    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[7]_0[1]
    SLICE_X47Y90         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.612     3.786    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.479     3.656    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X47Y90         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[1]/C
                         clock pessimism             -0.174     3.482    
                         clock uncertainty           -0.231     3.251    
    SLICE_X47Y90         FDRE (Setup_fdre_C_D)       -0.047     3.204    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[1]
  -------------------------------------------------------------------
                         required time                          3.204    
                         arrival time                          -3.594    
  -------------------------------------------------------------------
                         slack                                 -0.390    

Slack (VIOLATED) :        -0.230ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_CT_OV_clk_wiz_0_0  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.902ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@2.174ns - clk_out2_SCS_CT_OV_clk_wiz_0_0 rise@0.272ns)
  Data Path Delay:        1.507ns  (logic 0.456ns (30.251%)  route 1.051ns (69.749%))
  Logic Levels:           0  
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 3.655 - 2.174 ) 
    Source Clock Delay      (SCD):    1.657ns = ( 1.929 - 0.272 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.272     0.272 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.272 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.806     2.078    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.715 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     0.174    SCS_CT_OV_i/clk_wiz_0/inst/clk_out2_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.275 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           1.654     1.929    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/SCS_CLKS[1]
    SLICE_X47Y93         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDRE (Prop_fdre_C_Q)         0.456     2.385 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[1]/Q
                         net (fo=1, routed)           1.051     3.436    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/D[1]
    SLICE_X47Y88         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.612     3.786    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.478     3.655    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X47Y88         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[1]/C
                         clock pessimism             -0.174     3.481    
                         clock uncertainty           -0.231     3.250    
    SLICE_X47Y88         FDRE (Setup_fdre_C_D)       -0.043     3.207    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[1]
  -------------------------------------------------------------------
                         required time                          3.207    
                         arrival time                          -3.436    
  -------------------------------------------------------------------
                         slack                                 -0.230    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_CT_OV_clk_wiz_0_0  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.272ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_out2_SCS_CT_OV_clk_wiz_0_0 rise@0.272ns)
  Data Path Delay:        0.518ns  (logic 0.141ns (27.200%)  route 0.377ns (72.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.560ns = ( 0.831 - 0.272 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.272     0.272 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.272 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.597     0.868    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.281 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     0.248    SCS_CT_OV_i/clk_wiz_0/inst/clk_out2_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.274 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           0.558     0.831    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/SCS_CLKS[1]
    SLICE_X47Y93         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDRE (Prop_fdre_C_Q)         0.141     0.972 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[1]/Q
                         net (fo=1, routed)           0.377     1.350    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/D[1]
    SLICE_X47Y88         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.864     0.864    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.824     0.826    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X47Y88         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[1]/C
                         clock pessimism              0.050     0.876    
                         clock uncertainty            0.231     1.107    
    SLICE_X47Y88         FDRE (Hold_fdre_C_D)         0.076     1.183    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.183    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_CT_OV_clk_wiz_0_0  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.272ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_out2_SCS_CT_OV_clk_wiz_0_0 rise@0.272ns)
  Data Path Delay:        0.579ns  (logic 0.141ns (24.359%)  route 0.438ns (75.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.560ns = ( 0.831 - 0.272 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.272     0.272 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.272 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.597     0.868    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.281 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     0.248    SCS_CT_OV_i/clk_wiz_0/inst/clk_out2_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.274 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           0.558     0.831    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/SCS_CLKS[1]
    SLICE_X47Y93         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDRE (Prop_fdre_C_Q)         0.141     0.972 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[1]/Q
                         net (fo=1, routed)           0.438     1.410    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[7]_0[1]
    SLICE_X47Y90         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.864     0.864    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.825     0.827    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X47Y90         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[1]/C
                         clock pessimism              0.050     0.877    
                         clock uncertainty            0.231     1.108    
    SLICE_X47Y90         FDRE (Hold_fdre_C_D)         0.075     1.183    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.183    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.999ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_CT_OV_clk_wiz_0_0  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.359ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_out2_SCS_CT_OV_clk_wiz_0_0 fall@1.359ns)
  Data Path Delay:        0.266ns  (logic 0.146ns (54.836%)  route 0.120ns (45.164%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.557ns = ( 1.915 - 1.359 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_CT_OV_clk_wiz_0_0 fall edge)
                                                      1.359     1.359 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.359 f  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.597     1.955    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.806 f  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.335    SCS_CT_OV_i/clk_wiz_0/inst/clk_out2_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.361 f  SCS_CT_OV_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           0.555     1.915    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/SCS_CLKS[5]
    SLICE_X49Y88         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDRE (Prop_fdre_C_Q)         0.146     2.061 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[5]/Q
                         net (fo=1, routed)           0.120     2.182    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/D[5]
    SLICE_X45Y89         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.864     0.864    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.824     0.826    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X45Y89         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[5]/C
                         clock pessimism              0.050     0.876    
                         clock uncertainty            0.231     1.107    
    SLICE_X45Y89         FDRE (Hold_fdre_C_D)         0.075     1.182    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.999    

Slack (MET) :             1.053ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_CT_OV_clk_wiz_0_0  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.359ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_out2_SCS_CT_OV_clk_wiz_0_0 fall@1.359ns)
  Data Path Delay:        0.321ns  (logic 0.167ns (52.044%)  route 0.154ns (47.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.559ns = ( 1.917 - 1.359 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_CT_OV_clk_wiz_0_0 fall edge)
                                                      1.359     1.359 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.359 f  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.597     1.955    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.806 f  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.335    SCS_CT_OV_i/clk_wiz_0/inst/clk_out2_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.361 f  SCS_CT_OV_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           0.557     1.917    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/SCS_CLKS[5]
    SLICE_X46Y90         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.167     2.084 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[5]/Q
                         net (fo=1, routed)           0.154     2.238    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[7]_0[5]
    SLICE_X45Y88         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.864     0.864    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.824     0.826    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X45Y88         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[5]/C
                         clock pessimism              0.050     0.876    
                         clock uncertainty            0.231     1.107    
    SLICE_X45Y88         FDRE (Hold_fdre_C_D)         0.078     1.185    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  1.053    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_SCS_CT_OV_clk_wiz_0_0
  To Clock:  clk_out1_SCS_CT_OV_clk_wiz_0_0

Setup :            4  Failing Endpoints,  Worst Slack       -1.028ns,  Total Violation       -2.237ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.291ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.028ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_CT_OV_clk_wiz_0_0  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.543ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@2.174ns - clk_out3_SCS_CT_OV_clk_wiz_0_0 fall@1.630ns)
  Data Path Delay:        0.899ns  (logic 0.459ns (51.059%)  route 0.440ns (48.941%))
  Logic Levels:           0  
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 3.656 - 2.174 ) 
    Source Clock Delay      (SCD):    1.654ns = ( 3.284 - 1.630 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_CT_OV_clk_wiz_0_0 fall edge)
                                                      1.630     1.630 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.630 f  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.806     3.436    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -0.357 f  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     1.532    SCS_CT_OV_i/clk_wiz_0/inst/clk_out3_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.633 f  SCS_CT_OV_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4, routed)           1.651     3.284    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/SCS_CLKS[6]
    SLICE_X43Y88         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y88         FDRE (Prop_fdre_C_Q)         0.459     3.743 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[6]/Q
                         net (fo=1, routed)           0.440     4.183    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/D[6]
    SLICE_X45Y89         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.612     3.786    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.479     3.656    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X45Y89         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[6]/C
                         clock pessimism             -0.174     3.482    
                         clock uncertainty           -0.231     3.251    
    SLICE_X45Y89         FDRE (Setup_fdre_C_D)       -0.095     3.156    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[6]
  -------------------------------------------------------------------
                         required time                          3.156    
                         arrival time                          -4.183    
  -------------------------------------------------------------------
                         slack                                 -1.028    

Slack (VIOLATED) :        -0.900ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_CT_OV_clk_wiz_0_0  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.543ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@2.174ns - clk_out3_SCS_CT_OV_clk_wiz_0_0 fall@1.630ns)
  Data Path Delay:        0.804ns  (logic 0.459ns (57.072%)  route 0.345ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 3.656 - 2.174 ) 
    Source Clock Delay      (SCD):    1.654ns = ( 3.284 - 1.630 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_CT_OV_clk_wiz_0_0 fall edge)
                                                      1.630     1.630 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.630 f  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.806     3.436    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -0.357 f  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     1.532    SCS_CT_OV_i/clk_wiz_0/inst/clk_out3_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.633 f  SCS_CT_OV_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4, routed)           1.651     3.284    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/SCS_CLKS[6]
    SLICE_X49Y89         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y89         FDRE (Prop_fdre_C_Q)         0.459     3.743 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[6]/Q
                         net (fo=1, routed)           0.345     4.089    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[7]_0[6]
    SLICE_X45Y89         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.612     3.786    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.479     3.656    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X45Y89         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[6]/C
                         clock pessimism             -0.174     3.482    
                         clock uncertainty           -0.231     3.251    
    SLICE_X45Y89         FDRE (Setup_fdre_C_D)       -0.062     3.189    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[6]
  -------------------------------------------------------------------
                         required time                          3.189    
                         arrival time                          -4.089    
  -------------------------------------------------------------------
                         slack                                 -0.900    

Slack (VIOLATED) :        -0.224ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_CT_OV_clk_wiz_0_0  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.630ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@2.174ns - clk_out3_SCS_CT_OV_clk_wiz_0_0 rise@0.543ns)
  Data Path Delay:        1.180ns  (logic 0.456ns (38.635%)  route 0.724ns (61.365%))
  Logic Levels:           0  
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 3.655 - 2.174 ) 
    Source Clock Delay      (SCD):    1.657ns = ( 2.200 - 0.543 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.543     0.543 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.543 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.806     2.349    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.444 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     0.445    SCS_CT_OV_i/clk_wiz_0/inst/clk_out3_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.546 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4, routed)           1.654     2.200    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/SCS_CLKS[2]
    SLICE_X47Y94         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.456     2.656 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[2]/Q
                         net (fo=1, routed)           0.724     3.381    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/D[2]
    SLICE_X47Y88         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.612     3.786    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.478     3.655    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X47Y88         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[2]/C
                         clock pessimism             -0.174     3.481    
                         clock uncertainty           -0.231     3.250    
    SLICE_X47Y88         FDRE (Setup_fdre_C_D)       -0.093     3.157    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[2]
  -------------------------------------------------------------------
                         required time                          3.157    
                         arrival time                          -3.381    
  -------------------------------------------------------------------
                         slack                                 -0.224    

Slack (VIOLATED) :        -0.085ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_CT_OV_clk_wiz_0_0  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.630ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@2.174ns - clk_out3_SCS_CT_OV_clk_wiz_0_0 rise@0.543ns)
  Data Path Delay:        1.073ns  (logic 0.456ns (42.498%)  route 0.617ns (57.502%))
  Logic Levels:           0  
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 3.656 - 2.174 ) 
    Source Clock Delay      (SCD):    1.657ns = ( 2.200 - 0.543 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.543     0.543 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.543 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.806     2.349    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.444 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     0.445    SCS_CT_OV_i/clk_wiz_0/inst/clk_out3_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.546 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4, routed)           1.654     2.200    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/SCS_CLKS[2]
    SLICE_X47Y94         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.456     2.656 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[2]/Q
                         net (fo=1, routed)           0.617     3.273    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[7]_0[2]
    SLICE_X47Y90         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.612     3.786    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.479     3.656    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X47Y90         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[2]/C
                         clock pessimism             -0.174     3.482    
                         clock uncertainty           -0.231     3.251    
    SLICE_X47Y90         FDRE (Setup_fdre_C_D)       -0.062     3.189    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[2]
  -------------------------------------------------------------------
                         required time                          3.189    
                         arrival time                          -3.273    
  -------------------------------------------------------------------
                         slack                                 -0.085    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_CT_OV_clk_wiz_0_0  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.543ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_out3_SCS_CT_OV_clk_wiz_0_0 rise@0.543ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.421%)  route 0.226ns (61.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.560ns = ( 1.103 - 0.543 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.543     0.543 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.543 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.597     1.140    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.009 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     0.519    SCS_CT_OV_i/clk_wiz_0/inst/clk_out3_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.545 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4, routed)           0.558     1.103    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/SCS_CLKS[2]
    SLICE_X47Y94         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.141     1.244 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[2]/Q
                         net (fo=1, routed)           0.226     1.470    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[7]_0[2]
    SLICE_X47Y90         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.864     0.864    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.825     0.827    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X47Y90         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[2]/C
                         clock pessimism              0.050     0.877    
                         clock uncertainty            0.231     1.108    
    SLICE_X47Y90         FDRE (Hold_fdre_C_D)         0.071     1.179    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_CT_OV_clk_wiz_0_0  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.543ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_out3_SCS_CT_OV_clk_wiz_0_0 rise@0.543ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.549%)  route 0.279ns (66.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.560ns = ( 1.103 - 0.543 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.543     0.543 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.543 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.597     1.140    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.009 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     0.519    SCS_CT_OV_i/clk_wiz_0/inst/clk_out3_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.545 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4, routed)           0.558     1.103    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/SCS_CLKS[2]
    SLICE_X47Y94         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.141     1.244 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[2]/Q
                         net (fo=1, routed)           0.279     1.523    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/D[2]
    SLICE_X47Y88         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.864     0.864    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.824     0.826    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X47Y88         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[2]/C
                         clock pessimism              0.050     0.876    
                         clock uncertainty            0.231     1.107    
    SLICE_X47Y88         FDRE (Hold_fdre_C_D)         0.047     1.154    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           1.523    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             1.275ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_CT_OV_clk_wiz_0_0  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.630ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_out3_SCS_CT_OV_clk_wiz_0_0 fall@1.630ns)
  Data Path Delay:        0.266ns  (logic 0.146ns (54.836%)  route 0.120ns (45.164%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.557ns = ( 2.187 - 1.630 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_CT_OV_clk_wiz_0_0 fall edge)
                                                      1.630     1.630 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.630 f  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.597     2.227    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150     1.078 f  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.606    SCS_CT_OV_i/clk_wiz_0/inst/clk_out3_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.632 f  SCS_CT_OV_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4, routed)           0.555     2.187    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/SCS_CLKS[6]
    SLICE_X49Y89         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y89         FDRE (Prop_fdre_C_Q)         0.146     2.333 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[6]/Q
                         net (fo=1, routed)           0.120     2.453    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[7]_0[6]
    SLICE_X45Y89         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.864     0.864    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.824     0.826    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X45Y89         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[6]/C
                         clock pessimism              0.050     0.876    
                         clock uncertainty            0.231     1.107    
    SLICE_X45Y89         FDRE (Hold_fdre_C_D)         0.071     1.178    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           2.453    
  -------------------------------------------------------------------
                         slack                                  1.275    

Slack (MET) :             1.345ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_CT_OV_clk_wiz_0_0  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.630ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_out3_SCS_CT_OV_clk_wiz_0_0 fall@1.630ns)
  Data Path Delay:        0.310ns  (logic 0.146ns (47.103%)  route 0.164ns (52.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns = ( 2.188 - 1.630 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_CT_OV_clk_wiz_0_0 fall edge)
                                                      1.630     1.630 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.630 f  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.597     2.227    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150     1.078 f  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.606    SCS_CT_OV_i/clk_wiz_0/inst/clk_out3_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.632 f  SCS_CT_OV_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=4, routed)           0.556     2.188    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/SCS_CLKS[6]
    SLICE_X43Y88         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y88         FDRE (Prop_fdre_C_Q)         0.146     2.334 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[6]/Q
                         net (fo=1, routed)           0.164     2.498    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/D[6]
    SLICE_X45Y89         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.864     0.864    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.824     0.826    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X45Y89         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[6]/C
                         clock pessimism              0.050     0.876    
                         clock uncertainty            0.231     1.107    
    SLICE_X45Y89         FDRE (Hold_fdre_C_D)         0.046     1.153    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.153    
                         arrival time                           2.498    
  -------------------------------------------------------------------
                         slack                                  1.345    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_SCS_CT_OV_clk_wiz_0_0
  To Clock:  clk_out1_SCS_CT_OV_clk_wiz_0_0

Setup :            4  Failing Endpoints,  Worst Slack       -1.151ns,  Total Violation       -2.673ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.469ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.151ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_SCS_CT_OV_clk_wiz_0_0  {rise@0.815ns fall@1.902ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.272ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@2.174ns - clk_out4_SCS_CT_OV_clk_wiz_0_0 fall@1.902ns)
  Data Path Delay:        0.749ns  (logic 0.459ns (61.282%)  route 0.290ns (38.718%))
  Logic Levels:           0  
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 3.655 - 2.174 ) 
    Source Clock Delay      (SCD):    1.654ns = ( 3.556 - 1.902 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_CT_OV_clk_wiz_0_0 fall edge)
                                                      1.902     1.902 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.902 f  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.806     3.708    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.793    -0.085 f  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889     1.804    SCS_CT_OV_i/clk_wiz_0/inst/clk_out4_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.905 f  SCS_CT_OV_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=4, routed)           1.651     3.556    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/SCS_CLKS[7]
    SLICE_X44Y88         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDRE (Prop_fdre_C_Q)         0.459     4.015 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[7]/Q
                         net (fo=1, routed)           0.290     4.305    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/D[7]
    SLICE_X47Y88         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.612     3.786    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.478     3.655    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X47Y88         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[7]/C
                         clock pessimism             -0.174     3.481    
                         clock uncertainty           -0.231     3.250    
    SLICE_X47Y88         FDRE (Setup_fdre_C_D)       -0.095     3.155    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[7]
  -------------------------------------------------------------------
                         required time                          3.155    
                         arrival time                          -4.305    
  -------------------------------------------------------------------
                         slack                                 -1.151    

Slack (VIOLATED) :        -1.138ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_SCS_CT_OV_clk_wiz_0_0  {rise@0.815ns fall@1.902ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.272ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@2.174ns - clk_out4_SCS_CT_OV_clk_wiz_0_0 fall@1.902ns)
  Data Path Delay:        0.785ns  (logic 0.459ns (58.484%)  route 0.326ns (41.516%))
  Logic Levels:           0  
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 3.655 - 2.174 ) 
    Source Clock Delay      (SCD):    1.654ns = ( 3.556 - 1.902 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_CT_OV_clk_wiz_0_0 fall edge)
                                                      1.902     1.902 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.902 f  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.806     3.708    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.793    -0.085 f  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889     1.804    SCS_CT_OV_i/clk_wiz_0/inst/clk_out4_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.905 f  SCS_CT_OV_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=4, routed)           1.651     3.556    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/SCS_CLKS[7]
    SLICE_X44Y88         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDRE (Prop_fdre_C_Q)         0.459     4.015 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[7]/Q
                         net (fo=1, routed)           0.326     4.341    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[7]_0[7]
    SLICE_X47Y88         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.612     3.786    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.478     3.655    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X47Y88         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[7]/C
                         clock pessimism             -0.174     3.481    
                         clock uncertainty           -0.231     3.250    
    SLICE_X47Y88         FDRE (Setup_fdre_C_D)       -0.047     3.203    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[7]
  -------------------------------------------------------------------
                         required time                          3.203    
                         arrival time                          -4.341    
  -------------------------------------------------------------------
                         slack                                 -1.138    

Slack (VIOLATED) :        -0.253ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SCS_CT_OV_clk_wiz_0_0  {rise@0.815ns fall@1.902ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.359ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@2.174ns - clk_out4_SCS_CT_OV_clk_wiz_0_0 rise@0.815ns)
  Data Path Delay:        0.990ns  (logic 0.518ns (52.330%)  route 0.472ns (47.670%))
  Logic Levels:           0  
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 3.656 - 2.174 ) 
    Source Clock Delay      (SCD):    1.655ns = ( 2.470 - 0.815 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.815     0.815 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.815 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.806     2.621    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.793    -1.172 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889     0.717    SCS_CT_OV_i/clk_wiz_0/inst/clk_out4_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.818 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=4, routed)           1.652     2.470    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/SCS_CLKS[3]
    SLICE_X46Y89         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y89         FDRE (Prop_fdre_C_Q)         0.518     2.988 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[3]/Q
                         net (fo=1, routed)           0.472     3.460    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[7]_0[3]
    SLICE_X47Y90         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.612     3.786    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.479     3.656    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X47Y90         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[3]/C
                         clock pessimism             -0.174     3.482    
                         clock uncertainty           -0.231     3.251    
    SLICE_X47Y90         FDRE (Setup_fdre_C_D)       -0.043     3.208    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[3]
  -------------------------------------------------------------------
                         required time                          3.208    
                         arrival time                          -3.460    
  -------------------------------------------------------------------
                         slack                                 -0.253    

Slack (VIOLATED) :        -0.132ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SCS_CT_OV_clk_wiz_0_0  {rise@0.815ns fall@1.902ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.359ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@2.174ns - clk_out4_SCS_CT_OV_clk_wiz_0_0 rise@0.815ns)
  Data Path Delay:        0.849ns  (logic 0.518ns (61.013%)  route 0.331ns (38.987%))
  Logic Levels:           0  
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 3.655 - 2.174 ) 
    Source Clock Delay      (SCD):    1.655ns = ( 2.470 - 0.815 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.815     0.815 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.815 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.806     2.621    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.793    -1.172 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889     0.717    SCS_CT_OV_i/clk_wiz_0/inst/clk_out4_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.818 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=4, routed)           1.652     2.470    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/SCS_CLKS[3]
    SLICE_X46Y89         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y89         FDRE (Prop_fdre_C_Q)         0.518     2.988 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[3]/Q
                         net (fo=1, routed)           0.331     3.319    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/D[3]
    SLICE_X47Y88         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.612     3.786    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.478     3.655    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X47Y88         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[3]/C
                         clock pessimism             -0.174     3.481    
                         clock uncertainty           -0.231     3.250    
    SLICE_X47Y88         FDRE (Setup_fdre_C_D)       -0.062     3.188    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[3]
  -------------------------------------------------------------------
                         required time                          3.188    
                         arrival time                          -3.319    
  -------------------------------------------------------------------
                         slack                                 -0.132    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SCS_CT_OV_clk_wiz_0_0  {rise@0.815ns fall@1.902ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.815ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_out4_SCS_CT_OV_clk_wiz_0_0 rise@0.815ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns = ( 1.373 - 0.815 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.815     0.815 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.815 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.597     1.412    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.150     0.262 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529     0.791    SCS_CT_OV_i/clk_wiz_0/inst/clk_out4_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.817 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=4, routed)           0.556     1.373    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/SCS_CLKS[3]
    SLICE_X46Y89         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y89         FDRE (Prop_fdre_C_Q)         0.164     1.537 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[3]/Q
                         net (fo=1, routed)           0.110     1.647    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/D[3]
    SLICE_X47Y88         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.864     0.864    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.824     0.826    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X47Y88         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[3]/C
                         clock pessimism              0.050     0.876    
                         clock uncertainty            0.231     1.107    
    SLICE_X47Y88         FDRE (Hold_fdre_C_D)         0.071     1.178    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SCS_CT_OV_clk_wiz_0_0  {rise@0.815ns fall@1.902ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.815ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_out4_SCS_CT_OV_clk_wiz_0_0 rise@0.815ns)
  Data Path Delay:        0.328ns  (logic 0.164ns (50.018%)  route 0.164ns (49.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.558ns = ( 1.373 - 0.815 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.815     0.815 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.815 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.597     1.412    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.150     0.262 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529     0.791    SCS_CT_OV_i/clk_wiz_0/inst/clk_out4_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.817 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=4, routed)           0.556     1.373    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/SCS_CLKS[3]
    SLICE_X46Y89         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y89         FDRE (Prop_fdre_C_Q)         0.164     1.537 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[3]/Q
                         net (fo=1, routed)           0.164     1.701    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[7]_0[3]
    SLICE_X47Y90         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.864     0.864    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.825     0.827    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X47Y90         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[3]/C
                         clock pessimism              0.050     0.877    
                         clock uncertainty            0.231     1.108    
    SLICE_X47Y90         FDRE (Hold_fdre_C_D)         0.076     1.184    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             1.526ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_SCS_CT_OV_clk_wiz_0_0  {rise@0.815ns fall@1.902ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.902ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_out4_SCS_CT_OV_clk_wiz_0_0 fall@1.902ns)
  Data Path Delay:        0.249ns  (logic 0.146ns (58.675%)  route 0.103ns (41.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns = ( 2.460 - 1.902 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_CT_OV_clk_wiz_0_0 fall edge)
                                                      1.902     1.902 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.902 f  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.597     2.499    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.150     1.349 f  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529     1.878    SCS_CT_OV_i/clk_wiz_0/inst/clk_out4_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.904 f  SCS_CT_OV_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=4, routed)           0.556     2.460    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/SCS_CLKS[7]
    SLICE_X44Y88         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDRE (Prop_fdre_C_Q)         0.146     2.606 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[7]/Q
                         net (fo=1, routed)           0.103     2.709    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[7]_0[7]
    SLICE_X47Y88         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.864     0.864    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.824     0.826    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X47Y88         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[7]/C
                         clock pessimism              0.050     0.876    
                         clock uncertainty            0.231     1.107    
    SLICE_X47Y88         FDRE (Hold_fdre_C_D)         0.075     1.182    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           2.709    
  -------------------------------------------------------------------
                         slack                                  1.526    

Slack (MET) :             1.552ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_SCS_CT_OV_clk_wiz_0_0  {rise@0.815ns fall@1.902ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.902ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_out4_SCS_CT_OV_clk_wiz_0_0 fall@1.902ns)
  Data Path Delay:        0.245ns  (logic 0.146ns (59.592%)  route 0.099ns (40.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns = ( 2.460 - 1.902 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_CT_OV_clk_wiz_0_0 fall edge)
                                                      1.902     1.902 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.902 f  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.597     2.499    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.150     1.349 f  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529     1.878    SCS_CT_OV_i/clk_wiz_0/inst/clk_out4_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.904 f  SCS_CT_OV_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=4, routed)           0.556     2.460    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/SCS_CLKS[7]
    SLICE_X44Y88         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDRE (Prop_fdre_C_Q)         0.146     2.606 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[7]/Q
                         net (fo=1, routed)           0.099     2.705    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/D[7]
    SLICE_X47Y88         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.864     0.864    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.824     0.826    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X47Y88         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[7]/C
                         clock pessimism              0.050     0.876    
                         clock uncertainty            0.231     1.107    
    SLICE_X47Y88         FDRE (Hold_fdre_C_D)         0.046     1.153    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.153    
                         arrival time                           2.705    
  -------------------------------------------------------------------
                         slack                                  1.552    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_SCS_CT_OV_clk_wiz_0_0

Setup :          137  Failing Endpoints,  Worst Slack       -3.811ns,  Total Violation     -487.521ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.811ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.868ns  (logic 0.580ns (31.051%)  route 1.288ns (68.949%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 31.918 - 30.435 ) 
    Source Clock Delay      (SCD):    2.943ns = ( 32.943 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.649    32.943    SCS_CT_OV_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y89         FDRE                                         r  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y89         FDRE (Prop_fdre_C_Q)         0.456    33.399 f  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.473    33.872    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/resetn
    SLICE_X46Y89         LUT1 (Prop_lut1_I0_O)        0.124    33.996 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[7]_i_1/O
                         net (fo=69, routed)          0.815    34.811    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/p_0_in
    SLICE_X48Y97         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.612    32.047    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.481    31.918    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X48Y97         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[29]/C
                         clock pessimism              0.000    31.918    
                         clock uncertainty           -0.490    31.429    
    SLICE_X48Y97         FDRE (Setup_fdre_C_R)       -0.429    31.000    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[29]
  -------------------------------------------------------------------
                         required time                         31.000    
                         arrival time                         -34.811    
  -------------------------------------------------------------------
                         slack                                 -3.811    

Slack (VIOLATED) :        -3.811ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.868ns  (logic 0.580ns (31.051%)  route 1.288ns (68.949%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 31.918 - 30.435 ) 
    Source Clock Delay      (SCD):    2.943ns = ( 32.943 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.649    32.943    SCS_CT_OV_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y89         FDRE                                         r  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y89         FDRE (Prop_fdre_C_Q)         0.456    33.399 f  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.473    33.872    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/resetn
    SLICE_X46Y89         LUT1 (Prop_lut1_I0_O)        0.124    33.996 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[7]_i_1/O
                         net (fo=69, routed)          0.815    34.811    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/p_0_in
    SLICE_X48Y97         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.612    32.047    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.481    31.918    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X48Y97         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[30]/C
                         clock pessimism              0.000    31.918    
                         clock uncertainty           -0.490    31.429    
    SLICE_X48Y97         FDRE (Setup_fdre_C_R)       -0.429    31.000    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[30]
  -------------------------------------------------------------------
                         required time                         31.000    
                         arrival time                         -34.811    
  -------------------------------------------------------------------
                         slack                                 -3.811    

Slack (VIOLATED) :        -3.811ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.868ns  (logic 0.580ns (31.051%)  route 1.288ns (68.949%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 31.918 - 30.435 ) 
    Source Clock Delay      (SCD):    2.943ns = ( 32.943 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.649    32.943    SCS_CT_OV_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y89         FDRE                                         r  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y89         FDRE (Prop_fdre_C_Q)         0.456    33.399 f  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.473    33.872    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/resetn
    SLICE_X46Y89         LUT1 (Prop_lut1_I0_O)        0.124    33.996 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[7]_i_1/O
                         net (fo=69, routed)          0.815    34.811    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/p_0_in
    SLICE_X48Y97         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.612    32.047    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.481    31.918    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X48Y97         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[31]/C
                         clock pessimism              0.000    31.918    
                         clock uncertainty           -0.490    31.429    
    SLICE_X48Y97         FDRE (Setup_fdre_C_R)       -0.429    31.000    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[31]
  -------------------------------------------------------------------
                         required time                         31.000    
                         arrival time                         -34.811    
  -------------------------------------------------------------------
                         slack                                 -3.811    

Slack (VIOLATED) :        -3.788ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.844ns  (logic 0.580ns (31.457%)  route 1.264ns (68.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 31.917 - 30.435 ) 
    Source Clock Delay      (SCD):    2.943ns = ( 32.943 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.649    32.943    SCS_CT_OV_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y89         FDRE                                         r  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y89         FDRE (Prop_fdre_C_Q)         0.456    33.399 f  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.473    33.872    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/resetn
    SLICE_X46Y89         LUT1 (Prop_lut1_I0_O)        0.124    33.996 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[7]_i_1/O
                         net (fo=69, routed)          0.791    34.787    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/p_0_in
    SLICE_X48Y95         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.612    32.047    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.480    31.917    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X48Y95         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[21]/C
                         clock pessimism              0.000    31.917    
                         clock uncertainty           -0.490    31.428    
    SLICE_X48Y95         FDRE (Setup_fdre_C_R)       -0.429    30.999    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[21]
  -------------------------------------------------------------------
                         required time                         30.999    
                         arrival time                         -34.787    
  -------------------------------------------------------------------
                         slack                                 -3.788    

Slack (VIOLATED) :        -3.788ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.844ns  (logic 0.580ns (31.457%)  route 1.264ns (68.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 31.917 - 30.435 ) 
    Source Clock Delay      (SCD):    2.943ns = ( 32.943 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.649    32.943    SCS_CT_OV_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y89         FDRE                                         r  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y89         FDRE (Prop_fdre_C_Q)         0.456    33.399 f  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.473    33.872    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/resetn
    SLICE_X46Y89         LUT1 (Prop_lut1_I0_O)        0.124    33.996 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[7]_i_1/O
                         net (fo=69, routed)          0.791    34.787    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/p_0_in
    SLICE_X48Y95         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.612    32.047    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.480    31.917    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X48Y95         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[22]/C
                         clock pessimism              0.000    31.917    
                         clock uncertainty           -0.490    31.428    
    SLICE_X48Y95         FDRE (Setup_fdre_C_R)       -0.429    30.999    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[22]
  -------------------------------------------------------------------
                         required time                         30.999    
                         arrival time                         -34.787    
  -------------------------------------------------------------------
                         slack                                 -3.788    

Slack (VIOLATED) :        -3.788ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.844ns  (logic 0.580ns (31.457%)  route 1.264ns (68.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 31.917 - 30.435 ) 
    Source Clock Delay      (SCD):    2.943ns = ( 32.943 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.649    32.943    SCS_CT_OV_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y89         FDRE                                         r  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y89         FDRE (Prop_fdre_C_Q)         0.456    33.399 f  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.473    33.872    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/resetn
    SLICE_X46Y89         LUT1 (Prop_lut1_I0_O)        0.124    33.996 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[7]_i_1/O
                         net (fo=69, routed)          0.791    34.787    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/p_0_in
    SLICE_X48Y95         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.612    32.047    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.480    31.917    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X48Y95         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[23]/C
                         clock pessimism              0.000    31.917    
                         clock uncertainty           -0.490    31.428    
    SLICE_X48Y95         FDRE (Setup_fdre_C_R)       -0.429    30.999    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[23]
  -------------------------------------------------------------------
                         required time                         30.999    
                         arrival time                         -34.787    
  -------------------------------------------------------------------
                         slack                                 -3.788    

Slack (VIOLATED) :        -3.788ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.844ns  (logic 0.580ns (31.457%)  route 1.264ns (68.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 31.917 - 30.435 ) 
    Source Clock Delay      (SCD):    2.943ns = ( 32.943 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.649    32.943    SCS_CT_OV_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y89         FDRE                                         r  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y89         FDRE (Prop_fdre_C_Q)         0.456    33.399 f  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.473    33.872    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/resetn
    SLICE_X46Y89         LUT1 (Prop_lut1_I0_O)        0.124    33.996 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[7]_i_1/O
                         net (fo=69, routed)          0.791    34.787    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/p_0_in
    SLICE_X48Y95         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.612    32.047    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.480    31.917    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X48Y95         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[24]/C
                         clock pessimism              0.000    31.917    
                         clock uncertainty           -0.490    31.428    
    SLICE_X48Y95         FDRE (Setup_fdre_C_R)       -0.429    30.999    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[24]
  -------------------------------------------------------------------
                         required time                         30.999    
                         arrival time                         -34.787    
  -------------------------------------------------------------------
                         slack                                 -3.788    

Slack (VIOLATED) :        -3.747ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.802ns  (logic 0.580ns (32.179%)  route 1.222ns (67.821%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 31.917 - 30.435 ) 
    Source Clock Delay      (SCD):    2.943ns = ( 32.943 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.649    32.943    SCS_CT_OV_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y89         FDRE                                         r  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y89         FDRE (Prop_fdre_C_Q)         0.456    33.399 f  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.473    33.872    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/resetn
    SLICE_X46Y89         LUT1 (Prop_lut1_I0_O)        0.124    33.996 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[7]_i_1/O
                         net (fo=69, routed)          0.749    34.745    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/p_0_in
    SLICE_X48Y93         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.612    32.047    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.480    31.917    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X48Y93         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[13]/C
                         clock pessimism              0.000    31.917    
                         clock uncertainty           -0.490    31.428    
    SLICE_X48Y93         FDRE (Setup_fdre_C_R)       -0.429    30.999    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[13]
  -------------------------------------------------------------------
                         required time                         30.999    
                         arrival time                         -34.745    
  -------------------------------------------------------------------
                         slack                                 -3.747    

Slack (VIOLATED) :        -3.747ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.802ns  (logic 0.580ns (32.179%)  route 1.222ns (67.821%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 31.917 - 30.435 ) 
    Source Clock Delay      (SCD):    2.943ns = ( 32.943 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.649    32.943    SCS_CT_OV_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y89         FDRE                                         r  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y89         FDRE (Prop_fdre_C_Q)         0.456    33.399 f  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.473    33.872    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/resetn
    SLICE_X46Y89         LUT1 (Prop_lut1_I0_O)        0.124    33.996 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[7]_i_1/O
                         net (fo=69, routed)          0.749    34.745    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/p_0_in
    SLICE_X48Y93         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.612    32.047    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.480    31.917    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X48Y93         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[14]/C
                         clock pessimism              0.000    31.917    
                         clock uncertainty           -0.490    31.428    
    SLICE_X48Y93         FDRE (Setup_fdre_C_R)       -0.429    30.999    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[14]
  -------------------------------------------------------------------
                         required time                         30.999    
                         arrival time                         -34.745    
  -------------------------------------------------------------------
                         slack                                 -3.747    

Slack (VIOLATED) :        -3.747ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.802ns  (logic 0.580ns (32.179%)  route 1.222ns (67.821%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 31.917 - 30.435 ) 
    Source Clock Delay      (SCD):    2.943ns = ( 32.943 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.649    32.943    SCS_CT_OV_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y89         FDRE                                         r  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y89         FDRE (Prop_fdre_C_Q)         0.456    33.399 f  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.473    33.872    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/resetn
    SLICE_X46Y89         LUT1 (Prop_lut1_I0_O)        0.124    33.996 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[7]_i_1/O
                         net (fo=69, routed)          0.749    34.745    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/p_0_in
    SLICE_X48Y93         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.612    32.047    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         1.480    31.917    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X48Y93         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[15]/C
                         clock pessimism              0.000    31.917    
                         clock uncertainty           -0.490    31.428    
    SLICE_X48Y93         FDRE (Setup_fdre_C_R)       -0.429    30.999    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[15]
  -------------------------------------------------------------------
                         required time                         30.999    
                         arrival time                         -34.745    
  -------------------------------------------------------------------
                         slack                                 -3.747    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.186ns (36.056%)  route 0.330ns (63.944%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.555     0.891    SCS_CT_OV_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y90         FDRE                                         r  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=22, routed)          0.205     1.237    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/FSEL
    SLICE_X43Y90         LUT6 (Prop_lut6_I2_O)        0.045     1.282 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL[7]_i_1/O
                         net (fo=8, routed)           0.125     1.406    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL[7]_i_1_n_0
    SLICE_X44Y90         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.864     0.864    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.825     0.827    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X44Y90         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[0]/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.490     1.317    
    SLICE_X44Y90         FDRE (Hold_fdre_C_CE)       -0.039     1.278    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.406    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.186ns (36.056%)  route 0.330ns (63.944%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.555     0.891    SCS_CT_OV_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y90         FDRE                                         r  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=22, routed)          0.205     1.237    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/FSEL
    SLICE_X43Y90         LUT6 (Prop_lut6_I2_O)        0.045     1.282 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL[7]_i_1/O
                         net (fo=8, routed)           0.125     1.406    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL[7]_i_1_n_0
    SLICE_X44Y90         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.864     0.864    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.825     0.827    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X44Y90         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[1]/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.490     1.317    
    SLICE_X44Y90         FDRE (Hold_fdre_C_CE)       -0.039     1.278    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.406    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.186ns (36.056%)  route 0.330ns (63.944%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.555     0.891    SCS_CT_OV_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y90         FDRE                                         r  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=22, routed)          0.205     1.237    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/FSEL
    SLICE_X43Y90         LUT6 (Prop_lut6_I2_O)        0.045     1.282 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL[7]_i_1/O
                         net (fo=8, routed)           0.125     1.406    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL[7]_i_1_n_0
    SLICE_X44Y90         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.864     0.864    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.825     0.827    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X44Y90         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[2]/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.490     1.317    
    SLICE_X44Y90         FDRE (Hold_fdre_C_CE)       -0.039     1.278    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.406    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.186ns (36.056%)  route 0.330ns (63.944%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.555     0.891    SCS_CT_OV_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y90         FDRE                                         r  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=22, routed)          0.205     1.237    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/FSEL
    SLICE_X43Y90         LUT6 (Prop_lut6_I2_O)        0.045     1.282 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL[7]_i_1/O
                         net (fo=8, routed)           0.125     1.406    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL[7]_i_1_n_0
    SLICE_X44Y90         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.864     0.864    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.825     0.827    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X44Y90         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[3]/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.490     1.317    
    SLICE_X44Y90         FDRE (Hold_fdre_C_CE)       -0.039     1.278    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.406    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.186ns (36.056%)  route 0.330ns (63.944%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.555     0.891    SCS_CT_OV_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y90         FDRE                                         r  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=22, routed)          0.205     1.237    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/FSEL
    SLICE_X43Y90         LUT6 (Prop_lut6_I2_O)        0.045     1.282 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL[7]_i_1/O
                         net (fo=8, routed)           0.125     1.406    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL[7]_i_1_n_0
    SLICE_X44Y90         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.864     0.864    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.825     0.827    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X44Y90         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[7]/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.490     1.317    
    SLICE_X44Y90         FDRE (Hold_fdre_C_CE)       -0.039     1.278    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.406    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/DRDY_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.186ns (27.640%)  route 0.487ns (72.360%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.554     0.890    SCS_CT_OV_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y89         FDRE                                         r  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y89         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.487     1.518    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/resetn
    SLICE_X47Y89         LUT3 (Prop_lut3_I2_O)        0.045     1.563 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/DRDY_i_1/O
                         net (fo=1, routed)           0.000     1.563    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/DRDY_i_1_n_0
    SLICE_X47Y89         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/DRDY_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.864     0.864    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.824     0.826    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X47Y89         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/DRDY_reg/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.490     1.316    
    SLICE_X47Y89         FDRE (Hold_fdre_C_D)         0.092     1.408    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/DRDY_reg
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           1.563    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctr_rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.186ns (27.626%)  route 0.487ns (72.374%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.554     0.890    SCS_CT_OV_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y89         FDRE                                         r  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y89         FDRE (Prop_fdre_C_Q)         0.141     1.031 f  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.487     1.518    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/resetn
    SLICE_X48Y89         LUT6 (Prop_lut6_I5_O)        0.045     1.563 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctr_rst_i_1/O
                         net (fo=1, routed)           0.000     1.563    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctr_rst_i_1_n_0
    SLICE_X48Y89         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctr_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.864     0.864    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.824     0.826    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X48Y89         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctr_rst_reg/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.490     1.316    
    SLICE_X48Y89         FDRE (Hold_fdre_C_D)         0.092     1.408    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctr_rst_reg
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           1.563    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.186ns (32.448%)  route 0.387ns (67.552%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.555     0.891    SCS_CT_OV_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y90         FDRE                                         r  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=22, routed)          0.205     1.237    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/FSEL
    SLICE_X43Y90         LUT6 (Prop_lut6_I2_O)        0.045     1.282 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL[7]_i_1/O
                         net (fo=8, routed)           0.182     1.464    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL[7]_i_1_n_0
    SLICE_X43Y89         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.864     0.864    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.824     0.826    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X43Y89         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[4]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.490     1.316    
    SLICE_X43Y89         FDRE (Hold_fdre_C_CE)       -0.039     1.277    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.464    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.186ns (32.448%)  route 0.387ns (67.552%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.555     0.891    SCS_CT_OV_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y90         FDRE                                         r  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=22, routed)          0.205     1.237    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/FSEL
    SLICE_X43Y90         LUT6 (Prop_lut6_I2_O)        0.045     1.282 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL[7]_i_1/O
                         net (fo=8, routed)           0.182     1.464    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL[7]_i_1_n_0
    SLICE_X43Y89         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.864     0.864    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.824     0.826    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X43Y89         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[5]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.490     1.316    
    SLICE_X43Y89         FDRE (Hold_fdre_C_CE)       -0.039     1.277    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.464    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.186ns (32.448%)  route 0.387ns (67.552%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.555     0.891    SCS_CT_OV_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y90         FDRE                                         r  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=22, routed)          0.205     1.237    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/FSEL
    SLICE_X43Y90         LUT6 (Prop_lut6_I2_O)        0.045     1.282 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL[7]_i_1/O
                         net (fo=8, routed)           0.182     1.464    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL[7]_i_1_n_0
    SLICE_X43Y89         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.864     0.864    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=107, routed)         0.824     0.826    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X43Y89         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[6]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.490     1.316    
    SLICE_X43Y89         FDRE (Hold_fdre_C_CE)       -0.039     1.277    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.464    
  -------------------------------------------------------------------
                         slack                                  0.187    





