// Seed: 1967832206
program module_0 (
    output tri id_0,
    input supply1 id_1,
    input wire id_2,
    output tri id_3
);
endprogram
program module_1 #(
    parameter id_19 = 32'd89,
    parameter id_7  = 32'd72
) (
    input tri id_0,
    input tri1 id_1,
    input uwire id_2,
    output tri1 id_3,
    input wor id_4,
    input tri id_5,
    output wor id_6,
    input tri _id_7,
    input tri0 id_8[id_19  ^  -1  ||  id_19 : -1],
    input tri id_9,
    input tri1 id_10,
    input tri1 id_11,
    output wire id_12,
    input wor id_13,
    input wor id_14
    , id_26,
    input uwire id_15,
    output wor id_16,
    output supply1 id_17,
    output tri1 id_18,
    input tri1 _id_19,
    output uwire id_20,
    input tri0 id_21,
    input tri id_22,
    input tri void id_23,
    input supply0 id_24
);
  wire [-1 : 1] id_27, id_28;
  wire id_29;
  wire id_30;
  ;
  module_0 modCall_1 (
      id_3,
      id_23,
      id_8,
      id_18
  );
  wire  id_31;
  logic id_32;
  ;
  wire id_33, id_34, id_35, id_36;
  wor id_37;
  generate
    begin : LABEL_0
      assign id_35 = id_11;
    end
    begin : LABEL_1
      assign id_37 = 1;
      wire [id_7  &&  1  -  -1 : -1] id_38, id_39, id_40;
    end
  endgenerate
endprogram
