ARM GAS  C:\Users\alronman\AppData\Local\Temp\cclop6b6.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.Error_Handler,"ax",%progbits
  18              		.align	1
  19              		.global	Error_Handler
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	Error_Handler:
  27              	.LFB136:
  28              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.</center></h2>
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software component is licensed by ST under Ultimate Liberty license
  13:Core/Src/main.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:Core/Src/main.c ****   * the License. You may obtain a copy of the License at:
  15:Core/Src/main.c ****   *                             www.st.com/SLA0044
  16:Core/Src/main.c ****   *
  17:Core/Src/main.c ****   ******************************************************************************
  18:Core/Src/main.c ****   */
  19:Core/Src/main.c **** /* USER CODE END Header */
  20:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/main.c **** #include "main.h"
  22:Core/Src/main.c **** #include "usb_device.h"
  23:Core/Src/main.c **** #include "gpio.h"
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  26:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  27:Core/Src/main.c **** #include "log.h"
  28:Core/Src/main.c **** /* USER CODE END Includes */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
ARM GAS  C:\Users\alronman\AppData\Local\Temp\cclop6b6.s 			page 2


  31:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** /* USER CODE END PTD */
  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  36:Core/Src/main.c **** /* USER CODE BEGIN PD */
  37:Core/Src/main.c **** /* USER CODE END PD */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  40:Core/Src/main.c **** /* USER CODE BEGIN PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* USER CODE END PM */
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** /* USER CODE BEGIN PV */
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** /* USER CODE END PV */
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  51:Core/Src/main.c **** void SystemClock_Config(void);
  52:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** /* USER CODE END PFP */
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  57:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** /* USER CODE END 0 */
  60:Core/Src/main.c **** 
  61:Core/Src/main.c **** /**
  62:Core/Src/main.c ****   * @brief  The application entry point.
  63:Core/Src/main.c ****   * @retval int
  64:Core/Src/main.c ****   */
  65:Core/Src/main.c **** int main(void)
  66:Core/Src/main.c **** {
  67:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  68:Core/Src/main.c ****   int cnt= 0;
  69:Core/Src/main.c ****   /* USER CODE END 1 */
  70:Core/Src/main.c **** 
  71:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  72:Core/Src/main.c **** 
  73:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  74:Core/Src/main.c ****   HAL_Init();
  75:Core/Src/main.c **** 
  76:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  77:Core/Src/main.c **** 
  78:Core/Src/main.c ****   /* USER CODE END Init */
  79:Core/Src/main.c **** 
  80:Core/Src/main.c ****   /* Configure the system clock */
  81:Core/Src/main.c ****   SystemClock_Config();
  82:Core/Src/main.c **** 
  83:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  84:Core/Src/main.c **** 
  85:Core/Src/main.c ****   /* USER CODE END SysInit */
  86:Core/Src/main.c **** 
  87:Core/Src/main.c ****   /* Initialize all configured peripherals */
ARM GAS  C:\Users\alronman\AppData\Local\Temp\cclop6b6.s 			page 3


  88:Core/Src/main.c ****   MX_GPIO_Init();
  89:Core/Src/main.c ****   MX_USB_DEVICE_Init();
  90:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
  91:Core/Src/main.c **** 
  92:Core/Src/main.c ****   /* USER CODE END 2 */
  93:Core/Src/main.c **** 
  94:Core/Src/main.c ****   /* Infinite loop */
  95:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
  96:Core/Src/main.c ****   while (1)
  97:Core/Src/main.c ****   {
  98:Core/Src/main.c ****     /* USER CODE END WHILE */
  99:Core/Src/main.c **** 
 100:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 101:Core/Src/main.c ****     cnt++;
 102:Core/Src/main.c ****     LOGE("this is an error !");
 103:Core/Src/main.c ****     LOGI("this is an iofo with params ! CNT:%d",cnt);
 104:Core/Src/main.c ****     LOGW("this is an warning !");      
 105:Core/Src/main.c ****     HAL_Delay(500);  
 106:Core/Src/main.c ****   }
 107:Core/Src/main.c ****   /* USER CODE END 3 */
 108:Core/Src/main.c **** }
 109:Core/Src/main.c **** 
 110:Core/Src/main.c **** /**
 111:Core/Src/main.c ****   * @brief System Clock Configuration
 112:Core/Src/main.c ****   * @retval None
 113:Core/Src/main.c ****   */
 114:Core/Src/main.c **** void SystemClock_Config(void)
 115:Core/Src/main.c **** {
 116:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 117:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 118:Core/Src/main.c **** 
 119:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 120:Core/Src/main.c ****   */
 121:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 122:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 123:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 124:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 125:Core/Src/main.c ****   */
 126:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 127:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 128:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 129:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 130:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 131:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 168;
 132:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 133:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 7;
 134:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 135:Core/Src/main.c ****   {
 136:Core/Src/main.c ****     Error_Handler();
 137:Core/Src/main.c ****   }
 138:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 139:Core/Src/main.c ****   */
 140:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 141:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 142:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 143:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 144:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
ARM GAS  C:\Users\alronman\AppData\Local\Temp\cclop6b6.s 			page 4


 145:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 146:Core/Src/main.c **** 
 147:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 148:Core/Src/main.c ****   {
 149:Core/Src/main.c ****     Error_Handler();
 150:Core/Src/main.c ****   }
 151:Core/Src/main.c **** }
 152:Core/Src/main.c **** 
 153:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 154:Core/Src/main.c **** 
 155:Core/Src/main.c **** /* USER CODE END 4 */
 156:Core/Src/main.c **** 
 157:Core/Src/main.c **** /**
 158:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 159:Core/Src/main.c ****   * @retval None
 160:Core/Src/main.c ****   */
 161:Core/Src/main.c **** void Error_Handler(void)
 162:Core/Src/main.c **** {
  29              		.loc 1 162 1 view -0
  30              		.cfi_startproc
  31              		@ Volatile: function does not return.
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
 163:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 164:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 165:Core/Src/main.c ****   __disable_irq();
  35              		.loc 1 165 3 view .LVU1
  36              	.LBB4:
  37              	.LBI4:
  38              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
ARM GAS  C:\Users\alronman\AppData\Local\Temp\cclop6b6.s 			page 5


  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
ARM GAS  C:\Users\alronman\AppData\Local\Temp\cclop6b6.s 			page 6


  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
ARM GAS  C:\Users\alronman\AppData\Local\Temp\cclop6b6.s 			page 7


  39              		.loc 2 140 27 view .LVU2
  40              	.LBB5:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  41              		.loc 2 142 3 view .LVU3
  42              		.syntax unified
  43              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
  44 0000 72B6     		cpsid i
  45              	@ 0 "" 2
  46              		.thumb
  47              		.syntax unified
  48              	.L2:
  49              	.LBE5:
  50              	.LBE4:
 166:Core/Src/main.c ****   while (1)
  51              		.loc 1 166 3 discriminator 1 view .LVU4
 167:Core/Src/main.c ****   {
 168:Core/Src/main.c ****   }
  52              		.loc 1 168 3 discriminator 1 view .LVU5
 166:Core/Src/main.c ****   while (1)
  53              		.loc 1 166 9 discriminator 1 view .LVU6
  54 0002 FEE7     		b	.L2
  55              		.cfi_endproc
  56              	.LFE136:
  58              		.section	.text.SystemClock_Config,"ax",%progbits
  59              		.align	1
  60              		.global	SystemClock_Config
  61              		.syntax unified
  62              		.thumb
  63              		.thumb_func
  64              		.fpu fpv4-sp-d16
  66              	SystemClock_Config:
  67              	.LFB135:
 115:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  68              		.loc 1 115 1 view -0
  69              		.cfi_startproc
  70              		@ args = 0, pretend = 0, frame = 80
  71              		@ frame_needed = 0, uses_anonymous_args = 0
  72 0000 00B5     		push	{lr}
  73              	.LCFI0:
  74              		.cfi_def_cfa_offset 4
  75              		.cfi_offset 14, -4
  76 0002 95B0     		sub	sp, sp, #84
  77              	.LCFI1:
  78              		.cfi_def_cfa_offset 88
 116:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  79              		.loc 1 116 3 view .LVU8
 116:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  80              		.loc 1 116 22 is_stmt 0 view .LVU9
  81 0004 3022     		movs	r2, #48
  82 0006 0021     		movs	r1, #0
  83 0008 08A8     		add	r0, sp, #32
  84 000a FFF7FEFF 		bl	memset
  85              	.LVL0:
 117:Core/Src/main.c **** 
  86              		.loc 1 117 3 is_stmt 1 view .LVU10
 117:Core/Src/main.c **** 
ARM GAS  C:\Users\alronman\AppData\Local\Temp\cclop6b6.s 			page 8


  87              		.loc 1 117 22 is_stmt 0 view .LVU11
  88 000e 0023     		movs	r3, #0
  89 0010 0393     		str	r3, [sp, #12]
  90 0012 0493     		str	r3, [sp, #16]
  91 0014 0593     		str	r3, [sp, #20]
  92 0016 0693     		str	r3, [sp, #24]
  93 0018 0793     		str	r3, [sp, #28]
 121:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
  94              		.loc 1 121 3 is_stmt 1 view .LVU12
  95              	.LBB6:
 121:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
  96              		.loc 1 121 3 view .LVU13
  97 001a 0193     		str	r3, [sp, #4]
 121:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
  98              		.loc 1 121 3 view .LVU14
  99 001c 204A     		ldr	r2, .L9
 100 001e 116C     		ldr	r1, [r2, #64]
 101 0020 41F08051 		orr	r1, r1, #268435456
 102 0024 1164     		str	r1, [r2, #64]
 121:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 103              		.loc 1 121 3 view .LVU15
 104 0026 126C     		ldr	r2, [r2, #64]
 105 0028 02F08052 		and	r2, r2, #268435456
 106 002c 0192     		str	r2, [sp, #4]
 121:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 107              		.loc 1 121 3 view .LVU16
 108 002e 019A     		ldr	r2, [sp, #4]
 109              	.LBE6:
 121:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 110              		.loc 1 121 3 view .LVU17
 122:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 111              		.loc 1 122 3 view .LVU18
 112              	.LBB7:
 122:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 113              		.loc 1 122 3 view .LVU19
 114 0030 0293     		str	r3, [sp, #8]
 122:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 115              		.loc 1 122 3 view .LVU20
 116 0032 1C4B     		ldr	r3, .L9+4
 117 0034 1A68     		ldr	r2, [r3]
 118 0036 42F48042 		orr	r2, r2, #16384
 119 003a 1A60     		str	r2, [r3]
 122:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 120              		.loc 1 122 3 view .LVU21
 121 003c 1B68     		ldr	r3, [r3]
 122 003e 03F48043 		and	r3, r3, #16384
 123 0042 0293     		str	r3, [sp, #8]
 122:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 124              		.loc 1 122 3 view .LVU22
 125 0044 029B     		ldr	r3, [sp, #8]
 126              	.LBE7:
 122:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 127              		.loc 1 122 3 view .LVU23
 126:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 128              		.loc 1 126 3 view .LVU24
 126:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 129              		.loc 1 126 36 is_stmt 0 view .LVU25
ARM GAS  C:\Users\alronman\AppData\Local\Temp\cclop6b6.s 			page 9


 130 0046 0123     		movs	r3, #1
 131 0048 0893     		str	r3, [sp, #32]
 127:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 132              		.loc 1 127 3 is_stmt 1 view .LVU26
 127:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 133              		.loc 1 127 30 is_stmt 0 view .LVU27
 134 004a 4FF48033 		mov	r3, #65536
 135 004e 0993     		str	r3, [sp, #36]
 128:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 136              		.loc 1 128 3 is_stmt 1 view .LVU28
 128:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 137              		.loc 1 128 34 is_stmt 0 view .LVU29
 138 0050 0223     		movs	r3, #2
 139 0052 0E93     		str	r3, [sp, #56]
 129:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 140              		.loc 1 129 3 is_stmt 1 view .LVU30
 129:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 141              		.loc 1 129 35 is_stmt 0 view .LVU31
 142 0054 4FF48002 		mov	r2, #4194304
 143 0058 0F92     		str	r2, [sp, #60]
 130:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 168;
 144              		.loc 1 130 3 is_stmt 1 view .LVU32
 130:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 168;
 145              		.loc 1 130 30 is_stmt 0 view .LVU33
 146 005a 0422     		movs	r2, #4
 147 005c 1092     		str	r2, [sp, #64]
 131:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 148              		.loc 1 131 3 is_stmt 1 view .LVU34
 131:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 149              		.loc 1 131 30 is_stmt 0 view .LVU35
 150 005e A822     		movs	r2, #168
 151 0060 1192     		str	r2, [sp, #68]
 132:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 7;
 152              		.loc 1 132 3 is_stmt 1 view .LVU36
 132:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 7;
 153              		.loc 1 132 30 is_stmt 0 view .LVU37
 154 0062 1293     		str	r3, [sp, #72]
 133:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 155              		.loc 1 133 3 is_stmt 1 view .LVU38
 133:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 156              		.loc 1 133 30 is_stmt 0 view .LVU39
 157 0064 0723     		movs	r3, #7
 158 0066 1393     		str	r3, [sp, #76]
 134:Core/Src/main.c ****   {
 159              		.loc 1 134 3 is_stmt 1 view .LVU40
 134:Core/Src/main.c ****   {
 160              		.loc 1 134 7 is_stmt 0 view .LVU41
 161 0068 08A8     		add	r0, sp, #32
 162 006a FFF7FEFF 		bl	HAL_RCC_OscConfig
 163              	.LVL1:
 134:Core/Src/main.c ****   {
 164              		.loc 1 134 6 view .LVU42
 165 006e 98B9     		cbnz	r0, .L7
 140:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 166              		.loc 1 140 3 is_stmt 1 view .LVU43
 140:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 167              		.loc 1 140 31 is_stmt 0 view .LVU44
ARM GAS  C:\Users\alronman\AppData\Local\Temp\cclop6b6.s 			page 10


 168 0070 0F23     		movs	r3, #15
 169 0072 0393     		str	r3, [sp, #12]
 142:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 170              		.loc 1 142 3 is_stmt 1 view .LVU45
 142:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 171              		.loc 1 142 34 is_stmt 0 view .LVU46
 172 0074 0223     		movs	r3, #2
 173 0076 0493     		str	r3, [sp, #16]
 143:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 174              		.loc 1 143 3 is_stmt 1 view .LVU47
 143:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 175              		.loc 1 143 35 is_stmt 0 view .LVU48
 176 0078 0023     		movs	r3, #0
 177 007a 0593     		str	r3, [sp, #20]
 144:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 178              		.loc 1 144 3 is_stmt 1 view .LVU49
 144:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 179              		.loc 1 144 36 is_stmt 0 view .LVU50
 180 007c 4FF4A053 		mov	r3, #5120
 181 0080 0693     		str	r3, [sp, #24]
 145:Core/Src/main.c **** 
 182              		.loc 1 145 3 is_stmt 1 view .LVU51
 145:Core/Src/main.c **** 
 183              		.loc 1 145 36 is_stmt 0 view .LVU52
 184 0082 4FF48053 		mov	r3, #4096
 185 0086 0793     		str	r3, [sp, #28]
 147:Core/Src/main.c ****   {
 186              		.loc 1 147 3 is_stmt 1 view .LVU53
 147:Core/Src/main.c ****   {
 187              		.loc 1 147 7 is_stmt 0 view .LVU54
 188 0088 0521     		movs	r1, #5
 189 008a 03A8     		add	r0, sp, #12
 190 008c FFF7FEFF 		bl	HAL_RCC_ClockConfig
 191              	.LVL2:
 147:Core/Src/main.c ****   {
 192              		.loc 1 147 6 view .LVU55
 193 0090 20B9     		cbnz	r0, .L8
 151:Core/Src/main.c **** 
 194              		.loc 1 151 1 view .LVU56
 195 0092 15B0     		add	sp, sp, #84
 196              	.LCFI2:
 197              		.cfi_remember_state
 198              		.cfi_def_cfa_offset 4
 199              		@ sp needed
 200 0094 5DF804FB 		ldr	pc, [sp], #4
 201              	.L7:
 202              	.LCFI3:
 203              		.cfi_restore_state
 136:Core/Src/main.c ****   }
 204              		.loc 1 136 5 is_stmt 1 view .LVU57
 205 0098 FFF7FEFF 		bl	Error_Handler
 206              	.LVL3:
 207              	.L8:
 149:Core/Src/main.c ****   }
 208              		.loc 1 149 5 view .LVU58
 209 009c FFF7FEFF 		bl	Error_Handler
 210              	.LVL4:
ARM GAS  C:\Users\alronman\AppData\Local\Temp\cclop6b6.s 			page 11


 211              	.L10:
 212              		.align	2
 213              	.L9:
 214 00a0 00380240 		.word	1073887232
 215 00a4 00700040 		.word	1073770496
 216              		.cfi_endproc
 217              	.LFE135:
 219              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 220              		.align	2
 221              	.LC0:
 222 0000 453A2000 		.ascii	"E: \000"
 223              		.align	2
 224              	.LC1:
 225 0004 1B5B313B 		.ascii	"\033[1;31m\000"
 225      33316D00 
 226              		.align	2
 227              	.LC2:
 228 000c 20202573 		.ascii	"  %s%sthis is an error !\015\012%s\000"
 228      25737468 
 228      69732069 
 228      7320616E 
 228      20657272 
 229 0029 000000   		.align	2
 230              	.LC3:
 231 002c 1B5B306D 		.ascii	"\033[0m\000"
 231      00
 232 0031 000000   		.align	2
 233              	.LC4:
 234 0034 493A2000 		.ascii	"I: \000"
 235              		.align	2
 236              	.LC5:
 237 0038 1B5B313B 		.ascii	"\033[1;32m\000"
 237      33326D00 
 238              		.align	2
 239              	.LC6:
 240 0040 20202573 		.ascii	"  %s%sthis is an iofo with params ! CNT:%d\015\012%"
 240      25737468 
 240      69732069 
 240      7320616E 
 240      20696F66 
 241 006d 7300     		.ascii	"s\000"
 242 006f 00       		.align	2
 243              	.LC7:
 244 0070 573A2000 		.ascii	"W: \000"
 245              		.align	2
 246              	.LC8:
 247 0074 1B5B313B 		.ascii	"\033[1;33m\000"
 247      33336D00 
 248              		.align	2
 249              	.LC9:
 250 007c 20202573 		.ascii	"  %s%sthis is an warning !\015\012%s\000"
 250      25737468 
 250      69732069 
 250      7320616E 
 250      20776172 
 251              		.section	.text.main,"ax",%progbits
 252              		.align	1
ARM GAS  C:\Users\alronman\AppData\Local\Temp\cclop6b6.s 			page 12


 253              		.global	main
 254              		.syntax unified
 255              		.thumb
 256              		.thumb_func
 257              		.fpu fpv4-sp-d16
 259              	main:
 260              	.LFB134:
  66:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 261              		.loc 1 66 1 view -0
 262              		.cfi_startproc
 263              		@ args = 0, pretend = 0, frame = 0
 264              		@ frame_needed = 0, uses_anonymous_args = 0
 265 0000 30B5     		push	{r4, r5, lr}
 266              	.LCFI4:
 267              		.cfi_def_cfa_offset 12
 268              		.cfi_offset 4, -12
 269              		.cfi_offset 5, -8
 270              		.cfi_offset 14, -4
 271 0002 83B0     		sub	sp, sp, #12
 272              	.LCFI5:
 273              		.cfi_def_cfa_offset 24
  68:Core/Src/main.c ****   /* USER CODE END 1 */
 274              		.loc 1 68 3 view .LVU60
 275              	.LVL5:
  74:Core/Src/main.c **** 
 276              		.loc 1 74 3 view .LVU61
 277 0004 FFF7FEFF 		bl	HAL_Init
 278              	.LVL6:
  81:Core/Src/main.c **** 
 279              		.loc 1 81 3 view .LVU62
 280 0008 FFF7FEFF 		bl	SystemClock_Config
 281              	.LVL7:
  88:Core/Src/main.c ****   MX_USB_DEVICE_Init();
 282              		.loc 1 88 3 view .LVU63
 283 000c FFF7FEFF 		bl	MX_GPIO_Init
 284              	.LVL8:
  89:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 285              		.loc 1 89 3 view .LVU64
 286 0010 FFF7FEFF 		bl	MX_USB_DEVICE_Init
 287              	.LVL9:
  68:Core/Src/main.c ****   /* USER CODE END 1 */
 288              		.loc 1 68 7 is_stmt 0 view .LVU65
 289 0014 0025     		movs	r5, #0
 290              	.LVL10:
 291              	.L12:
  96:Core/Src/main.c ****   {
 292              		.loc 1 96 3 is_stmt 1 discriminator 1 view .LVU66
 101:Core/Src/main.c ****     LOGE("this is an error !");
 293              		.loc 1 101 5 discriminator 1 view .LVU67
 101:Core/Src/main.c ****     LOGE("this is an error !");
 294              		.loc 1 101 8 is_stmt 0 discriminator 1 view .LVU68
 295 0016 0135     		adds	r5, r5, #1
 296              	.LVL11:
 102:Core/Src/main.c ****     LOGI("this is an iofo with params ! CNT:%d",cnt);
 297              		.loc 1 102 5 is_stmt 1 discriminator 1 view .LVU69
 298 0018 0D4C     		ldr	r4, .L14
 299 001a 0094     		str	r4, [sp]
ARM GAS  C:\Users\alronman\AppData\Local\Temp\cclop6b6.s 			page 13


 300 001c 0D4B     		ldr	r3, .L14+4
 301 001e 0E4A     		ldr	r2, .L14+8
 302 0020 0E49     		ldr	r1, .L14+12
 303 0022 0020     		movs	r0, #0
 304 0024 FFF7FEFF 		bl	SEGGER_RTT_printf
 305              	.LVL12:
 103:Core/Src/main.c ****     LOGW("this is an warning !");      
 306              		.loc 1 103 5 discriminator 1 view .LVU70
 307 0028 0194     		str	r4, [sp, #4]
 308 002a 0095     		str	r5, [sp]
 309 002c 0C4B     		ldr	r3, .L14+16
 310 002e 0D4A     		ldr	r2, .L14+20
 311 0030 0D49     		ldr	r1, .L14+24
 312 0032 0020     		movs	r0, #0
 313 0034 FFF7FEFF 		bl	SEGGER_RTT_printf
 314              	.LVL13:
 104:Core/Src/main.c ****     HAL_Delay(500);  
 315              		.loc 1 104 5 discriminator 1 view .LVU71
 316 0038 0094     		str	r4, [sp]
 317 003a 0C4B     		ldr	r3, .L14+28
 318 003c 0C4A     		ldr	r2, .L14+32
 319 003e 0D49     		ldr	r1, .L14+36
 320 0040 0020     		movs	r0, #0
 321 0042 FFF7FEFF 		bl	SEGGER_RTT_printf
 322              	.LVL14:
 105:Core/Src/main.c ****   }
 323              		.loc 1 105 5 discriminator 1 view .LVU72
 324 0046 4FF4FA70 		mov	r0, #500
 325 004a FFF7FEFF 		bl	HAL_Delay
 326              	.LVL15:
  96:Core/Src/main.c ****   {
 327              		.loc 1 96 9 discriminator 1 view .LVU73
 328 004e E2E7     		b	.L12
 329              	.L15:
 330              		.align	2
 331              	.L14:
 332 0050 2C000000 		.word	.LC3
 333 0054 00000000 		.word	.LC0
 334 0058 04000000 		.word	.LC1
 335 005c 0C000000 		.word	.LC2
 336 0060 34000000 		.word	.LC4
 337 0064 38000000 		.word	.LC5
 338 0068 40000000 		.word	.LC6
 339 006c 70000000 		.word	.LC7
 340 0070 74000000 		.word	.LC8
 341 0074 7C000000 		.word	.LC9
 342              		.cfi_endproc
 343              	.LFE134:
 345              		.text
 346              	.Letext0:
 347              		.file 3 "d:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.07\\arm-none-eabi\\include\\
 348              		.file 4 "d:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.07\\arm-none-eabi\\include\\
 349              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 350              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 351              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 352              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 353              		.file 9 "Core/Inc/gpio.h"
ARM GAS  C:\Users\alronman\AppData\Local\Temp\cclop6b6.s 			page 14


 354              		.file 10 "USB_DEVICE/App/usb_device.h"
 355              		.file 11 "RTT/SEGGER_RTT.h"
 356              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 357              		.file 13 "<built-in>"
ARM GAS  C:\Users\alronman\AppData\Local\Temp\cclop6b6.s 			page 15


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\alronman\AppData\Local\Temp\cclop6b6.s:18     .text.Error_Handler:00000000 $t
C:\Users\alronman\AppData\Local\Temp\cclop6b6.s:26     .text.Error_Handler:00000000 Error_Handler
C:\Users\alronman\AppData\Local\Temp\cclop6b6.s:59     .text.SystemClock_Config:00000000 $t
C:\Users\alronman\AppData\Local\Temp\cclop6b6.s:66     .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\alronman\AppData\Local\Temp\cclop6b6.s:214    .text.SystemClock_Config:000000a0 $d
C:\Users\alronman\AppData\Local\Temp\cclop6b6.s:220    .rodata.main.str1.4:00000000 $d
C:\Users\alronman\AppData\Local\Temp\cclop6b6.s:252    .text.main:00000000 $t
C:\Users\alronman\AppData\Local\Temp\cclop6b6.s:259    .text.main:00000000 main
C:\Users\alronman\AppData\Local\Temp\cclop6b6.s:332    .text.main:00000050 $d

UNDEFINED SYMBOLS
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
MX_GPIO_Init
MX_USB_DEVICE_Init
SEGGER_RTT_printf
HAL_Delay
