/*
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * $Id: $
 * $Copyright: (c) 2016 Broadcom.
 * Broadcom Proprietary and Confidential. All rights reserved.$
 *
 * File:        allmems_ufnames.i
 * Purpose:     Memory user-friendly names.
 */

    /* AGER_EVENT                */ "AGER_EVENT",
    /* AGER_FLAGS                */ "AGER_FLAGS",
    /* AGER_THRESHOLD            */ "AGER_THRESHOLD",
    /* AGER_TS_0_HI              */ "AGER_TS_0_HI",
    /* AGER_TS_0_LO              */ "AGER_TS_0_LO",
    /* AGER_TS_1_HI              */ "AGER_TS_1_HI",
    /* AGER_TS_1_LO              */ "AGER_TS_1_LO",
    /* AGING_CTR_MEM             */ "AGING_CTR_MEM",
    /* AGING_EXP_MEM             */ "AGING_EXP_MEM",
    /* AGM_MONITOR_TABLE         */ "AGM_MONITOR_TABLE",
    /* ALLOCBUFFSCNT             */ "ALLOCBUFFSCNT",
    /* ALTERNATE_EMIRROR_BITMAP  */ "ALTERNATE_EMIRROR_BITMAP",
    /* AM_TOP_MEM_1              */ "AM_TOP_MEM_1",
    /* AM_TOP_MEM_2              */ "AM_TOP_MEM_2",
    /* ARB_TDM_TABLE             */ "ARB_TDM_TABLE",
    /* ARB_TDM_TABLE_0           */ "ARB_TDM_TABLE_0",
    /* ARB_TDM_TABLE_1           */ "ARB_TDM_TABLE_1",
    /* AXP_CH_NLF_INPUT_COUNTER_TABLE */ "AXP_CH_NLF_INPUT_COUNTER_TABLE",
    /* AXP_CH_NLF_OUTPUT_COUNTER_TABLE */ "AXP_CH_NLF_OUTPUT_COUNTER_TABLE",
    /* AXP_SM_CHAR_REMAP0        */ "AXP_SM_CHAR_REMAP0",
    /* AXP_SM_CHAR_REMAP1        */ "AXP_SM_CHAR_REMAP1",
    /* AXP_SM_CHAR_REMAP2        */ "AXP_SM_CHAR_REMAP2",
    /* AXP_SM_CHAR_REMAP3        */ "AXP_SM_CHAR_REMAP3",
    /* AXP_SM_CHAR_REMAP4        */ "AXP_SM_CHAR_REMAP4",
    /* AXP_SM_CHAR_REMAP5        */ "AXP_SM_CHAR_REMAP5",
    /* AXP_SM_CHAR_REMAP6        */ "AXP_SM_CHAR_REMAP6",
    /* AXP_SM_CHAR_REMAP7        */ "AXP_SM_CHAR_REMAP7",
    /* AXP_SM_CHAR_REMAP8        */ "AXP_SM_CHAR_REMAP8",
    /* AXP_SM_CHAR_REMAP9        */ "AXP_SM_CHAR_REMAP9",
    /* AXP_SM_CHAR_REMAP10       */ "AXP_SM_CHAR_REMAP10",
    /* AXP_SM_CHAR_REMAP11       */ "AXP_SM_CHAR_REMAP11",
    /* AXP_SM_CHAR_REMAP12       */ "AXP_SM_CHAR_REMAP12",
    /* AXP_SM_CHAR_REMAP13       */ "AXP_SM_CHAR_REMAP13",
    /* AXP_SM_CHAR_REMAP14       */ "AXP_SM_CHAR_REMAP14",
    /* AXP_SM_CHAR_REMAP15       */ "AXP_SM_CHAR_REMAP15",
    /* AXP_SM_CHAR_REMAP16       */ "AXP_SM_CHAR_REMAP16",
    /* AXP_SM_CHAR_REMAP17       */ "AXP_SM_CHAR_REMAP17",
    /* AXP_SM_CHAR_REMAP18       */ "AXP_SM_CHAR_REMAP18",
    /* AXP_SM_CHAR_REMAP19       */ "AXP_SM_CHAR_REMAP19",
    /* AXP_SM_CHAR_REMAP20       */ "AXP_SM_CHAR_REMAP20",
    /* AXP_SM_CHAR_REMAP21       */ "AXP_SM_CHAR_REMAP21",
    /* AXP_SM_CHAR_REMAP22       */ "AXP_SM_CHAR_REMAP22",
    /* AXP_SM_CHAR_REMAP23       */ "AXP_SM_CHAR_REMAP23",
    /* AXP_SM_CHAR_REMAP24       */ "AXP_SM_CHAR_REMAP24",
    /* AXP_SM_CHAR_REMAP25       */ "AXP_SM_CHAR_REMAP25",
    /* AXP_SM_CHAR_REMAP26       */ "AXP_SM_CHAR_REMAP26",
    /* AXP_SM_CHAR_REMAP27       */ "AXP_SM_CHAR_REMAP27",
    /* AXP_SM_CHAR_REMAP28       */ "AXP_SM_CHAR_REMAP28",
    /* AXP_SM_CHAR_REMAP29       */ "AXP_SM_CHAR_REMAP29",
    /* AXP_SM_CHAR_REMAP30       */ "AXP_SM_CHAR_REMAP30",
    /* AXP_SM_CHAR_REMAP31       */ "AXP_SM_CHAR_REMAP31",
    /* AXP_SM_FLOW_TABLE_BULK_MATCH_DATA */ "AXP_SM_FLOW_TABLE_BULK_MATCH_DATA",
    /* AXP_SM_FLOW_TABLE_BULK_MATCH_MASK */ "AXP_SM_FLOW_TABLE_BULK_MATCH_MASK",
    /* AXP_SM_FLOW_TABLE_BULK_REPLACE_DATA */ "AXP_SM_FLOW_TABLE_BULK_REPLACE_DATA",
    /* AXP_SM_FLOW_TABLE_BULK_REPLACE_MASK */ "AXP_SM_FLOW_TABLE_BULK_REPLACE_MASK",
    /* AXP_SM_FLOW_TABLE_MEM     */ "AXP_SM_FLOW_TABLE_MEM",
    /* AXP_SM_MATCH_COUNTERS_MEM0 */ "AXP_SM_MATCH_COUNTERS_MEM0",
    /* AXP_SM_MATCH_COUNTERS_MEM1 */ "AXP_SM_MATCH_COUNTERS_MEM1",
    /* AXP_SM_MATCH_COUNTERS_MEM2 */ "AXP_SM_MATCH_COUNTERS_MEM2",
    /* AXP_SM_MATCH_COUNTERS_MEM3 */ "AXP_SM_MATCH_COUNTERS_MEM3",
    /* AXP_SM_MATCH_TABLE_BULK_MATCH_DATA */ "AXP_SM_MATCH_TABLE_BULK_MATCH_DATA",
    /* AXP_SM_MATCH_TABLE_BULK_MATCH_MASK */ "AXP_SM_MATCH_TABLE_BULK_MATCH_MASK",
    /* AXP_SM_MATCH_TABLE_BULK_REPLACE_DATA */ "AXP_SM_MATCH_TABLE_BULK_REPLACE_DATA",
    /* AXP_SM_MATCH_TABLE_BULK_REPLACE_MASK */ "AXP_SM_MATCH_TABLE_BULK_REPLACE_MASK",
    /* AXP_SM_MATCH_TABLE_MEM0   */ "AXP_SM_MATCH_TABLE_MEM0",
    /* AXP_SM_MATCH_TABLE_MEM1   */ "AXP_SM_MATCH_TABLE_MEM1",
    /* AXP_SM_MATCH_TABLE_MEM2   */ "AXP_SM_MATCH_TABLE_MEM2",
    /* AXP_SM_MATCH_TABLE_MEM3   */ "AXP_SM_MATCH_TABLE_MEM3",
    /* AXP_SM_PACKET_BUFFER_MEM  */ "AXP_SM_PACKET_BUFFER_MEM",
    /* AXP_SM_STATE_TABLE_BULK_MATCH_DATA */ "AXP_SM_STATE_TABLE_BULK_MATCH_DATA",
    /* AXP_SM_STATE_TABLE_BULK_MATCH_MASK */ "AXP_SM_STATE_TABLE_BULK_MATCH_MASK",
    /* AXP_SM_STATE_TABLE_BULK_REPLACE_DATA */ "AXP_SM_STATE_TABLE_BULK_REPLACE_DATA",
    /* AXP_SM_STATE_TABLE_BULK_REPLACE_MASK */ "AXP_SM_STATE_TABLE_BULK_REPLACE_MASK",
    /* AXP_SM_STATE_TABLE_MEM0   */ "AXP_SM_STATE_TABLE_MEM0",
    /* AXP_SM_STATE_TABLE_MEM1   */ "AXP_SM_STATE_TABLE_MEM1",
    /* AXP_SM_STATE_TABLE_MEM2   */ "AXP_SM_STATE_TABLE_MEM2",
    /* AXP_SM_STATE_TABLE_MEM3   */ "AXP_SM_STATE_TABLE_MEM3",
    /* AXP_SM_STATE_TABLE_MEM4   */ "AXP_SM_STATE_TABLE_MEM4",
    /* AXP_SM_STATE_TABLE_MEM5   */ "AXP_SM_STATE_TABLE_MEM5",
    /* AXP_SM_STATE_TABLE_MEM6   */ "AXP_SM_STATE_TABLE_MEM6",
    /* AXP_SM_STATE_TABLE_MEM7   */ "AXP_SM_STATE_TABLE_MEM7",
    /* AXP_WLAN_COS_MAP          */ "AXP_WLAN_COS_MAP",
    /* AXP_WRX_SVP_ASSIGNMENT    */ "AXP_WRX_SVP_ASSIGNMENT",
    /* AXP_WRX_WCD               */ "AXP_WRX_WCD",
    /* AXP_WTX_DSCP_MAP          */ "AXP_WTX_DSCP_MAP",
    /* AXP_WTX_DVP_PROFILE       */ "AXP_WTX_DVP_PROFILE",
    /* AXP_WTX_FRAG_ID           */ "AXP_WTX_FRAG_ID",
    /* AXP_WTX_PRI_MAP           */ "AXP_WTX_PRI_MAP",
    /* AXP_WTX_TRUNK_BLOCK_MASK  */ "AXP_WTX_TRUNK_BLOCK_MASK",
    /* AXP_WTX_TRUNK_GROUP_BITMAP */ "AXP_WTX_TRUNK_GROUP_BITMAP",
    /* AXP_WTX_TUNNEL            */ "AXP_WTX_TUNNEL",
    /* BAA_BUCKET_0              */ "BAA_BUCKET_0",
    /* BAA_BUCKET_1              */ "BAA_BUCKET_1",
    /* BAA_BUCKET_2              */ "BAA_BUCKET_2",
    /* BAA_BUCKET_3              */ "BAA_BUCKET_3",
    /* BAA_EVENT                 */ "BAA_EVENT",
    /* BAA_LEAK_A0               */ "BAA_LEAK_A0",
    /* BAA_LEAK_A1               */ "BAA_LEAK_A1",
    /* BAA_LEAK_A2               */ "BAA_LEAK_A2",
    /* BAA_LEAK_A3               */ "BAA_LEAK_A3",
    /* BAA_LEAK_B0               */ "BAA_LEAK_B0",
    /* BAA_LEAK_B1               */ "BAA_LEAK_B1",
    /* BAA_LEAK_B2               */ "BAA_LEAK_B2",
    /* BAA_LEAK_B3               */ "BAA_LEAK_B3",
    /* BAA_STATE_HUNGRY          */ "BAA_STATE_HUNGRY",
    /* BAA_STATE_STARVING        */ "BAA_STATE_STARVING",
    /* BCAST_BLOCK_MASK          */ "BCAST_BLOCK_MASK",
    /* BDM_BDM                   */ "BDM_BDM",
    /* BDM_BDM_FPC               */ "BDM_BDM_FPC",
    /* BLH_FSRD_WL_EXT_MEM       */ "BLH_FSRD_WL_EXT_MEM",
    /* BRDC_CCH_CHF              */ "BRDC_CCH_CHF",
    /* BRDC_CCH_CLF              */ "BRDC_CCH_CLF",
    /* BRDC_CCH_QUERY_DATA_FIFO  */ "BRDC_CCH_QUERY_DATA_FIFO",
    /* BRDC_CCH_REACH_FIFO       */ "BRDC_CCH_REACH_FIFO",
    /* BRDC_DCML_AUTO_DOC_NAME_50 */ "BRDC_DCML_AUTO_DOC_NAME_50",
    /* BRDC_DCML_AUTO_DOC_NAME_51 */ "BRDC_DCML_AUTO_DOC_NAME_51",
    /* BRDC_DCML_AUTO_DOC_NAME_52 */ "BRDC_DCML_AUTO_DOC_NAME_52",
    /* BRDC_DCML_AUTO_DOC_NAME_53 */ "BRDC_DCML_AUTO_DOC_NAME_53",
    /* BRDC_DCML_AUTO_DOC_NAME_54 */ "BRDC_DCML_AUTO_DOC_NAME_54",
    /* BRDC_DCML_AUTO_DOC_NAME_55 */ "BRDC_DCML_AUTO_DOC_NAME_55",
    /* BRDC_DCML_CDM_FIFOS_MEM   */ "BRDC_DCML_CDM_FIFOS_MEM",
    /* BRDC_FSRD_FSRD_PROM_MEM   */ "BRDC_FSRD_FSRD_PROM_MEM",
    /* BRDC_FSRD_FSRD_WL_EXT_MEM */ "BRDC_FSRD_FSRD_WL_EXT_MEM",
    /* BRDC_LCM_AUTO_DOC_NAME_15 */ "BRDC_LCM_AUTO_DOC_NAME_15",
    /* BRDC_LCM_AUTO_DOC_NAME_16 */ "BRDC_LCM_AUTO_DOC_NAME_16",
    /* BRDC_LCM_AUTO_DOC_NAME_17 */ "BRDC_LCM_AUTO_DOC_NAME_17",
    /* BRDC_LCM_AUTO_DOC_NAME_18 */ "BRDC_LCM_AUTO_DOC_NAME_18",
    /* BRDC_LCM_AUTO_DOC_NAME_19 */ "BRDC_LCM_AUTO_DOC_NAME_19",
    /* BRDC_QRH_CUCT             */ "BRDC_QRH_CUCT",
    /* BRDC_QRH_DLLU             */ "BRDC_QRH_DLLU",
    /* BRDC_QRH_DUCT             */ "BRDC_QRH_DUCT",
    /* BRDC_QRH_FFLB             */ "BRDC_QRH_FFLB",
    /* BRDC_QRH_MCLBT            */ "BRDC_QRH_MCLBT",
    /* BRDC_QRH_MCSFF            */ "BRDC_QRH_MCSFF",
    /* BRDC_QRH_MNOL             */ "BRDC_QRH_MNOL",
    /* BRDC_QRH_RESERVED_21      */ "BRDC_QRH_RESERVED_21",
    /* BRDC_QRH_RESERVED_22      */ "BRDC_QRH_RESERVED_22",
    /* BRDC_QRH_RESERVED_23      */ "BRDC_QRH_RESERVED_23",
    /* BSAFE_CMD_DATA_IN         */ "BSAFE_CMD_DATA_IN",
    /* BSAFE_CMD_DATA_OUT        */ "BSAFE_CMD_DATA_OUT",
    /* BUFFER_AGE                */ "BUFFER_AGE",
    /* BUFFER_LIST               */ "BUFFER_LIST",
    /* BURST_SIZE_PER_ESET       */ "BURST_SIZE_PER_ESET",
    /* BURST_SIZE_PER_NODE       */ "BURST_SIZE_PER_NODE",
    /* CALENDAR                  */ "CALENDAR",
    /* CALENDAR0                 */ "CALENDAR0",
    /* CALENDAR1                 */ "CALENDAR1",
    /* CBLOCK_MOD_LOOKUP         */ "CBLOCK_MOD_LOOKUP",
    /* CCH_CHF                   */ "CCH_CHF",
    /* CCH_CLF                   */ "CCH_CLF",
    /* CCH_QUERY_DATA_FIFO       */ "CCH_QUERY_DATA_FIFO",
    /* CCH_REACH_FIFO            */ "CCH_REACH_FIFO",
    /* CCP_MEM                   */ "CCP_MEM",
    /* CCS_CDM_FIFOS_MEM         */ "CCS_CDM_FIFOS_MEM",
    /* CCS_QUERY_DATA_FIFO       */ "CCS_QUERY_DATA_FIFO",
    /* CCS_REACH_FIFO            */ "CCS_REACH_FIFO",
    /* CDUM_INSTRUMENTATION_STATS_MEM_PFC_MEMA */ "CDUM_INSTRUMENTATION_STATS_MEM_PFC_MEMA",
    /* CDUM_INSTRUMENTATION_STATS_MEM_PFC_MEMB */ "CDUM_INSTRUMENTATION_STATS_MEM_PFC_MEMB",
    /* CDUM_INSTRUMENTATION_STATS_MEM_PFC_MEMC */ "CDUM_INSTRUMENTATION_STATS_MEM_PFC_MEMC",
    /* CDUM_INSTRUMENTATION_STATS_MEM_PFC_MEMD */ "CDUM_INSTRUMENTATION_STATS_MEM_PFC_MEMD",
    /* CDUM_INSTRUMENTATION_STATS_MEM_TRAFFIC_MEMA */ "CDUM_INSTRUMENTATION_STATS_MEM_TRAFFIC_MEMA",
    /* CDUM_INSTRUMENTATION_STATS_MEM_TRAFFIC_MEMB */ "CDUM_INSTRUMENTATION_STATS_MEM_TRAFFIC_MEMB",
    /* CDUM_RX_DATA_ASYNC_ALIGNER */ "CDUM_RX_DATA_ASYNC_ALIGNER",
    /* CDUM_RX_MEMA_CTRL         */ "CDUM_RX_MEMA_CTRL",
    /* CDUM_RX_MEMA_DATA         */ "CDUM_RX_MEMA_DATA",
    /* CDUM_RX_MEMB_CTRL         */ "CDUM_RX_MEMB_CTRL",
    /* CDUM_RX_MEMB_DATA         */ "CDUM_RX_MEMB_DATA",
    /* CDUM_RX_MEMC_CTRL         */ "CDUM_RX_MEMC_CTRL",
    /* CDUM_RX_MEMC_DATA         */ "CDUM_RX_MEMC_DATA",
    /* CDUM_RX_MEMD_CTRL         */ "CDUM_RX_MEMD_CTRL",
    /* CDUM_RX_MEMD_DATA         */ "CDUM_RX_MEMD_DATA",
    /* CDUM_RX_MEME_CTRL         */ "CDUM_RX_MEME_CTRL",
    /* CDUM_RX_MEME_DATA         */ "CDUM_RX_MEME_DATA",
    /* CDUM_RX_MEMF_CTRL         */ "CDUM_RX_MEMF_CTRL",
    /* CDUM_RX_MEMF_DATA         */ "CDUM_RX_MEMF_DATA",
    /* CDUM_RX_MEMG_CTRL         */ "CDUM_RX_MEMG_CTRL",
    /* CDUM_RX_MEMG_DATA         */ "CDUM_RX_MEMG_DATA",
    /* CDUM_RX_MEMH_CTRL         */ "CDUM_RX_MEMH_CTRL",
    /* CDUM_RX_MEMH_DATA         */ "CDUM_RX_MEMH_DATA",
    /* CDUM_RX_MEMI_CTRL         */ "CDUM_RX_MEMI_CTRL",
    /* CDUM_RX_MEMI_DATA         */ "CDUM_RX_MEMI_DATA",
    /* CDUM_RX_MEMJ_CTRL         */ "CDUM_RX_MEMJ_CTRL",
    /* CDUM_RX_MEMJ_DATA         */ "CDUM_RX_MEMJ_DATA",
    /* CDUM_RX_MEMK_CTRL         */ "CDUM_RX_MEMK_CTRL",
    /* CDUM_RX_MEMK_DATA         */ "CDUM_RX_MEMK_DATA",
    /* CDUM_RX_MEML_CTRL         */ "CDUM_RX_MEML_CTRL",
    /* CDUM_RX_MEML_DATA         */ "CDUM_RX_MEML_DATA",
    /* CDUM_RX_MEMM_CTRL         */ "CDUM_RX_MEMM_CTRL",
    /* CDUM_RX_MEMM_DATA         */ "CDUM_RX_MEMM_DATA",
    /* CDUM_RX_MEMN_CTRL         */ "CDUM_RX_MEMN_CTRL",
    /* CDUM_RX_MEMN_DATA         */ "CDUM_RX_MEMN_DATA",
    /* CDUM_RX_MEMO_CTRL         */ "CDUM_RX_MEMO_CTRL",
    /* CDUM_RX_MEMO_DATA         */ "CDUM_RX_MEMO_DATA",
    /* CDUM_RX_MEMP_CTRL         */ "CDUM_RX_MEMP_CTRL",
    /* CDUM_RX_MEMP_DATA         */ "CDUM_RX_MEMP_DATA",
    /* CDUM_TX_MEMA              */ "CDUM_TX_MEMA",
    /* CDUM_TX_MEMA_CTRL         */ "CDUM_TX_MEMA_CTRL",
    /* CDUM_TX_MEMB              */ "CDUM_TX_MEMB",
    /* CDUM_TX_MEMB_CTRL         */ "CDUM_TX_MEMB_CTRL",
    /* CDUM_TX_MEMC              */ "CDUM_TX_MEMC",
    /* CDUM_TX_MEMC_CTRL         */ "CDUM_TX_MEMC_CTRL",
    /* CDUM_TX_MEMD              */ "CDUM_TX_MEMD",
    /* CDUM_TX_MEMD_CTRL         */ "CDUM_TX_MEMD_CTRL",
    /* CDUM_TX_MEME              */ "CDUM_TX_MEME",
    /* CDUM_TX_MEME_CTRL         */ "CDUM_TX_MEME_CTRL",
    /* CDUM_TX_MEMF              */ "CDUM_TX_MEMF",
    /* CDUM_TX_MEMF_CTRL         */ "CDUM_TX_MEMF_CTRL",
    /* CDUM_TX_MEMG              */ "CDUM_TX_MEMG",
    /* CDUM_TX_MEMG_CTRL         */ "CDUM_TX_MEMG_CTRL",
    /* CDUM_TX_MEMH              */ "CDUM_TX_MEMH",
    /* CDUM_TX_MEMH_CTRL         */ "CDUM_TX_MEMH_CTRL",
    /* CDUM_TX_MEMI              */ "CDUM_TX_MEMI",
    /* CDUM_TX_MEMI_CTRL         */ "CDUM_TX_MEMI_CTRL",
    /* CDUM_TX_MEMJ              */ "CDUM_TX_MEMJ",
    /* CDUM_TX_MEMJ_CTRL         */ "CDUM_TX_MEMJ_CTRL",
    /* CDU_INSTRUMENTATION_STATS_MEM_PFC_MEMA */ "CDU_INSTRUMENTATION_STATS_MEM_PFC_MEMA",
    /* CDU_INSTRUMENTATION_STATS_MEM_PFC_MEMB */ "CDU_INSTRUMENTATION_STATS_MEM_PFC_MEMB",
    /* CDU_INSTRUMENTATION_STATS_MEM_PFC_MEMC */ "CDU_INSTRUMENTATION_STATS_MEM_PFC_MEMC",
    /* CDU_INSTRUMENTATION_STATS_MEM_PFC_MEMD */ "CDU_INSTRUMENTATION_STATS_MEM_PFC_MEMD",
    /* CDU_INSTRUMENTATION_STATS_MEM_TRAFFIC_MEMA */ "CDU_INSTRUMENTATION_STATS_MEM_TRAFFIC_MEMA",
    /* CDU_INSTRUMENTATION_STATS_MEM_TRAFFIC_MEMB */ "CDU_INSTRUMENTATION_STATS_MEM_TRAFFIC_MEMB",
    /* CDU_RX_DATA_ASYNC_ALIGNER */ "CDU_RX_DATA_ASYNC_ALIGNER",
    /* CDU_RX_MEMA_CTRL          */ "CDU_RX_MEMA_CTRL",
    /* CDU_RX_MEMA_DATA          */ "CDU_RX_MEMA_DATA",
    /* CDU_RX_MEMB_CTRL          */ "CDU_RX_MEMB_CTRL",
    /* CDU_RX_MEMB_DATA          */ "CDU_RX_MEMB_DATA",
    /* CDU_RX_MEMC_CTRL          */ "CDU_RX_MEMC_CTRL",
    /* CDU_RX_MEMC_DATA          */ "CDU_RX_MEMC_DATA",
    /* CDU_RX_MEMD_CTRL          */ "CDU_RX_MEMD_CTRL",
    /* CDU_RX_MEMD_DATA          */ "CDU_RX_MEMD_DATA",
    /* CDU_RX_MEME_CTRL          */ "CDU_RX_MEME_CTRL",
    /* CDU_RX_MEME_DATA          */ "CDU_RX_MEME_DATA",
    /* CDU_RX_MEMF_CTRL          */ "CDU_RX_MEMF_CTRL",
    /* CDU_RX_MEMF_DATA          */ "CDU_RX_MEMF_DATA",
    /* CDU_RX_MEMG_CTRL          */ "CDU_RX_MEMG_CTRL",
    /* CDU_RX_MEMG_DATA          */ "CDU_RX_MEMG_DATA",
    /* CDU_RX_MEMH_CTRL          */ "CDU_RX_MEMH_CTRL",
    /* CDU_RX_MEMH_DATA          */ "CDU_RX_MEMH_DATA",
    /* CDU_RX_MEMI_CTRL          */ "CDU_RX_MEMI_CTRL",
    /* CDU_RX_MEMI_DATA          */ "CDU_RX_MEMI_DATA",
    /* CDU_RX_MEMJ_CTRL          */ "CDU_RX_MEMJ_CTRL",
    /* CDU_RX_MEMJ_DATA          */ "CDU_RX_MEMJ_DATA",
    /* CDU_RX_MEMK_CTRL          */ "CDU_RX_MEMK_CTRL",
    /* CDU_RX_MEMK_DATA          */ "CDU_RX_MEMK_DATA",
    /* CDU_RX_MEML_CTRL          */ "CDU_RX_MEML_CTRL",
    /* CDU_RX_MEML_DATA          */ "CDU_RX_MEML_DATA",
    /* CDU_RX_MEMM_CTRL          */ "CDU_RX_MEMM_CTRL",
    /* CDU_RX_MEMM_DATA          */ "CDU_RX_MEMM_DATA",
    /* CDU_RX_MEMN_CTRL          */ "CDU_RX_MEMN_CTRL",
    /* CDU_RX_MEMN_DATA          */ "CDU_RX_MEMN_DATA",
    /* CDU_RX_MEMO_CTRL          */ "CDU_RX_MEMO_CTRL",
    /* CDU_RX_MEMO_DATA          */ "CDU_RX_MEMO_DATA",
    /* CDU_RX_MEMP_CTRL          */ "CDU_RX_MEMP_CTRL",
    /* CDU_RX_MEMP_DATA          */ "CDU_RX_MEMP_DATA",
    /* CDU_TX_MEMA               */ "CDU_TX_MEMA",
    /* CDU_TX_MEMA_CTRL          */ "CDU_TX_MEMA_CTRL",
    /* CDU_TX_MEMB               */ "CDU_TX_MEMB",
    /* CDU_TX_MEMB_CTRL          */ "CDU_TX_MEMB_CTRL",
    /* CDU_TX_MEMC               */ "CDU_TX_MEMC",
    /* CDU_TX_MEMC_CTRL          */ "CDU_TX_MEMC_CTRL",
    /* CDU_TX_MEMD               */ "CDU_TX_MEMD",
    /* CDU_TX_MEMD_CTRL          */ "CDU_TX_MEMD_CTRL",
    /* CDU_TX_MEME               */ "CDU_TX_MEME",
    /* CDU_TX_MEME_CTRL          */ "CDU_TX_MEME_CTRL",
    /* CDU_TX_MEMF               */ "CDU_TX_MEMF",
    /* CDU_TX_MEMF_CTRL          */ "CDU_TX_MEMF_CTRL",
    /* CDU_TX_MEMG               */ "CDU_TX_MEMG",
    /* CDU_TX_MEMG_CTRL          */ "CDU_TX_MEMG_CTRL",
    /* CDU_TX_MEMH               */ "CDU_TX_MEMH",
    /* CDU_TX_MEMH_CTRL          */ "CDU_TX_MEMH_CTRL",
    /* CDU_TX_MEMI               */ "CDU_TX_MEMI",
    /* CDU_TX_MEMI_CTRL          */ "CDU_TX_MEMI_CTRL",
    /* CDU_TX_MEMJ               */ "CDU_TX_MEMJ",
    /* CDU_TX_MEMJ_CTRL          */ "CDU_TX_MEMJ_CTRL",
    /* CELL_BUFFER0              */ "CELL_BUFFER0",
    /* CELL_BUFFER1              */ "CELL_BUFFER1",
    /* CELL_BUFFER2              */ "CELL_BUFFER2",
    /* CELL_BUFFER3              */ "CELL_BUFFER3",
    /* CELL_CHK_MEM              */ "CELL_CHK_MEM",
    /* CELL_DATA0_MEM            */ "CELL_DATA0_MEM",
    /* CELL_DATA10_MEM           */ "CELL_DATA10_MEM",
    /* CELL_DATA11_MEM           */ "CELL_DATA11_MEM",
    /* CELL_DATA12_MEM           */ "CELL_DATA12_MEM",
    /* CELL_DATA13_MEM           */ "CELL_DATA13_MEM",
    /* CELL_DATA14_MEM           */ "CELL_DATA14_MEM",
    /* CELL_DATA15_MEM           */ "CELL_DATA15_MEM",
    /* CELL_DATA1_MEM            */ "CELL_DATA1_MEM",
    /* CELL_DATA2_MEM            */ "CELL_DATA2_MEM",
    /* CELL_DATA3_MEM            */ "CELL_DATA3_MEM",
    /* CELL_DATA4_MEM            */ "CELL_DATA4_MEM",
    /* CELL_DATA5_MEM            */ "CELL_DATA5_MEM",
    /* CELL_DATA6_MEM            */ "CELL_DATA6_MEM",
    /* CELL_DATA7_MEM            */ "CELL_DATA7_MEM",
    /* CELL_DATA8_MEM            */ "CELL_DATA8_MEM",
    /* CELL_DATA9_MEM            */ "CELL_DATA9_MEM",
    /* CELL_HDR_MEM              */ "CELL_HDR_MEM",
    /* CENTRAL_CTR_EVICTION_FIFO */ "CENTRAL_CTR_EVICTION_FIFO",
    /* CFAP_MEM                  */ "CFAP_MEM",
    /* CFC_CAT_2_TC_CGM_MAP_HCFC */ "CFC_CAT_2_TC_CGM_MAP_HCFC",
    /* CFC_CAT_2_TC_CGM_MAP_NIF  */ "CFC_CAT_2_TC_CGM_MAP_NIF",
    /* CFC_CAT_2_TC_IQM_0_MAP_HCFC */ "CFC_CAT_2_TC_IQM_0_MAP_HCFC",
    /* CFC_CAT_2_TC_IQM_0_MAP_NIF */ "CFC_CAT_2_TC_IQM_0_MAP_NIF",
    /* CFC_CAT_2_TC_IQM_1_MAP_HCFC */ "CFC_CAT_2_TC_IQM_1_MAP_HCFC",
    /* CFC_CAT_2_TC_IQM_1_MAP_NIF */ "CFC_CAT_2_TC_IQM_1_MAP_NIF",
    /* CFC_CAT_2_TC_MAP_HCFC     */ "CFC_CAT_2_TC_MAP_HCFC",
    /* CFC_CAT_2_TC_MAP_NIF      */ "CFC_CAT_2_TC_MAP_NIF",
    /* CFC_GENERIC_BITMAP_IQM_0_MAP */ "CFC_GENERIC_BITMAP_IQM_0_MAP",
    /* CFC_GENERIC_BITMAP_IQM_1_MAP */ "CFC_GENERIC_BITMAP_IQM_1_MAP",
    /* CFC_GENERIC_BITMAP_NIF_0_MAP */ "CFC_GENERIC_BITMAP_NIF_0_MAP",
    /* CFC_GENERIC_BITMAP_NIF_1_MAP */ "CFC_GENERIC_BITMAP_NIF_1_MAP",
    /* CFC_GENERIC_BITMAP_NIF_2_MAP */ "CFC_GENERIC_BITMAP_NIF_2_MAP",
    /* CFC_GENERIC_BITMAP_NIF_3_MAP */ "CFC_GENERIC_BITMAP_NIF_3_MAP",
    /* CFC_GENERIC_BITMAP_NIF_4_MAP */ "CFC_GENERIC_BITMAP_NIF_4_MAP",
    /* CFC_GENERIC_BITMAP_NIF_5_MAP */ "CFC_GENERIC_BITMAP_NIF_5_MAP",
    /* CFC_GENERIC_BITMAP_NIF_6_MAP */ "CFC_GENERIC_BITMAP_NIF_6_MAP",
    /* CFC_GENERIC_BITMAP_NIF_7_MAP */ "CFC_GENERIC_BITMAP_NIF_7_MAP",
    /* CFC_GLB_RSC_CGM_MAP       */ "CFC_GLB_RSC_CGM_MAP",
    /* CFC_GLB_RSC_IQM_0_MAP     */ "CFC_GLB_RSC_IQM_0_MAP",
    /* CFC_GLB_RSC_IQM_1_MAP     */ "CFC_GLB_RSC_IQM_1_MAP",
    /* CFC_ILKN_INB_RX_0_CAL     */ "CFC_ILKN_INB_RX_0_CAL",
    /* CFC_ILKN_INB_RX_1_CAL     */ "CFC_ILKN_INB_RX_1_CAL",
    /* CFC_ILKN_INB_RX_2_CAL     */ "CFC_ILKN_INB_RX_2_CAL",
    /* CFC_ILKN_INB_RX_3_CAL     */ "CFC_ILKN_INB_RX_3_CAL",
    /* CFC_ILKN_INB_RX_4_CAL     */ "CFC_ILKN_INB_RX_4_CAL",
    /* CFC_ILKN_INB_RX_5_CAL     */ "CFC_ILKN_INB_RX_5_CAL",
    /* CFC_ILKN_INB_TX_0_CAL     */ "CFC_ILKN_INB_TX_0_CAL",
    /* CFC_ILKN_INB_TX_1_CAL     */ "CFC_ILKN_INB_TX_1_CAL",
    /* CFC_ILKN_INB_TX_2_CAL     */ "CFC_ILKN_INB_TX_2_CAL",
    /* CFC_ILKN_INB_TX_3_CAL     */ "CFC_ILKN_INB_TX_3_CAL",
    /* CFC_ILKN_INB_TX_4_CAL     */ "CFC_ILKN_INB_TX_4_CAL",
    /* CFC_ILKN_INB_TX_5_CAL     */ "CFC_ILKN_INB_TX_5_CAL",
    /* CFC_ILKN_PP_RX_4_CAL      */ "CFC_ILKN_PP_RX_4_CAL",
    /* CFC_ILKN_RX_0_CAL         */ "CFC_ILKN_RX_0_CAL",
    /* CFC_ILKN_RX_1_CAL         */ "CFC_ILKN_RX_1_CAL",
    /* CFC_ILKN_TX_0_CAL         */ "CFC_ILKN_TX_0_CAL",
    /* CFC_ILKN_TX_1_CAL         */ "CFC_ILKN_TX_1_CAL",
    /* CFC_NIF_PFC_MAP           */ "CFC_NIF_PFC_MAP",
    /* CFC_NIF_SHR_MAP           */ "CFC_NIF_SHR_MAP",
    /* CFC_OOB_RX_0_CAL          */ "CFC_OOB_RX_0_CAL",
    /* CFC_OOB_RX_1_CAL          */ "CFC_OOB_RX_1_CAL",
    /* CFC_OOB_RX_CAL            */ "CFC_OOB_RX_CAL",
    /* CFC_OOB_TX_0_CAL          */ "CFC_OOB_TX_0_CAL",
    /* CFC_OOB_TX_1_CAL          */ "CFC_OOB_TX_1_CAL",
    /* CFC_OOB_TX_CAL            */ "CFC_OOB_TX_CAL",
    /* CFC_PP_RX_4_CAL           */ "CFC_PP_RX_4_CAL",
    /* CFC_QPAIR_HR_MAP          */ "CFC_QPAIR_HR_MAP",
    /* CFC_RCL_VSQ_CGM_MAP       */ "CFC_RCL_VSQ_CGM_MAP",
    /* CFC_RCL_VSQ_IQM_0_MAP     */ "CFC_RCL_VSQ_IQM_0_MAP",
    /* CFC_RCL_VSQ_IQM_1_MAP     */ "CFC_RCL_VSQ_IQM_1_MAP",
    /* CFC_RCL_VSQ_MAP           */ "CFC_RCL_VSQ_MAP",
    /* CFC_SPI_OOB_RX_0_CAL      */ "CFC_SPI_OOB_RX_0_CAL",
    /* CFC_SPI_OOB_RX_1_CAL      */ "CFC_SPI_OOB_RX_1_CAL",
    /* CFC_SPI_OOB_TX_0_CAL      */ "CFC_SPI_OOB_TX_0_CAL",
    /* CFC_SPI_OOB_TX_1_CAL      */ "CFC_SPI_OOB_TX_1_CAL",
    /* CGM_CNI_PRMS              */ "CGM_CNI_PRMS",
    /* CGM_CNI_STATUS            */ "CGM_CNI_STATUS",
    /* CGM_DESTINATION_TABLE     */ "CGM_DESTINATION_TABLE",
    /* CGM_DP_MAPPING            */ "CGM_DP_MAPPING",
    /* CGM_DRAM_RPRT_RX          */ "CGM_DRAM_RPRT_RX",
    /* CGM_DROP_REASON_RJCT_MASK */ "CGM_DROP_REASON_RJCT_MASK",
    /* CGM_DTF_TX_RPRT_PEND_FIFO */ "CGM_DTF_TX_RPRT_PEND_FIFO",
    /* CGM_ETH_MTR_PTR_MAP       */ "CGM_ETH_MTR_PTR_MAP",
    /* CGM_FLOW_AGR_MAP          */ "CGM_FLOW_AGR_MAP",
    /* CGM_FLOW_ATTRIBUTES       */ "CGM_FLOW_ATTRIBUTES",
    /* CGM_GLBL_FR_DRAM_DP_RJCT_TH */ "CGM_GLBL_FR_DRAM_DP_RJCT_TH",
    /* CGM_GLBL_FR_DRAM_RJCT_TH  */ "CGM_GLBL_FR_DRAM_RJCT_TH",
    /* CGM_GLBL_FR_DRAM_TC_RJCT_TH */ "CGM_GLBL_FR_DRAM_TC_RJCT_TH",
    /* CGM_GLBL_FR_SRAM_DP_RJCT_TH */ "CGM_GLBL_FR_SRAM_DP_RJCT_TH",
    /* CGM_GLBL_FR_SRAM_RJCT_TH  */ "CGM_GLBL_FR_SRAM_RJCT_TH",
    /* CGM_GLBL_FR_SRAM_TC_RJCT_TH */ "CGM_GLBL_FR_SRAM_TC_RJCT_TH",
    /* CGM_HAPM                  */ "CGM_HAPM",
    /* CGM_INSTRUMENTATION_MEMORY */ "CGM_INSTRUMENTATION_MEMORY",
    /* CGM_INSTRUMENTATION_MEMORY_0 */ "CGM_INSTRUMENTATION_MEMORY_0",
    /* CGM_INSTRUMENTATION_MEMORY_1 */ "CGM_INSTRUMENTATION_MEMORY_1",
    /* CGM_INSTRUMENTATION_MEMORY_2 */ "CGM_INSTRUMENTATION_MEMORY_2",
    /* CGM_INSTRUMENTATION_MEMORY_3 */ "CGM_INSTRUMENTATION_MEMORY_3",
    /* CGM_INT_TM_STAT_PTR_MAP   */ "CGM_INT_TM_STAT_PTR_MAP",
    /* CGM_IPPPM                 */ "CGM_IPPPM",
    /* CGM_IPP_HCP               */ "CGM_IPP_HCP",
    /* CGM_IPP_HEADER_COMPENSATION */ "CGM_IPP_HEADER_COMPENSATION",
    /* CGM_IPP_MAP               */ "CGM_IPP_MAP",
    /* CGM_IRPP_CTR_CPM          */ "CGM_IRPP_CTR_CPM",
    /* CGM_IRPP_CTR_HCM          */ "CGM_IRPP_CTR_HCM",
    /* CGM_IS_ING_MC             */ "CGM_IS_ING_MC",
    /* CGM_LAG_ATTRIBUTES        */ "CGM_LAG_ATTRIBUTES",
    /* CGM_LAG_GROUP_PROFILE     */ "CGM_LAG_GROUP_PROFILE",
    /* CGM_LAG_MAPPING           */ "CGM_LAG_MAPPING",
    /* CGM_LAG_MEMBER_TABLE      */ "CGM_LAG_MEMBER_TABLE",
    /* CGM_LAG_STAT_ATTRIBUTES   */ "CGM_LAG_STAT_ATTRIBUTES",
    /* CGM_MEM_100000            */ "CGM_MEM_100000",
    /* CGM_MEM_200000            */ "CGM_MEM_200000",
    /* CGM_MEM_300000            */ "CGM_MEM_300000",
    /* CGM_MEM_1000000           */ "CGM_MEM_1000000",
    /* CGM_MEM_1010000           */ "CGM_MEM_1010000",
    /* CGM_MEM_1020000           */ "CGM_MEM_1020000",
    /* CGM_MEM_1030000           */ "CGM_MEM_1030000",
    /* CGM_MEM_1040000           */ "CGM_MEM_1040000",
    /* CGM_MEM_1080000           */ "CGM_MEM_1080000",
    /* CGM_MEM_B30000            */ "CGM_MEM_B30000",
    /* CGM_MEM_B50000            */ "CGM_MEM_B50000",
    /* CGM_MEM_B70000            */ "CGM_MEM_B70000",
    /* CGM_MEM_B90000            */ "CGM_MEM_B90000",
    /* CGM_MEM_BB0000            */ "CGM_MEM_BB0000",
    /* CGM_MEM_FD0000            */ "CGM_MEM_FD0000",
    /* CGM_MEM_FE0000            */ "CGM_MEM_FE0000",
    /* CGM_MEM_FF0000            */ "CGM_MEM_FF0000",
    /* CGM_MICRO_BURST_STATUS    */ "CGM_MICRO_BURST_STATUS",
    /* CGM_MRPS_IN_DP_MAPPING    */ "CGM_MRPS_IN_DP_MAPPING",
    /* CGM_PB_VSQ_POOL_FC_TH     */ "CGM_PB_VSQ_POOL_FC_TH",
    /* CGM_PB_VSQ_PRMS           */ "CGM_PB_VSQ_PRMS",
    /* CGM_PB_VSQ_RJCT_MASK      */ "CGM_PB_VSQ_RJCT_MASK",
    /* CGM_PB_VSQ_SRAM_BUFFERS_RJCT_MAP */ "CGM_PB_VSQ_SRAM_BUFFERS_RJCT_MAP",
    /* CGM_PB_VSQ_SRAM_PDS_RJCT_MAP */ "CGM_PB_VSQ_SRAM_PDS_RJCT_MAP",
    /* CGM_PB_VSQ_TC_BITMAP      */ "CGM_PB_VSQ_TC_BITMAP",
    /* CGM_PB_VSQ_WORDS_RJCT_MAP */ "CGM_PB_VSQ_WORDS_RJCT_MAP",
    /* CGM_PCM                   */ "CGM_PCM",
    /* CGM_PP_RJCT_MASK          */ "CGM_PP_RJCT_MASK",
    /* CGM_QSPM                  */ "CGM_QSPM",
    /* CGM_REP_CMD_FIFO_OCCUPANCY_RJCT_TH */ "CGM_REP_CMD_FIFO_OCCUPANCY_RJCT_TH",
    /* CGM_REP_CMD_FIFO_SRAM_RSRC_RJCT_TH */ "CGM_REP_CMD_FIFO_SRAM_RSRC_RJCT_TH",
    /* CGM_SCH_CPM               */ "CGM_SCH_CPM",
    /* CGM_SCH_HCM               */ "CGM_SCH_HCM",
    /* CGM_SMOOTH_DIVISION       */ "CGM_SMOOTH_DIVISION",
    /* CGM_SNIF_ACTION_TABLE     */ "CGM_SNIF_ACTION_TABLE",
    /* CGM_SNIF_TM_TABLE         */ "CGM_SNIF_TM_TABLE",
    /* CGM_SNP_MRR_RJCT_TABLE    */ "CGM_SNP_MRR_RJCT_TABLE",
    /* CGM_SNP_MRR_TM_TABLE      */ "CGM_SNP_MRR_TM_TABLE",
    /* CGM_SRAM_ENQ_PD_FIFO      */ "CGM_SRAM_ENQ_PD_FIFO",
    /* CGM_STACK_FEC_RESOLVE     */ "CGM_STACK_FEC_RESOLVE",
    /* CGM_STACK_TRUNK_RESOLVE   */ "CGM_STACK_TRUNK_RESOLVE",
    /* CGM_STAT_CPM              */ "CGM_STAT_CPM",
    /* CGM_STAT_HCM              */ "CGM_STAT_HCM",
    /* CGM_STAT_SCRB_TH          */ "CGM_STAT_SCRB_TH",
    /* CGM_STD_UPDT_PEND_FIFO    */ "CGM_STD_UPDT_PEND_FIFO",
    /* CGM_ST_PORT_DATA          */ "CGM_ST_PORT_DATA",
    /* CGM_SYS_RED_QSIZE         */ "CGM_SYS_RED_QSIZE",
    /* CGM_SYS_RED_QSIZE_RANGES  */ "CGM_SYS_RED_QSIZE_RANGES",
    /* CGM_SYS_RED_RJCT_PRMS     */ "CGM_SYS_RED_RJCT_PRMS",
    /* CGM_SYS_RED_SIZE          */ "CGM_SYS_RED_SIZE",
    /* CGM_TAR_FIFO              */ "CGM_TAR_FIFO",
    /* CGM_TAR_FIFO_RJCT_TH      */ "CGM_TAR_FIFO_RJCT_TH",
    /* CGM_TELEMETRY_QSIZE_RANGES */ "CGM_TELEMETRY_QSIZE_RANGES",
    /* CGM_TM_CTR_CPM            */ "CGM_TM_CTR_CPM",
    /* CGM_TM_CTR_HCM            */ "CGM_TM_CTR_HCM",
    /* CGM_TRAFFIC_CLASS_MAPPING */ "CGM_TRAFFIC_CLASS_MAPPING",
    /* CGM_TX_CMD_UPDT_PEND_FIFO */ "CGM_TX_CMD_UPDT_PEND_FIFO",
    /* CGM_VOQ_AVRG_PRMS         */ "CGM_VOQ_AVRG_PRMS",
    /* CGM_VOQ_CNI_PRMS          */ "CGM_VOQ_CNI_PRMS",
    /* CGM_VOQ_CNI_STATUS        */ "CGM_VOQ_CNI_STATUS",
    /* CGM_VOQ_DRAM_BLOCK_STATE  */ "CGM_VOQ_DRAM_BLOCK_STATE",
    /* CGM_VOQ_DRAM_BOUND_PRMS   */ "CGM_VOQ_DRAM_BOUND_PRMS",
    /* CGM_VOQ_DRAM_BOUND_STATE  */ "CGM_VOQ_DRAM_BOUND_STATE",
    /* CGM_VOQ_DRAM_RECOVERY_PRMS */ "CGM_VOQ_DRAM_RECOVERY_PRMS",
    /* CGM_VOQ_GRNTD_PRMS        */ "CGM_VOQ_GRNTD_PRMS",
    /* CGM_VOQ_GRNTD_RJCT_MASK   */ "CGM_VOQ_GRNTD_RJCT_MASK",
    /* CGM_VOQ_HCP               */ "CGM_VOQ_HCP",
    /* CGM_VOQ_HEADER_COMPENSATION */ "CGM_VOQ_HEADER_COMPENSATION",
    /* CGM_VOQ_PROFILES          */ "CGM_VOQ_PROFILES",
    /* CGM_VOQ_SHRD_FR_RJCT_TH   */ "CGM_VOQ_SHRD_FR_RJCT_TH",
    /* CGM_VOQ_SHRD_OC_RJCT_TH   */ "CGM_VOQ_SHRD_OC_RJCT_TH",
    /* CGM_VOQ_SIZE              */ "CGM_VOQ_SIZE",
    /* CGM_VOQ_SRAM_BUFFERS_FC_PRMS */ "CGM_VOQ_SRAM_BUFFERS_FC_PRMS",
    /* CGM_VOQ_SRAM_BUFFERS_RJCT_PRMS */ "CGM_VOQ_SRAM_BUFFERS_RJCT_PRMS",
    /* CGM_VOQ_SRAM_DRAM_ONLY_MODE */ "CGM_VOQ_SRAM_DRAM_ONLY_MODE",
    /* CGM_VOQ_SRAM_PDS_FC_PRMS  */ "CGM_VOQ_SRAM_PDS_FC_PRMS",
    /* CGM_VOQ_SRAM_PDS_RJCT_PRMS */ "CGM_VOQ_SRAM_PDS_RJCT_PRMS",
    /* CGM_VOQ_SRAM_WORDS_RJCT_PRMS */ "CGM_VOQ_SRAM_WORDS_RJCT_PRMS",
    /* CGM_VOQ_VSQS_PRMS         */ "CGM_VOQ_VSQS_PRMS",
    /* CGM_VOQ_WORDS_AVRG_PRMS   */ "CGM_VOQ_WORDS_AVRG_PRMS",
    /* CGM_VOQ_WORDS_FC_PRMS     */ "CGM_VOQ_WORDS_FC_PRMS",
    /* CGM_VOQ_WORDS_RJCT_PRMS   */ "CGM_VOQ_WORDS_RJCT_PRMS",
    /* CGM_VSQA_AVRG_PRMS        */ "CGM_VSQA_AVRG_PRMS",
    /* CGM_VSQA_FC_PRMS          */ "CGM_VSQA_FC_PRMS",
    /* CGM_VSQA_MAX_SIZE         */ "CGM_VSQA_MAX_SIZE",
    /* CGM_VSQA_MAX_SIZE_MEM     */ "CGM_VSQA_MAX_SIZE_MEM",
    /* CGM_VSQA_PRMS             */ "CGM_VSQA_PRMS",
    /* CGM_VSQA_RJCT_PRMS        */ "CGM_VSQA_RJCT_PRMS",
    /* CGM_VSQA_SRAM_BUFFERS_FC_PRMS */ "CGM_VSQA_SRAM_BUFFERS_FC_PRMS",
    /* CGM_VSQA_SRAM_BUFFERS_RJCT_PRMS */ "CGM_VSQA_SRAM_BUFFERS_RJCT_PRMS",
    /* CGM_VSQA_SRAM_BUFFERS_SIZE */ "CGM_VSQA_SRAM_BUFFERS_SIZE",
    /* CGM_VSQA_SRAM_BUFFERS_STATE */ "CGM_VSQA_SRAM_BUFFERS_STATE",
    /* CGM_VSQA_SRAM_PDS_FC_PRMS */ "CGM_VSQA_SRAM_PDS_FC_PRMS",
    /* CGM_VSQA_SRAM_PDS_RJCT_PRMS */ "CGM_VSQA_SRAM_PDS_RJCT_PRMS",
    /* CGM_VSQA_SRAM_PDS_SIZE    */ "CGM_VSQA_SRAM_PDS_SIZE",
    /* CGM_VSQA_SRAM_PDS_STATE   */ "CGM_VSQA_SRAM_PDS_STATE",
    /* CGM_VSQA_WORDS_AVRG_PRMS  */ "CGM_VSQA_WORDS_AVRG_PRMS",
    /* CGM_VSQA_WORDS_FC_PRMS    */ "CGM_VSQA_WORDS_FC_PRMS",
    /* CGM_VSQA_WORDS_RJCT_PRMS  */ "CGM_VSQA_WORDS_RJCT_PRMS",
    /* CGM_VSQA_WORDS_SIZE       */ "CGM_VSQA_WORDS_SIZE",
    /* CGM_VSQA_WORDS_STATE      */ "CGM_VSQA_WORDS_STATE",
    /* CGM_VSQA_WRED_RJCT_PRMS   */ "CGM_VSQA_WRED_RJCT_PRMS",
    /* CGM_VSQB_AVRG_PRMS        */ "CGM_VSQB_AVRG_PRMS",
    /* CGM_VSQB_FC_PRMS          */ "CGM_VSQB_FC_PRMS",
    /* CGM_VSQB_MAX_SIZE         */ "CGM_VSQB_MAX_SIZE",
    /* CGM_VSQB_MAX_SIZE_MEM     */ "CGM_VSQB_MAX_SIZE_MEM",
    /* CGM_VSQB_PRMS             */ "CGM_VSQB_PRMS",
    /* CGM_VSQB_RJCT_PRMS        */ "CGM_VSQB_RJCT_PRMS",
    /* CGM_VSQB_SRAM_BUFFERS_FC_PRMS */ "CGM_VSQB_SRAM_BUFFERS_FC_PRMS",
    /* CGM_VSQB_SRAM_BUFFERS_RJCT_PRMS */ "CGM_VSQB_SRAM_BUFFERS_RJCT_PRMS",
    /* CGM_VSQB_SRAM_BUFFERS_SIZE */ "CGM_VSQB_SRAM_BUFFERS_SIZE",
    /* CGM_VSQB_SRAM_BUFFERS_STATE */ "CGM_VSQB_SRAM_BUFFERS_STATE",
    /* CGM_VSQB_SRAM_PDS_FC_PRMS */ "CGM_VSQB_SRAM_PDS_FC_PRMS",
    /* CGM_VSQB_SRAM_PDS_RJCT_PRMS */ "CGM_VSQB_SRAM_PDS_RJCT_PRMS",
    /* CGM_VSQB_SRAM_PDS_SIZE    */ "CGM_VSQB_SRAM_PDS_SIZE",
    /* CGM_VSQB_SRAM_PDS_STATE   */ "CGM_VSQB_SRAM_PDS_STATE",
    /* CGM_VSQB_WORDS_AVRG_PRMS  */ "CGM_VSQB_WORDS_AVRG_PRMS",
    /* CGM_VSQB_WORDS_FC_PRMS    */ "CGM_VSQB_WORDS_FC_PRMS",
    /* CGM_VSQB_WORDS_RJCT_PRMS  */ "CGM_VSQB_WORDS_RJCT_PRMS",
    /* CGM_VSQB_WORDS_SIZE       */ "CGM_VSQB_WORDS_SIZE",
    /* CGM_VSQB_WORDS_STATE      */ "CGM_VSQB_WORDS_STATE",
    /* CGM_VSQB_WRED_RJCT_PRMS   */ "CGM_VSQB_WRED_RJCT_PRMS",
    /* CGM_VSQC_AVRG_PRMS        */ "CGM_VSQC_AVRG_PRMS",
    /* CGM_VSQC_FC_PRMS          */ "CGM_VSQC_FC_PRMS",
    /* CGM_VSQC_MAX_SIZE         */ "CGM_VSQC_MAX_SIZE",
    /* CGM_VSQC_MAX_SIZE_MEM     */ "CGM_VSQC_MAX_SIZE_MEM",
    /* CGM_VSQC_PRMS             */ "CGM_VSQC_PRMS",
    /* CGM_VSQC_RJCT_PRMS        */ "CGM_VSQC_RJCT_PRMS",
    /* CGM_VSQC_SRAM_BUFFERS_FC_PRMS */ "CGM_VSQC_SRAM_BUFFERS_FC_PRMS",
    /* CGM_VSQC_SRAM_BUFFERS_RJCT_PRMS */ "CGM_VSQC_SRAM_BUFFERS_RJCT_PRMS",
    /* CGM_VSQC_SRAM_BUFFERS_SIZE */ "CGM_VSQC_SRAM_BUFFERS_SIZE",
    /* CGM_VSQC_SRAM_BUFFERS_STATE */ "CGM_VSQC_SRAM_BUFFERS_STATE",
    /* CGM_VSQC_SRAM_PDS_FC_PRMS */ "CGM_VSQC_SRAM_PDS_FC_PRMS",
    /* CGM_VSQC_SRAM_PDS_RJCT_PRMS */ "CGM_VSQC_SRAM_PDS_RJCT_PRMS",
    /* CGM_VSQC_SRAM_PDS_SIZE    */ "CGM_VSQC_SRAM_PDS_SIZE",
    /* CGM_VSQC_SRAM_PDS_STATE   */ "CGM_VSQC_SRAM_PDS_STATE",
    /* CGM_VSQC_WORDS_AVRG_PRMS  */ "CGM_VSQC_WORDS_AVRG_PRMS",
    /* CGM_VSQC_WORDS_FC_PRMS    */ "CGM_VSQC_WORDS_FC_PRMS",
    /* CGM_VSQC_WORDS_RJCT_PRMS  */ "CGM_VSQC_WORDS_RJCT_PRMS",
    /* CGM_VSQC_WORDS_SIZE       */ "CGM_VSQC_WORDS_SIZE",
    /* CGM_VSQC_WORDS_STATE      */ "CGM_VSQC_WORDS_STATE",
    /* CGM_VSQC_WRED_RJCT_PRMS   */ "CGM_VSQC_WRED_RJCT_PRMS",
    /* CGM_VSQD_AVRG_PRMS        */ "CGM_VSQD_AVRG_PRMS",
    /* CGM_VSQD_FC_PRMS          */ "CGM_VSQD_FC_PRMS",
    /* CGM_VSQD_MAX_SIZE         */ "CGM_VSQD_MAX_SIZE",
    /* CGM_VSQD_MAX_SIZE_MEM     */ "CGM_VSQD_MAX_SIZE_MEM",
    /* CGM_VSQD_PRMS             */ "CGM_VSQD_PRMS",
    /* CGM_VSQD_RJCT_PRMS        */ "CGM_VSQD_RJCT_PRMS",
    /* CGM_VSQD_SRAM_BUFFERS_FC_PRMS */ "CGM_VSQD_SRAM_BUFFERS_FC_PRMS",
    /* CGM_VSQD_SRAM_BUFFERS_RJCT_PRMS */ "CGM_VSQD_SRAM_BUFFERS_RJCT_PRMS",
    /* CGM_VSQD_SRAM_BUFFERS_SIZE */ "CGM_VSQD_SRAM_BUFFERS_SIZE",
    /* CGM_VSQD_SRAM_BUFFERS_STATE */ "CGM_VSQD_SRAM_BUFFERS_STATE",
    /* CGM_VSQD_SRAM_PDS_FC_PRMS */ "CGM_VSQD_SRAM_PDS_FC_PRMS",
    /* CGM_VSQD_SRAM_PDS_RJCT_PRMS */ "CGM_VSQD_SRAM_PDS_RJCT_PRMS",
    /* CGM_VSQD_SRAM_PDS_SIZE    */ "CGM_VSQD_SRAM_PDS_SIZE",
    /* CGM_VSQD_SRAM_PDS_STATE   */ "CGM_VSQD_SRAM_PDS_STATE",
    /* CGM_VSQD_WORDS_AVRG_PRMS  */ "CGM_VSQD_WORDS_AVRG_PRMS",
    /* CGM_VSQD_WORDS_FC_PRMS    */ "CGM_VSQD_WORDS_FC_PRMS",
    /* CGM_VSQD_WORDS_RJCT_PRMS  */ "CGM_VSQD_WORDS_RJCT_PRMS",
    /* CGM_VSQD_WORDS_SIZE       */ "CGM_VSQD_WORDS_SIZE",
    /* CGM_VSQD_WORDS_STATE      */ "CGM_VSQD_WORDS_STATE",
    /* CGM_VSQD_WRED_RJCT_PRMS   */ "CGM_VSQD_WRED_RJCT_PRMS",
    /* CGM_VSQE_AVRG_PRMS        */ "CGM_VSQE_AVRG_PRMS",
    /* CGM_VSQE_FC_PRMS          */ "CGM_VSQE_FC_PRMS",
    /* CGM_VSQE_MAX_SIZE         */ "CGM_VSQE_MAX_SIZE",
    /* CGM_VSQE_MAX_SIZE_MEM     */ "CGM_VSQE_MAX_SIZE_MEM",
    /* CGM_VSQE_PRMS             */ "CGM_VSQE_PRMS",
    /* CGM_VSQE_RJCT_PRMS        */ "CGM_VSQE_RJCT_PRMS",
    /* CGM_VSQE_SRAM_BUFFERS_FC_PRMS */ "CGM_VSQE_SRAM_BUFFERS_FC_PRMS",
    /* CGM_VSQE_SRAM_BUFFERS_RJCT_PRMS */ "CGM_VSQE_SRAM_BUFFERS_RJCT_PRMS",
    /* CGM_VSQE_SRAM_BUFFERS_SIZE */ "CGM_VSQE_SRAM_BUFFERS_SIZE",
    /* CGM_VSQE_SRAM_BUFFERS_STATE */ "CGM_VSQE_SRAM_BUFFERS_STATE",
    /* CGM_VSQE_SRAM_PDS_FC_PRMS */ "CGM_VSQE_SRAM_PDS_FC_PRMS",
    /* CGM_VSQE_SRAM_PDS_RJCT_PRMS */ "CGM_VSQE_SRAM_PDS_RJCT_PRMS",
    /* CGM_VSQE_SRAM_PDS_SIZE    */ "CGM_VSQE_SRAM_PDS_SIZE",
    /* CGM_VSQE_SRAM_PDS_STATE   */ "CGM_VSQE_SRAM_PDS_STATE",
    /* CGM_VSQE_WORDS_AVRG_PRMS  */ "CGM_VSQE_WORDS_AVRG_PRMS",
    /* CGM_VSQE_WORDS_FC_PRMS    */ "CGM_VSQE_WORDS_FC_PRMS",
    /* CGM_VSQE_WORDS_RJCT_PRMS  */ "CGM_VSQE_WORDS_RJCT_PRMS",
    /* CGM_VSQE_WORDS_SIZE       */ "CGM_VSQE_WORDS_SIZE",
    /* CGM_VSQE_WORDS_STATE      */ "CGM_VSQE_WORDS_STATE",
    /* CGM_VSQE_WRED_RJCT_PRMS   */ "CGM_VSQE_WRED_RJCT_PRMS",
    /* CGM_VSQF_AVRG_PRMS        */ "CGM_VSQF_AVRG_PRMS",
    /* CGM_VSQF_FC_PRMS          */ "CGM_VSQF_FC_PRMS",
    /* CGM_VSQF_MAX_SIZE         */ "CGM_VSQF_MAX_SIZE",
    /* CGM_VSQF_MAX_SIZE_MEM     */ "CGM_VSQF_MAX_SIZE_MEM",
    /* CGM_VSQF_PRMS             */ "CGM_VSQF_PRMS",
    /* CGM_VSQF_RJCT_PRMS        */ "CGM_VSQF_RJCT_PRMS",
    /* CGM_VSQF_SRAM_BUFFERS_FC_PRMS */ "CGM_VSQF_SRAM_BUFFERS_FC_PRMS",
    /* CGM_VSQF_SRAM_BUFFERS_RJCT_PRMS */ "CGM_VSQF_SRAM_BUFFERS_RJCT_PRMS",
    /* CGM_VSQF_SRAM_BUFFERS_SIZE */ "CGM_VSQF_SRAM_BUFFERS_SIZE",
    /* CGM_VSQF_SRAM_BUFFERS_STATE */ "CGM_VSQF_SRAM_BUFFERS_STATE",
    /* CGM_VSQF_SRAM_PDS_FC_PRMS */ "CGM_VSQF_SRAM_PDS_FC_PRMS",
    /* CGM_VSQF_SRAM_PDS_RJCT_PRMS */ "CGM_VSQF_SRAM_PDS_RJCT_PRMS",
    /* CGM_VSQF_SRAM_PDS_SIZE    */ "CGM_VSQF_SRAM_PDS_SIZE",
    /* CGM_VSQF_SRAM_PDS_STATE   */ "CGM_VSQF_SRAM_PDS_STATE",
    /* CGM_VSQF_WORDS_AVRG_PRMS  */ "CGM_VSQF_WORDS_AVRG_PRMS",
    /* CGM_VSQF_WORDS_FC_PRMS    */ "CGM_VSQF_WORDS_FC_PRMS",
    /* CGM_VSQF_WORDS_RJCT_PRMS  */ "CGM_VSQF_WORDS_RJCT_PRMS",
    /* CGM_VSQF_WORDS_SIZE       */ "CGM_VSQF_WORDS_SIZE",
    /* CGM_VSQF_WORDS_STATE      */ "CGM_VSQF_WORDS_STATE",
    /* CGM_VSQF_WRED_RJCT_PRMS   */ "CGM_VSQF_WRED_RJCT_PRMS",
    /* CGM_VSQ_GRNTD_RJCT_MASK   */ "CGM_VSQ_GRNTD_RJCT_MASK",
    /* CGM_VSQ_PG_TC_BITMAP      */ "CGM_VSQ_PG_TC_BITMAP",
    /* CGM_VSQ_SHRD_FR_RJCT_TH   */ "CGM_VSQ_SHRD_FR_RJCT_TH",
    /* CGM_VSQ_SHRD_OC_RJCT_TH   */ "CGM_VSQ_SHRD_OC_RJCT_TH",
    /* CHANNEL_MAP_TABLE         */ "CHANNEL_MAP_TABLE",
    /* CHANNEL_SHAPER_TABLE      */ "CHANNEL_SHAPER_TABLE",
    /* CHANNEL_WERR_TABLE        */ "CHANNEL_WERR_TABLE",
    /* CLPORT_WC_UCMEM_DATA      */ "CLPORT_WC_UCMEM_DATA",
    /* CM_EJECTION_FIFO          */ "CM_EJECTION_FIFO",
    /* CNG_MAP                   */ "CNG_MAP",
    /* COS_MAP_SEL               */ "COS_MAP_SEL",
    /* CO_COHERENT_TABLE_CMD     */ "CO_COHERENT_TABLE_CMD",
    /* CO_COHERENT_TABLE_RSP     */ "CO_COHERENT_TABLE_RSP",
    /* CO_COHERENT_TABLE_STATE   */ "CO_COHERENT_TABLE_STATE",
    /* CO_METER_CMD              */ "CO_METER_CMD",
    /* CO_METER_MONITOR_COUNTER  */ "CO_METER_MONITOR_COUNTER",
    /* CO_METER_PROFILE          */ "CO_METER_PROFILE",
    /* CO_METER_RSP              */ "CO_METER_RSP",
    /* CO_METER_STATE            */ "CO_METER_STATE",
    /* CO_SEQUENCE_CHECKER_CMD   */ "CO_SEQUENCE_CHECKER_CMD",
    /* CO_SEQUENCE_CHECKER_RSP   */ "CO_SEQUENCE_CHECKER_RSP",
    /* CO_SEQUENCE_CHECKER_STATE */ "CO_SEQUENCE_CHECKER_STATE",
    /* CO_WATCHDOG_TIMER_CMD     */ "CO_WATCHDOG_TIMER_CMD",
    /* CO_WATCHDOG_TIMER_EXPIRED_FIFO */ "CO_WATCHDOG_TIMER_EXPIRED_FIFO",
    /* CO_WATCHDOG_TIMER_RSP     */ "CO_WATCHDOG_TIMER_RSP",
    /* CO_WATCHDOG_TIMER_STATE   */ "CO_WATCHDOG_TIMER_STATE",
    /* CPU_COS_MAP               */ "CPU_COS_MAP",
    /* CPU_COS_MAP_DATA_ONLY     */ "CPU_COS_MAP_DATA_ONLY",
    /* CPU_COS_MAP_ONLY          */ "CPU_COS_MAP_ONLY",
    /* CPU_PBM                   */ "CPU_PBM",
    /* CPU_PBM_2                 */ "CPU_PBM_2",
    /* CPU_TS_MAP                */ "CPU_TS_MAP",
    /* CRPS_CRPS_0_CNTS_MEM      */ "CRPS_CRPS_0_CNTS_MEM",
    /* CRPS_CRPS_0_OVTH_MEM      */ "CRPS_CRPS_0_OVTH_MEM",
    /* CRPS_CRPS_0_PRE_READ_MEM  */ "CRPS_CRPS_0_PRE_READ_MEM",
    /* CRPS_CRPS_0_TO_3_PRE_READ_MEM */ "CRPS_CRPS_0_TO_3_PRE_READ_MEM",
    /* CRPS_CRPS_10_CNTS_MEM     */ "CRPS_CRPS_10_CNTS_MEM",
    /* CRPS_CRPS_10_OVTH_MEM     */ "CRPS_CRPS_10_OVTH_MEM",
    /* CRPS_CRPS_10_PRE_READ_MEM */ "CRPS_CRPS_10_PRE_READ_MEM",
    /* CRPS_CRPS_11_CNTS_MEM     */ "CRPS_CRPS_11_CNTS_MEM",
    /* CRPS_CRPS_11_OVTH_MEM     */ "CRPS_CRPS_11_OVTH_MEM",
    /* CRPS_CRPS_11_PRE_READ_MEM */ "CRPS_CRPS_11_PRE_READ_MEM",
    /* CRPS_CRPS_12_CNTS_MEM     */ "CRPS_CRPS_12_CNTS_MEM",
    /* CRPS_CRPS_12_OVTH_MEM     */ "CRPS_CRPS_12_OVTH_MEM",
    /* CRPS_CRPS_12_PRE_READ_MEM */ "CRPS_CRPS_12_PRE_READ_MEM",
    /* CRPS_CRPS_12_TO_16_PRE_READ_MEM */ "CRPS_CRPS_12_TO_16_PRE_READ_MEM",
    /* CRPS_CRPS_12_TO_17_PRE_READ_MEM */ "CRPS_CRPS_12_TO_17_PRE_READ_MEM",
    /* CRPS_CRPS_13_CNTS_MEM     */ "CRPS_CRPS_13_CNTS_MEM",
    /* CRPS_CRPS_13_OVTH_MEM     */ "CRPS_CRPS_13_OVTH_MEM",
    /* CRPS_CRPS_13_PRE_READ_MEM */ "CRPS_CRPS_13_PRE_READ_MEM",
    /* CRPS_CRPS_14_CNTS_MEM     */ "CRPS_CRPS_14_CNTS_MEM",
    /* CRPS_CRPS_14_OVTH_MEM     */ "CRPS_CRPS_14_OVTH_MEM",
    /* CRPS_CRPS_14_PRE_READ_MEM */ "CRPS_CRPS_14_PRE_READ_MEM",
    /* CRPS_CRPS_15_CNTS_MEM     */ "CRPS_CRPS_15_CNTS_MEM",
    /* CRPS_CRPS_15_OVTH_MEM     */ "CRPS_CRPS_15_OVTH_MEM",
    /* CRPS_CRPS_15_PRE_READ_MEM */ "CRPS_CRPS_15_PRE_READ_MEM",
    /* CRPS_CRPS_16_CNTS_MEM     */ "CRPS_CRPS_16_CNTS_MEM",
    /* CRPS_CRPS_16_OVTH_MEM     */ "CRPS_CRPS_16_OVTH_MEM",
    /* CRPS_CRPS_16_PRE_READ_MEM */ "CRPS_CRPS_16_PRE_READ_MEM",
    /* CRPS_CRPS_17_CNTS_MEM     */ "CRPS_CRPS_17_CNTS_MEM",
    /* CRPS_CRPS_17_OVTH_MEM     */ "CRPS_CRPS_17_OVTH_MEM",
    /* CRPS_CRPS_17_PRE_READ_MEM */ "CRPS_CRPS_17_PRE_READ_MEM",
    /* CRPS_CRPS_1_CNTS_MEM      */ "CRPS_CRPS_1_CNTS_MEM",
    /* CRPS_CRPS_1_OVTH_MEM      */ "CRPS_CRPS_1_OVTH_MEM",
    /* CRPS_CRPS_1_PRE_READ_MEM  */ "CRPS_CRPS_1_PRE_READ_MEM",
    /* CRPS_CRPS_2_CNTS_MEM      */ "CRPS_CRPS_2_CNTS_MEM",
    /* CRPS_CRPS_2_OVTH_MEM      */ "CRPS_CRPS_2_OVTH_MEM",
    /* CRPS_CRPS_2_PRE_READ_MEM  */ "CRPS_CRPS_2_PRE_READ_MEM",
    /* CRPS_CRPS_3_CNTS_MEM      */ "CRPS_CRPS_3_CNTS_MEM",
    /* CRPS_CRPS_3_OVTH_MEM      */ "CRPS_CRPS_3_OVTH_MEM",
    /* CRPS_CRPS_3_PRE_READ_MEM  */ "CRPS_CRPS_3_PRE_READ_MEM",
    /* CRPS_CRPS_4_CNTS_MEM      */ "CRPS_CRPS_4_CNTS_MEM",
    /* CRPS_CRPS_4_OVTH_MEM      */ "CRPS_CRPS_4_OVTH_MEM",
    /* CRPS_CRPS_4_PRE_READ_MEM  */ "CRPS_CRPS_4_PRE_READ_MEM",
    /* CRPS_CRPS_4_TO_7_PRE_READ_MEM */ "CRPS_CRPS_4_TO_7_PRE_READ_MEM",
    /* CRPS_CRPS_5_CNTS_MEM      */ "CRPS_CRPS_5_CNTS_MEM",
    /* CRPS_CRPS_5_OVTH_MEM      */ "CRPS_CRPS_5_OVTH_MEM",
    /* CRPS_CRPS_5_PRE_READ_MEM  */ "CRPS_CRPS_5_PRE_READ_MEM",
    /* CRPS_CRPS_6_CNTS_MEM      */ "CRPS_CRPS_6_CNTS_MEM",
    /* CRPS_CRPS_6_OVTH_MEM      */ "CRPS_CRPS_6_OVTH_MEM",
    /* CRPS_CRPS_6_PRE_READ_MEM  */ "CRPS_CRPS_6_PRE_READ_MEM",
    /* CRPS_CRPS_7_CNTS_MEM      */ "CRPS_CRPS_7_CNTS_MEM",
    /* CRPS_CRPS_7_OVTH_MEM      */ "CRPS_CRPS_7_OVTH_MEM",
    /* CRPS_CRPS_7_PRE_READ_MEM  */ "CRPS_CRPS_7_PRE_READ_MEM",
    /* CRPS_CRPS_8_CNTS_MEM      */ "CRPS_CRPS_8_CNTS_MEM",
    /* CRPS_CRPS_8_OVTH_MEM      */ "CRPS_CRPS_8_OVTH_MEM",
    /* CRPS_CRPS_8_PRE_READ_MEM  */ "CRPS_CRPS_8_PRE_READ_MEM",
    /* CRPS_CRPS_8_TO_11_PRE_READ_MEM */ "CRPS_CRPS_8_TO_11_PRE_READ_MEM",
    /* CRPS_CRPS_9_CNTS_MEM      */ "CRPS_CRPS_9_CNTS_MEM",
    /* CRPS_CRPS_9_OVTH_MEM      */ "CRPS_CRPS_9_OVTH_MEM",
    /* CRPS_CRPS_9_PRE_READ_MEM  */ "CRPS_CRPS_9_PRE_READ_MEM",
    /* CRPS_CRPS_CNTS_MEM        */ "CRPS_CRPS_CNTS_MEM",
    /* CRPS_CRPS_DMA_PRE_READ_MEM */ "CRPS_CRPS_DMA_PRE_READ_MEM",
    /* CRPS_CRPS_EXPANSION_MAP_A_MEM */ "CRPS_CRPS_EXPANSION_MAP_A_MEM",
    /* CRPS_CRPS_EXPANSION_MAP_B_MEM */ "CRPS_CRPS_EXPANSION_MAP_B_MEM",
    /* CRPS_CRPS_EXPANSION_MAP_C_MEM */ "CRPS_CRPS_EXPANSION_MAP_C_MEM",
    /* CRPS_CRPS_OVTH_MEM        */ "CRPS_CRPS_OVTH_MEM",
    /* CRPS_CRPS_OVTH_MEM_A      */ "CRPS_CRPS_OVTH_MEM_A",
    /* CRPS_CRPS_OVTH_MEM_B      */ "CRPS_CRPS_OVTH_MEM_B",
    /* CRPS_CRPS_OVTH_MEM_C      */ "CRPS_CRPS_OVTH_MEM_C",
    /* CRPS_CRPS_PRE_READ_MEM    */ "CRPS_CRPS_PRE_READ_MEM",
    /* CRPS_CRPS_TYPE_MAP_MEM    */ "CRPS_CRPS_TYPE_MAP_MEM",
    /* CRPS_EGQ_0_CNTCMD_HDR_CMP_PROFILE_MAPPING_TABLE */ "CRPS_EGQ_0_CNTCMD_HDR_CMP_PROFILE_MAPPING_TABLE",
    /* CRPS_EGQ_1_CNTCMD_HDR_CMP_PROFILE_MAPPING_TABLE */ "CRPS_EGQ_1_CNTCMD_HDR_CMP_PROFILE_MAPPING_TABLE",
    /* CRPS_EGQ_OFFSET_BMAP      */ "CRPS_EGQ_OFFSET_BMAP",
    /* CRPS_EGQ_TM_CNTCMD_HDR_CMP_PROFILE_MAPPING_TABLE */ "CRPS_EGQ_TM_CNTCMD_HDR_CMP_PROFILE_MAPPING_TABLE",
    /* CRPS_EPNI_0_CNTCMD_HDR_CMP_PROFILE_MAPPING_TABLE */ "CRPS_EPNI_0_CNTCMD_HDR_CMP_PROFILE_MAPPING_TABLE",
    /* CRPS_EPNI_1_CNTCMD_HDR_CMP_PROFILE_MAPPING_TABLE */ "CRPS_EPNI_1_CNTCMD_HDR_CMP_PROFILE_MAPPING_TABLE",
    /* CRPS_EPNI_OFFSET_BMAP_A   */ "CRPS_EPNI_OFFSET_BMAP_A",
    /* CRPS_EPNI_OFFSET_BMAP_B   */ "CRPS_EPNI_OFFSET_BMAP_B",
    /* CRPS_HEADER_APPEND_PTR_TO_EGQ_0_CNTCMD_HDR_CMP_MAPPING_TABLE */ "CRPS_HEADER_APPEND_PTR_TO_EGQ_0_CNTCMD_HDR_CMP_MAPPING_TABLE",
    /* CRPS_HEADER_APPEND_PTR_TO_EGQ_1_CNTCMD_HDR_CMP_MAPPING_TABLE */ "CRPS_HEADER_APPEND_PTR_TO_EGQ_1_CNTCMD_HDR_CMP_MAPPING_TABLE",
    /* CRPS_HEADER_APPEND_PTR_TO_EGQ_TM_CNTCMD_HDR_CMP_MAPPING_TABLE */ "CRPS_HEADER_APPEND_PTR_TO_EGQ_TM_CNTCMD_HDR_CMP_MAPPING_TABLE",
    /* CRPS_HEADER_APPEND_PTR_TO_EPNI_0_CNTCMD_HDR_CMP_MAPPING_TABLE */ "CRPS_HEADER_APPEND_PTR_TO_EPNI_0_CNTCMD_HDR_CMP_MAPPING_TABLE",
    /* CRPS_HEADER_APPEND_PTR_TO_EPNI_1_CNTCMD_HDR_CMP_MAPPING_TABLE */ "CRPS_HEADER_APPEND_PTR_TO_EPNI_1_CNTCMD_HDR_CMP_MAPPING_TABLE",
    /* CRPS_IN_PP_PORT_TO_EGQ_0_CNTCMD_HDR_CMP_PROFILE_TABLE */ "CRPS_IN_PP_PORT_TO_EGQ_0_CNTCMD_HDR_CMP_PROFILE_TABLE",
    /* CRPS_IN_PP_PORT_TO_EGQ_1_CNTCMD_HDR_CMP_PROFILE_TABLE */ "CRPS_IN_PP_PORT_TO_EGQ_1_CNTCMD_HDR_CMP_PROFILE_TABLE",
    /* CRPS_IN_PP_PORT_TO_EGQ_TM_CNTCMD_HDR_CMP_PROFILE_TABLE */ "CRPS_IN_PP_PORT_TO_EGQ_TM_CNTCMD_HDR_CMP_PROFILE_TABLE",
    /* CRPS_IN_PP_PORT_TO_EPNI_0_CNTCMD_HDR_CMP_PROFILE_TABLE */ "CRPS_IN_PP_PORT_TO_EPNI_0_CNTCMD_HDR_CMP_PROFILE_TABLE",
    /* CRPS_IN_PP_PORT_TO_EPNI_1_CNTCMD_HDR_CMP_PROFILE_TABLE */ "CRPS_IN_PP_PORT_TO_EPNI_1_CNTCMD_HDR_CMP_PROFILE_TABLE",
    /* CRPS_IQM_OFFSET_BMAP_A    */ "CRPS_IQM_OFFSET_BMAP_A",
    /* CRPS_IQM_OFFSET_BMAP_B    */ "CRPS_IQM_OFFSET_BMAP_B",
    /* CRPS_IQM_OFFSET_BMAP_C    */ "CRPS_IQM_OFFSET_BMAP_C",
    /* CRPS_IQM_OFFSET_BMAP_D    */ "CRPS_IQM_OFFSET_BMAP_D",
    /* CRPS_IRPP_OFFSET_BMAP_A   */ "CRPS_IRPP_OFFSET_BMAP_A",
    /* CRPS_IRPP_OFFSET_BMAP_B   */ "CRPS_IRPP_OFFSET_BMAP_B",
    /* CRPS_MEM_0080000          */ "CRPS_MEM_0080000",
    /* CRPS_MEM_0090000          */ "CRPS_MEM_0090000",
    /* CRPS_MEM_0100000          */ "CRPS_MEM_0100000",
    /* CRPS_MEM_0110000          */ "CRPS_MEM_0110000",
    /* CRPS_MEM_0120000          */ "CRPS_MEM_0120000",
    /* CRPS_MEM_0130000          */ "CRPS_MEM_0130000",
    /* CRPS_MEM_0140000          */ "CRPS_MEM_0140000",
    /* CRPS_MEM_00A0000          */ "CRPS_MEM_00A0000",
    /* CRPS_MEM_00B0000          */ "CRPS_MEM_00B0000",
    /* CRPS_MEM_00C0000          */ "CRPS_MEM_00C0000",
    /* CRPS_MEM_00D0000          */ "CRPS_MEM_00D0000",
    /* CRPS_MEM_00E0000          */ "CRPS_MEM_00E0000",
    /* CRPS_MEM_00F0000          */ "CRPS_MEM_00F0000",
    /* CS_BRICK_CONFIG_TABLE     */ "CS_BRICK_CONFIG_TABLE",
    /* CS_EJECTION_MESSAGE_TABLE */ "CS_EJECTION_MESSAGE_TABLE",
    /* CTR_DEQ_STATUS_MEM        */ "CTR_DEQ_STATUS_MEM",
    /* CTR_FLEX_COUNT_0          */ "CTR_FLEX_COUNT_0",
    /* CTR_FLEX_COUNT_1          */ "CTR_FLEX_COUNT_1",
    /* CTR_FLEX_COUNT_2          */ "CTR_FLEX_COUNT_2",
    /* CTR_FLEX_COUNT_3          */ "CTR_FLEX_COUNT_3",
    /* CTR_FLEX_COUNT_4          */ "CTR_FLEX_COUNT_4",
    /* CTR_FLEX_COUNT_5          */ "CTR_FLEX_COUNT_5",
    /* CTR_FLEX_COUNT_6          */ "CTR_FLEX_COUNT_6",
    /* CTR_FLEX_COUNT_7          */ "CTR_FLEX_COUNT_7",
    /* CTR_FLEX_COUNT_8          */ "CTR_FLEX_COUNT_8",
    /* CTR_FLEX_COUNT_9          */ "CTR_FLEX_COUNT_9",
    /* CTR_FLEX_COUNT_10         */ "CTR_FLEX_COUNT_10",
    /* CTR_FLEX_COUNT_11         */ "CTR_FLEX_COUNT_11",
    /* CTR_MEM                   */ "CTR_MEM",
    /* CUSTOM_HEADER_MATCH       */ "CUSTOM_HEADER_MATCH",
    /* CUSTOM_HEADER_POLICY_TABLE */ "CUSTOM_HEADER_POLICY_TABLE",
    /* CUT_THROUGH_ATTRIBUTE     */ "CUT_THROUGH_ATTRIBUTE",
    /* CXXPORT_WC_UCMEM_DATA0    */ "CXXPORT_WC_UCMEM_DATA0",
    /* CXXPORT_WC_UCMEM_DATA1    */ "CXXPORT_WC_UCMEM_DATA1",
    /* CXXPORT_WC_UCMEM_DATA2    */ "CXXPORT_WC_UCMEM_DATA2",
    /* CXX_CXXPORT_WC_UCMEM_DATA_0 */ "CXX_CXXPORT_WC_UCMEM_DATA_0",
    /* CXX_CXXPORT_WC_UCMEM_DATA_1 */ "CXX_CXXPORT_WC_UCMEM_DATA_1",
    /* CXX_CXXPORT_WC_UCMEM_DATA_2 */ "CXX_CXXPORT_WC_UCMEM_DATA_2",
    /* CX_DEBUG_MEM              */ "CX_DEBUG_MEM",
    /* DCH_AUTO_DOC_NAME_50      */ "DCH_AUTO_DOC_NAME_50",
    /* DCH_AUTO_DOC_NAME_51      */ "DCH_AUTO_DOC_NAME_51",
    /* DCH_AUTO_DOC_NAME_52      */ "DCH_AUTO_DOC_NAME_52",
    /* DCH_AUTO_DOC_NAME_53      */ "DCH_AUTO_DOC_NAME_53",
    /* DCH_AUTO_DOC_NAME_54      */ "DCH_AUTO_DOC_NAME_54",
    /* DCH_AUTO_DOC_NAME_55      */ "DCH_AUTO_DOC_NAME_55",
    /* DCH_AUTO_DOC_NAME_56      */ "DCH_AUTO_DOC_NAME_56",
    /* DCH_AUTO_DOC_NAME_57      */ "DCH_AUTO_DOC_NAME_57",
    /* DCH_AUTO_DOC_NAME_58      */ "DCH_AUTO_DOC_NAME_58",
    /* DCH_AUTO_DOC_NAME_59      */ "DCH_AUTO_DOC_NAME_59",
    /* DCH_AUTO_DOC_NAME_60      */ "DCH_AUTO_DOC_NAME_60",
    /* DCH_AUTO_DOC_NAME_61      */ "DCH_AUTO_DOC_NAME_61",
    /* DCH_DDP_REPLY_FIFO_P      */ "DCH_DDP_REPLY_FIFO_P",
    /* DCH_DDP_TAG_FIFO_P        */ "DCH_DDP_TAG_FIFO_P",
    /* DCH_ITMAA_P               */ "DCH_ITMAA_P",
    /* DCH_ITMAB_P               */ "DCH_ITMAB_P",
    /* DCH_ITMBA_P               */ "DCH_ITMBA_P",
    /* DCH_ITMBB_P               */ "DCH_ITMBB_P",
    /* DCH_ITMCA_P               */ "DCH_ITMCA_P",
    /* DCH_ITMCB_P               */ "DCH_ITMCB_P",
    /* DCH_ITMD_P                */ "DCH_ITMD_P",
    /* DCH_ITM_0_P               */ "DCH_ITM_0_P",
    /* DCH_ITM_1_P               */ "DCH_ITM_1_P",
    /* DCH_ITM_2_P               */ "DCH_ITM_2_P",
    /* DCH_ITM_3_P               */ "DCH_ITM_3_P",
    /* DCH_ITM_4_P               */ "DCH_ITM_4_P",
    /* DCH_ITM_5_P               */ "DCH_ITM_5_P",
    /* DCH_MEM_400000            */ "DCH_MEM_400000",
    /* DCH_MEM_00500000          */ "DCH_MEM_00500000",
    /* DCH_MEM_00600000          */ "DCH_MEM_00600000",
    /* DCH_MEM_00700000          */ "DCH_MEM_00700000",
    /* DCH_MEM_00800000          */ "DCH_MEM_00800000",
    /* DCH_MEM_00900000          */ "DCH_MEM_00900000",
    /* DCH_MEM_01000000          */ "DCH_MEM_01000000",
    /* DCH_MEM_01100000          */ "DCH_MEM_01100000",
    /* DCH_MEM_00A00000          */ "DCH_MEM_00A00000",
    /* DCH_MEM_00B00000          */ "DCH_MEM_00B00000",
    /* DCH_MEM_00C00000          */ "DCH_MEM_00C00000",
    /* DCH_MEM_00D00000          */ "DCH_MEM_00D00000",
    /* DCH_MEM_00E00000          */ "DCH_MEM_00E00000",
    /* DCH_MEM_00F00000          */ "DCH_MEM_00F00000",
    /* DCL_CHF                   */ "DCL_CHF",
    /* DCL_CLF                   */ "DCL_CLF",
    /* DCL_CPU_H                 */ "DCL_CPU_H",
    /* DCL_CPU_L                 */ "DCL_CPU_L",
    /* DCL_MEM_01200000          */ "DCL_MEM_01200000",
    /* DCL_MEM_01300000          */ "DCL_MEM_01300000",
    /* DCL_MEM_01400000          */ "DCL_MEM_01400000",
    /* DCL_MEM_01500000          */ "DCL_MEM_01500000",
    /* DCL_MEM_01600000          */ "DCL_MEM_01600000",
    /* DCL_MEM_01700000          */ "DCL_MEM_01700000",
    /* DCL_MEM_01800000          */ "DCL_MEM_01800000",
    /* DCL_MEM_01900000          */ "DCL_MEM_01900000",
    /* DCL_MEM_02000000          */ "DCL_MEM_02000000",
    /* DCL_MEM_02100000          */ "DCL_MEM_02100000",
    /* DCL_MEM_02200000          */ "DCL_MEM_02200000",
    /* DCL_MEM_01A00000          */ "DCL_MEM_01A00000",
    /* DCL_MEM_01B00000          */ "DCL_MEM_01B00000",
    /* DCL_MEM_01C00000          */ "DCL_MEM_01C00000",
    /* DCL_MEM_01D00000          */ "DCL_MEM_01D00000",
    /* DCL_MEM_01E00000          */ "DCL_MEM_01E00000",
    /* DCL_MEM_01F00000          */ "DCL_MEM_01F00000",
    /* DCML_AUTO_DOC_NAME_50     */ "DCML_AUTO_DOC_NAME_50",
    /* DCML_AUTO_DOC_NAME_51     */ "DCML_AUTO_DOC_NAME_51",
    /* DCML_AUTO_DOC_NAME_52     */ "DCML_AUTO_DOC_NAME_52",
    /* DCML_AUTO_DOC_NAME_53     */ "DCML_AUTO_DOC_NAME_53",
    /* DCML_AUTO_DOC_NAME_54     */ "DCML_AUTO_DOC_NAME_54",
    /* DCML_AUTO_DOC_NAME_55     */ "DCML_AUTO_DOC_NAME_55",
    /* DCML_CDM_FIFOS_MEM        */ "DCML_CDM_FIFOS_MEM",
    /* DCM_MEM_01000000          */ "DCM_MEM_01000000",
    /* DCM_MEM_01100000          */ "DCM_MEM_01100000",
    /* DCM_MEM_01200000          */ "DCM_MEM_01200000",
    /* DCM_MEM_01300000          */ "DCM_MEM_01300000",
    /* DCM_MEM_00D00000          */ "DCM_MEM_00D00000",
    /* DCM_MEM_00E00000          */ "DCM_MEM_00E00000",
    /* DCM_MEM_00F00000          */ "DCM_MEM_00F00000",
    /* DCM_MEM_C00000            */ "DCM_MEM_C00000",
    /* DCM_MTMA_P                */ "DCM_MTMA_P",
    /* DCM_MTMB_P                */ "DCM_MTMB_P",
    /* DCM_MTMC_P                */ "DCM_MTMC_P",
    /* DCM_MTMD_P                */ "DCM_MTMD_P",
    /* DC_MEM                    */ "DC_MEM",
    /* DDHA_MACRO_0_ABK_BANK     */ "DDHA_MACRO_0_ABK_BANK",
    /* DDHA_MACRO_0_CLUSTER_FMT_ATR */ "DDHA_MACRO_0_CLUSTER_FMT_ATR",
    /* DDHA_MACRO_0_ENTRY_BANK   */ "DDHA_MACRO_0_ENTRY_BANK",
    /* DDHA_MACRO_0_PHYSICAL_ABK_BANK */ "DDHA_MACRO_0_PHYSICAL_ABK_BANK",
    /* DDHA_MACRO_0_PHYSICAL_ENTRY_BANK */ "DDHA_MACRO_0_PHYSICAL_ENTRY_BANK",
    /* DDHA_MACRO_1_ABK_BANK     */ "DDHA_MACRO_1_ABK_BANK",
    /* DDHA_MACRO_1_CLUSTER_FMT_ATR */ "DDHA_MACRO_1_CLUSTER_FMT_ATR",
    /* DDHA_MACRO_1_ENTRY_BANK   */ "DDHA_MACRO_1_ENTRY_BANK",
    /* DDHA_MACRO_1_PHYSICAL_ABK_BANK */ "DDHA_MACRO_1_PHYSICAL_ABK_BANK",
    /* DDHA_MACRO_1_PHYSICAL_ENTRY_BANK */ "DDHA_MACRO_1_PHYSICAL_ENTRY_BANK",
    /* DDHB_MACRO_0_ABK_BANK     */ "DDHB_MACRO_0_ABK_BANK",
    /* DDHB_MACRO_0_CLUSTER_FMT_ATR */ "DDHB_MACRO_0_CLUSTER_FMT_ATR",
    /* DDHB_MACRO_0_ENTRY_BANK   */ "DDHB_MACRO_0_ENTRY_BANK",
    /* DDHB_MACRO_0_PHYSICAL_ABK_BANK */ "DDHB_MACRO_0_PHYSICAL_ABK_BANK",
    /* DDHB_MACRO_0_PHYSICAL_ENTRY_BANK */ "DDHB_MACRO_0_PHYSICAL_ENTRY_BANK",
    /* DDHB_MACRO_1_ABK_BANK     */ "DDHB_MACRO_1_ABK_BANK",
    /* DDHB_MACRO_1_CLUSTER_FMT_ATR */ "DDHB_MACRO_1_CLUSTER_FMT_ATR",
    /* DDHB_MACRO_1_ENTRY_BANK   */ "DDHB_MACRO_1_ENTRY_BANK",
    /* DDHB_MACRO_1_PHYSICAL_ABK_BANK */ "DDHB_MACRO_1_PHYSICAL_ABK_BANK",
    /* DDHB_MACRO_1_PHYSICAL_ENTRY_BANK */ "DDHB_MACRO_1_PHYSICAL_ENTRY_BANK",
    /* DDP_BEC_WAIT_FIF          */ "DDP_BEC_WAIT_FIF",
    /* DDP_BTC_IPT_RXI           */ "DDP_BTC_IPT_RXI",
    /* DDP_BTC_MMU_RXI_MEM       */ "DDP_BTC_MMU_RXI_MEM",
    /* DDP_DBDF                  */ "DDP_DBDF",
    /* DDP_DBLF                  */ "DDP_DBLF",
    /* DDP_FBC                   */ "DDP_FBC",
    /* DDP_ITE_DRAM_PEF          */ "DDP_ITE_DRAM_PEF",
    /* DDP_ITE_DRAM_WDF          */ "DDP_ITE_DRAM_WDF",
    /* DDP_MAX_LATENCY           */ "DDP_MAX_LATENCY",
    /* DDP_PKP_RX_CFIF           */ "DDP_PKP_RX_CFIF",
    /* DDP_PKP_RX_DFIF           */ "DDP_PKP_RX_DFIF",
    /* DDP_PKUP_RX_DFIF          */ "DDP_PKUP_RX_DFIF",
    /* DEBUG_CAPTURE             */ "DEBUG_CAPTURE",
    /* DEST_MOD_PROXY_TABLE      */ "DEST_MOD_CAPABILITIES",
    /* DEST_TRUNK_BITMAP         */ "DEST_TRUNK_BITMAP",
    /* DEVICE_LOOPBACK_PORTS_BITMAP */ "DEVICE_LOOPBACK_PORTS_BITMAP",
    /* DEVICE_STREAM_ID_TO_PP_PORT_MAP */ "DEVICE_STREAM_ID_TO_PP_PORT_MAP",
    /* DHC_MACRO_ABK_BANK        */ "DHC_MACRO_ABK_BANK",
    /* DHC_MACRO_CLUSTER_FMT_ATR */ "DHC_MACRO_CLUSTER_FMT_ATR",
    /* DHC_MACRO_ENTRY_BANK      */ "DHC_MACRO_ENTRY_BANK",
    /* DHC_MACRO_PHYSICAL_ABK_BANK */ "DHC_MACRO_PHYSICAL_ABK_BANK",
    /* DHC_MACRO_PHYSICAL_ENTRY_BANK */ "DHC_MACRO_PHYSICAL_ENTRY_BANK",
    /* DISCARD_COUNTER_TAB       */ "DISCARD_COUNTER_TAB",
    /* DLB_ECMP_EEM_CONFIGURATION */ "DLB_ECMP_EEM_CONFIGURATION",
    /* DLB_ECMP_ETHERTYPE_ELIGIBILITY_MAP */ "DLB_ECMP_ETHERTYPE_ELIGIBILITY_MAP",
    /* DLB_ECMP_FINAL_MEMBERS_QUALITY_MEASURE */ "DLB_ECMP_FINAL_MEMBERS_QUALITY_MEASURE",
    /* DLB_ECMP_FINAL_MEMBERS_QUALITY_MEASURE_PIPE0 */ "DLB_ECMP_FINAL_MEMBERS_QUALITY_MEASURE_PIPE0",
    /* DLB_ECMP_FINAL_MEMBERS_QUALITY_MEASURE_PIPE1 */ "DLB_ECMP_FINAL_MEMBERS_QUALITY_MEASURE_PIPE1",
    /* DLB_ECMP_FINAL_MEMBERS_QUALITY_MEASURE_PIPE2 */ "DLB_ECMP_FINAL_MEMBERS_QUALITY_MEASURE_PIPE2",
    /* DLB_ECMP_FINAL_MEMBERS_QUALITY_MEASURE_PIPE3 */ "DLB_ECMP_FINAL_MEMBERS_QUALITY_MEASURE_PIPE3",
    /* DLB_ECMP_FLOWSET          */ "DLB_ECMP_FLOWSET",
    /* DLB_ECMP_FLOWSET_MEMBER   */ "DLB_ECMP_FLOWSET_MEMBER",
    /* DLB_ECMP_FLOWSET_MEMBER_PIPE0 */ "DLB_ECMP_FLOWSET_MEMBER_PIPE0",
    /* DLB_ECMP_FLOWSET_MEMBER_PIPE1 */ "DLB_ECMP_FLOWSET_MEMBER_PIPE1",
    /* DLB_ECMP_FLOWSET_MEMBER_PIPE2 */ "DLB_ECMP_FLOWSET_MEMBER_PIPE2",
    /* DLB_ECMP_FLOWSET_MEMBER_PIPE3 */ "DLB_ECMP_FLOWSET_MEMBER_PIPE3",
    /* DLB_ECMP_FLOWSET_PIPE0    */ "DLB_ECMP_FLOWSET_PIPE0",
    /* DLB_ECMP_FLOWSET_PIPE1    */ "DLB_ECMP_FLOWSET_PIPE1",
    /* DLB_ECMP_FLOWSET_PIPE2    */ "DLB_ECMP_FLOWSET_PIPE2",
    /* DLB_ECMP_FLOWSET_PIPE3    */ "DLB_ECMP_FLOWSET_PIPE3",
    /* DLB_ECMP_FLOWSET_TIMESTAMP_PAGE */ "DLB_ECMP_FLOWSET_TIMESTAMP_PAGE",
    /* DLB_ECMP_FLOWSET_TIMESTAMP_PAGE_PIPE0 */ "DLB_ECMP_FLOWSET_TIMESTAMP_PAGE_PIPE0",
    /* DLB_ECMP_FLOWSET_TIMESTAMP_PAGE_PIPE1 */ "DLB_ECMP_FLOWSET_TIMESTAMP_PAGE_PIPE1",
    /* DLB_ECMP_FLOWSET_TIMESTAMP_PAGE_PIPE2 */ "DLB_ECMP_FLOWSET_TIMESTAMP_PAGE_PIPE2",
    /* DLB_ECMP_FLOWSET_TIMESTAMP_PAGE_PIPE3 */ "DLB_ECMP_FLOWSET_TIMESTAMP_PAGE_PIPE3",
    /* DLB_ECMP_GLB_QUANTIZE_THRESHOLD */ "DLB_ECMP_GLB_QUANTIZE_THRESHOLD",
    /* DLB_ECMP_GROUP_CONTROL    */ "DLB_ECMP_GROUP_CONTROL",
    /* DLB_ECMP_GROUP_MEMBERSHIP */ "DLB_ECMP_GROUP_MEMBERSHIP",
    /* DLB_ECMP_GROUP_PORT_TO_MEMBER */ "DLB_ECMP_GROUP_PORT_TO_MEMBER",
    /* DLB_ECMP_GROUP_STATS      */ "DLB_ECMP_GROUP_STATS",
    /* DLB_ECMP_GROUP_STATS_PIPE0 */ "DLB_ECMP_GROUP_STATS_PIPE0",
    /* DLB_ECMP_GROUP_STATS_PIPE1 */ "DLB_ECMP_GROUP_STATS_PIPE1",
    /* DLB_ECMP_GROUP_STATS_PIPE2 */ "DLB_ECMP_GROUP_STATS_PIPE2",
    /* DLB_ECMP_GROUP_STATS_PIPE3 */ "DLB_ECMP_GROUP_STATS_PIPE3",
    /* DLB_ECMP_HIST_GROUP_LOAD  */ "DLB_ECMP_HIST_GROUP_LOAD",
    /* DLB_ECMP_HIST_LOAD        */ "DLB_ECMP_HIST_LOAD",
    /* DLB_ECMP_HIST_QSIZE       */ "DLB_ECMP_HIST_QSIZE",
    /* DLB_ECMP_INST_GROUP_LOAD  */ "DLB_ECMP_INST_GROUP_LOAD",
    /* DLB_ECMP_INST_LOAD        */ "DLB_ECMP_INST_LOAD",
    /* DLB_ECMP_INST_QSIZE       */ "DLB_ECMP_INST_QSIZE",
    /* DLB_ECMP_LINK_CONTROL     */ "DLB_ECMP_LINK_CONTROL",
    /* DLB_ECMP_MEMBERSHIP_REVERSE_MAP */ "DLB_ECMP_MEMBERSHIP_REVERSE_MAP",
    /* DLB_ECMP_MEMBER_ATTRIBUTE */ "DLB_ECMP_MEMBER_ATTRIBUTE",
    /* DLB_ECMP_MEMBER_STATUS    */ "DLB_ECMP_MEMBER_STATUS",
    /* DLB_ECMP_MEMBER_SW_STATE  */ "DLB_ECMP_MEMBER_SW_STATE",
    /* DLB_ECMP_OPTIMAL_CANDIDATE */ "DLB_ECMP_OPTIMAL_CANDIDATE",
    /* DLB_ECMP_OPTIMAL_CANDIDATE_PIPE0 */ "DLB_ECMP_OPTIMAL_CANDIDATE_PIPE0",
    /* DLB_ECMP_OPTIMAL_CANDIDATE_PIPE1 */ "DLB_ECMP_OPTIMAL_CANDIDATE_PIPE1",
    /* DLB_ECMP_OPTIMAL_CANDIDATE_PIPE2 */ "DLB_ECMP_OPTIMAL_CANDIDATE_PIPE2",
    /* DLB_ECMP_OPTIMAL_CANDIDATE_PIPE3 */ "DLB_ECMP_OPTIMAL_CANDIDATE_PIPE3",
    /* DLB_ECMP_PLA_QUANTIZE_THRESHOLD */ "DLB_ECMP_PLA_QUANTIZE_THRESHOLD",
    /* DLB_ECMP_PORT_AVG_QUALITY_MEASURE */ "DLB_ECMP_PORT_AVG_QUALITY_MEASURE",
    /* DLB_ECMP_PORT_AVG_QUALITY_MEASURE_PIPE0 */ "DLB_ECMP_PORT_AVG_QUALITY_MEASURE_PIPE0",
    /* DLB_ECMP_PORT_AVG_QUALITY_MEASURE_PIPE1 */ "DLB_ECMP_PORT_AVG_QUALITY_MEASURE_PIPE1",
    /* DLB_ECMP_PORT_AVG_QUALITY_MEASURE_PIPE2 */ "DLB_ECMP_PORT_AVG_QUALITY_MEASURE_PIPE2",
    /* DLB_ECMP_PORT_AVG_QUALITY_MEASURE_PIPE3 */ "DLB_ECMP_PORT_AVG_QUALITY_MEASURE_PIPE3",
    /* DLB_ECMP_PORT_INST_QUALITY_MEASURE */ "DLB_ECMP_PORT_INST_QUALITY_MEASURE",
    /* DLB_ECMP_PORT_INST_QUALITY_MEASURE_PIPE0 */ "DLB_ECMP_PORT_INST_QUALITY_MEASURE_PIPE0",
    /* DLB_ECMP_PORT_INST_QUALITY_MEASURE_PIPE1 */ "DLB_ECMP_PORT_INST_QUALITY_MEASURE_PIPE1",
    /* DLB_ECMP_PORT_INST_QUALITY_MEASURE_PIPE2 */ "DLB_ECMP_PORT_INST_QUALITY_MEASURE_PIPE2",
    /* DLB_ECMP_PORT_INST_QUALITY_MEASURE_PIPE3 */ "DLB_ECMP_PORT_INST_QUALITY_MEASURE_PIPE3",
    /* DLB_ECMP_PORT_QUALITY_MAPPING */ "DLB_ECMP_PORT_QUALITY_MAPPING",
    /* DLB_ECMP_PORT_QUALITY_UPDATE_MEASURE_CONTROL */ "DLB_ECMP_PORT_QUALITY_UPDATE_MEASURE_CONTROL",
    /* DLB_ECMP_PORT_QUALITY_UPDATE_MEASURE_CONTROL_PIPE0 */ "DLB_ECMP_PORT_QUALITY_UPDATE_MEASURE_CONTROL_PIPE0",
    /* DLB_ECMP_PORT_QUALITY_UPDATE_MEASURE_CONTROL_PIPE1 */ "DLB_ECMP_PORT_QUALITY_UPDATE_MEASURE_CONTROL_PIPE1",
    /* DLB_ECMP_PORT_QUALITY_UPDATE_MEASURE_CONTROL_PIPE2 */ "DLB_ECMP_PORT_QUALITY_UPDATE_MEASURE_CONTROL_PIPE2",
    /* DLB_ECMP_PORT_QUALITY_UPDATE_MEASURE_CONTROL_PIPE3 */ "DLB_ECMP_PORT_QUALITY_UPDATE_MEASURE_CONTROL_PIPE3",
    /* DLB_ECMP_PORT_STATE       */ "DLB_ECMP_PORT_STATE",
    /* DLB_ECMP_QUALITY_CONTROL  */ "DLB_ECMP_QUALITY_CONTROL",
    /* DLB_ECMP_QUALITY_MAPPING  */ "DLB_ECMP_QUALITY_MAPPING",
    /* DLB_ECMP_QUALITY_RESULT   */ "DLB_ECMP_QUALITY_RESULT",
    /* DLB_ECMP_QUANTIZED_AVG_QUALITY_MEASURE */ "DLB_ECMP_QUANTIZED_AVG_QUALITY_MEASURE",
    /* DLB_ECMP_QUANTIZED_AVG_QUALITY_MEASURE_PIPE0 */ "DLB_ECMP_QUANTIZED_AVG_QUALITY_MEASURE_PIPE0",
    /* DLB_ECMP_QUANTIZED_AVG_QUALITY_MEASURE_PIPE1 */ "DLB_ECMP_QUANTIZED_AVG_QUALITY_MEASURE_PIPE1",
    /* DLB_ECMP_QUANTIZED_AVG_QUALITY_MEASURE_PIPE2 */ "DLB_ECMP_QUANTIZED_AVG_QUALITY_MEASURE_PIPE2",
    /* DLB_ECMP_QUANTIZED_AVG_QUALITY_MEASURE_PIPE3 */ "DLB_ECMP_QUANTIZED_AVG_QUALITY_MEASURE_PIPE3",
    /* DLB_ECMP_QUANTIZE_CONTROL */ "DLB_ECMP_QUANTIZE_CONTROL",
    /* DLB_ECMP_VLA_EXPECTED_LOADING_THRESHOLD */ "DLB_ECMP_VLA_EXPECTED_LOADING_THRESHOLD",
    /* DLB_ECMP_VLA_MEMBER_IMBALANCE_THRESHOLD */ "DLB_ECMP_VLA_MEMBER_IMBALANCE_THRESHOLD",
    /* DLB_ECMP_VLA_QUALITY_MEASURE_CONTROL */ "DLB_ECMP_VLA_QUALITY_MEASURE_CONTROL",
    /* DLB_HGT_ETHERTYPE_ELIGIBILITY_MAP */ "DLB_HGT_ETHERTYPE_ELIGIBILITY_MAP",
    /* DLB_HGT_FLOWSET           */ "DLB_HGT_FLOWSET",
    /* DLB_HGT_FLOWSET_PORT      */ "DLB_HGT_FLOWSET_PORT",
    /* DLB_HGT_FLOWSET_PORT_X    */ "DLB_HGT_FLOWSET_PORT_X",
    /* DLB_HGT_FLOWSET_PORT_Y    */ "DLB_HGT_FLOWSET_PORT_Y",
    /* DLB_HGT_FLOWSET_TIMESTAMP */ "DLB_HGT_FLOWSET_TIMESTAMP",
    /* DLB_HGT_FLOWSET_TIMESTAMP_PAGE */ "DLB_HGT_FLOWSET_TIMESTAMP_PAGE",
    /* DLB_HGT_FLOWSET_TIMESTAMP_PAGE_X */ "DLB_HGT_FLOWSET_TIMESTAMP_PAGE_X",
    /* DLB_HGT_FLOWSET_TIMESTAMP_PAGE_Y */ "DLB_HGT_FLOWSET_TIMESTAMP_PAGE_Y",
    /* DLB_HGT_FLOWSET_TIMESTAMP_X */ "DLB_HGT_FLOWSET_TIMESTAMP_X",
    /* DLB_HGT_FLOWSET_TIMESTAMP_Y */ "DLB_HGT_FLOWSET_TIMESTAMP_Y",
    /* DLB_HGT_FLOWSET_X         */ "DLB_HGT_FLOWSET_X",
    /* DLB_HGT_FLOWSET_Y         */ "DLB_HGT_FLOWSET_Y",
    /* DLB_HGT_GLB_QUANTIZE_THRESHOLDS */ "DLB_HGT_GLB_QUANTIZE_THRESHOLDS",
    /* DLB_HGT_GROUP_CONTROL     */ "DLB_HGT_GROUP_CONTROL",
    /* DLB_HGT_GROUP_CONTROL_X   */ "DLB_HGT_GROUP_CONTROL_X",
    /* DLB_HGT_GROUP_CONTROL_Y   */ "DLB_HGT_GROUP_CONTROL_Y",
    /* DLB_HGT_GROUP_MEMBERSHIP  */ "DLB_HGT_GROUP_MEMBERSHIP",
    /* DLB_HGT_GROUP_STATS       */ "DLB_HGT_GROUP_STATS",
    /* DLB_HGT_GROUP_STATS_X     */ "DLB_HGT_GROUP_STATS_X",
    /* DLB_HGT_GROUP_STATS_Y     */ "DLB_HGT_GROUP_STATS_Y",
    /* DLB_HGT_HIST_LOAD         */ "DLB_HGT_HIST_LOAD",
    /* DLB_HGT_INST_LOAD         */ "DLB_HGT_INST_LOAD",
    /* DLB_HGT_LAG_EEM_CONFIGURATION */ "DLB_HGT_LAG_EEM_CONFIGURATION",
    /* DLB_HGT_LAG_ETHERTYPE_ELIGIBILITY_MAP */ "DLB_HGT_LAG_ETHERTYPE_ELIGIBILITY_MAP",
    /* DLB_HGT_LAG_FINAL_MEMBERS_QUALITY_MEASURE */ "DLB_HGT_LAG_FINAL_MEMBERS_QUALITY_MEASURE",
    /* DLB_HGT_LAG_FINAL_MEMBERS_QUALITY_MEASURE_PIPE0 */ "DLB_HGT_LAG_FINAL_MEMBERS_QUALITY_MEASURE_PIPE0",
    /* DLB_HGT_LAG_FINAL_MEMBERS_QUALITY_MEASURE_PIPE1 */ "DLB_HGT_LAG_FINAL_MEMBERS_QUALITY_MEASURE_PIPE1",
    /* DLB_HGT_LAG_FINAL_MEMBERS_QUALITY_MEASURE_PIPE2 */ "DLB_HGT_LAG_FINAL_MEMBERS_QUALITY_MEASURE_PIPE2",
    /* DLB_HGT_LAG_FINAL_MEMBERS_QUALITY_MEASURE_PIPE3 */ "DLB_HGT_LAG_FINAL_MEMBERS_QUALITY_MEASURE_PIPE3",
    /* DLB_HGT_LAG_FLOWSET       */ "DLB_HGT_LAG_FLOWSET",
    /* DLB_HGT_LAG_FLOWSET_PIPE0 */ "DLB_HGT_LAG_FLOWSET_PIPE0",
    /* DLB_HGT_LAG_FLOWSET_PIPE1 */ "DLB_HGT_LAG_FLOWSET_PIPE1",
    /* DLB_HGT_LAG_FLOWSET_PIPE2 */ "DLB_HGT_LAG_FLOWSET_PIPE2",
    /* DLB_HGT_LAG_FLOWSET_PIPE3 */ "DLB_HGT_LAG_FLOWSET_PIPE3",
    /* DLB_HGT_LAG_FLOWSET_TIMESTAMP_PAGE */ "DLB_HGT_LAG_FLOWSET_TIMESTAMP_PAGE",
    /* DLB_HGT_LAG_FLOWSET_TIMESTAMP_PAGE_PIPE0 */ "DLB_HGT_LAG_FLOWSET_TIMESTAMP_PAGE_PIPE0",
    /* DLB_HGT_LAG_FLOWSET_TIMESTAMP_PAGE_PIPE1 */ "DLB_HGT_LAG_FLOWSET_TIMESTAMP_PAGE_PIPE1",
    /* DLB_HGT_LAG_FLOWSET_TIMESTAMP_PAGE_PIPE2 */ "DLB_HGT_LAG_FLOWSET_TIMESTAMP_PAGE_PIPE2",
    /* DLB_HGT_LAG_FLOWSET_TIMESTAMP_PAGE_PIPE3 */ "DLB_HGT_LAG_FLOWSET_TIMESTAMP_PAGE_PIPE3",
    /* DLB_HGT_LAG_GLB_QUANTIZE_THRESHOLD */ "DLB_HGT_LAG_GLB_QUANTIZE_THRESHOLD",
    /* DLB_HGT_LAG_GROUP_CONTROL */ "DLB_HGT_LAG_GROUP_CONTROL",
    /* DLB_HGT_LAG_GROUP_MEMBERSHIP */ "DLB_HGT_LAG_GROUP_MEMBERSHIP",
    /* DLB_HGT_LAG_GROUP_STATS   */ "DLB_HGT_LAG_GROUP_STATS",
    /* DLB_HGT_LAG_GROUP_STATS_PIPE0 */ "DLB_HGT_LAG_GROUP_STATS_PIPE0",
    /* DLB_HGT_LAG_GROUP_STATS_PIPE1 */ "DLB_HGT_LAG_GROUP_STATS_PIPE1",
    /* DLB_HGT_LAG_GROUP_STATS_PIPE2 */ "DLB_HGT_LAG_GROUP_STATS_PIPE2",
    /* DLB_HGT_LAG_GROUP_STATS_PIPE3 */ "DLB_HGT_LAG_GROUP_STATS_PIPE3",
    /* DLB_HGT_LAG_LINK_CONTROL  */ "DLB_HGT_LAG_LINK_CONTROL",
    /* DLB_HGT_LAG_OPTIMAL_CANDIDATE */ "DLB_HGT_LAG_OPTIMAL_CANDIDATE",
    /* DLB_HGT_LAG_OPTIMAL_CANDIDATE_PIPE0 */ "DLB_HGT_LAG_OPTIMAL_CANDIDATE_PIPE0",
    /* DLB_HGT_LAG_OPTIMAL_CANDIDATE_PIPE1 */ "DLB_HGT_LAG_OPTIMAL_CANDIDATE_PIPE1",
    /* DLB_HGT_LAG_OPTIMAL_CANDIDATE_PIPE2 */ "DLB_HGT_LAG_OPTIMAL_CANDIDATE_PIPE2",
    /* DLB_HGT_LAG_OPTIMAL_CANDIDATE_PIPE3 */ "DLB_HGT_LAG_OPTIMAL_CANDIDATE_PIPE3",
    /* DLB_HGT_LAG_PORT_AVG_QUALITY_MEASURE */ "DLB_HGT_LAG_PORT_AVG_QUALITY_MEASURE",
    /* DLB_HGT_LAG_PORT_AVG_QUALITY_MEASURE_PIPE0 */ "DLB_HGT_LAG_PORT_AVG_QUALITY_MEASURE_PIPE0",
    /* DLB_HGT_LAG_PORT_AVG_QUALITY_MEASURE_PIPE1 */ "DLB_HGT_LAG_PORT_AVG_QUALITY_MEASURE_PIPE1",
    /* DLB_HGT_LAG_PORT_AVG_QUALITY_MEASURE_PIPE2 */ "DLB_HGT_LAG_PORT_AVG_QUALITY_MEASURE_PIPE2",
    /* DLB_HGT_LAG_PORT_AVG_QUALITY_MEASURE_PIPE3 */ "DLB_HGT_LAG_PORT_AVG_QUALITY_MEASURE_PIPE3",
    /* DLB_HGT_LAG_PORT_INST_QUALITY_MEASURE */ "DLB_HGT_LAG_PORT_INST_QUALITY_MEASURE",
    /* DLB_HGT_LAG_PORT_INST_QUALITY_MEASURE_PIPE0 */ "DLB_HGT_LAG_PORT_INST_QUALITY_MEASURE_PIPE0",
    /* DLB_HGT_LAG_PORT_INST_QUALITY_MEASURE_PIPE1 */ "DLB_HGT_LAG_PORT_INST_QUALITY_MEASURE_PIPE1",
    /* DLB_HGT_LAG_PORT_INST_QUALITY_MEASURE_PIPE2 */ "DLB_HGT_LAG_PORT_INST_QUALITY_MEASURE_PIPE2",
    /* DLB_HGT_LAG_PORT_INST_QUALITY_MEASURE_PIPE3 */ "DLB_HGT_LAG_PORT_INST_QUALITY_MEASURE_PIPE3",
    /* DLB_HGT_LAG_PORT_QUALITY_MAPPING */ "DLB_HGT_LAG_PORT_QUALITY_MAPPING",
    /* DLB_HGT_LAG_PORT_QUALITY_UPDATE_MEASURE_CONTROL */ "DLB_HGT_LAG_PORT_QUALITY_UPDATE_MEASURE_CONTROL",
    /* DLB_HGT_LAG_PORT_QUALITY_UPDATE_MEASURE_CONTROL_PIPE0 */ "DLB_HGT_LAG_PORT_QUALITY_UPDATE_MEASURE_CONTROL_PIPE0",
    /* DLB_HGT_LAG_PORT_QUALITY_UPDATE_MEASURE_CONTROL_PIPE1 */ "DLB_HGT_LAG_PORT_QUALITY_UPDATE_MEASURE_CONTROL_PIPE1",
    /* DLB_HGT_LAG_PORT_QUALITY_UPDATE_MEASURE_CONTROL_PIPE2 */ "DLB_HGT_LAG_PORT_QUALITY_UPDATE_MEASURE_CONTROL_PIPE2",
    /* DLB_HGT_LAG_PORT_QUALITY_UPDATE_MEASURE_CONTROL_PIPE3 */ "DLB_HGT_LAG_PORT_QUALITY_UPDATE_MEASURE_CONTROL_PIPE3",
    /* DLB_HGT_LAG_PORT_STATE    */ "DLB_HGT_LAG_PORT_STATE",
    /* DLB_HGT_LAG_QUANTIZED_AVG_QUALITY_MEASURE */ "DLB_HGT_LAG_QUANTIZED_AVG_QUALITY_MEASURE",
    /* DLB_HGT_LAG_QUANTIZED_AVG_QUALITY_MEASURE_PIPE0 */ "DLB_HGT_LAG_QUANTIZED_AVG_QUALITY_MEASURE_PIPE0",
    /* DLB_HGT_LAG_QUANTIZED_AVG_QUALITY_MEASURE_PIPE1 */ "DLB_HGT_LAG_QUANTIZED_AVG_QUALITY_MEASURE_PIPE1",
    /* DLB_HGT_LAG_QUANTIZED_AVG_QUALITY_MEASURE_PIPE2 */ "DLB_HGT_LAG_QUANTIZED_AVG_QUALITY_MEASURE_PIPE2",
    /* DLB_HGT_LAG_QUANTIZED_AVG_QUALITY_MEASURE_PIPE3 */ "DLB_HGT_LAG_QUANTIZED_AVG_QUALITY_MEASURE_PIPE3",
    /* DLB_HGT_LAG_QUANTIZE_CONTROL */ "DLB_HGT_LAG_QUANTIZE_CONTROL",
    /* DLB_HGT_LINK_CONTROL      */ "DLB_HGT_LINK_CONTROL",
    /* DLB_HGT_MEMBER_ATTRIBUTE  */ "DLB_HGT_MEMBER_ATTRIBUTE",
    /* DLB_HGT_MEMBER_HW_STATE   */ "DLB_HGT_MEMBER_HW_STATE",
    /* DLB_HGT_MEMBER_STATUS     */ "DLB_HGT_MEMBER_STATUS",
    /* DLB_HGT_MEMBER_SW_STATE   */ "DLB_HGT_MEMBER_SW_STATE",
    /* DLB_HGT_OPTIMAL_CANDIDATE */ "DLB_HGT_OPTIMAL_CANDIDATE",
    /* DLB_HGT_OPTIMAL_CANDIDATE_X */ "DLB_HGT_OPTIMAL_CANDIDATE_X",
    /* DLB_HGT_OPTIMAL_CANDIDATE_Y */ "DLB_HGT_OPTIMAL_CANDIDATE_Y",
    /* DLB_HGT_PLA_QUANTIZE_THRESHOLD */ "DLB_HGT_PLA_QUANTIZE_THRESHOLD",
    /* DLB_HGT_PORT_MEMBER_MAP   */ "DLB_HGT_PORT_MEMBER_MAP",
    /* DLB_HGT_PORT_QUALITY_MAPPING */ "DLB_HGT_PORT_QUALITY_MAPPING",
    /* DLB_HGT_PORT_STATE        */ "DLB_HGT_PORT_STATE",
    /* DLB_HGT_QUALITY_CONTROL   */ "DLB_HGT_QUALITY_CONTROL",
    /* DLB_HGT_QUALITY_MAPPING   */ "DLB_HGT_QUALITY_MAPPING",
    /* DLB_HGT_QUALITY_RESULT    */ "DLB_HGT_QUALITY_RESULT",
    /* DLB_HGT_QUANTIZE_THRESHOLD */ "DLB_HGT_QUANTIZE_THRESHOLD",
    /* DLB_HGT_RR_SELECTION_POINTER */ "DLB_HGT_RR_SELECTION_POINTER",
    /* DLB_LAG_ETHERTYPE_ELIGIBILITY_MAP */ "DLB_LAG_ETHERTYPE_ELIGIBILITY_MAP",
    /* DLB_LAG_FLOWSET           */ "DLB_LAG_FLOWSET",
    /* DLB_LAG_FLOWSET_TIMESTAMP_PAGE */ "DLB_LAG_FLOWSET_TIMESTAMP_PAGE",
    /* DLB_LAG_GROUP_CONTROL     */ "DLB_LAG_GROUP_CONTROL",
    /* DLB_LAG_GROUP_MEMBERSHIP  */ "DLB_LAG_GROUP_MEMBERSHIP",
    /* DLB_LAG_GROUP_STATS       */ "DLB_LAG_GROUP_STATS",
    /* DLB_LAG_HIST_GROUP_LOAD   */ "DLB_LAG_HIST_GROUP_LOAD",
    /* DLB_LAG_HIST_LOAD         */ "DLB_LAG_HIST_LOAD",
    /* DLB_LAG_HIST_QSIZE        */ "DLB_LAG_HIST_QSIZE",
    /* DLB_LAG_INST_GROUP_LOAD   */ "DLB_LAG_INST_GROUP_LOAD",
    /* DLB_LAG_INST_LOAD         */ "DLB_LAG_INST_LOAD",
    /* DLB_LAG_INST_QSIZE        */ "DLB_LAG_INST_QSIZE",
    /* DLB_LAG_MEMBERSHIP_REVERSE_MAP */ "DLB_LAG_MEMBERSHIP_REVERSE_MAP",
    /* DLB_LAG_MEMBER_ATTRIBUTE  */ "DLB_LAG_MEMBER_ATTRIBUTE",
    /* DLB_LAG_MEMBER_STATUS     */ "DLB_LAG_MEMBER_STATUS",
    /* DLB_LAG_MEMBER_SW_STATE   */ "DLB_LAG_MEMBER_SW_STATE",
    /* DLB_LAG_OPTIMAL_CANDIDATE */ "DLB_LAG_OPTIMAL_CANDIDATE",
    /* DLB_LAG_PLA_QUANTIZE_THRESHOLD */ "DLB_LAG_PLA_QUANTIZE_THRESHOLD",
    /* DLB_LAG_QUALITY_CONTROL   */ "DLB_LAG_QUALITY_CONTROL",
    /* DLB_LAG_QUALITY_MAPPING   */ "DLB_LAG_QUALITY_MAPPING",
    /* DLB_LAG_QUALITY_RESULT    */ "DLB_LAG_QUALITY_RESULT",
    /* DLB_LAG_VLA_EXPECTED_LOADING_THRESHOLD */ "DLB_LAG_VLA_EXPECTED_LOADING_THRESHOLD",
    /* DLB_LAG_VLA_MEMBER_IMBALANCE_THRESHOLD */ "DLB_LAG_VLA_MEMBER_IMBALANCE_THRESHOLD",
    /* DLB_LAG_VLA_QUALITY_MEASURE_CONTROL */ "DLB_LAG_VLA_QUALITY_MEASURE_CONTROL",
    /* DMT_MEM                   */ "DMT_MEM",
    /* DQM_BD                    */ "DQM_BD",
    /* DQM_BDB_LINK_LIST         */ "DQM_BDB_LINK_LIST",
    /* DQM_BUNDLE_DESCRIPTOR_MEMORY */ "DQM_BUNDLE_DESCRIPTOR_MEMORY",
    /* DQM_DEQ_READ_WEIGHT       */ "DQM_DEQ_READ_WEIGHT",
    /* DQM_MEM_100000            */ "DQM_MEM_100000",
    /* DQM_MEM_200000            */ "DQM_MEM_200000",
    /* DQM_MEM_300000            */ "DQM_MEM_300000",
    /* DQM_MEM_800000            */ "DQM_MEM_800000",
    /* DQM_MEM_C00000            */ "DQM_MEM_C00000",
    /* DQM_QUEUE_DATA_MEMORY     */ "DQM_QUEUE_DATA_MEMORY",
    /* DQM_TX_BUNDLE_BUFFER_FIFOS_MEMORY */ "DQM_TX_BUNDLE_BUFFER_FIFOS_MEMORY",
    /* DQM_TX_BUNDLE_DESCRIPTOR_FIFOS_MEMORY */ "DQM_TX_BUNDLE_DESCRIPTOR_FIFOS_MEMORY",
    /* DRCA_DWF                  */ "DRCA_DWF",
    /* DRCA_READ_DATA_FIFO       */ "DRCA_READ_DATA_FIFO",
    /* DRCA_RXI_MEM              */ "DRCA_RXI_MEM",
    /* DRCA_WR_CRC_FIFO          */ "DRCA_WR_CRC_FIFO",
    /* DRCB_DWF                  */ "DRCB_DWF",
    /* DRCB_READ_DATA_FIFO       */ "DRCB_READ_DATA_FIFO",
    /* DRCB_RXI_MEM              */ "DRCB_RXI_MEM",
    /* DRCB_WR_CRC_FIFO          */ "DRCB_WR_CRC_FIFO",
    /* DRCC_DWF                  */ "DRCC_DWF",
    /* DRCC_READ_DATA_FIFO       */ "DRCC_READ_DATA_FIFO",
    /* DRCC_RXI_MEM              */ "DRCC_RXI_MEM",
    /* DRCC_WR_CRC_FIFO          */ "DRCC_WR_CRC_FIFO",
    /* DRCD_DWF                  */ "DRCD_DWF",
    /* DRCD_RXI_MEM              */ "DRCD_RXI_MEM",
    /* DRCD_WR_CRC_FIFO          */ "DRCD_WR_CRC_FIFO",
    /* DRCE_DWF                  */ "DRCE_DWF",
    /* DRCE_RXI_MEM              */ "DRCE_RXI_MEM",
    /* DRCE_WR_CRC_FIFO          */ "DRCE_WR_CRC_FIFO",
    /* DRCF_DWF                  */ "DRCF_DWF",
    /* DRCF_RXI_MEM              */ "DRCF_RXI_MEM",
    /* DRCF_WR_CRC_FIFO          */ "DRCF_WR_CRC_FIFO",
    /* DRCG_DWF                  */ "DRCG_DWF",
    /* DRCG_RXI_MEM              */ "DRCG_RXI_MEM",
    /* DRCG_WR_CRC_FIFO          */ "DRCG_WR_CRC_FIFO",
    /* DRCH_DWF                  */ "DRCH_DWF",
    /* DRCH_RXI_MEM              */ "DRCH_RXI_MEM",
    /* DRCH_WR_CRC_FIFO          */ "DRCH_WR_CRC_FIFO",
    /* DROP_VECTOR_MASK          */ "DROP_VECTOR_MASK",
    /* DSCP_TABLE                */ "DSCP_TABLE",
    /* DST_COMPRESSION           */ "DST_COMPRESSION",
    /* DST_COMPRESSION_DATA_ONLY */ "DST_COMPRESSION_DATA_ONLY",
    /* DST_COMPRESSION_DATA_ONLY_PIPE0 */ "DST_COMPRESSION_DATA_ONLY_PIPE0",
    /* DST_COMPRESSION_DATA_ONLY_PIPE1 */ "DST_COMPRESSION_DATA_ONLY_PIPE1",
    /* DST_COMPRESSION_DATA_ONLY_PIPE2 */ "DST_COMPRESSION_DATA_ONLY_PIPE2",
    /* DST_COMPRESSION_DATA_ONLY_PIPE3 */ "DST_COMPRESSION_DATA_ONLY_PIPE3",
    /* DST_COMPRESSION_PIPE0     */ "DST_COMPRESSION_PIPE0",
    /* DST_COMPRESSION_PIPE1     */ "DST_COMPRESSION_PIPE1",
    /* DST_COMPRESSION_PIPE2     */ "DST_COMPRESSION_PIPE2",
    /* DST_COMPRESSION_PIPE3     */ "DST_COMPRESSION_PIPE3",
    /* DST_COMPRESSION_TCAM_ONLY */ "DST_COMPRESSION_TCAM_ONLY",
    /* DST_COMPRESSION_TCAM_ONLY_PIPE0 */ "DST_COMPRESSION_TCAM_ONLY_PIPE0",
    /* DST_COMPRESSION_TCAM_ONLY_PIPE1 */ "DST_COMPRESSION_TCAM_ONLY_PIPE1",
    /* DST_COMPRESSION_TCAM_ONLY_PIPE2 */ "DST_COMPRESSION_TCAM_ONLY_PIPE2",
    /* DST_COMPRESSION_TCAM_ONLY_PIPE3 */ "DST_COMPRESSION_TCAM_ONLY_PIPE3",
    /* DT_MEM                    */ "DT_MEM",
    /* E2E_HOL_STATUS            */ "E2E_HOL_STATUS",
    /* E2E_HOL_STATUS_1          */ "E2E_HOL_STATUS_1",
    /* ECGM_FDCM                 */ "ECGM_FDCM",
    /* ECGM_FDCMAX               */ "ECGM_FDCMAX",
    /* ECGM_FDCT_TABLE           */ "ECGM_FDCT_TABLE",
    /* ECGM_FQSM                 */ "ECGM_FQSM",
    /* ECGM_FQSMAX               */ "ECGM_FQSMAX",
    /* ECGM_PDCM                 */ "ECGM_PDCM",
    /* ECGM_PDCMAX               */ "ECGM_PDCMAX",
    /* ECGM_PDCT_TABLE           */ "ECGM_PDCT_TABLE",
    /* ECGM_PQSM                 */ "ECGM_PQSM",
    /* ECGM_PQSMAX               */ "ECGM_PQSMAX",
    /* ECGM_PQST_TABLE           */ "ECGM_PQST_TABLE",
    /* ECGM_QDCM                 */ "ECGM_QDCM",
    /* ECGM_QDCMAX               */ "ECGM_QDCMAX",
    /* ECGM_QDCT_TABLE           */ "ECGM_QDCT_TABLE",
    /* ECGM_QQSM                 */ "ECGM_QQSM",
    /* ECGM_QQSMAX               */ "ECGM_QQSMAX",
    /* ECGM_QQST_TABLE           */ "ECGM_QQST_TABLE",
    /* ECI_AUTO_DOC_NAME_48      */ "ECI_AUTO_DOC_NAME_48",
    /* ECI_CMDMEM                */ "ECI_CMDMEM",
    /* ECI_DATA_MEM              */ "ECI_DATA_MEM",
    /* ECI_EGR_MCT               */ "ECI_EGR_MCT",
    /* ECI_EGR_PORT_MAP          */ "ECI_EGR_PORT_MAP",
    /* ECI_MBU_MEM               */ "ECI_MBU_MEM",
    /* ECI_MEM_0                 */ "ECI_MEM_0",
    /* ECI_MEM_1                 */ "ECI_MEM_1",
    /* ECI_MEM_2                 */ "ECI_MEM_2",
    /* ECI_MEM_3                 */ "ECI_MEM_3",
    /* ECI_MEM_4                 */ "ECI_MEM_4",
    /* ECI_MEM_00010000          */ "ECI_MEM_00010000",
    /* ECI_MEM_00020000          */ "ECI_MEM_00020000",
    /* ECI_MEM_00030000          */ "ECI_MEM_00030000",
    /* ECI_MEM_00040000          */ "ECI_MEM_00040000",
    /* ECI_MEM_00050000          */ "ECI_MEM_00050000",
    /* ECI_MEM_00060000          */ "ECI_MEM_00060000",
    /* ECI_MEM_00070000          */ "ECI_MEM_00070000",
    /* ECI_MEM_0_SHDW            */ "ECI_MEM_0_SHDW",
    /* ECI_MEM_1_SHDW            */ "ECI_MEM_1_SHDW",
    /* ECI_MEM_2_SHDW            */ "ECI_MEM_2_SHDW",
    /* ECI_MEM_B0000             */ "ECI_MEM_B0000",
    /* ECI_MEM_C0000             */ "ECI_MEM_C0000",
    /* ECI_TDM_CONFIG            */ "ECI_TDM_CONFIG",
    /* ECI_ZIKARON_MBU           */ "ECI_ZIKARON_MBU",
    /* ECMP_DLB_CONTROL          */ "ECMP_DLB_CONTROL",
    /* ECONTEXT_ALLOCBUFFSCNT    */ "ECONTEXT_ALLOCBUFFSCNT",
    /* ECONTEXT_INFLIGHTBUFFCNT  */ "ECONTEXT_INFLIGHTBUFFCNT",
    /* ECONTEXT_TAIL_LLA         */ "ECONTEXT_TAIL_LLA",
    /* EDB_1DBG_B                */ "EDB_1DBG_B",
    /* EDB_AC_ENTRY_WITH_DATA_FORMAT */ "EDB_AC_ENTRY_WITH_DATA_FORMAT",
    /* EDB_AC_HALF_ENTRY_FORMAT  */ "EDB_AC_HALF_ENTRY_FORMAT",
    /* EDB_DATA_FORMAT           */ "EDB_DATA_FORMAT",
    /* EDB_DBF                   */ "EDB_DBF",
    /* EDB_DBF_0                 */ "EDB_DBF_0",
    /* EDB_DBF_1                 */ "EDB_DBF_1",
    /* EDB_EEDB_BANK             */ "EDB_EEDB_BANK",
    /* EDB_EEDB_MAP_TO_PROTECTION_PTR */ "EDB_EEDB_MAP_TO_PROTECTION_PTR",
    /* EDB_EEDB_TOP_BANK         */ "EDB_EEDB_TOP_BANK",
    /* EDB_ESEM_0_ACDT_AUX       */ "EDB_ESEM_0_ACDT_AUX",
    /* EDB_ESEM_0_ACDT_H         */ "EDB_ESEM_0_ACDT_H",
    /* EDB_ESEM_0_KEYT_AUX       */ "EDB_ESEM_0_KEYT_AUX",
    /* EDB_ESEM_0_KEYT_PLDT_H    */ "EDB_ESEM_0_KEYT_PLDT_H",
    /* EDB_ESEM_0_MAA_CAM        */ "EDB_ESEM_0_MAA_CAM",
    /* EDB_ESEM_0_MAA_CAM_PAYLOAD */ "EDB_ESEM_0_MAA_CAM_PAYLOAD",
    /* EDB_ESEM_0_MANAGEMENT_MEMORY_H */ "EDB_ESEM_0_MANAGEMENT_MEMORY_H",
    /* EDB_ESEM_0_MANAGEMENT_REQUEST */ "EDB_ESEM_0_MANAGEMENT_REQUEST",
    /* EDB_ESEM_0_PLDT_AUX       */ "EDB_ESEM_0_PLDT_AUX",
    /* EDB_ESEM_0_STEP_TABLE     */ "EDB_ESEM_0_STEP_TABLE",
    /* EDB_ESEM_1_ACDT_AUX       */ "EDB_ESEM_1_ACDT_AUX",
    /* EDB_ESEM_1_ACDT_H         */ "EDB_ESEM_1_ACDT_H",
    /* EDB_ESEM_1_KEYT_AUX       */ "EDB_ESEM_1_KEYT_AUX",
    /* EDB_ESEM_1_KEYT_PLDT_H    */ "EDB_ESEM_1_KEYT_PLDT_H",
    /* EDB_ESEM_1_MAA_CAM        */ "EDB_ESEM_1_MAA_CAM",
    /* EDB_ESEM_1_MAA_CAM_PAYLOAD */ "EDB_ESEM_1_MAA_CAM_PAYLOAD",
    /* EDB_ESEM_1_MANAGEMENT_MEMORY_H */ "EDB_ESEM_1_MANAGEMENT_MEMORY_H",
    /* EDB_ESEM_1_MANAGEMENT_REQUEST */ "EDB_ESEM_1_MANAGEMENT_REQUEST",
    /* EDB_ESEM_1_PLDT_AUX       */ "EDB_ESEM_1_PLDT_AUX",
    /* EDB_ESEM_1_STEP_TABLE     */ "EDB_ESEM_1_STEP_TABLE",
    /* EDB_ESEM_ACDT_AUX         */ "EDB_ESEM_ACDT_AUX",
    /* EDB_ESEM_ACDT_H           */ "EDB_ESEM_ACDT_H",
    /* EDB_ESEM_KEYT_AUX         */ "EDB_ESEM_KEYT_AUX",
    /* EDB_ESEM_KEYT_PLDT_H      */ "EDB_ESEM_KEYT_PLDT_H",
    /* EDB_ESEM_MAA_CAM          */ "EDB_ESEM_MAA_CAM",
    /* EDB_ESEM_MAA_CAM_PAYLOAD  */ "EDB_ESEM_MAA_CAM_PAYLOAD",
    /* EDB_ESEM_MANAGEMENT_MEMORY_H */ "EDB_ESEM_MANAGEMENT_MEMORY_H",
    /* EDB_ESEM_MANAGEMENT_REQUEST */ "EDB_ESEM_MANAGEMENT_REQUEST",
    /* EDB_ESEM_PLDT_AUX         */ "EDB_ESEM_PLDT_AUX",
    /* EDB_ESEM_STEP_TABLE       */ "EDB_ESEM_STEP_TABLE",
    /* EDB_FBM                   */ "EDB_FBM",
    /* EDB_GLEM_ACDT_AUX         */ "EDB_GLEM_ACDT_AUX",
    /* EDB_GLEM_ACDT_H           */ "EDB_GLEM_ACDT_H",
    /* EDB_GLEM_ACDT_MASTER_H    */ "EDB_GLEM_ACDT_MASTER_H",
    /* EDB_GLEM_ACDT_SLAVE_H     */ "EDB_GLEM_ACDT_SLAVE_H",
    /* EDB_GLEM_KEYT_AUX         */ "EDB_GLEM_KEYT_AUX",
    /* EDB_GLEM_KEYT_PLDT_H      */ "EDB_GLEM_KEYT_PLDT_H",
    /* EDB_GLEM_MAA_CAM          */ "EDB_GLEM_MAA_CAM",
    /* EDB_GLEM_MAA_CAM_PAYLOAD  */ "EDB_GLEM_MAA_CAM_PAYLOAD",
    /* EDB_GLEM_MANAGEMENT_MEMORY_H */ "EDB_GLEM_MANAGEMENT_MEMORY_H",
    /* EDB_GLEM_MANAGEMENT_REQUEST */ "EDB_GLEM_MANAGEMENT_REQUEST",
    /* EDB_GLEM_PLDT_AUX         */ "EDB_GLEM_PLDT_AUX",
    /* EDB_GLEM_STEP_TABLE       */ "EDB_GLEM_STEP_TABLE",
    /* EDB_IPV4_TUNNEL_FORMAT    */ "EDB_IPV4_TUNNEL_FORMAT",
    /* EDB_LINK_LAYER_OR_ARP_FORMAT */ "EDB_LINK_LAYER_OR_ARP_FORMAT",
    /* EDB_LINK_LAYER_OR_ARP_NEW_FORMAT */ "EDB_LINK_LAYER_OR_ARP_NEW_FORMAT",
    /* EDB_MAP_OUTLIF_TO_DSP     */ "EDB_MAP_OUTLIF_TO_DSP",
    /* EDB_MPLS_POP_FORMAT       */ "EDB_MPLS_POP_FORMAT",
    /* EDB_MPLS_PUSH_FORMAT      */ "EDB_MPLS_PUSH_FORMAT",
    /* EDB_MPLS_SWAP_FORMAT      */ "EDB_MPLS_SWAP_FORMAT",
    /* EDB_OUTRIF_TABLE          */ "EDB_OUTRIF_TABLE",
    /* EDB_OUT_RIF_FORMAT        */ "EDB_OUT_RIF_FORMAT",
    /* EDB_PROTECTION_ENTRY      */ "EDB_PROTECTION_ENTRY",
    /* EDB_RIF_PROFILE_TABLE     */ "EDB_RIF_PROFILE_TABLE",
    /* EDB_TRILL_FORMAT_FULL_ENTRY */ "EDB_TRILL_FORMAT_FULL_ENTRY",
    /* EDB_TRILL_FORMAT_HALF_ENTRY */ "EDB_TRILL_FORMAT_HALF_ENTRY",
    /* EDC_LOOKUP                */ "EDC_LOOKUP",
    /* EFFECTIVE_PHB_SELECT      */ "EFFECTIVE_PHB_SELECT",
    /* EFP_COUNTER_TABLE         */ "EFP_COUNTER_TABLE",
    /* EFP_COUNTER_TABLE_PIPE0   */ "EFP_COUNTER_TABLE_PIPE0",
    /* EFP_COUNTER_TABLE_PIPE1   */ "EFP_COUNTER_TABLE_PIPE1",
    /* EFP_COUNTER_TABLE_PIPE2   */ "EFP_COUNTER_TABLE_PIPE2",
    /* EFP_COUNTER_TABLE_PIPE3   */ "EFP_COUNTER_TABLE_PIPE3",
    /* EFP_COUNTER_TABLE_X       */ "EFP_COUNTER_TABLE_X",
    /* EFP_COUNTER_TABLE_Y       */ "EFP_COUNTER_TABLE_Y",
    /* EFP_METER_TABLE           */ "EFP_METER_TABLE",
    /* EFP_METER_TABLE_PIPE0     */ "EFP_METER_TABLE_PIPE0",
    /* EFP_METER_TABLE_PIPE1     */ "EFP_METER_TABLE_PIPE1",
    /* EFP_METER_TABLE_PIPE2     */ "EFP_METER_TABLE_PIPE2",
    /* EFP_METER_TABLE_PIPE3     */ "EFP_METER_TABLE_PIPE3",
    /* EFP_METER_TABLE_X         */ "EFP_METER_TABLE_X",
    /* EFP_METER_TABLE_Y         */ "EFP_METER_TABLE_Y",
    /* EFP_POLICY_TABLE          */ "EFP_POLICY_TABLE",
    /* EFP_POLICY_TABLE_PIPE0    */ "EFP_POLICY_TABLE_PIPE0",
    /* EFP_POLICY_TABLE_PIPE1    */ "EFP_POLICY_TABLE_PIPE1",
    /* EFP_POLICY_TABLE_PIPE2    */ "EFP_POLICY_TABLE_PIPE2",
    /* EFP_POLICY_TABLE_PIPE3    */ "EFP_POLICY_TABLE_PIPE3",
    /* EFP_TCAM                  */ "EFP_TCAM",
    /* EFP_TCAM_PIPE0            */ "EFP_TCAM_PIPE0",
    /* EFP_TCAM_PIPE1            */ "EFP_TCAM_PIPE1",
    /* EFP_TCAM_PIPE2            */ "EFP_TCAM_PIPE2",
    /* EFP_TCAM_PIPE3            */ "EFP_TCAM_PIPE3",
    /* EGQ_ACTION_PROFILE_TABLE  */ "EGQ_ACTION_PROFILE_TABLE",
    /* EGQ_AUX_TABLE             */ "EGQ_AUX_TABLE",
    /* EGQ_BUF_LINK              */ "EGQ_BUF_LINK",
    /* EGQ_CBM                   */ "EGQ_CBM",
    /* EGQ_CCM                   */ "EGQ_CCM",
    /* EGQ_CH_0_SCM              */ "EGQ_CH_0_SCM",
    /* EGQ_CH_1_SCM              */ "EGQ_CH_1_SCM",
    /* EGQ_CH_2_SCM              */ "EGQ_CH_2_SCM",
    /* EGQ_CH_3_SCM              */ "EGQ_CH_3_SCM",
    /* EGQ_CH_4_SCM              */ "EGQ_CH_4_SCM",
    /* EGQ_CH_5_SCM              */ "EGQ_CH_5_SCM",
    /* EGQ_CH_6_SCM              */ "EGQ_CH_6_SCM",
    /* EGQ_CH_7_SCM              */ "EGQ_CH_7_SCM",
    /* EGQ_CH_8_SCM              */ "EGQ_CH_8_SCM",
    /* EGQ_CH_9_SCM              */ "EGQ_CH_9_SCM",
    /* EGQ_CH_SCM_0              */ "EGQ_CH_SCM_0",
    /* EGQ_CH_SCM_1              */ "EGQ_CH_SCM_1",
    /* EGQ_CH_SCM_2              */ "EGQ_CH_SCM_2",
    /* EGQ_CH_SCM_3              */ "EGQ_CH_SCM_3",
    /* EGQ_CH_SCM_4              */ "EGQ_CH_SCM_4",
    /* EGQ_CH_SCM_5              */ "EGQ_CH_SCM_5",
    /* EGQ_CH_SCM_6              */ "EGQ_CH_SCM_6",
    /* EGQ_CH_SCM_7              */ "EGQ_CH_SCM_7",
    /* EGQ_CH_SCM_8              */ "EGQ_CH_SCM_8",
    /* EGQ_CH_SCM_9              */ "EGQ_CH_SCM_9",
    /* EGQ_CH_SCM_10             */ "EGQ_CH_SCM_10",
    /* EGQ_CH_SCM_11             */ "EGQ_CH_SCM_11",
    /* EGQ_CH_SCM_12             */ "EGQ_CH_SCM_12",
    /* EGQ_CH_SCM_13             */ "EGQ_CH_SCM_13",
    /* EGQ_CH_SCM_14             */ "EGQ_CH_SCM_14",
    /* EGQ_CH_SCM_15             */ "EGQ_CH_SCM_15",
    /* EGQ_CH_SCM_16             */ "EGQ_CH_SCM_16",
    /* EGQ_CH_SCM_17             */ "EGQ_CH_SCM_17",
    /* EGQ_CH_SCM_18             */ "EGQ_CH_SCM_18",
    /* EGQ_CH_SCM_19             */ "EGQ_CH_SCM_19",
    /* EGQ_CH_SCM_20             */ "EGQ_CH_SCM_20",
    /* EGQ_CH_SCM_21             */ "EGQ_CH_SCM_21",
    /* EGQ_CH_SCM_22             */ "EGQ_CH_SCM_22",
    /* EGQ_CH_SCM_23             */ "EGQ_CH_SCM_23",
    /* EGQ_CH_SCM_24             */ "EGQ_CH_SCM_24",
    /* EGQ_CH_SCM_25             */ "EGQ_CH_SCM_25",
    /* EGQ_CH_SCM_26             */ "EGQ_CH_SCM_26",
    /* EGQ_CH_SCM_27             */ "EGQ_CH_SCM_27",
    /* EGQ_CH_SCM_28             */ "EGQ_CH_SCM_28",
    /* EGQ_CH_SCM_29             */ "EGQ_CH_SCM_29",
    /* EGQ_CH_SCM_30             */ "EGQ_CH_SCM_30",
    /* EGQ_CH_SCM_31             */ "EGQ_CH_SCM_31",
    /* EGQ_CNM_QUANTA_TO_FC_MAP  */ "EGQ_CNM_QUANTA_TO_FC_MAP",
    /* EGQ_CRM                   */ "EGQ_CRM",
    /* EGQ_DCM                   */ "EGQ_DCM",
    /* EGQ_DFM                   */ "EGQ_DFM",
    /* EGQ_DPM                   */ "EGQ_DPM",
    /* EGQ_DPM_8P                */ "EGQ_DPM_8P",
    /* EGQ_DSP_PTR_MAP           */ "EGQ_DSP_PTR_MAP",
    /* EGQ_DWM                   */ "EGQ_DWM",
    /* EGQ_DWM_8P                */ "EGQ_DWM_8P",
    /* EGQ_EGRESS_SHAPER_CONFIGURATION */ "EGQ_EGRESS_SHAPER_CONFIGURATION",
    /* EGQ_EOPM                  */ "EGQ_EOPM",
    /* EGQ_EOPS                  */ "EGQ_EOPS",
    /* EGQ_EPS_PRIO_MAP          */ "EGQ_EPS_PRIO_MAP",
    /* EGQ_FBM                   */ "EGQ_FBM",
    /* EGQ_FCM                   */ "EGQ_FCM",
    /* EGQ_FDCM                  */ "EGQ_FDCM",
    /* EGQ_FDCMAX                */ "EGQ_FDCMAX",
    /* EGQ_FDM                   */ "EGQ_FDM",
    /* EGQ_FQP_NIF_PORT_MUX      */ "EGQ_FQP_NIF_PORT_MUX",
    /* EGQ_FQSM                  */ "EGQ_FQSM",
    /* EGQ_FQSMAX                */ "EGQ_FQSMAX",
    /* EGQ_FRM                   */ "EGQ_FRM",
    /* EGQ_HEADER_MAP            */ "EGQ_HEADER_MAP",
    /* EGQ_IVEC_TABLE            */ "EGQ_IVEC_TABLE",
    /* EGQ_LRM                   */ "EGQ_LRM",
    /* EGQ_MAP_OUTLIF_TO_DSP     */ "EGQ_MAP_OUTLIF_TO_DSP",
    /* EGQ_MAP_PS_TO_IFC         */ "EGQ_MAP_PS_TO_IFC",
    /* EGQ_MC_1_FIFO             */ "EGQ_MC_1_FIFO",
    /* EGQ_MC_2_FIFO             */ "EGQ_MC_2_FIFO",
    /* EGQ_MC_BITMAP_MAPPING     */ "EGQ_MC_BITMAP_MAPPING",
    /* EGQ_MC_ENQ_FIFO           */ "EGQ_MC_ENQ_FIFO",
    /* EGQ_MC_SP_TC_MAP          */ "EGQ_MC_SP_TC_MAP",
    /* EGQ_NONCH_SCM             */ "EGQ_NONCH_SCM",
    /* EGQ_PCM                   */ "EGQ_PCM",
    /* EGQ_PCP_DEI_DP_MAPPING_TABLE */ "EGQ_PCP_DEI_DP_MAPPING_TABLE",
    /* EGQ_PCT                   */ "EGQ_PCT",
    /* EGQ_PDCM                  */ "EGQ_PDCM",
    /* EGQ_PDCMAX                */ "EGQ_PDCMAX",
    /* EGQ_PDCT_TABLE            */ "EGQ_PDCT_TABLE",
    /* EGQ_PDM                   */ "EGQ_PDM",
    /* EGQ_PER_IFC_CFG           */ "EGQ_PER_IFC_CFG",
    /* EGQ_PER_PORT_LB_RANGE     */ "EGQ_PER_PORT_LB_RANGE",
    /* EGQ_PLM                   */ "EGQ_PLM",
    /* EGQ_PMC                   */ "EGQ_PMC",
    /* EGQ_PMF_KEY_GEN_LSB       */ "EGQ_PMF_KEY_GEN_LSB",
    /* EGQ_PMF_KEY_GEN_MSB       */ "EGQ_PMF_KEY_GEN_MSB",
    /* EGQ_PMF_PROGRAM_SELECTION_CAM */ "EGQ_PMF_PROGRAM_SELECTION_CAM",
    /* EGQ_PMF_P_7_FIFO          */ "EGQ_PMF_P_7_FIFO",
    /* EGQ_PPCT                  */ "EGQ_PPCT",
    /* EGQ_PP_PPCT               */ "EGQ_PP_PPCT",
    /* EGQ_PQP_NIF_PORT_MUX      */ "EGQ_PQP_NIF_PORT_MUX",
    /* EGQ_PQSM                  */ "EGQ_PQSM",
    /* EGQ_PQSMAX                */ "EGQ_PQSMAX",
    /* EGQ_PQST_TABLE            */ "EGQ_PQST_TABLE",
    /* EGQ_QDCM                  */ "EGQ_QDCM",
    /* EGQ_QDCMAX                */ "EGQ_QDCMAX",
    /* EGQ_QDCT_TABLE            */ "EGQ_QDCT_TABLE",
    /* EGQ_QM_0                  */ "EGQ_QM_0",
    /* EGQ_QM_1                  */ "EGQ_QM_1",
    /* EGQ_QM_2                  */ "EGQ_QM_2",
    /* EGQ_QM_3                  */ "EGQ_QM_3",
    /* EGQ_QP_CBM                */ "EGQ_QP_CBM",
    /* EGQ_QP_PMC                */ "EGQ_QP_PMC",
    /* EGQ_QP_SCM                */ "EGQ_QP_SCM",
    /* EGQ_QQSM                  */ "EGQ_QQSM",
    /* EGQ_QQSMAX                */ "EGQ_QQSMAX",
    /* EGQ_QQST_TABLE            */ "EGQ_QQST_TABLE",
    /* EGQ_RCM                   */ "EGQ_RCM",
    /* EGQ_RCMMC                 */ "EGQ_RCMMC",
    /* EGQ_RCMUC                 */ "EGQ_RCMUC",
    /* EGQ_RCNT                  */ "EGQ_RCNT",
    /* EGQ_RDM                   */ "EGQ_RDM",
    /* EGQ_RDMMC                 */ "EGQ_RDMMC",
    /* EGQ_RDMUC                 */ "EGQ_RDMUC",
    /* EGQ_RPDM                  */ "EGQ_RPDM",
    /* EGQ_RPDMHDR               */ "EGQ_RPDMHDR",
    /* EGQ_RRDM                  */ "EGQ_RRDM",
    /* EGQ_RSM                   */ "EGQ_RSM",
    /* EGQ_SEGM                  */ "EGQ_SEGM",
    /* EGQ_SOPM                  */ "EGQ_SOPM",
    /* EGQ_SOPS                  */ "EGQ_SOPS",
    /* EGQ_TCG_CBM               */ "EGQ_TCG_CBM",
    /* EGQ_TCG_PMC               */ "EGQ_TCG_PMC",
    /* EGQ_TCG_SCM               */ "EGQ_TCG_SCM",
    /* EGQ_TC_DP_MAP             */ "EGQ_TC_DP_MAP",
    /* EGQ_TSM                   */ "EGQ_TSM",
    /* EGQ_TTL_SCOPE             */ "EGQ_TTL_SCOPE",
    /* EGQ_UCFIFO                */ "EGQ_UCFIFO",
    /* EGQ_USM                   */ "EGQ_USM",
    /* EGQ_USMFTMH               */ "EGQ_USMFTMH",
    /* EGQ_VLAN_TABLE            */ "EGQ_VLAN_TABLE",
    /* EGQ_VSI_MEMBERSHIP        */ "EGQ_VSI_MEMBERSHIP",
    /* EGQ_VSI_PROFILE           */ "EGQ_VSI_PROFILE",
    /* EGQ_WDM                   */ "EGQ_WDM",
    /* EGR_1588_SA               */ "EGR_1588_SA",
    /* EGR_AXP_PORT_PROPERTY     */ "EGR_AXP_PORT_PROPERTY",
    /* EGR_COS_MAP               */ "EGR_COS_MAP",
    /* EGR_COUNTER_CONTROL       */ "EGR_COUNTER_CONTROL",
    /* EGR_CPU_COS_MAP           */ "EGR_CPU_COS_MAP",
    /* EGR_DGPP_TO_NHI           */ "EGR_DGPP_TO_NHI",
    /* EGR_DGPP_TO_NHI_MODBASE   */ "EGR_DGPP_TO_NHI_MODBASE",
    /* EGR_DNX_HEADER            */ "EGR_DNX_HEADER",
    /* EGR_DSCP_ECN_MAP          */ "EGR_DSCP_ECN_MAP",
    /* EGR_DSCP_TABLE            */ "EGR_DSCP_TABLE",
    /* EGR_DVP_ATTRIBUTE         */ "EGR_DVP_ATTRIBUTE",
    /* EGR_DVP_ATTRIBUTE_1       */ "EGR_DVP_ATTRIBUTE_1",
    /* EGR_ECN_COUNTER           */ "EGR_ECN_COUNTER",
    /* EGR_EDB_XMIT_CTRL         */ "EGR_EDB_XMIT_CTRL",
    /* EGR_EFFECTIVE_PHB_SELECT  */ "EGR_EFFECTIVE_PHB_SELECT",
    /* EGR_EHG_QOS_MAPPING_TABLE */ "EGR_EHG_QOS_MAPPING_TABLE",
    /* EGR_EM_MTP_INDEX          */ "EGR_EM_MTP_INDEX",
    /* EGR_ENABLE                */ "EGR_ENABLE",
    /* EGR_EP_REDIRECT_EM_MTP_INDEX */ "EGR_EP_REDIRECT_EM_MTP_INDEX",
    /* EGR_ERSPAN                */ "EGR_ERSPAN",
    /* EGR_ETAG_PCP_MAPPING      */ "EGR_ETAG_PCP_MAPPING",
    /* EGR_EXP_TO_INT_CN_MAPPING_TABLE */ "EGR_EXP_TO_INT_CN_MAPPING",
    /* EGR_FCOE_CONTROL_1        */ "EGR_FCOE_CONTROL_1",
    /* EGR_FC_HEADER_TYPE        */ "EGR_FC_HEADER_TYPE",
    /* EGR_FLEX_CTR_COS_MAP      */ "EGR_FLEX_CTR_COS_MAP",
    /* EGR_FLEX_CTR_COUNTER_TABLE_0 */ "EGR_FLEX_CTR_COUNTER_TABLE_0",
    /* EGR_FLEX_CTR_COUNTER_TABLE_1 */ "EGR_FLEX_CTR_COUNTER_TABLE_1",
    /* EGR_FLEX_CTR_COUNTER_TABLE_2 */ "EGR_FLEX_CTR_COUNTER_TABLE_2",
    /* EGR_FLEX_CTR_COUNTER_TABLE_3 */ "EGR_FLEX_CTR_COUNTER_TABLE_3",
    /* EGR_FLEX_CTR_COUNTER_TABLE_4 */ "EGR_FLEX_CTR_COUNTER_TABLE_4",
    /* EGR_FLEX_CTR_COUNTER_TABLE_5 */ "EGR_FLEX_CTR_COUNTER_TABLE_5",
    /* EGR_FLEX_CTR_COUNTER_TABLE_6 */ "EGR_FLEX_CTR_COUNTER_TABLE_6",
    /* EGR_FLEX_CTR_COUNTER_TABLE_7 */ "EGR_FLEX_CTR_COUNTER_TABLE_7",
    /* EGR_FLEX_CTR_COUNTER_TABLE_0_PIPE0 */ "EGR_FLEX_CTR_COUNTER_TABLE_0_PIPE0",
    /* EGR_FLEX_CTR_COUNTER_TABLE_0_PIPE1 */ "EGR_FLEX_CTR_COUNTER_TABLE_0_PIPE1",
    /* EGR_FLEX_CTR_COUNTER_TABLE_0_PIPE2 */ "EGR_FLEX_CTR_COUNTER_TABLE_0_PIPE2",
    /* EGR_FLEX_CTR_COUNTER_TABLE_0_PIPE3 */ "EGR_FLEX_CTR_COUNTER_TABLE_0_PIPE3",
    /* EGR_FLEX_CTR_COUNTER_TABLE_0_X */ "EGR_FLEX_CTR_COUNTER_TABLE_0_X",
    /* EGR_FLEX_CTR_COUNTER_TABLE_0_Y */ "EGR_FLEX_CTR_COUNTER_TABLE_0_Y",
    /* EGR_FLEX_CTR_COUNTER_TABLE_1_PIPE0 */ "EGR_FLEX_CTR_COUNTER_TABLE_1_PIPE0",
    /* EGR_FLEX_CTR_COUNTER_TABLE_1_PIPE1 */ "EGR_FLEX_CTR_COUNTER_TABLE_1_PIPE1",
    /* EGR_FLEX_CTR_COUNTER_TABLE_1_PIPE2 */ "EGR_FLEX_CTR_COUNTER_TABLE_1_PIPE2",
    /* EGR_FLEX_CTR_COUNTER_TABLE_1_PIPE3 */ "EGR_FLEX_CTR_COUNTER_TABLE_1_PIPE3",
    /* EGR_FLEX_CTR_COUNTER_TABLE_1_X */ "EGR_FLEX_CTR_COUNTER_TABLE_1_X",
    /* EGR_FLEX_CTR_COUNTER_TABLE_1_Y */ "EGR_FLEX_CTR_COUNTER_TABLE_1_Y",
    /* EGR_FLEX_CTR_COUNTER_TABLE_2_PIPE0 */ "EGR_FLEX_CTR_COUNTER_TABLE_2_PIPE0",
    /* EGR_FLEX_CTR_COUNTER_TABLE_2_PIPE1 */ "EGR_FLEX_CTR_COUNTER_TABLE_2_PIPE1",
    /* EGR_FLEX_CTR_COUNTER_TABLE_2_PIPE2 */ "EGR_FLEX_CTR_COUNTER_TABLE_2_PIPE2",
    /* EGR_FLEX_CTR_COUNTER_TABLE_2_PIPE3 */ "EGR_FLEX_CTR_COUNTER_TABLE_2_PIPE3",
    /* EGR_FLEX_CTR_COUNTER_TABLE_2_X */ "EGR_FLEX_CTR_COUNTER_TABLE_2_X",
    /* EGR_FLEX_CTR_COUNTER_TABLE_2_Y */ "EGR_FLEX_CTR_COUNTER_TABLE_2_Y",
    /* EGR_FLEX_CTR_COUNTER_TABLE_3_PIPE0 */ "EGR_FLEX_CTR_COUNTER_TABLE_3_PIPE0",
    /* EGR_FLEX_CTR_COUNTER_TABLE_3_PIPE1 */ "EGR_FLEX_CTR_COUNTER_TABLE_3_PIPE1",
    /* EGR_FLEX_CTR_COUNTER_TABLE_3_PIPE2 */ "EGR_FLEX_CTR_COUNTER_TABLE_3_PIPE2",
    /* EGR_FLEX_CTR_COUNTER_TABLE_3_PIPE3 */ "EGR_FLEX_CTR_COUNTER_TABLE_3_PIPE3",
    /* EGR_FLEX_CTR_COUNTER_TABLE_3_X */ "EGR_FLEX_CTR_COUNTER_TABLE_3_X",
    /* EGR_FLEX_CTR_COUNTER_TABLE_3_Y */ "EGR_FLEX_CTR_COUNTER_TABLE_3_Y",
    /* EGR_FLEX_CTR_OFFSET_TABLE_0 */ "EGR_FLEX_CTR_OFFSET_TABLE_0",
    /* EGR_FLEX_CTR_OFFSET_TABLE_1 */ "EGR_FLEX_CTR_OFFSET_TABLE_1",
    /* EGR_FLEX_CTR_OFFSET_TABLE_2 */ "EGR_FLEX_CTR_OFFSET_TABLE_2",
    /* EGR_FLEX_CTR_OFFSET_TABLE_3 */ "EGR_FLEX_CTR_OFFSET_TABLE_3",
    /* EGR_FLEX_CTR_OFFSET_TABLE_4 */ "EGR_FLEX_CTR_OFFSET_TABLE_4",
    /* EGR_FLEX_CTR_OFFSET_TABLE_5 */ "EGR_FLEX_CTR_OFFSET_TABLE_5",
    /* EGR_FLEX_CTR_OFFSET_TABLE_6 */ "EGR_FLEX_CTR_OFFSET_TABLE_6",
    /* EGR_FLEX_CTR_OFFSET_TABLE_7 */ "EGR_FLEX_CTR_OFFSET_TABLE_7",
    /* EGR_FLEX_CTR_PKT_PRI_MAP  */ "EGR_FLEX_CTR_PKT_PRI_MAP",
    /* EGR_FLEX_CTR_PKT_RES_MAP  */ "EGR_FLEX_CTR_PKT_RES_MAP",
    /* EGR_FLEX_CTR_PORT_MAP     */ "EGR_FLEX_CTR_PORT_MAP",
    /* EGR_FLEX_CTR_PRI_CNG_MAP  */ "EGR_FLEX_CTR_PRI_CNG_MAP",
    /* EGR_FLEX_CTR_TOS_MAP      */ "EGR_FLEX_CTR_TOS_MAP",
    /* EGR_FORCE_REGEN_CRC_DST   */ "EGR_FORCE_REGEN_CRC_DST",
    /* EGR_FORCE_REGEN_CRC_SRC   */ "EGR_FORCE_REGEN_CRC_SRC",
    /* EGR_FRAGMENT_ID_TABLE     */ "EGR_FRAGMENT_ID_TABLE",
    /* EGR_FRAGMENT_ID_TABLE_PIPE0 */ "EGR_FRAGMENT_ID_TABLE_PIPE0",
    /* EGR_FRAGMENT_ID_TABLE_PIPE1 */ "EGR_FRAGMENT_ID_TABLE_PIPE1",
    /* EGR_FRAGMENT_ID_TABLE_PIPE2 */ "EGR_FRAGMENT_ID_TABLE_PIPE2",
    /* EGR_FRAGMENT_ID_TABLE_PIPE3 */ "EGR_FRAGMENT_ID_TABLE_PIPE3",
    /* EGR_FRAGMENT_ID_TABLE_X   */ "EGR_FRAGMENT_ID_TABLE_X",
    /* EGR_FRAGMENT_ID_TABLE_Y   */ "EGR_FRAGMENT_ID_TABLE_Y",
    /* EGR_GPP_ATTRIBUTES        */ "EGR_GPP_ATTRIBUTES",
    /* EGR_GPP_ATTRIBUTES_MODBASE */ "EGR_GPP_ATTRIBUTES_MODBASE",
    /* EGR_HEADER_ENCAP_DATA     */ "EGR_HEADER_ENCAP_DATA",
    /* EGR_IFP_MOD_FIELDS        */ "EGR_IFP_MOD_FIELDS",
    /* EGR_IL_CHANNEL_MAP        */ "EGR_IL_CHANNEL_MAP",
    /* EGR_IM_MTP_INDEX          */ "EGR_IM_MTP_INDEX",
    /* EGR_ING_PORT              */ "EGR_ING_PORT",
    /* EGR_INT_CN_TO_EXP_MAPPING_TABLE */ "EGR_INT_CN_TO_EXP_MAPPING",
    /* EGR_INT_CN_TO_IP_MAPPING  */ "EGR_INT_CN_TO_IP_MAPPING",
    /* EGR_INT_CN_UPDATE         */ "EGR_INT_CN_UPDATE",
    /* EGR_IPFIX_DSCP_XLATE_TABLE */ "EGR_IPFIX_DSCP_XLATE_TABLE",
    /* EGR_IPFIX_EOP_BUFFER      */ "EGR_IPFIX_EOP_BUFFER",
    /* EGR_IPFIX_EXPORT_FIFO     */ "EGR_IPFIX_EXPORT_FIFO",
    /* EGR_IPFIX_IPV4_MASK_SET_A */ "EGR_IPFIX_IPV4_MASK_SET_A",
    /* EGR_IPFIX_IPV6_MASK_SET_A */ "EGR_IPFIX_IPV6_MASK_SET_A",
    /* EGR_IPFIX_PROFILE         */ "EGR_IPFIX_PROFILE",
    /* EGR_IPFIX_SESSION_TABLE   */ "EGR_IPFIX_SESSION_TABLE",
    /* EGR_IPMC                  */ "EGR_IPMC",
    /* EGR_IPMC_CFG2             */ "EGR_IPMC_CFG2",
    /* EGR_IP_CUT_THRU_CLASS     */ "EGR_IP_CUT_THRU_CLASS",
    /* EGR_IP_ECN_TO_EXP_MAPPING_TABLE */ "EGR_IP_ECN_TO_EXP_MAPPING",
    /* EGR_IP_TO_INT_CN_MAPPING  */ "EGR_IP_TO_INT_CN_MAPPING",
    /* EGR_IP_TUNNEL             */ "EGR_IP_TUNNEL",
    /* EGR_IP_TUNNEL_IPV6        */ "EGR_IP_TUNNEL_IPV6",
    /* EGR_IP_TUNNEL_MPLS        */ "EGR_IP_TUNNEL_MPLS",
    /* EGR_L3_INTF               */ "EGR_L3_INTF",
    /* EGR_L3_NEXT_HOP           */ "EGR_L3_NEXT_HOP",
    /* EGR_L3_NEXT_HOP_1         */ "EGR_L3_NEXT_HOP_1",
    /* EGR_LINK_LOCAL_MAC_ADDRESS */ "EGR_LINK_LOCAL_MAC_ADDRESS",
    /* EGR_LM_COUNTER_CONTROL    */ "EGR_LM_COUNTER_CONTROL",
    /* EGR_LPORT_PROFILE         */ "EGR_LPORT_PROFILE",
    /* EGR_MACDA_OUI_PROFILE     */ "EGR_MACDA_OUI_PROFILE",
    /* EGR_MAC_DA_PROFILE        */ "EGR_MAC_DA_PROFILE",
    /* EGR_MAP_MH                */ "EGR_MAP_MH",
    /* EGR_MASK                  */ "EGRESS_MASK",
    /* EGR_MASK_MODBASE          */ "EGR_MASK_MODBASE",
    /* EGR_MAX_USED_ENTRIES      */ "EGR_MAX_USED_ENTRIES",
    /* EGR_MAX_USED_ENTRIES_X    */ "EGR_MAX_USED_ENTRIES_X",
    /* EGR_MAX_USED_ENTRIES_Y    */ "EGR_MAX_USED_ENTRIES_Y",
    /* EGR_MA_INDEX              */ "EGR_MA_INDEX",
    /* EGR_MFRAME_COUNTER        */ "EGR_MFRAME_COUNTER",
    /* EGR_MIRROR_ENCAP_CONTROL  */ "EGR_MIRROR_ENCAP_CONTROL",
    /* EGR_MIRROR_ENCAP_DATA_1   */ "EGR_MIRROR_ENCAP_DATA_1",
    /* EGR_MIRROR_ENCAP_DATA_2   */ "EGR_MIRROR_ENCAP_DATA_2",
    /* EGR_MMU_CELL_CREDIT       */ "EGR_MMU_CELL_CREDIT",
    /* EGR_MMU_CREDIT_LIMIT      */ "EGR_MMU_CREDIT_LIMIT",
    /* EGR_MMU_CREDIT_LIMIT_X    */ "EGR_MMU_CREDIT_LIMIT_X",
    /* EGR_MMU_CREDIT_LIMIT_Y    */ "EGR_MMU_CREDIT_LIMIT_Y",
    /* EGR_MMU_REQUESTS          */ "EGR_MMU_REQUESTS",
    /* EGR_MMU_REQUESTS_X        */ "EGR_MMU_REQUESTS_X",
    /* EGR_MMU_REQUESTS_Y        */ "EGR_MMU_REQUESTS_Y",
    /* EGR_MOD_MAP_TABLE         */ "EGR_MOD_MAP",
    /* EGR_MPLS_EXP_MAPPING_1    */ "EGR_MPLS_EXP_MAPPING_1",
    /* EGR_MPLS_EXP_MAPPING_2    */ "EGR_MPLS_EXP_MAPPING_2",
    /* EGR_MPLS_EXP_MAPPING_3    */ "EGR_MPLS_EXP_MAPPING_3",
    /* EGR_MPLS_EXP_PRI_MAPPING  */ "EGR_MPLS_EXP_PRI_MAPPING",
    /* EGR_MPLS_PRI_MAPPING      */ "EGR_MPLS_PRI_MAPPING",
    /* EGR_MPLS_VC_AND_SWAP_LABEL_TABLE */ "EGR_MPLS_VC_AND_SWAP_LABEL_TABLE",
    /* EGR_MP_GROUP              */ "EGR_MP_GROUP",
    /* EGR_MTU                   */ "EGR_MTU",
    /* EGR_MTU_CHECK             */ "EGR_MTU_CHECK",
    /* EGR_MTU_PROFILE           */ "EGR_MTU_PROFILE",
    /* EGR_MULTICAST_MAC_ADDR    */ "EGR_MULTICAST_MAC_ADDR",
    /* EGR_NAT_PACKET_EDIT_INFO  */ "EGR_NAT_PACKET_EDIT_INFO",
    /* EGR_NETWORK_PRUNE_CONTROL */ "EGR_NETWORK_PRUNE_CONTROL",
    /* EGR_OAM_DGLP_PROFILE      */ "EGR_OAM_DGLP_PROFILE",
    /* EGR_OAM_FLEXIBLE_DOMAIN_CONTROL */ "EGR_OAM_FLEXIBLE_DOMAIN_CONTROL",
    /* EGR_OAM_LM_COUNTERS_0     */ "EGR_OAM_LM_COUNTERS_0",
    /* EGR_OAM_LM_COUNTERS_1     */ "EGR_OAM_LM_COUNTERS_1",
    /* EGR_OAM_LM_COUNTERS_2     */ "EGR_OAM_LM_COUNTERS_2",
    /* EGR_OAM_MAC_ADDRESS       */ "EGR_OAM_MAC_ADDRESS",
    /* EGR_OAM_OPCODE_CONTROL_PROFILE */ "EGR_OAM_OPCODE_CONTROL_PROFILE",
    /* EGR_OAM_OPCODE_GROUP      */ "EGR_OAM_OPCODE_GROUP",
    /* EGR_OLP_CONFIG            */ "EGR_OLP_CONFIG",
    /* EGR_OLP_CONFIG_1          */ "EGR_OLP_CONFIG_1",
    /* EGR_OLP_CONFIG_2          */ "EGR_OLP_CONFIG_2",
    /* EGR_OLP_DGPP_CONFIG       */ "EGR_OLP_DGLP_CONFIG",
    /* EGR_OLP_DGPP_CONFIG_1     */ "EGR_OLP_DGLP_CONFIG_1",
    /* EGR_OLP_HEADER_TYPE_MAPPING */ "EGR_OLP_HEADER_TYPE_MAPPING",
    /* EGR_OLP_HEADER_TYPE_MAPPING_1 */ "EGR_OLP_HEADER_TYPE_MAPPING_1",
    /* EGR_OUTER_PRI_CFI_MAPPING_FOR_BYPASS */ "EGR_OUTER_PRI_CFI_MAPPING_FOR_BYPASS",
    /* EGR_PCP_DE_MAPPING        */ "EGR_PCP_DE_MAPPING",
    /* EGR_PERQ_XMT_COUNTERS     */ "EGR_PERQ_XMT_COUNTERS",
    /* EGR_PERQ_XMT_COUNTERS_BASE_ADDR */ "EGR_PERQ_XMT_COUNTERS_BASE_ADDR",
    /* EGR_PERQ_XMT_COUNTERS_PIPE0 */ "EGR_PERQ_XMT_COUNTERS_PIPE0",
    /* EGR_PERQ_XMT_COUNTERS_PIPE1 */ "EGR_PERQ_XMT_COUNTERS_PIPE1",
    /* EGR_PERQ_XMT_COUNTERS_PIPE2 */ "EGR_PERQ_XMT_COUNTERS_PIPE2",
    /* EGR_PERQ_XMT_COUNTERS_PIPE3 */ "EGR_PERQ_XMT_COUNTERS_PIPE3",
    /* EGR_PERQ_XMT_COUNTERS_X   */ "EGR_PERQ_XMT_COUNTERS_X",
    /* EGR_PERQ_XMT_COUNTERS_Y   */ "EGR_PERQ_XMT_COUNTERS_Y",
    /* EGR_PER_PORT_BUFFER_OVERFLOW */ "EGR_PER_PORT_BUFFER_OVERFLOW",
    /* EGR_PER_PORT_BUFFER_SFT_RESET */ "EGR_PER_PORT_BUFFER_SFT_RESET",
    /* EGR_PER_Q_ECN_MARKED      */ "EGR_PER_Q_ECN_MARKED",
    /* EGR_PFC_CONTROL           */ "EGR_PFC_CONTROL",
    /* EGR_PHYSICAL_PORT         */ "EGR_PHYSICAL_PORT",
    /* EGR_PORT                  */ "EGR_PORT",
    /* EGR_PORT_1                */ "EGR_PORT_1",
    /* EGR_PORT_CREDIT_RESET     */ "EGR_PORT_CREDIT_RESET",
    /* EGR_PORT_PKT_SOP_ENABLE   */ "EGR_PORT_PKT_SOP_ENABLE",
    /* EGR_PORT_REQUESTS         */ "EGR_PORT_REQUESTS",
    /* EGR_PORT_REQUESTS_X       */ "EGR_PORT_REQUESTS_X",
    /* EGR_PORT_REQUESTS_Y       */ "EGR_PORT_REQUESTS_Y",
    /* EGR_PP_PORT_GPP_TRANSLATION_1 */ "EGR_PP_PORT_GPP_TRANSLATION_1",
    /* EGR_PP_PORT_GPP_TRANSLATION_2 */ "EGR_PP_PORT_GPP_TRANSLATION_2",
    /* EGR_PRI_CNG_MAP           */ "EGR_PRI_CNG_MAP",
    /* EGR_PW_INIT_COUNTERS      */ "EGR_PW_INIT_COUNTERS",
    /* EGR_PW_INIT_COUNTERS_PIPE0 */ "EGR_PW_INIT_COUNTERS_PIPE0",
    /* EGR_PW_INIT_COUNTERS_PIPE1 */ "EGR_PW_INIT_COUNTERS_PIPE1",
    /* EGR_PW_INIT_COUNTERS_PIPE2 */ "EGR_PW_INIT_COUNTERS_PIPE2",
    /* EGR_PW_INIT_COUNTERS_PIPE3 */ "EGR_PW_INIT_COUNTERS_PIPE3",
    /* EGR_PW_INIT_COUNTERS_X    */ "EGR_PW_INIT_COUNTERS_X",
    /* EGR_PW_INIT_COUNTERS_Y    */ "EGR_PW_INIT_COUNTERS_Y",
    /* EGR_QCN_CNM_CONTROL_TABLE */ "EGR_QCN_CNM_CONTROL_TABLE",
    /* EGR_QUEUE_TO_PP_PORT_MAP  */ "EGR_QUEUE_TO_PP_PORT_MAP",
    /* EGR_SAT_CONFIG_MAC_SA     */ "EGR_SAT_CONFIG_MAC_SA",
    /* EGR_SAT_SAMP_DATA         */ "EGR_SAT_SAMP_DATA",
    /* EGR_SAT_SAMP_DATA_1       */ "EGR_SAT_SAMP_DATA_1",
    /* EGR_SAT_SAMP_TCAM         */ "EGR_SAT_SAMP_TCAM",
    /* EGR_SCI_TABLE             */ "EGR_SCI_TABLE",
    /* EGR_SERVICE_COUNTER_TABLE */ "EGR_SERVICE_COUNTER_TABLE",
    /* EGR_SERVICE_COUNTER_TABLE_X */ "EGR_SERVICE_COUNTER_TABLE_X",
    /* EGR_SERVICE_COUNTER_TABLE_Y */ "EGR_SERVICE_COUNTER_TABLE_Y",
    /* EGR_SERVICE_PRI_MAP       */ "EGR_SERVICE_PRI_MAP",
    /* EGR_SERVICE_PRI_MAP_0     */ "EGR_SERVICE_PRI_MAP_0",
    /* EGR_SERVICE_PRI_MAP_1     */ "EGR_SERVICE_PRI_MAP_1",
    /* EGR_SERVICE_PRI_MAP_2     */ "EGR_SERVICE_PRI_MAP_2",
    /* EGR_SER_FIFO              */ "EGR_SER_FIFO",
    /* EGR_SER_FIFO_PIPE0        */ "EGR_SER_FIFO_PIPE0",
    /* EGR_SER_FIFO_PIPE1        */ "EGR_SER_FIFO_PIPE1",
    /* EGR_SER_FIFO_PIPE2        */ "EGR_SER_FIFO_PIPE2",
    /* EGR_SER_FIFO_PIPE3        */ "EGR_SER_FIFO_PIPE3",
    /* EGR_SER_FIFO_X            */ "EGR_SER_FIFO_X",
    /* EGR_SER_FIFO_Y            */ "EGR_SER_FIFO_Y",
    /* EGR_SHAPING_CONTROL       */ "EGR_SHAPING_CONTROL",
    /* EGR_SR_ETHERTYPES         */ "EGR_SR_ETHERTYPES",
    /* EGR_SR_FLOW_COUNT_POOL0   */ "EGR_SR_FLOW_COUNT_POOL0",
    /* EGR_SR_FLOW_COUNT_POOL1   */ "EGR_SR_FLOW_COUNT_POOL1",
    /* EGR_STU_CHECK             */ "EGR_STU_CHECK",
    /* EGR_STU_PROFILE           */ "EGR_STU_PROFILE",
    /* EGR_SUBPORT_TAG_DOT1P_MAP */ "EGR_SUBPORT_TAG_DOT1P_MAP",
    /* EGR_TDM_PORT_MAP          */ "EGR_TDM_PORT_MAP",
    /* EGR_TRILL_PARSE_CONTROL   */ "EGR_TRILL_PARSE_CONTROL",
    /* EGR_TRILL_PARSE_CONTROL_2 */ "EGR_TRILL_PARSE_CONTROL_2",
    /* EGR_TRILL_RBRIDGE_NICKNAMES */ "EGR_TRILL_RBRIDGE_NICKNAMES",
    /* EGR_TRILL_TREE_PROFILE    */ "EGR_TRILL_TREE_PROFILE",
    /* EGR_TS_ING_PORT_MAP       */ "EGR_TS_ING_PORT_MAP",
    /* EGR_TS_UTC_CONVERSION     */ "EGR_TS_UTC_CONVERSION",
    /* EGR_TUNNEL_ECN_ENCAP      */ "EGR_TUNNEL_ECN_ENCAP",
    /* EGR_TUNNEL_ECN_ENCAP_2    */ "EGR_TUNNEL_ECN_ENCAP",
    /* EGR_TX_PROT_GROUP_TABLE   */ "EGR_TX_PROT_GROUP_TABLE",
    /* EGR_VFI                   */ "EGR_VFI",
    /* EGR_VFT_FIELDS_PROFILE    */ "EGR_VFT_FIELDS_PROFILE",
    /* EGR_VFT_PRI_MAP           */ "EGR_VFT_PRI_MAP",
    /* EGR_VINTF_COUNTER_TABLE   */ "EGR_VINTF_COUNTER_TABLE",
    /* EGR_VINTF_COUNTER_TABLE_X */ "EGR_VINTF_COUNTER_TABLE_X",
    /* EGR_VINTF_COUNTER_TABLE_Y */ "EGR_VINTF_COUNTER_TABLE_Y",
    /* EGR_VLAN                  */ "EGR_VLAN",
    /* EGR_VLAN_CONTROL_1        */ "EGR_VLAN_CONTROL_1",
    /* EGR_VLAN_CONTROL_2        */ "EGR_VLAN_CONTROL_2",
    /* EGR_VLAN_CONTROL_3        */ "EGR_VLAN_CONTROL_3",
    /* EGR_VLAN_COUNTER_PRI_COS_MAP */ "EGR_VLAN_COUNTER_PRI_COS_MAP",
    /* EGR_VLAN_COUNTER_TABLE    */ "EGR_VLAN_COUNTER_TABLE",
    /* EGR_VLAN_STG              */ "EGR_VLAN_STG",
    /* EGR_VLAN_TAG_ACTION_PROFILE */ "EGR_VLAN_TAG_ACTION_PROFILE",
    /* EGR_VLAN_VFI_MEMBERSHIP   */ "EGR_VLAN_VFI_MEMBERSHIP",
    /* EGR_VLAN_X                */ "EGR_VLAN_X",
    /* EGR_VLAN_XLATE            */ "EGR_VLAN_XLATE",
    /* EGR_VLAN_XLATE_DATA_ONLY  */ "EGR_VLAN_XLATE_DATA_ONLY",
    /* EGR_VLAN_XLATE_ECC        */ "EGR_VLAN_XLATE_ECC",
    /* EGR_VLAN_XLATE_LP         */ "EGR_VLAN_XLATE_LP",
    /* EGR_VLAN_XLATE_MASK       */ "EGR_VLAN_XLATE_MASK",
    /* EGR_VLAN_XLATE_ONLY       */ "EGR_VLAN_XLATE_ONLY",
    /* EGR_VLAN_XLATE_OVERFLOW   */ "EGR_VLAN_XLATE_OVERFLOW",
    /* EGR_VLAN_XLATE_SCRATCH    */ "EGR_VLAN_XLATE_SCRATCH",
    /* EGR_VLAN_Y                */ "EGR_VLAN_Y",
    /* EGR_VNTAG_ETAG_PROFILE    */ "EGR_VNTAG_ETAG_PROFILE",
    /* EGR_VPLAG_GROUP           */ "EGR_VPLAG_GROUP",
    /* EGR_VPLAG_MEMBER          */ "EGR_VPLAG_MEMBER",
    /* EGR_VP_VLAN_MEMBERSHIP    */ "EGR_VP_VLAN_MEMBERSHIP",
    /* EGR_VP_VLAN_MEMBERSHIP_ACTION_A */ "EGR_VP_VLAN_MEMBERSHIP_ACTION_A",
    /* EGR_VP_VLAN_MEMBERSHIP_ACTION_B */ "EGR_VP_VLAN_MEMBERSHIP_ACTION_B",
    /* EGR_VP_VLAN_MEMBERSHIP_ECC */ "EGR_VP_VLAN_MEMBERSHIP_ECC",
    /* EGR_VP_VLAN_MEMBERSHIP_REMAP_A */ "EGR_VP_VLAN_MEMBERSHIP_REMAP_A",
    /* EGR_VP_VLAN_MEMBERSHIP_REMAP_B */ "EGR_VP_VLAN_MEMBERSHIP_REMAP_B",
    /* EGR_VSAN_INTPRI_MAP       */ "EGR_VSAN_INTPRI_MAP",
    /* EGR_VXLAN_HEADER          */ "EGR_VXLAN_HEADER",
    /* EGR_VXLT_ACTION_TABLE_A   */ "EGR_VXLT_ACTION_TABLE_A",
    /* EGR_VXLT_ACTION_TABLE_B   */ "EGR_VXLT_ACTION_TABLE_B",
    /* EGR_VXLT_REMAP_TABLE_A    */ "EGR_VXLT_REMAP_TABLE_A",
    /* EGR_VXLT_REMAP_TABLE_B    */ "EGR_VXLT_REMAP_TABLE_B",
    /* EGR_WLAN_ATTRIBUTES       */ "EGR_WLAN_ATTRIBUTES",
    /* EGR_WLAN_DVP              */ "EGR_WLAN_DVP",
    /* EGR_XMIT_START_COUNT      */ "EGR_XMIT_START_COUNT",
    /* EGR_XMIT_START_COUNT_PIPE0 */ "EGR_XMIT_START_COUNT_PIPE0",
    /* EGR_XMIT_START_COUNT_PIPE1 */ "EGR_XMIT_START_COUNT_PIPE1",
    /* EGR_XMIT_START_COUNT_PIPE2 */ "EGR_XMIT_START_COUNT_PIPE2",
    /* EGR_XMIT_START_COUNT_PIPE3 */ "EGR_XMIT_START_COUNT_PIPE3",
    /* EG_FDM_PORT_REGS          */ "EG_FDM_PORT_REGS",
    /* EG_FD_FCT                 */ "EG_FD_FCT",
    /* EG_FD_FIFO_COUNT          */ "EG_FD_FIFO_COUNT",
    /* EG_FD_FIFO_THRESH         */ "EG_FD_FIFO_THRESH",
    /* EG_FD_FIFO_THRESH_OFFSET_RED */ "EG_FD_FIFO_THRESH_OFFSET_RED",
    /* EG_FD_FIFO_THRESH_OFFSET_YELLOW */ "EG_FD_FIFO_THRESH_OFFSET_YELLOW",
    /* EG_FD_FIFO_THRESH_RESET_OFFSET */ "EG_FD_FIFO_THRESH_RESET_OFFSET",
    /* EG_FD_GMT                 */ "EG_FD_GMT",
    /* EG_FD_MDB                 */ "EG_FD_MDB",
    /* EG_FD_PER_PORT_DROP_COUNT1 */ "EG_FD_PER_PORT_DROP_COUNT1",
    /* EG_FD_PER_PORT_DROP_COUNT2 */ "EG_FD_PER_PORT_DROP_COUNT2",
    /* EG_FD_SVT                 */ "EG_FD_SVT",
    /* EH_MASK_PROFILE           */ "EH_MASK_PROFILE",
    /* EH_MASK_PROFILE_PIPE0     */ "EH_MASK_PROFILE_PIPE0",
    /* EH_MASK_PROFILE_PIPE1     */ "EH_MASK_PROFILE_PIPE1",
    /* EH_MASK_PROFILE_PIPE2     */ "EH_MASK_PROFILE_PIPE2",
    /* EH_MASK_PROFILE_PIPE3     */ "EH_MASK_PROFILE_PIPE3",
    /* EMIRROR_CONTROL           */ "EMIRROR_CONTROL",
    /* EMIRROR_CONTROL1          */ "EMIRROR_CONTROL1",
    /* EMIRROR_CONTROL2          */ "EMIRROR_CONTROL2",
    /* EMIRROR_CONTROL3          */ "EMIRROR_CONTROL3",
    /* EM_MTP_INDEX              */ "EM_MTP_INDEX",
    /* ENDPOINT_COS_MAP          */ "ENDPOINT_COS_MAP",
    /* ENDPOINT_QUEUE_MAP        */ "ENDPOINT_QUEUE_MAP",
    /* EPC_LINK_BMAP             */ "EPC_LINK_BMAP",
    /* EPNI_ACE_TABLE            */ "EPNI_ACE_TABLE",
    /* EPNI_ACE_TO_FHEI          */ "EPNI_ACE_TO_FHEI",
    /* EPNI_ACE_TO_OUT_LIF       */ "EPNI_ACE_TO_OUT_LIF",
    /* EPNI_ACE_TO_OUT_PP_PORT   */ "EPNI_ACE_TO_OUT_PP_PORT",
    /* EPNI_ACM                  */ "EPNI_ACM",
    /* EPNI_AC_ENTRY_WITH_DATA_FORMAT */ "EPNI_AC_ENTRY_WITH_DATA_FORMAT",
    /* EPNI_AC_FORMAT            */ "EPNI_AC_FORMAT",
    /* EPNI_AC_FORMAT_WITH_DATA  */ "EPNI_AC_FORMAT_WITH_DATA",
    /* EPNI_AC_HALF_ENTRY_FORMAT */ "EPNI_AC_HALF_ENTRY_FORMAT",
    /* EPNI_ALIGNER_MIRR_QP_TO_CHANNEL_MAP */ "EPNI_ALIGNER_MIRR_QP_TO_CHANNEL_MAP",
    /* EPNI_ALIGNER_QP_TO_CHANNEL_MAP */ "EPNI_ALIGNER_QP_TO_CHANNEL_MAP",
    /* EPNI_ALIGNER_QP_TO_CMIC_MAP */ "EPNI_ALIGNER_QP_TO_CMIC_MAP",
    /* EPNI_APPLET_MEMORY        */ "EPNI_APPLET_MEMORY",
    /* EPNI_ASM                  */ "EPNI_ASM",
    /* EPNI_CFG_ETHER_TYPE_INDEX */ "EPNI_CFG_ETHER_TYPE_INDEX",
    /* EPNI_CFG_MAPPING_TO_OAM_PCP */ "EPNI_CFG_MAPPING_TO_OAM_PCP",
    /* EPNI_COS_PROFILE_TABLE    */ "EPNI_COS_PROFILE_TABLE",
    /* EPNI_COUNTER_SOURCE_MAP   */ "EPNI_COUNTER_SOURCE_MAP",
    /* EPNI_CPM                  */ "EPNI_CPM",
    /* EPNI_DATA_FORMAT          */ "EPNI_DATA_FORMAT",
    /* EPNI_DSCP_EXP_TO_PCP_DEI  */ "EPNI_DSCP_EXP_TO_PCP_DEI",
    /* EPNI_DSCP_REMARK          */ "EPNI_DSCP_REMARK",
    /* EPNI_DSP_PTR_MAP          */ "EPNI_DSP_PTR_MAP",
    /* EPNI_EEDB_BANK            */ "EPNI_EEDB_BANK",
    /* EPNI_EGRESS_MEMBERSHIP    */ "EPNI_EGRESS_MEMBERSHIP",
    /* EPNI_ESEM_MANAGEMENT_REQUEST */ "EPNI_ESEM_MANAGEMENT_REQUEST",
    /* EPNI_ESEM_STEP_TABLE      */ "EPNI_ESEM_STEP_TABLE",
    /* EPNI_ETH_OAM_OPCODE_MAP   */ "EPNI_ETH_OAM_OPCODE_MAP",
    /* EPNI_ETPP_BYPASS          */ "EPNI_ETPP_BYPASS",
    /* EPNI_ETPP_BYPASS_LSB      */ "EPNI_ETPP_BYPASS_LSB",
    /* EPNI_EVEC_TABLE           */ "EPNI_EVEC_TABLE",
    /* EPNI_EVENTORM             */ "EPNI_EVENTORM",
    /* EPNI_EXP_REMARK           */ "EPNI_EXP_REMARK",
    /* EPNI_HEADER_MAP           */ "EPNI_HEADER_MAP",
    /* EPNI_IFC_2_NIF_PORT_MAP   */ "EPNI_IFC_2_NIF_PORT_MAP",
    /* EPNI_IPSEC_SEG            */ "EPNI_IPSEC_SEG",
    /* EPNI_IPV4_TUNNEL_FORMAT   */ "EPNI_IPV4_TUNNEL_FORMAT",
    /* EPNI_IP_TOS_MARKING       */ "EPNI_IP_TOS_MARKING",
    /* EPNI_IP_TOS_MARKING_TABLE */ "EPNI_IP_TOS_MARKING_TABLE",
    /* EPNI_ISID_TABLE           */ "EPNI_ISID_TABLE",
    /* EPNI_IVEC_TABLE           */ "EPNI_IVEC_TABLE",
    /* EPNI_LBG                  */ "EPNI_LBG",
    /* EPNI_LBG_CALENDAR         */ "EPNI_LBG_CALENDAR",
    /* EPNI_LBG_FIFO_CONFIG      */ "EPNI_LBG_FIFO_CONFIG",
    /* EPNI_LBG_MAPPING          */ "EPNI_LBG_MAPPING",
    /* EPNI_LBG_MODEM_CONFIG     */ "EPNI_LBG_MODEM_CONFIG",
    /* EPNI_LBG_REM              */ "EPNI_LBG_REM",
    /* EPNI_LFEM_FIELD_SELECT_MAP */ "EPNI_LFEM_FIELD_SELECT_MAP",
    /* EPNI_LINK_LAYER_OR_ARP_FORMAT */ "EPNI_LINK_LAYER_OR_ARP_FORMAT",
    /* EPNI_LINK_LAYER_VLAN_PROCESSING_LLVP */ "EPNI_LINK_LAYER_VLAN_PROCESSING_LLVP",
    /* EPNI_LINK_P_16_FIFO       */ "EPNI_LINK_P_16_FIFO",
    /* EPNI_LINK_P_22_FIFO       */ "EPNI_LINK_P_22_FIFO",
    /* EPNI_LINK_P_9_FIFO        */ "EPNI_LINK_P_9_FIFO",
    /* EPNI_LLVP_TABLE           */ "EPNI_LLVP_TABLE",
    /* EPNI_MAP_HEADER_CODE_TO_MPLS_LABEL */ "EPNI_MAP_HEADER_CODE_TO_MPLS_LABEL",
    /* EPNI_MAX_LATENCY_TRACK    */ "EPNI_MAX_LATENCY_TRACK",
    /* EPNI_MEM_520000           */ "EPNI_MEM_520000",
    /* EPNI_MEM_600000           */ "EPNI_MEM_600000",
    /* EPNI_MEM_610000           */ "EPNI_MEM_610000",
    /* EPNI_MEM_620000           */ "EPNI_MEM_620000",
    /* EPNI_MEM_630000           */ "EPNI_MEM_630000",
    /* EPNI_MEM_640000           */ "EPNI_MEM_640000",
    /* EPNI_MEM_650000           */ "EPNI_MEM_650000",
    /* EPNI_MEM_660000           */ "EPNI_MEM_660000",
    /* EPNI_MEM_670000           */ "EPNI_MEM_670000",
    /* EPNI_MEM_760000           */ "EPNI_MEM_760000",
    /* EPNI_MEM_770000           */ "EPNI_MEM_770000",
    /* EPNI_MEM_7000000          */ "EPNI_MEM_7000000",
    /* EPNI_MEM_5A0000           */ "EPNI_MEM_5A0000",
    /* EPNI_MEM_5B0000           */ "EPNI_MEM_5B0000",
    /* EPNI_MEM_5D0000           */ "EPNI_MEM_5D0000",
    /* EPNI_MEM_6C0000           */ "EPNI_MEM_6C0000",
    /* EPNI_MEM_6D0000           */ "EPNI_MEM_6D0000",
    /* EPNI_MIRROR_PROFILE_MAP   */ "EPNI_MIRROR_PROFILE_MAP",
    /* EPNI_MIRROR_PROFILE_TABLE */ "EPNI_MIRROR_PROFILE_TABLE",
    /* EPNI_MPLS_CMD_PROFILE     */ "EPNI_MPLS_CMD_PROFILE",
    /* EPNI_MPLS_POP_FORMAT      */ "EPNI_MPLS_POP_FORMAT",
    /* EPNI_MPLS_PUSH_FORMAT     */ "EPNI_MPLS_PUSH_FORMAT",
    /* EPNI_MPLS_SWAP_FORMAT     */ "EPNI_MPLS_SWAP_FORMAT",
    /* EPNI_MY_CFM_MAC_TABLE     */ "EPNI_MY_CFM_MAC_TABLE",
    /* EPNI_NATIVE_DSCP_EXP_TO_PCP_DEI */ "EPNI_NATIVE_DSCP_EXP_TO_PCP_DEI",
    /* EPNI_NATIVE_EVEC_TABLE    */ "EPNI_NATIVE_EVEC_TABLE",
    /* EPNI_NATIVE_LINK_P_16_FIFO */ "EPNI_NATIVE_LINK_P_16_FIFO",
    /* EPNI_NATIVE_LINK_P_9_FIFO */ "EPNI_NATIVE_LINK_P_9_FIFO",
    /* EPNI_NATIVE_PCP_DEI_MAP   */ "EPNI_NATIVE_PCP_DEI_MAP",
    /* EPNI_NATIVE_PCP_DEI_TABLE */ "EPNI_NATIVE_PCP_DEI_TABLE",
    /* EPNI_OAM                  */ "EPNI_OAM",
    /* EPNI_OAMM                 */ "EPNI_OAMM",
    /* EPNI_OLM                  */ "EPNI_OLM",
    /* EPNI_OLPM                 */ "EPNI_OLPM",
    /* EPNI_OUTLIF_PROFILE_TO_PRGE_DATA */ "EPNI_OUTLIF_PROFILE_TO_PRGE_DATA",
    /* EPNI_OUTLIF_PROFILE_TO_PRGE_PROGRAM */ "EPNI_OUTLIF_PROFILE_TO_PRGE_PROGRAM",
    /* EPNI_OUTLIF_TO_OAM_LIF_PROFILE_MAP */ "EPNI_OUTLIF_TO_OAM_LIF_PROFILE_MAP",
    /* EPNI_OUT_RIF_FORMAT       */ "EPNI_OUT_RIF_FORMAT",
    /* EPNI_PACKETPROCESSING_PORT_CONFIGURATION_TABLE */ "EPNI_PACKETPROCESSING_PORT_CONFIGURATION_TABLE",
    /* EPNI_PACKET_PROCESSING_PORT_CONFIGURATION_TABLE_PP_PCT */ "EPNI_PACKET_PROCESSING_PORT_CONFIGURATION_TABLE_PP_PCT",
    /* EPNI_PARSERA_FIFO         */ "EPNI_PARSERA_FIFO",
    /* EPNI_PARSERA_LOAD_CHUNK_SELECTION */ "EPNI_PARSERA_LOAD_CHUNK_SELECTION",
    /* EPNI_PARSERA_LOAD_SELECT_ARRAY_ENTRY_BY_VAR_INDEX */ "EPNI_PARSERA_LOAD_SELECT_ARRAY_ENTRY_BY_VAR_INDEX",
    /* EPNI_PARSERA_LOAD_SELECT_CHUNK_LITERARY */ "EPNI_PARSERA_LOAD_SELECT_CHUNK_LITERARY",
    /* EPNI_PARSERA_LOAD_SELECT_HEADER_BY_CONST_INDEX */ "EPNI_PARSERA_LOAD_SELECT_HEADER_BY_CONST_INDEX",
    /* EPNI_PARSERA_LOAD_SELECT_HEADER_BY_VAR_INDEX */ "EPNI_PARSERA_LOAD_SELECT_HEADER_BY_VAR_INDEX",
    /* EPNI_PARSERA_UPDATE_INSTRUCTIONS */ "EPNI_PARSERA_UPDATE_INSTRUCTIONS",
    /* EPNI_PARSER_FIFO          */ "EPNI_PARSER_FIFO",
    /* EPNI_PARSER_PEM_CAM       */ "EPNI_PARSER_PEM_CAM",
    /* EPNI_PCP_DEI_DP_MAPPING_TABLE */ "EPNI_PCP_DEI_DP_MAPPING_TABLE",
    /* EPNI_PCP_DEI_MAP          */ "EPNI_PCP_DEI_MAP",
    /* EPNI_PCP_DEI_TABLE        */ "EPNI_PCP_DEI_TABLE",
    /* EPNI_PMF_MIRROR_PROFILE_TABLE */ "EPNI_PMF_MIRROR_PROFILE_TABLE",
    /* EPNI_PMM                  */ "EPNI_PMM",
    /* EPNI_PP_COUNTER_TABLE     */ "EPNI_PP_COUNTER_TABLE",
    /* EPNI_PP_PCT               */ "EPNI_PP_PCT",
    /* EPNI_PP_REMARK_PROFILE    */ "EPNI_PP_REMARK_PROFILE",
    /* EPNI_PRGEA_FIFO           */ "EPNI_PRGEA_FIFO",
    /* EPNI_PRGEA_LOAD_CHUNK_SELECTION */ "EPNI_PRGEA_LOAD_CHUNK_SELECTION",
    /* EPNI_PRGEA_LOAD_SELECT_ARRAY_ENTRY_BY_VAR_INDEX */ "EPNI_PRGEA_LOAD_SELECT_ARRAY_ENTRY_BY_VAR_INDEX",
    /* EPNI_PRGEA_LOAD_SELECT_CHUNK_LITERARY */ "EPNI_PRGEA_LOAD_SELECT_CHUNK_LITERARY",
    /* EPNI_PRGEA_LOAD_SELECT_HEADER_BY_CONST_INDEX */ "EPNI_PRGEA_LOAD_SELECT_HEADER_BY_CONST_INDEX",
    /* EPNI_PRGEA_LOAD_SELECT_HEADER_BY_VAR_INDEX */ "EPNI_PRGEA_LOAD_SELECT_HEADER_BY_VAR_INDEX",
    /* EPNI_PRGEA_UPDATE_INSTRUCTIONS */ "EPNI_PRGEA_UPDATE_INSTRUCTIONS",
    /* EPNI_PRGE_DATA            */ "EPNI_PRGE_DATA",
    /* EPNI_PRGE_INSTRUCTION_0   */ "EPNI_PRGE_INSTRUCTION_0",
    /* EPNI_PRGE_INSTRUCTION_1   */ "EPNI_PRGE_INSTRUCTION_1",
    /* EPNI_PRGE_INSTRUCTION_2   */ "EPNI_PRGE_INSTRUCTION_2",
    /* EPNI_PRGE_INSTRUCTION_3   */ "EPNI_PRGE_INSTRUCTION_3",
    /* EPNI_PRGE_INSTRUCTION_4   */ "EPNI_PRGE_INSTRUCTION_4",
    /* EPNI_PRGE_INSTRUCTION_5   */ "EPNI_PRGE_INSTRUCTION_5",
    /* EPNI_PRGE_INSTRUCTION_6   */ "EPNI_PRGE_INSTRUCTION_6",
    /* EPNI_PRGE_INSTRUCTION_7   */ "EPNI_PRGE_INSTRUCTION_7",
    /* EPNI_PRGE_INSTRUCTION_8   */ "EPNI_PRGE_INSTRUCTION_8",
    /* EPNI_PRGE_INSTRUCTION_9   */ "EPNI_PRGE_INSTRUCTION_9",
    /* EPNI_PRGE_INSTRUCTION_10  */ "EPNI_PRGE_INSTRUCTION_10",
    /* EPNI_PRGE_INSTRUCTION_11  */ "EPNI_PRGE_INSTRUCTION_11",
    /* EPNI_PRGE_INSTRUCTION_12  */ "EPNI_PRGE_INSTRUCTION_12",
    /* EPNI_PRGE_INSTRUCTION_13  */ "EPNI_PRGE_INSTRUCTION_13",
    /* EPNI_PRGE_PROGRAM         */ "EPNI_PRGE_PROGRAM",
    /* EPNI_PRGE_PROGRAM_SELECTION_CAM */ "EPNI_PRGE_PROGRAM_SELECTION_CAM",
    /* EPNI_PRM                  */ "EPNI_PRM",
    /* EPNI_PROTECTION_PTR_TABLE */ "EPNI_PROTECTION_PTR_TABLE",
    /* EPNI_PRP_P_10_FIFO        */ "EPNI_PRP_P_10_FIFO",
    /* EPNI_PRP_P_12_FIFO        */ "EPNI_PRP_P_12_FIFO",
    /* EPNI_PRP_P_6_FIFO         */ "EPNI_PRP_P_6_FIFO",
    /* EPNI_PRP_P_9_FIFO         */ "EPNI_PRP_P_9_FIFO",
    /* EPNI_PTM                  */ "EPNI_PTM",
    /* EPNI_REC_CMD_CONF         */ "EPNI_REC_CMD_CONF",
    /* EPNI_REMARK_IPV4_TO_DSCP  */ "EPNI_REMARK_IPV4_TO_DSCP",
    /* EPNI_REMARK_IPV4_TO_EXP   */ "EPNI_REMARK_IPV4_TO_EXP",
    /* EPNI_REMARK_IPV6_TO_DSCP  */ "EPNI_REMARK_IPV6_TO_DSCP",
    /* EPNI_REMARK_IPV6_TO_EXP   */ "EPNI_REMARK_IPV6_TO_EXP",
    /* EPNI_REMARK_MPLS_TO_DSCP  */ "EPNI_REMARK_MPLS_TO_DSCP",
    /* EPNI_REMARK_MPLS_TO_EXP   */ "EPNI_REMARK_MPLS_TO_EXP",
    /* EPNI_RESERVED_MPLS_PROFILE_TABLE */ "EPNI_RESERVED_MPLS_PROFILE_TABLE",
    /* EPNI_ROO_VSI              */ "EPNI_ROO_VSI",
    /* EPNI_SATM                 */ "EPNI_SATM",
    /* EPNI_SAT_SEG              */ "EPNI_SAT_SEG",
    /* EPNI_SPANNING_TREE_PROTOCOL_STATE_MEMORY_STP */ "EPNI_SPANNING_TREE_PROTOCOL_STATE_MEMORY_STP",
    /* EPNI_STP                  */ "EPNI_STP",
    /* EPNI_TRILL_FORMAT         */ "EPNI_TRILL_FORMAT",
    /* EPNI_TRILL_FORMAT_B_0     */ "EPNI_TRILL_FORMAT_B_0",
    /* EPNI_TX_TAG_TABLE         */ "EPNI_TX_TAG_TABLE",
    /* EPRE_CPUM                 */ "EPRE_CPUM",
    /* EPRE_HPMM                 */ "EPRE_HPMM",
    /* EPRE_HPM_SEG_SIZE_A       */ "EPRE_HPM_SEG_SIZE_A",
    /* EPRE_HPM_SEG_SIZE_B       */ "EPRE_HPM_SEG_SIZE_B",
    /* EPRE_LMM                  */ "EPRE_LMM",
    /* EPRE_LMM_SEG_SIZE_A       */ "EPRE_LMM_SEG_SIZE_A",
    /* EPRE_LMM_SEG_SIZE_B       */ "EPRE_LMM_SEG_SIZE_B",
    /* EPRE_LPMM                 */ "EPRE_LPMM",
    /* EPRE_LPM_SEG_SIZE_A       */ "EPRE_LPM_SEG_SIZE_A",
    /* EPRE_LPM_SEG_SIZE_B       */ "EPRE_LPM_SEG_SIZE_B",
    /* EPRE_RCYM                 */ "EPRE_RCYM",
    /* EPS_CAL_CAL_INDX_MUX      */ "EPS_CAL_CAL_INDX_MUX",
    /* EPS_DPM                   */ "EPS_DPM",
    /* EPS_DPM_8P_DEQ            */ "EPS_DPM_8P_DEQ",
    /* EPS_DPM_8P_SCH            */ "EPS_DPM_8P_SCH",
    /* EPS_DWM                   */ "EPS_DWM",
    /* EPS_DWM_8P                */ "EPS_DWM_8P",
    /* EPS_EPS_PRIO_MAP          */ "EPS_EPS_PRIO_MAP",
    /* EPS_HEADR_CMPNS_CAL_HP_CBM */ "EPS_HEADR_CMPNS_CAL_HP_CBM",
    /* EPS_HEADR_CMPNS_CAL_LP_CBM */ "EPS_HEADR_CMPNS_CAL_LP_CBM",
    /* EPS_HEADR_CMPNS_OTM_HIGH_CBM */ "EPS_HEADR_CMPNS_OTM_HIGH_CBM",
    /* EPS_HEADR_CMPNS_OTM_LOW_CBM */ "EPS_HEADR_CMPNS_OTM_LOW_CBM",
    /* EPS_HEADR_CMPNS_QP_CBM    */ "EPS_HEADR_CMPNS_QP_CBM",
    /* EPS_HEADR_CMPNS_TCG_CBM   */ "EPS_HEADR_CMPNS_TCG_CBM",
    /* EPS_HEADR_CMPNS_WFQ_CAST_CBM */ "EPS_HEADR_CMPNS_WFQ_CAST_CBM",
    /* EPS_HEADR_CMPNS_WFQ_TCG_CBM */ "EPS_HEADR_CMPNS_WFQ_TCG_CBM",
    /* EPS_IFC_CFG               */ "EPS_IFC_CFG",
    /* EPS_IFC_CFG_2             */ "EPS_IFC_CFG_2",
    /* EPS_OTM_CALENDAR_CRDT_TABLE */ "EPS_OTM_CALENDAR_CRDT_TABLE",
    /* EPS_OTM_CFG               */ "EPS_OTM_CFG",
    /* EPS_OTM_CFG_2             */ "EPS_OTM_CFG_2",
    /* EPS_OTM_HIGH_CAL_CRDT_BALANCE */ "EPS_OTM_HIGH_CAL_CRDT_BALANCE",
    /* EPS_OTM_HIGH_CRDT_BALANCE */ "EPS_OTM_HIGH_CRDT_BALANCE",
    /* EPS_OTM_HP_CRDT_TABLE     */ "EPS_OTM_HP_CRDT_TABLE",
    /* EPS_OTM_HP_PPC_DB         */ "EPS_OTM_HP_PPC_DB",
    /* EPS_OTM_LOW_CAL_CRDT_BALANCE */ "EPS_OTM_LOW_CAL_CRDT_BALANCE",
    /* EPS_OTM_LOW_CRDT_BALANCE  */ "EPS_OTM_LOW_CRDT_BALANCE",
    /* EPS_OTM_LP_CRDT_TABLE     */ "EPS_OTM_LP_CRDT_TABLE",
    /* EPS_OTM_LP_PPC_DB         */ "EPS_OTM_LP_PPC_DB",
    /* EPS_OTM_SHAPER_LENGTH     */ "EPS_OTM_SHAPER_LENGTH",
    /* EPS_OTM_TOTAL_CRDT_BALANCE */ "EPS_OTM_TOTAL_CRDT_BALANCE",
    /* EPS_PQP_NIF_PORT_MUX      */ "EPS_PQP_NIF_PORT_MUX",
    /* EPS_QP_CBM                */ "EPS_QP_CBM",
    /* EPS_QP_CFG                */ "EPS_QP_CFG",
    /* EPS_QP_CFG_2              */ "EPS_QP_CFG_2",
    /* EPS_QP_CREDIT_TABLE       */ "EPS_QP_CREDIT_TABLE",
    /* EPS_TCG_CBM               */ "EPS_TCG_CBM",
    /* EPS_TCG_CFG               */ "EPS_TCG_CFG",
    /* EPS_TCG_CFG_2             */ "EPS_TCG_CFG_2",
    /* EPS_TCG_CREDIT_TABLE      */ "EPS_TCG_CREDIT_TABLE",
    /* EP_CLASS_RESOLUTION       */ "EP_CLASS_RESOLUTION",
    /* EP_CTC_RES_TABLE          */ "EP_CTC_RES_TABLE",
    /* EP_DEST_PORT_MAP          */ "EP_DEST_PORT_MAP",
    /* EP_HDR_PARSING_CTRL       */ "EP_HDR_PARSING_CTRL",
    /* EP_LENGTH_ADJ_MAP         */ "EP_LENGTH_ADJ_MAP",
    /* EP_OI2QB_MAP              */ "EP_OI2QB_MAP",
    /* EP_PREDICTIVE_RANGING     */ "EP_PREDICTIVE_RANGING",
    /* EP_REDIRECT_EM_MTP_INDEX  */ "EP_REDIRECT_EM_MTP_INDEX",
    /* EP_STATS_CTRL             */ "EP_STATS_CTRL",
    /* EP_VLAN_XLATE_1           */ "EP_VLAN_XLATE_1",
    /* EP_VLAN_XLATE_1_HIT_ONLY  */ "EP_VLAN_XLATE_1_HIT_ONLY",
    /* ERPP_ACCEPTABLE_FRAME_TYPE_TABLE */ "ERPP_ACCEPTABLE_FRAME_TYPE_TABLE",
    /* ERPP_APPLET_MEMORY        */ "ERPP_APPLET_MEMORY",
    /* ERPP_CFG_ENABLE_FILTER_PER_FWD_CONTEXT */ "ERPP_CFG_ENABLE_FILTER_PER_FWD_CONTEXT",
    /* ERPP_CFG_ENABLE_FILTER_PER_OUTLIF_PROFILE */ "ERPP_CFG_ENABLE_FILTER_PER_OUTLIF_PROFILE",
    /* ERPP_CFG_ENABLE_FILTER_PER_PORT_TABLE */ "ERPP_CFG_ENABLE_FILTER_PER_PORT_TABLE",
    /* ERPP_CFG_FHEI_UPPER_LAYER_TYPE_MAP */ "ERPP_CFG_FHEI_UPPER_LAYER_TYPE_MAP",
    /* ERPP_CFG_INLIF_DP_PROFILE_MAP */ "ERPP_CFG_INLIF_DP_PROFILE_MAP",
    /* ERPP_CFG_INLIF_PROFILE_MAPPED_IN_JERICHO_MODE */ "ERPP_CFG_INLIF_PROFILE_MAPPED_IN_JERICHO_MODE",
    /* ERPP_CFG_INLIF_SELECTED   */ "ERPP_CFG_INLIF_SELECTED",
    /* ERPP_CFG_MAPPING_FWD_CONTEXT */ "ERPP_CFG_MAPPING_FWD_CONTEXT",
    /* ERPP_CFG_MAPPING_INLIF_PROFILE */ "ERPP_CFG_MAPPING_INLIF_PROFILE",
    /* ERPP_CFG_MAPPING_OUTLIF_PROFILE */ "ERPP_CFG_MAPPING_OUTLIF_PROFILE",
    /* ERPP_CFG_MTU              */ "ERPP_CFG_MTU",
    /* ERPP_CFG_OUTLIF_SELECTED  */ "ERPP_CFG_OUTLIF_SELECTED",
    /* ERPP_CFG_SAME_INTERFACE_FILTER */ "ERPP_CFG_SAME_INTERFACE_FILTER",
    /* ERPP_COUNTER_0_TYPE_TABLE */ "ERPP_COUNTER_0_TYPE_TABLE",
    /* ERPP_COUNTER_1_TYPE_TABLE */ "ERPP_COUNTER_1_TYPE_TABLE",
    /* ERPP_DBG_LAST_FES         */ "ERPP_DBG_LAST_FES",
    /* ERPP_DSP_IN_LAG_TABLE     */ "ERPP_DSP_IN_LAG_TABLE",
    /* ERPP_EFES_ACTION_MASK     */ "ERPP_EFES_ACTION_MASK",
    /* ERPP_EGRESS_MCDB_FORMAT_CFG */ "ERPP_EGRESS_MCDB_FORMAT_CFG",
    /* ERPP_EPMFCS_ACTION        */ "ERPP_EPMFCS_ACTION",
    /* ERPP_EPMFCS_TCAM_BANK     */ "ERPP_EPMFCS_TCAM_BANK",
    /* ERPP_EPMFCS_TCAM_BANK_COMMAND */ "ERPP_EPMFCS_TCAM_BANK_COMMAND",
    /* ERPP_EPMFCS_TCAM_BANK_REPLY */ "ERPP_EPMFCS_TCAM_BANK_REPLY",
    /* ERPP_EPMFCS_TCAM_ENTRY_PROTECTION */ "ERPP_EPMFCS_TCAM_ENTRY_PROTECTION",
    /* ERPP_EPMFCS_TCAM_HIT_INDICATION */ "ERPP_EPMFCS_TCAM_HIT_INDICATION",
    /* ERPP_ERPP_DEBUG_COLLECTOR_FIFO */ "ERPP_ERPP_DEBUG_COLLECTOR_FIFO",
    /* ERPP_FES_2ND_INSTRUCTION  */ "ERPP_FES_2ND_INSTRUCTION",
    /* ERPP_FHEI_MPLS_UPPER_LAYER_PROTOCOL_TO_PES_MAPPING_TABLE */ "ERPP_FHEI_MPLS_UPPER_LAYER_PROTOCOL_TO_PES_MAPPING_TABLE",
    /* ERPP_FIFO_DSP_1           */ "ERPP_FIFO_DSP_1",
    /* ERPP_FIFO_EXEM            */ "ERPP_FIFO_EXEM",
    /* ERPP_FIFO_TCAM_PASS_1     */ "ERPP_FIFO_TCAM_PASS_1",
    /* ERPP_FORWARD_ACTION_PROFILE_TABLE */ "ERPP_FORWARD_ACTION_PROFILE_TABLE",
    /* ERPP_FORWARD_CONTEXT_METADATA_TABLE */ "ERPP_FORWARD_CONTEXT_METADATA_TABLE",
    /* ERPP_FWD_CONTEXT_SELECTION_CAM */ "ERPP_FWD_CONTEXT_SELECTION_CAM",
    /* ERPP_INITIAL_ACTIONS_FIFO */ "ERPP_INITIAL_ACTIONS_FIFO",
    /* ERPP_IVEC_TABLE           */ "ERPP_IVEC_TABLE",
    /* ERPP_LIF_EXTENSION_FORMAT_CFG */ "ERPP_LIF_EXTENSION_FORMAT_CFG",
    /* ERPP_L_4_OPS              */ "ERPP_L_4_OPS",
    /* ERPP_MCDB_RESULT_FIFO     */ "ERPP_MCDB_RESULT_FIFO",
    /* ERPP_NETWORK_HEADERS_FIFO */ "ERPP_NETWORK_HEADERS_FIFO",
    /* ERPP_OUTLIF_PROFILE_TO_COUNTER_PROFILE_TABLE */ "ERPP_OUTLIF_PROFILE_TO_COUNTER_PROFILE_TABLE",
    /* ERPP_PARSING_START_TYPE_MAPPING_TABLE */ "ERPP_PARSING_START_TYPE_MAPPING_TABLE",
    /* ERPP_PCP_DEI_DP_MAPPING_TABLE */ "ERPP_PCP_DEI_DP_MAPPING_TABLE",
    /* ERPP_PER_PORT_TABLE       */ "ERPP_PER_PORT_TABLE",
    /* ERPP_PES_PRSE_HEADER_SIZE_MAP */ "ERPP_PES_PRSE_HEADER_SIZE_MAP",
    /* ERPP_PES_PRSE_PROGRAM     */ "ERPP_PES_PRSE_PROGRAM",
    /* ERPP_PES_PRSE_TCAM        */ "ERPP_PES_PRSE_TCAM",
    /* ERPP_PES_PRSE_TCAM_AD_A   */ "ERPP_PES_PRSE_TCAM_AD_A",
    /* ERPP_PES_PRSE_TCAM_AD_B   */ "ERPP_PES_PRSE_TCAM_AD_B",
    /* ERPP_PMF_FES_PROGRAM      */ "ERPP_PMF_FES_PROGRAM",
    /* ERPP_PMF_KBR_PASS         */ "ERPP_PMF_KBR_PASS",
    /* ERPP_PMF_PASS_KEY_GEN     */ "ERPP_PMF_PASS_KEY_GEN",
    /* ERPP_PP_DSP_PTR_TABLE     */ "ERPP_PP_DSP_PTR_TABLE",
    /* ERPP_PRP_SAVE_NETWORK_HEADER_FIFO */ "ERPP_PRP_SAVE_NETWORK_HEADER_FIFO",
    /* ERPP_PRP_WAIT_FOR_GLEM_FIFO */ "ERPP_PRP_WAIT_FOR_GLEM_FIFO",
    /* ERPP_PSG_PRSE_HEADER_SIZE_MAP */ "ERPP_PSG_PRSE_HEADER_SIZE_MAP",
    /* ERPP_PSG_PRSE_PROGRAM     */ "ERPP_PSG_PRSE_PROGRAM",
    /* ERPP_PSG_PRSE_TCAM        */ "ERPP_PSG_PRSE_TCAM",
    /* ERPP_PSG_PRSE_TCAM_AD_A   */ "ERPP_PSG_PRSE_TCAM_AD_A",
    /* ERPP_PSG_PRSE_TCAM_AD_B   */ "ERPP_PSG_PRSE_TCAM_AD_B",
    /* ERPP_SYSTEM_HEADERS_CONTAINER_FIFO */ "ERPP_SYSTEM_HEADERS_CONTAINER_FIFO",
    /* ERPP_TM_DATA_BYPASS_FIFO  */ "ERPP_TM_DATA_BYPASS_FIFO",
    /* ERPP_TM_FIELDS_FIFO       */ "ERPP_TM_FIELDS_FIFO",
    /* ESBS_PORT_TO_PIPE_MAPPING */ "ESBS_PORT_TO_PIPE_MAPPING",
    /* ESEC_PKT_HEADER_CAPTURE_BUFFER */ "ESEC_PKT_HEADER_CAPTURE_BUFFER",
    /* ESEC_SA_KEY_TABLE         */ "ESEC_SA_KEY_TABLE",
    /* ESEC_SA_TABLE             */ "ESEC_SA_TABLE",
    /* ESEC_SC_TABLE             */ "ESEC_SC_TABLE",
    /* ESET_TO_NODE_TYPE         */ "ESET_TO_NODE_TYPE",
    /* ESET_TYPE_TAB             */ "ESET_TYPE_TAB",
    /* ESM_ACL_ACTION_CONTROL    */ "ESM_ACL_ACTION_CONTROL",
    /* ESM_ACL_PROFILE           */ "ESM_ACL_PROFILE",
    /* ESM_HWTL_OBSERVED_ET_RSP  */ "ESM_HWTL_OBSERVED_ET_RSP",
    /* ESM_KEY_ID_TO_FIELD_MAPPER */ "ESM_KEY_ID_TO_FIELD_MAPPER",
    /* ESM_L3_PROTOCOL_FN        */ "ESM_L3_PROTOCOL_FN",
    /* ESM_PKT_TYPE_ID           */ "ESM_PKT_TYPE_ID",
    /* ESM_PKT_TYPE_ID_DATA_ONLY */ "ESM_PKT_TYPE_ID_DATA_ONLY",
    /* ESM_PKT_TYPE_ID_ONLY      */ "ESM_PKT_TYPE_ID_ONLY",
    /* ESM_RANGE_CHECK           */ "ESM_RANGE_CHECK",
    /* ESM_SEARCH_PROFILE        */ "ESM_SEARCH_PROFILE",
    /* ES_ARB_TDM_TABLE          */ "ES_ARB_TDM_TABLE",
    /* ES_PIPE0_LLS_L0_CHILD_STATE1 */ "ES_PIPE0_LLS_L0_CHILD_STATE1",
    /* ES_PIPE0_LLS_L0_CHILD_WEIGHT_CFG */ "ES_PIPE0_LLS_L0_CHILD_WEIGHT_CFG",
    /* ES_PIPE0_LLS_L0_CHILD_WEIGHT_WORKING */ "ES_PIPE0_LLS_L0_CHILD_WEIGHT_WORKING",
    /* ES_PIPE0_LLS_L0_ERROR     */ "ES_PIPE0_LLS_L0_ERROR",
    /* ES_PIPE0_LLS_L0_HEADS_TAILS */ "ES_PIPE0_LLS_L0_HEADS_TAILS",
    /* ES_PIPE0_LLS_L0_MEMA_CONFIG */ "ES_PIPE0_LLS_L0_MEMA_CONFIG",
    /* ES_PIPE0_LLS_L0_MEMB_CONFIG */ "ES_PIPE0_LLS_L0_MEMB_CONFIG",
    /* ES_PIPE0_LLS_L0_MIN_NEXT  */ "ES_PIPE0_LLS_L0_MIN_NEXT",
    /* ES_PIPE0_LLS_L0_PARENT    */ "ES_PIPE0_LLS_L0_PARENT",
    /* ES_PIPE0_LLS_L0_PARENT_STATE */ "ES_PIPE0_LLS_L0_PARENT_STATE",
    /* ES_PIPE0_LLS_L0_WERR_MAX_SC */ "ES_PIPE0_LLS_L0_WERR_MAX_SC",
    /* ES_PIPE0_LLS_L0_WERR_NEXT */ "ES_PIPE0_LLS_L0_WERR_NEXT",
    /* ES_PIPE0_LLS_L0_XOFF      */ "ES_PIPE0_LLS_L0_XOFF",
    /* ES_PIPE0_LLS_L1_CHILD_STATE1 */ "ES_PIPE0_LLS_L1_CHILD_STATE1",
    /* ES_PIPE0_LLS_L1_CHILD_WEIGHT_CFG */ "ES_PIPE0_LLS_L1_CHILD_WEIGHT_CFG",
    /* ES_PIPE0_LLS_L1_CHILD_WEIGHT_WORKING */ "ES_PIPE0_LLS_L1_CHILD_WEIGHT_WORKING",
    /* ES_PIPE0_LLS_L1_ERROR     */ "ES_PIPE0_LLS_L1_ERROR",
    /* ES_PIPE0_LLS_L1_HEADS_TAILS */ "ES_PIPE0_LLS_L1_HEADS_TAILS",
    /* ES_PIPE0_LLS_L1_MEMA_CONFIG */ "ES_PIPE0_LLS_L1_MEMA_CONFIG",
    /* ES_PIPE0_LLS_L1_MEMB_CONFIG */ "ES_PIPE0_LLS_L1_MEMB_CONFIG",
    /* ES_PIPE0_LLS_L1_MIN_NEXT  */ "ES_PIPE0_LLS_L1_MIN_NEXT",
    /* ES_PIPE0_LLS_L1_PARENT    */ "ES_PIPE0_LLS_L1_PARENT",
    /* ES_PIPE0_LLS_L1_PARENT_STATE */ "ES_PIPE0_LLS_L1_PARENT_STATE",
    /* ES_PIPE0_LLS_L1_WERR_MAX_SC */ "ES_PIPE0_LLS_L1_WERR_MAX_SC",
    /* ES_PIPE0_LLS_L1_WERR_NEXT */ "ES_PIPE0_LLS_L1_WERR_NEXT",
    /* ES_PIPE0_LLS_L1_XOFF      */ "ES_PIPE0_LLS_L1_XOFF",
    /* ES_PIPE0_LLS_L2_CHILD_STATE1 */ "ES_PIPE0_LLS_L2_CHILD_STATE1",
    /* ES_PIPE0_LLS_L2_CHILD_WEIGHT_CFG */ "ES_PIPE0_LLS_L2_CHILD_WEIGHT_CFG",
    /* ES_PIPE0_LLS_L2_CHILD_WEIGHT_WORKING */ "ES_PIPE0_LLS_L2_CHILD_WEIGHT_WORKING",
    /* ES_PIPE0_LLS_L2_ERROR     */ "ES_PIPE0_LLS_L2_ERROR",
    /* ES_PIPE0_LLS_L2_MIN_NEXT  */ "ES_PIPE0_LLS_L2_MIN_NEXT",
    /* ES_PIPE0_LLS_L2_PARENT    */ "ES_PIPE0_LLS_L2_PARENT",
    /* ES_PIPE0_LLS_L2_WERR_NEXT */ "ES_PIPE0_LLS_L2_WERR_NEXT",
    /* ES_PIPE0_LLS_L2_XOFF      */ "ES_PIPE0_LLS_L2_XOFF",
    /* ES_PIPE0_LLS_PORT_HEADS_TAILS */ "ES_PIPE0_LLS_PORT_HEADS_TAILS",
    /* ES_PIPE0_LLS_PORT_MEMA_CONFIG */ "ES_PIPE0_LLS_PORT_MEMA_CONFIG",
    /* ES_PIPE0_LLS_PORT_MEMB_CONFIG */ "ES_PIPE0_LLS_PORT_MEMB_CONFIG",
    /* ES_PIPE0_LLS_PORT_PARENT_STATE */ "ES_PIPE0_LLS_PORT_PARENT_STATE",
    /* ES_PIPE0_LLS_PORT_WERR_MAX_SC */ "ES_PIPE0_LLS_PORT_WERR_MAX_SC",
    /* ES_PIPE0_TDM_TABLE_0      */ "ES_PIPE0_TDM_TABLE_0",
    /* ES_PIPE0_TDM_TABLE_1      */ "ES_PIPE0_TDM_TABLE_1",
    /* ES_PIPE1_LLS_L0_CHILD_STATE1 */ "ES_PIPE1_LLS_L0_CHILD_STATE1",
    /* ES_PIPE1_LLS_L0_CHILD_WEIGHT_CFG */ "ES_PIPE1_LLS_L0_CHILD_WEIGHT_CFG",
    /* ES_PIPE1_LLS_L0_CHILD_WEIGHT_WORKING */ "ES_PIPE1_LLS_L0_CHILD_WEIGHT_WORKING",
    /* ES_PIPE1_LLS_L0_ERROR     */ "ES_PIPE1_LLS_L0_ERROR",
    /* ES_PIPE1_LLS_L0_HEADS_TAILS */ "ES_PIPE1_LLS_L0_HEADS_TAILS",
    /* ES_PIPE1_LLS_L0_MEMA_CONFIG */ "ES_PIPE1_LLS_L0_MEMA_CONFIG",
    /* ES_PIPE1_LLS_L0_MEMB_CONFIG */ "ES_PIPE1_LLS_L0_MEMB_CONFIG",
    /* ES_PIPE1_LLS_L0_MIN_NEXT  */ "ES_PIPE1_LLS_L0_MIN_NEXT",
    /* ES_PIPE1_LLS_L0_PARENT    */ "ES_PIPE1_LLS_L0_PARENT",
    /* ES_PIPE1_LLS_L0_PARENT_STATE */ "ES_PIPE1_LLS_L0_PARENT_STATE",
    /* ES_PIPE1_LLS_L0_WERR_MAX_SC */ "ES_PIPE1_LLS_L0_WERR_MAX_SC",
    /* ES_PIPE1_LLS_L0_WERR_NEXT */ "ES_PIPE1_LLS_L0_WERR_NEXT",
    /* ES_PIPE1_LLS_L0_XOFF      */ "ES_PIPE1_LLS_L0_XOFF",
    /* ES_PIPE1_LLS_L1_CHILD_STATE1 */ "ES_PIPE1_LLS_L1_CHILD_STATE1",
    /* ES_PIPE1_LLS_L1_CHILD_WEIGHT_CFG */ "ES_PIPE1_LLS_L1_CHILD_WEIGHT_CFG",
    /* ES_PIPE1_LLS_L1_CHILD_WEIGHT_WORKING */ "ES_PIPE1_LLS_L1_CHILD_WEIGHT_WORKING",
    /* ES_PIPE1_LLS_L1_ERROR     */ "ES_PIPE1_LLS_L1_ERROR",
    /* ES_PIPE1_LLS_L1_HEADS_TAILS */ "ES_PIPE1_LLS_L1_HEADS_TAILS",
    /* ES_PIPE1_LLS_L1_MEMA_CONFIG */ "ES_PIPE1_LLS_L1_MEMA_CONFIG",
    /* ES_PIPE1_LLS_L1_MEMB_CONFIG */ "ES_PIPE1_LLS_L1_MEMB_CONFIG",
    /* ES_PIPE1_LLS_L1_MIN_NEXT  */ "ES_PIPE1_LLS_L1_MIN_NEXT",
    /* ES_PIPE1_LLS_L1_PARENT    */ "ES_PIPE1_LLS_L1_PARENT",
    /* ES_PIPE1_LLS_L1_PARENT_STATE */ "ES_PIPE1_LLS_L1_PARENT_STATE",
    /* ES_PIPE1_LLS_L1_WERR_MAX_SC */ "ES_PIPE1_LLS_L1_WERR_MAX_SC",
    /* ES_PIPE1_LLS_L1_WERR_NEXT */ "ES_PIPE1_LLS_L1_WERR_NEXT",
    /* ES_PIPE1_LLS_L1_XOFF      */ "ES_PIPE1_LLS_L1_XOFF",
    /* ES_PIPE1_LLS_L2_CHILD_STATE1 */ "ES_PIPE1_LLS_L2_CHILD_STATE1",
    /* ES_PIPE1_LLS_L2_CHILD_WEIGHT_CFG */ "ES_PIPE1_LLS_L2_CHILD_WEIGHT_CFG",
    /* ES_PIPE1_LLS_L2_CHILD_WEIGHT_WORKING */ "ES_PIPE1_LLS_L2_CHILD_WEIGHT_WORKING",
    /* ES_PIPE1_LLS_L2_ERROR     */ "ES_PIPE1_LLS_L2_ERROR",
    /* ES_PIPE1_LLS_L2_MIN_NEXT  */ "ES_PIPE1_LLS_L2_MIN_NEXT",
    /* ES_PIPE1_LLS_L2_PARENT    */ "ES_PIPE1_LLS_L2_PARENT",
    /* ES_PIPE1_LLS_L2_WERR_NEXT */ "ES_PIPE1_LLS_L2_WERR_NEXT",
    /* ES_PIPE1_LLS_L2_XOFF      */ "ES_PIPE1_LLS_L2_XOFF",
    /* ES_PIPE1_LLS_PORT_HEADS_TAILS */ "ES_PIPE1_LLS_PORT_HEADS_TAILS",
    /* ES_PIPE1_LLS_PORT_MEMA_CONFIG */ "ES_PIPE1_LLS_PORT_MEMA_CONFIG",
    /* ES_PIPE1_LLS_PORT_MEMB_CONFIG */ "ES_PIPE1_LLS_PORT_MEMB_CONFIG",
    /* ES_PIPE1_LLS_PORT_PARENT_STATE */ "ES_PIPE1_LLS_PORT_PARENT_STATE",
    /* ES_PIPE1_LLS_PORT_WERR_MAX_SC */ "ES_PIPE1_LLS_PORT_WERR_MAX_SC",
    /* ES_PIPE1_TDM_TABLE_0      */ "ES_PIPE1_TDM_TABLE_0",
    /* ES_PIPE1_TDM_TABLE_1      */ "ES_PIPE1_TDM_TABLE_1",
    /* ETPPA_ACCEPTABLE_FRAME_TYPE_TABLE */ "ETPPA_ACCEPTABLE_FRAME_TYPE_TABLE",
    /* ETPPA_APPLET_MEMORY       */ "ETPPA_APPLET_MEMORY",
    /* ETPPA_CFG_FHEI_UPPER_LAYER_TYPE_MAP */ "ETPPA_CFG_FHEI_UPPER_LAYER_TYPE_MAP",
    /* ETPPA_CFG_INLIF_DP_PROFILE_MAP */ "ETPPA_CFG_INLIF_DP_PROFILE_MAP",
    /* ETPPA_CFG_INLIF_PROFILE_MAPPED_IN_JERICHO_MODE */ "ETPPA_CFG_INLIF_PROFILE_MAPPED_IN_JERICHO_MODE",
    /* ETPPA_CFG_MAP_INGRESS_REMARK_PROFILE */ "ETPPA_CFG_MAP_INGRESS_REMARK_PROFILE",
    /* ETPPA_DSP_DATA_TABLE      */ "ETPPA_DSP_DATA_TABLE",
    /* ETPPA_EEI_MPLS_PUSH_2_EES_MAP */ "ETPPA_EEI_MPLS_PUSH_2_EES_MAP",
    /* ETPPA_ETPPA_DEBUG_COLLECTOR_FIFO */ "ETPPA_ETPPA_DEBUG_COLLECTOR_FIFO",
    /* ETPPA_ETPP_BYPASS_CTRL    */ "ETPPA_ETPP_BYPASS_CTRL",
    /* ETPPA_ETPP_BYPASS_DATA    */ "ETPPA_ETPP_BYPASS_DATA",
    /* ETPPA_FHEI_MPLS_UPPER_LAYER_PROTOCOL_TO_PES_MAPPING_TABLE */ "ETPPA_FHEI_MPLS_UPPER_LAYER_PROTOCOL_TO_PES_MAPPING_TABLE",
    /* ETPPA_INITIAL_NWK_QOS_SELECT_TABLE */ "ETPPA_INITIAL_NWK_QOS_SELECT_TABLE",
    /* ETPPA_INITIAL_NWK_QOS_SELECT_TABLE_PLUS_1 */ "ETPPA_INITIAL_NWK_QOS_SELECT_TABLE_PLUS_1",
    /* ETPPA_IVEC_TABLE          */ "ETPPA_IVEC_TABLE",
    /* ETPPA_JERICHO_INGRESS_NWK_QOS_TABLE */ "ETPPA_JERICHO_INGRESS_NWK_QOS_TABLE",
    /* ETPPA_LAYER_NWK_QOS_TABLE */ "ETPPA_LAYER_NWK_QOS_TABLE",
    /* ETPPA_LIF_EXTENSION_FORMAT_CFG */ "ETPPA_LIF_EXTENSION_FORMAT_CFG",
    /* ETPPA_MCDB_RESULT_FIFO    */ "ETPPA_MCDB_RESULT_FIFO",
    /* ETPPA_MEM_220000          */ "ETPPA_MEM_220000",
    /* ETPPA_MEM_230000          */ "ETPPA_MEM_230000",
    /* ETPPA_MEM_240000          */ "ETPPA_MEM_240000",
    /* ETPPA_NETWORK_HEADERS_FIFO */ "ETPPA_NETWORK_HEADERS_FIFO",
    /* ETPPA_PARSING_START_TYPE_MAPPING_TABLE */ "ETPPA_PARSING_START_TYPE_MAPPING_TABLE",
    /* ETPPA_PCP_DEI_DP_MAPPING_TABLE */ "ETPPA_PCP_DEI_DP_MAPPING_TABLE",
    /* ETPPA_PER_PORT_TABLE      */ "ETPPA_PER_PORT_TABLE",
    /* ETPPA_PES_PRSE_HEADER_SIZE_MAP */ "ETPPA_PES_PRSE_HEADER_SIZE_MAP",
    /* ETPPA_PES_PRSE_PROGRAM    */ "ETPPA_PES_PRSE_PROGRAM",
    /* ETPPA_PES_PRSE_TCAM       */ "ETPPA_PES_PRSE_TCAM",
    /* ETPPA_PES_PRSE_TCAM_AD_A  */ "ETPPA_PES_PRSE_TCAM_AD_A",
    /* ETPPA_PES_PRSE_TCAM_AD_B  */ "ETPPA_PES_PRSE_TCAM_AD_B",
    /* ETPPA_PRP_EES_ARR_CONFIGURATION */ "ETPPA_PRP_EES_ARR_CONFIGURATION",
    /* ETPPA_PRP_EES_ARR_PREFIX_TABLE */ "ETPPA_PRP_EES_ARR_PREFIX_TABLE",
    /* ETPPA_PRP_FES_MASK_BITS_TABLE */ "ETPPA_PRP_FES_MASK_BITS_TABLE",
    /* ETPPA_PRP_FES_PROGRAM_TABLE */ "ETPPA_PRP_FES_PROGRAM_TABLE",
    /* ETPPA_PRP_FWD_CODE_CAM    */ "ETPPA_PRP_FWD_CODE_CAM",
    /* ETPPA_PRP_NETWORK_HEADER_FIFO */ "ETPPA_PRP_NETWORK_HEADER_FIFO",
    /* ETPPA_PRP_PEM_CAM         */ "ETPPA_PRP_PEM_CAM",
    /* ETPPA_PRP_SYSTEM_HEADER_FIFO */ "ETPPA_PRP_SYSTEM_HEADER_FIFO",
    /* ETPPA_PSG_PRSE_HEADER_SIZE_MAP */ "ETPPA_PSG_PRSE_HEADER_SIZE_MAP",
    /* ETPPA_PSG_PRSE_PROGRAM    */ "ETPPA_PSG_PRSE_PROGRAM",
    /* ETPPA_PSG_PRSE_TCAM       */ "ETPPA_PSG_PRSE_TCAM",
    /* ETPPA_PSG_PRSE_TCAM_AD_A  */ "ETPPA_PSG_PRSE_TCAM_AD_A",
    /* ETPPA_PSG_PRSE_TCAM_AD_B  */ "ETPPA_PSG_PRSE_TCAM_AD_B",
    /* ETPPA_SYSTEM_HEADERS_CONTAINER_FIFO */ "ETPPA_SYSTEM_HEADERS_CONTAINER_FIFO",
    /* ETPPA_TERMINATION_CONTEXT_SELECTION_CAM */ "ETPPA_TERMINATION_CONTEXT_SELECTION_CAM",
    /* ETPPA_TERMINATION_CONTEXT_SELECTION_CAM_2 */ "ETPPA_TERMINATION_CONTEXT_SELECTION_CAM_2",
    /* ETPPA_TM_FIELDS_FIFO      */ "ETPPA_TM_FIELDS_FIFO",
    /* ETPPB_ADDITIONAL_HEADERS_MAP_TABLE_0 */ "ETPPB_ADDITIONAL_HEADERS_MAP_TABLE_0",
    /* ETPPB_ADDITIONAL_HEADERS_MAP_TABLE_1 */ "ETPPB_ADDITIONAL_HEADERS_MAP_TABLE_1",
    /* ETPPB_ADDITIONAL_HEADERS_MAP_TABLE_2 */ "ETPPB_ADDITIONAL_HEADERS_MAP_TABLE_2",
    /* ETPPB_ADDITIONAL_HEADERS_PROFILE_MAP */ "ETPPB_ADDITIONAL_HEADERS_PROFILE_MAP",
    /* ETPPB_BIT_CRUNCHER_DOUBLE_INSTRUCTION */ "ETPPB_BIT_CRUNCHER_DOUBLE_INSTRUCTION",
    /* ETPPB_BIT_CRUNCHER_INSTRUCTION */ "ETPPB_BIT_CRUNCHER_INSTRUCTION",
    /* ETPPB_CFG_ENC_MAP_PROTOCOL_QOS */ "ETPPB_CFG_ENC_MAP_PROTOCOL_QOS",
    /* ETPPB_CURRENT_NEXT_PROTOCOL_MAP */ "ETPPB_CURRENT_NEXT_PROTOCOL_MAP",
    /* ETPPB_EGRESS_MEMBERSHIP   */ "ETPPB_EGRESS_MEMBERSHIP",
    /* ETPPB_ENCAPSULATION_2_CONTEXT_ENABLERS */ "ETPPB_ENCAPSULATION_2_CONTEXT_ENABLERS",
    /* ETPPB_ENCAPSULATION_2_DATA_FIFO */ "ETPPB_ENCAPSULATION_2_DATA_FIFO",
    /* ETPPB_ENCAPSULATION_3_CONTEXT_ENABLERS */ "ETPPB_ENCAPSULATION_3_CONTEXT_ENABLERS",
    /* ETPPB_ENCAPSULATION_3_CONTEXT_SELECTION_CAM */ "ETPPB_ENCAPSULATION_3_CONTEXT_SELECTION_CAM",
    /* ETPPB_ENCAPSULATION_3_DATA_FIFO */ "ETPPB_ENCAPSULATION_3_DATA_FIFO",
    /* ETPPB_ENCAPSULATION_4_CONTEXT_ENABLERS */ "ETPPB_ENCAPSULATION_4_CONTEXT_ENABLERS",
    /* ETPPB_ENCAPSULATION_4_CONTEXT_SELECTION_CAM */ "ETPPB_ENCAPSULATION_4_CONTEXT_SELECTION_CAM",
    /* ETPPB_ENCAPSULATION_4_DATA_FIFO */ "ETPPB_ENCAPSULATION_4_DATA_FIFO",
    /* ETPPB_ENCAPSULATION_5_CONTEXT_ENABLERS */ "ETPPB_ENCAPSULATION_5_CONTEXT_ENABLERS",
    /* ETPPB_ENCAPSULATION_5_CONTEXT_SELECTION_CAM */ "ETPPB_ENCAPSULATION_5_CONTEXT_SELECTION_CAM",
    /* ETPPB_ENCAPSULATION_5_DATA_FIFO */ "ETPPB_ENCAPSULATION_5_DATA_FIFO",
    /* ETPPB_ENC_1_BIT_CRUNCHER_PROGRAM */ "ETPPB_ENC_1_BIT_CRUNCHER_PROGRAM",
    /* ETPPB_ENC_1_CANDIDATE_HDR_FIFO */ "ETPPB_ENC_1_CANDIDATE_HDR_FIFO",
    /* ETPPB_ENC_1_CONTEXT_FIFO  */ "ETPPB_ENC_1_CONTEXT_FIFO",
    /* ETPPB_ENC_2_ARR_0_FORMAT_CONFIGURATION_TABLE */ "ETPPB_ENC_2_ARR_0_FORMAT_CONFIGURATION_TABLE",
    /* ETPPB_ENC_2_BIT_CRUNCHER_PROGRAM */ "ETPPB_ENC_2_BIT_CRUNCHER_PROGRAM",
    /* ETPPB_ENC_2_CANDIDATE_HDR_FIFO */ "ETPPB_ENC_2_CANDIDATE_HDR_FIFO",
    /* ETPPB_ENC_2_CONSTANT_TABLE */ "ETPPB_ENC_2_CONSTANT_TABLE",
    /* ETPPB_ENC_2_CONTEXT_FIFO  */ "ETPPB_ENC_2_CONTEXT_FIFO",
    /* ETPPB_ENC_2_PREFIX_INDEX_TABLE */ "ETPPB_ENC_2_PREFIX_INDEX_TABLE",
    /* ETPPB_ENC_3_ARR_0_FORMAT_CONFIGURATION_TABLE */ "ETPPB_ENC_3_ARR_0_FORMAT_CONFIGURATION_TABLE",
    /* ETPPB_ENC_3_BIT_CRUNCHER_PROGRAM */ "ETPPB_ENC_3_BIT_CRUNCHER_PROGRAM",
    /* ETPPB_ENC_3_CANDIDATE_HDR_FIFO */ "ETPPB_ENC_3_CANDIDATE_HDR_FIFO",
    /* ETPPB_ENC_3_CONSTANT_TABLE */ "ETPPB_ENC_3_CONSTANT_TABLE",
    /* ETPPB_ENC_3_CONTEXT_FIFO  */ "ETPPB_ENC_3_CONTEXT_FIFO",
    /* ETPPB_ENC_3_CONTEXT_SELECTION_PER_PORT_PROFILE */ "ETPPB_ENC_3_CONTEXT_SELECTION_PER_PORT_PROFILE",
    /* ETPPB_ENC_3_PREFIX_INDEX_TABLE */ "ETPPB_ENC_3_PREFIX_INDEX_TABLE",
    /* ETPPB_ENC_4_ARR_0_FORMAT_CONFIGURATION_TABLE */ "ETPPB_ENC_4_ARR_0_FORMAT_CONFIGURATION_TABLE",
    /* ETPPB_ENC_4_BIT_CRUNCHER_PROGRAM */ "ETPPB_ENC_4_BIT_CRUNCHER_PROGRAM",
    /* ETPPB_ENC_4_CANDIDATE_HDR_FIFO */ "ETPPB_ENC_4_CANDIDATE_HDR_FIFO",
    /* ETPPB_ENC_4_CONSTANT_TABLE */ "ETPPB_ENC_4_CONSTANT_TABLE",
    /* ETPPB_ENC_4_CONTEXT_FIFO  */ "ETPPB_ENC_4_CONTEXT_FIFO",
    /* ETPPB_ENC_4_CONTEXT_SELECTION_PER_PORT_PROFILE */ "ETPPB_ENC_4_CONTEXT_SELECTION_PER_PORT_PROFILE",
    /* ETPPB_ENC_4_PREFIX_INDEX_TABLE */ "ETPPB_ENC_4_PREFIX_INDEX_TABLE",
    /* ETPPB_ENC_5_ARR_0_FORMAT_CONFIGURATION_TABLE */ "ETPPB_ENC_5_ARR_0_FORMAT_CONFIGURATION_TABLE",
    /* ETPPB_ENC_5_BIT_CRUNCHER_PROGRAM */ "ETPPB_ENC_5_BIT_CRUNCHER_PROGRAM",
    /* ETPPB_ENC_5_CANDIDATE_HDR_FIFO */ "ETPPB_ENC_5_CANDIDATE_HDR_FIFO",
    /* ETPPB_ENC_5_CONSTANT_TABLE */ "ETPPB_ENC_5_CONSTANT_TABLE",
    /* ETPPB_ENC_5_CONTEXT_FIFO  */ "ETPPB_ENC_5_CONTEXT_FIFO",
    /* ETPPB_ENC_5_CONTEXT_SELECTION_PER_PORT_PROFILE */ "ETPPB_ENC_5_CONTEXT_SELECTION_PER_PORT_PROFILE",
    /* ETPPB_ENC_5_PREFIX_INDEX_TABLE */ "ETPPB_ENC_5_PREFIX_INDEX_TABLE",
    /* ETPPB_ENC_FORMAT_CONFIGURATION_TABLE */ "ETPPB_ENC_FORMAT_CONFIGURATION_TABLE",
    /* ETPPB_FWD_BIT_CRUNCHER_PROGRAM */ "ETPPB_FWD_BIT_CRUNCHER_PROGRAM",
    /* ETPPB_FWD_CANDIDATE_HDR_FIFO */ "ETPPB_FWD_CANDIDATE_HDR_FIFO",
    /* ETPPB_FWD_CONTEXT_FIFO    */ "ETPPB_FWD_CONTEXT_FIFO",
    /* ETPPB_MAIN_HEADER_MAP_TABLE */ "ETPPB_MAIN_HEADER_MAP_TABLE",
    /* ETPPB_MEM_500000          */ "ETPPB_MEM_500000",
    /* ETPPB_MEM_510000          */ "ETPPB_MEM_510000",
    /* ETPPB_MEM_520000          */ "ETPPB_MEM_520000",
    /* ETPPB_MEM_600000          */ "ETPPB_MEM_600000",
    /* ETPPB_MEM_610000          */ "ETPPB_MEM_610000",
    /* ETPPB_MEM_620000          */ "ETPPB_MEM_620000",
    /* ETPPB_MEM_700000          */ "ETPPB_MEM_700000",
    /* ETPPB_MEM_710000          */ "ETPPB_MEM_710000",
    /* ETPPB_MEM_720000          */ "ETPPB_MEM_720000",
    /* ETPPB_MEM_800000          */ "ETPPB_MEM_800000",
    /* ETPPB_MEM_810000          */ "ETPPB_MEM_810000",
    /* ETPPB_MEM_820000          */ "ETPPB_MEM_820000",
    /* ETPPB_MEM_1500000         */ "ETPPB_MEM_1500000",
    /* ETPPB_MEM_1510000         */ "ETPPB_MEM_1510000",
    /* ETPPB_MEM_1520000         */ "ETPPB_MEM_1520000",
    /* ETPPB_MTU_MAP_TABLE       */ "ETPPB_MTU_MAP_TABLE",
    /* ETPPB_NEW_QOS_MAP         */ "ETPPB_NEW_QOS_MAP",
    /* ETPPB_NWK_QOS_IDX_MAP     */ "ETPPB_NWK_QOS_IDX_MAP",
    /* ETPPB_PROTOCOL_TYPE_COMPRESSED_MAP */ "ETPPB_PROTOCOL_TYPE_COMPRESSED_MAP",
    /* ETPPB_QOS_DP_MAP          */ "ETPPB_QOS_DP_MAP",
    /* ETPPB_SIT_PROFILE_MAP_TABLE */ "ETPPB_SIT_PROFILE_MAP_TABLE",
    /* ETPPB_SOURCE_ADRS_MAP     */ "ETPPB_SOURCE_ADRS_MAP",
    /* ETPPB_STP_STATE           */ "ETPPB_STP_STATE",
    /* ETPPB_TERM_BIT_CRUNCHER_PROGRAM */ "ETPPB_TERM_BIT_CRUNCHER_PROGRAM",
    /* ETPPB_TERM_CANDIDATE_HDR_FIFO */ "ETPPB_TERM_CANDIDATE_HDR_FIFO",
    /* ETPPB_TERM_CONTEXT_FIFO   */ "ETPPB_TERM_CONTEXT_FIFO",
    /* ETPPB_TRAP_BIT_CRUNCHER_PROGRAM */ "ETPPB_TRAP_BIT_CRUNCHER_PROGRAM",
    /* ETPPB_TRAP_BYPASS_FIFO    */ "ETPPB_TRAP_BYPASS_FIFO",
    /* ETPPB_TRAP_CANDIDATE_HDR_FIFO */ "ETPPB_TRAP_CANDIDATE_HDR_FIFO",
    /* ETPPB_TRAP_CONSTANT_TABLE */ "ETPPB_TRAP_CONSTANT_TABLE",
    /* ETPPB_TRAP_CONTEXT_ENABLERS */ "ETPPB_TRAP_CONTEXT_ENABLERS",
    /* ETPPB_TRAP_CONTEXT_FIFO   */ "ETPPB_TRAP_CONTEXT_FIFO",
    /* ETPPB_TRAP_CONTEXT_SELECTION_CAM */ "ETPPB_TRAP_CONTEXT_SELECTION_CAM",
    /* ETPPB_TRAP_CONTEXT_SELECTION_PER_PORT_PROFILE */ "ETPPB_TRAP_CONTEXT_SELECTION_PER_PORT_PROFILE",
    /* ETPPB_TRAP_ORIGINAL_FTMH_FIFO */ "ETPPB_TRAP_ORIGINAL_FTMH_FIFO",
    /* ETPPB_TRAP_OUTCOME_FIFO   */ "ETPPB_TRAP_OUTCOME_FIFO",
    /* ETPPB_TRAP_PER_PP_PORT_TABLE */ "ETPPB_TRAP_PER_PP_PORT_TABLE",
    /* ETPPB_VID_MIRROR_PROFILE_TABLE */ "ETPPB_VID_MIRROR_PROFILE_TABLE",
    /* ETPPB_VLAN_EDIT_PROFILE_MAP_TABLE */ "ETPPB_VLAN_EDIT_PROFILE_MAP_TABLE",
    /* ETPPC_ADDITIONAL_HEADERS_MAP_TABLE_0 */ "ETPPC_ADDITIONAL_HEADERS_MAP_TABLE_0",
    /* ETPPC_ADDITIONAL_HEADERS_MAP_TABLE_1 */ "ETPPC_ADDITIONAL_HEADERS_MAP_TABLE_1",
    /* ETPPC_ADDITIONAL_HEADERS_MAP_TABLE_2 */ "ETPPC_ADDITIONAL_HEADERS_MAP_TABLE_2",
    /* ETPPC_ADDITIONAL_HEADERS_PROFILE_MAP */ "ETPPC_ADDITIONAL_HEADERS_PROFILE_MAP",
    /* ETPPC_BIER_BIT_MASK_FIFO  */ "ETPPC_BIER_BIT_MASK_FIFO",
    /* ETPPC_CFG_EM_ACCESS_CMD   */ "ETPPC_CFG_EM_ACCESS_CMD",
    /* ETPPC_CFG_ENC_MAP_PROTOCOL_QOS */ "ETPPC_CFG_ENC_MAP_PROTOCOL_QOS",
    /* ETPPC_CFG_FWD_MAP_PROTOCOL_QOS */ "ETPPC_CFG_FWD_MAP_PROTOCOL_QOS",
    /* ETPPC_CFG_INLIF_DP_PROFILE_MAP */ "ETPPC_CFG_INLIF_DP_PROFILE_MAP",
    /* ETPPC_CFG_TERM_MAP_PROTOCOL_QOS */ "ETPPC_CFG_TERM_MAP_PROTOCOL_QOS",
    /* ETPPC_CURRENT_NEXT_PROTOCOL_MAP */ "ETPPC_CURRENT_NEXT_PROTOCOL_MAP",
    /* ETPPC_EDITING_PER_PORT_TABLE */ "ETPPC_EDITING_PER_PORT_TABLE",
    /* ETPPC_ENCAPSULATION_1_CONTEXT_ENABLERS */ "ETPPC_ENCAPSULATION_1_CONTEXT_ENABLERS",
    /* ETPPC_ENCAPSULATION_1_CONTEXT_SELECTION_CAM */ "ETPPC_ENCAPSULATION_1_CONTEXT_SELECTION_CAM",
    /* ETPPC_ENCAPSULATION_1_DATA_FIFO */ "ETPPC_ENCAPSULATION_1_DATA_FIFO",
    /* ETPPC_ENCAPSULATION_2_CONTEXT_SELECTION_CAM */ "ETPPC_ENCAPSULATION_2_CONTEXT_SELECTION_CAM",
    /* ETPPC_ENC_1_ARR_0_FORMAT_CONFIGURATION_TABLE */ "ETPPC_ENC_1_ARR_0_FORMAT_CONFIGURATION_TABLE",
    /* ETPPC_ENC_1_CONSTANT_TABLE */ "ETPPC_ENC_1_CONSTANT_TABLE",
    /* ETPPC_ENC_1_CONTEXT_SELECTION_PER_PORT_PROFILE */ "ETPPC_ENC_1_CONTEXT_SELECTION_PER_PORT_PROFILE",
    /* ETPPC_ENC_1_PREFIX_INDEX_TABLE */ "ETPPC_ENC_1_PREFIX_INDEX_TABLE",
    /* ETPPC_ENC_2_CONTEXT_SELECTION_PER_PORT_PROFILE */ "ETPPC_ENC_2_CONTEXT_SELECTION_PER_PORT_PROFILE",
    /* ETPPC_ENC_FORMAT_CONFIGURATION_TABLE */ "ETPPC_ENC_FORMAT_CONFIGURATION_TABLE",
    /* ETPPC_ESEM_DEFAULT_RESULT_TABLE */ "ETPPC_ESEM_DEFAULT_RESULT_TABLE",
    /* ETPPC_ESEM_RESULT_FIFO    */ "ETPPC_ESEM_RESULT_FIFO",
    /* ETPPC_ETH_OAM_OPCODE_MAP  */ "ETPPC_ETH_OAM_OPCODE_MAP",
    /* ETPPC_ETPPC_DEBUG_COLLECTOR_FIFO */ "ETPPC_ETPPC_DEBUG_COLLECTOR_FIFO",
    /* ETPPC_EXEM_RESULT_FIFO    */ "ETPPC_EXEM_RESULT_FIFO",
    /* ETPPC_FORWARDING_CONTEXT_ENABLERS */ "ETPPC_FORWARDING_CONTEXT_ENABLERS",
    /* ETPPC_FORWARDING_CONTEXT_SELECTION_CAM */ "ETPPC_FORWARDING_CONTEXT_SELECTION_CAM",
    /* ETPPC_FORWARDING_FORMAT_CONFIGURATION_TABLE_0 */ "ETPPC_FORWARDING_FORMAT_CONFIGURATION_TABLE_0",
    /* ETPPC_FORWARDING_FORMAT_CONFIGURATION_TABLE_1 */ "ETPPC_FORWARDING_FORMAT_CONFIGURATION_TABLE_1",
    /* ETPPC_FORWARDING_PREFIX_INDEX_TABLE */ "ETPPC_FORWARDING_PREFIX_INDEX_TABLE",
    /* ETPPC_FWD_BYPASS_FIFO     */ "ETPPC_FWD_BYPASS_FIFO",
    /* ETPPC_FWD_CONSTANT_TABLE  */ "ETPPC_FWD_CONSTANT_TABLE",
    /* ETPPC_FWD_MAP_EGRESS_VLAN_EDITING_TABLE */ "ETPPC_FWD_MAP_EGRESS_VLAN_EDITING_TABLE",
    /* ETPPC_FWD_MAP_EGRESS_VLAN_EDIT_COMMAND_TABLE */ "ETPPC_FWD_MAP_EGRESS_VLAN_EDIT_COMMAND_TABLE",
    /* ETPPC_FWD_PLUS_1_REMARKING_TABLE */ "ETPPC_FWD_PLUS_1_REMARKING_TABLE",
    /* ETPPC_INLIF_ORIENTATION_MAPPING */ "ETPPC_INLIF_ORIENTATION_MAPPING",
    /* ETPPC_IVEC_TABLE          */ "ETPPC_IVEC_TABLE",
    /* ETPPC_LATENCY_PROFILE_TABLE */ "ETPPC_LATENCY_PROFILE_TABLE",
    /* ETPPC_LAYER_NWK_QOS_TABLE */ "ETPPC_LAYER_NWK_QOS_TABLE",
    /* ETPPC_LLVP_TABLE          */ "ETPPC_LLVP_TABLE",
    /* ETPPC_MAIN_HEADER_MAP_TABLE */ "ETPPC_MAIN_HEADER_MAP_TABLE",
    /* ETPPC_MAP_FWD_QOS_DP_TO_TYPE_FWD */ "ETPPC_MAP_FWD_QOS_DP_TO_TYPE_FWD",
    /* ETPPC_MAX_LATENCY_TRACK   */ "ETPPC_MAX_LATENCY_TRACK",
    /* ETPPC_MEM_0               */ "ETPPC_MEM_0",
    /* ETPPC_MEM_10000           */ "ETPPC_MEM_10000",
    /* ETPPC_MEM_20000           */ "ETPPC_MEM_20000",
    /* ETPPC_MEM_140000          */ "ETPPC_MEM_140000",
    /* ETPPC_MEM_150000          */ "ETPPC_MEM_150000",
    /* ETPPC_MEM_160000          */ "ETPPC_MEM_160000",
    /* ETPPC_MEM_180000          */ "ETPPC_MEM_180000",
    /* ETPPC_MEM_190000          */ "ETPPC_MEM_190000",
    /* ETPPC_MEM_1A0000          */ "ETPPC_MEM_1A0000",
    /* ETPPC_MTU_MAP_TABLE       */ "ETPPC_MTU_MAP_TABLE",
    /* ETPPC_MY_CFM_MAC_TABLE    */ "ETPPC_MY_CFM_MAC_TABLE",
    /* ETPPC_NEW_QOS_MAP         */ "ETPPC_NEW_QOS_MAP",
    /* ETPPC_NWK_QOS_IDX_MAP     */ "ETPPC_NWK_QOS_IDX_MAP",
    /* ETPPC_OAMA                */ "ETPPC_OAMA",
    /* ETPPC_OAMB                */ "ETPPC_OAMB",
    /* ETPPC_OAM_COUNTER_DISABLE_MAP */ "ETPPC_OAM_COUNTER_DISABLE_MAP",
    /* ETPPC_OAM_KEY_TABLE       */ "ETPPC_OAM_KEY_TABLE",
    /* ETPPC_OAM_MP_TYPE_MAP     */ "ETPPC_OAM_MP_TYPE_MAP",
    /* ETPPC_OEM_RESULT_FIFO     */ "ETPPC_OEM_RESULT_FIFO",
    /* ETPPC_PCP_DEI_DP_MAPPING_TABLE */ "ETPPC_PCP_DEI_DP_MAPPING_TABLE",
    /* ETPPC_PROTECTION_TABLE    */ "ETPPC_PROTECTION_TABLE",
    /* ETPPC_PROTOCOL_TYPE_COMPRESSED_MAP */ "ETPPC_PROTOCOL_TYPE_COMPRESSED_MAP",
    /* ETPPC_QOS_DP_MAP          */ "ETPPC_QOS_DP_MAP",
    /* ETPPC_SIT_PROFILE_MAP_TABLE */ "ETPPC_SIT_PROFILE_MAP_TABLE",
    /* ETPPC_SOURCE_ADRS_MAP     */ "ETPPC_SOURCE_ADRS_MAP",
    /* ETPPC_TERMINATION_CONTEXT_ENABLERS */ "ETPPC_TERMINATION_CONTEXT_ENABLERS",
    /* ETPPC_TERM_CONSTANT_TABLE */ "ETPPC_TERM_CONSTANT_TABLE",
    /* ETPPC_TERM_ETPS_ARR_1_CONFIGURATION */ "ETPPC_TERM_ETPS_ARR_1_CONFIGURATION",
    /* ETPPC_TERM_ETPS_ARR_2_CONFIGURATION */ "ETPPC_TERM_ETPS_ARR_2_CONFIGURATION",
    /* ETPPC_TERM_ETPS_ARR_PREFIX_TABLE */ "ETPPC_TERM_ETPS_ARR_PREFIX_TABLE",
    /* ETPPC_TERM_PIPE_FIFO_1    */ "ETPPC_TERM_PIPE_FIFO_1",
    /* ETPPC_TERM_PIPE_FIFO_2    */ "ETPPC_TERM_PIPE_FIFO_2",
    /* ETPPC_VLAN_EDIT_PROFILE_MAP_TABLE */ "ETPPC_VLAN_EDIT_PROFILE_MAP_TABLE",
    /* ETPPC_VSD_RESULT_FIFO     */ "ETPPC_VSD_RESULT_FIFO",
    /* ETU_CP_FIFO               */ "ETU_CP_FIFO",
    /* ETU_DBG_CP_FIFO_RSP       */ "ETU_DBG_CP_FIFO_RSP",
    /* ETU_DBG_REQ_REUSE_FREE_ENTRY */ "ETU_DBG_REQ_REUSE_FREE_ENTRY",
    /* ETU_DBG_RX_LAST_RSP       */ "ETU_DBG_RX_LAST_RSP",
    /* ETU_DBG_RX_RAW_RSP        */ "ETU_DBG_RX_RAW_RSP",
    /* ETU_TX_RAW_REQ_DATA_WORD  */ "ETU_TX_RAW_REQ_DATA_WORD",
    /* ET_INST_OPC_TABLE         */ "ET_INST_OPC_TABLE",
    /* ET_PA_XLAT                */ "ET_PA_XLAT",
    /* ET_PA_XLAT_DEBUG          */ "ET_PA_XLAT_DEBUG",
    /* ET_UINST_MEM              */ "ET_UINST_MEM",
    /* EVNT_BINNING_TABLE        */ "EVNT_BINNING_TABLE",
    /* EVNT_CMIC_ENG_PROPERTIES  */ "EVNT_CMIC_ENG_PROPERTIES",
    /* EVNT_CONTEXT_PROPERTIES   */ "EVNT_CONTEXT_PROPERTIES",
    /* EVNT_DATA_BUFFER_RX       */ "EVNT_DATA_BUFFER_RX",
    /* EVNT_DATA_BUFFER_TX       */ "EVNT_DATA_BUFFER_TX",
    /* EVNT_EVENTS_MAIN_MEM      */ "EVNT_EVENTS_MAIN_MEM",
    /* EVNT_EVENTS_MAIN_MEM_BANK */ "EVNT_EVENTS_MAIN_MEM_BANK",
    /* EVNT_PROFILE_TABLE        */ "EVNT_PROFILE_TABLE",
    /* EVNT_SPACE_REGIONS        */ "EVNT_SPACE_REGIONS",
    /* EVNT_TRANSACTION_ENGINE_BIT_MAPPING */ "EVNT_TRANSACTION_ENGINE_BIT_MAPPING",
    /* EVNT_TX_EVENT_ID_TO_CONTEXT_ID_MAP */ "EVNT_TX_EVENT_ID_TO_CONTEXT_ID_MAP",
    /* EXACT_MATCH_2             */ "EXACT_MATCH_2",
    /* EXACT_MATCH_4             */ "EXACT_MATCH_4",
    /* EXACT_MATCH_2_ENTRY_ONLY  */ "EXACT_MATCH_2_ENTRY_ONLY",
    /* EXACT_MATCH_2_ENTRY_ONLY_PIPE0 */ "EXACT_MATCH_2_ENTRY_ONLY_PIPE0",
    /* EXACT_MATCH_2_ENTRY_ONLY_PIPE1 */ "EXACT_MATCH_2_ENTRY_ONLY_PIPE1",
    /* EXACT_MATCH_2_ENTRY_ONLY_PIPE2 */ "EXACT_MATCH_2_ENTRY_ONLY_PIPE2",
    /* EXACT_MATCH_2_ENTRY_ONLY_PIPE3 */ "EXACT_MATCH_2_ENTRY_ONLY_PIPE3",
    /* EXACT_MATCH_2_PIPE0       */ "EXACT_MATCH_2_PIPE0",
    /* EXACT_MATCH_2_PIPE1       */ "EXACT_MATCH_2_PIPE1",
    /* EXACT_MATCH_2_PIPE2       */ "EXACT_MATCH_2_PIPE2",
    /* EXACT_MATCH_2_PIPE3       */ "EXACT_MATCH_2_PIPE3",
    /* EXACT_MATCH_4_ENTRY_ONLY  */ "EXACT_MATCH_4_ENTRY_ONLY",
    /* EXACT_MATCH_4_ENTRY_ONLY_PIPE0 */ "EXACT_MATCH_4_ENTRY_ONLY_PIPE0",
    /* EXACT_MATCH_4_ENTRY_ONLY_PIPE1 */ "EXACT_MATCH_4_ENTRY_ONLY_PIPE1",
    /* EXACT_MATCH_4_ENTRY_ONLY_PIPE2 */ "EXACT_MATCH_4_ENTRY_ONLY_PIPE2",
    /* EXACT_MATCH_4_ENTRY_ONLY_PIPE3 */ "EXACT_MATCH_4_ENTRY_ONLY_PIPE3",
    /* EXACT_MATCH_4_PIPE0       */ "EXACT_MATCH_4_PIPE0",
    /* EXACT_MATCH_4_PIPE1       */ "EXACT_MATCH_4_PIPE1",
    /* EXACT_MATCH_4_PIPE2       */ "EXACT_MATCH_4_PIPE2",
    /* EXACT_MATCH_4_PIPE3       */ "EXACT_MATCH_4_PIPE3",
    /* EXACT_MATCH_ACTION_PROFILE */ "EXACT_MATCH_ACTION_PROFILE",
    /* EXACT_MATCH_ACTION_PROFILE_PIPE0 */ "EXACT_MATCH_ACTION_PROFILE_PIPE0",
    /* EXACT_MATCH_ACTION_PROFILE_PIPE1 */ "EXACT_MATCH_ACTION_PROFILE_PIPE1",
    /* EXACT_MATCH_ACTION_PROFILE_PIPE2 */ "EXACT_MATCH_ACTION_PROFILE_PIPE2",
    /* EXACT_MATCH_ACTION_PROFILE_PIPE3 */ "EXACT_MATCH_ACTION_PROFILE_PIPE3",
    /* EXACT_MATCH_DEFAULT_POLICY */ "EXACT_MATCH_DEFAULT_POLICY",
    /* EXACT_MATCH_DEFAULT_POLICY_PIPE0 */ "EXACT_MATCH_DEFAULT_POLICY_PIPE0",
    /* EXACT_MATCH_DEFAULT_POLICY_PIPE1 */ "EXACT_MATCH_DEFAULT_POLICY_PIPE1",
    /* EXACT_MATCH_DEFAULT_POLICY_PIPE2 */ "EXACT_MATCH_DEFAULT_POLICY_PIPE2",
    /* EXACT_MATCH_DEFAULT_POLICY_PIPE3 */ "EXACT_MATCH_DEFAULT_POLICY_PIPE3",
    /* EXACT_MATCH_HIT_ONLY      */ "EXACT_MATCH_HIT_ONLY",
    /* EXACT_MATCH_KEY_GEN_MASK  */ "EXACT_MATCH_KEY_GEN_MASK",
    /* EXACT_MATCH_KEY_GEN_MASK_PIPE0 */ "EXACT_MATCH_KEY_GEN_MASK_PIPE0",
    /* EXACT_MATCH_KEY_GEN_MASK_PIPE1 */ "EXACT_MATCH_KEY_GEN_MASK_PIPE1",
    /* EXACT_MATCH_KEY_GEN_MASK_PIPE2 */ "EXACT_MATCH_KEY_GEN_MASK_PIPE2",
    /* EXACT_MATCH_KEY_GEN_MASK_PIPE3 */ "EXACT_MATCH_KEY_GEN_MASK_PIPE3",
    /* EXACT_MATCH_KEY_GEN_PROGRAM_PROFILE */ "EXACT_MATCH_KEY_GEN_PROGRAM_PROFILE",
    /* EXACT_MATCH_KEY_GEN_PROGRAM_PROFILE_PIPE0 */ "EXACT_MATCH_KEY_GEN_PROGRAM_PROFILE_PIPE0",
    /* EXACT_MATCH_KEY_GEN_PROGRAM_PROFILE_PIPE1 */ "EXACT_MATCH_KEY_GEN_PROGRAM_PROFILE_PIPE1",
    /* EXACT_MATCH_KEY_GEN_PROGRAM_PROFILE_PIPE2 */ "EXACT_MATCH_KEY_GEN_PROGRAM_PROFILE_PIPE2",
    /* EXACT_MATCH_KEY_GEN_PROGRAM_PROFILE_PIPE3 */ "EXACT_MATCH_KEY_GEN_PROGRAM_PROFILE_PIPE3",
    /* EXACT_MATCH_LOGICAL_TABLE_SELECT */ "EXACT_MATCH_LOGICAL_TABLE_SELECT",
    /* EXACT_MATCH_LOGICAL_TABLE_SELECT_DATA_ONLY */ "EXACT_MATCH_LOGICAL_TABLE_SELECT_DATA_ONLY",
    /* EXACT_MATCH_LOGICAL_TABLE_SELECT_DATA_ONLY_PIPE0 */ "EXACT_MATCH_LOGICAL_TABLE_SELECT_DATA_ONLY_PIPE0",
    /* EXACT_MATCH_LOGICAL_TABLE_SELECT_DATA_ONLY_PIPE1 */ "EXACT_MATCH_LOGICAL_TABLE_SELECT_DATA_ONLY_PIPE1",
    /* EXACT_MATCH_LOGICAL_TABLE_SELECT_DATA_ONLY_PIPE2 */ "EXACT_MATCH_LOGICAL_TABLE_SELECT_DATA_ONLY_PIPE2",
    /* EXACT_MATCH_LOGICAL_TABLE_SELECT_DATA_ONLY_PIPE3 */ "EXACT_MATCH_LOGICAL_TABLE_SELECT_DATA_ONLY_PIPE3",
    /* EXACT_MATCH_LOGICAL_TABLE_SELECT_PIPE0 */ "EXACT_MATCH_LOGICAL_TABLE_SELECT_PIPE0",
    /* EXACT_MATCH_LOGICAL_TABLE_SELECT_PIPE1 */ "EXACT_MATCH_LOGICAL_TABLE_SELECT_PIPE1",
    /* EXACT_MATCH_LOGICAL_TABLE_SELECT_PIPE2 */ "EXACT_MATCH_LOGICAL_TABLE_SELECT_PIPE2",
    /* EXACT_MATCH_LOGICAL_TABLE_SELECT_PIPE3 */ "EXACT_MATCH_LOGICAL_TABLE_SELECT_PIPE3",
    /* EXACT_MATCH_LOGICAL_TABLE_SELECT_TCAM_ONLY */ "EXACT_MATCH_LOGICAL_TABLE_SELECT_TCAM_ONLY",
    /* EXACT_MATCH_LOGICAL_TABLE_SELECT_TCAM_ONLY_PIPE0 */ "EXACT_MATCH_LOGICAL_TABLE_SELECT_TCAM_ONLY_PIPE0",
    /* EXACT_MATCH_LOGICAL_TABLE_SELECT_TCAM_ONLY_PIPE1 */ "EXACT_MATCH_LOGICAL_TABLE_SELECT_TCAM_ONLY_PIPE1",
    /* EXACT_MATCH_LOGICAL_TABLE_SELECT_TCAM_ONLY_PIPE2 */ "EXACT_MATCH_LOGICAL_TABLE_SELECT_TCAM_ONLY_PIPE2",
    /* EXACT_MATCH_LOGICAL_TABLE_SELECT_TCAM_ONLY_PIPE3 */ "EXACT_MATCH_LOGICAL_TABLE_SELECT_TCAM_ONLY_PIPE3",
    /* EXACT_MATCH_QOS_ACTIONS_PROFILE */ "EXACT_MATCH_QOS_ACTIONS_PROFILE",
    /* EXACT_MATCH_QOS_ACTIONS_PROFILE_PIPE0 */ "EXACT_MATCH_QOS_ACTIONS_PROFILE_PIPE0",
    /* EXACT_MATCH_QOS_ACTIONS_PROFILE_PIPE1 */ "EXACT_MATCH_QOS_ACTIONS_PROFILE_PIPE1",
    /* EXACT_MATCH_QOS_ACTIONS_PROFILE_PIPE2 */ "EXACT_MATCH_QOS_ACTIONS_PROFILE_PIPE2",
    /* EXACT_MATCH_QOS_ACTIONS_PROFILE_PIPE3 */ "EXACT_MATCH_QOS_ACTIONS_PROFILE_PIPE3",
    /* EXP_TABLE                 */ "EXP_TABLE",
    /* EXT_ACL144_TCAM           */ "EXT_ACL144_TCAM",
    /* EXT_ACL144_TCAM_IPV4      */ "EXT_ACL144_TCAM_IPV4",
    /* EXT_ACL144_TCAM_IPV6      */ "EXT_ACL144_TCAM_IPV6",
    /* EXT_ACL144_TCAM_L2        */ "EXT_ACL144_TCAM_L2",
    /* EXT_ACL160_FP_POLICY_1X   */ "EXT_ACL160_FP_POLICY_1X",
    /* EXT_ACL160_FP_POLICY_2X   */ "EXT_ACL160_FP_POLICY_2X",
    /* EXT_ACL160_FP_POLICY_3X   */ "EXT_ACL160_FP_POLICY_3X",
    /* EXT_ACL160_FP_POLICY_4X   */ "EXT_ACL160_FP_POLICY_4X",
    /* EXT_ACL160_FP_POLICY_6X   */ "EXT_ACL160_FP_POLICY_6X",
    /* EXT_ACL160_TCAM           */ "EXT_ACL160_TCAM",
    /* EXT_ACL288_TCAM           */ "EXT_ACL288_TCAM",
    /* EXT_ACL288_TCAM_IPV4      */ "EXT_ACL288_TCAM_IPV4",
    /* EXT_ACL288_TCAM_L2        */ "EXT_ACL288_TCAM_L2",
    /* EXT_ACL320_FP_POLICY_1X   */ "EXT_ACL320_FP_POLICY_1X",
    /* EXT_ACL320_FP_POLICY_2X   */ "EXT_ACL320_FP_POLICY_2X",
    /* EXT_ACL320_FP_POLICY_3X   */ "EXT_ACL320_FP_POLICY_3X",
    /* EXT_ACL320_FP_POLICY_4X   */ "EXT_ACL320_FP_POLICY_4X",
    /* EXT_ACL320_FP_POLICY_6X   */ "EXT_ACL320_FP_POLICY_6X",
    /* EXT_ACL320_TCAM           */ "EXT_ACL320_TCAM",
    /* EXT_ACL360_TCAM_DATA      */ "EXT_ACL360_TCAM_DATA",
    /* EXT_ACL360_TCAM_DATA_IPV6_SHORT */ "EXT_ACL360_TCAM_DATA_IPV6_SHORT",
    /* EXT_ACL360_TCAM_MASK      */ "EXT_ACL360_TCAM_MASK",
    /* EXT_ACL360_TCAM_MASK_IPV6_SHORT */ "EXT_ACL360_TCAM_MASK_IPV6_SHORT",
    /* EXT_ACL432_TCAM_DATA      */ "EXT_ACL432_TCAM_DATA",
    /* EXT_ACL432_TCAM_DATA_IPV6_LONG */ "EXT_ACL432_TCAM_DATA_IPV6_LONG",
    /* EXT_ACL432_TCAM_DATA_L2_IPV4 */ "EXT_ACL432_TCAM_DATA_L2_IPV4",
    /* EXT_ACL432_TCAM_DATA_L2_IPV6 */ "EXT_ACL432_TCAM_DATA_L2_IPV6",
    /* EXT_ACL432_TCAM_MASK      */ "EXT_ACL432_TCAM_MASK",
    /* EXT_ACL432_TCAM_MASK_IPV6_LONG */ "EXT_ACL432_TCAM_MASK_IPV6_LONG",
    /* EXT_ACL432_TCAM_MASK_L2_IPV6 */ "EXT_ACL432_TCAM_MASK_L2_IPV6",
    /* EXT_ACL480_FP_POLICY_1X   */ "EXT_ACL480_FP_POLICY_1X",
    /* EXT_ACL480_FP_POLICY_2X   */ "EXT_ACL480_FP_POLICY_2X",
    /* EXT_ACL480_FP_POLICY_3X   */ "EXT_ACL480_FP_POLICY_3X",
    /* EXT_ACL480_FP_POLICY_4X   */ "EXT_ACL480_FP_POLICY_4X",
    /* EXT_ACL480_FP_POLICY_6X   */ "EXT_ACL480_FP_POLICY_6X",
    /* EXT_ACL480_TCAM_DATA      */ "EXT_ACL480_TCAM_DATA",
    /* EXT_ACL480_TCAM_MASK      */ "EXT_ACL480_TCAM_MASK",
    /* EXT_ACL80_FP_POLICY_1X    */ "EXT_ACL80_FP_POLICY_1X",
    /* EXT_ACL80_FP_POLICY_2X    */ "EXT_ACL80_FP_POLICY_2X",
    /* EXT_ACL80_FP_POLICY_3X    */ "EXT_ACL80_FP_POLICY_3X",
    /* EXT_ACL80_FP_POLICY_4X    */ "EXT_ACL80_FP_POLICY_4X",
    /* EXT_ACL80_FP_POLICY_6X    */ "EXT_ACL80_FP_POLICY_6X",
    /* EXT_ACL80_TCAM            */ "EXT_ACL80_TCAM",
    /* EXT_DEFIP_DATA            */ "EXT_DEFIP_DATA",
    /* EXT_DEFIP_DATA_IPV4       */ "EXT_DEFIP_DATA_IPV4",
    /* EXT_DEFIP_DATA_IPV6_64    */ "EXT_DEFIP_DATA_IPV6_64",
    /* EXT_DEFIP_DATA_IPV6_128   */ "EXT_DEFIP_DATA_IPV6_128",
    /* EXT_DST_HBITS             */ "EXT_DST_HBITS",
    /* EXT_DST_HIT_BITS          */ "EXT_DST_HIT_BITS",
    /* EXT_DST_HIT_BITS_IPV4     */ "EXT_DST_HIT_BITS_IPV4",
    /* EXT_DST_HIT_BITS_IPV4_UCAST */ "EXT_DST_HIT_BITS_IPV4_UCAST",
    /* EXT_DST_HIT_BITS_IPV4_UCAST_WIDE */ "EXT_DST_HIT_BITS_IPV4_UCAST_WIDE",
    /* EXT_DST_HIT_BITS_IPV6_64  */ "EXT_DST_HIT_BITS_IPV6_64",
    /* EXT_DST_HIT_BITS_IPV6_128 */ "EXT_DST_HIT_BITS_IPV6_128",
    /* EXT_DST_HIT_BITS_IPV6_128_UCAST */ "EXT_DST_HIT_BITS_IPV6_128_UCAST",
    /* EXT_DST_HIT_BITS_IPV6_128_UCAST_WIDE */ "EXT_DST_HIT_BITS_IPV6_128_UCAST_WIDE",
    /* EXT_DST_HIT_BITS_L2       */ "EXT_DST_HIT_BITS_L2",
    /* EXT_DST_HIT_BITS_L2_WIDE  */ "EXT_DST_HIT_BITS_L2_WIDE",
    /* EXT_FP_CNTR               */ "EXT_FP_CNTR",
    /* EXT_FP_CNTR8              */ "EXT_FP_CNTR8",
    /* EXT_FP_CNTR8_ACL144_IPV4  */ "EXT_FP_CNTR8_ACL144_IPV4",
    /* EXT_FP_CNTR8_ACL144_IPV6  */ "EXT_FP_CNTR8_ACL144_IPV6",
    /* EXT_FP_CNTR8_ACL144_L2    */ "EXT_FP_CNTR8_ACL144_L2",
    /* EXT_FP_CNTR8_ACL288_IPV4  */ "EXT_FP_CNTR8_ACL288_IPV4",
    /* EXT_FP_CNTR8_ACL288_L2    */ "EXT_FP_CNTR8_ACL288_L2",
    /* EXT_FP_CNTR8_ACL360_IPV6_SHORT */ "EXT_FP_CNTR8_ACL360_IPV6_SHORT",
    /* EXT_FP_CNTR8_ACL432_IPV6_LONG */ "EXT_FP_CNTR8_ACL432_IPV6_LONG",
    /* EXT_FP_CNTR8_ACL432_L2_IPV4 */ "EXT_FP_CNTR8_ACL432_L2_IPV4",
    /* EXT_FP_CNTR8_ACL432_L2_IPV6 */ "EXT_FP_CNTR8_ACL432_L2_IPV6",
    /* EXT_FP_CNTR_ACL144_IPV4   */ "EXT_FP_CNTR_ACL144_IPV4",
    /* EXT_FP_CNTR_ACL144_IPV6   */ "EXT_FP_CNTR_ACL144_IPV6",
    /* EXT_FP_CNTR_ACL144_L2     */ "EXT_FP_CNTR_ACL144_L2",
    /* EXT_FP_CNTR_ACL288_IPV4   */ "EXT_FP_CNTR_ACL288_IPV4",
    /* EXT_FP_CNTR_ACL288_L2     */ "EXT_FP_CNTR_ACL288_L2",
    /* EXT_FP_CNTR_ACL360_IPV6_SHORT */ "EXT_FP_CNTR_ACL360_IPV6_SHORT",
    /* EXT_FP_CNTR_ACL432_IPV6_LONG */ "EXT_FP_CNTR_ACL432_IPV6_LONG",
    /* EXT_FP_CNTR_ACL432_L2_IPV4 */ "EXT_FP_CNTR_ACL432_L2_IPV4",
    /* EXT_FP_CNTR_ACL432_L2_IPV6 */ "EXT_FP_CNTR_ACL432_L2_IPV6",
    /* EXT_FP_POLICY             */ "EXT_FP_POLICY",
    /* EXT_FP_POLICY_1X          */ "EXT_FP_POLICY_1X",
    /* EXT_FP_POLICY_2X          */ "EXT_FP_POLICY_2X",
    /* EXT_FP_POLICY_3X          */ "EXT_FP_POLICY_3X",
    /* EXT_FP_POLICY_4X          */ "EXT_FP_POLICY_4X",
    /* EXT_FP_POLICY_6X          */ "EXT_FP_POLICY_6X",
    /* EXT_FP_POLICY_ACL144_IPV4 */ "EXT_FP_POLICY_ACL144_IPV4",
    /* EXT_FP_POLICY_ACL144_IPV6 */ "EXT_FP_POLICY_ACL144_IPV6",
    /* EXT_FP_POLICY_ACL144_IPV4_1X */ "EXT_FP_POLICY_ACL144_IPV4_1X",
    /* EXT_FP_POLICY_ACL144_IPV4_2X */ "EXT_FP_POLICY_ACL144_IPV4_2X",
    /* EXT_FP_POLICY_ACL144_IPV4_3X */ "EXT_FP_POLICY_ACL144_IPV4_3X",
    /* EXT_FP_POLICY_ACL144_IPV4_4X */ "EXT_FP_POLICY_ACL144_IPV4_4X",
    /* EXT_FP_POLICY_ACL144_IPV4_6X */ "EXT_FP_POLICY_ACL144_IPV4_6X",
    /* EXT_FP_POLICY_ACL144_IPV6_1X */ "EXT_FP_POLICY_ACL144_IPV6_1X",
    /* EXT_FP_POLICY_ACL144_IPV6_2X */ "EXT_FP_POLICY_ACL144_IPV6_2X",
    /* EXT_FP_POLICY_ACL144_IPV6_3X */ "EXT_FP_POLICY_ACL144_IPV6_3X",
    /* EXT_FP_POLICY_ACL144_IPV6_4X */ "EXT_FP_POLICY_ACL144_IPV6_4X",
    /* EXT_FP_POLICY_ACL144_IPV6_6X */ "EXT_FP_POLICY_ACL144_IPV6_6X",
    /* EXT_FP_POLICY_ACL144_L2   */ "EXT_FP_POLICY_ACL144_L2",
    /* EXT_FP_POLICY_ACL144_L2_1X */ "EXT_FP_POLICY_ACL144_L2_1X",
    /* EXT_FP_POLICY_ACL144_L2_2X */ "EXT_FP_POLICY_ACL144_L2_2X",
    /* EXT_FP_POLICY_ACL144_L2_3X */ "EXT_FP_POLICY_ACL144_L2_3X",
    /* EXT_FP_POLICY_ACL144_L2_4X */ "EXT_FP_POLICY_ACL144_L2_4X",
    /* EXT_FP_POLICY_ACL144_L2_6X */ "EXT_FP_POLICY_ACL144_L2_6X",
    /* EXT_FP_POLICY_ACL288_IPV4 */ "EXT_FP_POLICY_ACL288_IPV4",
    /* EXT_FP_POLICY_ACL288_IPV4_1X */ "EXT_FP_POLICY_ACL288_IPV4_1X",
    /* EXT_FP_POLICY_ACL288_IPV4_2X */ "EXT_FP_POLICY_ACL288_IPV4_2X",
    /* EXT_FP_POLICY_ACL288_IPV4_3X */ "EXT_FP_POLICY_ACL288_IPV4_3X",
    /* EXT_FP_POLICY_ACL288_IPV4_4X */ "EXT_FP_POLICY_ACL288_IPV4_4X",
    /* EXT_FP_POLICY_ACL288_IPV4_6X */ "EXT_FP_POLICY_ACL288_IPV4_6X",
    /* EXT_FP_POLICY_ACL288_L2   */ "EXT_FP_POLICY_ACL288_L2",
    /* EXT_FP_POLICY_ACL288_L2_1X */ "EXT_FP_POLICY_ACL288_L2_1X",
    /* EXT_FP_POLICY_ACL288_L2_2X */ "EXT_FP_POLICY_ACL288_L2_2X",
    /* EXT_FP_POLICY_ACL288_L2_3X */ "EXT_FP_POLICY_ACL288_L2_3X",
    /* EXT_FP_POLICY_ACL288_L2_4X */ "EXT_FP_POLICY_ACL288_L2_4X",
    /* EXT_FP_POLICY_ACL288_L2_6X */ "EXT_FP_POLICY_ACL288_L2_6X",
    /* EXT_FP_POLICY_ACL360_IPV6_SHORT */ "EXT_FP_POLICY_ACL360_IPV6_SHORT",
    /* EXT_FP_POLICY_ACL360_IPV6_SHORT_1X */ "EXT_FP_POLICY_ACL360_IPV6_SHORT_1X",
    /* EXT_FP_POLICY_ACL360_IPV6_SHORT_2X */ "EXT_FP_POLICY_ACL360_IPV6_SHORT_2X",
    /* EXT_FP_POLICY_ACL360_IPV6_SHORT_3X */ "EXT_FP_POLICY_ACL360_IPV6_SHORT_3X",
    /* EXT_FP_POLICY_ACL360_IPV6_SHORT_4X */ "EXT_FP_POLICY_ACL360_IPV6_SHORT_4X",
    /* EXT_FP_POLICY_ACL360_IPV6_SHORT_6X */ "EXT_FP_POLICY_ACL360_IPV6_SHORT_6X",
    /* EXT_FP_POLICY_ACL432_IPV6_LONG */ "EXT_FP_POLICY_ACL432_IPV6_LONG",
    /* EXT_FP_POLICY_ACL432_IPV6_LONG_1X */ "EXT_FP_POLICY_ACL432_IPV6_LONG_1X",
    /* EXT_FP_POLICY_ACL432_IPV6_LONG_2X */ "EXT_FP_POLICY_ACL432_IPV6_LONG_2X",
    /* EXT_FP_POLICY_ACL432_IPV6_LONG_3X */ "EXT_FP_POLICY_ACL432_IPV6_LONG_3X",
    /* EXT_FP_POLICY_ACL432_IPV6_LONG_4X */ "EXT_FP_POLICY_ACL432_IPV6_LONG_4X",
    /* EXT_FP_POLICY_ACL432_IPV6_LONG_6X */ "EXT_FP_POLICY_ACL432_IPV6_LONG_6X",
    /* EXT_FP_POLICY_ACL432_L2_IPV4 */ "EXT_FP_POLICY_ACL432_L2_IPV4",
    /* EXT_FP_POLICY_ACL432_L2_IPV6 */ "EXT_FP_POLICY_ACL432_L2_IPV6",
    /* EXT_FP_POLICY_ACL432_L2_IPV4_1X */ "EXT_FP_POLICY_ACL432_L2_IPV4_1X",
    /* EXT_FP_POLICY_ACL432_L2_IPV4_2X */ "EXT_FP_POLICY_ACL432_L2_IPV4_2X",
    /* EXT_FP_POLICY_ACL432_L2_IPV4_3X */ "EXT_FP_POLICY_ACL432_L2_IPV4_3X",
    /* EXT_FP_POLICY_ACL432_L2_IPV4_4X */ "EXT_FP_POLICY_ACL432_L2_IPV4_4X",
    /* EXT_FP_POLICY_ACL432_L2_IPV4_6X */ "EXT_FP_POLICY_ACL432_L2_IPV4_6X",
    /* EXT_FP_POLICY_ACL432_L2_IPV6_1X */ "EXT_FP_POLICY_ACL432_L2_IPV6_1X",
    /* EXT_FP_POLICY_ACL432_L2_IPV6_2X */ "EXT_FP_POLICY_ACL432_L2_IPV6_2X",
    /* EXT_FP_POLICY_ACL432_L2_IPV6_3X */ "EXT_FP_POLICY_ACL432_L2_IPV6_3X",
    /* EXT_FP_POLICY_ACL432_L2_IPV6_4X */ "EXT_FP_POLICY_ACL432_L2_IPV6_4X",
    /* EXT_FP_POLICY_ACL432_L2_IPV6_6X */ "EXT_FP_POLICY_ACL432_L2_IPV6_6X",
    /* EXT_IFP_ACTION_PROFILE    */ "EXT_IFP_ACTION_PROFILE",
    /* EXT_IPV4_DEFIP            */ "EXT_IPV4_DEFIP",
    /* EXT_IPV4_DEFIP_TCAM       */ "EXT_IPV4_DEFIP_TCAM",
    /* EXT_IPV4_TCAM             */ "EXT_IPV4_TCAM",
    /* EXT_IPV4_UCAST            */ "EXT_IPV4_UCAST",
    /* EXT_IPV4_UCAST_TCAM       */ "EXT_IPV4_UCAST_TCAM",
    /* EXT_IPV4_UCAST_WIDE       */ "EXT_IPV4_UCAST_WIDE",
    /* EXT_IPV4_UCAST_WIDE_TCAM  */ "EXT_IPV4_UCAST_WIDE_TCAM",
    /* EXT_IPV6_128_DEFIP        */ "EXT_IPV6_128_DEFIP",
    /* EXT_IPV6_128_DEFIP_TCAM   */ "EXT_IPV6_128_DEFIP_TCAM",
    /* EXT_IPV6_128_TCAM         */ "EXT_IPV6_128_TCAM",
    /* EXT_IPV6_128_UCAST        */ "EXT_IPV6_128_UCAST",
    /* EXT_IPV6_128_UCAST_TCAM   */ "EXT_IPV6_128_UCAST_TCAM",
    /* EXT_IPV6_128_UCAST_WIDE   */ "EXT_IPV6_128_UCAST_WIDE",
    /* EXT_IPV6_128_UCAST_WIDE_TCAM */ "EXT_IPV6_128_UCAST_WIDE_TCAM",
    /* EXT_IPV6_64_DEFIP         */ "EXT_IPV6_64_DEFIP",
    /* EXT_IPV6_64_DEFIP_TCAM    */ "EXT_IPV6_64_DEFIP_TCAM",
    /* EXT_IPV6_64_TCAM          */ "EXT_IPV6_64_TCAM",
    /* EXT_L2_ENTRY              */ "EXT_L2_ENTRY",
    /* EXT_L2_ENTRY_1            */ "EXT_L2_ENTRY_1",
    /* EXT_L2_ENTRY_2            */ "EXT_L2_ENTRY_2",
    /* EXT_L2_ENTRY_DATA         */ "EXT_L2_ENTRY_DATA",
    /* EXT_L2_ENTRY_DATA_ONLY    */ "EXT_L2_ENTRY_DATA_ONLY",
    /* EXT_L2_ENTRY_DATA_ONLY_WIDE */ "EXT_L2_ENTRY_DATA_ONLY_WIDE",
    /* EXT_L2_ENTRY_TCAM         */ "EXT_L2_ENTRY_TCAM",
    /* EXT_L2_ENTRY_TCAM_WIDE    */ "EXT_L2_ENTRY_TCAM_WIDE",
    /* EXT_L2_MOD_FIFO           */ "EXT_L2_MOD_FIFO",
    /* EXT_L3_UCAST_DATA         */ "EXT_L3_UCAST_DATA",
    /* EXT_L3_UCAST_DATA_IPV4    */ "EXT_L3_UCAST_DATA_IPV4",
    /* EXT_L3_UCAST_DATA_IPV6_128 */ "EXT_L3_UCAST_DATA_IPV6_128",
    /* EXT_L3_UCAST_DATA_WIDE    */ "EXT_L3_UCAST_DATA_WIDE",
    /* EXT_L3_UCAST_DATA_WIDE_IPV4 */ "EXT_L3_UCAST_DATA_WIDE_IPV4",
    /* EXT_L3_UCAST_DATA_WIDE_IPV6_128 */ "EXT_L3_UCAST_DATA_WIDE_IPV6_128",
    /* EXT_LOC_SRC_HBITS         */ "EXT_LOC_SRC_HBITS",
    /* EXT_LOC_SRC_HIT_BITS_L2   */ "EXT_LOC_SRC_HIT_BITS_L2",
    /* EXT_LOC_SRC_HIT_BITS_L2_WIDE */ "EXT_LOC_SRC_HIT_BITS_L2_WIDE",
    /* EXT_SRC_HBITS             */ "EXT_SRC_HBITS",
    /* EXT_SRC_HIT_BITS          */ "EXT_SRC_HIT_BITS",
    /* EXT_SRC_HIT_BITS_IPV4     */ "EXT_SRC_HIT_BITS_IPV4",
    /* EXT_SRC_HIT_BITS_IPV4_UCAST */ "EXT_SRC_HIT_BITS_IPV4_UCAST",
    /* EXT_SRC_HIT_BITS_IPV4_UCAST_WIDE */ "EXT_SRC_HIT_BITS_IPV4_UCAST_WIDE",
    /* EXT_SRC_HIT_BITS_IPV6_64  */ "EXT_SRC_HIT_BITS_IPV6_64",
    /* EXT_SRC_HIT_BITS_IPV6_128 */ "EXT_SRC_HIT_BITS_IPV6_128",
    /* EXT_SRC_HIT_BITS_IPV6_128_UCAST */ "EXT_SRC_HIT_BITS_IPV6_128_UCAST",
    /* EXT_SRC_HIT_BITS_IPV6_128_UCAST_WIDE */ "EXT_SRC_HIT_BITS_IPV6_128_UCAST_WIDE",
    /* EXT_SRC_HIT_BITS_L2       */ "EXT_SRC_HIT_BITS_L2",
    /* EXT_SRC_HIT_BITS_L2_WIDE  */ "EXT_SRC_HIT_BITS_L2_WIDE",
    /* EXT_TCAM_VBIT             */ "EXT_TCAM_VBIT",
    /* EXT_TCAM_VBIT_ACL80       */ "EXT_TCAM_VBIT_ACL80",
    /* EXT_TCAM_VBIT_ACL160      */ "EXT_TCAM_VBIT_ACL160",
    /* EXT_TCAM_VBIT_ACL320      */ "EXT_TCAM_VBIT_ACL320",
    /* EXT_TCAM_VBIT_ACL480      */ "EXT_TCAM_VBIT_ACL480",
    /* EXT_TCAM_VBIT_DEFIP_IPV4  */ "EXT_TCAM_VBIT_DEFIP_IPV4",
    /* EXT_TCAM_VBIT_DEFIP_IPV6_64 */ "EXT_TCAM_VBIT_DEFIP_IPV6_64",
    /* EXT_TCAM_VBIT_DEFIP_IPV6_128 */ "EXT_TCAM_VBIT_DEFIP_IPV6_128",
    /* EXT_TCAM_VBIT_IPV4_UCAST  */ "EXT_TCAM_VBIT_IPV4_UCAST",
    /* EXT_TCAM_VBIT_IPV4_UCAST_WIDE */ "EXT_TCAM_VBIT_IPV4_UCAST_WIDE",
    /* EXT_TCAM_VBIT_IPV6_128_UCAST */ "EXT_TCAM_VBIT_IPV6_128_UCAST",
    /* EXT_TCAM_VBIT_IPV6_128_UCAST_WIDE */ "EXT_TCAM_VBIT_IPV6_128_UCAST_WIDE",
    /* EXT_TCAM_VBIT_L2_ENTRY_1  */ "EXT_TCAM_VBIT_L2_ENTRY_1",
    /* EXT_TCAM_VBIT_L2_ENTRY_2  */ "EXT_TCAM_VBIT_L2_ENTRY_2",
    /* EXT_TM_MANAGED_PORT       */ "EXT_TM_MANAGED_PORT",
    /* FAST_TRUNK_GROUP          */ "FAST_TRUNK_GROUP",
    /* FCOE_HOP_COUNT_FN         */ "FCOE_HOP_COUNT_FN",
    /* FCR_EFMSM                 */ "FCR_EFMSM",
    /* FCR_EFMS_SOURCE_PIPE      */ "FCR_EFMS_SOURCE_PIPE",
    /* FCR_FCR_CRM_0             */ "FCR_FCR_CRM_0",
    /* FCR_FCR_CRM_1             */ "FCR_FCR_CRM_1",
    /* FCR_FCR_CRM_2             */ "FCR_FCR_CRM_2",
    /* FCR_FCR_CRM_3             */ "FCR_FCR_CRM_3",
    /* FCR_FCR_CRM_4             */ "FCR_FCR_CRM_4",
    /* FCR_FCR_CRM_5             */ "FCR_FCR_CRM_5",
    /* FCR_FCR_CRM_6             */ "FCR_FCR_CRM_6",
    /* FCR_FCR_CRM_A             */ "FCR_FCR_CRM_A",
    /* FCR_FCR_CRM_B             */ "FCR_FCR_CRM_B",
    /* FCR_LOCAL_FIFOS           */ "FCR_LOCAL_FIFOS",
    /* FCT_FCT_REACH_OUT         */ "FCT_FCT_REACH_OUT",
    /* FC_CREDITS                */ "FC_CREDITS",
    /* FC_HEADER_TYPE            */ "FC_HEADER_TYPE",
    /* FC_MAP_PROFILE            */ "FC_MAP_PROFILE",
    /* FDA_FDA_MC                */ "FDA_FDA_MC",
    /* FDA_MEM_1002000           */ "FDA_MEM_1002000",
    /* FDA_MEM_1003000           */ "FDA_MEM_1003000",
    /* FDA_MEM_1004000           */ "FDA_MEM_1004000",
    /* FDA_MEM_1005000           */ "FDA_MEM_1005000",
    /* FDA_MEM_1006000           */ "FDA_MEM_1006000",
    /* FDA_MEM_1007000           */ "FDA_MEM_1007000",
    /* FDA_MEM_1008000           */ "FDA_MEM_1008000",
    /* FDA_MEM_1009000           */ "FDA_MEM_1009000",
    /* FDA_MEM_1010000           */ "FDA_MEM_1010000",
    /* FDA_MEM_1011000           */ "FDA_MEM_1011000",
    /* FDA_MEM_100A000           */ "FDA_MEM_100A000",
    /* FDA_MEM_100C000           */ "FDA_MEM_100C000",
    /* FDA_MEM_100E000           */ "FDA_MEM_100E000",
    /* FDR_FDR_MC                */ "FDR_FDR_MC",
    /* FDR_MEM_100000            */ "FDR_MEM_100000",
    /* FDR_MEM_200000            */ "FDR_MEM_200000",
    /* FDR_MEM_300000            */ "FDR_MEM_300000",
    /* FDR_MEM_400000            */ "FDR_MEM_400000",
    /* FDR_MEM_500000            */ "FDR_MEM_500000",
    /* FDR_MEM_600000            */ "FDR_MEM_600000",
    /* FDR_MEM_700000            */ "FDR_MEM_700000",
    /* FDR_MEM_800000            */ "FDR_MEM_800000",
    /* FDR_MEM_900000            */ "FDR_MEM_900000",
    /* FDR_MEM_1300000           */ "FDR_MEM_1300000",
    /* FDR_MEM_1400000           */ "FDR_MEM_1400000",
    /* FDR_MEM_1500000           */ "FDR_MEM_1500000",
    /* FDR_MEM_A00000            */ "FDR_MEM_A00000",
    /* FDR_MEM_B00000            */ "FDR_MEM_B00000",
    /* FDR_MEM_C00000            */ "FDR_MEM_C00000",
    /* FDTL_MCT_PAYLOAD          */ "FDTL_MCT_PAYLOAD",
    /* FDT_IN_BAND_MEM           */ "FDT_IN_BAND_MEM",
    /* FDT_IPT_CTRL_FIFO         */ "FDT_IPT_CTRL_FIFO",
    /* FDT_IPT_DESC              */ "FDT_IPT_DESC",
    /* FDT_IPT_MESH_MC           */ "FDT_IPT_MESH_MC",
    /* FDT_IPT_PAYLOAD           */ "FDT_IPT_PAYLOAD",
    /* FDT_IPT_PAYLOAD_FIFO      */ "FDT_IPT_PAYLOAD_FIFO",
    /* FDT_IRE_DESC              */ "FDT_IRE_DESC",
    /* FDT_IRE_PAYLOAD           */ "FDT_IRE_PAYLOAD",
    /* FDT_IRE_TDM_FIFO          */ "FDT_IRE_TDM_FIFO",
    /* FDT_IRE_TDM_MASKS         */ "FDT_IRE_TDM_MASKS",
    /* FDT_MEM_100000            */ "FDT_MEM_100000",
    /* FDT_MESH_MC               */ "FDT_MESH_MC",
    /* FDT_WFD                   */ "FDT_WFD",
    /* FF_FC_CONFIG              */ "FF_FC_CONFIG",
    /* FF_FC_MEM_CONFIG          */ "FF_FC_MEM_CONFIG",
    /* FIFO_GROUP_MAP_TABLE      */ "FIFO_GROUP_MAP_TABLE",
    /* FIFO_MAP_TABLE            */ "FIFO_MAP_TABLE",
    /* FIFO_SHAPER_TABLE_0       */ "FIFO_SHAPER_TABLE_0",
    /* FIFO_SHAPER_TABLE_1       */ "FIFO_SHAPER_TABLE_1",
    /* FIFO_SHAPER_TABLE_2       */ "FIFO_SHAPER_TABLE_2",
    /* FIFO_SHAPER_TABLE_3       */ "FIFO_SHAPER_TABLE_3",
    /* FIFO_WERR_TABLE           */ "FIFO_WERR_TABLE",
    /* FILTERMATCHCOUNT          */ "FILTERMATCHCOUNT",
    /* FLOOD_LEARN_MATCH_VLANS_PORT_A */ "FLOOD_LEARN_MATCH_VLANS_PORT_A",
    /* FLOOD_LEARN_MATCH_VLANS_PORT_B */ "FLOOD_LEARN_MATCH_VLANS_PORT_B",
    /* FLOW_CONTROL_BASE_TABLE   */ "FLOW_CONTROL_BASE_TABLE",
    /* FLOW_CONTROL_MAP_TABLE    */ "FLOW_CONTROL_MAP_TABLE",
    /* FLOW_CONTROL_STATE_TABLE  */ "FLOW_CONTROL_STATE_TABLE",
    /* FLOW_CONTROL_TRANSLATE_TABLE */ "FLOW_CONTROL_TRANSLATE_TABLE",
    /* FLUSH_PENDING             */ "FLUSH_PENDING",
    /* FMAC_RX_FEC_BUFFER_0      */ "FMAC_RX_FEC_BUFFER_0",
    /* FMAC_RX_FEC_BUFFER_1      */ "FMAC_RX_FEC_BUFFER_1",
    /* FMAC_RX_RRR_CTRL          */ "FMAC_RX_RRR_CTRL",
    /* FMAC_RX_RRR_DATA          */ "FMAC_RX_RRR_DATA",
    /* FMAC_RX_RRR_HEADER        */ "FMAC_RX_RRR_HEADER",
    /* FMAC_TX_TRR_DATA_HEADER   */ "FMAC_TX_TRR_DATA_HEADER",
    /* FMAC_TX_TRR_DATA_PAYLOAD  */ "FMAC_TX_TRR_DATA_PAYLOAD",
    /* FPEM_ECC                  */ "FPEM_ECC",
    /* FPEM_ECC_PIPE0            */ "FPEM_ECC_PIPE0",
    /* FPEM_ECC_PIPE1            */ "FPEM_ECC_PIPE1",
    /* FPEM_ECC_PIPE2            */ "FPEM_ECC_PIPE2",
    /* FPEM_ECC_PIPE3            */ "FPEM_ECC_PIPE3",
    /* FPEM_LP                   */ "FPEM_LP",
    /* FP_COUNTER_TABLE          */ "FP_COUNTER_TABLE",
    /* FP_COUNTER_TABLE_X        */ "FP_COUNTER_TABLE_X",
    /* FP_COUNTER_TABLE_Y        */ "FP_COUNTER_TABLE_Y",
    /* FP_FLEX_KEY_SELECTOR      */ "FP_FLEX_KEY_SELECTOR",
    /* FP_GLOBAL_MASK_TCAM       */ "FP_GLOBAL_MASK_TCAM",
    /* FP_GLOBAL_MASK_TCAM_X     */ "FP_GLOBAL_MASK_TCAM_X",
    /* FP_GLOBAL_MASK_TCAM_Y     */ "FP_GLOBAL_MASK_TCAM_Y",
    /* FP_GM_FIELDS              */ "FP_GM_FIELDS",
    /* FP_GM_FIELDS_X            */ "FP_GM_FIELDS_X",
    /* FP_GM_FIELDS_Y            */ "FP_GM_FIELDS_Y",
    /* FP_HG_CLASSID_SELECT      */ "FP_HG_CLASSID_SELECT",
    /* FP_I2E_CLASSID_SELECT     */ "FP_I2E_CLASSID_SELECT",
    /* FP_METER_CONTROL          */ "FP_METER_CONTROL",
    /* FP_METER_TABLE            */ "FP_METER_TABLE",
    /* FP_METER_TABLE_X          */ "FP_METER_TABLE_X",
    /* FP_METER_TABLE_Y          */ "FP_METER_TABLE_Y",
    /* FP_POLICY_TABLE           */ "FP_POLICY_TABLE",
    /* FP_PORT_FIELD_SEL         */ "FP_PORT_FIELD_SEL",
    /* FP_PORT_METER_MAP         */ "FP_PORT_METER_MAP",
    /* FP_RANGE_CHECK            */ "FP_RANGE_CHECK",
    /* FP_SC_BCAST_METER_TABLE   */ "FP_SC_BCAST_METER_TABLE",
    /* FP_SC_DLF_METER_TABLE     */ "FP_SC_DLF_METER_TABLE",
    /* FP_SC_MCAST_METER_TABLE   */ "FP_SC_MCAST_METER_TABLE",
    /* FP_SC_METER_TABLE         */ "FP_SC_METER_TABLE",
    /* FP_SLICE_ENTRY_PORT_SEL   */ "FP_SLICE_ENTRY_PORT_SEL",
    /* FP_SLICE_KEY_CONTROL      */ "FP_SLICE_KEY_CONTROL",
    /* FP_SLICE_MAP              */ "FP_SLICE_MAP",
    /* FP_STORM_CONTROL_METERS   */ "FP_STORM_CONTROL_METERS",
    /* FP_STORM_CONTROL_METERS_X */ "FP_STORM_CONTROL_METERS_X",
    /* FP_STORM_CONTROL_METERS_Y */ "FP_STORM_CONTROL_METERS_Y",
    /* FP_TCAM                   */ "FP_TCAM",
    /* FP_TCAM_PLUS_POLICY       */ "FP_TCAM_PLUS_POLICY",
    /* FP_TCAM_X                 */ "FP_TCAM_X",
    /* FP_TCAM_Y                 */ "FP_TCAM_Y",
    /* FP_UDF_OFFSET             */ "UDF_OFFSET",
    /* FP_UDF_OFFSET_PIPE0       */ "UDF_OFFSET_PIPE0",
    /* FP_UDF_OFFSET_PIPE1       */ "UDF_OFFSET_PIPE1",
    /* FP_UDF_OFFSET_PIPE2       */ "UDF_OFFSET_PIPE2",
    /* FP_UDF_OFFSET_PIPE3       */ "UDF_OFFSET_PIPE3",
    /* FP_UDF_TCAM               */ "UDF_TCAM",
    /* FP_UDF_TCAM_PIPE0         */ "UDF_TCAM_PIPE0",
    /* FP_UDF_TCAM_PIPE1         */ "UDF_TCAM_PIPE1",
    /* FP_UDF_TCAM_PIPE2         */ "UDF_TCAM_PIPE2",
    /* FP_UDF_TCAM_PIPE3         */ "UDF_TCAM_PIPE3",
    /* FQP_BUF_LINK              */ "FQP_BUF_LINK",
    /* FQP_DBF_PIPE_FIFO         */ "FQP_DBF_PIPE_FIFO",
    /* FQP_ETS_CRDT_TABLE        */ "FQP_ETS_CRDT_TABLE",
    /* FQP_FQP_NIF_PORT_MUX      */ "FQP_FQP_NIF_PORT_MUX",
    /* FQP_OTM_METER_CRDT_BALANCE */ "FQP_OTM_METER_CRDT_BALANCE",
    /* FQP_OTM_METER_NIF_DC      */ "FQP_OTM_METER_NIF_DC",
    /* FQP_OTM_METER_TABLE       */ "FQP_OTM_METER_TABLE",
    /* FQP_PER_IFC_CFG           */ "FQP_PER_IFC_CFG",
    /* FQP_PHANTOM_QS_CFG        */ "FQP_PHANTOM_QS_CFG",
    /* FQP_RCNT                  */ "FQP_RCNT",
    /* FQP_TXQ                   */ "FQP_TXQ",
    /* FQP_TXQ_NO_BUF            */ "FQP_TXQ_NO_BUF",
    /* FRAME_PARSING             */ "FRAME_PARSING",
    /* FSRD_FSRD_PROM_MEM        */ "FSRD_FSRD_PROM_MEM",
    /* FSRD_FSRD_WL_EXT_MEM      */ "FSRD_FSRD_WL_EXT_MEM",
    /* FSRD_MAC_OUTPUT_BUFFER    */ "FSRD_MAC_OUTPUT_BUFFER",
    /* FT_AGE_PROFILE            */ "FT_AGE_PROFILE",
    /* FT_DST_LAG_CONFIG         */ "FT_DST_LAG_CONFIG",
    /* FT_DST_PORT_CONFIG        */ "FT_DST_PORT_CONFIG",
    /* FT_EOP_TBL                */ "FT_EOP_TBL",
    /* FT_EXPORT_CNTR_ONLY       */ "FT_EXPORT_CNTR_ONLY",
    /* FT_EXPORT_DATA_ONLY       */ "FT_EXPORT_DATA_ONLY",
    /* FT_EXPORT_FIFO            */ "FT_EXPORT_FIFO",
    /* FT_L4PORT                 */ "FT_L4PORT",
    /* FT_POLICY                 */ "FT_POLICY",
    /* FT_SESSION                */ "FT_SESSION",
    /* FT_SESSION_IPV6           */ "FT_SESSION_IPV6",
    /* GLOBAL_STATS              */ "GLOBAL_STATS",
    /* GPORT_EHG_RX_TUNNEL_DATA  */ "GPORT_EHG_RX_TUNNEL_DATA",
    /* GPORT_EHG_RX_TUNNEL_MASK  */ "GPORT_EHG_RX_TUNNEL_MASK",
    /* GPORT_EHG_TX_TUNNEL_DATA  */ "GPORT_EHG_TX_TUNNEL_DATA",
    /* GPORT_WC_UCMEM_DATA       */ "GPORT_WC_UCMEM_DATA",
    /* GROUP_MAX_SHAPER_TABLE    */ "GROUP_MAX_SHAPER_TABLE",
    /* GROUP_MEMBER_TABLE        */ "GROUP_MEMBER_TABLE",
    /* GTP_PORT_TABLE            */ "GTP_PORT_TABLE",
    /* HBC_HBM_PHY_CH_REGISTER_ACCESS */ "HBC_HBM_PHY_CH_REGISTER_ACCESS",
    /* HBC_RDR_CHUNK_STORAGE     */ "HBC_RDR_CHUNK_STORAGE",
    /* HBC_RDR_INFO_FIFO         */ "HBC_RDR_INFO_FIFO",
    /* HBC_READ_DATA_ASYNC_FIFO  */ "HBC_READ_DATA_ASYNC_FIFO",
    /* HBC_READ_DATA_REORDER     */ "HBC_READ_DATA_REORDER",
    /* HBC_READ_PER_BANK_QUEUES  */ "HBC_READ_PER_BANK_QUEUES",
    /* HBC_WRITE_DATA_ASYNC_FIFO */ "HBC_WRITE_DATA_ASYNC_FIFO",
    /* HBC_WRITE_DATA_BUFFER     */ "HBC_WRITE_DATA_BUFFER",
    /* HBC_WRITE_PER_BANK_QUEUES */ "HBC_WRITE_PER_BANK_QUEUES",
    /* HBMC_HBM_PHY_CHM_REGISTER_ACCESS */ "HBMC_HBM_PHY_CHM_REGISTER_ACCESS",
    /* HEAD_LLA                  */ "HEAD_LLA",
    /* HGT_DLB_CONTROL           */ "HGT_DLB_CONTROL",
    /* HG_TRUNK_BITMAP           */ "HG_TRUNK_BITMAP",
    /* HG_TRUNK_FAILOVER_ENABLE  */ "HG_TRUNK_FAILOVER_ENABLE",
    /* HG_TRUNK_FAILOVER_SET     */ "HG_TRUNK_FAILOVER_SET",
    /* HG_TRUNK_GROUP            */ "HG_TRUNK_GROUP",
    /* HG_TRUNK_MEMBER           */ "HG_TRUNK_MEMBER",
    /* HG_TRUNK_MODE             */ "HG_TRUNK_MODE",
    /* HG_TRUNK_RR_CNT           */ "HG_TRUNK_GROUP_RRLB_CNT",
    /* HG_TRUNK_RR_CNT_PIPE0     */ "HG_TRUNK_GROUP_RRLB_CNT_PIPE0",
    /* HG_TRUNK_RR_CNT_PIPE1     */ "HG_TRUNK_GROUP_RRLB_CNT_PIPE1",
    /* HG_TRUNK_RR_CNT_PIPE2     */ "HG_TRUNK_GROUP_RRLB_CNT_PIPE2",
    /* HG_TRUNK_RR_CNT_PIPE3     */ "HG_TRUNK_GROUP_RRLB_CNT_PIPE3",
    /* HIGIG_TRUNK_CONTROL       */ "HIGIG_TRUNK_CONTROL",
    /* HPTE_DQUEUE_LOOKUP        */ "HPTE_DQUEUE_LOOKUP",
    /* HPTE_EG_DEQ_RESPONSE      */ "HPTE_EG_DEQ_RESPONSE",
    /* HPTE_EG_PREFETCH_FIFO     */ "HPTE_EG_PREFETCH_FIFO",
    /* HPTE_IG_DEQ_RESPONSE      */ "HPTE_IG_DEQ_RESPONSE",
    /* HPTE_IG_PREFETCH_FIFO     */ "HPTE_IG_PREFETCH_FIFO",
    /* HPTE_QUEUE_CONTEXT        */ "HPTE_QUEUE_CONTEXT",
    /* HPTE_WDRR_CREDIT_CFG      */ "HPTE_WDRR_CREDIT_CFG",
    /* HPTE_WDRR_STATE           */ "HPTE_WDRR_STATE",
    /* HSP_SCHED_L0_ACCUM_COMP_MEM_0 */ "HSP_SCHED_L0_ACCUM_COMP_MEM_0",
    /* HSP_SCHED_L0_ACCUM_COMP_MEM_1 */ "HSP_SCHED_L0_ACCUM_COMP_MEM_1",
    /* HSP_SCHED_L0_CREDIT_MEM_0 */ "HSP_SCHED_L0_CREDIT_MEM_0",
    /* HSP_SCHED_L0_CREDIT_MEM_1 */ "HSP_SCHED_L0_CREDIT_MEM_1",
    /* HSP_SCHED_L1_ACCUM_COMP_MEM_0 */ "HSP_SCHED_L1_ACCUM_COMP_MEM_0",
    /* HSP_SCHED_L1_ACCUM_COMP_MEM_1 */ "HSP_SCHED_L1_ACCUM_COMP_MEM_1",
    /* HSP_SCHED_L1_CREDIT_MEM_0 */ "HSP_SCHED_L1_CREDIT_MEM_0",
    /* HSP_SCHED_L1_CREDIT_MEM_1 */ "HSP_SCHED_L1_CREDIT_MEM_1",
    /* HSP_SCHED_L2_ACCUM_COMP_MEM_0 */ "HSP_SCHED_L2_ACCUM_COMP_MEM_0",
    /* HSP_SCHED_L2_ACCUM_COMP_MEM_1 */ "HSP_SCHED_L2_ACCUM_COMP_MEM_1",
    /* HSP_SCHED_L2_CREDIT_MEM_0 */ "HSP_SCHED_L2_CREDIT_MEM_0",
    /* HSP_SCHED_L2_CREDIT_MEM_1 */ "HSP_SCHED_L2_CREDIT_MEM_1",
    /* HSP_UCQ_FREE              */ "HSP_UCQ_FREE",
    /* HSP_UCQ_UCQE              */ "HSP_UCQ_FREE",
    /* IARB_ING_PHYSICAL_PORT    */ "IARB_ING_PHYSICAL_PORT",
    /* IARB_ING_PORT_TABLE       */ "IARB_ING_PORT_TABLE",
    /* IARB_MAIN_TDM             */ "IARB_MAIN_TDM",
    /* IARB_MAIN_TDM_X           */ "IARB_MAIN_TDM_X",
    /* IARB_MAIN_TDM_Y           */ "IARB_MAIN_TDM_Y",
    /* IARB_TDM_TABLE            */ "IARB_TDM_TABLE",
    /* IARB_TDM_TABLE_1          */ "IARB_TDM_TABLE_1",
    /* IBOD_MOOSE_CLP0_CTRL_MEM  */ "IBOD_MOOSE_CLP0_CTRL_MEM",
    /* IBOD_MOOSE_CLP0_DATA_MEM_0 */ "IBOD_MOOSE_CLP0_DATA_MEM_0",
    /* IBOD_MOOSE_CLP0_DATA_MEM_1 */ "IBOD_MOOSE_CLP0_DATA_MEM_1",
    /* IBOD_MOOSE_CLP1_CTRL_MEM  */ "IBOD_MOOSE_CLP1_CTRL_MEM",
    /* IBOD_MOOSE_CLP1_DATA_MEM_0 */ "IBOD_MOOSE_CLP1_DATA_MEM_0",
    /* IBOD_MOOSE_CLP1_DATA_MEM_1 */ "IBOD_MOOSE_CLP1_DATA_MEM_1",
    /* IBOD_MOOSE_CLP2_CTRL_MEM  */ "IBOD_MOOSE_CLP2_CTRL_MEM",
    /* IBOD_MOOSE_CLP2_DATA_MEM_0 */ "IBOD_MOOSE_CLP2_DATA_MEM_0",
    /* IBOD_MOOSE_CLP2_DATA_MEM_1 */ "IBOD_MOOSE_CLP2_DATA_MEM_1",
    /* IBOD_MOOSE_XLP0_CTRL_MEM  */ "IBOD_MOOSE_XLP0_CTRL_MEM",
    /* IBOD_MOOSE_XLP0_DATA_MEM  */ "IBOD_MOOSE_XLP0_DATA_MEM",
    /* IBOD_MOOSE_XLP1_CTRL_MEM  */ "IBOD_MOOSE_XLP1_CTRL_MEM",
    /* IBOD_MOOSE_XLP1_DATA_MEM  */ "IBOD_MOOSE_XLP1_DATA_MEM",
    /* IBOD_MOOSE_XTP0_CTRL_MEM  */ "IBOD_MOOSE_XTP0_CTRL_MEM",
    /* IBOD_MOOSE_XTP0_DATA_MEM  */ "IBOD_MOOSE_XTP0_DATA_MEM",
    /* IBOD_MOOSE_XTP1_CTRL_MEM  */ "IBOD_MOOSE_XTP1_CTRL_MEM",
    /* IBOD_MOOSE_XTP1_DATA_MEM  */ "IBOD_MOOSE_XTP1_DATA_MEM",
    /* IBOD_MOOSE_XTP2_CTRL_MEM  */ "IBOD_MOOSE_XTP2_CTRL_MEM",
    /* IBOD_MOOSE_XTP2_DATA_MEM  */ "IBOD_MOOSE_XTP2_DATA_MEM",
    /* IBOD_MOOSE_XTP3_CTRL_MEM  */ "IBOD_MOOSE_XTP3_CTRL_MEM",
    /* IBOD_MOOSE_XTP3_DATA_MEM  */ "IBOD_MOOSE_XTP3_DATA_MEM",
    /* ICONTROL_OPCODE_BITMAP    */ "ICONTROL_OPCODE_BITMAP",
    /* IDB_DBM_12K               */ "IDB_DBM_12K",
    /* IDB_DBM_1K                */ "IDB_DBM_1K",
    /* IDB_DBM_8K                */ "IDB_DBM_8K",
    /* IDB_OBM0_DSCP_MAP_PORT0   */ "IDB_OBM0_DSCP_MAP_PORT0",
    /* IDB_OBM0_DSCP_MAP_PORT1   */ "IDB_OBM0_DSCP_MAP_PORT1",
    /* IDB_OBM0_DSCP_MAP_PORT2   */ "IDB_OBM0_DSCP_MAP_PORT2",
    /* IDB_OBM0_DSCP_MAP_PORT3   */ "IDB_OBM0_DSCP_MAP_PORT3",
    /* IDB_OBM0_DSCP_MAP_PORT0_PIPE0 */ "IDB_OBM0_DSCP_MAP_PORT0_PIPE0",
    /* IDB_OBM0_DSCP_MAP_PORT0_PIPE1 */ "IDB_OBM0_DSCP_MAP_PORT0_PIPE1",
    /* IDB_OBM0_DSCP_MAP_PORT0_PIPE2 */ "IDB_OBM0_DSCP_MAP_PORT0_PIPE2",
    /* IDB_OBM0_DSCP_MAP_PORT0_PIPE3 */ "IDB_OBM0_DSCP_MAP_PORT0_PIPE3",
    /* IDB_OBM0_DSCP_MAP_PORT1_PIPE0 */ "IDB_OBM0_DSCP_MAP_PORT1_PIPE0",
    /* IDB_OBM0_DSCP_MAP_PORT1_PIPE1 */ "IDB_OBM0_DSCP_MAP_PORT1_PIPE1",
    /* IDB_OBM0_DSCP_MAP_PORT1_PIPE2 */ "IDB_OBM0_DSCP_MAP_PORT1_PIPE2",
    /* IDB_OBM0_DSCP_MAP_PORT1_PIPE3 */ "IDB_OBM0_DSCP_MAP_PORT1_PIPE3",
    /* IDB_OBM0_DSCP_MAP_PORT2_PIPE0 */ "IDB_OBM0_DSCP_MAP_PORT2_PIPE0",
    /* IDB_OBM0_DSCP_MAP_PORT2_PIPE1 */ "IDB_OBM0_DSCP_MAP_PORT2_PIPE1",
    /* IDB_OBM0_DSCP_MAP_PORT2_PIPE2 */ "IDB_OBM0_DSCP_MAP_PORT2_PIPE2",
    /* IDB_OBM0_DSCP_MAP_PORT2_PIPE3 */ "IDB_OBM0_DSCP_MAP_PORT2_PIPE3",
    /* IDB_OBM0_DSCP_MAP_PORT3_PIPE0 */ "IDB_OBM0_DSCP_MAP_PORT3_PIPE0",
    /* IDB_OBM0_DSCP_MAP_PORT3_PIPE1 */ "IDB_OBM0_DSCP_MAP_PORT3_PIPE1",
    /* IDB_OBM0_DSCP_MAP_PORT3_PIPE2 */ "IDB_OBM0_DSCP_MAP_PORT3_PIPE2",
    /* IDB_OBM0_DSCP_MAP_PORT3_PIPE3 */ "IDB_OBM0_DSCP_MAP_PORT3_PIPE3",
    /* IDB_OBM0_ETAG_MAP_PORT0   */ "IDB_OBM0_ETAG_MAP_PORT0",
    /* IDB_OBM0_ETAG_MAP_PORT1   */ "IDB_OBM0_ETAG_MAP_PORT1",
    /* IDB_OBM0_ETAG_MAP_PORT2   */ "IDB_OBM0_ETAG_MAP_PORT2",
    /* IDB_OBM0_ETAG_MAP_PORT3   */ "IDB_OBM0_ETAG_MAP_PORT3",
    /* IDB_OBM0_ETAG_MAP_PORT0_PIPE0 */ "IDB_OBM0_ETAG_MAP_PORT0_PIPE0",
    /* IDB_OBM0_ETAG_MAP_PORT0_PIPE1 */ "IDB_OBM0_ETAG_MAP_PORT0_PIPE1",
    /* IDB_OBM0_ETAG_MAP_PORT0_PIPE2 */ "IDB_OBM0_ETAG_MAP_PORT0_PIPE2",
    /* IDB_OBM0_ETAG_MAP_PORT0_PIPE3 */ "IDB_OBM0_ETAG_MAP_PORT0_PIPE3",
    /* IDB_OBM0_ETAG_MAP_PORT1_PIPE0 */ "IDB_OBM0_ETAG_MAP_PORT1_PIPE0",
    /* IDB_OBM0_ETAG_MAP_PORT1_PIPE1 */ "IDB_OBM0_ETAG_MAP_PORT1_PIPE1",
    /* IDB_OBM0_ETAG_MAP_PORT1_PIPE2 */ "IDB_OBM0_ETAG_MAP_PORT1_PIPE2",
    /* IDB_OBM0_ETAG_MAP_PORT1_PIPE3 */ "IDB_OBM0_ETAG_MAP_PORT1_PIPE3",
    /* IDB_OBM0_ETAG_MAP_PORT2_PIPE0 */ "IDB_OBM0_ETAG_MAP_PORT2_PIPE0",
    /* IDB_OBM0_ETAG_MAP_PORT2_PIPE1 */ "IDB_OBM0_ETAG_MAP_PORT2_PIPE1",
    /* IDB_OBM0_ETAG_MAP_PORT2_PIPE2 */ "IDB_OBM0_ETAG_MAP_PORT2_PIPE2",
    /* IDB_OBM0_ETAG_MAP_PORT2_PIPE3 */ "IDB_OBM0_ETAG_MAP_PORT2_PIPE3",
    /* IDB_OBM0_ETAG_MAP_PORT3_PIPE0 */ "IDB_OBM0_ETAG_MAP_PORT3_PIPE0",
    /* IDB_OBM0_ETAG_MAP_PORT3_PIPE1 */ "IDB_OBM0_ETAG_MAP_PORT3_PIPE1",
    /* IDB_OBM0_ETAG_MAP_PORT3_PIPE2 */ "IDB_OBM0_ETAG_MAP_PORT3_PIPE2",
    /* IDB_OBM0_ETAG_MAP_PORT3_PIPE3 */ "IDB_OBM0_ETAG_MAP_PORT3_PIPE3",
    /* IDB_OBM0_PRI_MAP_PORT0    */ "IDB_OBM0_PRI_MAP_PORT0",
    /* IDB_OBM0_PRI_MAP_PORT1    */ "IDB_OBM0_PRI_MAP_PORT1",
    /* IDB_OBM0_PRI_MAP_PORT2    */ "IDB_OBM0_PRI_MAP_PORT2",
    /* IDB_OBM0_PRI_MAP_PORT3    */ "IDB_OBM0_PRI_MAP_PORT3",
    /* IDB_OBM0_PRI_MAP_PORT0_PIPE0 */ "IDB_OBM0_PRI_MAP_PORT0_PIPE0",
    /* IDB_OBM0_PRI_MAP_PORT0_PIPE1 */ "IDB_OBM0_PRI_MAP_PORT0_PIPE1",
    /* IDB_OBM0_PRI_MAP_PORT0_PIPE2 */ "IDB_OBM0_PRI_MAP_PORT0_PIPE2",
    /* IDB_OBM0_PRI_MAP_PORT0_PIPE3 */ "IDB_OBM0_PRI_MAP_PORT0_PIPE3",
    /* IDB_OBM0_PRI_MAP_PORT1_PIPE0 */ "IDB_OBM0_PRI_MAP_PORT1_PIPE0",
    /* IDB_OBM0_PRI_MAP_PORT1_PIPE1 */ "IDB_OBM0_PRI_MAP_PORT1_PIPE1",
    /* IDB_OBM0_PRI_MAP_PORT1_PIPE2 */ "IDB_OBM0_PRI_MAP_PORT1_PIPE2",
    /* IDB_OBM0_PRI_MAP_PORT1_PIPE3 */ "IDB_OBM0_PRI_MAP_PORT1_PIPE3",
    /* IDB_OBM0_PRI_MAP_PORT2_PIPE0 */ "IDB_OBM0_PRI_MAP_PORT2_PIPE0",
    /* IDB_OBM0_PRI_MAP_PORT2_PIPE1 */ "IDB_OBM0_PRI_MAP_PORT2_PIPE1",
    /* IDB_OBM0_PRI_MAP_PORT2_PIPE2 */ "IDB_OBM0_PRI_MAP_PORT2_PIPE2",
    /* IDB_OBM0_PRI_MAP_PORT2_PIPE3 */ "IDB_OBM0_PRI_MAP_PORT2_PIPE3",
    /* IDB_OBM0_PRI_MAP_PORT3_PIPE0 */ "IDB_OBM0_PRI_MAP_PORT3_PIPE0",
    /* IDB_OBM0_PRI_MAP_PORT3_PIPE1 */ "IDB_OBM0_PRI_MAP_PORT3_PIPE1",
    /* IDB_OBM0_PRI_MAP_PORT3_PIPE2 */ "IDB_OBM0_PRI_MAP_PORT3_PIPE2",
    /* IDB_OBM0_PRI_MAP_PORT3_PIPE3 */ "IDB_OBM0_PRI_MAP_PORT3_PIPE3",
    /* IDB_OBM10_DSCP_MAP_PORT0  */ "IDB_OBM10_DSCP_MAP_PORT0",
    /* IDB_OBM10_DSCP_MAP_PORT1  */ "IDB_OBM10_DSCP_MAP_PORT1",
    /* IDB_OBM10_DSCP_MAP_PORT2  */ "IDB_OBM10_DSCP_MAP_PORT2",
    /* IDB_OBM10_DSCP_MAP_PORT3  */ "IDB_OBM10_DSCP_MAP_PORT3",
    /* IDB_OBM10_DSCP_MAP_PORT0_PIPE0 */ "IDB_OBM10_DSCP_MAP_PORT0_PIPE0",
    /* IDB_OBM10_DSCP_MAP_PORT0_PIPE1 */ "IDB_OBM10_DSCP_MAP_PORT0_PIPE1",
    /* IDB_OBM10_DSCP_MAP_PORT0_PIPE2 */ "IDB_OBM10_DSCP_MAP_PORT0_PIPE2",
    /* IDB_OBM10_DSCP_MAP_PORT0_PIPE3 */ "IDB_OBM10_DSCP_MAP_PORT0_PIPE3",
    /* IDB_OBM10_DSCP_MAP_PORT1_PIPE0 */ "IDB_OBM10_DSCP_MAP_PORT1_PIPE0",
    /* IDB_OBM10_DSCP_MAP_PORT1_PIPE1 */ "IDB_OBM10_DSCP_MAP_PORT1_PIPE1",
    /* IDB_OBM10_DSCP_MAP_PORT1_PIPE2 */ "IDB_OBM10_DSCP_MAP_PORT1_PIPE2",
    /* IDB_OBM10_DSCP_MAP_PORT1_PIPE3 */ "IDB_OBM10_DSCP_MAP_PORT1_PIPE3",
    /* IDB_OBM10_DSCP_MAP_PORT2_PIPE0 */ "IDB_OBM10_DSCP_MAP_PORT2_PIPE0",
    /* IDB_OBM10_DSCP_MAP_PORT2_PIPE1 */ "IDB_OBM10_DSCP_MAP_PORT2_PIPE1",
    /* IDB_OBM10_DSCP_MAP_PORT2_PIPE2 */ "IDB_OBM10_DSCP_MAP_PORT2_PIPE2",
    /* IDB_OBM10_DSCP_MAP_PORT2_PIPE3 */ "IDB_OBM10_DSCP_MAP_PORT2_PIPE3",
    /* IDB_OBM10_DSCP_MAP_PORT3_PIPE0 */ "IDB_OBM10_DSCP_MAP_PORT3_PIPE0",
    /* IDB_OBM10_DSCP_MAP_PORT3_PIPE1 */ "IDB_OBM10_DSCP_MAP_PORT3_PIPE1",
    /* IDB_OBM10_DSCP_MAP_PORT3_PIPE2 */ "IDB_OBM10_DSCP_MAP_PORT3_PIPE2",
    /* IDB_OBM10_DSCP_MAP_PORT3_PIPE3 */ "IDB_OBM10_DSCP_MAP_PORT3_PIPE3",
    /* IDB_OBM10_ETAG_MAP_PORT0  */ "IDB_OBM10_ETAG_MAP_PORT0",
    /* IDB_OBM10_ETAG_MAP_PORT1  */ "IDB_OBM10_ETAG_MAP_PORT1",
    /* IDB_OBM10_ETAG_MAP_PORT2  */ "IDB_OBM10_ETAG_MAP_PORT2",
    /* IDB_OBM10_ETAG_MAP_PORT3  */ "IDB_OBM10_ETAG_MAP_PORT3",
    /* IDB_OBM10_ETAG_MAP_PORT0_PIPE0 */ "IDB_OBM10_ETAG_MAP_PORT0_PIPE0",
    /* IDB_OBM10_ETAG_MAP_PORT0_PIPE1 */ "IDB_OBM10_ETAG_MAP_PORT0_PIPE1",
    /* IDB_OBM10_ETAG_MAP_PORT0_PIPE2 */ "IDB_OBM10_ETAG_MAP_PORT0_PIPE2",
    /* IDB_OBM10_ETAG_MAP_PORT0_PIPE3 */ "IDB_OBM10_ETAG_MAP_PORT0_PIPE3",
    /* IDB_OBM10_ETAG_MAP_PORT1_PIPE0 */ "IDB_OBM10_ETAG_MAP_PORT1_PIPE0",
    /* IDB_OBM10_ETAG_MAP_PORT1_PIPE1 */ "IDB_OBM10_ETAG_MAP_PORT1_PIPE1",
    /* IDB_OBM10_ETAG_MAP_PORT1_PIPE2 */ "IDB_OBM10_ETAG_MAP_PORT1_PIPE2",
    /* IDB_OBM10_ETAG_MAP_PORT1_PIPE3 */ "IDB_OBM10_ETAG_MAP_PORT1_PIPE3",
    /* IDB_OBM10_ETAG_MAP_PORT2_PIPE0 */ "IDB_OBM10_ETAG_MAP_PORT2_PIPE0",
    /* IDB_OBM10_ETAG_MAP_PORT2_PIPE1 */ "IDB_OBM10_ETAG_MAP_PORT2_PIPE1",
    /* IDB_OBM10_ETAG_MAP_PORT2_PIPE2 */ "IDB_OBM10_ETAG_MAP_PORT2_PIPE2",
    /* IDB_OBM10_ETAG_MAP_PORT2_PIPE3 */ "IDB_OBM10_ETAG_MAP_PORT2_PIPE3",
    /* IDB_OBM10_ETAG_MAP_PORT3_PIPE0 */ "IDB_OBM10_ETAG_MAP_PORT3_PIPE0",
    /* IDB_OBM10_ETAG_MAP_PORT3_PIPE1 */ "IDB_OBM10_ETAG_MAP_PORT3_PIPE1",
    /* IDB_OBM10_ETAG_MAP_PORT3_PIPE2 */ "IDB_OBM10_ETAG_MAP_PORT3_PIPE2",
    /* IDB_OBM10_ETAG_MAP_PORT3_PIPE3 */ "IDB_OBM10_ETAG_MAP_PORT3_PIPE3",
    /* IDB_OBM10_PRI_MAP_PORT0   */ "IDB_OBM10_PRI_MAP_PORT0",
    /* IDB_OBM10_PRI_MAP_PORT1   */ "IDB_OBM10_PRI_MAP_PORT1",
    /* IDB_OBM10_PRI_MAP_PORT2   */ "IDB_OBM10_PRI_MAP_PORT2",
    /* IDB_OBM10_PRI_MAP_PORT3   */ "IDB_OBM10_PRI_MAP_PORT3",
    /* IDB_OBM10_PRI_MAP_PORT0_PIPE0 */ "IDB_OBM10_PRI_MAP_PORT0_PIPE0",
    /* IDB_OBM10_PRI_MAP_PORT0_PIPE1 */ "IDB_OBM10_PRI_MAP_PORT0_PIPE1",
    /* IDB_OBM10_PRI_MAP_PORT0_PIPE2 */ "IDB_OBM10_PRI_MAP_PORT0_PIPE2",
    /* IDB_OBM10_PRI_MAP_PORT0_PIPE3 */ "IDB_OBM10_PRI_MAP_PORT0_PIPE3",
    /* IDB_OBM10_PRI_MAP_PORT1_PIPE0 */ "IDB_OBM10_PRI_MAP_PORT1_PIPE0",
    /* IDB_OBM10_PRI_MAP_PORT1_PIPE1 */ "IDB_OBM10_PRI_MAP_PORT1_PIPE1",
    /* IDB_OBM10_PRI_MAP_PORT1_PIPE2 */ "IDB_OBM10_PRI_MAP_PORT1_PIPE2",
    /* IDB_OBM10_PRI_MAP_PORT1_PIPE3 */ "IDB_OBM10_PRI_MAP_PORT1_PIPE3",
    /* IDB_OBM10_PRI_MAP_PORT2_PIPE0 */ "IDB_OBM10_PRI_MAP_PORT2_PIPE0",
    /* IDB_OBM10_PRI_MAP_PORT2_PIPE1 */ "IDB_OBM10_PRI_MAP_PORT2_PIPE1",
    /* IDB_OBM10_PRI_MAP_PORT2_PIPE2 */ "IDB_OBM10_PRI_MAP_PORT2_PIPE2",
    /* IDB_OBM10_PRI_MAP_PORT2_PIPE3 */ "IDB_OBM10_PRI_MAP_PORT2_PIPE3",
    /* IDB_OBM10_PRI_MAP_PORT3_PIPE0 */ "IDB_OBM10_PRI_MAP_PORT3_PIPE0",
    /* IDB_OBM10_PRI_MAP_PORT3_PIPE1 */ "IDB_OBM10_PRI_MAP_PORT3_PIPE1",
    /* IDB_OBM10_PRI_MAP_PORT3_PIPE2 */ "IDB_OBM10_PRI_MAP_PORT3_PIPE2",
    /* IDB_OBM10_PRI_MAP_PORT3_PIPE3 */ "IDB_OBM10_PRI_MAP_PORT3_PIPE3",
    /* IDB_OBM11_DSCP_MAP_PORT0  */ "IDB_OBM11_DSCP_MAP_PORT0",
    /* IDB_OBM11_DSCP_MAP_PORT1  */ "IDB_OBM11_DSCP_MAP_PORT1",
    /* IDB_OBM11_DSCP_MAP_PORT2  */ "IDB_OBM11_DSCP_MAP_PORT2",
    /* IDB_OBM11_DSCP_MAP_PORT3  */ "IDB_OBM11_DSCP_MAP_PORT3",
    /* IDB_OBM11_DSCP_MAP_PORT0_PIPE0 */ "IDB_OBM11_DSCP_MAP_PORT0_PIPE0",
    /* IDB_OBM11_DSCP_MAP_PORT0_PIPE1 */ "IDB_OBM11_DSCP_MAP_PORT0_PIPE1",
    /* IDB_OBM11_DSCP_MAP_PORT0_PIPE2 */ "IDB_OBM11_DSCP_MAP_PORT0_PIPE2",
    /* IDB_OBM11_DSCP_MAP_PORT0_PIPE3 */ "IDB_OBM11_DSCP_MAP_PORT0_PIPE3",
    /* IDB_OBM11_DSCP_MAP_PORT1_PIPE0 */ "IDB_OBM11_DSCP_MAP_PORT1_PIPE0",
    /* IDB_OBM11_DSCP_MAP_PORT1_PIPE1 */ "IDB_OBM11_DSCP_MAP_PORT1_PIPE1",
    /* IDB_OBM11_DSCP_MAP_PORT1_PIPE2 */ "IDB_OBM11_DSCP_MAP_PORT1_PIPE2",
    /* IDB_OBM11_DSCP_MAP_PORT1_PIPE3 */ "IDB_OBM11_DSCP_MAP_PORT1_PIPE3",
    /* IDB_OBM11_DSCP_MAP_PORT2_PIPE0 */ "IDB_OBM11_DSCP_MAP_PORT2_PIPE0",
    /* IDB_OBM11_DSCP_MAP_PORT2_PIPE1 */ "IDB_OBM11_DSCP_MAP_PORT2_PIPE1",
    /* IDB_OBM11_DSCP_MAP_PORT2_PIPE2 */ "IDB_OBM11_DSCP_MAP_PORT2_PIPE2",
    /* IDB_OBM11_DSCP_MAP_PORT2_PIPE3 */ "IDB_OBM11_DSCP_MAP_PORT2_PIPE3",
    /* IDB_OBM11_DSCP_MAP_PORT3_PIPE0 */ "IDB_OBM11_DSCP_MAP_PORT3_PIPE0",
    /* IDB_OBM11_DSCP_MAP_PORT3_PIPE1 */ "IDB_OBM11_DSCP_MAP_PORT3_PIPE1",
    /* IDB_OBM11_DSCP_MAP_PORT3_PIPE2 */ "IDB_OBM11_DSCP_MAP_PORT3_PIPE2",
    /* IDB_OBM11_DSCP_MAP_PORT3_PIPE3 */ "IDB_OBM11_DSCP_MAP_PORT3_PIPE3",
    /* IDB_OBM11_ETAG_MAP_PORT0  */ "IDB_OBM11_ETAG_MAP_PORT0",
    /* IDB_OBM11_ETAG_MAP_PORT1  */ "IDB_OBM11_ETAG_MAP_PORT1",
    /* IDB_OBM11_ETAG_MAP_PORT2  */ "IDB_OBM11_ETAG_MAP_PORT2",
    /* IDB_OBM11_ETAG_MAP_PORT3  */ "IDB_OBM11_ETAG_MAP_PORT3",
    /* IDB_OBM11_ETAG_MAP_PORT0_PIPE0 */ "IDB_OBM11_ETAG_MAP_PORT0_PIPE0",
    /* IDB_OBM11_ETAG_MAP_PORT0_PIPE1 */ "IDB_OBM11_ETAG_MAP_PORT0_PIPE1",
    /* IDB_OBM11_ETAG_MAP_PORT0_PIPE2 */ "IDB_OBM11_ETAG_MAP_PORT0_PIPE2",
    /* IDB_OBM11_ETAG_MAP_PORT0_PIPE3 */ "IDB_OBM11_ETAG_MAP_PORT0_PIPE3",
    /* IDB_OBM11_ETAG_MAP_PORT1_PIPE0 */ "IDB_OBM11_ETAG_MAP_PORT1_PIPE0",
    /* IDB_OBM11_ETAG_MAP_PORT1_PIPE1 */ "IDB_OBM11_ETAG_MAP_PORT1_PIPE1",
    /* IDB_OBM11_ETAG_MAP_PORT1_PIPE2 */ "IDB_OBM11_ETAG_MAP_PORT1_PIPE2",
    /* IDB_OBM11_ETAG_MAP_PORT1_PIPE3 */ "IDB_OBM11_ETAG_MAP_PORT1_PIPE3",
    /* IDB_OBM11_ETAG_MAP_PORT2_PIPE0 */ "IDB_OBM11_ETAG_MAP_PORT2_PIPE0",
    /* IDB_OBM11_ETAG_MAP_PORT2_PIPE1 */ "IDB_OBM11_ETAG_MAP_PORT2_PIPE1",
    /* IDB_OBM11_ETAG_MAP_PORT2_PIPE2 */ "IDB_OBM11_ETAG_MAP_PORT2_PIPE2",
    /* IDB_OBM11_ETAG_MAP_PORT2_PIPE3 */ "IDB_OBM11_ETAG_MAP_PORT2_PIPE3",
    /* IDB_OBM11_ETAG_MAP_PORT3_PIPE0 */ "IDB_OBM11_ETAG_MAP_PORT3_PIPE0",
    /* IDB_OBM11_ETAG_MAP_PORT3_PIPE1 */ "IDB_OBM11_ETAG_MAP_PORT3_PIPE1",
    /* IDB_OBM11_ETAG_MAP_PORT3_PIPE2 */ "IDB_OBM11_ETAG_MAP_PORT3_PIPE2",
    /* IDB_OBM11_ETAG_MAP_PORT3_PIPE3 */ "IDB_OBM11_ETAG_MAP_PORT3_PIPE3",
    /* IDB_OBM11_PRI_MAP_PORT0   */ "IDB_OBM11_PRI_MAP_PORT0",
    /* IDB_OBM11_PRI_MAP_PORT1   */ "IDB_OBM11_PRI_MAP_PORT1",
    /* IDB_OBM11_PRI_MAP_PORT2   */ "IDB_OBM11_PRI_MAP_PORT2",
    /* IDB_OBM11_PRI_MAP_PORT3   */ "IDB_OBM11_PRI_MAP_PORT3",
    /* IDB_OBM11_PRI_MAP_PORT0_PIPE0 */ "IDB_OBM11_PRI_MAP_PORT0_PIPE0",
    /* IDB_OBM11_PRI_MAP_PORT0_PIPE1 */ "IDB_OBM11_PRI_MAP_PORT0_PIPE1",
    /* IDB_OBM11_PRI_MAP_PORT0_PIPE2 */ "IDB_OBM11_PRI_MAP_PORT0_PIPE2",
    /* IDB_OBM11_PRI_MAP_PORT0_PIPE3 */ "IDB_OBM11_PRI_MAP_PORT0_PIPE3",
    /* IDB_OBM11_PRI_MAP_PORT1_PIPE0 */ "IDB_OBM11_PRI_MAP_PORT1_PIPE0",
    /* IDB_OBM11_PRI_MAP_PORT1_PIPE1 */ "IDB_OBM11_PRI_MAP_PORT1_PIPE1",
    /* IDB_OBM11_PRI_MAP_PORT1_PIPE2 */ "IDB_OBM11_PRI_MAP_PORT1_PIPE2",
    /* IDB_OBM11_PRI_MAP_PORT1_PIPE3 */ "IDB_OBM11_PRI_MAP_PORT1_PIPE3",
    /* IDB_OBM11_PRI_MAP_PORT2_PIPE0 */ "IDB_OBM11_PRI_MAP_PORT2_PIPE0",
    /* IDB_OBM11_PRI_MAP_PORT2_PIPE1 */ "IDB_OBM11_PRI_MAP_PORT2_PIPE1",
    /* IDB_OBM11_PRI_MAP_PORT2_PIPE2 */ "IDB_OBM11_PRI_MAP_PORT2_PIPE2",
    /* IDB_OBM11_PRI_MAP_PORT2_PIPE3 */ "IDB_OBM11_PRI_MAP_PORT2_PIPE3",
    /* IDB_OBM11_PRI_MAP_PORT3_PIPE0 */ "IDB_OBM11_PRI_MAP_PORT3_PIPE0",
    /* IDB_OBM11_PRI_MAP_PORT3_PIPE1 */ "IDB_OBM11_PRI_MAP_PORT3_PIPE1",
    /* IDB_OBM11_PRI_MAP_PORT3_PIPE2 */ "IDB_OBM11_PRI_MAP_PORT3_PIPE2",
    /* IDB_OBM11_PRI_MAP_PORT3_PIPE3 */ "IDB_OBM11_PRI_MAP_PORT3_PIPE3",
    /* IDB_OBM12_DSCP_MAP_PORT0  */ "IDB_OBM12_DSCP_MAP_PORT0",
    /* IDB_OBM12_DSCP_MAP_PORT1  */ "IDB_OBM12_DSCP_MAP_PORT1",
    /* IDB_OBM12_DSCP_MAP_PORT2  */ "IDB_OBM12_DSCP_MAP_PORT2",
    /* IDB_OBM12_DSCP_MAP_PORT3  */ "IDB_OBM12_DSCP_MAP_PORT3",
    /* IDB_OBM12_DSCP_MAP_PORT0_PIPE0 */ "IDB_OBM12_DSCP_MAP_PORT0_PIPE0",
    /* IDB_OBM12_DSCP_MAP_PORT0_PIPE1 */ "IDB_OBM12_DSCP_MAP_PORT0_PIPE1",
    /* IDB_OBM12_DSCP_MAP_PORT0_PIPE2 */ "IDB_OBM12_DSCP_MAP_PORT0_PIPE2",
    /* IDB_OBM12_DSCP_MAP_PORT0_PIPE3 */ "IDB_OBM12_DSCP_MAP_PORT0_PIPE3",
    /* IDB_OBM12_DSCP_MAP_PORT1_PIPE0 */ "IDB_OBM12_DSCP_MAP_PORT1_PIPE0",
    /* IDB_OBM12_DSCP_MAP_PORT1_PIPE1 */ "IDB_OBM12_DSCP_MAP_PORT1_PIPE1",
    /* IDB_OBM12_DSCP_MAP_PORT1_PIPE2 */ "IDB_OBM12_DSCP_MAP_PORT1_PIPE2",
    /* IDB_OBM12_DSCP_MAP_PORT1_PIPE3 */ "IDB_OBM12_DSCP_MAP_PORT1_PIPE3",
    /* IDB_OBM12_DSCP_MAP_PORT2_PIPE0 */ "IDB_OBM12_DSCP_MAP_PORT2_PIPE0",
    /* IDB_OBM12_DSCP_MAP_PORT2_PIPE1 */ "IDB_OBM12_DSCP_MAP_PORT2_PIPE1",
    /* IDB_OBM12_DSCP_MAP_PORT2_PIPE2 */ "IDB_OBM12_DSCP_MAP_PORT2_PIPE2",
    /* IDB_OBM12_DSCP_MAP_PORT2_PIPE3 */ "IDB_OBM12_DSCP_MAP_PORT2_PIPE3",
    /* IDB_OBM12_DSCP_MAP_PORT3_PIPE0 */ "IDB_OBM12_DSCP_MAP_PORT3_PIPE0",
    /* IDB_OBM12_DSCP_MAP_PORT3_PIPE1 */ "IDB_OBM12_DSCP_MAP_PORT3_PIPE1",
    /* IDB_OBM12_DSCP_MAP_PORT3_PIPE2 */ "IDB_OBM12_DSCP_MAP_PORT3_PIPE2",
    /* IDB_OBM12_DSCP_MAP_PORT3_PIPE3 */ "IDB_OBM12_DSCP_MAP_PORT3_PIPE3",
    /* IDB_OBM12_ETAG_MAP_PORT0  */ "IDB_OBM12_ETAG_MAP_PORT0",
    /* IDB_OBM12_ETAG_MAP_PORT1  */ "IDB_OBM12_ETAG_MAP_PORT1",
    /* IDB_OBM12_ETAG_MAP_PORT2  */ "IDB_OBM12_ETAG_MAP_PORT2",
    /* IDB_OBM12_ETAG_MAP_PORT3  */ "IDB_OBM12_ETAG_MAP_PORT3",
    /* IDB_OBM12_ETAG_MAP_PORT0_PIPE0 */ "IDB_OBM12_ETAG_MAP_PORT0_PIPE0",
    /* IDB_OBM12_ETAG_MAP_PORT0_PIPE1 */ "IDB_OBM12_ETAG_MAP_PORT0_PIPE1",
    /* IDB_OBM12_ETAG_MAP_PORT0_PIPE2 */ "IDB_OBM12_ETAG_MAP_PORT0_PIPE2",
    /* IDB_OBM12_ETAG_MAP_PORT0_PIPE3 */ "IDB_OBM12_ETAG_MAP_PORT0_PIPE3",
    /* IDB_OBM12_ETAG_MAP_PORT1_PIPE0 */ "IDB_OBM12_ETAG_MAP_PORT1_PIPE0",
    /* IDB_OBM12_ETAG_MAP_PORT1_PIPE1 */ "IDB_OBM12_ETAG_MAP_PORT1_PIPE1",
    /* IDB_OBM12_ETAG_MAP_PORT1_PIPE2 */ "IDB_OBM12_ETAG_MAP_PORT1_PIPE2",
    /* IDB_OBM12_ETAG_MAP_PORT1_PIPE3 */ "IDB_OBM12_ETAG_MAP_PORT1_PIPE3",
    /* IDB_OBM12_ETAG_MAP_PORT2_PIPE0 */ "IDB_OBM12_ETAG_MAP_PORT2_PIPE0",
    /* IDB_OBM12_ETAG_MAP_PORT2_PIPE1 */ "IDB_OBM12_ETAG_MAP_PORT2_PIPE1",
    /* IDB_OBM12_ETAG_MAP_PORT2_PIPE2 */ "IDB_OBM12_ETAG_MAP_PORT2_PIPE2",
    /* IDB_OBM12_ETAG_MAP_PORT2_PIPE3 */ "IDB_OBM12_ETAG_MAP_PORT2_PIPE3",
    /* IDB_OBM12_ETAG_MAP_PORT3_PIPE0 */ "IDB_OBM12_ETAG_MAP_PORT3_PIPE0",
    /* IDB_OBM12_ETAG_MAP_PORT3_PIPE1 */ "IDB_OBM12_ETAG_MAP_PORT3_PIPE1",
    /* IDB_OBM12_ETAG_MAP_PORT3_PIPE2 */ "IDB_OBM12_ETAG_MAP_PORT3_PIPE2",
    /* IDB_OBM12_ETAG_MAP_PORT3_PIPE3 */ "IDB_OBM12_ETAG_MAP_PORT3_PIPE3",
    /* IDB_OBM12_PRI_MAP_PORT0   */ "IDB_OBM12_PRI_MAP_PORT0",
    /* IDB_OBM12_PRI_MAP_PORT1   */ "IDB_OBM12_PRI_MAP_PORT1",
    /* IDB_OBM12_PRI_MAP_PORT2   */ "IDB_OBM12_PRI_MAP_PORT2",
    /* IDB_OBM12_PRI_MAP_PORT3   */ "IDB_OBM12_PRI_MAP_PORT3",
    /* IDB_OBM12_PRI_MAP_PORT0_PIPE0 */ "IDB_OBM12_PRI_MAP_PORT0_PIPE0",
    /* IDB_OBM12_PRI_MAP_PORT0_PIPE1 */ "IDB_OBM12_PRI_MAP_PORT0_PIPE1",
    /* IDB_OBM12_PRI_MAP_PORT0_PIPE2 */ "IDB_OBM12_PRI_MAP_PORT0_PIPE2",
    /* IDB_OBM12_PRI_MAP_PORT0_PIPE3 */ "IDB_OBM12_PRI_MAP_PORT0_PIPE3",
    /* IDB_OBM12_PRI_MAP_PORT1_PIPE0 */ "IDB_OBM12_PRI_MAP_PORT1_PIPE0",
    /* IDB_OBM12_PRI_MAP_PORT1_PIPE1 */ "IDB_OBM12_PRI_MAP_PORT1_PIPE1",
    /* IDB_OBM12_PRI_MAP_PORT1_PIPE2 */ "IDB_OBM12_PRI_MAP_PORT1_PIPE2",
    /* IDB_OBM12_PRI_MAP_PORT1_PIPE3 */ "IDB_OBM12_PRI_MAP_PORT1_PIPE3",
    /* IDB_OBM12_PRI_MAP_PORT2_PIPE0 */ "IDB_OBM12_PRI_MAP_PORT2_PIPE0",
    /* IDB_OBM12_PRI_MAP_PORT2_PIPE1 */ "IDB_OBM12_PRI_MAP_PORT2_PIPE1",
    /* IDB_OBM12_PRI_MAP_PORT2_PIPE2 */ "IDB_OBM12_PRI_MAP_PORT2_PIPE2",
    /* IDB_OBM12_PRI_MAP_PORT2_PIPE3 */ "IDB_OBM12_PRI_MAP_PORT2_PIPE3",
    /* IDB_OBM12_PRI_MAP_PORT3_PIPE0 */ "IDB_OBM12_PRI_MAP_PORT3_PIPE0",
    /* IDB_OBM12_PRI_MAP_PORT3_PIPE1 */ "IDB_OBM12_PRI_MAP_PORT3_PIPE1",
    /* IDB_OBM12_PRI_MAP_PORT3_PIPE2 */ "IDB_OBM12_PRI_MAP_PORT3_PIPE2",
    /* IDB_OBM12_PRI_MAP_PORT3_PIPE3 */ "IDB_OBM12_PRI_MAP_PORT3_PIPE3",
    /* IDB_OBM13_DSCP_MAP_PORT0  */ "IDB_OBM13_DSCP_MAP_PORT0",
    /* IDB_OBM13_DSCP_MAP_PORT1  */ "IDB_OBM13_DSCP_MAP_PORT1",
    /* IDB_OBM13_DSCP_MAP_PORT2  */ "IDB_OBM13_DSCP_MAP_PORT2",
    /* IDB_OBM13_DSCP_MAP_PORT3  */ "IDB_OBM13_DSCP_MAP_PORT3",
    /* IDB_OBM13_DSCP_MAP_PORT0_PIPE0 */ "IDB_OBM13_DSCP_MAP_PORT0_PIPE0",
    /* IDB_OBM13_DSCP_MAP_PORT0_PIPE1 */ "IDB_OBM13_DSCP_MAP_PORT0_PIPE1",
    /* IDB_OBM13_DSCP_MAP_PORT0_PIPE2 */ "IDB_OBM13_DSCP_MAP_PORT0_PIPE2",
    /* IDB_OBM13_DSCP_MAP_PORT0_PIPE3 */ "IDB_OBM13_DSCP_MAP_PORT0_PIPE3",
    /* IDB_OBM13_DSCP_MAP_PORT1_PIPE0 */ "IDB_OBM13_DSCP_MAP_PORT1_PIPE0",
    /* IDB_OBM13_DSCP_MAP_PORT1_PIPE1 */ "IDB_OBM13_DSCP_MAP_PORT1_PIPE1",
    /* IDB_OBM13_DSCP_MAP_PORT1_PIPE2 */ "IDB_OBM13_DSCP_MAP_PORT1_PIPE2",
    /* IDB_OBM13_DSCP_MAP_PORT1_PIPE3 */ "IDB_OBM13_DSCP_MAP_PORT1_PIPE3",
    /* IDB_OBM13_DSCP_MAP_PORT2_PIPE0 */ "IDB_OBM13_DSCP_MAP_PORT2_PIPE0",
    /* IDB_OBM13_DSCP_MAP_PORT2_PIPE1 */ "IDB_OBM13_DSCP_MAP_PORT2_PIPE1",
    /* IDB_OBM13_DSCP_MAP_PORT2_PIPE2 */ "IDB_OBM13_DSCP_MAP_PORT2_PIPE2",
    /* IDB_OBM13_DSCP_MAP_PORT2_PIPE3 */ "IDB_OBM13_DSCP_MAP_PORT2_PIPE3",
    /* IDB_OBM13_DSCP_MAP_PORT3_PIPE0 */ "IDB_OBM13_DSCP_MAP_PORT3_PIPE0",
    /* IDB_OBM13_DSCP_MAP_PORT3_PIPE1 */ "IDB_OBM13_DSCP_MAP_PORT3_PIPE1",
    /* IDB_OBM13_DSCP_MAP_PORT3_PIPE2 */ "IDB_OBM13_DSCP_MAP_PORT3_PIPE2",
    /* IDB_OBM13_DSCP_MAP_PORT3_PIPE3 */ "IDB_OBM13_DSCP_MAP_PORT3_PIPE3",
    /* IDB_OBM13_ETAG_MAP_PORT0  */ "IDB_OBM13_ETAG_MAP_PORT0",
    /* IDB_OBM13_ETAG_MAP_PORT1  */ "IDB_OBM13_ETAG_MAP_PORT1",
    /* IDB_OBM13_ETAG_MAP_PORT2  */ "IDB_OBM13_ETAG_MAP_PORT2",
    /* IDB_OBM13_ETAG_MAP_PORT3  */ "IDB_OBM13_ETAG_MAP_PORT3",
    /* IDB_OBM13_ETAG_MAP_PORT0_PIPE0 */ "IDB_OBM13_ETAG_MAP_PORT0_PIPE0",
    /* IDB_OBM13_ETAG_MAP_PORT0_PIPE1 */ "IDB_OBM13_ETAG_MAP_PORT0_PIPE1",
    /* IDB_OBM13_ETAG_MAP_PORT0_PIPE2 */ "IDB_OBM13_ETAG_MAP_PORT0_PIPE2",
    /* IDB_OBM13_ETAG_MAP_PORT0_PIPE3 */ "IDB_OBM13_ETAG_MAP_PORT0_PIPE3",
    /* IDB_OBM13_ETAG_MAP_PORT1_PIPE0 */ "IDB_OBM13_ETAG_MAP_PORT1_PIPE0",
    /* IDB_OBM13_ETAG_MAP_PORT1_PIPE1 */ "IDB_OBM13_ETAG_MAP_PORT1_PIPE1",
    /* IDB_OBM13_ETAG_MAP_PORT1_PIPE2 */ "IDB_OBM13_ETAG_MAP_PORT1_PIPE2",
    /* IDB_OBM13_ETAG_MAP_PORT1_PIPE3 */ "IDB_OBM13_ETAG_MAP_PORT1_PIPE3",
    /* IDB_OBM13_ETAG_MAP_PORT2_PIPE0 */ "IDB_OBM13_ETAG_MAP_PORT2_PIPE0",
    /* IDB_OBM13_ETAG_MAP_PORT2_PIPE1 */ "IDB_OBM13_ETAG_MAP_PORT2_PIPE1",
    /* IDB_OBM13_ETAG_MAP_PORT2_PIPE2 */ "IDB_OBM13_ETAG_MAP_PORT2_PIPE2",
    /* IDB_OBM13_ETAG_MAP_PORT2_PIPE3 */ "IDB_OBM13_ETAG_MAP_PORT2_PIPE3",
    /* IDB_OBM13_ETAG_MAP_PORT3_PIPE0 */ "IDB_OBM13_ETAG_MAP_PORT3_PIPE0",
    /* IDB_OBM13_ETAG_MAP_PORT3_PIPE1 */ "IDB_OBM13_ETAG_MAP_PORT3_PIPE1",
    /* IDB_OBM13_ETAG_MAP_PORT3_PIPE2 */ "IDB_OBM13_ETAG_MAP_PORT3_PIPE2",
    /* IDB_OBM13_ETAG_MAP_PORT3_PIPE3 */ "IDB_OBM13_ETAG_MAP_PORT3_PIPE3",
    /* IDB_OBM13_PRI_MAP_PORT0   */ "IDB_OBM13_PRI_MAP_PORT0",
    /* IDB_OBM13_PRI_MAP_PORT1   */ "IDB_OBM13_PRI_MAP_PORT1",
    /* IDB_OBM13_PRI_MAP_PORT2   */ "IDB_OBM13_PRI_MAP_PORT2",
    /* IDB_OBM13_PRI_MAP_PORT3   */ "IDB_OBM13_PRI_MAP_PORT3",
    /* IDB_OBM13_PRI_MAP_PORT0_PIPE0 */ "IDB_OBM13_PRI_MAP_PORT0_PIPE0",
    /* IDB_OBM13_PRI_MAP_PORT0_PIPE1 */ "IDB_OBM13_PRI_MAP_PORT0_PIPE1",
    /* IDB_OBM13_PRI_MAP_PORT0_PIPE2 */ "IDB_OBM13_PRI_MAP_PORT0_PIPE2",
    /* IDB_OBM13_PRI_MAP_PORT0_PIPE3 */ "IDB_OBM13_PRI_MAP_PORT0_PIPE3",
    /* IDB_OBM13_PRI_MAP_PORT1_PIPE0 */ "IDB_OBM13_PRI_MAP_PORT1_PIPE0",
    /* IDB_OBM13_PRI_MAP_PORT1_PIPE1 */ "IDB_OBM13_PRI_MAP_PORT1_PIPE1",
    /* IDB_OBM13_PRI_MAP_PORT1_PIPE2 */ "IDB_OBM13_PRI_MAP_PORT1_PIPE2",
    /* IDB_OBM13_PRI_MAP_PORT1_PIPE3 */ "IDB_OBM13_PRI_MAP_PORT1_PIPE3",
    /* IDB_OBM13_PRI_MAP_PORT2_PIPE0 */ "IDB_OBM13_PRI_MAP_PORT2_PIPE0",
    /* IDB_OBM13_PRI_MAP_PORT2_PIPE1 */ "IDB_OBM13_PRI_MAP_PORT2_PIPE1",
    /* IDB_OBM13_PRI_MAP_PORT2_PIPE2 */ "IDB_OBM13_PRI_MAP_PORT2_PIPE2",
    /* IDB_OBM13_PRI_MAP_PORT2_PIPE3 */ "IDB_OBM13_PRI_MAP_PORT2_PIPE3",
    /* IDB_OBM13_PRI_MAP_PORT3_PIPE0 */ "IDB_OBM13_PRI_MAP_PORT3_PIPE0",
    /* IDB_OBM13_PRI_MAP_PORT3_PIPE1 */ "IDB_OBM13_PRI_MAP_PORT3_PIPE1",
    /* IDB_OBM13_PRI_MAP_PORT3_PIPE2 */ "IDB_OBM13_PRI_MAP_PORT3_PIPE2",
    /* IDB_OBM13_PRI_MAP_PORT3_PIPE3 */ "IDB_OBM13_PRI_MAP_PORT3_PIPE3",
    /* IDB_OBM14_DSCP_MAP_PORT0  */ "IDB_OBM14_DSCP_MAP_PORT0",
    /* IDB_OBM14_DSCP_MAP_PORT1  */ "IDB_OBM14_DSCP_MAP_PORT1",
    /* IDB_OBM14_DSCP_MAP_PORT2  */ "IDB_OBM14_DSCP_MAP_PORT2",
    /* IDB_OBM14_DSCP_MAP_PORT3  */ "IDB_OBM14_DSCP_MAP_PORT3",
    /* IDB_OBM14_DSCP_MAP_PORT0_PIPE0 */ "IDB_OBM14_DSCP_MAP_PORT0_PIPE0",
    /* IDB_OBM14_DSCP_MAP_PORT0_PIPE1 */ "IDB_OBM14_DSCP_MAP_PORT0_PIPE1",
    /* IDB_OBM14_DSCP_MAP_PORT0_PIPE2 */ "IDB_OBM14_DSCP_MAP_PORT0_PIPE2",
    /* IDB_OBM14_DSCP_MAP_PORT0_PIPE3 */ "IDB_OBM14_DSCP_MAP_PORT0_PIPE3",
    /* IDB_OBM14_DSCP_MAP_PORT1_PIPE0 */ "IDB_OBM14_DSCP_MAP_PORT1_PIPE0",
    /* IDB_OBM14_DSCP_MAP_PORT1_PIPE1 */ "IDB_OBM14_DSCP_MAP_PORT1_PIPE1",
    /* IDB_OBM14_DSCP_MAP_PORT1_PIPE2 */ "IDB_OBM14_DSCP_MAP_PORT1_PIPE2",
    /* IDB_OBM14_DSCP_MAP_PORT1_PIPE3 */ "IDB_OBM14_DSCP_MAP_PORT1_PIPE3",
    /* IDB_OBM14_DSCP_MAP_PORT2_PIPE0 */ "IDB_OBM14_DSCP_MAP_PORT2_PIPE0",
    /* IDB_OBM14_DSCP_MAP_PORT2_PIPE1 */ "IDB_OBM14_DSCP_MAP_PORT2_PIPE1",
    /* IDB_OBM14_DSCP_MAP_PORT2_PIPE2 */ "IDB_OBM14_DSCP_MAP_PORT2_PIPE2",
    /* IDB_OBM14_DSCP_MAP_PORT2_PIPE3 */ "IDB_OBM14_DSCP_MAP_PORT2_PIPE3",
    /* IDB_OBM14_DSCP_MAP_PORT3_PIPE0 */ "IDB_OBM14_DSCP_MAP_PORT3_PIPE0",
    /* IDB_OBM14_DSCP_MAP_PORT3_PIPE1 */ "IDB_OBM14_DSCP_MAP_PORT3_PIPE1",
    /* IDB_OBM14_DSCP_MAP_PORT3_PIPE2 */ "IDB_OBM14_DSCP_MAP_PORT3_PIPE2",
    /* IDB_OBM14_DSCP_MAP_PORT3_PIPE3 */ "IDB_OBM14_DSCP_MAP_PORT3_PIPE3",
    /* IDB_OBM14_ETAG_MAP_PORT0  */ "IDB_OBM14_ETAG_MAP_PORT0",
    /* IDB_OBM14_ETAG_MAP_PORT1  */ "IDB_OBM14_ETAG_MAP_PORT1",
    /* IDB_OBM14_ETAG_MAP_PORT2  */ "IDB_OBM14_ETAG_MAP_PORT2",
    /* IDB_OBM14_ETAG_MAP_PORT3  */ "IDB_OBM14_ETAG_MAP_PORT3",
    /* IDB_OBM14_ETAG_MAP_PORT0_PIPE0 */ "IDB_OBM14_ETAG_MAP_PORT0_PIPE0",
    /* IDB_OBM14_ETAG_MAP_PORT0_PIPE1 */ "IDB_OBM14_ETAG_MAP_PORT0_PIPE1",
    /* IDB_OBM14_ETAG_MAP_PORT0_PIPE2 */ "IDB_OBM14_ETAG_MAP_PORT0_PIPE2",
    /* IDB_OBM14_ETAG_MAP_PORT0_PIPE3 */ "IDB_OBM14_ETAG_MAP_PORT0_PIPE3",
    /* IDB_OBM14_ETAG_MAP_PORT1_PIPE0 */ "IDB_OBM14_ETAG_MAP_PORT1_PIPE0",
    /* IDB_OBM14_ETAG_MAP_PORT1_PIPE1 */ "IDB_OBM14_ETAG_MAP_PORT1_PIPE1",
    /* IDB_OBM14_ETAG_MAP_PORT1_PIPE2 */ "IDB_OBM14_ETAG_MAP_PORT1_PIPE2",
    /* IDB_OBM14_ETAG_MAP_PORT1_PIPE3 */ "IDB_OBM14_ETAG_MAP_PORT1_PIPE3",
    /* IDB_OBM14_ETAG_MAP_PORT2_PIPE0 */ "IDB_OBM14_ETAG_MAP_PORT2_PIPE0",
    /* IDB_OBM14_ETAG_MAP_PORT2_PIPE1 */ "IDB_OBM14_ETAG_MAP_PORT2_PIPE1",
    /* IDB_OBM14_ETAG_MAP_PORT2_PIPE2 */ "IDB_OBM14_ETAG_MAP_PORT2_PIPE2",
    /* IDB_OBM14_ETAG_MAP_PORT2_PIPE3 */ "IDB_OBM14_ETAG_MAP_PORT2_PIPE3",
    /* IDB_OBM14_ETAG_MAP_PORT3_PIPE0 */ "IDB_OBM14_ETAG_MAP_PORT3_PIPE0",
    /* IDB_OBM14_ETAG_MAP_PORT3_PIPE1 */ "IDB_OBM14_ETAG_MAP_PORT3_PIPE1",
    /* IDB_OBM14_ETAG_MAP_PORT3_PIPE2 */ "IDB_OBM14_ETAG_MAP_PORT3_PIPE2",
    /* IDB_OBM14_ETAG_MAP_PORT3_PIPE3 */ "IDB_OBM14_ETAG_MAP_PORT3_PIPE3",
    /* IDB_OBM14_PRI_MAP_PORT0   */ "IDB_OBM14_PRI_MAP_PORT0",
    /* IDB_OBM14_PRI_MAP_PORT1   */ "IDB_OBM14_PRI_MAP_PORT1",
    /* IDB_OBM14_PRI_MAP_PORT2   */ "IDB_OBM14_PRI_MAP_PORT2",
    /* IDB_OBM14_PRI_MAP_PORT3   */ "IDB_OBM14_PRI_MAP_PORT3",
    /* IDB_OBM14_PRI_MAP_PORT0_PIPE0 */ "IDB_OBM14_PRI_MAP_PORT0_PIPE0",
    /* IDB_OBM14_PRI_MAP_PORT0_PIPE1 */ "IDB_OBM14_PRI_MAP_PORT0_PIPE1",
    /* IDB_OBM14_PRI_MAP_PORT0_PIPE2 */ "IDB_OBM14_PRI_MAP_PORT0_PIPE2",
    /* IDB_OBM14_PRI_MAP_PORT0_PIPE3 */ "IDB_OBM14_PRI_MAP_PORT0_PIPE3",
    /* IDB_OBM14_PRI_MAP_PORT1_PIPE0 */ "IDB_OBM14_PRI_MAP_PORT1_PIPE0",
    /* IDB_OBM14_PRI_MAP_PORT1_PIPE1 */ "IDB_OBM14_PRI_MAP_PORT1_PIPE1",
    /* IDB_OBM14_PRI_MAP_PORT1_PIPE2 */ "IDB_OBM14_PRI_MAP_PORT1_PIPE2",
    /* IDB_OBM14_PRI_MAP_PORT1_PIPE3 */ "IDB_OBM14_PRI_MAP_PORT1_PIPE3",
    /* IDB_OBM14_PRI_MAP_PORT2_PIPE0 */ "IDB_OBM14_PRI_MAP_PORT2_PIPE0",
    /* IDB_OBM14_PRI_MAP_PORT2_PIPE1 */ "IDB_OBM14_PRI_MAP_PORT2_PIPE1",
    /* IDB_OBM14_PRI_MAP_PORT2_PIPE2 */ "IDB_OBM14_PRI_MAP_PORT2_PIPE2",
    /* IDB_OBM14_PRI_MAP_PORT2_PIPE3 */ "IDB_OBM14_PRI_MAP_PORT2_PIPE3",
    /* IDB_OBM14_PRI_MAP_PORT3_PIPE0 */ "IDB_OBM14_PRI_MAP_PORT3_PIPE0",
    /* IDB_OBM14_PRI_MAP_PORT3_PIPE1 */ "IDB_OBM14_PRI_MAP_PORT3_PIPE1",
    /* IDB_OBM14_PRI_MAP_PORT3_PIPE2 */ "IDB_OBM14_PRI_MAP_PORT3_PIPE2",
    /* IDB_OBM14_PRI_MAP_PORT3_PIPE3 */ "IDB_OBM14_PRI_MAP_PORT3_PIPE3",
    /* IDB_OBM15_DSCP_MAP_PORT0  */ "IDB_OBM15_DSCP_MAP_PORT0",
    /* IDB_OBM15_DSCP_MAP_PORT1  */ "IDB_OBM15_DSCP_MAP_PORT1",
    /* IDB_OBM15_DSCP_MAP_PORT2  */ "IDB_OBM15_DSCP_MAP_PORT2",
    /* IDB_OBM15_DSCP_MAP_PORT3  */ "IDB_OBM15_DSCP_MAP_PORT3",
    /* IDB_OBM15_DSCP_MAP_PORT0_PIPE0 */ "IDB_OBM15_DSCP_MAP_PORT0_PIPE0",
    /* IDB_OBM15_DSCP_MAP_PORT0_PIPE1 */ "IDB_OBM15_DSCP_MAP_PORT0_PIPE1",
    /* IDB_OBM15_DSCP_MAP_PORT0_PIPE2 */ "IDB_OBM15_DSCP_MAP_PORT0_PIPE2",
    /* IDB_OBM15_DSCP_MAP_PORT0_PIPE3 */ "IDB_OBM15_DSCP_MAP_PORT0_PIPE3",
    /* IDB_OBM15_DSCP_MAP_PORT1_PIPE0 */ "IDB_OBM15_DSCP_MAP_PORT1_PIPE0",
    /* IDB_OBM15_DSCP_MAP_PORT1_PIPE1 */ "IDB_OBM15_DSCP_MAP_PORT1_PIPE1",
    /* IDB_OBM15_DSCP_MAP_PORT1_PIPE2 */ "IDB_OBM15_DSCP_MAP_PORT1_PIPE2",
    /* IDB_OBM15_DSCP_MAP_PORT1_PIPE3 */ "IDB_OBM15_DSCP_MAP_PORT1_PIPE3",
    /* IDB_OBM15_DSCP_MAP_PORT2_PIPE0 */ "IDB_OBM15_DSCP_MAP_PORT2_PIPE0",
    /* IDB_OBM15_DSCP_MAP_PORT2_PIPE1 */ "IDB_OBM15_DSCP_MAP_PORT2_PIPE1",
    /* IDB_OBM15_DSCP_MAP_PORT2_PIPE2 */ "IDB_OBM15_DSCP_MAP_PORT2_PIPE2",
    /* IDB_OBM15_DSCP_MAP_PORT2_PIPE3 */ "IDB_OBM15_DSCP_MAP_PORT2_PIPE3",
    /* IDB_OBM15_DSCP_MAP_PORT3_PIPE0 */ "IDB_OBM15_DSCP_MAP_PORT3_PIPE0",
    /* IDB_OBM15_DSCP_MAP_PORT3_PIPE1 */ "IDB_OBM15_DSCP_MAP_PORT3_PIPE1",
    /* IDB_OBM15_DSCP_MAP_PORT3_PIPE2 */ "IDB_OBM15_DSCP_MAP_PORT3_PIPE2",
    /* IDB_OBM15_DSCP_MAP_PORT3_PIPE3 */ "IDB_OBM15_DSCP_MAP_PORT3_PIPE3",
    /* IDB_OBM15_ETAG_MAP_PORT0  */ "IDB_OBM15_ETAG_MAP_PORT0",
    /* IDB_OBM15_ETAG_MAP_PORT1  */ "IDB_OBM15_ETAG_MAP_PORT1",
    /* IDB_OBM15_ETAG_MAP_PORT2  */ "IDB_OBM15_ETAG_MAP_PORT2",
    /* IDB_OBM15_ETAG_MAP_PORT3  */ "IDB_OBM15_ETAG_MAP_PORT3",
    /* IDB_OBM15_ETAG_MAP_PORT0_PIPE0 */ "IDB_OBM15_ETAG_MAP_PORT0_PIPE0",
    /* IDB_OBM15_ETAG_MAP_PORT0_PIPE1 */ "IDB_OBM15_ETAG_MAP_PORT0_PIPE1",
    /* IDB_OBM15_ETAG_MAP_PORT0_PIPE2 */ "IDB_OBM15_ETAG_MAP_PORT0_PIPE2",
    /* IDB_OBM15_ETAG_MAP_PORT0_PIPE3 */ "IDB_OBM15_ETAG_MAP_PORT0_PIPE3",
    /* IDB_OBM15_ETAG_MAP_PORT1_PIPE0 */ "IDB_OBM15_ETAG_MAP_PORT1_PIPE0",
    /* IDB_OBM15_ETAG_MAP_PORT1_PIPE1 */ "IDB_OBM15_ETAG_MAP_PORT1_PIPE1",
    /* IDB_OBM15_ETAG_MAP_PORT1_PIPE2 */ "IDB_OBM15_ETAG_MAP_PORT1_PIPE2",
    /* IDB_OBM15_ETAG_MAP_PORT1_PIPE3 */ "IDB_OBM15_ETAG_MAP_PORT1_PIPE3",
    /* IDB_OBM15_ETAG_MAP_PORT2_PIPE0 */ "IDB_OBM15_ETAG_MAP_PORT2_PIPE0",
    /* IDB_OBM15_ETAG_MAP_PORT2_PIPE1 */ "IDB_OBM15_ETAG_MAP_PORT2_PIPE1",
    /* IDB_OBM15_ETAG_MAP_PORT2_PIPE2 */ "IDB_OBM15_ETAG_MAP_PORT2_PIPE2",
    /* IDB_OBM15_ETAG_MAP_PORT2_PIPE3 */ "IDB_OBM15_ETAG_MAP_PORT2_PIPE3",
    /* IDB_OBM15_ETAG_MAP_PORT3_PIPE0 */ "IDB_OBM15_ETAG_MAP_PORT3_PIPE0",
    /* IDB_OBM15_ETAG_MAP_PORT3_PIPE1 */ "IDB_OBM15_ETAG_MAP_PORT3_PIPE1",
    /* IDB_OBM15_ETAG_MAP_PORT3_PIPE2 */ "IDB_OBM15_ETAG_MAP_PORT3_PIPE2",
    /* IDB_OBM15_ETAG_MAP_PORT3_PIPE3 */ "IDB_OBM15_ETAG_MAP_PORT3_PIPE3",
    /* IDB_OBM15_PRI_MAP_PORT0   */ "IDB_OBM15_PRI_MAP_PORT0",
    /* IDB_OBM15_PRI_MAP_PORT1   */ "IDB_OBM15_PRI_MAP_PORT1",
    /* IDB_OBM15_PRI_MAP_PORT2   */ "IDB_OBM15_PRI_MAP_PORT2",
    /* IDB_OBM15_PRI_MAP_PORT3   */ "IDB_OBM15_PRI_MAP_PORT3",
    /* IDB_OBM15_PRI_MAP_PORT0_PIPE0 */ "IDB_OBM15_PRI_MAP_PORT0_PIPE0",
    /* IDB_OBM15_PRI_MAP_PORT0_PIPE1 */ "IDB_OBM15_PRI_MAP_PORT0_PIPE1",
    /* IDB_OBM15_PRI_MAP_PORT0_PIPE2 */ "IDB_OBM15_PRI_MAP_PORT0_PIPE2",
    /* IDB_OBM15_PRI_MAP_PORT0_PIPE3 */ "IDB_OBM15_PRI_MAP_PORT0_PIPE3",
    /* IDB_OBM15_PRI_MAP_PORT1_PIPE0 */ "IDB_OBM15_PRI_MAP_PORT1_PIPE0",
    /* IDB_OBM15_PRI_MAP_PORT1_PIPE1 */ "IDB_OBM15_PRI_MAP_PORT1_PIPE1",
    /* IDB_OBM15_PRI_MAP_PORT1_PIPE2 */ "IDB_OBM15_PRI_MAP_PORT1_PIPE2",
    /* IDB_OBM15_PRI_MAP_PORT1_PIPE3 */ "IDB_OBM15_PRI_MAP_PORT1_PIPE3",
    /* IDB_OBM15_PRI_MAP_PORT2_PIPE0 */ "IDB_OBM15_PRI_MAP_PORT2_PIPE0",
    /* IDB_OBM15_PRI_MAP_PORT2_PIPE1 */ "IDB_OBM15_PRI_MAP_PORT2_PIPE1",
    /* IDB_OBM15_PRI_MAP_PORT2_PIPE2 */ "IDB_OBM15_PRI_MAP_PORT2_PIPE2",
    /* IDB_OBM15_PRI_MAP_PORT2_PIPE3 */ "IDB_OBM15_PRI_MAP_PORT2_PIPE3",
    /* IDB_OBM15_PRI_MAP_PORT3_PIPE0 */ "IDB_OBM15_PRI_MAP_PORT3_PIPE0",
    /* IDB_OBM15_PRI_MAP_PORT3_PIPE1 */ "IDB_OBM15_PRI_MAP_PORT3_PIPE1",
    /* IDB_OBM15_PRI_MAP_PORT3_PIPE2 */ "IDB_OBM15_PRI_MAP_PORT3_PIPE2",
    /* IDB_OBM15_PRI_MAP_PORT3_PIPE3 */ "IDB_OBM15_PRI_MAP_PORT3_PIPE3",
    /* IDB_OBM1_DSCP_MAP_PORT0   */ "IDB_OBM1_DSCP_MAP_PORT0",
    /* IDB_OBM1_DSCP_MAP_PORT1   */ "IDB_OBM1_DSCP_MAP_PORT1",
    /* IDB_OBM1_DSCP_MAP_PORT2   */ "IDB_OBM1_DSCP_MAP_PORT2",
    /* IDB_OBM1_DSCP_MAP_PORT3   */ "IDB_OBM1_DSCP_MAP_PORT3",
    /* IDB_OBM1_DSCP_MAP_PORT0_PIPE0 */ "IDB_OBM1_DSCP_MAP_PORT0_PIPE0",
    /* IDB_OBM1_DSCP_MAP_PORT0_PIPE1 */ "IDB_OBM1_DSCP_MAP_PORT0_PIPE1",
    /* IDB_OBM1_DSCP_MAP_PORT0_PIPE2 */ "IDB_OBM1_DSCP_MAP_PORT0_PIPE2",
    /* IDB_OBM1_DSCP_MAP_PORT0_PIPE3 */ "IDB_OBM1_DSCP_MAP_PORT0_PIPE3",
    /* IDB_OBM1_DSCP_MAP_PORT1_PIPE0 */ "IDB_OBM1_DSCP_MAP_PORT1_PIPE0",
    /* IDB_OBM1_DSCP_MAP_PORT1_PIPE1 */ "IDB_OBM1_DSCP_MAP_PORT1_PIPE1",
    /* IDB_OBM1_DSCP_MAP_PORT1_PIPE2 */ "IDB_OBM1_DSCP_MAP_PORT1_PIPE2",
    /* IDB_OBM1_DSCP_MAP_PORT1_PIPE3 */ "IDB_OBM1_DSCP_MAP_PORT1_PIPE3",
    /* IDB_OBM1_DSCP_MAP_PORT2_PIPE0 */ "IDB_OBM1_DSCP_MAP_PORT2_PIPE0",
    /* IDB_OBM1_DSCP_MAP_PORT2_PIPE1 */ "IDB_OBM1_DSCP_MAP_PORT2_PIPE1",
    /* IDB_OBM1_DSCP_MAP_PORT2_PIPE2 */ "IDB_OBM1_DSCP_MAP_PORT2_PIPE2",
    /* IDB_OBM1_DSCP_MAP_PORT2_PIPE3 */ "IDB_OBM1_DSCP_MAP_PORT2_PIPE3",
    /* IDB_OBM1_DSCP_MAP_PORT3_PIPE0 */ "IDB_OBM1_DSCP_MAP_PORT3_PIPE0",
    /* IDB_OBM1_DSCP_MAP_PORT3_PIPE1 */ "IDB_OBM1_DSCP_MAP_PORT3_PIPE1",
    /* IDB_OBM1_DSCP_MAP_PORT3_PIPE2 */ "IDB_OBM1_DSCP_MAP_PORT3_PIPE2",
    /* IDB_OBM1_DSCP_MAP_PORT3_PIPE3 */ "IDB_OBM1_DSCP_MAP_PORT3_PIPE3",
    /* IDB_OBM1_ETAG_MAP_PORT0   */ "IDB_OBM1_ETAG_MAP_PORT0",
    /* IDB_OBM1_ETAG_MAP_PORT1   */ "IDB_OBM1_ETAG_MAP_PORT1",
    /* IDB_OBM1_ETAG_MAP_PORT2   */ "IDB_OBM1_ETAG_MAP_PORT2",
    /* IDB_OBM1_ETAG_MAP_PORT3   */ "IDB_OBM1_ETAG_MAP_PORT3",
    /* IDB_OBM1_ETAG_MAP_PORT0_PIPE0 */ "IDB_OBM1_ETAG_MAP_PORT0_PIPE0",
    /* IDB_OBM1_ETAG_MAP_PORT0_PIPE1 */ "IDB_OBM1_ETAG_MAP_PORT0_PIPE1",
    /* IDB_OBM1_ETAG_MAP_PORT0_PIPE2 */ "IDB_OBM1_ETAG_MAP_PORT0_PIPE2",
    /* IDB_OBM1_ETAG_MAP_PORT0_PIPE3 */ "IDB_OBM1_ETAG_MAP_PORT0_PIPE3",
    /* IDB_OBM1_ETAG_MAP_PORT1_PIPE0 */ "IDB_OBM1_ETAG_MAP_PORT1_PIPE0",
    /* IDB_OBM1_ETAG_MAP_PORT1_PIPE1 */ "IDB_OBM1_ETAG_MAP_PORT1_PIPE1",
    /* IDB_OBM1_ETAG_MAP_PORT1_PIPE2 */ "IDB_OBM1_ETAG_MAP_PORT1_PIPE2",
    /* IDB_OBM1_ETAG_MAP_PORT1_PIPE3 */ "IDB_OBM1_ETAG_MAP_PORT1_PIPE3",
    /* IDB_OBM1_ETAG_MAP_PORT2_PIPE0 */ "IDB_OBM1_ETAG_MAP_PORT2_PIPE0",
    /* IDB_OBM1_ETAG_MAP_PORT2_PIPE1 */ "IDB_OBM1_ETAG_MAP_PORT2_PIPE1",
    /* IDB_OBM1_ETAG_MAP_PORT2_PIPE2 */ "IDB_OBM1_ETAG_MAP_PORT2_PIPE2",
    /* IDB_OBM1_ETAG_MAP_PORT2_PIPE3 */ "IDB_OBM1_ETAG_MAP_PORT2_PIPE3",
    /* IDB_OBM1_ETAG_MAP_PORT3_PIPE0 */ "IDB_OBM1_ETAG_MAP_PORT3_PIPE0",
    /* IDB_OBM1_ETAG_MAP_PORT3_PIPE1 */ "IDB_OBM1_ETAG_MAP_PORT3_PIPE1",
    /* IDB_OBM1_ETAG_MAP_PORT3_PIPE2 */ "IDB_OBM1_ETAG_MAP_PORT3_PIPE2",
    /* IDB_OBM1_ETAG_MAP_PORT3_PIPE3 */ "IDB_OBM1_ETAG_MAP_PORT3_PIPE3",
    /* IDB_OBM1_PRI_MAP_PORT0    */ "IDB_OBM1_PRI_MAP_PORT0",
    /* IDB_OBM1_PRI_MAP_PORT1    */ "IDB_OBM1_PRI_MAP_PORT1",
    /* IDB_OBM1_PRI_MAP_PORT2    */ "IDB_OBM1_PRI_MAP_PORT2",
    /* IDB_OBM1_PRI_MAP_PORT3    */ "IDB_OBM1_PRI_MAP_PORT3",
    /* IDB_OBM1_PRI_MAP_PORT0_PIPE0 */ "IDB_OBM1_PRI_MAP_PORT0_PIPE0",
    /* IDB_OBM1_PRI_MAP_PORT0_PIPE1 */ "IDB_OBM1_PRI_MAP_PORT0_PIPE1",
    /* IDB_OBM1_PRI_MAP_PORT0_PIPE2 */ "IDB_OBM1_PRI_MAP_PORT0_PIPE2",
    /* IDB_OBM1_PRI_MAP_PORT0_PIPE3 */ "IDB_OBM1_PRI_MAP_PORT0_PIPE3",
    /* IDB_OBM1_PRI_MAP_PORT1_PIPE0 */ "IDB_OBM1_PRI_MAP_PORT1_PIPE0",
    /* IDB_OBM1_PRI_MAP_PORT1_PIPE1 */ "IDB_OBM1_PRI_MAP_PORT1_PIPE1",
    /* IDB_OBM1_PRI_MAP_PORT1_PIPE2 */ "IDB_OBM1_PRI_MAP_PORT1_PIPE2",
    /* IDB_OBM1_PRI_MAP_PORT1_PIPE3 */ "IDB_OBM1_PRI_MAP_PORT1_PIPE3",
    /* IDB_OBM1_PRI_MAP_PORT2_PIPE0 */ "IDB_OBM1_PRI_MAP_PORT2_PIPE0",
    /* IDB_OBM1_PRI_MAP_PORT2_PIPE1 */ "IDB_OBM1_PRI_MAP_PORT2_PIPE1",
    /* IDB_OBM1_PRI_MAP_PORT2_PIPE2 */ "IDB_OBM1_PRI_MAP_PORT2_PIPE2",
    /* IDB_OBM1_PRI_MAP_PORT2_PIPE3 */ "IDB_OBM1_PRI_MAP_PORT2_PIPE3",
    /* IDB_OBM1_PRI_MAP_PORT3_PIPE0 */ "IDB_OBM1_PRI_MAP_PORT3_PIPE0",
    /* IDB_OBM1_PRI_MAP_PORT3_PIPE1 */ "IDB_OBM1_PRI_MAP_PORT3_PIPE1",
    /* IDB_OBM1_PRI_MAP_PORT3_PIPE2 */ "IDB_OBM1_PRI_MAP_PORT3_PIPE2",
    /* IDB_OBM1_PRI_MAP_PORT3_PIPE3 */ "IDB_OBM1_PRI_MAP_PORT3_PIPE3",
    /* IDB_OBM2_DSCP_MAP_PORT0   */ "IDB_OBM2_DSCP_MAP_PORT0",
    /* IDB_OBM2_DSCP_MAP_PORT1   */ "IDB_OBM2_DSCP_MAP_PORT1",
    /* IDB_OBM2_DSCP_MAP_PORT2   */ "IDB_OBM2_DSCP_MAP_PORT2",
    /* IDB_OBM2_DSCP_MAP_PORT3   */ "IDB_OBM2_DSCP_MAP_PORT3",
    /* IDB_OBM2_DSCP_MAP_PORT0_PIPE0 */ "IDB_OBM2_DSCP_MAP_PORT0_PIPE0",
    /* IDB_OBM2_DSCP_MAP_PORT0_PIPE1 */ "IDB_OBM2_DSCP_MAP_PORT0_PIPE1",
    /* IDB_OBM2_DSCP_MAP_PORT0_PIPE2 */ "IDB_OBM2_DSCP_MAP_PORT0_PIPE2",
    /* IDB_OBM2_DSCP_MAP_PORT0_PIPE3 */ "IDB_OBM2_DSCP_MAP_PORT0_PIPE3",
    /* IDB_OBM2_DSCP_MAP_PORT1_PIPE0 */ "IDB_OBM2_DSCP_MAP_PORT1_PIPE0",
    /* IDB_OBM2_DSCP_MAP_PORT1_PIPE1 */ "IDB_OBM2_DSCP_MAP_PORT1_PIPE1",
    /* IDB_OBM2_DSCP_MAP_PORT1_PIPE2 */ "IDB_OBM2_DSCP_MAP_PORT1_PIPE2",
    /* IDB_OBM2_DSCP_MAP_PORT1_PIPE3 */ "IDB_OBM2_DSCP_MAP_PORT1_PIPE3",
    /* IDB_OBM2_DSCP_MAP_PORT2_PIPE0 */ "IDB_OBM2_DSCP_MAP_PORT2_PIPE0",
    /* IDB_OBM2_DSCP_MAP_PORT2_PIPE1 */ "IDB_OBM2_DSCP_MAP_PORT2_PIPE1",
    /* IDB_OBM2_DSCP_MAP_PORT2_PIPE2 */ "IDB_OBM2_DSCP_MAP_PORT2_PIPE2",
    /* IDB_OBM2_DSCP_MAP_PORT2_PIPE3 */ "IDB_OBM2_DSCP_MAP_PORT2_PIPE3",
    /* IDB_OBM2_DSCP_MAP_PORT3_PIPE0 */ "IDB_OBM2_DSCP_MAP_PORT3_PIPE0",
    /* IDB_OBM2_DSCP_MAP_PORT3_PIPE1 */ "IDB_OBM2_DSCP_MAP_PORT3_PIPE1",
    /* IDB_OBM2_DSCP_MAP_PORT3_PIPE2 */ "IDB_OBM2_DSCP_MAP_PORT3_PIPE2",
    /* IDB_OBM2_DSCP_MAP_PORT3_PIPE3 */ "IDB_OBM2_DSCP_MAP_PORT3_PIPE3",
    /* IDB_OBM2_ETAG_MAP_PORT0   */ "IDB_OBM2_ETAG_MAP_PORT0",
    /* IDB_OBM2_ETAG_MAP_PORT1   */ "IDB_OBM2_ETAG_MAP_PORT1",
    /* IDB_OBM2_ETAG_MAP_PORT2   */ "IDB_OBM2_ETAG_MAP_PORT2",
    /* IDB_OBM2_ETAG_MAP_PORT3   */ "IDB_OBM2_ETAG_MAP_PORT3",
    /* IDB_OBM2_ETAG_MAP_PORT0_PIPE0 */ "IDB_OBM2_ETAG_MAP_PORT0_PIPE0",
    /* IDB_OBM2_ETAG_MAP_PORT0_PIPE1 */ "IDB_OBM2_ETAG_MAP_PORT0_PIPE1",
    /* IDB_OBM2_ETAG_MAP_PORT0_PIPE2 */ "IDB_OBM2_ETAG_MAP_PORT0_PIPE2",
    /* IDB_OBM2_ETAG_MAP_PORT0_PIPE3 */ "IDB_OBM2_ETAG_MAP_PORT0_PIPE3",
    /* IDB_OBM2_ETAG_MAP_PORT1_PIPE0 */ "IDB_OBM2_ETAG_MAP_PORT1_PIPE0",
    /* IDB_OBM2_ETAG_MAP_PORT1_PIPE1 */ "IDB_OBM2_ETAG_MAP_PORT1_PIPE1",
    /* IDB_OBM2_ETAG_MAP_PORT1_PIPE2 */ "IDB_OBM2_ETAG_MAP_PORT1_PIPE2",
    /* IDB_OBM2_ETAG_MAP_PORT1_PIPE3 */ "IDB_OBM2_ETAG_MAP_PORT1_PIPE3",
    /* IDB_OBM2_ETAG_MAP_PORT2_PIPE0 */ "IDB_OBM2_ETAG_MAP_PORT2_PIPE0",
    /* IDB_OBM2_ETAG_MAP_PORT2_PIPE1 */ "IDB_OBM2_ETAG_MAP_PORT2_PIPE1",
    /* IDB_OBM2_ETAG_MAP_PORT2_PIPE2 */ "IDB_OBM2_ETAG_MAP_PORT2_PIPE2",
    /* IDB_OBM2_ETAG_MAP_PORT2_PIPE3 */ "IDB_OBM2_ETAG_MAP_PORT2_PIPE3",
    /* IDB_OBM2_ETAG_MAP_PORT3_PIPE0 */ "IDB_OBM2_ETAG_MAP_PORT3_PIPE0",
    /* IDB_OBM2_ETAG_MAP_PORT3_PIPE1 */ "IDB_OBM2_ETAG_MAP_PORT3_PIPE1",
    /* IDB_OBM2_ETAG_MAP_PORT3_PIPE2 */ "IDB_OBM2_ETAG_MAP_PORT3_PIPE2",
    /* IDB_OBM2_ETAG_MAP_PORT3_PIPE3 */ "IDB_OBM2_ETAG_MAP_PORT3_PIPE3",
    /* IDB_OBM2_PRI_MAP_PORT0    */ "IDB_OBM2_PRI_MAP_PORT0",
    /* IDB_OBM2_PRI_MAP_PORT1    */ "IDB_OBM2_PRI_MAP_PORT1",
    /* IDB_OBM2_PRI_MAP_PORT2    */ "IDB_OBM2_PRI_MAP_PORT2",
    /* IDB_OBM2_PRI_MAP_PORT3    */ "IDB_OBM2_PRI_MAP_PORT3",
    /* IDB_OBM2_PRI_MAP_PORT0_PIPE0 */ "IDB_OBM2_PRI_MAP_PORT0_PIPE0",
    /* IDB_OBM2_PRI_MAP_PORT0_PIPE1 */ "IDB_OBM2_PRI_MAP_PORT0_PIPE1",
    /* IDB_OBM2_PRI_MAP_PORT0_PIPE2 */ "IDB_OBM2_PRI_MAP_PORT0_PIPE2",
    /* IDB_OBM2_PRI_MAP_PORT0_PIPE3 */ "IDB_OBM2_PRI_MAP_PORT0_PIPE3",
    /* IDB_OBM2_PRI_MAP_PORT1_PIPE0 */ "IDB_OBM2_PRI_MAP_PORT1_PIPE0",
    /* IDB_OBM2_PRI_MAP_PORT1_PIPE1 */ "IDB_OBM2_PRI_MAP_PORT1_PIPE1",
    /* IDB_OBM2_PRI_MAP_PORT1_PIPE2 */ "IDB_OBM2_PRI_MAP_PORT1_PIPE2",
    /* IDB_OBM2_PRI_MAP_PORT1_PIPE3 */ "IDB_OBM2_PRI_MAP_PORT1_PIPE3",
    /* IDB_OBM2_PRI_MAP_PORT2_PIPE0 */ "IDB_OBM2_PRI_MAP_PORT2_PIPE0",
    /* IDB_OBM2_PRI_MAP_PORT2_PIPE1 */ "IDB_OBM2_PRI_MAP_PORT2_PIPE1",
    /* IDB_OBM2_PRI_MAP_PORT2_PIPE2 */ "IDB_OBM2_PRI_MAP_PORT2_PIPE2",
    /* IDB_OBM2_PRI_MAP_PORT2_PIPE3 */ "IDB_OBM2_PRI_MAP_PORT2_PIPE3",
    /* IDB_OBM2_PRI_MAP_PORT3_PIPE0 */ "IDB_OBM2_PRI_MAP_PORT3_PIPE0",
    /* IDB_OBM2_PRI_MAP_PORT3_PIPE1 */ "IDB_OBM2_PRI_MAP_PORT3_PIPE1",
    /* IDB_OBM2_PRI_MAP_PORT3_PIPE2 */ "IDB_OBM2_PRI_MAP_PORT3_PIPE2",
    /* IDB_OBM2_PRI_MAP_PORT3_PIPE3 */ "IDB_OBM2_PRI_MAP_PORT3_PIPE3",
    /* IDB_OBM3_DSCP_MAP_PORT0   */ "IDB_OBM3_DSCP_MAP_PORT0",
    /* IDB_OBM3_DSCP_MAP_PORT1   */ "IDB_OBM3_DSCP_MAP_PORT1",
    /* IDB_OBM3_DSCP_MAP_PORT2   */ "IDB_OBM3_DSCP_MAP_PORT2",
    /* IDB_OBM3_DSCP_MAP_PORT3   */ "IDB_OBM3_DSCP_MAP_PORT3",
    /* IDB_OBM3_DSCP_MAP_PORT0_PIPE0 */ "IDB_OBM3_DSCP_MAP_PORT0_PIPE0",
    /* IDB_OBM3_DSCP_MAP_PORT0_PIPE1 */ "IDB_OBM3_DSCP_MAP_PORT0_PIPE1",
    /* IDB_OBM3_DSCP_MAP_PORT0_PIPE2 */ "IDB_OBM3_DSCP_MAP_PORT0_PIPE2",
    /* IDB_OBM3_DSCP_MAP_PORT0_PIPE3 */ "IDB_OBM3_DSCP_MAP_PORT0_PIPE3",
    /* IDB_OBM3_DSCP_MAP_PORT1_PIPE0 */ "IDB_OBM3_DSCP_MAP_PORT1_PIPE0",
    /* IDB_OBM3_DSCP_MAP_PORT1_PIPE1 */ "IDB_OBM3_DSCP_MAP_PORT1_PIPE1",
    /* IDB_OBM3_DSCP_MAP_PORT1_PIPE2 */ "IDB_OBM3_DSCP_MAP_PORT1_PIPE2",
    /* IDB_OBM3_DSCP_MAP_PORT1_PIPE3 */ "IDB_OBM3_DSCP_MAP_PORT1_PIPE3",
    /* IDB_OBM3_DSCP_MAP_PORT2_PIPE0 */ "IDB_OBM3_DSCP_MAP_PORT2_PIPE0",
    /* IDB_OBM3_DSCP_MAP_PORT2_PIPE1 */ "IDB_OBM3_DSCP_MAP_PORT2_PIPE1",
    /* IDB_OBM3_DSCP_MAP_PORT2_PIPE2 */ "IDB_OBM3_DSCP_MAP_PORT2_PIPE2",
    /* IDB_OBM3_DSCP_MAP_PORT2_PIPE3 */ "IDB_OBM3_DSCP_MAP_PORT2_PIPE3",
    /* IDB_OBM3_DSCP_MAP_PORT3_PIPE0 */ "IDB_OBM3_DSCP_MAP_PORT3_PIPE0",
    /* IDB_OBM3_DSCP_MAP_PORT3_PIPE1 */ "IDB_OBM3_DSCP_MAP_PORT3_PIPE1",
    /* IDB_OBM3_DSCP_MAP_PORT3_PIPE2 */ "IDB_OBM3_DSCP_MAP_PORT3_PIPE2",
    /* IDB_OBM3_DSCP_MAP_PORT3_PIPE3 */ "IDB_OBM3_DSCP_MAP_PORT3_PIPE3",
    /* IDB_OBM3_ETAG_MAP_PORT0   */ "IDB_OBM3_ETAG_MAP_PORT0",
    /* IDB_OBM3_ETAG_MAP_PORT1   */ "IDB_OBM3_ETAG_MAP_PORT1",
    /* IDB_OBM3_ETAG_MAP_PORT2   */ "IDB_OBM3_ETAG_MAP_PORT2",
    /* IDB_OBM3_ETAG_MAP_PORT3   */ "IDB_OBM3_ETAG_MAP_PORT3",
    /* IDB_OBM3_ETAG_MAP_PORT0_PIPE0 */ "IDB_OBM3_ETAG_MAP_PORT0_PIPE0",
    /* IDB_OBM3_ETAG_MAP_PORT0_PIPE1 */ "IDB_OBM3_ETAG_MAP_PORT0_PIPE1",
    /* IDB_OBM3_ETAG_MAP_PORT0_PIPE2 */ "IDB_OBM3_ETAG_MAP_PORT0_PIPE2",
    /* IDB_OBM3_ETAG_MAP_PORT0_PIPE3 */ "IDB_OBM3_ETAG_MAP_PORT0_PIPE3",
    /* IDB_OBM3_ETAG_MAP_PORT1_PIPE0 */ "IDB_OBM3_ETAG_MAP_PORT1_PIPE0",
    /* IDB_OBM3_ETAG_MAP_PORT1_PIPE1 */ "IDB_OBM3_ETAG_MAP_PORT1_PIPE1",
    /* IDB_OBM3_ETAG_MAP_PORT1_PIPE2 */ "IDB_OBM3_ETAG_MAP_PORT1_PIPE2",
    /* IDB_OBM3_ETAG_MAP_PORT1_PIPE3 */ "IDB_OBM3_ETAG_MAP_PORT1_PIPE3",
    /* IDB_OBM3_ETAG_MAP_PORT2_PIPE0 */ "IDB_OBM3_ETAG_MAP_PORT2_PIPE0",
    /* IDB_OBM3_ETAG_MAP_PORT2_PIPE1 */ "IDB_OBM3_ETAG_MAP_PORT2_PIPE1",
    /* IDB_OBM3_ETAG_MAP_PORT2_PIPE2 */ "IDB_OBM3_ETAG_MAP_PORT2_PIPE2",
    /* IDB_OBM3_ETAG_MAP_PORT2_PIPE3 */ "IDB_OBM3_ETAG_MAP_PORT2_PIPE3",
    /* IDB_OBM3_ETAG_MAP_PORT3_PIPE0 */ "IDB_OBM3_ETAG_MAP_PORT3_PIPE0",
    /* IDB_OBM3_ETAG_MAP_PORT3_PIPE1 */ "IDB_OBM3_ETAG_MAP_PORT3_PIPE1",
    /* IDB_OBM3_ETAG_MAP_PORT3_PIPE2 */ "IDB_OBM3_ETAG_MAP_PORT3_PIPE2",
    /* IDB_OBM3_ETAG_MAP_PORT3_PIPE3 */ "IDB_OBM3_ETAG_MAP_PORT3_PIPE3",
    /* IDB_OBM3_PRI_MAP_PORT0    */ "IDB_OBM3_PRI_MAP_PORT0",
    /* IDB_OBM3_PRI_MAP_PORT1    */ "IDB_OBM3_PRI_MAP_PORT1",
    /* IDB_OBM3_PRI_MAP_PORT2    */ "IDB_OBM3_PRI_MAP_PORT2",
    /* IDB_OBM3_PRI_MAP_PORT3    */ "IDB_OBM3_PRI_MAP_PORT3",
    /* IDB_OBM3_PRI_MAP_PORT0_PIPE0 */ "IDB_OBM3_PRI_MAP_PORT0_PIPE0",
    /* IDB_OBM3_PRI_MAP_PORT0_PIPE1 */ "IDB_OBM3_PRI_MAP_PORT0_PIPE1",
    /* IDB_OBM3_PRI_MAP_PORT0_PIPE2 */ "IDB_OBM3_PRI_MAP_PORT0_PIPE2",
    /* IDB_OBM3_PRI_MAP_PORT0_PIPE3 */ "IDB_OBM3_PRI_MAP_PORT0_PIPE3",
    /* IDB_OBM3_PRI_MAP_PORT1_PIPE0 */ "IDB_OBM3_PRI_MAP_PORT1_PIPE0",
    /* IDB_OBM3_PRI_MAP_PORT1_PIPE1 */ "IDB_OBM3_PRI_MAP_PORT1_PIPE1",
    /* IDB_OBM3_PRI_MAP_PORT1_PIPE2 */ "IDB_OBM3_PRI_MAP_PORT1_PIPE2",
    /* IDB_OBM3_PRI_MAP_PORT1_PIPE3 */ "IDB_OBM3_PRI_MAP_PORT1_PIPE3",
    /* IDB_OBM3_PRI_MAP_PORT2_PIPE0 */ "IDB_OBM3_PRI_MAP_PORT2_PIPE0",
    /* IDB_OBM3_PRI_MAP_PORT2_PIPE1 */ "IDB_OBM3_PRI_MAP_PORT2_PIPE1",
    /* IDB_OBM3_PRI_MAP_PORT2_PIPE2 */ "IDB_OBM3_PRI_MAP_PORT2_PIPE2",
    /* IDB_OBM3_PRI_MAP_PORT2_PIPE3 */ "IDB_OBM3_PRI_MAP_PORT2_PIPE3",
    /* IDB_OBM3_PRI_MAP_PORT3_PIPE0 */ "IDB_OBM3_PRI_MAP_PORT3_PIPE0",
    /* IDB_OBM3_PRI_MAP_PORT3_PIPE1 */ "IDB_OBM3_PRI_MAP_PORT3_PIPE1",
    /* IDB_OBM3_PRI_MAP_PORT3_PIPE2 */ "IDB_OBM3_PRI_MAP_PORT3_PIPE2",
    /* IDB_OBM3_PRI_MAP_PORT3_PIPE3 */ "IDB_OBM3_PRI_MAP_PORT3_PIPE3",
    /* IDB_OBM4_DSCP_MAP_PORT0   */ "IDB_OBM4_DSCP_MAP_PORT0",
    /* IDB_OBM4_DSCP_MAP_PORT1   */ "IDB_OBM4_DSCP_MAP_PORT1",
    /* IDB_OBM4_DSCP_MAP_PORT2   */ "IDB_OBM4_DSCP_MAP_PORT2",
    /* IDB_OBM4_DSCP_MAP_PORT3   */ "IDB_OBM4_DSCP_MAP_PORT3",
    /* IDB_OBM4_DSCP_MAP_PORT0_PIPE0 */ "IDB_OBM4_DSCP_MAP_PORT0_PIPE0",
    /* IDB_OBM4_DSCP_MAP_PORT0_PIPE1 */ "IDB_OBM4_DSCP_MAP_PORT0_PIPE1",
    /* IDB_OBM4_DSCP_MAP_PORT0_PIPE2 */ "IDB_OBM4_DSCP_MAP_PORT0_PIPE2",
    /* IDB_OBM4_DSCP_MAP_PORT0_PIPE3 */ "IDB_OBM4_DSCP_MAP_PORT0_PIPE3",
    /* IDB_OBM4_DSCP_MAP_PORT1_PIPE0 */ "IDB_OBM4_DSCP_MAP_PORT1_PIPE0",
    /* IDB_OBM4_DSCP_MAP_PORT1_PIPE1 */ "IDB_OBM4_DSCP_MAP_PORT1_PIPE1",
    /* IDB_OBM4_DSCP_MAP_PORT1_PIPE2 */ "IDB_OBM4_DSCP_MAP_PORT1_PIPE2",
    /* IDB_OBM4_DSCP_MAP_PORT1_PIPE3 */ "IDB_OBM4_DSCP_MAP_PORT1_PIPE3",
    /* IDB_OBM4_DSCP_MAP_PORT2_PIPE0 */ "IDB_OBM4_DSCP_MAP_PORT2_PIPE0",
    /* IDB_OBM4_DSCP_MAP_PORT2_PIPE1 */ "IDB_OBM4_DSCP_MAP_PORT2_PIPE1",
    /* IDB_OBM4_DSCP_MAP_PORT2_PIPE2 */ "IDB_OBM4_DSCP_MAP_PORT2_PIPE2",
    /* IDB_OBM4_DSCP_MAP_PORT2_PIPE3 */ "IDB_OBM4_DSCP_MAP_PORT2_PIPE3",
    /* IDB_OBM4_DSCP_MAP_PORT3_PIPE0 */ "IDB_OBM4_DSCP_MAP_PORT3_PIPE0",
    /* IDB_OBM4_DSCP_MAP_PORT3_PIPE1 */ "IDB_OBM4_DSCP_MAP_PORT3_PIPE1",
    /* IDB_OBM4_DSCP_MAP_PORT3_PIPE2 */ "IDB_OBM4_DSCP_MAP_PORT3_PIPE2",
    /* IDB_OBM4_DSCP_MAP_PORT3_PIPE3 */ "IDB_OBM4_DSCP_MAP_PORT3_PIPE3",
    /* IDB_OBM4_ETAG_MAP_PORT0   */ "IDB_OBM4_ETAG_MAP_PORT0",
    /* IDB_OBM4_ETAG_MAP_PORT1   */ "IDB_OBM4_ETAG_MAP_PORT1",
    /* IDB_OBM4_ETAG_MAP_PORT2   */ "IDB_OBM4_ETAG_MAP_PORT2",
    /* IDB_OBM4_ETAG_MAP_PORT3   */ "IDB_OBM4_ETAG_MAP_PORT3",
    /* IDB_OBM4_ETAG_MAP_PORT0_PIPE0 */ "IDB_OBM4_ETAG_MAP_PORT0_PIPE0",
    /* IDB_OBM4_ETAG_MAP_PORT0_PIPE1 */ "IDB_OBM4_ETAG_MAP_PORT0_PIPE1",
    /* IDB_OBM4_ETAG_MAP_PORT0_PIPE2 */ "IDB_OBM4_ETAG_MAP_PORT0_PIPE2",
    /* IDB_OBM4_ETAG_MAP_PORT0_PIPE3 */ "IDB_OBM4_ETAG_MAP_PORT0_PIPE3",
    /* IDB_OBM4_ETAG_MAP_PORT1_PIPE0 */ "IDB_OBM4_ETAG_MAP_PORT1_PIPE0",
    /* IDB_OBM4_ETAG_MAP_PORT1_PIPE1 */ "IDB_OBM4_ETAG_MAP_PORT1_PIPE1",
    /* IDB_OBM4_ETAG_MAP_PORT1_PIPE2 */ "IDB_OBM4_ETAG_MAP_PORT1_PIPE2",
    /* IDB_OBM4_ETAG_MAP_PORT1_PIPE3 */ "IDB_OBM4_ETAG_MAP_PORT1_PIPE3",
    /* IDB_OBM4_ETAG_MAP_PORT2_PIPE0 */ "IDB_OBM4_ETAG_MAP_PORT2_PIPE0",
    /* IDB_OBM4_ETAG_MAP_PORT2_PIPE1 */ "IDB_OBM4_ETAG_MAP_PORT2_PIPE1",
    /* IDB_OBM4_ETAG_MAP_PORT2_PIPE2 */ "IDB_OBM4_ETAG_MAP_PORT2_PIPE2",
    /* IDB_OBM4_ETAG_MAP_PORT2_PIPE3 */ "IDB_OBM4_ETAG_MAP_PORT2_PIPE3",
    /* IDB_OBM4_ETAG_MAP_PORT3_PIPE0 */ "IDB_OBM4_ETAG_MAP_PORT3_PIPE0",
    /* IDB_OBM4_ETAG_MAP_PORT3_PIPE1 */ "IDB_OBM4_ETAG_MAP_PORT3_PIPE1",
    /* IDB_OBM4_ETAG_MAP_PORT3_PIPE2 */ "IDB_OBM4_ETAG_MAP_PORT3_PIPE2",
    /* IDB_OBM4_ETAG_MAP_PORT3_PIPE3 */ "IDB_OBM4_ETAG_MAP_PORT3_PIPE3",
    /* IDB_OBM4_PRI_MAP_PORT0    */ "IDB_OBM4_PRI_MAP_PORT0",
    /* IDB_OBM4_PRI_MAP_PORT1    */ "IDB_OBM4_PRI_MAP_PORT1",
    /* IDB_OBM4_PRI_MAP_PORT2    */ "IDB_OBM4_PRI_MAP_PORT2",
    /* IDB_OBM4_PRI_MAP_PORT3    */ "IDB_OBM4_PRI_MAP_PORT3",
    /* IDB_OBM4_PRI_MAP_PORT0_PIPE0 */ "IDB_OBM4_PRI_MAP_PORT0_PIPE0",
    /* IDB_OBM4_PRI_MAP_PORT0_PIPE1 */ "IDB_OBM4_PRI_MAP_PORT0_PIPE1",
    /* IDB_OBM4_PRI_MAP_PORT0_PIPE2 */ "IDB_OBM4_PRI_MAP_PORT0_PIPE2",
    /* IDB_OBM4_PRI_MAP_PORT0_PIPE3 */ "IDB_OBM4_PRI_MAP_PORT0_PIPE3",
    /* IDB_OBM4_PRI_MAP_PORT1_PIPE0 */ "IDB_OBM4_PRI_MAP_PORT1_PIPE0",
    /* IDB_OBM4_PRI_MAP_PORT1_PIPE1 */ "IDB_OBM4_PRI_MAP_PORT1_PIPE1",
    /* IDB_OBM4_PRI_MAP_PORT1_PIPE2 */ "IDB_OBM4_PRI_MAP_PORT1_PIPE2",
    /* IDB_OBM4_PRI_MAP_PORT1_PIPE3 */ "IDB_OBM4_PRI_MAP_PORT1_PIPE3",
    /* IDB_OBM4_PRI_MAP_PORT2_PIPE0 */ "IDB_OBM4_PRI_MAP_PORT2_PIPE0",
    /* IDB_OBM4_PRI_MAP_PORT2_PIPE1 */ "IDB_OBM4_PRI_MAP_PORT2_PIPE1",
    /* IDB_OBM4_PRI_MAP_PORT2_PIPE2 */ "IDB_OBM4_PRI_MAP_PORT2_PIPE2",
    /* IDB_OBM4_PRI_MAP_PORT2_PIPE3 */ "IDB_OBM4_PRI_MAP_PORT2_PIPE3",
    /* IDB_OBM4_PRI_MAP_PORT3_PIPE0 */ "IDB_OBM4_PRI_MAP_PORT3_PIPE0",
    /* IDB_OBM4_PRI_MAP_PORT3_PIPE1 */ "IDB_OBM4_PRI_MAP_PORT3_PIPE1",
    /* IDB_OBM4_PRI_MAP_PORT3_PIPE2 */ "IDB_OBM4_PRI_MAP_PORT3_PIPE2",
    /* IDB_OBM4_PRI_MAP_PORT3_PIPE3 */ "IDB_OBM4_PRI_MAP_PORT3_PIPE3",
    /* IDB_OBM5_DSCP_MAP_PORT0   */ "IDB_OBM5_DSCP_MAP_PORT0",
    /* IDB_OBM5_DSCP_MAP_PORT1   */ "IDB_OBM5_DSCP_MAP_PORT1",
    /* IDB_OBM5_DSCP_MAP_PORT2   */ "IDB_OBM5_DSCP_MAP_PORT2",
    /* IDB_OBM5_DSCP_MAP_PORT3   */ "IDB_OBM5_DSCP_MAP_PORT3",
    /* IDB_OBM5_DSCP_MAP_PORT0_PIPE0 */ "IDB_OBM5_DSCP_MAP_PORT0_PIPE0",
    /* IDB_OBM5_DSCP_MAP_PORT0_PIPE1 */ "IDB_OBM5_DSCP_MAP_PORT0_PIPE1",
    /* IDB_OBM5_DSCP_MAP_PORT0_PIPE2 */ "IDB_OBM5_DSCP_MAP_PORT0_PIPE2",
    /* IDB_OBM5_DSCP_MAP_PORT0_PIPE3 */ "IDB_OBM5_DSCP_MAP_PORT0_PIPE3",
    /* IDB_OBM5_DSCP_MAP_PORT1_PIPE0 */ "IDB_OBM5_DSCP_MAP_PORT1_PIPE0",
    /* IDB_OBM5_DSCP_MAP_PORT1_PIPE1 */ "IDB_OBM5_DSCP_MAP_PORT1_PIPE1",
    /* IDB_OBM5_DSCP_MAP_PORT1_PIPE2 */ "IDB_OBM5_DSCP_MAP_PORT1_PIPE2",
    /* IDB_OBM5_DSCP_MAP_PORT1_PIPE3 */ "IDB_OBM5_DSCP_MAP_PORT1_PIPE3",
    /* IDB_OBM5_DSCP_MAP_PORT2_PIPE0 */ "IDB_OBM5_DSCP_MAP_PORT2_PIPE0",
    /* IDB_OBM5_DSCP_MAP_PORT2_PIPE1 */ "IDB_OBM5_DSCP_MAP_PORT2_PIPE1",
    /* IDB_OBM5_DSCP_MAP_PORT2_PIPE2 */ "IDB_OBM5_DSCP_MAP_PORT2_PIPE2",
    /* IDB_OBM5_DSCP_MAP_PORT2_PIPE3 */ "IDB_OBM5_DSCP_MAP_PORT2_PIPE3",
    /* IDB_OBM5_DSCP_MAP_PORT3_PIPE0 */ "IDB_OBM5_DSCP_MAP_PORT3_PIPE0",
    /* IDB_OBM5_DSCP_MAP_PORT3_PIPE1 */ "IDB_OBM5_DSCP_MAP_PORT3_PIPE1",
    /* IDB_OBM5_DSCP_MAP_PORT3_PIPE2 */ "IDB_OBM5_DSCP_MAP_PORT3_PIPE2",
    /* IDB_OBM5_DSCP_MAP_PORT3_PIPE3 */ "IDB_OBM5_DSCP_MAP_PORT3_PIPE3",
    /* IDB_OBM5_ETAG_MAP_PORT0   */ "IDB_OBM5_ETAG_MAP_PORT0",
    /* IDB_OBM5_ETAG_MAP_PORT1   */ "IDB_OBM5_ETAG_MAP_PORT1",
    /* IDB_OBM5_ETAG_MAP_PORT2   */ "IDB_OBM5_ETAG_MAP_PORT2",
    /* IDB_OBM5_ETAG_MAP_PORT3   */ "IDB_OBM5_ETAG_MAP_PORT3",
    /* IDB_OBM5_ETAG_MAP_PORT0_PIPE0 */ "IDB_OBM5_ETAG_MAP_PORT0_PIPE0",
    /* IDB_OBM5_ETAG_MAP_PORT0_PIPE1 */ "IDB_OBM5_ETAG_MAP_PORT0_PIPE1",
    /* IDB_OBM5_ETAG_MAP_PORT0_PIPE2 */ "IDB_OBM5_ETAG_MAP_PORT0_PIPE2",
    /* IDB_OBM5_ETAG_MAP_PORT0_PIPE3 */ "IDB_OBM5_ETAG_MAP_PORT0_PIPE3",
    /* IDB_OBM5_ETAG_MAP_PORT1_PIPE0 */ "IDB_OBM5_ETAG_MAP_PORT1_PIPE0",
    /* IDB_OBM5_ETAG_MAP_PORT1_PIPE1 */ "IDB_OBM5_ETAG_MAP_PORT1_PIPE1",
    /* IDB_OBM5_ETAG_MAP_PORT1_PIPE2 */ "IDB_OBM5_ETAG_MAP_PORT1_PIPE2",
    /* IDB_OBM5_ETAG_MAP_PORT1_PIPE3 */ "IDB_OBM5_ETAG_MAP_PORT1_PIPE3",
    /* IDB_OBM5_ETAG_MAP_PORT2_PIPE0 */ "IDB_OBM5_ETAG_MAP_PORT2_PIPE0",
    /* IDB_OBM5_ETAG_MAP_PORT2_PIPE1 */ "IDB_OBM5_ETAG_MAP_PORT2_PIPE1",
    /* IDB_OBM5_ETAG_MAP_PORT2_PIPE2 */ "IDB_OBM5_ETAG_MAP_PORT2_PIPE2",
    /* IDB_OBM5_ETAG_MAP_PORT2_PIPE3 */ "IDB_OBM5_ETAG_MAP_PORT2_PIPE3",
    /* IDB_OBM5_ETAG_MAP_PORT3_PIPE0 */ "IDB_OBM5_ETAG_MAP_PORT3_PIPE0",
    /* IDB_OBM5_ETAG_MAP_PORT3_PIPE1 */ "IDB_OBM5_ETAG_MAP_PORT3_PIPE1",
    /* IDB_OBM5_ETAG_MAP_PORT3_PIPE2 */ "IDB_OBM5_ETAG_MAP_PORT3_PIPE2",
    /* IDB_OBM5_ETAG_MAP_PORT3_PIPE3 */ "IDB_OBM5_ETAG_MAP_PORT3_PIPE3",
    /* IDB_OBM5_PRI_MAP_PORT0    */ "IDB_OBM5_PRI_MAP_PORT0",
    /* IDB_OBM5_PRI_MAP_PORT1    */ "IDB_OBM5_PRI_MAP_PORT1",
    /* IDB_OBM5_PRI_MAP_PORT2    */ "IDB_OBM5_PRI_MAP_PORT2",
    /* IDB_OBM5_PRI_MAP_PORT3    */ "IDB_OBM5_PRI_MAP_PORT3",
    /* IDB_OBM5_PRI_MAP_PORT0_PIPE0 */ "IDB_OBM5_PRI_MAP_PORT0_PIPE0",
    /* IDB_OBM5_PRI_MAP_PORT0_PIPE1 */ "IDB_OBM5_PRI_MAP_PORT0_PIPE1",
    /* IDB_OBM5_PRI_MAP_PORT0_PIPE2 */ "IDB_OBM5_PRI_MAP_PORT0_PIPE2",
    /* IDB_OBM5_PRI_MAP_PORT0_PIPE3 */ "IDB_OBM5_PRI_MAP_PORT0_PIPE3",
    /* IDB_OBM5_PRI_MAP_PORT1_PIPE0 */ "IDB_OBM5_PRI_MAP_PORT1_PIPE0",
    /* IDB_OBM5_PRI_MAP_PORT1_PIPE1 */ "IDB_OBM5_PRI_MAP_PORT1_PIPE1",
    /* IDB_OBM5_PRI_MAP_PORT1_PIPE2 */ "IDB_OBM5_PRI_MAP_PORT1_PIPE2",
    /* IDB_OBM5_PRI_MAP_PORT1_PIPE3 */ "IDB_OBM5_PRI_MAP_PORT1_PIPE3",
    /* IDB_OBM5_PRI_MAP_PORT2_PIPE0 */ "IDB_OBM5_PRI_MAP_PORT2_PIPE0",
    /* IDB_OBM5_PRI_MAP_PORT2_PIPE1 */ "IDB_OBM5_PRI_MAP_PORT2_PIPE1",
    /* IDB_OBM5_PRI_MAP_PORT2_PIPE2 */ "IDB_OBM5_PRI_MAP_PORT2_PIPE2",
    /* IDB_OBM5_PRI_MAP_PORT2_PIPE3 */ "IDB_OBM5_PRI_MAP_PORT2_PIPE3",
    /* IDB_OBM5_PRI_MAP_PORT3_PIPE0 */ "IDB_OBM5_PRI_MAP_PORT3_PIPE0",
    /* IDB_OBM5_PRI_MAP_PORT3_PIPE1 */ "IDB_OBM5_PRI_MAP_PORT3_PIPE1",
    /* IDB_OBM5_PRI_MAP_PORT3_PIPE2 */ "IDB_OBM5_PRI_MAP_PORT3_PIPE2",
    /* IDB_OBM5_PRI_MAP_PORT3_PIPE3 */ "IDB_OBM5_PRI_MAP_PORT3_PIPE3",
    /* IDB_OBM6_DSCP_MAP_PORT0   */ "IDB_OBM6_DSCP_MAP_PORT0",
    /* IDB_OBM6_DSCP_MAP_PORT1   */ "IDB_OBM6_DSCP_MAP_PORT1",
    /* IDB_OBM6_DSCP_MAP_PORT2   */ "IDB_OBM6_DSCP_MAP_PORT2",
    /* IDB_OBM6_DSCP_MAP_PORT3   */ "IDB_OBM6_DSCP_MAP_PORT3",
    /* IDB_OBM6_DSCP_MAP_PORT0_PIPE0 */ "IDB_OBM6_DSCP_MAP_PORT0_PIPE0",
    /* IDB_OBM6_DSCP_MAP_PORT0_PIPE1 */ "IDB_OBM6_DSCP_MAP_PORT0_PIPE1",
    /* IDB_OBM6_DSCP_MAP_PORT0_PIPE2 */ "IDB_OBM6_DSCP_MAP_PORT0_PIPE2",
    /* IDB_OBM6_DSCP_MAP_PORT0_PIPE3 */ "IDB_OBM6_DSCP_MAP_PORT0_PIPE3",
    /* IDB_OBM6_DSCP_MAP_PORT1_PIPE0 */ "IDB_OBM6_DSCP_MAP_PORT1_PIPE0",
    /* IDB_OBM6_DSCP_MAP_PORT1_PIPE1 */ "IDB_OBM6_DSCP_MAP_PORT1_PIPE1",
    /* IDB_OBM6_DSCP_MAP_PORT1_PIPE2 */ "IDB_OBM6_DSCP_MAP_PORT1_PIPE2",
    /* IDB_OBM6_DSCP_MAP_PORT1_PIPE3 */ "IDB_OBM6_DSCP_MAP_PORT1_PIPE3",
    /* IDB_OBM6_DSCP_MAP_PORT2_PIPE0 */ "IDB_OBM6_DSCP_MAP_PORT2_PIPE0",
    /* IDB_OBM6_DSCP_MAP_PORT2_PIPE1 */ "IDB_OBM6_DSCP_MAP_PORT2_PIPE1",
    /* IDB_OBM6_DSCP_MAP_PORT2_PIPE2 */ "IDB_OBM6_DSCP_MAP_PORT2_PIPE2",
    /* IDB_OBM6_DSCP_MAP_PORT2_PIPE3 */ "IDB_OBM6_DSCP_MAP_PORT2_PIPE3",
    /* IDB_OBM6_DSCP_MAP_PORT3_PIPE0 */ "IDB_OBM6_DSCP_MAP_PORT3_PIPE0",
    /* IDB_OBM6_DSCP_MAP_PORT3_PIPE1 */ "IDB_OBM6_DSCP_MAP_PORT3_PIPE1",
    /* IDB_OBM6_DSCP_MAP_PORT3_PIPE2 */ "IDB_OBM6_DSCP_MAP_PORT3_PIPE2",
    /* IDB_OBM6_DSCP_MAP_PORT3_PIPE3 */ "IDB_OBM6_DSCP_MAP_PORT3_PIPE3",
    /* IDB_OBM6_ETAG_MAP_PORT0   */ "IDB_OBM6_ETAG_MAP_PORT0",
    /* IDB_OBM6_ETAG_MAP_PORT1   */ "IDB_OBM6_ETAG_MAP_PORT1",
    /* IDB_OBM6_ETAG_MAP_PORT2   */ "IDB_OBM6_ETAG_MAP_PORT2",
    /* IDB_OBM6_ETAG_MAP_PORT3   */ "IDB_OBM6_ETAG_MAP_PORT3",
    /* IDB_OBM6_ETAG_MAP_PORT0_PIPE0 */ "IDB_OBM6_ETAG_MAP_PORT0_PIPE0",
    /* IDB_OBM6_ETAG_MAP_PORT0_PIPE1 */ "IDB_OBM6_ETAG_MAP_PORT0_PIPE1",
    /* IDB_OBM6_ETAG_MAP_PORT0_PIPE2 */ "IDB_OBM6_ETAG_MAP_PORT0_PIPE2",
    /* IDB_OBM6_ETAG_MAP_PORT0_PIPE3 */ "IDB_OBM6_ETAG_MAP_PORT0_PIPE3",
    /* IDB_OBM6_ETAG_MAP_PORT1_PIPE0 */ "IDB_OBM6_ETAG_MAP_PORT1_PIPE0",
    /* IDB_OBM6_ETAG_MAP_PORT1_PIPE1 */ "IDB_OBM6_ETAG_MAP_PORT1_PIPE1",
    /* IDB_OBM6_ETAG_MAP_PORT1_PIPE2 */ "IDB_OBM6_ETAG_MAP_PORT1_PIPE2",
    /* IDB_OBM6_ETAG_MAP_PORT1_PIPE3 */ "IDB_OBM6_ETAG_MAP_PORT1_PIPE3",
    /* IDB_OBM6_ETAG_MAP_PORT2_PIPE0 */ "IDB_OBM6_ETAG_MAP_PORT2_PIPE0",
    /* IDB_OBM6_ETAG_MAP_PORT2_PIPE1 */ "IDB_OBM6_ETAG_MAP_PORT2_PIPE1",
    /* IDB_OBM6_ETAG_MAP_PORT2_PIPE2 */ "IDB_OBM6_ETAG_MAP_PORT2_PIPE2",
    /* IDB_OBM6_ETAG_MAP_PORT2_PIPE3 */ "IDB_OBM6_ETAG_MAP_PORT2_PIPE3",
    /* IDB_OBM6_ETAG_MAP_PORT3_PIPE0 */ "IDB_OBM6_ETAG_MAP_PORT3_PIPE0",
    /* IDB_OBM6_ETAG_MAP_PORT3_PIPE1 */ "IDB_OBM6_ETAG_MAP_PORT3_PIPE1",
    /* IDB_OBM6_ETAG_MAP_PORT3_PIPE2 */ "IDB_OBM6_ETAG_MAP_PORT3_PIPE2",
    /* IDB_OBM6_ETAG_MAP_PORT3_PIPE3 */ "IDB_OBM6_ETAG_MAP_PORT3_PIPE3",
    /* IDB_OBM6_PRI_MAP_PORT0    */ "IDB_OBM6_PRI_MAP_PORT0",
    /* IDB_OBM6_PRI_MAP_PORT1    */ "IDB_OBM6_PRI_MAP_PORT1",
    /* IDB_OBM6_PRI_MAP_PORT2    */ "IDB_OBM6_PRI_MAP_PORT2",
    /* IDB_OBM6_PRI_MAP_PORT3    */ "IDB_OBM6_PRI_MAP_PORT3",
    /* IDB_OBM6_PRI_MAP_PORT0_PIPE0 */ "IDB_OBM6_PRI_MAP_PORT0_PIPE0",
    /* IDB_OBM6_PRI_MAP_PORT0_PIPE1 */ "IDB_OBM6_PRI_MAP_PORT0_PIPE1",
    /* IDB_OBM6_PRI_MAP_PORT0_PIPE2 */ "IDB_OBM6_PRI_MAP_PORT0_PIPE2",
    /* IDB_OBM6_PRI_MAP_PORT0_PIPE3 */ "IDB_OBM6_PRI_MAP_PORT0_PIPE3",
    /* IDB_OBM6_PRI_MAP_PORT1_PIPE0 */ "IDB_OBM6_PRI_MAP_PORT1_PIPE0",
    /* IDB_OBM6_PRI_MAP_PORT1_PIPE1 */ "IDB_OBM6_PRI_MAP_PORT1_PIPE1",
    /* IDB_OBM6_PRI_MAP_PORT1_PIPE2 */ "IDB_OBM6_PRI_MAP_PORT1_PIPE2",
    /* IDB_OBM6_PRI_MAP_PORT1_PIPE3 */ "IDB_OBM6_PRI_MAP_PORT1_PIPE3",
    /* IDB_OBM6_PRI_MAP_PORT2_PIPE0 */ "IDB_OBM6_PRI_MAP_PORT2_PIPE0",
    /* IDB_OBM6_PRI_MAP_PORT2_PIPE1 */ "IDB_OBM6_PRI_MAP_PORT2_PIPE1",
    /* IDB_OBM6_PRI_MAP_PORT2_PIPE2 */ "IDB_OBM6_PRI_MAP_PORT2_PIPE2",
    /* IDB_OBM6_PRI_MAP_PORT2_PIPE3 */ "IDB_OBM6_PRI_MAP_PORT2_PIPE3",
    /* IDB_OBM6_PRI_MAP_PORT3_PIPE0 */ "IDB_OBM6_PRI_MAP_PORT3_PIPE0",
    /* IDB_OBM6_PRI_MAP_PORT3_PIPE1 */ "IDB_OBM6_PRI_MAP_PORT3_PIPE1",
    /* IDB_OBM6_PRI_MAP_PORT3_PIPE2 */ "IDB_OBM6_PRI_MAP_PORT3_PIPE2",
    /* IDB_OBM6_PRI_MAP_PORT3_PIPE3 */ "IDB_OBM6_PRI_MAP_PORT3_PIPE3",
    /* IDB_OBM7_DSCP_MAP_PORT0   */ "IDB_OBM7_DSCP_MAP_PORT0",
    /* IDB_OBM7_DSCP_MAP_PORT1   */ "IDB_OBM7_DSCP_MAP_PORT1",
    /* IDB_OBM7_DSCP_MAP_PORT2   */ "IDB_OBM7_DSCP_MAP_PORT2",
    /* IDB_OBM7_DSCP_MAP_PORT3   */ "IDB_OBM7_DSCP_MAP_PORT3",
    /* IDB_OBM7_DSCP_MAP_PORT0_PIPE0 */ "IDB_OBM7_DSCP_MAP_PORT0_PIPE0",
    /* IDB_OBM7_DSCP_MAP_PORT0_PIPE1 */ "IDB_OBM7_DSCP_MAP_PORT0_PIPE1",
    /* IDB_OBM7_DSCP_MAP_PORT0_PIPE2 */ "IDB_OBM7_DSCP_MAP_PORT0_PIPE2",
    /* IDB_OBM7_DSCP_MAP_PORT0_PIPE3 */ "IDB_OBM7_DSCP_MAP_PORT0_PIPE3",
    /* IDB_OBM7_DSCP_MAP_PORT1_PIPE0 */ "IDB_OBM7_DSCP_MAP_PORT1_PIPE0",
    /* IDB_OBM7_DSCP_MAP_PORT1_PIPE1 */ "IDB_OBM7_DSCP_MAP_PORT1_PIPE1",
    /* IDB_OBM7_DSCP_MAP_PORT1_PIPE2 */ "IDB_OBM7_DSCP_MAP_PORT1_PIPE2",
    /* IDB_OBM7_DSCP_MAP_PORT1_PIPE3 */ "IDB_OBM7_DSCP_MAP_PORT1_PIPE3",
    /* IDB_OBM7_DSCP_MAP_PORT2_PIPE0 */ "IDB_OBM7_DSCP_MAP_PORT2_PIPE0",
    /* IDB_OBM7_DSCP_MAP_PORT2_PIPE1 */ "IDB_OBM7_DSCP_MAP_PORT2_PIPE1",
    /* IDB_OBM7_DSCP_MAP_PORT2_PIPE2 */ "IDB_OBM7_DSCP_MAP_PORT2_PIPE2",
    /* IDB_OBM7_DSCP_MAP_PORT2_PIPE3 */ "IDB_OBM7_DSCP_MAP_PORT2_PIPE3",
    /* IDB_OBM7_DSCP_MAP_PORT3_PIPE0 */ "IDB_OBM7_DSCP_MAP_PORT3_PIPE0",
    /* IDB_OBM7_DSCP_MAP_PORT3_PIPE1 */ "IDB_OBM7_DSCP_MAP_PORT3_PIPE1",
    /* IDB_OBM7_DSCP_MAP_PORT3_PIPE2 */ "IDB_OBM7_DSCP_MAP_PORT3_PIPE2",
    /* IDB_OBM7_DSCP_MAP_PORT3_PIPE3 */ "IDB_OBM7_DSCP_MAP_PORT3_PIPE3",
    /* IDB_OBM7_ETAG_MAP_PORT0   */ "IDB_OBM7_ETAG_MAP_PORT0",
    /* IDB_OBM7_ETAG_MAP_PORT1   */ "IDB_OBM7_ETAG_MAP_PORT1",
    /* IDB_OBM7_ETAG_MAP_PORT2   */ "IDB_OBM7_ETAG_MAP_PORT2",
    /* IDB_OBM7_ETAG_MAP_PORT3   */ "IDB_OBM7_ETAG_MAP_PORT3",
    /* IDB_OBM7_ETAG_MAP_PORT0_PIPE0 */ "IDB_OBM7_ETAG_MAP_PORT0_PIPE0",
    /* IDB_OBM7_ETAG_MAP_PORT0_PIPE1 */ "IDB_OBM7_ETAG_MAP_PORT0_PIPE1",
    /* IDB_OBM7_ETAG_MAP_PORT0_PIPE2 */ "IDB_OBM7_ETAG_MAP_PORT0_PIPE2",
    /* IDB_OBM7_ETAG_MAP_PORT0_PIPE3 */ "IDB_OBM7_ETAG_MAP_PORT0_PIPE3",
    /* IDB_OBM7_ETAG_MAP_PORT1_PIPE0 */ "IDB_OBM7_ETAG_MAP_PORT1_PIPE0",
    /* IDB_OBM7_ETAG_MAP_PORT1_PIPE1 */ "IDB_OBM7_ETAG_MAP_PORT1_PIPE1",
    /* IDB_OBM7_ETAG_MAP_PORT1_PIPE2 */ "IDB_OBM7_ETAG_MAP_PORT1_PIPE2",
    /* IDB_OBM7_ETAG_MAP_PORT1_PIPE3 */ "IDB_OBM7_ETAG_MAP_PORT1_PIPE3",
    /* IDB_OBM7_ETAG_MAP_PORT2_PIPE0 */ "IDB_OBM7_ETAG_MAP_PORT2_PIPE0",
    /* IDB_OBM7_ETAG_MAP_PORT2_PIPE1 */ "IDB_OBM7_ETAG_MAP_PORT2_PIPE1",
    /* IDB_OBM7_ETAG_MAP_PORT2_PIPE2 */ "IDB_OBM7_ETAG_MAP_PORT2_PIPE2",
    /* IDB_OBM7_ETAG_MAP_PORT2_PIPE3 */ "IDB_OBM7_ETAG_MAP_PORT2_PIPE3",
    /* IDB_OBM7_ETAG_MAP_PORT3_PIPE0 */ "IDB_OBM7_ETAG_MAP_PORT3_PIPE0",
    /* IDB_OBM7_ETAG_MAP_PORT3_PIPE1 */ "IDB_OBM7_ETAG_MAP_PORT3_PIPE1",
    /* IDB_OBM7_ETAG_MAP_PORT3_PIPE2 */ "IDB_OBM7_ETAG_MAP_PORT3_PIPE2",
    /* IDB_OBM7_ETAG_MAP_PORT3_PIPE3 */ "IDB_OBM7_ETAG_MAP_PORT3_PIPE3",
    /* IDB_OBM7_PRI_MAP_PORT0    */ "IDB_OBM7_PRI_MAP_PORT0",
    /* IDB_OBM7_PRI_MAP_PORT1    */ "IDB_OBM7_PRI_MAP_PORT1",
    /* IDB_OBM7_PRI_MAP_PORT2    */ "IDB_OBM7_PRI_MAP_PORT2",
    /* IDB_OBM7_PRI_MAP_PORT3    */ "IDB_OBM7_PRI_MAP_PORT3",
    /* IDB_OBM7_PRI_MAP_PORT0_PIPE0 */ "IDB_OBM7_PRI_MAP_PORT0_PIPE0",
    /* IDB_OBM7_PRI_MAP_PORT0_PIPE1 */ "IDB_OBM7_PRI_MAP_PORT0_PIPE1",
    /* IDB_OBM7_PRI_MAP_PORT0_PIPE2 */ "IDB_OBM7_PRI_MAP_PORT0_PIPE2",
    /* IDB_OBM7_PRI_MAP_PORT0_PIPE3 */ "IDB_OBM7_PRI_MAP_PORT0_PIPE3",
    /* IDB_OBM7_PRI_MAP_PORT1_PIPE0 */ "IDB_OBM7_PRI_MAP_PORT1_PIPE0",
    /* IDB_OBM7_PRI_MAP_PORT1_PIPE1 */ "IDB_OBM7_PRI_MAP_PORT1_PIPE1",
    /* IDB_OBM7_PRI_MAP_PORT1_PIPE2 */ "IDB_OBM7_PRI_MAP_PORT1_PIPE2",
    /* IDB_OBM7_PRI_MAP_PORT1_PIPE3 */ "IDB_OBM7_PRI_MAP_PORT1_PIPE3",
    /* IDB_OBM7_PRI_MAP_PORT2_PIPE0 */ "IDB_OBM7_PRI_MAP_PORT2_PIPE0",
    /* IDB_OBM7_PRI_MAP_PORT2_PIPE1 */ "IDB_OBM7_PRI_MAP_PORT2_PIPE1",
    /* IDB_OBM7_PRI_MAP_PORT2_PIPE2 */ "IDB_OBM7_PRI_MAP_PORT2_PIPE2",
    /* IDB_OBM7_PRI_MAP_PORT2_PIPE3 */ "IDB_OBM7_PRI_MAP_PORT2_PIPE3",
    /* IDB_OBM7_PRI_MAP_PORT3_PIPE0 */ "IDB_OBM7_PRI_MAP_PORT3_PIPE0",
    /* IDB_OBM7_PRI_MAP_PORT3_PIPE1 */ "IDB_OBM7_PRI_MAP_PORT3_PIPE1",
    /* IDB_OBM7_PRI_MAP_PORT3_PIPE2 */ "IDB_OBM7_PRI_MAP_PORT3_PIPE2",
    /* IDB_OBM7_PRI_MAP_PORT3_PIPE3 */ "IDB_OBM7_PRI_MAP_PORT3_PIPE3",
    /* IDB_OBM8_DSCP_MAP_PORT0   */ "IDB_OBM8_DSCP_MAP_PORT0",
    /* IDB_OBM8_DSCP_MAP_PORT1   */ "IDB_OBM8_DSCP_MAP_PORT1",
    /* IDB_OBM8_DSCP_MAP_PORT2   */ "IDB_OBM8_DSCP_MAP_PORT2",
    /* IDB_OBM8_DSCP_MAP_PORT3   */ "IDB_OBM8_DSCP_MAP_PORT3",
    /* IDB_OBM8_DSCP_MAP_PORT0_PIPE0 */ "IDB_OBM8_DSCP_MAP_PORT0_PIPE0",
    /* IDB_OBM8_DSCP_MAP_PORT0_PIPE1 */ "IDB_OBM8_DSCP_MAP_PORT0_PIPE1",
    /* IDB_OBM8_DSCP_MAP_PORT0_PIPE2 */ "IDB_OBM8_DSCP_MAP_PORT0_PIPE2",
    /* IDB_OBM8_DSCP_MAP_PORT0_PIPE3 */ "IDB_OBM8_DSCP_MAP_PORT0_PIPE3",
    /* IDB_OBM8_DSCP_MAP_PORT1_PIPE0 */ "IDB_OBM8_DSCP_MAP_PORT1_PIPE0",
    /* IDB_OBM8_DSCP_MAP_PORT1_PIPE1 */ "IDB_OBM8_DSCP_MAP_PORT1_PIPE1",
    /* IDB_OBM8_DSCP_MAP_PORT1_PIPE2 */ "IDB_OBM8_DSCP_MAP_PORT1_PIPE2",
    /* IDB_OBM8_DSCP_MAP_PORT1_PIPE3 */ "IDB_OBM8_DSCP_MAP_PORT1_PIPE3",
    /* IDB_OBM8_DSCP_MAP_PORT2_PIPE0 */ "IDB_OBM8_DSCP_MAP_PORT2_PIPE0",
    /* IDB_OBM8_DSCP_MAP_PORT2_PIPE1 */ "IDB_OBM8_DSCP_MAP_PORT2_PIPE1",
    /* IDB_OBM8_DSCP_MAP_PORT2_PIPE2 */ "IDB_OBM8_DSCP_MAP_PORT2_PIPE2",
    /* IDB_OBM8_DSCP_MAP_PORT2_PIPE3 */ "IDB_OBM8_DSCP_MAP_PORT2_PIPE3",
    /* IDB_OBM8_DSCP_MAP_PORT3_PIPE0 */ "IDB_OBM8_DSCP_MAP_PORT3_PIPE0",
    /* IDB_OBM8_DSCP_MAP_PORT3_PIPE1 */ "IDB_OBM8_DSCP_MAP_PORT3_PIPE1",
    /* IDB_OBM8_DSCP_MAP_PORT3_PIPE2 */ "IDB_OBM8_DSCP_MAP_PORT3_PIPE2",
    /* IDB_OBM8_DSCP_MAP_PORT3_PIPE3 */ "IDB_OBM8_DSCP_MAP_PORT3_PIPE3",
    /* IDB_OBM8_ETAG_MAP_PORT0   */ "IDB_OBM8_ETAG_MAP_PORT0",
    /* IDB_OBM8_ETAG_MAP_PORT1   */ "IDB_OBM8_ETAG_MAP_PORT1",
    /* IDB_OBM8_ETAG_MAP_PORT2   */ "IDB_OBM8_ETAG_MAP_PORT2",
    /* IDB_OBM8_ETAG_MAP_PORT3   */ "IDB_OBM8_ETAG_MAP_PORT3",
    /* IDB_OBM8_ETAG_MAP_PORT0_PIPE0 */ "IDB_OBM8_ETAG_MAP_PORT0_PIPE0",
    /* IDB_OBM8_ETAG_MAP_PORT0_PIPE1 */ "IDB_OBM8_ETAG_MAP_PORT0_PIPE1",
    /* IDB_OBM8_ETAG_MAP_PORT0_PIPE2 */ "IDB_OBM8_ETAG_MAP_PORT0_PIPE2",
    /* IDB_OBM8_ETAG_MAP_PORT0_PIPE3 */ "IDB_OBM8_ETAG_MAP_PORT0_PIPE3",
    /* IDB_OBM8_ETAG_MAP_PORT1_PIPE0 */ "IDB_OBM8_ETAG_MAP_PORT1_PIPE0",
    /* IDB_OBM8_ETAG_MAP_PORT1_PIPE1 */ "IDB_OBM8_ETAG_MAP_PORT1_PIPE1",
    /* IDB_OBM8_ETAG_MAP_PORT1_PIPE2 */ "IDB_OBM8_ETAG_MAP_PORT1_PIPE2",
    /* IDB_OBM8_ETAG_MAP_PORT1_PIPE3 */ "IDB_OBM8_ETAG_MAP_PORT1_PIPE3",
    /* IDB_OBM8_ETAG_MAP_PORT2_PIPE0 */ "IDB_OBM8_ETAG_MAP_PORT2_PIPE0",
    /* IDB_OBM8_ETAG_MAP_PORT2_PIPE1 */ "IDB_OBM8_ETAG_MAP_PORT2_PIPE1",
    /* IDB_OBM8_ETAG_MAP_PORT2_PIPE2 */ "IDB_OBM8_ETAG_MAP_PORT2_PIPE2",
    /* IDB_OBM8_ETAG_MAP_PORT2_PIPE3 */ "IDB_OBM8_ETAG_MAP_PORT2_PIPE3",
    /* IDB_OBM8_ETAG_MAP_PORT3_PIPE0 */ "IDB_OBM8_ETAG_MAP_PORT3_PIPE0",
    /* IDB_OBM8_ETAG_MAP_PORT3_PIPE1 */ "IDB_OBM8_ETAG_MAP_PORT3_PIPE1",
    /* IDB_OBM8_ETAG_MAP_PORT3_PIPE2 */ "IDB_OBM8_ETAG_MAP_PORT3_PIPE2",
    /* IDB_OBM8_ETAG_MAP_PORT3_PIPE3 */ "IDB_OBM8_ETAG_MAP_PORT3_PIPE3",
    /* IDB_OBM8_PRI_MAP_PORT0    */ "IDB_OBM8_PRI_MAP_PORT0",
    /* IDB_OBM8_PRI_MAP_PORT1    */ "IDB_OBM8_PRI_MAP_PORT1",
    /* IDB_OBM8_PRI_MAP_PORT2    */ "IDB_OBM8_PRI_MAP_PORT2",
    /* IDB_OBM8_PRI_MAP_PORT3    */ "IDB_OBM8_PRI_MAP_PORT3",
    /* IDB_OBM8_PRI_MAP_PORT0_PIPE0 */ "IDB_OBM8_PRI_MAP_PORT0_PIPE0",
    /* IDB_OBM8_PRI_MAP_PORT0_PIPE1 */ "IDB_OBM8_PRI_MAP_PORT0_PIPE1",
    /* IDB_OBM8_PRI_MAP_PORT0_PIPE2 */ "IDB_OBM8_PRI_MAP_PORT0_PIPE2",
    /* IDB_OBM8_PRI_MAP_PORT0_PIPE3 */ "IDB_OBM8_PRI_MAP_PORT0_PIPE3",
    /* IDB_OBM8_PRI_MAP_PORT1_PIPE0 */ "IDB_OBM8_PRI_MAP_PORT1_PIPE0",
    /* IDB_OBM8_PRI_MAP_PORT1_PIPE1 */ "IDB_OBM8_PRI_MAP_PORT1_PIPE1",
    /* IDB_OBM8_PRI_MAP_PORT1_PIPE2 */ "IDB_OBM8_PRI_MAP_PORT1_PIPE2",
    /* IDB_OBM8_PRI_MAP_PORT1_PIPE3 */ "IDB_OBM8_PRI_MAP_PORT1_PIPE3",
    /* IDB_OBM8_PRI_MAP_PORT2_PIPE0 */ "IDB_OBM8_PRI_MAP_PORT2_PIPE0",
    /* IDB_OBM8_PRI_MAP_PORT2_PIPE1 */ "IDB_OBM8_PRI_MAP_PORT2_PIPE1",
    /* IDB_OBM8_PRI_MAP_PORT2_PIPE2 */ "IDB_OBM8_PRI_MAP_PORT2_PIPE2",
    /* IDB_OBM8_PRI_MAP_PORT2_PIPE3 */ "IDB_OBM8_PRI_MAP_PORT2_PIPE3",
    /* IDB_OBM8_PRI_MAP_PORT3_PIPE0 */ "IDB_OBM8_PRI_MAP_PORT3_PIPE0",
    /* IDB_OBM8_PRI_MAP_PORT3_PIPE1 */ "IDB_OBM8_PRI_MAP_PORT3_PIPE1",
    /* IDB_OBM8_PRI_MAP_PORT3_PIPE2 */ "IDB_OBM8_PRI_MAP_PORT3_PIPE2",
    /* IDB_OBM8_PRI_MAP_PORT3_PIPE3 */ "IDB_OBM8_PRI_MAP_PORT3_PIPE3",
    /* IDB_OBM9_DSCP_MAP_PORT0   */ "IDB_OBM9_DSCP_MAP_PORT0",
    /* IDB_OBM9_DSCP_MAP_PORT1   */ "IDB_OBM9_DSCP_MAP_PORT1",
    /* IDB_OBM9_DSCP_MAP_PORT2   */ "IDB_OBM9_DSCP_MAP_PORT2",
    /* IDB_OBM9_DSCP_MAP_PORT3   */ "IDB_OBM9_DSCP_MAP_PORT3",
    /* IDB_OBM9_DSCP_MAP_PORT0_PIPE0 */ "IDB_OBM9_DSCP_MAP_PORT0_PIPE0",
    /* IDB_OBM9_DSCP_MAP_PORT0_PIPE1 */ "IDB_OBM9_DSCP_MAP_PORT0_PIPE1",
    /* IDB_OBM9_DSCP_MAP_PORT0_PIPE2 */ "IDB_OBM9_DSCP_MAP_PORT0_PIPE2",
    /* IDB_OBM9_DSCP_MAP_PORT0_PIPE3 */ "IDB_OBM9_DSCP_MAP_PORT0_PIPE3",
    /* IDB_OBM9_DSCP_MAP_PORT1_PIPE0 */ "IDB_OBM9_DSCP_MAP_PORT1_PIPE0",
    /* IDB_OBM9_DSCP_MAP_PORT1_PIPE1 */ "IDB_OBM9_DSCP_MAP_PORT1_PIPE1",
    /* IDB_OBM9_DSCP_MAP_PORT1_PIPE2 */ "IDB_OBM9_DSCP_MAP_PORT1_PIPE2",
    /* IDB_OBM9_DSCP_MAP_PORT1_PIPE3 */ "IDB_OBM9_DSCP_MAP_PORT1_PIPE3",
    /* IDB_OBM9_DSCP_MAP_PORT2_PIPE0 */ "IDB_OBM9_DSCP_MAP_PORT2_PIPE0",
    /* IDB_OBM9_DSCP_MAP_PORT2_PIPE1 */ "IDB_OBM9_DSCP_MAP_PORT2_PIPE1",
    /* IDB_OBM9_DSCP_MAP_PORT2_PIPE2 */ "IDB_OBM9_DSCP_MAP_PORT2_PIPE2",
    /* IDB_OBM9_DSCP_MAP_PORT2_PIPE3 */ "IDB_OBM9_DSCP_MAP_PORT2_PIPE3",
    /* IDB_OBM9_DSCP_MAP_PORT3_PIPE0 */ "IDB_OBM9_DSCP_MAP_PORT3_PIPE0",
    /* IDB_OBM9_DSCP_MAP_PORT3_PIPE1 */ "IDB_OBM9_DSCP_MAP_PORT3_PIPE1",
    /* IDB_OBM9_DSCP_MAP_PORT3_PIPE2 */ "IDB_OBM9_DSCP_MAP_PORT3_PIPE2",
    /* IDB_OBM9_DSCP_MAP_PORT3_PIPE3 */ "IDB_OBM9_DSCP_MAP_PORT3_PIPE3",
    /* IDB_OBM9_ETAG_MAP_PORT0   */ "IDB_OBM9_ETAG_MAP_PORT0",
    /* IDB_OBM9_ETAG_MAP_PORT1   */ "IDB_OBM9_ETAG_MAP_PORT1",
    /* IDB_OBM9_ETAG_MAP_PORT2   */ "IDB_OBM9_ETAG_MAP_PORT2",
    /* IDB_OBM9_ETAG_MAP_PORT3   */ "IDB_OBM9_ETAG_MAP_PORT3",
    /* IDB_OBM9_ETAG_MAP_PORT0_PIPE0 */ "IDB_OBM9_ETAG_MAP_PORT0_PIPE0",
    /* IDB_OBM9_ETAG_MAP_PORT0_PIPE1 */ "IDB_OBM9_ETAG_MAP_PORT0_PIPE1",
    /* IDB_OBM9_ETAG_MAP_PORT0_PIPE2 */ "IDB_OBM9_ETAG_MAP_PORT0_PIPE2",
    /* IDB_OBM9_ETAG_MAP_PORT0_PIPE3 */ "IDB_OBM9_ETAG_MAP_PORT0_PIPE3",
    /* IDB_OBM9_ETAG_MAP_PORT1_PIPE0 */ "IDB_OBM9_ETAG_MAP_PORT1_PIPE0",
    /* IDB_OBM9_ETAG_MAP_PORT1_PIPE1 */ "IDB_OBM9_ETAG_MAP_PORT1_PIPE1",
    /* IDB_OBM9_ETAG_MAP_PORT1_PIPE2 */ "IDB_OBM9_ETAG_MAP_PORT1_PIPE2",
    /* IDB_OBM9_ETAG_MAP_PORT1_PIPE3 */ "IDB_OBM9_ETAG_MAP_PORT1_PIPE3",
    /* IDB_OBM9_ETAG_MAP_PORT2_PIPE0 */ "IDB_OBM9_ETAG_MAP_PORT2_PIPE0",
    /* IDB_OBM9_ETAG_MAP_PORT2_PIPE1 */ "IDB_OBM9_ETAG_MAP_PORT2_PIPE1",
    /* IDB_OBM9_ETAG_MAP_PORT2_PIPE2 */ "IDB_OBM9_ETAG_MAP_PORT2_PIPE2",
    /* IDB_OBM9_ETAG_MAP_PORT2_PIPE3 */ "IDB_OBM9_ETAG_MAP_PORT2_PIPE3",
    /* IDB_OBM9_ETAG_MAP_PORT3_PIPE0 */ "IDB_OBM9_ETAG_MAP_PORT3_PIPE0",
    /* IDB_OBM9_ETAG_MAP_PORT3_PIPE1 */ "IDB_OBM9_ETAG_MAP_PORT3_PIPE1",
    /* IDB_OBM9_ETAG_MAP_PORT3_PIPE2 */ "IDB_OBM9_ETAG_MAP_PORT3_PIPE2",
    /* IDB_OBM9_ETAG_MAP_PORT3_PIPE3 */ "IDB_OBM9_ETAG_MAP_PORT3_PIPE3",
    /* IDB_OBM9_PRI_MAP_PORT0    */ "IDB_OBM9_PRI_MAP_PORT0",
    /* IDB_OBM9_PRI_MAP_PORT1    */ "IDB_OBM9_PRI_MAP_PORT1",
    /* IDB_OBM9_PRI_MAP_PORT2    */ "IDB_OBM9_PRI_MAP_PORT2",
    /* IDB_OBM9_PRI_MAP_PORT3    */ "IDB_OBM9_PRI_MAP_PORT3",
    /* IDB_OBM9_PRI_MAP_PORT0_PIPE0 */ "IDB_OBM9_PRI_MAP_PORT0_PIPE0",
    /* IDB_OBM9_PRI_MAP_PORT0_PIPE1 */ "IDB_OBM9_PRI_MAP_PORT0_PIPE1",
    /* IDB_OBM9_PRI_MAP_PORT0_PIPE2 */ "IDB_OBM9_PRI_MAP_PORT0_PIPE2",
    /* IDB_OBM9_PRI_MAP_PORT0_PIPE3 */ "IDB_OBM9_PRI_MAP_PORT0_PIPE3",
    /* IDB_OBM9_PRI_MAP_PORT1_PIPE0 */ "IDB_OBM9_PRI_MAP_PORT1_PIPE0",
    /* IDB_OBM9_PRI_MAP_PORT1_PIPE1 */ "IDB_OBM9_PRI_MAP_PORT1_PIPE1",
    /* IDB_OBM9_PRI_MAP_PORT1_PIPE2 */ "IDB_OBM9_PRI_MAP_PORT1_PIPE2",
    /* IDB_OBM9_PRI_MAP_PORT1_PIPE3 */ "IDB_OBM9_PRI_MAP_PORT1_PIPE3",
    /* IDB_OBM9_PRI_MAP_PORT2_PIPE0 */ "IDB_OBM9_PRI_MAP_PORT2_PIPE0",
    /* IDB_OBM9_PRI_MAP_PORT2_PIPE1 */ "IDB_OBM9_PRI_MAP_PORT2_PIPE1",
    /* IDB_OBM9_PRI_MAP_PORT2_PIPE2 */ "IDB_OBM9_PRI_MAP_PORT2_PIPE2",
    /* IDB_OBM9_PRI_MAP_PORT2_PIPE3 */ "IDB_OBM9_PRI_MAP_PORT2_PIPE3",
    /* IDB_OBM9_PRI_MAP_PORT3_PIPE0 */ "IDB_OBM9_PRI_MAP_PORT3_PIPE0",
    /* IDB_OBM9_PRI_MAP_PORT3_PIPE1 */ "IDB_OBM9_PRI_MAP_PORT3_PIPE1",
    /* IDB_OBM9_PRI_MAP_PORT3_PIPE2 */ "IDB_OBM9_PRI_MAP_PORT3_PIPE2",
    /* IDB_OBM9_PRI_MAP_PORT3_PIPE3 */ "IDB_OBM9_PRI_MAP_PORT3_PIPE3",
    /* IDP0_DFIFO_0              */ "IDP0_DFIFO_0",
    /* IDP0_DFIFO_1              */ "IDP0_DFIFO_1",
    /* IDP0_EREQFIFO             */ "IDP0_EREQFIFO",
    /* IDP0_ERESPFIFO            */ "IDP0_ERESPFIFO",
    /* IDP1_DFIFO_0              */ "IDP1_DFIFO_0",
    /* IDP1_DFIFO_1              */ "IDP1_DFIFO_1",
    /* IDP1_EREQFIFO             */ "IDP1_EREQFIFO",
    /* IDP1_ERESPFIFO            */ "IDP1_ERESPFIFO",
    /* IDR_COMPLETE_PC           */ "IDR_COMPLETE_PC",
    /* IDR_CONTEXT_COLOR         */ "IDR_CONTEXT_COLOR",
    /* IDR_CONTEXT_MRU           */ "IDR_CONTEXT_MRU",
    /* IDR_CONTEXT_SIZE          */ "IDR_CONTEXT_SIZE",
    /* IDR_COUNTERS              */ "IDR_COUNTERS",
    /* IDR_DRAM_BUFFER_TYPE      */ "IDR_DRAM_BUFFER_TYPE",
    /* IDR_DROP_PRECEDENCE_MAPPING */ "IDR_DROP_PRECEDENCE_MAPPING",
    /* IDR_ETHERNET_METER_CONFIG */ "IDR_ETHERNET_METER_CONFIG",
    /* IDR_ETHERNET_METER_PROFILES */ "IDR_ETHERNET_METER_PROFILES",
    /* IDR_GLOBAL_METER_PROFILES */ "IDR_GLOBAL_METER_PROFILES",
    /* IDR_GLOBAL_METER_STATUS   */ "IDR_GLOBAL_METER_STATUS",
    /* IDR_IRDB                  */ "IDR_IRDB",
    /* IDR_IRE_RXI_MEM_DATA      */ "IDR_IRE_RXI_MEM_DATA",
    /* IDR_MCDA_DYNAMIC          */ "IDR_MCDA_DYNAMIC",
    /* IDR_MCDA_PCUC             */ "IDR_MCDA_PCUC",
    /* IDR_MCDA_PRFCFG_0         */ "IDR_MCDA_PRFCFG_0",
    /* IDR_MCDA_PRFCFG_FORMAT_0  */ "IDR_MCDA_PRFCFG_FORMAT_0",
    /* IDR_MCDA_PRFCFG_FORMAT_1  */ "IDR_MCDA_PRFCFG_FORMAT_1",
    /* IDR_MCDA_PRFSEL           */ "IDR_MCDA_PRFSEL",
    /* IDR_MCDB_DYNAMIC          */ "IDR_MCDB_DYNAMIC",
    /* IDR_MCDB_PCUC             */ "IDR_MCDB_PCUC",
    /* IDR_MCDB_PRFCFG_0         */ "IDR_MCDB_PRFCFG_0",
    /* IDR_MCDB_PRFSEL           */ "IDR_MCDB_PRFSEL",
    /* IDR_MEM_00000             */ "IDR_MEM_00000",
    /* IDR_MEM_10000             */ "IDR_MEM_10000",
    /* IDR_MEM_30000             */ "IDR_MEM_30000",
    /* IDR_MEM_40000             */ "IDR_MEM_40000",
    /* IDR_MEM_50000             */ "IDR_MEM_50000",
    /* IDR_MEM_60000             */ "IDR_MEM_60000",
    /* IDR_MEM_100000            */ "IDR_MEM_100000",
    /* IDR_MEM_110000            */ "IDR_MEM_110000",
    /* IDR_MEM_120000            */ "IDR_MEM_120000",
    /* IDR_MEM_140000            */ "IDR_MEM_140000",
    /* IDR_MEM_180000            */ "IDR_MEM_180000",
    /* IDR_MEM_10_INTERNAL       */ "IDR_MEM_10_INTERNAL",
    /* IDR_MEM_11_INTERNAL       */ "IDR_MEM_11_INTERNAL",
    /* IDR_MEM_12_INTERNAL       */ "IDR_MEM_12_INTERNAL",
    /* IDR_MEM_13_INTERNAL       */ "IDR_MEM_13_INTERNAL",
    /* IDR_MEM_1B0000            */ "IDR_MEM_1B0000",
    /* IDR_MEM_1F0000            */ "IDR_MEM_1F0000",
    /* IDR_MEM_1_INTERNAL        */ "IDR_MEM_1_INTERNAL",
    /* IDR_MEM_2_INTERNAL        */ "IDR_MEM_2_INTERNAL",
    /* IDR_MEM_3_INTERNAL        */ "IDR_MEM_3_INTERNAL",
    /* IDR_MEM_4_INTERNAL        */ "IDR_MEM_4_INTERNAL",
    /* IDR_MEM_5_INTERNAL        */ "IDR_MEM_5_INTERNAL",
    /* IDR_MEM_6_INTERNAL        */ "IDR_MEM_6_INTERNAL",
    /* IDR_MEM_7_INTERNAL        */ "IDR_MEM_7_INTERNAL",
    /* IDR_MEM_8_INTERNAL        */ "IDR_MEM_8_INTERNAL",
    /* IDR_MEM_9_INTERNAL        */ "IDR_MEM_9_INTERNAL",
    /* IDR_MRPS_0_IN_DP_MAPPING  */ "IDR_MRPS_0_IN_DP_MAPPING",
    /* IDR_MRPS_1_IN_DP_MAPPING  */ "IDR_MRPS_1_IN_DP_MAPPING",
    /* IDR_OCB_BUFFER_TYPE       */ "IDR_OCB_BUFFER_TYPE",
    /* IDR_PCD_MAP               */ "IDR_PCD_MAP",
    /* IDR_QUEUE_IS_DRAM_ELIGIBLE */ "IDR_QUEUE_IS_DRAM_ELIGIBLE",
    /* IDR_QUEUE_IS_OCB_ELIGIBLE */ "IDR_QUEUE_IS_OCB_ELIGIBLE",
    /* IDR_WORDS                 */ "IDR_WORDS",
    /* IEP_CONTEXT_COLOR         */ "IEP_CONTEXT_COLOR",
    /* IEP_CONTEXT_SIZE_HIGH     */ "IEP_CONTEXT_SIZE_HIGH",
    /* IEP_CONTEXT_SIZE_LOW      */ "IEP_CONTEXT_SIZE_LOW",
    /* IEP_MCDA_DYNAMIC          */ "IEP_MCDA_DYNAMIC",
    /* IEP_MCDA_HEADER_APPEND_SIZE_PTR_MAP */ "IEP_MCDA_HEADER_APPEND_SIZE_PTR_MAP",
    /* IEP_MCDA_IN_PP_PORT_MAP   */ "IEP_MCDA_IN_PP_PORT_MAP",
    /* IEP_MCDA_IN_PP_PORT_MAP_AND_MTR_PRF_MAP */ "IEP_MCDA_IN_PP_PORT_MAP_AND_MTR_PRF_MAP",
    /* IEP_MCDA_PCUC             */ "IEP_MCDA_PCUC",
    /* IEP_MCDA_PRFCFG_0         */ "IEP_MCDA_PRFCFG_0",
    /* IEP_MCDA_PRFCFG_1         */ "IEP_MCDA_PRFCFG_1",
    /* IEP_MCDA_PRFCFG_SHARING_DIS */ "IEP_MCDA_PRFCFG_SHARING_DIS",
    /* IEP_MCDA_PRFCFG_SHARING_EN */ "IEP_MCDA_PRFCFG_SHARING_EN",
    /* IEP_MCDA_PRFSEL           */ "IEP_MCDA_PRFSEL",
    /* IEP_MCDB_DYNAMIC          */ "IEP_MCDB_DYNAMIC",
    /* IEP_MCDB_HEADER_APPEND_SIZE_PTR_MAP */ "IEP_MCDB_HEADER_APPEND_SIZE_PTR_MAP",
    /* IEP_MCDB_IN_PP_PORT_MAP   */ "IEP_MCDB_IN_PP_PORT_MAP",
    /* IEP_MCDB_IN_PP_PORT_MAP_AND_MTR_PRF_MAP */ "IEP_MCDB_IN_PP_PORT_MAP_AND_MTR_PRF_MAP",
    /* IEP_MCDB_PCUC             */ "IEP_MCDB_PCUC",
    /* IEP_MCDB_PRFCFG_0         */ "IEP_MCDB_PRFCFG_0",
    /* IEP_MCDB_PRFCFG_1         */ "IEP_MCDB_PRFCFG_1",
    /* IEP_MCDB_PRFCFG_SHARING_DIS */ "IEP_MCDB_PRFCFG_SHARING_DIS",
    /* IEP_MCDB_PRFCFG_SHARING_EN */ "IEP_MCDB_PRFCFG_SHARING_EN",
    /* IEP_MCDB_PRFSEL           */ "IEP_MCDB_PRFSEL",
    /* IEP_PCD_MAP               */ "IEP_PCD_MAP",
    /* IFP_COS_MAP               */ "IFP_COS_MAP",
    /* IFP_HG_CLASSID_SELECT     */ "IFP_HG_CLASSID_SELECT",
    /* IFP_I2E_CLASSID_SELECT    */ "IFP_I2E_CLASSID_SELECT",
    /* IFP_KEY_GEN_PROGRAM_PROFILE */ "IFP_KEY_GEN_PROGRAM_PROFILE",
    /* IFP_KEY_GEN_PROGRAM_PROFILE2 */ "IFP_KEY_GEN_PROGRAM_PROFILE2",
    /* IFP_KEY_GEN_PROGRAM_PROFILE2_PIPE0 */ "IFP_KEY_GEN_PROGRAM_PROFILE2_PIPE0",
    /* IFP_KEY_GEN_PROGRAM_PROFILE2_PIPE1 */ "IFP_KEY_GEN_PROGRAM_PROFILE2_PIPE1",
    /* IFP_KEY_GEN_PROGRAM_PROFILE2_PIPE2 */ "IFP_KEY_GEN_PROGRAM_PROFILE2_PIPE2",
    /* IFP_KEY_GEN_PROGRAM_PROFILE2_PIPE3 */ "IFP_KEY_GEN_PROGRAM_PROFILE2_PIPE3",
    /* IFP_KEY_GEN_PROGRAM_PROFILE_PIPE0 */ "IFP_KEY_GEN_PROGRAM_PROFILE_PIPE0",
    /* IFP_KEY_GEN_PROGRAM_PROFILE_PIPE1 */ "IFP_KEY_GEN_PROGRAM_PROFILE_PIPE1",
    /* IFP_KEY_GEN_PROGRAM_PROFILE_PIPE2 */ "IFP_KEY_GEN_PROGRAM_PROFILE_PIPE2",
    /* IFP_KEY_GEN_PROGRAM_PROFILE_PIPE3 */ "IFP_KEY_GEN_PROGRAM_PROFILE_PIPE3",
    /* IFP_LOGICAL_TABLE_ACTION_PRIORITY */ "IFP_LOGICAL_TABLE_ACTION_PRIORITY",
    /* IFP_LOGICAL_TABLE_ACTION_PRIORITY_PIPE0 */ "IFP_LOGICAL_TABLE_ACTION_PRIORITY_PIPE0",
    /* IFP_LOGICAL_TABLE_ACTION_PRIORITY_PIPE1 */ "IFP_LOGICAL_TABLE_ACTION_PRIORITY_PIPE1",
    /* IFP_LOGICAL_TABLE_ACTION_PRIORITY_PIPE2 */ "IFP_LOGICAL_TABLE_ACTION_PRIORITY_PIPE2",
    /* IFP_LOGICAL_TABLE_ACTION_PRIORITY_PIPE3 */ "IFP_LOGICAL_TABLE_ACTION_PRIORITY_PIPE3",
    /* IFP_LOGICAL_TABLE_SELECT  */ "IFP_LOGICAL_TABLE_SELECT",
    /* IFP_LOGICAL_TABLE_SELECT_DATA_ONLY */ "IFP_LOGICAL_TABLE_SELECT_DATA_ONLY",
    /* IFP_LOGICAL_TABLE_SELECT_DATA_ONLY_PIPE0 */ "IFP_LOGICAL_TABLE_SELECT_DATA_ONLY_PIPE0",
    /* IFP_LOGICAL_TABLE_SELECT_DATA_ONLY_PIPE1 */ "IFP_LOGICAL_TABLE_SELECT_DATA_ONLY_PIPE1",
    /* IFP_LOGICAL_TABLE_SELECT_DATA_ONLY_PIPE2 */ "IFP_LOGICAL_TABLE_SELECT_DATA_ONLY_PIPE2",
    /* IFP_LOGICAL_TABLE_SELECT_DATA_ONLY_PIPE3 */ "IFP_LOGICAL_TABLE_SELECT_DATA_ONLY_PIPE3",
    /* IFP_LOGICAL_TABLE_SELECT_PIPE0 */ "IFP_LOGICAL_TABLE_SELECT_PIPE0",
    /* IFP_LOGICAL_TABLE_SELECT_PIPE1 */ "IFP_LOGICAL_TABLE_SELECT_PIPE1",
    /* IFP_LOGICAL_TABLE_SELECT_PIPE2 */ "IFP_LOGICAL_TABLE_SELECT_PIPE2",
    /* IFP_LOGICAL_TABLE_SELECT_PIPE3 */ "IFP_LOGICAL_TABLE_SELECT_PIPE3",
    /* IFP_LOGICAL_TABLE_SELECT_TCAM_ONLY */ "IFP_LOGICAL_TABLE_SELECT_TCAM_ONLY",
    /* IFP_LOGICAL_TABLE_SELECT_TCAM_ONLY_PIPE0 */ "IFP_LOGICAL_TABLE_SELECT_TCAM_ONLY_PIPE0",
    /* IFP_LOGICAL_TABLE_SELECT_TCAM_ONLY_PIPE1 */ "IFP_LOGICAL_TABLE_SELECT_TCAM_ONLY_PIPE1",
    /* IFP_LOGICAL_TABLE_SELECT_TCAM_ONLY_PIPE2 */ "IFP_LOGICAL_TABLE_SELECT_TCAM_ONLY_PIPE2",
    /* IFP_LOGICAL_TABLE_SELECT_TCAM_ONLY_PIPE3 */ "IFP_LOGICAL_TABLE_SELECT_TCAM_ONLY_PIPE3",
    /* IFP_METER_TABLE           */ "IFP_METER_TABLE",
    /* IFP_METER_TABLE_PIPE0     */ "IFP_METER_TABLE_PIPE0",
    /* IFP_METER_TABLE_PIPE1     */ "IFP_METER_TABLE_PIPE1",
    /* IFP_METER_TABLE_PIPE2     */ "IFP_METER_TABLE_PIPE2",
    /* IFP_METER_TABLE_PIPE3     */ "IFP_METER_TABLE_PIPE3",
    /* IFP_POLICY_TABLE          */ "IFP_POLICY_TABLE",
    /* IFP_POLICY_TABLE_PIPE0    */ "IFP_POLICY_TABLE_PIPE0",
    /* IFP_POLICY_TABLE_PIPE1    */ "IFP_POLICY_TABLE_PIPE1",
    /* IFP_POLICY_TABLE_PIPE2    */ "IFP_POLICY_TABLE_PIPE2",
    /* IFP_POLICY_TABLE_PIPE3    */ "IFP_POLICY_TABLE_PIPE3",
    /* IFP_PORT_FIELD_SEL        */ "IFP_PORT_FIELD_SEL",
    /* IFP_PORT_METER_MAP        */ "IFP_PORT_METER_MAP",
    /* IFP_RANGE_CHECK           */ "IFP_RANGE_CHECK",
    /* IFP_RANGE_CHECK_PIPE0     */ "IFP_RANGE_CHECK_PIPE0",
    /* IFP_RANGE_CHECK_PIPE1     */ "IFP_RANGE_CHECK_PIPE1",
    /* IFP_RANGE_CHECK_PIPE2     */ "IFP_RANGE_CHECK_PIPE2",
    /* IFP_RANGE_CHECK_PIPE3     */ "IFP_RANGE_CHECK_PIPE3",
    /* IFP_REDIRECTION_PROFILE   */ "IFP_REDIRECTION_PROFILE",
    /* IFP_STORM_CONTROL_METERS  */ "IFP_STORM_CONTROL_METERS",
    /* IFP_TCAM                  */ "IFP_TCAM",
    /* IFP_TCAM_PIPE0            */ "IFP_TCAM_PIPE0",
    /* IFP_TCAM_PIPE1            */ "IFP_TCAM_PIPE1",
    /* IFP_TCAM_PIPE2            */ "IFP_TCAM_PIPE2",
    /* IFP_TCAM_PIPE3            */ "IFP_TCAM_PIPE3",
    /* IFP_TCAM_WIDE             */ "IFP_TCAM_WIDE",
    /* IFP_TCAM_WIDE_PIPE0       */ "IFP_TCAM_WIDE_PIPE0",
    /* IFP_TCAM_WIDE_PIPE1       */ "IFP_TCAM_WIDE_PIPE1",
    /* IFP_TCAM_WIDE_PIPE2       */ "IFP_TCAM_WIDE_PIPE2",
    /* IFP_TCAM_WIDE_PIPE3       */ "IFP_TCAM_WIDE_PIPE3",
    /* IHB_COE_CHANNEL_ID        */ "IHB_COE_CHANNEL_ID",
    /* IHB_CONSISTENT_HASHING_PROGRAM_SEL_TCAM */ "IHB_CONSISTENT_HASHING_PROGRAM_SEL_TCAM",
    /* IHB_CONSISTENT_HASHING_PROGRAM_VARIABLES */ "IHB_CONSISTENT_HASHING_PROGRAM_VARIABLES",
    /* IHB_CPU_TRAP_CODE_CTR     */ "IHB_CPU_TRAP_CODE_CTR",
    /* IHB_DBG_LAST_FEM          */ "IHB_DBG_LAST_FEM",
    /* IHB_DBG_LAST_FES          */ "IHB_DBG_LAST_FES",
    /* IHB_DESTINATION_STATUS    */ "IHB_DESTINATION_STATUS",
    /* IHB_DSCP_EXP_MAP          */ "IHB_DSCP_EXP_MAP",
    /* IHB_DSCP_EXP_REMARK       */ "IHB_DSCP_EXP_REMARK",
    /* IHB_ELK_PAYLOAD_FORMAT    */ "IHB_ELK_PAYLOAD_FORMAT",
    /* IHB_ETHERNET_OAM_OPCODE_MAP */ "IHB_ETHERNET_OAM_OPCODE_MAP",
    /* IHB_FEC_ECMP              */ "IHB_FEC_ECMP",
    /* IHB_FEC_ECMP_IS_STATEFUL  */ "IHB_FEC_ECMP_IS_STATEFUL",
    /* IHB_FEC_ENTRY             */ "IHB_FEC_ENTRY",
    /* IHB_FEC_ENTRY_ACCESSED    */ "IHB_FEC_ENTRY_ACCESSED",
    /* IHB_FEC_ENTRY_FORMAT_A    */ "IHB_FEC_ENTRY_FORMAT_A",
    /* IHB_FEC_ENTRY_FORMAT_B    */ "IHB_FEC_ENTRY_FORMAT_B",
    /* IHB_FEC_ENTRY_FORMAT_C    */ "IHB_FEC_ENTRY_FORMAT_C",
    /* IHB_FEC_ENTRY_FORMAT_NULL */ "IHB_FEC_ENTRY_FORMAT_NULL",
    /* IHB_FEC_ENTRY_GENERAL     */ "IHB_FEC_ENTRY_GENERAL",
    /* IHB_FEC_PATH_SELECT       */ "IHB_FEC_PATH_SELECT",
    /* IHB_FEC_RPF_ECMP          */ "IHB_FEC_RPF_ECMP",
    /* IHB_FEC_SUPER_ENTRY       */ "IHB_FEC_SUPER_ENTRY",
    /* IHB_FEM_0_4B_MAP_TABLE    */ "IHB_FEM_0_4B_MAP_TABLE",
    /* IHB_FEM_10_16B_MAP_TABLE  */ "IHB_FEM_10_16B_MAP_TABLE",
    /* IHB_FEM_10_19B_MAP_TABLE  */ "IHB_FEM_10_19B_MAP_TABLE",
    /* IHB_FEM_11_16B_MAP_TABLE  */ "IHB_FEM_11_16B_MAP_TABLE",
    /* IHB_FEM_11_19B_MAP_TABLE  */ "IHB_FEM_11_19B_MAP_TABLE",
    /* IHB_FEM_12_16B_MAP_TABLE  */ "IHB_FEM_12_16B_MAP_TABLE",
    /* IHB_FEM_12_19B_MAP_TABLE  */ "IHB_FEM_12_19B_MAP_TABLE",
    /* IHB_FEM_13_19B_MAP_TABLE  */ "IHB_FEM_13_19B_MAP_TABLE",
    /* IHB_FEM_14_19B_MAP_TABLE  */ "IHB_FEM_14_19B_MAP_TABLE",
    /* IHB_FEM_14_24B_MAP_TABLE  */ "IHB_FEM_14_24B_MAP_TABLE",
    /* IHB_FEM_15_19B_MAP_TABLE  */ "IHB_FEM_15_19B_MAP_TABLE",
    /* IHB_FEM_15_24B_MAP_TABLE  */ "IHB_FEM_15_24B_MAP_TABLE",
    /* IHB_FEM_1_4B_MAP_TABLE    */ "IHB_FEM_1_4B_MAP_TABLE",
    /* IHB_FEM_2_16B_MAP_TABLE   */ "IHB_FEM_2_16B_MAP_TABLE",
    /* IHB_FEM_2_19B_MAP_TABLE   */ "IHB_FEM_2_19B_MAP_TABLE",
    /* IHB_FEM_3_16B_MAP_TABLE   */ "IHB_FEM_3_16B_MAP_TABLE",
    /* IHB_FEM_3_19B_MAP_TABLE   */ "IHB_FEM_3_19B_MAP_TABLE",
    /* IHB_FEM_4_16B_MAP_TABLE   */ "IHB_FEM_4_16B_MAP_TABLE",
    /* IHB_FEM_4_19B_MAP_TABLE   */ "IHB_FEM_4_19B_MAP_TABLE",
    /* IHB_FEM_5_19B_MAP_TABLE   */ "IHB_FEM_5_19B_MAP_TABLE",
    /* IHB_FEM_6_19B_MAP_TABLE   */ "IHB_FEM_6_19B_MAP_TABLE",
    /* IHB_FEM_6_24B_MAP_TABLE   */ "IHB_FEM_6_24B_MAP_TABLE",
    /* IHB_FEM_7_19B_MAP_TABLE   */ "IHB_FEM_7_19B_MAP_TABLE",
    /* IHB_FEM_7_24B_MAP_TABLE   */ "IHB_FEM_7_24B_MAP_TABLE",
    /* IHB_FEM_8_4B_MAP_TABLE    */ "IHB_FEM_8_4B_MAP_TABLE",
    /* IHB_FEM_9_4B_MAP_TABLE    */ "IHB_FEM_9_4B_MAP_TABLE",
    /* IHB_FEM_BIT_SELECT        */ "IHB_FEM_BIT_SELECT",
    /* IHB_FEM_MAP_INDEX_TABLE   */ "IHB_FEM_MAP_INDEX_TABLE",
    /* IHB_FERA_FIFO             */ "IHB_FERA_FIFO",
    /* IHB_FERA_LOAD_CHUNK_SELECTION */ "IHB_FERA_LOAD_CHUNK_SELECTION",
    /* IHB_FERA_LOAD_SELECT_ARRAY_ENTRY_BY_VAR_INDEX */ "IHB_FERA_LOAD_SELECT_ARRAY_ENTRY_BY_VAR_INDEX",
    /* IHB_FERA_LOAD_SELECT_CHUNK_LITERARY */ "IHB_FERA_LOAD_SELECT_CHUNK_LITERARY",
    /* IHB_FERA_LOAD_SELECT_HEADER_BY_CONST_INDEX */ "IHB_FERA_LOAD_SELECT_HEADER_BY_CONST_INDEX",
    /* IHB_FERA_LOAD_SELECT_HEADER_BY_VAR_INDEX */ "IHB_FERA_LOAD_SELECT_HEADER_BY_VAR_INDEX",
    /* IHB_FERA_UPDATE_INSTRUCTIONS */ "IHB_FERA_UPDATE_INSTRUCTIONS",
    /* IHB_FER_PEM_PROGRAM_SELECTION_TCAM */ "IHB_FER_PEM_PROGRAM_SELECTION_TCAM",
    /* IHB_FIFO_DSP              */ "IHB_FIFO_DSP",
    /* IHB_FIFO_DSP_1            */ "IHB_FIFO_DSP_1",
    /* IHB_FIFO_DSP_2            */ "IHB_FIFO_DSP_2",
    /* IHB_FIFO_ELK_RX           */ "IHB_FIFO_ELK_RX",
    /* IHB_FIFO_ELK_TX           */ "IHB_FIFO_ELK_TX",
    /* IHB_FIFO_FCR_PIPE_7       */ "IHB_FIFO_FCR_PIPE_7",
    /* IHB_FIFO_FCR_PIPE_9       */ "IHB_FIFO_FCR_PIPE_9",
    /* IHB_FIFO_KAPS_PASS_1      */ "IHB_FIFO_KAPS_PASS_1",
    /* IHB_FIFO_KAPS_PASS_2      */ "IHB_FIFO_KAPS_PASS_2",
    /* IHB_FIFO_LEM              */ "IHB_FIFO_LEM",
    /* IHB_FIFO_OAMP_PASS_1      */ "IHB_FIFO_OAMP_PASS_1",
    /* IHB_FIFO_OAMP_PASS_2      */ "IHB_FIFO_OAMP_PASS_2",
    /* IHB_FIFO_PARTIAL_LB       */ "IHB_FIFO_PARTIAL_LB",
    /* IHB_FIFO_PIPE_40_TO_48    */ "IHB_FIFO_PIPE_40_TO_48",
    /* IHB_FIFO_PIPE_40_TO_50    */ "IHB_FIFO_PIPE_40_TO_50",
    /* IHB_FIFO_PIPE_44_TO_50    */ "IHB_FIFO_PIPE_44_TO_50",
    /* IHB_FIFO_PIPE_8_TO_40     */ "IHB_FIFO_PIPE_8_TO_40",
    /* IHB_FIFO_TCAM_PASS_1      */ "IHB_FIFO_TCAM_PASS_1",
    /* IHB_FIFO_TCAM_PASS_2      */ "IHB_FIFO_TCAM_PASS_2",
    /* IHB_FLP_CONSISTENT_HASHING_KEY_GEN */ "IHB_FLP_CONSISTENT_HASHING_KEY_GEN",
    /* IHB_FLP_KEY_CONSTRUCTION  */ "IHB_FLP_KEY_CONSTRUCTION",
    /* IHB_FLP_LOOKUPS           */ "IHB_FLP_LOOKUPS",
    /* IHB_FLP_PROCESS           */ "IHB_FLP_PROCESS",
    /* IHB_FLP_PROGRAM_KEY_GEN_VAR */ "IHB_FLP_PROGRAM_KEY_GEN_VAR",
    /* IHB_FLP_PROGRAM_SELECTION_CAM */ "IHB_FLP_PROGRAM_SELECTION_CAM",
    /* IHB_FLP_PTC_PROGRAM_SELECT */ "IHB_FLP_PTC_PROGRAM_SELECT",
    /* IHB_FWD_ACT_PROFILE       */ "IHB_FWD_ACT_PROFILE",
    /* IHB_HEADER_PROFILE        */ "IHB_HEADER_PROFILE",
    /* IHB_IEEE_1588_ACTION      */ "IHB_IEEE_1588_ACTION",
    /* IHB_IEEE_1588_IDENTIFICATION_CAM */ "IHB_IEEE_1588_IDENTIFICATION_CAM",
    /* IHB_IN_PORT_KEY_GEN_VAR   */ "IHB_IN_PORT_KEY_GEN_VAR",
    /* IHB_IPP_LAG_TO_LAG_RANGE  */ "IHB_IPP_LAG_TO_LAG_RANGE",
    /* IHB_ISEM_ACDT_AUX         */ "IHB_ISEM_ACDT_AUX",
    /* IHB_ISEM_ACDT_MASTER_H    */ "IHB_ISEM_ACDT_MASTER_H",
    /* IHB_ISEM_ACDT_SLAVE_H     */ "IHB_ISEM_ACDT_SLAVE_H",
    /* IHB_ISEM_KEYT_AUX         */ "IHB_ISEM_KEYT_AUX",
    /* IHB_ISEM_KEYT_PLDT_H      */ "IHB_ISEM_KEYT_PLDT_H",
    /* IHB_ISEM_MAA_CAM          */ "IHB_ISEM_MAA_CAM",
    /* IHB_ISEM_MAA_CAM_PAYLOAD  */ "IHB_ISEM_MAA_CAM_PAYLOAD",
    /* IHB_ISEM_MANAGEMENT_MEMORY_H */ "IHB_ISEM_MANAGEMENT_MEMORY_H",
    /* IHB_ISEM_MANAGEMENT_REQUEST */ "IHB_ISEM_MANAGEMENT_REQUEST",
    /* IHB_ISEM_PLDT_AUX         */ "IHB_ISEM_PLDT_AUX",
    /* IHB_ISEM_STEP_TABLE       */ "IHB_ISEM_STEP_TABLE",
    /* IHB_LB_PFC_PROFILE        */ "IHB_LB_PFC_PROFILE",
    /* IHB_LB_VECTOR_PROGRAM_MAP */ "IHB_LB_VECTOR_PROGRAM_MAP",
    /* IHB_LPM                   */ "IHB_LPM",
    /* IHB_LPM_2                 */ "IHB_LPM_2",
    /* IHB_LPM_3                 */ "IHB_LPM_3",
    /* IHB_LPM_4                 */ "IHB_LPM_4",
    /* IHB_LPM_5                 */ "IHB_LPM_5",
    /* IHB_LPM_6                 */ "IHB_LPM_6",
    /* IHB_L_4_OPS               */ "IHB_L_4_OPS",
    /* IHB_MEM_230000            */ "IHB_MEM_230000",
    /* IHB_MEM_250000            */ "IHB_MEM_250000",
    /* IHB_MEM_260000            */ "IHB_MEM_260000",
    /* IHB_MEM_270000            */ "IHB_MEM_270000",
    /* IHB_MEM_1000000           */ "IHB_MEM_1000000",
    /* IHB_MEM_1010000           */ "IHB_MEM_1010000",
    /* IHB_MEM_1020000           */ "IHB_MEM_1020000",
    /* IHB_MEM_1040000           */ "IHB_MEM_1040000",
    /* IHB_MEM_1050000           */ "IHB_MEM_1050000",
    /* IHB_MEM_1520000           */ "IHB_MEM_1520000",
    /* IHB_MEM_1530000           */ "IHB_MEM_1530000",
    /* IHB_MEM_1640000           */ "IHB_MEM_1640000",
    /* IHB_MEM_1650000           */ "IHB_MEM_1650000",
    /* IHB_MEM_10E0000           */ "IHB_MEM_10E0000",
    /* IHB_MEM_10F0000           */ "IHB_MEM_10F0000",
    /* IHB_MEM_14A0000           */ "IHB_MEM_14A0000",
    /* IHB_MEM_15B0000           */ "IHB_MEM_15B0000",
    /* IHB_MEM_15C0000           */ "IHB_MEM_15C0000",
    /* IHB_MEM_16E0000           */ "IHB_MEM_16E0000",
    /* IHB_MEM_16F0000           */ "IHB_MEM_16F0000",
    /* IHB_MEM_AD0000            */ "IHB_MEM_AD0000",
    /* IHB_MEM_AE0000            */ "IHB_MEM_AE0000",
    /* IHB_MEM_AF0000            */ "IHB_MEM_AF0000",
    /* IHB_MEM_B00000            */ "IHB_MEM_B00000",
    /* IHB_MEM_B10000            */ "IHB_MEM_B10000",
    /* IHB_MEM_B20000            */ "IHB_MEM_B20000",
    /* IHB_MEM_B30000            */ "IHB_MEM_B30000",
    /* IHB_MEM_B40000            */ "IHB_MEM_B40000",
    /* IHB_MEM_E00000            */ "IHB_MEM_E00000",
    /* IHB_MEM_E10000            */ "IHB_MEM_E10000",
    /* IHB_MEM_EA0000            */ "IHB_MEM_EA0000",
    /* IHB_MEM_F20000            */ "IHB_MEM_F20000",
    /* IHB_MEM_F30000            */ "IHB_MEM_F30000",
    /* IHB_MEM_FB0000            */ "IHB_MEM_FB0000",
    /* IHB_MEM_FC0000            */ "IHB_MEM_FC0000",
    /* IHB_MRR_ACT_PROFILE       */ "IHB_MRR_ACT_PROFILE",
    /* IHB_MY_BFD_DIP            */ "IHB_MY_BFD_DIP",
    /* IHB_OAMA                  */ "IHB_OAMA",
    /* IHB_OAMB                  */ "IHB_OAMB",
    /* IHB_OAM_CHANNEL_TYPE      */ "IHB_OAM_CHANNEL_TYPE",
    /* IHB_OAM_COUNTER_FIFO      */ "IHB_OAM_COUNTER_FIFO",
    /* IHB_OAM_MY_CFM_MAC        */ "IHB_OAM_MY_CFM_MAC",
    /* IHB_OEMA_MANAGEMENT_REQUEST */ "IHB_OEMA_MANAGEMENT_REQUEST",
    /* IHB_OEMA_STEP_TABLE       */ "IHB_OEMA_STEP_TABLE",
    /* IHB_OEMB_MANAGEMENT_REQUEST */ "IHB_OEMB_MANAGEMENT_REQUEST",
    /* IHB_OEMB_STEP_TABLE       */ "IHB_OEMB_STEP_TABLE",
    /* IHB_OPCODE_MAP_RX         */ "IHB_OPCODE_MAP_RX",
    /* IHB_OPCODE_MAP_TX         */ "IHB_OPCODE_MAP_TX",
    /* IHB_PATH_SELECT           */ "IHB_PATH_SELECT",
    /* IHB_PFC_INFO              */ "IHB_PFC_INFO",
    /* IHB_PINFO_COUNTERS        */ "IHB_PINFO_COUNTERS",
    /* IHB_PINFO_FER             */ "IHB_PINFO_FER",
    /* IHB_PINFO_FLP             */ "IHB_PINFO_FLP",
    /* IHB_PINFO_LBP             */ "IHB_PINFO_LBP",
    /* IHB_PINFO_PMF             */ "IHB_PINFO_PMF",
    /* IHB_PMF_FEM_PROGRAM       */ "IHB_PMF_FEM_PROGRAM",
    /* IHB_PMF_FES_PROGRAM       */ "IHB_PMF_FES_PROGRAM",
    /* IHB_PMF_INITIAL_KEY_2ND_PASS */ "IHB_PMF_INITIAL_KEY_2ND_PASS",
    /* IHB_PMF_PASS_1_KEY_GEN_LSB */ "IHB_PMF_PASS_1_KEY_GEN_LSB",
    /* IHB_PMF_PASS_1_KEY_GEN_MSB */ "IHB_PMF_PASS_1_KEY_GEN_MSB",
    /* IHB_PMF_PASS_1_LOOKUP     */ "IHB_PMF_PASS_1_LOOKUP",
    /* IHB_PMF_PASS_2_KEY_GEN_LSB */ "IHB_PMF_PASS_2_KEY_GEN_LSB",
    /* IHB_PMF_PASS_2_KEY_GEN_MSB */ "IHB_PMF_PASS_2_KEY_GEN_MSB",
    /* IHB_PMF_PASS_2_KEY_UPDATE */ "IHB_PMF_PASS_2_KEY_UPDATE",
    /* IHB_PMF_PASS_2_LOOKUP     */ "IHB_PMF_PASS_2_LOOKUP",
    /* IHB_PMF_PASS_2_PROGRAM_SELECTION_CAM */ "IHB_PMF_PASS_2_PROGRAM_SELECTION_CAM",
    /* IHB_PMF_PROGRAM_COUNTERS  */ "IHB_PMF_PROGRAM_COUNTERS",
    /* IHB_PMF_PROGRAM_GENERAL   */ "IHB_PMF_PROGRAM_GENERAL",
    /* IHB_PMF_PROGRAM_SELECTION_CAM */ "IHB_PMF_PROGRAM_SELECTION_CAM",
    /* IHB_PMF_UPDATE_KEY_GEN_LSB */ "IHB_PMF_UPDATE_KEY_GEN_LSB",
    /* IHB_PMF_UPDATE_KEY_GEN_MSB */ "IHB_PMF_UPDATE_KEY_GEN_MSB",
    /* IHB_PROGRAM_KEY_GEN_VAR   */ "IHB_PROGRAM_KEY_GEN_VAR",
    /* IHB_PTC_INFO_PMF          */ "IHB_PTC_INFO_PMF",
    /* IHB_PTC_KEY_GEN_VAR       */ "IHB_PTC_KEY_GEN_VAR",
    /* IHB_SNOOP_ACTION          */ "IHB_SNOOP_ACTION",
    /* IHB_SNP_ACT_PROFILE       */ "IHB_SNP_ACT_PROFILE",
    /* IHB_TCAM_ACCESS_PROFILE   */ "IHB_TCAM_ACCESS_PROFILE",
    /* IHB_TCAM_ACTION           */ "IHB_TCAM_ACTION",
    /* IHB_TCAM_ACTION_24        */ "IHB_TCAM_ACTION_24",
    /* IHB_TCAM_ACTION_25        */ "IHB_TCAM_ACTION_25",
    /* IHB_TCAM_ACTION_26        */ "IHB_TCAM_ACTION_26",
    /* IHB_TCAM_ACTION_27        */ "IHB_TCAM_ACTION_27",
    /* IHB_TCAM_ACTION_HIT_INDICATION */ "IHB_TCAM_ACTION_HIT_INDICATION",
    /* IHB_TCAM_ACTION_HIT_INDICATION_24 */ "IHB_TCAM_ACTION_HIT_INDICATION_24",
    /* IHB_TCAM_ACTION_HIT_INDICATION_25 */ "IHB_TCAM_ACTION_HIT_INDICATION_25",
    /* IHB_TCAM_ACTION_HIT_INDICATION_26 */ "IHB_TCAM_ACTION_HIT_INDICATION_26",
    /* IHB_TCAM_ACTION_HIT_INDICATION_27 */ "IHB_TCAM_ACTION_HIT_INDICATION_27",
    /* IHB_TCAM_BANK             */ "IHB_TCAM_BANK",
    /* IHB_TCAM_BANK_COMMAND     */ "IHB_TCAM_BANK_COMMAND",
    /* IHB_TCAM_BANK_REPLY       */ "IHB_TCAM_BANK_REPLY",
    /* IHB_TCAM_ENTRY_PARITY     */ "IHB_TCAM_ENTRY_PARITY",
    /* IHB_TCAM_ENTRY_PARITY_12  */ "IHB_TCAM_ENTRY_PARITY_12",
    /* IHB_TCAM_ENTRY_PARITY_13  */ "IHB_TCAM_ENTRY_PARITY_13",
    /* IHB_TCAM_PD_PROFILE       */ "IHB_TCAM_PD_PROFILE",
    /* IHB_TIME_STAMP_FIFO       */ "IHB_TIME_STAMP_FIFO",
    /* IHB_UNKNOWN_DA_MAP        */ "IHB_UNKNOWN_DA_MAP",
    /* IHB_VRF_CONFIG            */ "IHB_VRF_CONFIG",
    /* IHP_ACTION_PROFILE_MPLS_VALUE */ "IHP_ACTION_PROFILE_MPLS_VALUE",
    /* IHP_APPLET_MEMORY         */ "IHP_APPLET_MEMORY",
    /* IHP_BVD_CFG               */ "IHP_BVD_CFG",
    /* IHP_BVD_FID_CLASS         */ "IHP_BVD_FID_CLASS",
    /* IHP_BVD_TOPOLOGY_ID       */ "IHP_BVD_TOPOLOGY_ID",
    /* IHP_CONSISTENT_HASHING_PROGRAM_SEL_TCAM */ "IHP_CONSISTENT_HASHING_PROGRAM_SEL_TCAM",
    /* IHP_DEFAULT_COUNTER_SOURCE */ "IHP_DEFAULT_COUNTER_SOURCE",
    /* IHP_DESIGNATED_VLAN_TABLE */ "IHP_DESIGNATED_VLAN_TABLE",
    /* IHP_DSCP_EXP_MAP          */ "IHP_DSCP_EXP_MAP",
    /* IHP_DSCP_EXP_REMARK       */ "IHP_DSCP_EXP_REMARK",
    /* IHP_ELK_PAYLOAD_FORMAT    */ "IHP_ELK_PAYLOAD_FORMAT",
    /* IHP_ETHERNET_OAM_OPCODE_MAP */ "IHP_ETHERNET_OAM_OPCODE_MAP",
    /* IHP_FID_CLASS_2_FID       */ "IHP_FID_CLASS_2_FID",
    /* IHP_FIFO_10_TO_41         */ "IHP_FIFO_10_TO_41",
    /* IHP_FIFO_8_TO_41          */ "IHP_FIFO_8_TO_41",
    /* IHP_FIFO_LEM_1            */ "IHP_FIFO_LEM_1",
    /* IHP_FIFO_LEM_2            */ "IHP_FIFO_LEM_2",
    /* IHP_FIFO_LPM_1            */ "IHP_FIFO_LPM_1",
    /* IHP_FIFO_LPM_2            */ "IHP_FIFO_LPM_2",
    /* IHP_FIFO_LPM_PUBLIC_1     */ "IHP_FIFO_LPM_PUBLIC_1",
    /* IHP_FIFO_LPM_PUBLIC_2     */ "IHP_FIFO_LPM_PUBLIC_2",
    /* IHP_FIFO_OAM              */ "IHP_FIFO_OAM",
    /* IHP_FIFO_OID_1            */ "IHP_FIFO_OID_1",
    /* IHP_FIFO_OID_2            */ "IHP_FIFO_OID_2",
    /* IHP_FIFO_PROGRAM_ATTRIBUTES */ "IHP_FIFO_PROGRAM_ATTRIBUTES",
    /* IHP_FIFO_TCAM             */ "IHP_FIFO_TCAM",
    /* IHP_FLPA_FIFO             */ "IHP_FLPA_FIFO",
    /* IHP_FLPA_LOAD_CHUNK_SELECTION */ "IHP_FLPA_LOAD_CHUNK_SELECTION",
    /* IHP_FLPA_LOAD_SELECT_ARRAY_ENTRY_BY_VAR_INDEX */ "IHP_FLPA_LOAD_SELECT_ARRAY_ENTRY_BY_VAR_INDEX",
    /* IHP_FLPA_LOAD_SELECT_CHUNK_LITERARY */ "IHP_FLPA_LOAD_SELECT_CHUNK_LITERARY",
    /* IHP_FLPA_LOAD_SELECT_HEADER_BY_CONST_INDEX */ "IHP_FLPA_LOAD_SELECT_HEADER_BY_CONST_INDEX",
    /* IHP_FLPA_LOAD_SELECT_HEADER_BY_VAR_INDEX */ "IHP_FLPA_LOAD_SELECT_HEADER_BY_VAR_INDEX",
    /* IHP_FLPA_UPDATE_INSTRUCTIONS */ "IHP_FLPA_UPDATE_INSTRUCTIONS",
    /* IHP_FLP_CONSISTENT_HASHING_KEY_GEN */ "IHP_FLP_CONSISTENT_HASHING_KEY_GEN",
    /* IHP_FLP_KEY_CONSTRUCTION_LSB */ "IHP_FLP_KEY_CONSTRUCTION_LSB",
    /* IHP_FLP_KEY_CONSTRUCTION_MSB */ "IHP_FLP_KEY_CONSTRUCTION_MSB",
    /* IHP_FLP_LOOKUPS           */ "IHP_FLP_LOOKUPS",
    /* IHP_FLP_PP_PORT_PROGRAM_SELECT */ "IHP_FLP_PP_PORT_PROGRAM_SELECT",
    /* IHP_FLP_PROCESS           */ "IHP_FLP_PROCESS",
    /* IHP_FLP_PROGRAM_KEY_GEN_VAR */ "IHP_FLP_PROGRAM_KEY_GEN_VAR",
    /* IHP_FLP_PROGRAM_SELECTION_CAM */ "IHP_FLP_PROGRAM_SELECTION_CAM",
    /* IHP_FLP_PTC_PROGRAM_SELECT */ "IHP_FLP_PTC_PROGRAM_SELECT",
    /* IHP_IEEE_1588_ACTION      */ "IHP_IEEE_1588_ACTION",
    /* IHP_IEEE_1588_IDENTIFICATION_CAM */ "IHP_IEEE_1588_IDENTIFICATION_CAM",
    /* IHP_INGRESS_VLAN_EDIT_COMMAND_TABLE */ "IHP_INGRESS_VLAN_EDIT_COMMAND_TABLE",
    /* IHP_IN_RIF_CONFIG_TABLE   */ "IHP_IN_RIF_CONFIG_TABLE",
    /* IHP_ISA_MANAGEMENT_REQUEST */ "IHP_ISA_MANAGEMENT_REQUEST",
    /* IHP_ISA_STEP_TABLE        */ "IHP_ISA_STEP_TABLE",
    /* IHP_ISB_MANAGEMENT_REQUEST */ "IHP_ISB_MANAGEMENT_REQUEST",
    /* IHP_ISB_STEP_TABLE        */ "IHP_ISB_STEP_TABLE",
    /* IHP_LIF_0_ACCESSED        */ "IHP_LIF_0_ACCESSED",
    /* IHP_LIF_1_ACCESSED        */ "IHP_LIF_1_ACCESSED",
    /* IHP_LIF_ACCESSED          */ "IHP_LIF_ACCESSED",
    /* IHP_LIF_TABLE             */ "IHP_LIF_TABLE",
    /* IHP_LIF_TABLE_AC_2_EEI    */ "IHP_LIF_TABLE_AC_2_EEI",
    /* IHP_LIF_TABLE_AC_2_OUT_LIF */ "IHP_LIF_TABLE_AC_2_OUT_LIF",
    /* IHP_LIF_TABLE_AC_MP       */ "IHP_LIF_TABLE_AC_MP",
    /* IHP_LIF_TABLE_AC_P2P_TO_AC */ "IHP_LIF_TABLE_AC_P2P_TO_AC",
    /* IHP_LIF_TABLE_AC_P2P_TO_PBB */ "IHP_LIF_TABLE_AC_P2P_TO_PBB",
    /* IHP_LIF_TABLE_AC_P2P_TO_PWE */ "IHP_LIF_TABLE_AC_P2P_TO_PWE",
    /* IHP_LIF_TABLE_DOUBLE_DATA */ "IHP_LIF_TABLE_DOUBLE_DATA",
    /* IHP_LIF_TABLE_IP_TT       */ "IHP_LIF_TABLE_IP_TT",
    /* IHP_LIF_TABLE_ISID_MP     */ "IHP_LIF_TABLE_ISID_MP",
    /* IHP_LIF_TABLE_ISID_P2P    */ "IHP_LIF_TABLE_ISID_P2P",
    /* IHP_LIF_TABLE_LABEL_PROTOCOL_OR_LSP */ "IHP_LIF_TABLE_LABEL_PROTOCOL_OR_LSP",
    /* IHP_LIF_TABLE_LABEL_PWE_MP */ "IHP_LIF_TABLE_LABEL_PWE_MP",
    /* IHP_LIF_TABLE_LABEL_PWE_P2P */ "IHP_LIF_TABLE_LABEL_PWE_P2P",
    /* IHP_LIF_TABLE_TRILL       */ "IHP_LIF_TABLE_TRILL",
    /* IHP_LLR_FIFO_P_14_PIPE    */ "IHP_LLR_FIFO_P_14_PIPE",
    /* IHP_LLR_LLVP              */ "IHP_LLR_LLVP",
    /* IHP_LL_MIRROR_PROFILE     */ "IHP_LL_MIRROR_PROFILE",
    /* IHP_MACT_AGING_CONFIGURATION_TABLE */ "IHP_MACT_AGING_CONFIGURATION_TABLE",
    /* IHP_MACT_FID_COUNTER_DB   */ "IHP_MACT_FID_COUNTER_DB",
    /* IHP_MACT_FID_COUNTER_PROFILE_DB */ "IHP_MACT_FID_COUNTER_PROFILE_DB",
    /* IHP_MACT_FID_PROFILE_DB   */ "IHP_MACT_FID_PROFILE_DB",
    /* IHP_MACT_FLUSH_DB         */ "IHP_MACT_FLUSH_DB",
    /* IHP_MACT_FORMAT_1         */ "IHP_MACT_FORMAT_1",
    /* IHP_MACT_FORMAT_2         */ "IHP_MACT_FORMAT_2",
    /* IHP_MACT_FORMAT_0_TYPE_0  */ "IHP_MACT_FORMAT_0_TYPE_0",
    /* IHP_MACT_FORMAT_0_TYPE_1  */ "IHP_MACT_FORMAT_0_TYPE_1",
    /* IHP_MACT_FORMAT_0_TYPE_2  */ "IHP_MACT_FORMAT_0_TYPE_2",
    /* IHP_MACT_FORMAT_3_TYPE_0  */ "IHP_MACT_FORMAT_3_TYPE_0",
    /* IHP_MACT_FORMAT_3_TYPE_1  */ "IHP_MACT_FORMAT_3_TYPE_1",
    /* IHP_MACT_PORT_MINE_TABLE_LAG_PORT */ "IHP_MACT_PORT_MINE_TABLE_LAG_PORT",
    /* IHP_MACT_PORT_MINE_TABLE_PHYSICAL_PORT */ "IHP_MACT_PORT_MINE_TABLE_PHYSICAL_PORT",
    /* IHP_MACT_STEP_TABLE       */ "IHP_MACT_STEP_TABLE",
    /* IHP_MAP_RIF_PROFILE_TO_ROUTING_ENABLE */ "IHP_MAP_RIF_PROFILE_TO_ROUTING_ENABLE",
    /* IHP_MEM_300000            */ "IHP_MEM_300000",
    /* IHP_MEM_380000            */ "IHP_MEM_380000",
    /* IHP_MEM_420000            */ "IHP_MEM_420000",
    /* IHP_MEM_430000            */ "IHP_MEM_430000",
    /* IHP_MEM_500000            */ "IHP_MEM_500000",
    /* IHP_MEM_580000            */ "IHP_MEM_580000",
    /* IHP_MEM_590000            */ "IHP_MEM_590000",
    /* IHP_MEM_610000            */ "IHP_MEM_610000",
    /* IHP_MEM_620000            */ "IHP_MEM_620000",
    /* IHP_MEM_740000            */ "IHP_MEM_740000",
    /* IHP_MEM_750000            */ "IHP_MEM_750000",
    /* IHP_MEM_820000            */ "IHP_MEM_820000",
    /* IHP_MEM_830000            */ "IHP_MEM_830000",
    /* IHP_MEM_940000            */ "IHP_MEM_940000",
    /* IHP_MEM_950000            */ "IHP_MEM_950000",
    /* IHP_MEM_7000000           */ "IHP_MEM_7000000",
    /* IHP_MEM_7100000           */ "IHP_MEM_7100000",
    /* IHP_MEM_7110000           */ "IHP_MEM_7110000",
    /* IHP_MEM_7120000           */ "IHP_MEM_7120000",
    /* IHP_MEM_7200000           */ "IHP_MEM_7200000",
    /* IHP_MEM_7210000           */ "IHP_MEM_7210000",
    /* IHP_MEM_7220000           */ "IHP_MEM_7220000",
    /* IHP_MEM_1F0000            */ "IHP_MEM_1F0000",
    /* IHP_MEM_6A0000            */ "IHP_MEM_6A0000",
    /* IHP_MEM_6B0000            */ "IHP_MEM_6B0000",
    /* IHP_MEM_7A0000            */ "IHP_MEM_7A0000",
    /* IHP_MEM_8B0000            */ "IHP_MEM_8B0000",
    /* IHP_MEM_8C0000            */ "IHP_MEM_8C0000",
    /* IHP_MEM_9E0000            */ "IHP_MEM_9E0000",
    /* IHP_MEM_9F0000            */ "IHP_MEM_9F0000",
    /* IHP_MEM_A10000            */ "IHP_MEM_A10000",
    /* IHP_MEM_A90000            */ "IHP_MEM_A90000",
    /* IHP_MEM_AA0000            */ "IHP_MEM_AA0000",
    /* IHP_MEM_B20000            */ "IHP_MEM_B20000",
    /* IHP_MEM_B30000            */ "IHP_MEM_B30000",
    /* IHP_MEM_BB0000            */ "IHP_MEM_BB0000",
    /* IHP_MEM_BC0000            */ "IHP_MEM_BC0000",
    /* IHP_MEM_C50000            */ "IHP_MEM_C50000",
    /* IHP_MEM_C60000            */ "IHP_MEM_C60000",
    /* IHP_MY_BFD_DIP            */ "IHP_MY_BFD_DIP",
    /* IHP_OAMA                  */ "IHP_OAMA",
    /* IHP_OAMB                  */ "IHP_OAMB",
    /* IHP_OAM_CHANNEL_TYPE      */ "IHP_OAM_CHANNEL_TYPE",
    /* IHP_OAM_MY_CFM_MAC        */ "IHP_OAM_MY_CFM_MAC",
    /* IHP_PACKET_FORMAT_TABLE   */ "IHP_PACKET_FORMAT_TABLE",
    /* IHP_PARSER_CUSTOM_MACRO_PARAMETERS */ "IHP_PARSER_CUSTOM_MACRO_PARAMETERS",
    /* IHP_PARSER_CUSTOM_MACRO_PROTOCOLS */ "IHP_PARSER_CUSTOM_MACRO_PROTOCOLS",
    /* IHP_PARSER_CUSTOM_MACRO_WORD_MAP */ "IHP_PARSER_CUSTOM_MACRO_WORD_MAP",
    /* IHP_PARSER_ETH_PROTOCOLS  */ "IHP_PARSER_ETH_PROTOCOLS",
    /* IHP_PARSER_IPV4_NEXT_PROTOCOL_SIZE */ "IHP_PARSER_IPV4_NEXT_PROTOCOL_SIZE",
    /* IHP_PARSER_IPV6_NEXT_PROTOCOL_SIZE */ "IHP_PARSER_IPV6_NEXT_PROTOCOL_SIZE",
    /* IHP_PARSER_IP_PROTOCOLS   */ "IHP_PARSER_IP_PROTOCOLS",
    /* IHP_PARSER_MPLS_NEXT_PROTOCOL_SPECULATE_MAP */ "IHP_PARSER_MPLS_NEXT_PROTOCOL_SPECULATE_MAP",
    /* IHP_PARSER_PEM_PROGRAM_SELECTION_TCAM */ "IHP_PARSER_PEM_PROGRAM_SELECTION_TCAM",
    /* IHP_PARSER_PROGRAM        */ "IHP_PARSER_PROGRAM",
    /* IHP_PARSER_PROGRAM_POINTER_FEM_BIT_SELECT_TABLE */ "IHP_PARSER_PROGRAM_POINTER_FEM_BIT_SELECT_TABLE",
    /* IHP_PARSER_PROGRAM_POINTER_FEM_FIELD_SELECT_MAP */ "IHP_PARSER_PROGRAM_POINTER_FEM_FIELD_SELECT_MAP",
    /* IHP_PARSER_PROGRAM_POINTER_FEM_MAP_INDEX_TABLE */ "IHP_PARSER_PROGRAM_POINTER_FEM_MAP_INDEX_TABLE",
    /* IHP_PCP_MAP_TABLE         */ "IHP_PCP_MAP_TABLE",
    /* IHP_PFQ_0_FEM_BIT_SELECT_TABLE */ "IHP_PFQ_0_FEM_BIT_SELECT_TABLE",
    /* IHP_PFQ_0_FEM_FIELD_SELECT_MAP */ "IHP_PFQ_0_FEM_FIELD_SELECT_MAP",
    /* IHP_PFQ_0_FEM_MAP_INDEX_TABLE */ "IHP_PFQ_0_FEM_MAP_INDEX_TABLE",
    /* IHP_PINFO_FLP_0           */ "IHP_PINFO_FLP_0",
    /* IHP_PINFO_FLP_1           */ "IHP_PINFO_FLP_1",
    /* IHP_PINFO_LLR             */ "IHP_PINFO_LLR",
    /* IHP_PORT_PROTOCOL         */ "IHP_PORT_PROTOCOL",
    /* IHP_PP_PORT_INFO          */ "IHP_PP_PORT_INFO",
    /* IHP_PRSRA_FIFO            */ "IHP_PRSRA_FIFO",
    /* IHP_PRSRA_LOAD_CHUNK_SELECTION */ "IHP_PRSRA_LOAD_CHUNK_SELECTION",
    /* IHP_PRSRA_LOAD_SELECT_ARRAY_ENTRY_BY_VAR_INDEX */ "IHP_PRSRA_LOAD_SELECT_ARRAY_ENTRY_BY_VAR_INDEX",
    /* IHP_PRSRA_LOAD_SELECT_CHUNK_LITERARY */ "IHP_PRSRA_LOAD_SELECT_CHUNK_LITERARY",
    /* IHP_PRSRA_LOAD_SELECT_HEADER_BY_CONST_INDEX */ "IHP_PRSRA_LOAD_SELECT_HEADER_BY_CONST_INDEX",
    /* IHP_PRSRA_LOAD_SELECT_HEADER_BY_VAR_INDEX */ "IHP_PRSRA_LOAD_SELECT_HEADER_BY_VAR_INDEX",
    /* IHP_PRSRA_UPDATE_INSTRUCTIONS */ "IHP_PRSRA_UPDATE_INSTRUCTIONS",
    /* IHP_PTC_INFO              */ "IHP_PTC_INFO",
    /* IHP_PTC_PARSER_PROGRAM_POINTER_CONFIG */ "IHP_PTC_PARSER_PROGRAM_POINTER_CONFIG",
    /* IHP_PTC_PFQ_0_CONFIG      */ "IHP_PTC_PFQ_0_CONFIG",
    /* IHP_PTC_SYS_PORT_CONFIG   */ "IHP_PTC_SYS_PORT_CONFIG",
    /* IHP_PTC_VIRTUAL_PORT_CONFIG */ "IHP_PTC_VIRTUAL_PORT_CONFIG",
    /* IHP_RECYCLE_COMMAND       */ "IHP_RECYCLE_COMMAND",
    /* IHP_RESERVED_MC           */ "IHP_RESERVED_MC",
    /* IHP_SRC_SYSTEM_PORT_FEM_BIT_SELECT_TABLE */ "IHP_SRC_SYSTEM_PORT_FEM_BIT_SELECT_TABLE",
    /* IHP_SRC_SYSTEM_PORT_FEM_FIELD_SELECT_MAP */ "IHP_SRC_SYSTEM_PORT_FEM_FIELD_SELECT_MAP",
    /* IHP_SRC_SYSTEM_PORT_FEM_MAP_INDEX_TABLE */ "IHP_SRC_SYSTEM_PORT_FEM_MAP_INDEX_TABLE",
    /* IHP_STP_TABLE             */ "IHP_STP_TABLE",
    /* IHP_SUBNET_CLASSIFY       */ "IHP_SUBNET_CLASSIFY",
    /* IHP_TC_DP_MAP_TABLE       */ "IHP_TC_DP_MAP_TABLE",
    /* IHP_TERMINATION_PROFILE_TABLE */ "IHP_TERMINATION_PROFILE_TABLE",
    /* IHP_TOS_2_COS             */ "IHP_TOS_2_COS",
    /* IHP_UNKNOWN_DA_MAP        */ "IHP_UNKNOWN_DA_MAP",
    /* IHP_VIRTUAL_PORT_FEM_BIT_SELECT_TABLE */ "IHP_VIRTUAL_PORT_FEM_BIT_SELECT_TABLE",
    /* IHP_VIRTUAL_PORT_FEM_FIELD_SELECT_MAP */ "IHP_VIRTUAL_PORT_FEM_FIELD_SELECT_MAP",
    /* IHP_VIRTUAL_PORT_FEM_MAP_INDEX_TABLE */ "IHP_VIRTUAL_PORT_FEM_MAP_INDEX_TABLE",
    /* IHP_VIRTUAL_PORT_TABLE    */ "IHP_VIRTUAL_PORT_TABLE",
    /* IHP_VLAN_EDIT_PCP_DEI_MAP */ "IHP_VLAN_EDIT_PCP_DEI_MAP",
    /* IHP_VLAN_PORT_MEMBERSHIP_TABLE */ "IHP_VLAN_PORT_MEMBERSHIP_TABLE",
    /* IHP_VLAN_RANGE_COMPRESSION_TABLE */ "IHP_VLAN_RANGE_COMPRESSION_TABLE",
    /* IHP_VRID_MY_MAC_CAM       */ "IHP_VRID_MY_MAC_CAM",
    /* IHP_VRID_MY_MAC_MAP       */ "IHP_VRID_MY_MAC_MAP",
    /* IHP_VRID_MY_MAC_TCAM      */ "IHP_VRID_MY_MAC_TCAM",
    /* IHP_VRID_TO_VRF_MAP       */ "IHP_VRID_TO_VRF_MAP",
    /* IHP_VSI_HIGH_CFG          */ "IHP_VSI_HIGH_CFG",
    /* IHP_VSI_HIGH_DA_NOT_FOUND_DESTINATION */ "IHP_VSI_HIGH_DA_NOT_FOUND_DESTINATION",
    /* IHP_VSI_HIGH_MY_MAC       */ "IHP_VSI_HIGH_MY_MAC",
    /* IHP_VSI_HIGH_PROFILE      */ "IHP_VSI_HIGH_PROFILE",
    /* IHP_VSI_LOW_CFG_1         */ "IHP_VSI_LOW_CFG_1",
    /* IHP_VSI_LOW_CFG_2         */ "IHP_VSI_LOW_CFG_2",
    /* IHP_VSI_MY_MAC_VALID      */ "IHP_VSI_MY_MAC_VALID",
    /* IHP_VSI_PORT_MEMBERSHIP   */ "IHP_VSI_PORT_MEMBERSHIP",
    /* IHP_VTT_1ST_KEY_PROG_SEL_TCAM */ "IHP_VTT_1ST_KEY_PROG_SEL_TCAM",
    /* IHP_VTT_1ST_LOOKUP_PROGRAM_0 */ "IHP_VTT_1ST_LOOKUP_PROGRAM_0",
    /* IHP_VTT_1ST_LOOKUP_PROGRAM_1 */ "IHP_VTT_1ST_LOOKUP_PROGRAM_1",
    /* IHP_VTT_2ND_KEY_PROG_SEL_TCAM */ "IHP_VTT_2ND_KEY_PROG_SEL_TCAM",
    /* IHP_VTT_2ND_LOOKUP_PROGRAM_0 */ "IHP_VTT_2ND_LOOKUP_PROGRAM_0",
    /* IHP_VTT_2ND_LOOKUP_PROGRAM_1 */ "IHP_VTT_2ND_LOOKUP_PROGRAM_1",
    /* IHP_VTT_ETH_PACKET_FORMAT_ATTRIBUTES_TABLE */ "IHP_VTT_ETH_PACKET_FORMAT_ATTRIBUTES_TABLE",
    /* IHP_VTT_FIFO_P_25_PIPE    */ "IHP_VTT_FIFO_P_25_PIPE",
    /* IHP_VTT_FIFO_P_40_P_50_PIPE */ "IHP_VTT_FIFO_P_40_P_50_PIPE",
    /* IHP_VTT_FIFO_P_56_PIPE    */ "IHP_VTT_FIFO_P_56_PIPE",
    /* IHP_VTT_FIFO_P_8_P_18_PIPE */ "IHP_VTT_FIFO_P_8_P_18_PIPE",
    /* IHP_VTT_FIFO_TT_ISA_RESULT */ "IHP_VTT_FIFO_TT_ISA_RESULT",
    /* IHP_VTT_FIFO_TT_ISB_RESULT */ "IHP_VTT_FIFO_TT_ISB_RESULT",
    /* IHP_VTT_FIFO_TT_TCAM_RESULT */ "IHP_VTT_FIFO_TT_TCAM_RESULT",
    /* IHP_VTT_FIFO_VT_ISA_RESULT */ "IHP_VTT_FIFO_VT_ISA_RESULT",
    /* IHP_VTT_FIFO_VT_ISB_RESULT */ "IHP_VTT_FIFO_VT_ISB_RESULT",
    /* IHP_VTT_FIFO_VT_TCAM_RESULT */ "IHP_VTT_FIFO_VT_TCAM_RESULT",
    /* IHP_VTT_IN_PP_PORT_CONFIG */ "IHP_VTT_IN_PP_PORT_CONFIG",
    /* IHP_VTT_IN_PP_PORT_VLAN_CONFIG */ "IHP_VTT_IN_PP_PORT_VLAN_CONFIG",
    /* IHP_VTT_IP_PACKET_FORMAT_ATTRIBUTES_TABLE */ "IHP_VTT_IP_PACKET_FORMAT_ATTRIBUTES_TABLE",
    /* IHP_VTT_LLVP              */ "IHP_VTT_LLVP",
    /* IHP_VTT_MPLS_LABEL_RANGE_TABLE */ "IHP_VTT_MPLS_LABEL_RANGE_TABLE",
    /* IHP_VTT_MPLS_LABEL_TCAM   */ "IHP_VTT_MPLS_LABEL_TCAM",
    /* IHP_VTT_PATH_SELECT       */ "IHP_VTT_PATH_SELECT",
    /* IHP_VTT_PP_PORT_TT_KEY_VAR */ "IHP_VTT_PP_PORT_TT_KEY_VAR",
    /* IHP_VTT_PP_PORT_VSI_PROFILES */ "IHP_VTT_PP_PORT_VSI_PROFILES",
    /* IHP_VTT_PP_PORT_VT_KEY_VAR */ "IHP_VTT_PP_PORT_VT_KEY_VAR",
    /* IHP_VTT_PS_PACKET_FORMAT_CODE_MAP_TABLE */ "IHP_VTT_PS_PACKET_FORMAT_CODE_MAP_TABLE",
    /* IHP_VTT_PTC_CONFIG        */ "IHP_VTT_PTC_CONFIG",
    /* ILB_BUFF_EXTEND           */ "ILB_BUFF_EXTEND",
    /* ILB_FPC_MEM               */ "ILB_FPC_MEM",
    /* ILB_LBG_OUTPUT_FIFO       */ "ILB_LBG_OUTPUT_FIFO",
    /* ILB_MEM_20000             */ "ILB_MEM_20000",
    /* ILB_MODEMS_FIFO           */ "ILB_MODEMS_FIFO",
    /* ILB_MODEMS_FIFO_LLM       */ "ILB_MODEMS_FIFO_LLM",
    /* ILB_NIF_RXI_MEM           */ "ILB_NIF_RXI_MEM",
    /* ILB_PORT_CONFIG_TABLE     */ "ILB_PORT_CONFIG_TABLE",
    /* ILB_VLAN_CONFIG_TABLE     */ "ILB_VLAN_CONFIG_TABLE",
    /* ILE_CORE_TX_FIFO_MEM      */ "ILE_CORE_TX_FIFO_MEM",
    /* ILE_ILKN_CORE_RX_DESKEW_MEM */ "ILE_ILKN_CORE_RX_DESKEW_MEM",
    /* ILE_ILKN_CORE_RX_RT_MEM   */ "ILE_ILKN_CORE_RX_RT_MEM",
    /* ILE_PORT_0_CPU_ACCESS     */ "ILE_PORT_0_CPU_ACCESS",
    /* ILE_PORT_1_CPU_ACCESS     */ "ILE_PORT_1_CPU_ACCESS",
    /* ILE_RX_STATS_MEM_0        */ "ILE_RX_STATS_MEM_0",
    /* ILE_TX_ELK_RXI            */ "ILE_TX_ELK_RXI",
    /* ILE_TX_STATS_MEM_0        */ "ILE_TX_STATS_MEM_0",
    /* ILKN_PMH_CORE_TX_FIFO_MEM */ "ILKN_PMH_CORE_TX_FIFO_MEM",
    /* ILKN_PMH_PORT_0_CPU_ACCESS */ "ILKN_PMH_PORT_0_CPU_ACCESS",
    /* ILKN_PMH_PORT_1_CPU_ACCESS */ "ILKN_PMH_PORT_1_CPU_ACCESS",
    /* ILKN_PMH_RX_STATS_MEM     */ "ILKN_PMH_RX_STATS_MEM",
    /* ILKN_PMH_TX_STATS_MEM     */ "ILKN_PMH_TX_STATS_MEM",
    /* ILKN_PML_CORE_TX_FIFO_MEM */ "ILKN_PML_CORE_TX_FIFO_MEM",
    /* ILKN_PML_PORT_0_CPU_ACCESS */ "ILKN_PML_PORT_0_CPU_ACCESS",
    /* ILKN_PML_PORT_1_CPU_ACCESS */ "ILKN_PML_PORT_1_CPU_ACCESS",
    /* ILKN_PML_RX_STATS_MEM     */ "ILKN_PML_RX_STATS_MEM",
    /* ILKN_PML_TX_STATS_MEM     */ "ILKN_PML_TX_STATS_MEM",
    /* IL_CHANNEL_REMAP0         */ "IL_CHANNEL_REMAP0",
    /* IL_CHANNEL_REMAP1         */ "IL_CHANNEL_REMAP1",
    /* IL_STAT_MEM_0             */ "IL_STAT_MEM_0",
    /* IL_STAT_MEM_1             */ "IL_STAT_MEM_1",
    /* IL_STAT_MEM_2             */ "IL_STAT_MEM_2",
    /* IL_STAT_MEM_3             */ "IL_STAT_MEM_3",
    /* IL_STAT_MEM_4             */ "IL_STAT_MEM_4",
    /* IMEM                      */ "IMEM",
    /* IMEM_PMEM_DMA             */ "IMEM_PMEM_DMA",
    /* IMIRROR_BITMAP            */ "IMIRROR_BITMAP",
    /* IMP_CONTEXT_COLOR         */ "IMP_CONTEXT_COLOR",
    /* IMP_CONTEXT_SIZE_HIGH     */ "IMP_CONTEXT_SIZE_HIGH",
    /* IMP_CONTEXT_SIZE_LOW      */ "IMP_CONTEXT_SIZE_LOW",
    /* IMP_MCDA_DYNAMIC          */ "IMP_MCDA_DYNAMIC",
    /* IMP_MCDA_HEADER_APPEND_SIZE_PTR_MAP */ "IMP_MCDA_HEADER_APPEND_SIZE_PTR_MAP",
    /* IMP_MCDA_IN_PP_PORT_MAP   */ "IMP_MCDA_IN_PP_PORT_MAP",
    /* IMP_MCDA_IN_PP_PORT_MAP_AND_MTR_PRF_MAP */ "IMP_MCDA_IN_PP_PORT_MAP_AND_MTR_PRF_MAP",
    /* IMP_MCDA_PCUC             */ "IMP_MCDA_PCUC",
    /* IMP_MCDA_PRFCFG_0         */ "IMP_MCDA_PRFCFG_0",
    /* IMP_MCDA_PRFCFG_1         */ "IMP_MCDA_PRFCFG_1",
    /* IMP_MCDA_PRFCFG_SHARING_DIS */ "IMP_MCDA_PRFCFG_SHARING_DIS",
    /* IMP_MCDA_PRFCFG_SHARING_EN */ "IMP_MCDA_PRFCFG_SHARING_EN",
    /* IMP_MCDA_PRFSEL           */ "IMP_MCDA_PRFSEL",
    /* IMP_MCDB_DYNAMIC          */ "IMP_MCDB_DYNAMIC",
    /* IMP_MCDB_HEADER_APPEND_SIZE_PTR_MAP */ "IMP_MCDB_HEADER_APPEND_SIZE_PTR_MAP",
    /* IMP_MCDB_IN_PP_PORT_MAP   */ "IMP_MCDB_IN_PP_PORT_MAP",
    /* IMP_MCDB_IN_PP_PORT_MAP_AND_MTR_PRF_MAP */ "IMP_MCDB_IN_PP_PORT_MAP_AND_MTR_PRF_MAP",
    /* IMP_MCDB_PCUC             */ "IMP_MCDB_PCUC",
    /* IMP_MCDB_PRFCFG_0         */ "IMP_MCDB_PRFCFG_0",
    /* IMP_MCDB_PRFCFG_1         */ "IMP_MCDB_PRFCFG_1",
    /* IMP_MCDB_PRFCFG_SHARING_DIS */ "IMP_MCDB_PRFCFG_SHARING_DIS",
    /* IMP_MCDB_PRFCFG_SHARING_EN */ "IMP_MCDB_PRFCFG_SHARING_EN",
    /* IMP_MCDB_PRFSEL           */ "IMP_MCDB_PRFSEL",
    /* IMP_PCD_MAP               */ "IMP_PCD_MAP",
    /* IM_MTP_INDEX              */ "IM_MTP_INDEX",
    /* INCTRLBCASTPKTS           */ "INCTRLBCASTPKTS",
    /* INCTRLBYT                 */ "INCTRLBYT",
    /* INCTRLDISCPKTS            */ "INCTRLDISCPKTS",
    /* INCTRLERRPKTS             */ "INCTRLERRPKTS",
    /* INCTRLMCASTPKTS           */ "INCTRLMCASTPKTS",
    /* INCTRLUCASTPKTS           */ "INCTRLUCASTPKTS",
    /* INGRESS_OAM_OPCODE_GROUP  */ "INGRESS_OAM_OPCODE_GROUP",
    /* ING_1588_INGRESS_CTRL     */ "ING_1588_INGRESS_CTRL",
    /* ING_1588_TS_DISPOSITION_PROFILE_TABLE */ "ING_1588_TS_DISPOSITION_PROFILE_TABLE",
    /* ING_ACTIVE_L3_IIF_PROFILE */ "ING_ACTIVE_L3_IIF_PROFILE",
    /* ING_DEST_PORT_ENABLE      */ "ING_DEST_PORT_ENABLE",
    /* ING_DNAT_ADDRESS_TYPE     */ "ING_DNAT_ADDRESS_TYPE",
    /* ING_DNAT_ADDRESS_TYPE_ECC */ "ING_DNAT_ADDRESS_TYPE_ECC",
    /* ING_DVP_2_TABLE           */ "ING_DVP_2_TABLE",
    /* ING_DVP_TABLE             */ "ING_DVP_TABLE",
    /* ING_EGRMSKBMAP            */ "ING_EGRMSKBMAP",
    /* ING_EN_EFILTER_BITMAP     */ "ING_EN_EFILTER_BITMAP",
    /* ING_ETAG_PCP_MAPPING      */ "ING_ETAG_PCP_MAPPING",
    /* ING_EXP_TO_IP_ECN_MAPPING */ "ING_EXP_TO_IP_ECN_MAPPING",
    /* ING_FC_HEADER_TYPE        */ "ING_FC_HEADER_TYPE",
    /* ING_FLEX_CTR_COUNTER_TABLE_0 */ "ING_FLEX_CTR_COUNTER_TABLE_0",
    /* ING_FLEX_CTR_COUNTER_TABLE_1 */ "ING_FLEX_CTR_COUNTER_TABLE_1",
    /* ING_FLEX_CTR_COUNTER_TABLE_2 */ "ING_FLEX_CTR_COUNTER_TABLE_2",
    /* ING_FLEX_CTR_COUNTER_TABLE_3 */ "ING_FLEX_CTR_COUNTER_TABLE_3",
    /* ING_FLEX_CTR_COUNTER_TABLE_4 */ "ING_FLEX_CTR_COUNTER_TABLE_4",
    /* ING_FLEX_CTR_COUNTER_TABLE_5 */ "ING_FLEX_CTR_COUNTER_TABLE_5",
    /* ING_FLEX_CTR_COUNTER_TABLE_6 */ "ING_FLEX_CTR_COUNTER_TABLE_6",
    /* ING_FLEX_CTR_COUNTER_TABLE_7 */ "ING_FLEX_CTR_COUNTER_TABLE_7",
    /* ING_FLEX_CTR_COUNTER_TABLE_8 */ "ING_FLEX_CTR_COUNTER_TABLE_8",
    /* ING_FLEX_CTR_COUNTER_TABLE_9 */ "ING_FLEX_CTR_COUNTER_TABLE_9",
    /* ING_FLEX_CTR_COUNTER_TABLE_10 */ "ING_FLEX_CTR_COUNTER_TABLE_10",
    /* ING_FLEX_CTR_COUNTER_TABLE_11 */ "ING_FLEX_CTR_COUNTER_TABLE_11",
    /* ING_FLEX_CTR_COUNTER_TABLE_12 */ "ING_FLEX_CTR_COUNTER_TABLE_12",
    /* ING_FLEX_CTR_COUNTER_TABLE_13 */ "ING_FLEX_CTR_COUNTER_TABLE_13",
    /* ING_FLEX_CTR_COUNTER_TABLE_14 */ "ING_FLEX_CTR_COUNTER_TABLE_14",
    /* ING_FLEX_CTR_COUNTER_TABLE_15 */ "ING_FLEX_CTR_COUNTER_TABLE_15",
    /* ING_FLEX_CTR_COUNTER_TABLE_16 */ "ING_FLEX_CTR_COUNTER_TABLE_16",
    /* ING_FLEX_CTR_COUNTER_TABLE_17 */ "ING_FLEX_CTR_COUNTER_TABLE_17",
    /* ING_FLEX_CTR_COUNTER_TABLE_18 */ "ING_FLEX_CTR_COUNTER_TABLE_18",
    /* ING_FLEX_CTR_COUNTER_TABLE_19 */ "ING_FLEX_CTR_COUNTER_TABLE_19",
    /* ING_FLEX_CTR_COUNTER_TABLE_0_PIPE0 */ "ING_FLEX_CTR_COUNTER_TABLE_0_PIPE0",
    /* ING_FLEX_CTR_COUNTER_TABLE_0_PIPE1 */ "ING_FLEX_CTR_COUNTER_TABLE_0_PIPE1",
    /* ING_FLEX_CTR_COUNTER_TABLE_0_PIPE2 */ "ING_FLEX_CTR_COUNTER_TABLE_0_PIPE2",
    /* ING_FLEX_CTR_COUNTER_TABLE_0_PIPE3 */ "ING_FLEX_CTR_COUNTER_TABLE_0_PIPE3",
    /* ING_FLEX_CTR_COUNTER_TABLE_0_X */ "ING_FLEX_CTR_COUNTER_TABLE_0_X",
    /* ING_FLEX_CTR_COUNTER_TABLE_0_Y */ "ING_FLEX_CTR_COUNTER_TABLE_0_Y",
    /* ING_FLEX_CTR_COUNTER_TABLE_10_PIPE0 */ "ING_FLEX_CTR_COUNTER_TABLE_10_PIPE0",
    /* ING_FLEX_CTR_COUNTER_TABLE_10_PIPE1 */ "ING_FLEX_CTR_COUNTER_TABLE_10_PIPE1",
    /* ING_FLEX_CTR_COUNTER_TABLE_10_PIPE2 */ "ING_FLEX_CTR_COUNTER_TABLE_10_PIPE2",
    /* ING_FLEX_CTR_COUNTER_TABLE_10_PIPE3 */ "ING_FLEX_CTR_COUNTER_TABLE_10_PIPE3",
    /* ING_FLEX_CTR_COUNTER_TABLE_11_PIPE0 */ "ING_FLEX_CTR_COUNTER_TABLE_11_PIPE0",
    /* ING_FLEX_CTR_COUNTER_TABLE_11_PIPE1 */ "ING_FLEX_CTR_COUNTER_TABLE_11_PIPE1",
    /* ING_FLEX_CTR_COUNTER_TABLE_11_PIPE2 */ "ING_FLEX_CTR_COUNTER_TABLE_11_PIPE2",
    /* ING_FLEX_CTR_COUNTER_TABLE_11_PIPE3 */ "ING_FLEX_CTR_COUNTER_TABLE_11_PIPE3",
    /* ING_FLEX_CTR_COUNTER_TABLE_12_PIPE0 */ "ING_FLEX_CTR_COUNTER_TABLE_12_PIPE0",
    /* ING_FLEX_CTR_COUNTER_TABLE_12_PIPE1 */ "ING_FLEX_CTR_COUNTER_TABLE_12_PIPE1",
    /* ING_FLEX_CTR_COUNTER_TABLE_12_PIPE2 */ "ING_FLEX_CTR_COUNTER_TABLE_12_PIPE2",
    /* ING_FLEX_CTR_COUNTER_TABLE_12_PIPE3 */ "ING_FLEX_CTR_COUNTER_TABLE_12_PIPE3",
    /* ING_FLEX_CTR_COUNTER_TABLE_13_PIPE0 */ "ING_FLEX_CTR_COUNTER_TABLE_13_PIPE0",
    /* ING_FLEX_CTR_COUNTER_TABLE_13_PIPE1 */ "ING_FLEX_CTR_COUNTER_TABLE_13_PIPE1",
    /* ING_FLEX_CTR_COUNTER_TABLE_13_PIPE2 */ "ING_FLEX_CTR_COUNTER_TABLE_13_PIPE2",
    /* ING_FLEX_CTR_COUNTER_TABLE_13_PIPE3 */ "ING_FLEX_CTR_COUNTER_TABLE_13_PIPE3",
    /* ING_FLEX_CTR_COUNTER_TABLE_14_PIPE0 */ "ING_FLEX_CTR_COUNTER_TABLE_14_PIPE0",
    /* ING_FLEX_CTR_COUNTER_TABLE_14_PIPE1 */ "ING_FLEX_CTR_COUNTER_TABLE_14_PIPE1",
    /* ING_FLEX_CTR_COUNTER_TABLE_14_PIPE2 */ "ING_FLEX_CTR_COUNTER_TABLE_14_PIPE2",
    /* ING_FLEX_CTR_COUNTER_TABLE_14_PIPE3 */ "ING_FLEX_CTR_COUNTER_TABLE_14_PIPE3",
    /* ING_FLEX_CTR_COUNTER_TABLE_15_PIPE0 */ "ING_FLEX_CTR_COUNTER_TABLE_15_PIPE0",
    /* ING_FLEX_CTR_COUNTER_TABLE_15_PIPE1 */ "ING_FLEX_CTR_COUNTER_TABLE_15_PIPE1",
    /* ING_FLEX_CTR_COUNTER_TABLE_15_PIPE2 */ "ING_FLEX_CTR_COUNTER_TABLE_15_PIPE2",
    /* ING_FLEX_CTR_COUNTER_TABLE_15_PIPE3 */ "ING_FLEX_CTR_COUNTER_TABLE_15_PIPE3",
    /* ING_FLEX_CTR_COUNTER_TABLE_16_PIPE0 */ "ING_FLEX_CTR_COUNTER_TABLE_16_PIPE0",
    /* ING_FLEX_CTR_COUNTER_TABLE_16_PIPE1 */ "ING_FLEX_CTR_COUNTER_TABLE_16_PIPE1",
    /* ING_FLEX_CTR_COUNTER_TABLE_16_PIPE2 */ "ING_FLEX_CTR_COUNTER_TABLE_16_PIPE2",
    /* ING_FLEX_CTR_COUNTER_TABLE_16_PIPE3 */ "ING_FLEX_CTR_COUNTER_TABLE_16_PIPE3",
    /* ING_FLEX_CTR_COUNTER_TABLE_17_PIPE0 */ "ING_FLEX_CTR_COUNTER_TABLE_17_PIPE0",
    /* ING_FLEX_CTR_COUNTER_TABLE_17_PIPE1 */ "ING_FLEX_CTR_COUNTER_TABLE_17_PIPE1",
    /* ING_FLEX_CTR_COUNTER_TABLE_17_PIPE2 */ "ING_FLEX_CTR_COUNTER_TABLE_17_PIPE2",
    /* ING_FLEX_CTR_COUNTER_TABLE_17_PIPE3 */ "ING_FLEX_CTR_COUNTER_TABLE_17_PIPE3",
    /* ING_FLEX_CTR_COUNTER_TABLE_18_PIPE0 */ "ING_FLEX_CTR_COUNTER_TABLE_18_PIPE0",
    /* ING_FLEX_CTR_COUNTER_TABLE_18_PIPE1 */ "ING_FLEX_CTR_COUNTER_TABLE_18_PIPE1",
    /* ING_FLEX_CTR_COUNTER_TABLE_18_PIPE2 */ "ING_FLEX_CTR_COUNTER_TABLE_18_PIPE2",
    /* ING_FLEX_CTR_COUNTER_TABLE_18_PIPE3 */ "ING_FLEX_CTR_COUNTER_TABLE_18_PIPE3",
    /* ING_FLEX_CTR_COUNTER_TABLE_19_PIPE0 */ "ING_FLEX_CTR_COUNTER_TABLE_19_PIPE0",
    /* ING_FLEX_CTR_COUNTER_TABLE_19_PIPE1 */ "ING_FLEX_CTR_COUNTER_TABLE_19_PIPE1",
    /* ING_FLEX_CTR_COUNTER_TABLE_19_PIPE2 */ "ING_FLEX_CTR_COUNTER_TABLE_19_PIPE2",
    /* ING_FLEX_CTR_COUNTER_TABLE_19_PIPE3 */ "ING_FLEX_CTR_COUNTER_TABLE_19_PIPE3",
    /* ING_FLEX_CTR_COUNTER_TABLE_1_PIPE0 */ "ING_FLEX_CTR_COUNTER_TABLE_1_PIPE0",
    /* ING_FLEX_CTR_COUNTER_TABLE_1_PIPE1 */ "ING_FLEX_CTR_COUNTER_TABLE_1_PIPE1",
    /* ING_FLEX_CTR_COUNTER_TABLE_1_PIPE2 */ "ING_FLEX_CTR_COUNTER_TABLE_1_PIPE2",
    /* ING_FLEX_CTR_COUNTER_TABLE_1_PIPE3 */ "ING_FLEX_CTR_COUNTER_TABLE_1_PIPE3",
    /* ING_FLEX_CTR_COUNTER_TABLE_1_X */ "ING_FLEX_CTR_COUNTER_TABLE_1_X",
    /* ING_FLEX_CTR_COUNTER_TABLE_1_Y */ "ING_FLEX_CTR_COUNTER_TABLE_1_Y",
    /* ING_FLEX_CTR_COUNTER_TABLE_2_PIPE0 */ "ING_FLEX_CTR_COUNTER_TABLE_2_PIPE0",
    /* ING_FLEX_CTR_COUNTER_TABLE_2_PIPE1 */ "ING_FLEX_CTR_COUNTER_TABLE_2_PIPE1",
    /* ING_FLEX_CTR_COUNTER_TABLE_2_PIPE2 */ "ING_FLEX_CTR_COUNTER_TABLE_2_PIPE2",
    /* ING_FLEX_CTR_COUNTER_TABLE_2_PIPE3 */ "ING_FLEX_CTR_COUNTER_TABLE_2_PIPE3",
    /* ING_FLEX_CTR_COUNTER_TABLE_2_X */ "ING_FLEX_CTR_COUNTER_TABLE_2_X",
    /* ING_FLEX_CTR_COUNTER_TABLE_2_Y */ "ING_FLEX_CTR_COUNTER_TABLE_2_Y",
    /* ING_FLEX_CTR_COUNTER_TABLE_3_PIPE0 */ "ING_FLEX_CTR_COUNTER_TABLE_3_PIPE0",
    /* ING_FLEX_CTR_COUNTER_TABLE_3_PIPE1 */ "ING_FLEX_CTR_COUNTER_TABLE_3_PIPE1",
    /* ING_FLEX_CTR_COUNTER_TABLE_3_PIPE2 */ "ING_FLEX_CTR_COUNTER_TABLE_3_PIPE2",
    /* ING_FLEX_CTR_COUNTER_TABLE_3_PIPE3 */ "ING_FLEX_CTR_COUNTER_TABLE_3_PIPE3",
    /* ING_FLEX_CTR_COUNTER_TABLE_3_X */ "ING_FLEX_CTR_COUNTER_TABLE_3_X",
    /* ING_FLEX_CTR_COUNTER_TABLE_3_Y */ "ING_FLEX_CTR_COUNTER_TABLE_3_Y",
    /* ING_FLEX_CTR_COUNTER_TABLE_4_PIPE0 */ "ING_FLEX_CTR_COUNTER_TABLE_4_PIPE0",
    /* ING_FLEX_CTR_COUNTER_TABLE_4_PIPE1 */ "ING_FLEX_CTR_COUNTER_TABLE_4_PIPE1",
    /* ING_FLEX_CTR_COUNTER_TABLE_4_PIPE2 */ "ING_FLEX_CTR_COUNTER_TABLE_4_PIPE2",
    /* ING_FLEX_CTR_COUNTER_TABLE_4_PIPE3 */ "ING_FLEX_CTR_COUNTER_TABLE_4_PIPE3",
    /* ING_FLEX_CTR_COUNTER_TABLE_4_X */ "ING_FLEX_CTR_COUNTER_TABLE_4_X",
    /* ING_FLEX_CTR_COUNTER_TABLE_4_Y */ "ING_FLEX_CTR_COUNTER_TABLE_4_Y",
    /* ING_FLEX_CTR_COUNTER_TABLE_5_PIPE0 */ "ING_FLEX_CTR_COUNTER_TABLE_5_PIPE0",
    /* ING_FLEX_CTR_COUNTER_TABLE_5_PIPE1 */ "ING_FLEX_CTR_COUNTER_TABLE_5_PIPE1",
    /* ING_FLEX_CTR_COUNTER_TABLE_5_PIPE2 */ "ING_FLEX_CTR_COUNTER_TABLE_5_PIPE2",
    /* ING_FLEX_CTR_COUNTER_TABLE_5_PIPE3 */ "ING_FLEX_CTR_COUNTER_TABLE_5_PIPE3",
    /* ING_FLEX_CTR_COUNTER_TABLE_5_X */ "ING_FLEX_CTR_COUNTER_TABLE_5_X",
    /* ING_FLEX_CTR_COUNTER_TABLE_5_Y */ "ING_FLEX_CTR_COUNTER_TABLE_5_Y",
    /* ING_FLEX_CTR_COUNTER_TABLE_6_PIPE0 */ "ING_FLEX_CTR_COUNTER_TABLE_6_PIPE0",
    /* ING_FLEX_CTR_COUNTER_TABLE_6_PIPE1 */ "ING_FLEX_CTR_COUNTER_TABLE_6_PIPE1",
    /* ING_FLEX_CTR_COUNTER_TABLE_6_PIPE2 */ "ING_FLEX_CTR_COUNTER_TABLE_6_PIPE2",
    /* ING_FLEX_CTR_COUNTER_TABLE_6_PIPE3 */ "ING_FLEX_CTR_COUNTER_TABLE_6_PIPE3",
    /* ING_FLEX_CTR_COUNTER_TABLE_6_X */ "ING_FLEX_CTR_COUNTER_TABLE_6_X",
    /* ING_FLEX_CTR_COUNTER_TABLE_6_Y */ "ING_FLEX_CTR_COUNTER_TABLE_6_Y",
    /* ING_FLEX_CTR_COUNTER_TABLE_7_PIPE0 */ "ING_FLEX_CTR_COUNTER_TABLE_7_PIPE0",
    /* ING_FLEX_CTR_COUNTER_TABLE_7_PIPE1 */ "ING_FLEX_CTR_COUNTER_TABLE_7_PIPE1",
    /* ING_FLEX_CTR_COUNTER_TABLE_7_PIPE2 */ "ING_FLEX_CTR_COUNTER_TABLE_7_PIPE2",
    /* ING_FLEX_CTR_COUNTER_TABLE_7_PIPE3 */ "ING_FLEX_CTR_COUNTER_TABLE_7_PIPE3",
    /* ING_FLEX_CTR_COUNTER_TABLE_7_X */ "ING_FLEX_CTR_COUNTER_TABLE_7_X",
    /* ING_FLEX_CTR_COUNTER_TABLE_7_Y */ "ING_FLEX_CTR_COUNTER_TABLE_7_Y",
    /* ING_FLEX_CTR_COUNTER_TABLE_8_PIPE0 */ "ING_FLEX_CTR_COUNTER_TABLE_8_PIPE0",
    /* ING_FLEX_CTR_COUNTER_TABLE_8_PIPE1 */ "ING_FLEX_CTR_COUNTER_TABLE_8_PIPE1",
    /* ING_FLEX_CTR_COUNTER_TABLE_8_PIPE2 */ "ING_FLEX_CTR_COUNTER_TABLE_8_PIPE2",
    /* ING_FLEX_CTR_COUNTER_TABLE_8_PIPE3 */ "ING_FLEX_CTR_COUNTER_TABLE_8_PIPE3",
    /* ING_FLEX_CTR_COUNTER_TABLE_9_PIPE0 */ "ING_FLEX_CTR_COUNTER_TABLE_9_PIPE0",
    /* ING_FLEX_CTR_COUNTER_TABLE_9_PIPE1 */ "ING_FLEX_CTR_COUNTER_TABLE_9_PIPE1",
    /* ING_FLEX_CTR_COUNTER_TABLE_9_PIPE2 */ "ING_FLEX_CTR_COUNTER_TABLE_9_PIPE2",
    /* ING_FLEX_CTR_COUNTER_TABLE_9_PIPE3 */ "ING_FLEX_CTR_COUNTER_TABLE_9_PIPE3",
    /* ING_FLEX_CTR_OFFSET_TABLE_0 */ "ING_FLEX_CTR_OFFSET_TABLE_0",
    /* ING_FLEX_CTR_OFFSET_TABLE_1 */ "ING_FLEX_CTR_OFFSET_TABLE_1",
    /* ING_FLEX_CTR_OFFSET_TABLE_2 */ "ING_FLEX_CTR_OFFSET_TABLE_2",
    /* ING_FLEX_CTR_OFFSET_TABLE_3 */ "ING_FLEX_CTR_OFFSET_TABLE_3",
    /* ING_FLEX_CTR_OFFSET_TABLE_4 */ "ING_FLEX_CTR_OFFSET_TABLE_4",
    /* ING_FLEX_CTR_OFFSET_TABLE_5 */ "ING_FLEX_CTR_OFFSET_TABLE_5",
    /* ING_FLEX_CTR_OFFSET_TABLE_6 */ "ING_FLEX_CTR_OFFSET_TABLE_6",
    /* ING_FLEX_CTR_OFFSET_TABLE_7 */ "ING_FLEX_CTR_OFFSET_TABLE_7",
    /* ING_FLEX_CTR_OFFSET_TABLE_8 */ "ING_FLEX_CTR_OFFSET_TABLE_8",
    /* ING_FLEX_CTR_OFFSET_TABLE_9 */ "ING_FLEX_CTR_OFFSET_TABLE_9",
    /* ING_FLEX_CTR_OFFSET_TABLE_10 */ "ING_FLEX_CTR_OFFSET_TABLE_10",
    /* ING_FLEX_CTR_OFFSET_TABLE_11 */ "ING_FLEX_CTR_OFFSET_TABLE_11",
    /* ING_FLEX_CTR_OFFSET_TABLE_12 */ "ING_FLEX_CTR_OFFSET_TABLE_12",
    /* ING_FLEX_CTR_OFFSET_TABLE_13 */ "ING_FLEX_CTR_OFFSET_TABLE_13",
    /* ING_FLEX_CTR_OFFSET_TABLE_14 */ "ING_FLEX_CTR_OFFSET_TABLE_14",
    /* ING_FLEX_CTR_OFFSET_TABLE_15 */ "ING_FLEX_CTR_OFFSET_TABLE_15",
    /* ING_FLEX_CTR_OFFSET_TABLE_16 */ "ING_FLEX_CTR_OFFSET_TABLE_16",
    /* ING_FLEX_CTR_OFFSET_TABLE_17 */ "ING_FLEX_CTR_OFFSET_TABLE_17",
    /* ING_FLEX_CTR_OFFSET_TABLE_18 */ "ING_FLEX_CTR_OFFSET_TABLE_18",
    /* ING_FLEX_CTR_OFFSET_TABLE_19 */ "ING_FLEX_CTR_OFFSET_TABLE_19",
    /* ING_FLEX_CTR_PKT_PRI_MAP  */ "ING_FLEX_CTR_PKT_PRI_MAP",
    /* ING_FLEX_CTR_PKT_RES_MAP  */ "ING_FLEX_CTR_PKT_RES_MAP",
    /* ING_FLEX_CTR_PORT_MAP     */ "ING_FLEX_CTR_PORT_MAP",
    /* ING_FLEX_CTR_PRI_CNG_MAP  */ "ING_FLEX_CTR_PRI_CNG_MAP",
    /* ING_FLEX_CTR_TOS_MAP      */ "ING_FLEX_CTR_TOS_MAP",
    /* ING_HIGIG_TRUNK_OVERRIDE_PROFILE */ "ING_HIGIG_TRUNK_OVERRIDE_PROFILE",
    /* ING_IDB_TO_DEVICE_PORT_NUMBER_MAPPING_TABLE */ "ING_IDB_TO_DEVICE_PORT_NUMBER_MAPPING_TABLE",
    /* ING_IDB_TO_DEVICE_PORT_NUMBER_MAPPING_TABLE_PIPE0 */ "ING_IDB_TO_DEVICE_PORT_NUMBER_MAPPING_TABLE_PIPE0",
    /* ING_IDB_TO_DEVICE_PORT_NUMBER_MAPPING_TABLE_PIPE1 */ "ING_IDB_TO_DEVICE_PORT_NUMBER_MAPPING_TABLE_PIPE1",
    /* ING_IDB_TO_DEVICE_PORT_NUMBER_MAPPING_TABLE_PIPE2 */ "ING_IDB_TO_DEVICE_PORT_NUMBER_MAPPING_TABLE_PIPE2",
    /* ING_IDB_TO_DEVICE_PORT_NUMBER_MAPPING_TABLE_PIPE3 */ "ING_IDB_TO_DEVICE_PORT_NUMBER_MAPPING_TABLE_PIPE3",
    /* ING_IPFIX_DSCP_XLATE_TABLE */ "ING_IPFIX_DSCP_XLATE_TABLE",
    /* ING_IPFIX_EOP_BUFFER      */ "ING_IPFIX_EOP_BUFFER",
    /* ING_IPFIX_EXPORT_FIFO     */ "ING_IPFIX_EXPORT_FIFO",
    /* ING_IPFIX_FLOW_RATE_METER_TABLE */ "ING_IPFIX_FLOW_RATE_METER_TABLE",
    /* ING_IPFIX_IPV4_MASK_SET_A */ "ING_IPFIX_IPV4_MASK_SET_A",
    /* ING_IPFIX_IPV4_MASK_SET_B */ "ING_IPFIX_IPV4_MASK_SET_B",
    /* ING_IPFIX_IPV6_MASK_SET_A */ "ING_IPFIX_IPV6_MASK_SET_A",
    /* ING_IPFIX_IPV6_MASK_SET_B */ "ING_IPFIX_IPV6_MASK_SET_B",
    /* ING_IPFIX_PROFILE         */ "ING_IPFIX_PROFILE",
    /* ING_IPFIX_SESSION_TABLE   */ "ING_IPFIX_SESSION_TABLE",
    /* ING_IPV6_MC_RESERVED_ADDRESS */ "ING_IPV6_MC_RESERVED_ADDRESS",
    /* ING_L3_NEXT_HOP           */ "ING_L3_NEXT_HOP",
    /* ING_L3_NEXT_HOP_A         */ "ING_L3_NEXT_HOP_A",
    /* ING_L3_NEXT_HOP_ATTRIBUTE_1 */ "ING_L3_NEXT_HOP_ATTRIBUTE_1",
    /* ING_L3_NEXT_HOP_ATTRIBUTE_1_INDEX */ "ING_L3_NEXT_HOP_ATTRIBUTE_1_INDEX",
    /* ING_L3_NEXT_HOP_B         */ "ING_L3_NEXT_HOP_B",
    /* ING_LM_COUNTER_CONTROL    */ "ING_LM_COUNTER_CONTROL",
    /* ING_MOD_MAP_TABLE         */ "ING_MOD_MAP",
    /* ING_MPLS_ENTRY_ACTION_TABLE_A */ "ING_MPLS_ENTRY_ACTION_TABLE_A",
    /* ING_MPLS_ENTRY_ACTION_TABLE_B */ "ING_MPLS_ENTRY_ACTION_TABLE_B",
    /* ING_MPLS_ENTRY_REMAP_TABLE_A */ "ING_MPLS_ENTRY_REMAP_TABLE_A",
    /* ING_MPLS_ENTRY_REMAP_TABLE_B */ "ING_MPLS_ENTRY_REMAP_TABLE_B",
    /* ING_MPLS_EXP_MAPPING      */ "ING_MPLS_EXP_MAPPING",
    /* ING_MPLS_EXP_MAPPING_1    */ "ING_MPLS_EXP_MAPPING_1",
    /* ING_MTU_CHECK_1           */ "ING_MTU_CHECK_1",
    /* ING_MTU_CHECK_2           */ "ING_MTU_CHECK_2",
    /* ING_NETWORK_PRUNE_CONTROL */ "ING_NETWORK_PRUNE_CONTROL",
    /* ING_NLF_PORT_MAP          */ "ING_NLF_PORT_MAP",
    /* ING_OAM_DGLP_PROFILE      */ "ING_OAM_DGLP_PROFILE",
    /* ING_OAM_FLEXIBLE_DOMAIN_CONTROL */ "ING_OAM_FLEXIBLE_DOMAIN_CONTROL",
    /* ING_OAM_LM_COUNTERS_0     */ "ING_OAM_LM_COUNTERS_0",
    /* ING_OAM_LM_COUNTERS_1     */ "ING_OAM_LM_COUNTERS_1",
    /* ING_OAM_LM_COUNTERS_2     */ "ING_OAM_LM_COUNTERS_2",
    /* ING_OUTER_DOT1P_MAPPING_TABLE */ "ING_OUTER_DOT1P_MAPPING_TABLE",
    /* ING_PHYSICAL_PORT_TABLE   */ "ING_PHYSICAL_PORT_TABLE",
    /* ING_PHYSICAL_TO_LOGICAL_PORT_NUMBER_MAPPING_TABLE */ "ING_PHYSICAL_TO_LOGICAL_PORT_NUMBER_MAPPING_TABLE",
    /* ING_PHY_TO_IDB_PORT_MAP   */ "ING_PHY_TO_IDB_PORT_MAP",
    /* ING_PHY_TO_IDB_PORT_MAP_PIPE0 */ "ING_PHY_TO_IDB_PORT_MAP_PIPE0",
    /* ING_PHY_TO_IDB_PORT_MAP_PIPE1 */ "ING_PHY_TO_IDB_PORT_MAP_PIPE1",
    /* ING_PHY_TO_IDB_PORT_MAP_PIPE2 */ "ING_PHY_TO_IDB_PORT_MAP_PIPE2",
    /* ING_PHY_TO_IDB_PORT_MAP_PIPE3 */ "ING_PHY_TO_IDB_PORT_MAP_PIPE3",
    /* ING_PORT_THROTTLE_ENABLE  */ "ING_PORT_THROTTLE_ENABLE",
    /* ING_PRI_CNG_MAP           */ "ING_PRI_CNG_MAP",
    /* ING_PW_TERM_COUNTERS      */ "ING_PW_TERM_COUNTERS",
    /* ING_PW_TERM_SEQ_NUM       */ "ING_PW_TERM_SEQ_NUM",
    /* ING_PW_TERM_SEQ_NUM_PIPE0 */ "ING_PW_TERM_SEQ_NUM_PIPE0",
    /* ING_PW_TERM_SEQ_NUM_PIPE1 */ "ING_PW_TERM_SEQ_NUM_PIPE1",
    /* ING_PW_TERM_SEQ_NUM_PIPE2 */ "ING_PW_TERM_SEQ_NUM_PIPE2",
    /* ING_PW_TERM_SEQ_NUM_PIPE3 */ "ING_PW_TERM_SEQ_NUM_PIPE3",
    /* ING_PW_TERM_SEQ_NUM_X     */ "ING_PW_TERM_SEQ_NUM_X",
    /* ING_PW_TERM_SEQ_NUM_Y     */ "ING_PW_TERM_SEQ_NUM_Y",
    /* ING_QUEUE_MAP             */ "ING_QUEUE_MAP",
    /* ING_QUEUE_OFFSET_MAPPING_TABLE */ "ING_QUEUE_OFFSET_MAPPING_TABLE",
    /* ING_ROUTED_INT_PRI_MAPPING */ "ING_ROUTED_INT_PRI_MAPPING",
    /* ING_RX_COUNTER            */ "ING_RX_COUNTER",
    /* ING_SAT_SAMP_DATA         */ "ING_SAT_SAMP_DATA",
    /* ING_SAT_SAMP_TCAM         */ "ING_SAT_SAMP_TCAM",
    /* ING_SERVICE_COUNTER_TABLE */ "ING_SERVICE_COUNTER_TABLE",
    /* ING_SERVICE_COUNTER_TABLE_X */ "ING_SERVICE_COUNTER_TABLE_X",
    /* ING_SERVICE_COUNTER_TABLE_Y */ "ING_SERVICE_COUNTER_TABLE_Y",
    /* ING_SERVICE_PRI_MAP       */ "ING_SERVICE_PRI_MAP",
    /* ING_SERVICE_PRI_MAP_0     */ "ING_SERVICE_PRI_MAP_0",
    /* ING_SERVICE_PRI_MAP_1     */ "ING_SERVICE_PRI_MAP_1",
    /* ING_SERVICE_PRI_MAP_2     */ "ING_SERVICE_PRI_MAP_2",
    /* ING_SER_FIFO              */ "ING_SER_FIFO",
    /* ING_SER_FIFO_PIPE0        */ "ING_SER_FIFO_PIPE0",
    /* ING_SER_FIFO_PIPE1        */ "ING_SER_FIFO_PIPE1",
    /* ING_SER_FIFO_PIPE2        */ "ING_SER_FIFO_PIPE2",
    /* ING_SER_FIFO_PIPE3        */ "ING_SER_FIFO_PIPE3",
    /* ING_SER_FIFO_X            */ "ING_SER_FIFO_X",
    /* ING_SER_FIFO_Y            */ "ING_SER_FIFO_Y",
    /* ING_SNAT                  */ "ING_SNAT",
    /* ING_SNAT_DATA_ONLY        */ "ING_SNAT_DATA_ONLY",
    /* ING_SNAT_HIT_ONLY         */ "ING_SNAT_HIT_ONLY",
    /* ING_SNAT_HIT_ONLY_X       */ "ING_SNAT_HIT_ONLY_X",
    /* ING_SNAT_HIT_ONLY_Y       */ "ING_SNAT_HIT_ONLY_Y",
    /* ING_SNAT_ONLY             */ "ING_SNAT_ONLY",
    /* ING_SVM_PKT_PRI_MAP       */ "ING_SVM_PKT_PRI_MAP",
    /* ING_SVM_PKT_RES_MAP       */ "ING_SVM_PKT_RES_MAP",
    /* ING_SVM_PORT_MAP          */ "ING_SVM_PORT_MAP",
    /* ING_SVM_PRI_CNG_MAP       */ "ING_SVM_PRI_CNG_MAP",
    /* ING_SVM_TOS_MAP           */ "ING_SVM_TOS_MAP",
    /* ING_TRILL_ADJACENCY       */ "ING_TRILL_ADJACENCY",
    /* ING_TRILL_PARSE_CONTROL   */ "ING_TRILL_PARSE_CONTROL",
    /* ING_TRILL_PAYLOAD_PARSE_CONTROL */ "ING_TRILL_PAYLOAD_PARSE_CONTROL",
    /* ING_TUNNEL_ECN_DECAP      */ "ING_TUNNEL_ECN_DECAP",
    /* ING_TUNNEL_ECN_DECAP_2    */ "ING_TUNNEL_ECN_DECAP_2",
    /* ING_UNTAGGED_PHB          */ "ING_UNTAGGED_PHB",
    /* ING_VFT_PRI_MAP           */ "ING_VFT_PRI_MAP",
    /* ING_VINTF_COUNTER_TABLE   */ "ING_VINTF_COUNTER_TABLE",
    /* ING_VINTF_COUNTER_TABLE_X */ "ING_VINTF_COUNTER_TABLE_X",
    /* ING_VINTF_COUNTER_TABLE_Y */ "ING_VINTF_COUNTER_TABLE_Y",
    /* ING_VLAN_COUNTER_PRI_COS_MAP */ "ING_VLAN_COUNTER_PRI_COS_MAP",
    /* ING_VLAN_COUNTER_TABLE    */ "ING_VLAN_COUNTER_TABLE",
    /* ING_VLAN_RANGE            */ "ING_VLAN_RANGE",
    /* ING_VLAN_TAG_ACTION_PROFILE */ "ING_VLAN_TAG_ACTION_PROFILE",
    /* ING_VLAN_VFI_MEMBERSHIP   */ "ING_VLAN_VFI_MEMBERSHIP",
    /* ING_VP_VLAN_MEMBERSHIP    */ "ING_VP_VLAN_MEMBERSHIP",
    /* ING_VP_VLAN_MEMBERSHIP_ACTION_A */ "ING_VP_VLAN_MEMBERSHIP_ACTION_A",
    /* ING_VP_VLAN_MEMBERSHIP_ACTION_B */ "ING_VP_VLAN_MEMBERSHIP_ACTION_B",
    /* ING_VP_VLAN_MEMBERSHIP_ECC */ "ING_VP_VLAN_MEMBERSHIP_ECC",
    /* ING_VP_VLAN_MEMBERSHIP_REMAP_A */ "ING_VP_VLAN_MEMBERSHIP_REMAP_A",
    /* ING_VP_VLAN_MEMBERSHIP_REMAP_B */ "ING_VP_VLAN_MEMBERSHIP_REMAP_B",
    /* ING_VSAN                  */ "ING_VSAN",
    /* ING_VXLAN_CLASS_ID_POLICY_TABLE */ "ING_VXLAN_CLASS_ID_POLICY_TABLE",
    /* ING_VXLAN_CLASS_ID_TCAM   */ "ING_VXLAN_CLASS_ID_TCAM",
    /* ING_VXLT_ACTION_TABLE_A   */ "ING_VXLT_ACTION_TABLE_A",
    /* ING_VXLT_ACTION_TABLE_B   */ "ING_VXLT_ACTION_TABLE_B",
    /* ING_VXLT_REMAP_TABLE_A    */ "ING_VXLT_REMAP_TABLE_A",
    /* ING_VXLT_REMAP_TABLE_B    */ "ING_VXLT_REMAP_TABLE_B",
    /* INITIAL_ING_L3_NEXT_HOP   */ "INITIAL_ING_L3_NEXT_HOP",
    /* INITIAL_L3_ECMP           */ "INITIAL_L3_ECMP",
    /* INITIAL_L3_ECMP_COUNT     */ "INITIAL_L3_ECMP_GROUP",
    /* INITIAL_L3_ECMP_GROUP     */ "INITIAL_L3_ECMP_GROUP",
    /* INITIAL_L3_ECMP_X         */ "INITIAL_L3_ECMP_X",
    /* INITIAL_L3_ECMP_Y         */ "INITIAL_L3_ECMP_Y",
    /* INITIAL_PROT_GROUP_TABLE  */ "TX_PROT_GROUP_TABLE",
    /* INITIAL_PROT_NHI_DOUBLE_WIDE_TABLE */ "INITIAL_PROT_NHI_DOUBLE_WIDE_TABLE",
    /* INITIAL_PROT_NHI_TABLE    */ "INITIAL_PROT_NHI_TABLE",
    /* INITIAL_PROT_NHI_TABLE_1  */ "INITIAL_PROT_NHI_TABLE_1",
    /* INITIAL_PROT_NHI_TABLE_1_DMA */ "INITIAL_PROT_NHI_TABLE_1_DMA",
    /* INITIAL_PROT_OFFSET_TABLE */ "INITIAL_PROT_OFFSET_TABLE",
    /* INSTRUMENTATION_TRIGGERS_ENABLE */ "INSTRUMENTATION_TRIGGERS_ENABLE",
    /* INTERFACE_MAX_SHAPER_TABLE */ "INTERFACE_MAX_SHAPER_TABLE",
    /* INT_CN_TO_MMUIF_MAPPING   */ "INT_CN_TO_MMUIF_MAPPING",
    /* IPMC_VLAN_TBL0            */ "IPMC_VLAN0",
    /* IPMC_VLAN_TBL1            */ "IPMC_VLAN1",
    /* IPORT_TABLE               */ "IPORT_TABLE",
    /* IPPA_ACTION_PROFILE_MPLS_VALUE */ "IPPA_ACTION_PROFILE_MPLS_VALUE",
    /* IPPA_COE_CHANNEL_ID       */ "IPPA_COE_CHANNEL_ID",
    /* IPPA_DESIGNATED_VLAN_TABLE */ "IPPA_DESIGNATED_VLAN_TABLE",
    /* IPPA_INGRESS_VLAN_EDIT_COMMAND_TABLE */ "IPPA_INGRESS_VLAN_EDIT_COMMAND_TABLE",
    /* IPPA_IPPA_DEBUG_COLLECTOR_FIFO */ "IPPA_IPPA_DEBUG_COLLECTOR_FIFO",
    /* IPPA_LEARN_PAYLOAD_CONTEXT_MAPPING */ "IPPA_LEARN_PAYLOAD_CONTEXT_MAPPING",
    /* IPPA_LIF_PROFILE_ATTRIBUTES_0 */ "IPPA_LIF_PROFILE_ATTRIBUTES_0",
    /* IPPA_LIF_PROFILE_ATTRIBUTES_1 */ "IPPA_LIF_PROFILE_ATTRIBUTES_1",
    /* IPPA_MAP_PORT_TO_MEMBERSHIP_IF_VEC */ "IPPA_MAP_PORT_TO_MEMBERSHIP_IF_VEC",
    /* IPPA_MAP_RIF_PROFILE_TO_ROUTING_ENABLE */ "IPPA_MAP_RIF_PROFILE_TO_ROUTING_ENABLE",
    /* IPPA_MAP_VSI_MAC_PREFIX_TO_DA_MSB */ "IPPA_MAP_VSI_MAC_PREFIX_TO_DA_MSB",
    /* IPPA_MEM_AB00000          */ "IPPA_MEM_AB00000",
    /* IPPA_MEM_AB10000          */ "IPPA_MEM_AB10000",
    /* IPPA_MEM_AB20000          */ "IPPA_MEM_AB20000",
    /* IPPA_MEM_AB50000          */ "IPPA_MEM_AB50000",
    /* IPPA_MEM_AB60000          */ "IPPA_MEM_AB60000",
    /* IPPA_MEM_AB70000          */ "IPPA_MEM_AB70000",
    /* IPPA_MEM_ABA0000          */ "IPPA_MEM_ABA0000",
    /* IPPA_MEM_ABB0000          */ "IPPA_MEM_ABB0000",
    /* IPPA_MEM_ABC0000          */ "IPPA_MEM_ABC0000",
    /* IPPA_MEM_AC40000          */ "IPPA_MEM_AC40000",
    /* IPPA_MEM_AC50000          */ "IPPA_MEM_AC50000",
    /* IPPA_MEM_AC60000          */ "IPPA_MEM_AC60000",
    /* IPPA_MEM_ACB0000          */ "IPPA_MEM_ACB0000",
    /* IPPA_MEM_ACD0000          */ "IPPA_MEM_ACD0000",
    /* IPPA_MEM_ACF0000          */ "IPPA_MEM_ACF0000",
    /* IPPA_MEM_AD10000          */ "IPPA_MEM_AD10000",
    /* IPPA_MEM_AD80000          */ "IPPA_MEM_AD80000",
    /* IPPA_MEM_AD90000          */ "IPPA_MEM_AD90000",
    /* IPPA_MEM_ADA0000          */ "IPPA_MEM_ADA0000",
    /* IPPA_MEM_ADB0000          */ "IPPA_MEM_ADB0000",
    /* IPPA_MEM_ADC0000          */ "IPPA_MEM_ADC0000",
    /* IPPA_MEM_ADD0000          */ "IPPA_MEM_ADD0000",
    /* IPPA_MEM_ADE0000          */ "IPPA_MEM_ADE0000",
    /* IPPA_MEM_ADF0000          */ "IPPA_MEM_ADF0000",
    /* IPPA_MEM_AE00000          */ "IPPA_MEM_AE00000",
    /* IPPA_MEM_AE20000          */ "IPPA_MEM_AE20000",
    /* IPPA_MEM_AE30000          */ "IPPA_MEM_AE30000",
    /* IPPA_MEM_AE40000          */ "IPPA_MEM_AE40000",
    /* IPPA_MEM_AE50000          */ "IPPA_MEM_AE50000",
    /* IPPA_MEM_AE60000          */ "IPPA_MEM_AE60000",
    /* IPPA_MEM_AE80000          */ "IPPA_MEM_AE80000",
    /* IPPA_MEM_AEB0000          */ "IPPA_MEM_AEB0000",
    /* IPPA_MEM_AED0000          */ "IPPA_MEM_AED0000",
    /* IPPA_MEM_AEF0000          */ "IPPA_MEM_AEF0000",
    /* IPPA_MEM_AF20000          */ "IPPA_MEM_AF20000",
    /* IPPA_MEM_AF30000          */ "IPPA_MEM_AF30000",
    /* IPPA_MEM_AF50000          */ "IPPA_MEM_AF50000",
    /* IPPA_MEM_AFD0000          */ "IPPA_MEM_AFD0000",
    /* IPPA_MEM_AFE0000          */ "IPPA_MEM_AFE0000",
    /* IPPA_MEM_AFF0000          */ "IPPA_MEM_AFF0000",
    /* IPPA_MEM_B000000          */ "IPPA_MEM_B000000",
    /* IPPA_MEM_B010000          */ "IPPA_MEM_B010000",
    /* IPPA_MEM_B020000          */ "IPPA_MEM_B020000",
    /* IPPA_MEM_B040000          */ "IPPA_MEM_B040000",
    /* IPPA_MEM_B050000          */ "IPPA_MEM_B050000",
    /* IPPA_MEM_B060000          */ "IPPA_MEM_B060000",
    /* IPPA_MEM_B070000          */ "IPPA_MEM_B070000",
    /* IPPA_MEM_B080000          */ "IPPA_MEM_B080000",
    /* IPPA_MEM_B090000          */ "IPPA_MEM_B090000",
    /* IPPA_MEM_B100000          */ "IPPA_MEM_B100000",
    /* IPPA_MEM_B110000          */ "IPPA_MEM_B110000",
    /* IPPA_MEM_B120000          */ "IPPA_MEM_B120000",
    /* IPPA_MEM_B130000          */ "IPPA_MEM_B130000",
    /* IPPA_MEM_B150000          */ "IPPA_MEM_B150000",
    /* IPPA_MEM_B200000          */ "IPPA_MEM_B200000",
    /* IPPA_MEM_B210000          */ "IPPA_MEM_B210000",
    /* IPPA_MEM_B230000          */ "IPPA_MEM_B230000",
    /* IPPA_MEM_B250000          */ "IPPA_MEM_B250000",
    /* IPPA_MEM_B280000          */ "IPPA_MEM_B280000",
    /* IPPA_MEM_B290000          */ "IPPA_MEM_B290000",
    /* IPPA_MEM_B320000          */ "IPPA_MEM_B320000",
    /* IPPA_MEM_B330000          */ "IPPA_MEM_B330000",
    /* IPPA_MEM_B340000          */ "IPPA_MEM_B340000",
    /* IPPA_MEM_B350000          */ "IPPA_MEM_B350000",
    /* IPPA_MEM_B360000          */ "IPPA_MEM_B360000",
    /* IPPA_MEM_B370000          */ "IPPA_MEM_B370000",
    /* IPPA_MEM_B390000          */ "IPPA_MEM_B390000",
    /* IPPA_MEM_B400000          */ "IPPA_MEM_B400000",
    /* IPPA_MEM_B410000          */ "IPPA_MEM_B410000",
    /* IPPA_MEM_B430000          */ "IPPA_MEM_B430000",
    /* IPPA_MEM_B440000          */ "IPPA_MEM_B440000",
    /* IPPA_MEM_B450000          */ "IPPA_MEM_B450000",
    /* IPPA_MEM_B460000          */ "IPPA_MEM_B460000",
    /* IPPA_MEM_B470000          */ "IPPA_MEM_B470000",
    /* IPPA_MEM_B490000          */ "IPPA_MEM_B490000",
    /* IPPA_MEM_B0A0000          */ "IPPA_MEM_B0A0000",
    /* IPPA_MEM_B0B0000          */ "IPPA_MEM_B0B0000",
    /* IPPA_MEM_B0C0000          */ "IPPA_MEM_B0C0000",
    /* IPPA_MEM_B0E0000          */ "IPPA_MEM_B0E0000",
    /* IPPA_MEM_B0F0000          */ "IPPA_MEM_B0F0000",
    /* IPPA_MEM_B2B0000          */ "IPPA_MEM_B2B0000",
    /* IPPA_MEM_B3A0000          */ "IPPA_MEM_B3A0000",
    /* IPPA_MEM_B3B0000          */ "IPPA_MEM_B3B0000",
    /* IPPA_MEM_B3C0000          */ "IPPA_MEM_B3C0000",
    /* IPPA_MEM_B3D0000          */ "IPPA_MEM_B3D0000",
    /* IPPA_MEM_B3E0000          */ "IPPA_MEM_B3E0000",
    /* IPPA_MEM_B3F0000          */ "IPPA_MEM_B3F0000",
    /* IPPA_PORT_INFO_STAT       */ "IPPA_PORT_INFO_STAT",
    /* IPPA_ROUTING_PROFILE_TABLE */ "IPPA_ROUTING_PROFILE_TABLE",
    /* IPPA_STP_TABLE            */ "IPPA_STP_TABLE",
    /* IPPA_TERMINATION_PROFILE_TABLE */ "IPPA_TERMINATION_PROFILE_TABLE",
    /* IPPA_VD_TO_VLAN_CLASSIFICATION_PROFILE */ "IPPA_VD_TO_VLAN_CLASSIFICATION_PROFILE",
    /* IPPA_VLAN_EDIT_PCP_DEI_MAP */ "IPPA_VLAN_EDIT_PCP_DEI_MAP",
    /* IPPA_VLAN_MEMBERSHIP_IF_ATTR */ "IPPA_VLAN_MEMBERSHIP_IF_ATTR",
    /* IPPA_VLAN_MEMBERSHIP_TABLE */ "IPPA_VLAN_MEMBERSHIP_TABLE",
    /* IPPA_VLAN_RANGE_COMPRESSION_TABLE */ "IPPA_VLAN_RANGE_COMPRESSION_TABLE",
    /* IPPA_VRID_DA_PROFILE_ATTR */ "IPPA_VRID_DA_PROFILE_ATTR",
    /* IPPA_VRID_MY_MAC_MAPPING  */ "IPPA_VRID_MY_MAC_MAPPING",
    /* IPPA_VRID_MY_MAC_TCAM     */ "IPPA_VRID_MY_MAC_TCAM",
    /* IPPA_VSI_FORMAT_CONFIGURATION_TABLE */ "IPPA_VSI_FORMAT_CONFIGURATION_TABLE",
    /* IPPA_VSI_PREFIX_INDEX_TABLE */ "IPPA_VSI_PREFIX_INDEX_TABLE",
    /* IPPA_VSI_PROFILE_ATTRIBUTES_0 */ "IPPA_VSI_PROFILE_ATTRIBUTES_0",
    /* IPPA_VSI_PROFILE_ATTRIBUTES_1 */ "IPPA_VSI_PROFILE_ATTRIBUTES_1",
    /* IPPA_VTACS_ACTION         */ "IPPA_VTACS_ACTION",
    /* IPPA_VTACS_TCAM_BANK      */ "IPPA_VTACS_TCAM_BANK",
    /* IPPA_VTACS_TCAM_BANK_COMMAND */ "IPPA_VTACS_TCAM_BANK_COMMAND",
    /* IPPA_VTACS_TCAM_BANK_REPLY */ "IPPA_VTACS_TCAM_BANK_REPLY",
    /* IPPA_VTACS_TCAM_ENTRY_PROTECTION */ "IPPA_VTACS_TCAM_ENTRY_PROTECTION",
    /* IPPA_VTACS_TCAM_HIT_INDICATION */ "IPPA_VTACS_TCAM_HIT_INDICATION",
    /* IPPA_VTA_CONTEXT_SEL_TCAM */ "IPPA_VTA_CONTEXT_SEL_TCAM",
    /* IPPA_VTA_LIF_STATISTIC_DATA_FIFO */ "IPPA_VTA_LIF_STATISTIC_DATA_FIFO",
    /* IPPA_VTA_LOOKUP_ACCESS_LOOKUP_FIFO_0 */ "IPPA_VTA_LOOKUP_ACCESS_LOOKUP_FIFO_0",
    /* IPPA_VTA_LOOKUP_ACCESS_LOOKUP_FIFO_1 */ "IPPA_VTA_LOOKUP_ACCESS_LOOKUP_FIFO_1",
    /* IPPA_VTA_LOOKUP_ACCESS_LOOKUP_FIFO_2 */ "IPPA_VTA_LOOKUP_ACCESS_LOOKUP_FIFO_2",
    /* IPPA_VTA_POST_GENERAL_DATA_FIFO */ "IPPA_VTA_POST_GENERAL_DATA_FIFO",
    /* IPPA_VTA_VSI_STATISTIC_DATA_FIFO */ "IPPA_VTA_VSI_STATISTIC_DATA_FIFO",
    /* IPPA_VTBCS_ACTION         */ "IPPA_VTBCS_ACTION",
    /* IPPA_VTBCS_TCAM_BANK      */ "IPPA_VTBCS_TCAM_BANK",
    /* IPPA_VTBCS_TCAM_BANK_COMMAND */ "IPPA_VTBCS_TCAM_BANK_COMMAND",
    /* IPPA_VTBCS_TCAM_BANK_REPLY */ "IPPA_VTBCS_TCAM_BANK_REPLY",
    /* IPPA_VTBCS_TCAM_ENTRY_PROTECTION */ "IPPA_VTBCS_TCAM_ENTRY_PROTECTION",
    /* IPPA_VTBCS_TCAM_HIT_INDICATION */ "IPPA_VTBCS_TCAM_HIT_INDICATION",
    /* IPPA_VTB_LIF_STATISTIC_DATA_FIFO */ "IPPA_VTB_LIF_STATISTIC_DATA_FIFO",
    /* IPPA_VTB_LOOKUP_ACCESS_LOOKUP_FIFO_0 */ "IPPA_VTB_LOOKUP_ACCESS_LOOKUP_FIFO_0",
    /* IPPA_VTB_LOOKUP_ACCESS_LOOKUP_FIFO_1 */ "IPPA_VTB_LOOKUP_ACCESS_LOOKUP_FIFO_1",
    /* IPPA_VTB_LOOKUP_ACCESS_LOOKUP_FIFO_2 */ "IPPA_VTB_LOOKUP_ACCESS_LOOKUP_FIFO_2",
    /* IPPA_VTB_LOOKUP_ACCESS_LOOKUP_FIFO_3 */ "IPPA_VTB_LOOKUP_ACCESS_LOOKUP_FIFO_3",
    /* IPPA_VTB_POST_GENERAL_DATA_FIFO */ "IPPA_VTB_POST_GENERAL_DATA_FIFO",
    /* IPPA_VTCCS_ACTION         */ "IPPA_VTCCS_ACTION",
    /* IPPA_VTCCS_TCAM_BANK      */ "IPPA_VTCCS_TCAM_BANK",
    /* IPPA_VTCCS_TCAM_BANK_COMMAND */ "IPPA_VTCCS_TCAM_BANK_COMMAND",
    /* IPPA_VTCCS_TCAM_BANK_REPLY */ "IPPA_VTCCS_TCAM_BANK_REPLY",
    /* IPPA_VTCCS_TCAM_ENTRY_PROTECTION */ "IPPA_VTCCS_TCAM_ENTRY_PROTECTION",
    /* IPPA_VTCCS_TCAM_HIT_INDICATION */ "IPPA_VTCCS_TCAM_HIT_INDICATION",
    /* IPPA_VTC_LIF_STATISTIC_DATA_FIFO */ "IPPA_VTC_LIF_STATISTIC_DATA_FIFO",
    /* IPPA_VTC_LOOKUP_ACCESS_LOOKUP_FIFO_0 */ "IPPA_VTC_LOOKUP_ACCESS_LOOKUP_FIFO_0",
    /* IPPA_VTC_LOOKUP_ACCESS_LOOKUP_FIFO_1 */ "IPPA_VTC_LOOKUP_ACCESS_LOOKUP_FIFO_1",
    /* IPPA_VTC_LOOKUP_ACCESS_LOOKUP_FIFO_2 */ "IPPA_VTC_LOOKUP_ACCESS_LOOKUP_FIFO_2",
    /* IPPA_VTC_LOOKUP_ACCESS_LOOKUP_FIFO_3 */ "IPPA_VTC_LOOKUP_ACCESS_LOOKUP_FIFO_3",
    /* IPPA_VTC_POST_GENERAL_DATA_FIFO */ "IPPA_VTC_POST_GENERAL_DATA_FIFO",
    /* IPPA_VTDCS_ACTION         */ "IPPA_VTDCS_ACTION",
    /* IPPA_VTDCS_TCAM_BANK      */ "IPPA_VTDCS_TCAM_BANK",
    /* IPPA_VTDCS_TCAM_BANK_COMMAND */ "IPPA_VTDCS_TCAM_BANK_COMMAND",
    /* IPPA_VTDCS_TCAM_BANK_REPLY */ "IPPA_VTDCS_TCAM_BANK_REPLY",
    /* IPPA_VTDCS_TCAM_ENTRY_PROTECTION */ "IPPA_VTDCS_TCAM_ENTRY_PROTECTION",
    /* IPPA_VTDCS_TCAM_HIT_INDICATION */ "IPPA_VTDCS_TCAM_HIT_INDICATION",
    /* IPPA_VTD_LIF_STATISTIC_DATA_FIFO */ "IPPA_VTD_LIF_STATISTIC_DATA_FIFO",
    /* IPPA_VTD_LOOKUP_ACCESS_LOOKUP_FIFO_0 */ "IPPA_VTD_LOOKUP_ACCESS_LOOKUP_FIFO_0",
    /* IPPA_VTD_LOOKUP_ACCESS_LOOKUP_FIFO_1 */ "IPPA_VTD_LOOKUP_ACCESS_LOOKUP_FIFO_1",
    /* IPPA_VTD_LOOKUP_ACCESS_LOOKUP_FIFO_2 */ "IPPA_VTD_LOOKUP_ACCESS_LOOKUP_FIFO_2",
    /* IPPA_VTD_LOOKUP_ACCESS_LOOKUP_FIFO_3 */ "IPPA_VTD_LOOKUP_ACCESS_LOOKUP_FIFO_3",
    /* IPPA_VTD_POST_GENERAL_DATA_FIFO */ "IPPA_VTD_POST_GENERAL_DATA_FIFO",
    /* IPPA_VTECS_ACTION         */ "IPPA_VTECS_ACTION",
    /* IPPA_VTECS_TCAM_BANK      */ "IPPA_VTECS_TCAM_BANK",
    /* IPPA_VTECS_TCAM_BANK_COMMAND */ "IPPA_VTECS_TCAM_BANK_COMMAND",
    /* IPPA_VTECS_TCAM_BANK_REPLY */ "IPPA_VTECS_TCAM_BANK_REPLY",
    /* IPPA_VTECS_TCAM_ENTRY_PROTECTION */ "IPPA_VTECS_TCAM_ENTRY_PROTECTION",
    /* IPPA_VTECS_TCAM_HIT_INDICATION */ "IPPA_VTECS_TCAM_HIT_INDICATION",
    /* IPPA_VTE_LIF_STATISTIC_DATA_FIFO */ "IPPA_VTE_LIF_STATISTIC_DATA_FIFO",
    /* IPPA_VTE_LOOKUP_ACCESS_LOOKUP_FIFO_0 */ "IPPA_VTE_LOOKUP_ACCESS_LOOKUP_FIFO_0",
    /* IPPA_VTE_LOOKUP_ACCESS_LOOKUP_FIFO_1 */ "IPPA_VTE_LOOKUP_ACCESS_LOOKUP_FIFO_1",
    /* IPPA_VTE_LOOKUP_ACCESS_LOOKUP_FIFO_2 */ "IPPA_VTE_LOOKUP_ACCESS_LOOKUP_FIFO_2",
    /* IPPA_VTE_LOOKUP_ACCESS_LOOKUP_FIFO_3 */ "IPPA_VTE_LOOKUP_ACCESS_LOOKUP_FIFO_3",
    /* IPPA_VTE_POST_GENERAL_DATA_FIFO */ "IPPA_VTE_POST_GENERAL_DATA_FIFO",
    /* IPPA_VTT_CONTEXT_SEL_TCAM */ "IPPA_VTT_CONTEXT_SEL_TCAM",
    /* IPPA_VTT_CURRENT_CONTEXT_PROFILE_MAP */ "IPPA_VTT_CURRENT_CONTEXT_PROFILE_MAP",
    /* IPPA_VTT_ETH_PACKET_FORMAT_ATTRIBUTES_TABLE */ "IPPA_VTT_ETH_PACKET_FORMAT_ATTRIBUTES_TABLE",
    /* IPPA_VTT_FORMAT_CONFIGURATION_TABLE */ "IPPA_VTT_FORMAT_CONFIGURATION_TABLE",
    /* IPPA_VTT_INIT_CONTEXT_ENABLERS */ "IPPA_VTT_INIT_CONTEXT_ENABLERS",
    /* IPPA_VTT_IN_PP_PORT_CONFIG */ "IPPA_VTT_IN_PP_PORT_CONFIG",
    /* IPPA_VTT_IP_PACKET_FORMAT_ATTRIBUTES_TABLE */ "IPPA_VTT_IP_PACKET_FORMAT_ATTRIBUTES_TABLE",
    /* IPPA_VTT_LAYER_RECORDS_CRC_FIFO */ "IPPA_VTT_LAYER_RECORDS_CRC_FIFO",
    /* IPPA_VTT_LLVP             */ "IPPA_VTT_LLVP",
    /* IPPA_VTT_MPLS_LABEL_RANGE_TABLE */ "IPPA_VTT_MPLS_LABEL_RANGE_TABLE",
    /* IPPA_VTT_MPLS_LABEL_TCAM  */ "IPPA_VTT_MPLS_LABEL_TCAM",
    /* IPPA_VTT_PATH_SELECT      */ "IPPA_VTT_PATH_SELECT",
    /* IPPA_VTT_PP_PORT_VSI_PROFILES */ "IPPA_VTT_PP_PORT_VSI_PROFILES",
    /* IPPA_VTT_PREFIX_INDEX_TABLE */ "IPPA_VTT_PREFIX_INDEX_TABLE",
    /* IPPA_VTT_PS_PACKET_FORMAT_CODE_MAP_TABLE */ "IPPA_VTT_PS_PACKET_FORMAT_CODE_MAP_TABLE",
    /* IPPA_VTT_PTC_CONFIG       */ "IPPA_VTT_PTC_CONFIG",
    /* IPPA_VTT_RES_CONTEXT_ENABLERS */ "IPPA_VTT_RES_CONTEXT_ENABLERS",
    /* IPPA_VTT_ST_ONE_LE_FFC_GROUP_0_QUAD_CONTEXT_SELECTOR */ "IPPA_VTT_ST_ONE_LE_FFC_GROUP_0_QUAD_CONTEXT_SELECTOR",
    /* IPPA_VTT_ST_ONE_LE_FFC_GROUP_1_QUAD_CONTEXT_SELECTOR */ "IPPA_VTT_ST_ONE_LE_FFC_GROUP_1_QUAD_CONTEXT_SELECTOR",
    /* IPPA_VTT_ST_ONE_LE_FFC_GROUP_2_QUAD_CONTEXT_SELECTOR */ "IPPA_VTT_ST_ONE_LE_FFC_GROUP_2_QUAD_CONTEXT_SELECTOR",
    /* IPPA_VTT_ST_ONE_LE_KEY_BUILDER_CONTEXT_SELECTOR */ "IPPA_VTT_ST_ONE_LE_KEY_BUILDER_CONTEXT_SELECTOR",
    /* IPPA_VTT_ST_TH_LE_FFC_GROUP_0_QUAD_CONTEXT_SELECTOR */ "IPPA_VTT_ST_TH_LE_FFC_GROUP_0_QUAD_CONTEXT_SELECTOR",
    /* IPPA_VTT_ST_TH_LE_FFC_GROUP_1_QUAD_CONTEXT_SELECTOR */ "IPPA_VTT_ST_TH_LE_FFC_GROUP_1_QUAD_CONTEXT_SELECTOR",
    /* IPPA_VTT_ST_TH_LE_FFC_GROUP_2_QUAD_CONTEXT_SELECTOR */ "IPPA_VTT_ST_TH_LE_FFC_GROUP_2_QUAD_CONTEXT_SELECTOR",
    /* IPPA_VTT_ST_TH_LE_FFC_GROUP_3_QUAD_CONTEXT_SELECTOR */ "IPPA_VTT_ST_TH_LE_FFC_GROUP_3_QUAD_CONTEXT_SELECTOR",
    /* IPPA_VTT_ST_TH_LE_KEY_BUILDER_CONTEXT_SELECTOR */ "IPPA_VTT_ST_TH_LE_KEY_BUILDER_CONTEXT_SELECTOR",
    /* IPPA_VTT_ST_TH_LE_SHARED_PD_CONTEXT_SELECTOR */ "IPPA_VTT_ST_TH_LE_SHARED_PD_CONTEXT_SELECTOR",
    /* IPPA_VTT_ST_TWO_LE_FFC_GROUP_0_QUAD_CONTEXT_SELECTOR */ "IPPA_VTT_ST_TWO_LE_FFC_GROUP_0_QUAD_CONTEXT_SELECTOR",
    /* IPPA_VTT_ST_TWO_LE_FFC_GROUP_1_QUAD_CONTEXT_SELECTOR */ "IPPA_VTT_ST_TWO_LE_FFC_GROUP_1_QUAD_CONTEXT_SELECTOR",
    /* IPPA_VTT_ST_TWO_LE_FFC_GROUP_2_QUAD_CONTEXT_SELECTOR */ "IPPA_VTT_ST_TWO_LE_FFC_GROUP_2_QUAD_CONTEXT_SELECTOR",
    /* IPPA_VTT_ST_TWO_LE_FFC_GROUP_3_QUAD_CONTEXT_SELECTOR */ "IPPA_VTT_ST_TWO_LE_FFC_GROUP_3_QUAD_CONTEXT_SELECTOR",
    /* IPPA_VTT_ST_TWO_LE_KEY_BUILDER_CONTEXT_SELECTOR */ "IPPA_VTT_ST_TWO_LE_KEY_BUILDER_CONTEXT_SELECTOR",
    /* IPPA_VTT_ST_TWO_LE_SHARED_PD_CONTEXT_SELECTOR */ "IPPA_VTT_ST_TWO_LE_SHARED_PD_CONTEXT_SELECTOR",
    /* IPPA_VTT_S_1_VSI_LKUP_FIFO_PIPE */ "IPPA_VTT_S_1_VSI_LKUP_FIFO_PIPE",
    /* IPPA_VTT_S_2A_VSI_LKUP_FIFO_PIPE */ "IPPA_VTT_S_2A_VSI_LKUP_FIFO_PIPE",
    /* IPPA_VTT_VLAN_DOMAIN_ATTRIBUTES */ "IPPA_VTT_VLAN_DOMAIN_ATTRIBUTES",
    /* IPPA_VTX_VSI_STATISTIC_DATA_FIFO */ "IPPA_VTX_VSI_STATISTIC_DATA_FIFO",
    /* IPPB_ACCEPTED_ARR_FORMAT_CONFIG */ "IPPB_ACCEPTED_ARR_FORMAT_CONFIG",
    /* IPPB_APP_DB_MAP           */ "IPPB_APP_DB_MAP",
    /* IPPB_EGRESS_OPPORTUNISTIC_FIFO */ "IPPB_EGRESS_OPPORTUNISTIC_FIFO",
    /* IPPB_ELK_ACL_ALIGNER_MAPPING_MEM */ "IPPB_ELK_ACL_ALIGNER_MAPPING_MEM",
    /* IPPB_ELK_ALIGNER_MAPPING_MEM */ "IPPB_ELK_ALIGNER_MAPPING_MEM",
    /* IPPB_ELK_OPCODE_MAPPING_MEM */ "IPPB_ELK_OPCODE_MAPPING_MEM",
    /* IPPB_ELK_PAYLOAD_FORMAT   */ "IPPB_ELK_PAYLOAD_FORMAT",
    /* IPPB_ELK_RESULT_MAPPING_MEM */ "IPPB_ELK_RESULT_MAPPING_MEM",
    /* IPPB_ETHERNET_OAM_OPCODE_MAP */ "IPPB_ETHERNET_OAM_OPCODE_MAP",
    /* IPPB_EXPECTED_ARR_FORMAT_CONFIG */ "IPPB_EXPECTED_ARR_FORMAT_CONFIG",
    /* IPPB_FLPACS_ACTION        */ "IPPB_FLPACS_ACTION",
    /* IPPB_FLPACS_TCAM_BANK     */ "IPPB_FLPACS_TCAM_BANK",
    /* IPPB_FLPACS_TCAM_BANK_COMMAND */ "IPPB_FLPACS_TCAM_BANK_COMMAND",
    /* IPPB_FLPACS_TCAM_BANK_REPLY */ "IPPB_FLPACS_TCAM_BANK_REPLY",
    /* IPPB_FLPACS_TCAM_ENTRY_PROTECTION */ "IPPB_FLPACS_TCAM_ENTRY_PROTECTION",
    /* IPPB_FLPACS_TCAM_HIT_INDICATION */ "IPPB_FLPACS_TCAM_HIT_INDICATION",
    /* IPPB_FLPA_CURRENT_CONTEXT_PROFILE_MAP */ "IPPB_FLPA_CURRENT_CONTEXT_PROFILE_MAP",
    /* IPPB_FLPA_INIT_CONTEXT_ENABLERS */ "IPPB_FLPA_INIT_CONTEXT_ENABLERS",
    /* IPPB_FLPA_LOOKUP_ACCESS_LOOKUP_FIFO_2 */ "IPPB_FLPA_LOOKUP_ACCESS_LOOKUP_FIFO_2",
    /* IPPB_FLPA_LOOKUP_ACCESS_LOOKUP_FIFO_3 */ "IPPB_FLPA_LOOKUP_ACCESS_LOOKUP_FIFO_3",
    /* IPPB_FLPA_LOOKUP_ACCESS_LOOKUP_FIFO_4 */ "IPPB_FLPA_LOOKUP_ACCESS_LOOKUP_FIFO_4",
    /* IPPB_FLPA_RES_CONTEXT_ENABLERS */ "IPPB_FLPA_RES_CONTEXT_ENABLERS",
    /* IPPB_FLPA_USER_GENERAL_CONTAINER_CFG */ "IPPB_FLPA_USER_GENERAL_CONTAINER_CFG",
    /* IPPB_FLPBCS_ACTION        */ "IPPB_FLPBCS_ACTION",
    /* IPPB_FLPBCS_TCAM_BANK     */ "IPPB_FLPBCS_TCAM_BANK",
    /* IPPB_FLPBCS_TCAM_BANK_COMMAND */ "IPPB_FLPBCS_TCAM_BANK_COMMAND",
    /* IPPB_FLPBCS_TCAM_BANK_REPLY */ "IPPB_FLPBCS_TCAM_BANK_REPLY",
    /* IPPB_FLPBCS_TCAM_ENTRY_PROTECTION */ "IPPB_FLPBCS_TCAM_ENTRY_PROTECTION",
    /* IPPB_FLPBCS_TCAM_HIT_INDICATION */ "IPPB_FLPBCS_TCAM_HIT_INDICATION",
    /* IPPB_FLPB_CURRENT_CONTEXT_PROFILE_MAP */ "IPPB_FLPB_CURRENT_CONTEXT_PROFILE_MAP",
    /* IPPB_FLPB_INIT_CONTEXT_ENABLERS */ "IPPB_FLPB_INIT_CONTEXT_ENABLERS",
    /* IPPB_FLPB_LOOKUP_ACCESS_LOOKUP_FIFO_2 */ "IPPB_FLPB_LOOKUP_ACCESS_LOOKUP_FIFO_2",
    /* IPPB_FLPB_LOOKUP_ACCESS_LOOKUP_FIFO_3 */ "IPPB_FLPB_LOOKUP_ACCESS_LOOKUP_FIFO_3",
    /* IPPB_FLPB_LOOKUP_ACCESS_LOOKUP_FIFO_4 */ "IPPB_FLPB_LOOKUP_ACCESS_LOOKUP_FIFO_4",
    /* IPPB_FLPB_RES_CONTEXT_ENABLERS */ "IPPB_FLPB_RES_CONTEXT_ENABLERS",
    /* IPPB_FLPB_USER_GENERAL_CONTAINER_CFG */ "IPPB_FLPB_USER_GENERAL_CONTAINER_CFG",
    /* IPPB_FLPLE_FFC_GROUP_0_QUAD_IS_ACL_CONTEXT */ "IPPB_FLPLE_FFC_GROUP_0_QUAD_IS_ACL_CONTEXT",
    /* IPPB_FLPLE_FFC_GROUP_1_QUAD_IS_ACL_CONTEXT */ "IPPB_FLPLE_FFC_GROUP_1_QUAD_IS_ACL_CONTEXT",
    /* IPPB_FLPLE_FFC_GROUP_2_QUAD_IS_ACL_CONTEXT */ "IPPB_FLPLE_FFC_GROUP_2_QUAD_IS_ACL_CONTEXT",
    /* IPPB_FLPLE_FFC_GROUP_3_QUAD_IS_ACL_CONTEXT */ "IPPB_FLPLE_FFC_GROUP_3_QUAD_IS_ACL_CONTEXT",
    /* IPPB_FLPLE_FFC_GROUP_4_QUAD_IS_ACL_CONTEXT */ "IPPB_FLPLE_FFC_GROUP_4_QUAD_IS_ACL_CONTEXT",
    /* IPPB_FLPLE_KEY_BUILDER_IS_ACL_CONTEXT */ "IPPB_FLPLE_KEY_BUILDER_IS_ACL_CONTEXT",
    /* IPPB_FLPLE_SHARED_PD_IS_ACL_CONTEXT */ "IPPB_FLPLE_SHARED_PD_IS_ACL_CONTEXT",
    /* IPPB_FLP_ELK_FWD_STRENGTH_MAPPING_MEM */ "IPPB_FLP_ELK_FWD_STRENGTH_MAPPING_MEM",
    /* IPPB_FLP_ELK_RPF_STRENGTH_MAPPING_MEM */ "IPPB_FLP_ELK_RPF_STRENGTH_MAPPING_MEM",
    /* IPPB_FLP_FWD_FORMAT_CONFIGURATION_TABLE */ "IPPB_FLP_FWD_FORMAT_CONFIGURATION_TABLE",
    /* IPPB_FLP_FWD_PREFIX_INDEX_TABLE */ "IPPB_FLP_FWD_PREFIX_INDEX_TABLE",
    /* IPPB_FLP_KAPS_STRENGTH_MAPPING_MEM */ "IPPB_FLP_KAPS_STRENGTH_MAPPING_MEM",
    /* IPPB_FLP_PORT_PROFILE_MAP */ "IPPB_FLP_PORT_PROFILE_MAP",
    /* IPPB_FLP_PTC_PROFILE_MAP  */ "IPPB_FLP_PTC_PROFILE_MAP",
    /* IPPB_FLP_RPF_FORMAT_CONFIGURATION_TABLE */ "IPPB_FLP_RPF_FORMAT_CONFIGURATION_TABLE",
    /* IPPB_FLP_RPF_PREFIX_INDEX_TABLE */ "IPPB_FLP_RPF_PREFIX_INDEX_TABLE",
    /* IPPB_FORCE_LB_LAYER_MEM   */ "IPPB_FORCE_LB_LAYER_MEM",
    /* IPPB_ICMP_TYPE_COMPRESSION_TABLE */ "IPPB_ICMP_TYPE_COMPRESSION_TABLE",
    /* IPPB_IEEE_1588_ACTION     */ "IPPB_IEEE_1588_ACTION",
    /* IPPB_IEEE_1588_IDENTIFICATION_CAM */ "IPPB_IEEE_1588_IDENTIFICATION_CAM",
    /* IPPB_IPPB_DEBUG_COLLECTOR_FIFO */ "IPPB_IPPB_DEBUG_COLLECTOR_FIFO",
    /* IPPB_IPPB_FLP_BYPASS_FIFO */ "IPPB_IPPB_FLP_BYPASS_FIFO",
    /* IPPB_LEARN_APPDB_MAP      */ "IPPB_LEARN_APPDB_MAP",
    /* IPPB_LEL_BURST_FIFO       */ "IPPB_LEL_BURST_FIFO",
    /* IPPB_LEL_CONTROL_FIFO     */ "IPPB_LEL_CONTROL_FIFO",
    /* IPPB_LOAD_BALANCING_CRC_SELECTION_CAM */ "IPPB_LOAD_BALANCING_CRC_SELECTION_CAM",
    /* IPPB_MEM_100000           */ "IPPB_MEM_100000",
    /* IPPB_MEM_110000           */ "IPPB_MEM_110000",
    /* IPPB_MEM_120000           */ "IPPB_MEM_120000",
    /* IPPB_MEM_1830000          */ "IPPB_MEM_1830000",
    /* IPPB_MEM_1850000          */ "IPPB_MEM_1850000",
    /* IPPB_MEM_1870000          */ "IPPB_MEM_1870000",
    /* IPPB_MEM_1920000          */ "IPPB_MEM_1920000",
    /* IPPB_MEM_18A0000          */ "IPPB_MEM_18A0000",
    /* IPPB_MEM_18F0000          */ "IPPB_MEM_18F0000",
    /* IPPB_MEM_1A50000          */ "IPPB_MEM_1A50000",
    /* IPPB_MEM_1A60000          */ "IPPB_MEM_1A60000",
    /* IPPB_MEM_1A70000          */ "IPPB_MEM_1A70000",
    /* IPPB_MEM_1A80000          */ "IPPB_MEM_1A80000",
    /* IPPB_MEM_1A90000          */ "IPPB_MEM_1A90000",
    /* IPPB_MEM_1AA0000          */ "IPPB_MEM_1AA0000",
    /* IPPB_MEM_1AC0000          */ "IPPB_MEM_1AC0000",
    /* IPPB_MEM_1AE0000          */ "IPPB_MEM_1AE0000",
    /* IPPB_MEM_1B00000          */ "IPPB_MEM_1B00000",
    /* IPPB_MEM_1B10000          */ "IPPB_MEM_1B10000",
    /* IPPB_MEM_1B20000          */ "IPPB_MEM_1B20000",
    /* IPPB_MEM_1B30000          */ "IPPB_MEM_1B30000",
    /* IPPB_MEM_1B40000          */ "IPPB_MEM_1B40000",
    /* IPPB_MEM_1B50000          */ "IPPB_MEM_1B50000",
    /* IPPB_MEM_1B60000          */ "IPPB_MEM_1B60000",
    /* IPPB_MEM_1B70000          */ "IPPB_MEM_1B70000",
    /* IPPB_MEM_1B80000          */ "IPPB_MEM_1B80000",
    /* IPPB_MEM_1B90000          */ "IPPB_MEM_1B90000",
    /* IPPB_MEM_1BA0000          */ "IPPB_MEM_1BA0000",
    /* IPPB_MEM_1BB0000          */ "IPPB_MEM_1BB0000",
    /* IPPB_MEM_1BC0000          */ "IPPB_MEM_1BC0000",
    /* IPPB_MEM_1BD0000          */ "IPPB_MEM_1BD0000",
    /* IPPB_MEM_1BE0000          */ "IPPB_MEM_1BE0000",
    /* IPPB_MEM_1BF0000          */ "IPPB_MEM_1BF0000",
    /* IPPB_MEM_1C00000          */ "IPPB_MEM_1C00000",
    /* IPPB_MEM_1C10000          */ "IPPB_MEM_1C10000",
    /* IPPB_MEM_1C20000          */ "IPPB_MEM_1C20000",
    /* IPPB_MEM_1C30000          */ "IPPB_MEM_1C30000",
    /* IPPB_MEM_1C40000          */ "IPPB_MEM_1C40000",
    /* IPPB_MEM_1C50000          */ "IPPB_MEM_1C50000",
    /* IPPB_MEM_1C60000          */ "IPPB_MEM_1C60000",
    /* IPPB_MEM_1C80000          */ "IPPB_MEM_1C80000",
    /* IPPB_MEM_1CA0000          */ "IPPB_MEM_1CA0000",
    /* IPPB_MEM_1CB0000          */ "IPPB_MEM_1CB0000",
    /* IPPB_MEM_1CC0000          */ "IPPB_MEM_1CC0000",
    /* IPPB_MEM_1CD0000          */ "IPPB_MEM_1CD0000",
    /* IPPB_MEM_1CE0000          */ "IPPB_MEM_1CE0000",
    /* IPPB_MEM_1CF0000          */ "IPPB_MEM_1CF0000",
    /* IPPB_MEM_A00000           */ "IPPB_MEM_A00000",
    /* IPPB_MEM_A10000           */ "IPPB_MEM_A10000",
    /* IPPB_MEM_A20000           */ "IPPB_MEM_A20000",
    /* IPPB_MPLS_LABEL_TYPES_CAM_0 */ "IPPB_MPLS_LABEL_TYPES_CAM_0",
    /* IPPB_MPLS_LABEL_TYPES_CAM_1 */ "IPPB_MPLS_LABEL_TYPES_CAM_1",
    /* IPPB_MY_BFD_DIP           */ "IPPB_MY_BFD_DIP",
    /* IPPB_OAMA                 */ "IPPB_OAMA",
    /* IPPB_OAMB                 */ "IPPB_OAMB",
    /* IPPB_OAM_CHANNEL_TYPE     */ "IPPB_OAM_CHANNEL_TYPE",
    /* IPPB_OAM_COUNTER_DISABLE_MAP */ "IPPB_OAM_COUNTER_DISABLE_MAP",
    /* IPPB_OAM_KEY_SEL_MEM      */ "IPPB_OAM_KEY_SEL_MEM",
    /* IPPB_OAM_MP_TYPE_MAP      */ "IPPB_OAM_MP_TYPE_MAP",
    /* IPPB_OAM_MY_CFM_MAC       */ "IPPB_OAM_MY_CFM_MAC",
    /* IPPB_OAM_PDU_DS_TO_PCP_VEC */ "IPPB_OAM_PDU_DS_TO_PCP_VEC",
    /* IPPB_PHB_ECN_CONTEXT_ACTION_MEM */ "IPPB_PHB_ECN_CONTEXT_ACTION_MEM",
    /* IPPB_PHB_ECN_CONTEXT_SELECTION_CAM */ "IPPB_PHB_ECN_CONTEXT_SELECTION_CAM",
    /* IPPB_PHB_ECN_MAP_INDEX_EXPLICIT_VALUE_MEM */ "IPPB_PHB_ECN_MAP_INDEX_EXPLICIT_VALUE_MEM",
    /* IPPB_PHB_ECN_PROFILE_RESOLUTION_MEM */ "IPPB_PHB_ECN_PROFILE_RESOLUTION_MEM",
    /* IPPB_PHB_ECN_RESULT_MEM   */ "IPPB_PHB_ECN_RESULT_MEM",
    /* IPPB_PHB_TCDP_PROFILE_RESOLUTION_MEM */ "IPPB_PHB_TCDP_PROFILE_RESOLUTION_MEM",
    /* IPPB_PHB_TC_DP_CONTEXT_ACTION_MEM */ "IPPB_PHB_TC_DP_CONTEXT_ACTION_MEM",
    /* IPPB_PHB_TC_DP_CONTEXT_SELECTION_CAM */ "IPPB_PHB_TC_DP_CONTEXT_SELECTION_CAM",
    /* IPPB_PHB_TC_DP_MAP_INDEX_EXPLICIT_VALUE_MEM */ "IPPB_PHB_TC_DP_MAP_INDEX_EXPLICIT_VALUE_MEM",
    /* IPPB_PHB_TC_DP_RESULT_MEM */ "IPPB_PHB_TC_DP_RESULT_MEM",
    /* IPPB_PINFO_FLP_MEM        */ "IPPB_PINFO_FLP_MEM",
    /* IPPB_REMARK_CONTEXT_ACTION_MEM */ "IPPB_REMARK_CONTEXT_ACTION_MEM",
    /* IPPB_REMARK_CONTEXT_SELECTION_CAM */ "IPPB_REMARK_CONTEXT_SELECTION_CAM",
    /* IPPB_REMARK_MAP_INDEX_EXPLICIT_VALUE_MEM */ "IPPB_REMARK_MAP_INDEX_EXPLICIT_VALUE_MEM",
    /* IPPB_REMARK_PROFILE_RESOLUTION_MEM */ "IPPB_REMARK_PROFILE_RESOLUTION_MEM",
    /* IPPB_REMARK_RESULT_MEM    */ "IPPB_REMARK_RESULT_MEM",
    /* IPPB_TRAP_HANDLING_TABLE  */ "IPPB_TRAP_HANDLING_TABLE",
    /* IPPB_TRAP_PROFILE_BY_OUT_LIF */ "IPPB_TRAP_PROFILE_BY_OUT_LIF",
    /* IPPB_TRAP_PROFILE_BY_PP_PORT */ "IPPB_TRAP_PROFILE_BY_PP_PORT",
    /* IPPB_TRAP_PROFILING_TABLE */ "IPPB_TRAP_PROFILING_TABLE",
    /* IPPB_TTL_CONTEXT_SELECTION_CAM */ "IPPB_TTL_CONTEXT_SELECTION_CAM",
    /* IPPB_UNKNOWN_DA_PROFILE   */ "IPPB_UNKNOWN_DA_PROFILE",
    /* IPPB_VLAN_EDIT_PCP_DEI_MEM */ "IPPB_VLAN_EDIT_PCP_DEI_MEM",
    /* IPPC_EFES_ACTION_MASK     */ "IPPC_EFES_ACTION_MASK",
    /* IPPC_EVENTOR_FIFO         */ "IPPC_EVENTOR_FIFO",
    /* IPPC_FEM_0_4B_MAP_TABLE   */ "IPPC_FEM_0_4B_MAP_TABLE",
    /* IPPC_FEM_10_24B_MAP_TABLE */ "IPPC_FEM_10_24B_MAP_TABLE",
    /* IPPC_FEM_11_24B_MAP_TABLE */ "IPPC_FEM_11_24B_MAP_TABLE",
    /* IPPC_FEM_12_24B_MAP_TABLE */ "IPPC_FEM_12_24B_MAP_TABLE",
    /* IPPC_FEM_13_24B_MAP_TABLE */ "IPPC_FEM_13_24B_MAP_TABLE",
    /* IPPC_FEM_14_24B_MAP_TABLE */ "IPPC_FEM_14_24B_MAP_TABLE",
    /* IPPC_FEM_15_24B_MAP_TABLE */ "IPPC_FEM_15_24B_MAP_TABLE",
    /* IPPC_FEM_1_4B_MAP_TABLE   */ "IPPC_FEM_1_4B_MAP_TABLE",
    /* IPPC_FEM_2_24B_MAP_TABLE  */ "IPPC_FEM_2_24B_MAP_TABLE",
    /* IPPC_FEM_3_24B_MAP_TABLE  */ "IPPC_FEM_3_24B_MAP_TABLE",
    /* IPPC_FEM_4_24B_MAP_TABLE  */ "IPPC_FEM_4_24B_MAP_TABLE",
    /* IPPC_FEM_5_24B_MAP_TABLE  */ "IPPC_FEM_5_24B_MAP_TABLE",
    /* IPPC_FEM_6_24B_MAP_TABLE  */ "IPPC_FEM_6_24B_MAP_TABLE",
    /* IPPC_FEM_7_24B_MAP_TABLE  */ "IPPC_FEM_7_24B_MAP_TABLE",
    /* IPPC_FEM_8_24B_MAP_TABLE  */ "IPPC_FEM_8_24B_MAP_TABLE",
    /* IPPC_FEM_9_24B_MAP_TABLE  */ "IPPC_FEM_9_24B_MAP_TABLE",
    /* IPPC_FEM_BIT_SELECT       */ "IPPC_FEM_BIT_SELECT",
    /* IPPC_FEM_MAP_INDEX_TABLE  */ "IPPC_FEM_MAP_INDEX_TABLE",
    /* IPPC_FES_2ND_INSTRUCTION  */ "IPPC_FES_2ND_INSTRUCTION",
    /* IPPC_FIFO_DIRECT_EXTRACTION_PASS_1 */ "IPPC_FIFO_DIRECT_EXTRACTION_PASS_1",
    /* IPPC_FIFO_DIRECT_EXTRACTION_PASS_2 */ "IPPC_FIFO_DIRECT_EXTRACTION_PASS_2",
    /* IPPC_FIFO_DIRECT_PASS_1   */ "IPPC_FIFO_DIRECT_PASS_1",
    /* IPPC_FIFO_DIRECT_PASS_2   */ "IPPC_FIFO_DIRECT_PASS_2",
    /* IPPC_FIFO_DSP             */ "IPPC_FIFO_DSP",
    /* IPPC_FIFO_DSP_PASS_1      */ "IPPC_FIFO_DSP_PASS_1",
    /* IPPC_FIFO_DSP_PASS_2      */ "IPPC_FIFO_DSP_PASS_2",
    /* IPPC_FIFO_EXEM_PASS_1     */ "IPPC_FIFO_EXEM_PASS_1",
    /* IPPC_FIFO_EXEM_PASS_2     */ "IPPC_FIFO_EXEM_PASS_2",
    /* IPPC_FIFO_IP_DSP          */ "IPPC_FIFO_IP_DSP",
    /* IPPC_FIFO_STATE_TABLE_PASS_1 */ "IPPC_FIFO_STATE_TABLE_PASS_1",
    /* IPPC_FIFO_STATE_TABLE_PASS_2 */ "IPPC_FIFO_STATE_TABLE_PASS_2",
    /* IPPC_FIFO_TCAM_PASS_1     */ "IPPC_FIFO_TCAM_PASS_1",
    /* IPPC_FIFO_TCAM_PASS_2     */ "IPPC_FIFO_TCAM_PASS_2",
    /* IPPC_IPPC_DEBUG_COLLECTOR_FIFO */ "IPPC_IPPC_DEBUG_COLLECTOR_FIFO",
    /* IPPC_L_4_OPS              */ "IPPC_L_4_OPS",
    /* IPPC_MAP_STATISTIC_OBJECT */ "IPPC_MAP_STATISTIC_OBJECT",
    /* IPPC_MEM_220000           */ "IPPC_MEM_220000",
    /* IPPC_MEM_230000           */ "IPPC_MEM_230000",
    /* IPPC_MEM_240000           */ "IPPC_MEM_240000",
    /* IPPC_PINFO_PMF            */ "IPPC_PINFO_PMF",
    /* IPPC_PMFACSA_ACTION       */ "IPPC_PMFACSA_ACTION",
    /* IPPC_PMFACSA_TCAM_BANK    */ "IPPC_PMFACSA_TCAM_BANK",
    /* IPPC_PMFACSA_TCAM_BANK_COMMAND */ "IPPC_PMFACSA_TCAM_BANK_COMMAND",
    /* IPPC_PMFACSA_TCAM_BANK_REPLY */ "IPPC_PMFACSA_TCAM_BANK_REPLY",
    /* IPPC_PMFACSA_TCAM_ENTRY_PROTECTION */ "IPPC_PMFACSA_TCAM_ENTRY_PROTECTION",
    /* IPPC_PMFACSA_TCAM_HIT_INDICATION */ "IPPC_PMFACSA_TCAM_HIT_INDICATION",
    /* IPPC_PMFACSB_ACTION       */ "IPPC_PMFACSB_ACTION",
    /* IPPC_PMFACSB_TCAM_BANK    */ "IPPC_PMFACSB_TCAM_BANK",
    /* IPPC_PMFACSB_TCAM_BANK_COMMAND */ "IPPC_PMFACSB_TCAM_BANK_COMMAND",
    /* IPPC_PMFACSB_TCAM_BANK_REPLY */ "IPPC_PMFACSB_TCAM_BANK_REPLY",
    /* IPPC_PMFACSB_TCAM_ENTRY_PROTECTION */ "IPPC_PMFACSB_TCAM_ENTRY_PROTECTION",
    /* IPPC_PMFACSB_TCAM_HIT_INDICATION */ "IPPC_PMFACSB_TCAM_HIT_INDICATION",
    /* IPPC_PMF_FEM_PROGRAM      */ "IPPC_PMF_FEM_PROGRAM",
    /* IPPC_PMF_FES_PROGRAM      */ "IPPC_PMF_FES_PROGRAM",
    /* IPPC_PMF_INITIAL_KEY_PASS_2 */ "IPPC_PMF_INITIAL_KEY_PASS_2",
    /* IPPC_PMF_KBR_PASS_1       */ "IPPC_PMF_KBR_PASS_1",
    /* IPPC_PMF_KBR_PASS_2       */ "IPPC_PMF_KBR_PASS_2",
    /* IPPC_PMF_KEY_GEN_PASS_1   */ "IPPC_PMF_KEY_GEN_PASS_1",
    /* IPPC_PMF_KEY_GEN_PASS_2   */ "IPPC_PMF_KEY_GEN_PASS_2",
    /* IPPC_PMF_PROGRAM_GENERAL  */ "IPPC_PMF_PROGRAM_GENERAL",
    /* IPPC_PROGRAM_KEY_GEN_VAR  */ "IPPC_PROGRAM_KEY_GEN_VAR",
    /* IPPC_PTC_INFO_PMF         */ "IPPC_PTC_INFO_PMF",
    /* IPPC_STATE_TABLE          */ "IPPC_STATE_TABLE",
    /* IPPC_TRAJECTORY_CONFIGURATION */ "IPPC_TRAJECTORY_CONFIGURATION",
    /* IPPD_CONTEXT_PROFILE_TABLE */ "IPPD_CONTEXT_PROFILE_TABLE",
    /* IPPD_DESTINATION_STATUS   */ "IPPD_DESTINATION_STATUS",
    /* IPPD_EFES_ACTION_MASK     */ "IPPD_EFES_ACTION_MASK",
    /* IPPD_ELEPHANT_TRAP_CFG    */ "IPPD_ELEPHANT_TRAP_CFG",
    /* IPPD_FEC_ARR_PREFIX_INDEX_TABLE */ "IPPD_FEC_ARR_PREFIX_INDEX_TABLE",
    /* IPPD_FEC_ECMP             */ "IPPD_FEC_ECMP",
    /* IPPD_FEC_ECMP_GROUP_PROFILE */ "IPPD_FEC_ECMP_GROUP_PROFILE",
    /* IPPD_FEC_ECMP_MEMBERS     */ "IPPD_FEC_ECMP_MEMBERS",
    /* IPPD_FEC_ECMP_RPF_MODE    */ "IPPD_FEC_ECMP_RPF_MODE",
    /* IPPD_FEC_FORMAT_CONFIGURATION_TABLE */ "IPPD_FEC_FORMAT_CONFIGURATION_TABLE",
    /* IPPD_FEC_PATH_SELECT      */ "IPPD_FEC_PATH_SELECT",
    /* IPPD_FES_2ND_INSTRUCTION  */ "IPPD_FES_2ND_INSTRUCTION",
    /* IPPD_FIFO_DIRECT_EXTRACTION */ "IPPD_FIFO_DIRECT_EXTRACTION",
    /* IPPD_FIFO_DIRECT_PASS     */ "IPPD_FIFO_DIRECT_PASS",
    /* IPPD_FIFO_DSP             */ "IPPD_FIFO_DSP",
    /* IPPD_FIFO_DSP_1           */ "IPPD_FIFO_DSP_1",
    /* IPPD_FIFO_ELK_RX          */ "IPPD_FIFO_ELK_RX",
    /* IPPD_FIFO_ELK_TX          */ "IPPD_FIFO_ELK_TX",
    /* IPPD_FIFO_EXEM            */ "IPPD_FIFO_EXEM",
    /* IPPD_FIFO_IP_DSP          */ "IPPD_FIFO_IP_DSP",
    /* IPPD_FIFO_PACKET_DATA     */ "IPPD_FIFO_PACKET_DATA",
    /* IPPD_FIFO_PASS_1          */ "IPPD_FIFO_PASS_1",
    /* IPPD_FIFO_PASS_2          */ "IPPD_FIFO_PASS_2",
    /* IPPD_FIFO_PASS_3          */ "IPPD_FIFO_PASS_3",
    /* IPPD_FIFO_PASS_4          */ "IPPD_FIFO_PASS_4",
    /* IPPD_FIFO_PASS_5          */ "IPPD_FIFO_PASS_5",
    /* IPPD_FIFO_PASS_6          */ "IPPD_FIFO_PASS_6",
    /* IPPD_FIFO_TCAM_PASS_1     */ "IPPD_FIFO_TCAM_PASS_1",
    /* IPPD_FORWARDING_STRENGTH_PROFILE */ "IPPD_FORWARDING_STRENGTH_PROFILE",
    /* IPPD_FORWARDING_TYPE_TO_CODE */ "IPPD_FORWARDING_TYPE_TO_CODE",
    /* IPPD_FWD_ACT_PROFILE      */ "IPPD_FWD_ACT_PROFILE",
    /* IPPD_FWD_DESTINATION_PROFILE */ "IPPD_FWD_DESTINATION_PROFILE",
    /* IPPD_HEADER_PROFILE       */ "IPPD_HEADER_PROFILE",
    /* IPPD_IN_LIF_PROFILE_TABLE */ "IPPD_IN_LIF_PROFILE_TABLE",
    /* IPPD_IN_PORT_PROFILE_TABLE */ "IPPD_IN_PORT_PROFILE_TABLE",
    /* IPPD_IPPD_DEBUG_COLLECTOR_FIFO */ "IPPD_IPPD_DEBUG_COLLECTOR_FIFO",
    /* IPPD_LBP_PP_PORT_INFO     */ "IPPD_LBP_PP_PORT_INFO",
    /* IPPD_LEARN_ARR_CONFIGURATION_TABLE */ "IPPD_LEARN_ARR_CONFIGURATION_TABLE",
    /* IPPD_MAP_STATISTIC_OBJECT */ "IPPD_MAP_STATISTIC_OBJECT",
    /* IPPD_MEM_220000           */ "IPPD_MEM_220000",
    /* IPPD_MEM_230000           */ "IPPD_MEM_230000",
    /* IPPD_MEM_240000           */ "IPPD_MEM_240000",
    /* IPPD_MIRROR_CODE_TO_CMD   */ "IPPD_MIRROR_CODE_TO_CMD",
    /* IPPD_MRR_ACT_PROBABILITY  */ "IPPD_MRR_ACT_PROBABILITY",
    /* IPPD_OPCODE_MAP_RX        */ "IPPD_OPCODE_MAP_RX",
    /* IPPD_OPCODE_MAP_TX        */ "IPPD_OPCODE_MAP_TX",
    /* IPPD_PER_TRAP_CONTEXT_ENABLE */ "IPPD_PER_TRAP_CONTEXT_ENABLE",
    /* IPPD_PINFO_PMF            */ "IPPD_PINFO_PMF",
    /* IPPD_PMFBCS_ACTION        */ "IPPD_PMFBCS_ACTION",
    /* IPPD_PMFBCS_TCAM_BANK     */ "IPPD_PMFBCS_TCAM_BANK",
    /* IPPD_PMFBCS_TCAM_BANK_COMMAND */ "IPPD_PMFBCS_TCAM_BANK_COMMAND",
    /* IPPD_PMFBCS_TCAM_BANK_REPLY */ "IPPD_PMFBCS_TCAM_BANK_REPLY",
    /* IPPD_PMFBCS_TCAM_ENTRY_PROTECTION */ "IPPD_PMFBCS_TCAM_ENTRY_PROTECTION",
    /* IPPD_PMFBCS_TCAM_HIT_INDICATION */ "IPPD_PMFBCS_TCAM_HIT_INDICATION",
    /* IPPD_PMF_FES_PROGRAM      */ "IPPD_PMF_FES_PROGRAM",
    /* IPPD_PMF_KBR_PASS         */ "IPPD_PMF_KBR_PASS",
    /* IPPD_PMF_PASS_KEY_GEN     */ "IPPD_PMF_PASS_KEY_GEN",
    /* IPPD_PMF_PROGRAM_GENERAL  */ "IPPD_PMF_PROGRAM_GENERAL",
    /* IPPD_PPH_ATTRIBUTES_BY_EEI */ "IPPD_PPH_ATTRIBUTES_BY_EEI",
    /* IPPD_PROGRAM_KEY_GEN_VAR  */ "IPPD_PROGRAM_KEY_GEN_VAR",
    /* IPPD_PTC_INFO_PMF         */ "IPPD_PTC_INFO_PMF",
    /* IPPD_SAME_INTERFACE_MAP   */ "IPPD_SAME_INTERFACE_MAP",
    /* IPPD_SLB_CFG              */ "IPPD_SLB_CFG",
    /* IPPD_SNP_ACT_PROBABILITY  */ "IPPD_SNP_ACT_PROBABILITY",
    /* IPPD_SNP_CODE_TO_CMD      */ "IPPD_SNP_CODE_TO_CMD",
    /* IPPD_STATISTICAL_SAMPLE_ACT_PROBABILITY */ "IPPD_STATISTICAL_SAMPLE_ACT_PROBABILITY",
    /* IPPD_STAT_SAMPLE_CODE_TO_CMD */ "IPPD_STAT_SAMPLE_CODE_TO_CMD",
    /* IPPD_SUPER_ARR_FORMAT_CONFIGURATION_TABLE */ "IPPD_SUPER_ARR_FORMAT_CONFIGURATION_TABLE",
    /* IPPD_SUPER_ARR_PREFIX_INDEX_TABLE */ "IPPD_SUPER_ARR_PREFIX_INDEX_TABLE",
    /* IPPD_TIME_STAMP_FIFO      */ "IPPD_TIME_STAMP_FIFO",
    /* IPPD_WEAK_TM_MAP          */ "IPPD_WEAK_TM_MAP",
    /* IPPE_APPLET_MEMORY        */ "IPPE_APPLET_MEMORY",
    /* IPPE_IPPE_DEBUG_COLLECTOR_FIFO */ "IPPE_IPPE_DEBUG_COLLECTOR_FIFO",
    /* IPPE_LLRCS_ACTION         */ "IPPE_LLRCS_ACTION",
    /* IPPE_LLRCS_TCAM_BANK      */ "IPPE_LLRCS_TCAM_BANK",
    /* IPPE_LLRCS_TCAM_BANK_COMMAND */ "IPPE_LLRCS_TCAM_BANK_COMMAND",
    /* IPPE_LLRCS_TCAM_BANK_REPLY */ "IPPE_LLRCS_TCAM_BANK_REPLY",
    /* IPPE_LLRCS_TCAM_ENTRY_PROTECTION */ "IPPE_LLRCS_TCAM_ENTRY_PROTECTION",
    /* IPPE_LLRCS_TCAM_HIT_INDICATION */ "IPPE_LLRCS_TCAM_HIT_INDICATION",
    /* IPPE_LLR_LLVP             */ "IPPE_LLR_LLVP",
    /* IPPE_LLR_PTC_TABLE        */ "IPPE_LLR_PTC_TABLE",
    /* IPPE_LL_MIRROR_PROFILE    */ "IPPE_LL_MIRROR_PROFILE",
    /* IPPE_PINFO_LLR            */ "IPPE_PINFO_LLR",
    /* IPPE_PP_PORT_TO_QOS       */ "IPPE_PP_PORT_TO_QOS",
    /* IPPE_PP_PORT_TO_VD        */ "IPPE_PP_PORT_TO_VD",
    /* IPPE_PRSE_HEADER_SIZE_MAP */ "IPPE_PRSE_HEADER_SIZE_MAP",
    /* IPPE_PRSE_LOAD_BALANCING_PROGRAM */ "IPPE_PRSE_LOAD_BALANCING_PROGRAM",
    /* IPPE_PRSE_PROGRAM         */ "IPPE_PRSE_PROGRAM",
    /* IPPE_PRSE_TCAM            */ "IPPE_PRSE_TCAM",
    /* IPPE_PRSE_TCAM_AD_A       */ "IPPE_PRSE_TCAM_AD_A",
    /* IPPE_PRSE_TCAM_AD_B       */ "IPPE_PRSE_TCAM_AD_B",
    /* IPPE_PRTCAM_TCAM_BANK     */ "IPPE_PRTCAM_TCAM_BANK",
    /* IPPE_PRTCAM_TCAM_BANK_COMMAND */ "IPPE_PRTCAM_TCAM_BANK_COMMAND",
    /* IPPE_PRTCAM_TCAM_BANK_REPLY */ "IPPE_PRTCAM_TCAM_BANK_REPLY",
    /* IPPE_PRTCAM_TCAM_ENTRY_PROTECTION */ "IPPE_PRTCAM_TCAM_ENTRY_PROTECTION",
    /* IPPE_PRTCAM_TCAM_HIT_INDICATION */ "IPPE_PRTCAM_TCAM_HIT_INDICATION",
    /* IPPE_PRT_FIFO             */ "IPPE_PRT_FIFO",
    /* IPPE_PRT_PP_PORT_INFO     */ "IPPE_PRT_PP_PORT_INFO",
    /* IPPE_PRT_PROFILE_INFO     */ "IPPE_PRT_PROFILE_INFO",
    /* IPPE_PRT_PTC_INFO         */ "IPPE_PRT_PTC_INFO",
    /* IPPE_PRT_PTC_PROFILE      */ "IPPE_PRT_PTC_PROFILE",
    /* IPPE_PRT_RECYCLE_INFO     */ "IPPE_PRT_RECYCLE_INFO",
    /* IPPE_PRT_RECYCLE_PROFILE  */ "IPPE_PRT_RECYCLE_PROFILE",
    /* IPPE_VIRTUAL_PORT_AD      */ "IPPE_VIRTUAL_PORT_AD",
    /* IPPE_VTT_FIFO             */ "IPPE_VTT_FIFO",
    /* IPSEC_CONTEXTS_Q_SIZE     */ "IPSEC_CONTEXTS_Q_SIZE",
    /* IPSEC_CONTEXTS_Q_START    */ "IPSEC_CONTEXTS_Q_START",
    /* IPSEC_CONTEXTS_Q_TH       */ "IPSEC_CONTEXTS_Q_TH",
    /* IPSEC_ERROR_COUNTERS_MEMORY */ "IPSEC_ERROR_COUNTERS_MEMORY",
    /* IPSEC_LFEM_FIELD_SELECT_MAP */ "IPSEC_LFEM_FIELD_SELECT_MAP",
    /* IPSEC_POST_DATA           */ "IPSEC_POST_DATA",
    /* IPSEC_POST_OUTPUT_FIFO_MEM */ "IPSEC_POST_OUTPUT_FIFO_MEM",
    /* IPSEC_PRGE_DATA           */ "IPSEC_PRGE_DATA",
    /* IPSEC_PRGE_INSTRUCTION    */ "IPSEC_PRGE_INSTRUCTION",
    /* IPSEC_PRGE_PROGRAM_VARIABLES */ "IPSEC_PRGE_PROGRAM_VARIABLES",
    /* IPSEC_PROGRAM_DATA        */ "IPSEC_PROGRAM_DATA",
    /* IPSEC_PROGRAM_INDEX_MEMORY */ "IPSEC_PROGRAM_INDEX_MEMORY",
    /* IPSEC_REASSEMBLY_BYPASS_FIFO_MEM */ "IPSEC_REASSEMBLY_BYPASS_FIFO_MEM",
    /* IPSEC_REASSEMBLY_CONTEXT_NUM */ "IPSEC_REASSEMBLY_CONTEXT_NUM",
    /* IPSEC_REASSEMBLY_PACKETS_MEMORY_0 */ "IPSEC_REASSEMBLY_PACKETS_MEMORY_0",
    /* IPSEC_REASSEMBLY_PACKETS_MEMORY_1 */ "IPSEC_REASSEMBLY_PACKETS_MEMORY_1",
    /* IPSEC_RX_ESN_PTR          */ "IPSEC_RX_ESN_PTR",
    /* IPSEC_SEQUENCE_VERIFICATION_MEMORY */ "IPSEC_SEQUENCE_VERIFICATION_MEMORY",
    /* IPSEC_SEQUENCE_VERIFICATION_MEMORY_SLAVE */ "IPSEC_SEQUENCE_VERIFICATION_MEMORY_SLAVE",
    /* IPSEC_SPU_BYPASS_FIFO_MEM */ "IPSEC_SPU_BYPASS_FIFO_MEM",
    /* IPSEC_SPU_WRAPPER_TOP_SPU_INPUT_FIFO_MEM_H */ "IPSEC_SPU_WRAPPER_TOP_SPU_INPUT_FIFO_MEM_H",
    /* IPSEC_SPU_WRAPPER_TOP_SPU_OUTPUT_FIFO_MEM_H */ "IPSEC_SPU_WRAPPER_TOP_SPU_OUTPUT_FIFO_MEM_H",
    /* IPSEC_STAMPING_SEQUENCE_NUMBER */ "IPSEC_STAMPING_SEQUENCE_NUMBER",
    /* IPSEC_TUNNEL_DATA         */ "IPSEC_TUNNEL_DATA",
    /* IPSEC_TUNNEL_ID_TABLE     */ "IPSEC_TUNNEL_ID_TABLE",
    /* IPSEC_TUNNEL_SEQUENCE_NUMBER */ "IPSEC_TUNNEL_SEQUENCE_NUMBER",
    /* IPST_CRVS                 */ "IPST_CRVS",
    /* IPST_IPS_0_CREDIT_ARBITER_FIFO */ "IPST_IPS_0_CREDIT_ARBITER_FIFO",
    /* IPST_IPS_1_CREDIT_ARBITER_FIFO */ "IPST_IPS_1_CREDIT_ARBITER_FIFO",
    /* IPS_CAM_FULL_THERSHOLD    */ "IPS_CAM_FULL_THERSHOLD",
    /* IPS_CFMEM                 */ "IPS_CFMEM",
    /* IPS_CNT_DRAM_CAM          */ "IPS_CNT_DRAM_CAM",
    /* IPS_CNT_DRAM_MEM          */ "IPS_CNT_DRAM_MEM",
    /* IPS_CNT_FABRIC_CAM        */ "IPS_CNT_FABRIC_CAM",
    /* IPS_CNT_FABRIC_MEM        */ "IPS_CNT_FABRIC_MEM",
    /* IPS_CRBAL                 */ "IPS_CRBAL",
    /* IPS_CRBALTH               */ "IPS_CRBALTH",
    /* IPS_CRBAL_TH              */ "IPS_CRBAL_TH",
    /* IPS_CRDT_VALUE_SEL        */ "IPS_CRDT_VALUE_SEL",
    /* IPS_CRDT_WD_TH            */ "IPS_CRDT_WD_TH",
    /* IPS_CREDIT_BALANCE_BASED_THRESHOLDS_TABLE */ "IPS_CREDIT_BALANCE_BASED_THRESHOLDS_TABLE",
    /* IPS_CREDIT_WATCHDOG_THRESHOLDS_TABLE */ "IPS_CREDIT_WATCHDOG_THRESHOLDS_TABLE",
    /* IPS_CRVS                  */ "IPS_CRVS",
    /* IPS_CRWDTH                */ "IPS_CRWDTH",
    /* IPS_CR_BAL_TABLE          */ "IPS_CR_BAL_TABLE",
    /* IPS_D_DQM_DQCQ_FIFO_MEMORY */ "IPS_D_DQM_DQCQ_FIFO_MEMORY",
    /* IPS_EMPTYQCRBAL           */ "IPS_EMPTYQCRBAL",
    /* IPS_EMPTY_QUEUE_CREDIT_BALANCE_TABLE */ "IPS_EMPTY_QUEUE_CREDIT_BALANCE_TABLE",
    /* IPS_EMPTY_Q_CRBAL_TH      */ "IPS_EMPTY_Q_CRBAL_TH",
    /* IPS_FLOW_ID_LOOKUP_TABLE  */ "IPS_FLOW_ID_LOOKUP_TABLE",
    /* IPS_FLWID                 */ "IPS_FLWID",
    /* IPS_FMSBYP                */ "IPS_FMSBYP",
    /* IPS_FMS_BYPASS            */ "IPS_FMS_BYPASS",
    /* IPS_FSMRQ_FIFO_MEMORY     */ "IPS_FSMRQ_FIFO_MEMORY",
    /* IPS_MAXQSZ                */ "IPS_MAXQSZ",
    /* IPS_MEM_180000            */ "IPS_MEM_180000",
    /* IPS_MEM_200000            */ "IPS_MEM_200000",
    /* IPS_MEM_220000            */ "IPS_MEM_220000",
    /* IPS_MEM_240000            */ "IPS_MEM_240000",
    /* IPS_MEM_260000            */ "IPS_MEM_260000",
    /* IPS_MEM_280000            */ "IPS_MEM_280000",
    /* IPS_MEM_1A0000            */ "IPS_MEM_1A0000",
    /* IPS_MEM_1C0000            */ "IPS_MEM_1C0000",
    /* IPS_MEM_1E0000            */ "IPS_MEM_1E0000",
    /* IPS_MEM_2A0000            */ "IPS_MEM_2A0000",
    /* IPS_MEM_2C0000            */ "IPS_MEM_2C0000",
    /* IPS_MEM_2E0000            */ "IPS_MEM_2E0000",
    /* IPS_QDESC                 */ "IPS_QDESC",
    /* IPS_QDESC_TABLE           */ "IPS_QDESC_TABLE",
    /* IPS_QFM                   */ "IPS_QFM",
    /* IPS_QM_RPRT_FIFO          */ "IPS_QM_RPRT_FIFO",
    /* IPS_QPM_1                 */ "IPS_QPM_1",
    /* IPS_QPM_2                 */ "IPS_QPM_2",
    /* IPS_QPM_1_NO_SYS_RED      */ "IPS_QPM_1_NO_SYS_RED",
    /* IPS_QPM_1_SYS_RED         */ "IPS_QPM_1_SYS_RED",
    /* IPS_QPM_2_NO_SYS_RED      */ "IPS_QPM_2_NO_SYS_RED",
    /* IPS_QPM_2_SYS_RED         */ "IPS_QPM_2_SYS_RED",
    /* IPS_QPRI                  */ "IPS_QPRI",
    /* IPS_QPRISEL               */ "IPS_QPRISEL",
    /* IPS_QSIZE_TH              */ "IPS_QSIZE_TH",
    /* IPS_QSPM                  */ "IPS_QSPM",
    /* IPS_QSZ                   */ "IPS_QSZ",
    /* IPS_QSZTH                 */ "IPS_QSZTH",
    /* IPS_QTYPE                 */ "IPS_QTYPE",
    /* IPS_QUEUE_DESCRIPTOR_TABLE */ "IPS_QUEUE_DESCRIPTOR_TABLE",
    /* IPS_QUEUE_PRIORITY_TABLE  */ "IPS_QUEUE_PRIORITY_TABLE",
    /* IPS_QUEUE_SIZE_BASED_THRESHOLDS_TABLE */ "IPS_QUEUE_SIZE_BASED_THRESHOLDS_TABLE",
    /* IPS_QUEUE_SIZE_TABLE      */ "IPS_QUEUE_SIZE_TABLE",
    /* IPS_QUEUE_TYPE_LOOKUP_TABLE */ "IPS_QUEUE_TYPE_LOOKUP_TABLE",
    /* IPS_Q_PRIORITY_BIT_MAP    */ "IPS_Q_PRIORITY_BIT_MAP",
    /* IPS_SFTH                  */ "IPS_SFTH",
    /* IPS_SLOW_FACTOR_TH        */ "IPS_SLOW_FACTOR_TH",
    /* IPS_SLOW_FACTOR_THRESHOLDS_TABLE */ "IPS_SLOW_FACTOR_THRESHOLDS_TABLE",
    /* IPS_SPM                   */ "IPS_SPM",
    /* IPS_S_DQCQ_FIFO_MEMORY    */ "IPS_S_DQCQ_FIFO_MEMORY",
    /* IPS_TIME_STAMP_MEMORY     */ "IPS_TIME_STAMP_MEMORY",
    /* IPTE_CLIENT_CAL           */ "IPTE_CLIENT_CAL",
    /* IPTE_CLIENT_CAL1          */ "IPTE_CLIENT_CAL1",
    /* IPTE_PORT_CAL             */ "IPTE_PORT_CAL",
    /* IPTE_PORT_CAL1            */ "IPTE_PORT_CAL1",
    /* IPTE_PORT_CONTEXT         */ "IPTE_PORT_CONTEXT",
    /* IPTE_PREFETCH_FIFO        */ "IPTE_PREFETCH_FIFO",
    /* IPTE_Q2C_MAP              */ "IPTE_Q2C_MAP",
    /* IPTE_QMAX_BUCKET          */ "IPTE_QMAX_BUCKET",
    /* IPTE_QMAX_BURST           */ "IPTE_QMAX_BURST",
    /* IPTE_QMAX_RATE            */ "IPTE_QMAX_RATE",
    /* IPTE_RESIDUAL_DB          */ "IPTE_RESIDUAL_DB",
    /* IPTE_RRPC                 */ "IPTE_RRPC",
    /* IPTE_TX_STATS             */ "IPTE_TX_STATS",
    /* IPTE_WDRR_CREDIT_CFG      */ "IPTE_WDRR_CREDIT_CFG",
    /* IPTE_WDRR_STATE           */ "IPTE_WDRR_STATE",
    /* IPT_ARAD_SNP_MIR_STAMP_EN */ "IPT_ARAD_SNP_MIR_STAMP_EN",
    /* IPT_ARAD_SNP_MIR_STAMP_VALUES */ "IPT_ARAD_SNP_MIR_STAMP_VALUES",
    /* IPT_BDQ                   */ "IPT_BDQ",
    /* IPT_CGM_S_2D_CMD_RXI      */ "IPT_CGM_S_2D_CMD_RXI",
    /* IPT_CGM_TX_CMD_RXI        */ "IPT_CGM_TX_CMD_RXI",
    /* IPT_DBLF                  */ "IPT_DBLF",
    /* IPT_DDEL_EOBFIF           */ "IPT_DDEL_EOBFIF",
    /* IPT_DQCF                  */ "IPT_DQCF",
    /* IPT_DRAM_MIX_RET_BANK     */ "IPT_DRAM_MIX_RET_BANK",
    /* IPT_DRAM_MIX_RET_DATA     */ "IPT_DRAM_MIX_RET_DATA",
    /* IPT_EGQCTL                */ "IPT_EGQCTL",
    /* IPT_EGQDATA               */ "IPT_EGQDATA",
    /* IPT_EGQ_TXQ_RD_ADDR       */ "IPT_EGQ_TXQ_RD_ADDR",
    /* IPT_EGQ_TXQ_WR_ADDR       */ "IPT_EGQ_TXQ_WR_ADDR",
    /* IPT_FDTCTL                */ "IPT_FDTCTL",
    /* IPT_FDTDATA               */ "IPT_FDTDATA",
    /* IPT_FDT_TXQ_RD_ADDR       */ "IPT_FDT_TXQ_RD_ADDR",
    /* IPT_FDT_TXQ_WR_ADDR       */ "IPT_FDT_TXQ_WR_ADDR",
    /* IPT_GCI_BACKOFF_MASK      */ "IPT_GCI_BACKOFF_MASK",
    /* IPT_IPT_0_DEST_PIPE_MAPPING_2_FDT */ "IPT_IPT_0_DEST_PIPE_MAPPING_2_FDT",
    /* IPT_IPT_1_DEST_PIPE_MAPPING_2_FDT */ "IPT_IPT_1_DEST_PIPE_MAPPING_2_FDT",
    /* IPT_ITE_FABRIC_PEF        */ "IPT_ITE_FABRIC_PEF",
    /* IPT_ITE_FABRIC_WDF        */ "IPT_ITE_FABRIC_WDF",
    /* IPT_ITM_TO_OTM_MAP        */ "IPT_ITM_TO_OTM_MAP",
    /* IPT_MAX_LATENCY           */ "IPT_MAX_LATENCY",
    /* IPT_MEM_80000             */ "IPT_MEM_80000",
    /* IPT_MIX_MOP_DESC          */ "IPT_MIX_MOP_DESC",
    /* IPT_MIX_OCB_REQ           */ "IPT_MIX_OCB_REQ",
    /* IPT_MIX_SOP_DESC          */ "IPT_MIX_SOP_DESC",
    /* IPT_MOP_MIX_SELFIF        */ "IPT_MOP_MIX_SELFIF",
    /* IPT_MOP_MMU               */ "IPT_MOP_MMU",
    /* IPT_MOP_SELFIF            */ "IPT_MOP_SELFIF",
    /* IPT_OCB_MIX_RET_DATA      */ "IPT_OCB_MIX_RET_DATA",
    /* IPT_OCB_MOP_DESC          */ "IPT_OCB_MOP_DESC",
    /* IPT_OCB_ONLY_OR_MIX_AND_IQ_MS_ARB */ "IPT_OCB_ONLY_OR_MIX_AND_IQ_MS_ARB",
    /* IPT_OCB_ONLY_RET_DATA     */ "IPT_OCB_ONLY_RET_DATA",
    /* IPT_OCB_SOP_DESC          */ "IPT_OCB_SOP_DESC",
    /* IPT_PCP_ACF               */ "IPT_PCP_ACF",
    /* IPT_PCP_CFG               */ "IPT_PCP_CFG",
    /* IPT_PCQ                   */ "IPT_PCQ",
    /* IPT_PDQ_BLOCK_MATRIX      */ "IPT_PDQ_BLOCK_MATRIX",
    /* IPT_PEND_BUFF_FIFO        */ "IPT_PEND_BUFF_FIFO",
    /* IPT_PER_DTQ_GIPT_CFG      */ "IPT_PER_DTQ_GIPT_CFG",
    /* IPT_PER_GIPT_SHAPER_CFG   */ "IPT_PER_GIPT_SHAPER_CFG",
    /* IPT_PER_SHAPER_CFG        */ "IPT_PER_SHAPER_CFG",
    /* IPT_PRIORITY_BITS_MAPPING_2_FDT */ "IPT_PRIORITY_BITS_MAPPING_2_FDT",
    /* IPT_PRIORITY_BITS_MAP_2_FDT */ "IPT_PRIORITY_BITS_MAP_2_FDT",
    /* IPT_RDF_MIXD_FIFO         */ "IPT_RDF_MIXD_FIFO",
    /* IPT_RDF_SRAM_FIFO         */ "IPT_RDF_SRAM_FIFO",
    /* IPT_RRF_SRAM              */ "IPT_RRF_SRAM",
    /* IPT_SCS_EOBFIF_MIX        */ "IPT_SCS_EOBFIF_MIX",
    /* IPT_SCS_EOBFIF_SRM        */ "IPT_SCS_EOBFIF_SRM",
    /* IPT_SCS_OCB_EOBFIF        */ "IPT_SCS_OCB_EOBFIF",
    /* IPT_SCS_SELFIF            */ "IPT_SCS_SELFIF",
    /* IPT_SHAPER_FMC_CFG        */ "IPT_SHAPER_FMC_CFG",
    /* IPT_SNP_MIR_CMD_MAP       */ "IPT_SNP_MIR_CMD_MAP",
    /* IPT_SOP_MMU               */ "IPT_SOP_MMU",
    /* IPT_SRAM_DEL_Q            */ "IPT_SRAM_DEL_Q",
    /* IPT_S_2D_DBLF             */ "IPT_S_2D_DBLF",
    /* IPT_S_2D_DQCF             */ "IPT_S_2D_DQCF",
    /* IPT_S_2D_PEND_BUFF_FIFO   */ "IPT_S_2D_PEND_BUFF_FIFO",
    /* IPT_TDM_BIT_MAPPING_2_FDT */ "IPT_TDM_BIT_MAPPING_2_FDT",
    /* IPV4_IN_IPV6_PREFIX_MATCH_TABLE */ "IPV4_IN_IPV6_PREFIX_MATCH",
    /* IPV6_PROXY_ENABLE_TABLE   */ "IPV6_PROXY_ENABLE",
    /* IP_MULTICAST_TCAM         */ "IP_MULTICAST_TCAM",
    /* IP_OPTION_CONTROL_PROFILE_TABLE */ "IP_OPTION_CONTROL_PROFILE_TABLE",
    /* IP_PROTO_MAP              */ "IP_PROTO_MAP",
    /* IP_PROTO_MAP_PIPE0        */ "IP_PROTO_MAP_PIPE0",
    /* IP_PROTO_MAP_PIPE1        */ "IP_PROTO_MAP_PIPE1",
    /* IP_PROTO_MAP_PIPE2        */ "IP_PROTO_MAP_PIPE2",
    /* IP_PROTO_MAP_PIPE3        */ "IP_PROTO_MAP_PIPE3",
    /* IP_TO_INT_CN_MAPPING      */ "IP_TO_INT_CN_MAPPING",
    /* IQMT_BDBLL                */ "IQMT_BDBLL",
    /* IQMT_EGR_RPT_CPM          */ "IQMT_EGR_RPT_CPM",
    /* IQMT_EGR_RPT_HAPM         */ "IQMT_EGR_RPT_HAPM",
    /* IQMT_EGR_RPT_PCM          */ "IQMT_EGR_RPT_PCM",
    /* IQMT_FLUSCNT              */ "IQMT_FLUSCNT",
    /* IQMT_ING_RPT_CPM          */ "IQMT_ING_RPT_CPM",
    /* IQMT_ING_RPT_HAPM         */ "IQMT_ING_RPT_HAPM",
    /* IQMT_ING_RPT_PCM          */ "IQMT_ING_RPT_PCM",
    /* IQMT_MEM_300000           */ "IQMT_MEM_300000",
    /* IQMT_MNUSCNT              */ "IQMT_MNUSCNT",
    /* IQMT_PDM_0                */ "IQMT_PDM_0",
    /* IQMT_PDM_1                */ "IQMT_PDM_1",
    /* IQMT_PDM_2                */ "IQMT_PDM_2",
    /* IQMT_PDM_3                */ "IQMT_PDM_3",
    /* IQMT_PDM_4                */ "IQMT_PDM_4",
    /* IQMT_PDM_5                */ "IQMT_PDM_5",
    /* IQM_BDBLL                 */ "IQM_BDBLL",
    /* IQM_CNG_QUE_SET           */ "IQM_CNG_QUE_SET",
    /* IQM_CNRED                 */ "IQM_CNRED",
    /* IQM_CNTCMD_CPM            */ "IQM_CNTCMD_CPM",
    /* IQM_CNTCMD_HAPM           */ "IQM_CNTCMD_HAPM",
    /* IQM_CNTCMD_PCM            */ "IQM_CNTCMD_PCM",
    /* IQM_CPDMD                 */ "IQM_CPDMD",
    /* IQM_CPDMD_SMP_OFF         */ "IQM_CPDMD_SMP_OFF",
    /* IQM_CPDMD_SMP_ON          */ "IQM_CPDMD_SMP_ON",
    /* IQM_CPDMS                 */ "IQM_CPDMS",
    /* IQM_CPDMS_SMP_OFF         */ "IQM_CPDMS_SMP_OFF",
    /* IQM_CPDMS_SMP_ON          */ "IQM_CPDMS_SMP_ON",
    /* IQM_CPPRM                 */ "IQM_CPPRM",
    /* IQM_CRDTDIS               */ "IQM_CRDTDIS",
    /* IQM_DBFFM                 */ "IQM_DBFFM",
    /* IQM_DELFFM                */ "IQM_DELFFM",
    /* IQM_DEQ_FRDB              */ "IQM_DEQ_FRDB",
    /* IQM_ENQ_FRDB              */ "IQM_ENQ_FRDB",
    /* IQM_FADTT                 */ "IQM_FADTT",
    /* IQM_FLUSCNT               */ "IQM_FLUSCNT",
    /* IQM_FRDMT                 */ "IQM_FRDMT",
    /* IQM_GRSPRM                */ "IQM_GRSPRM",
    /* IQM_IPPPM                 */ "IQM_IPPPM",
    /* IQM_IQM_READ_PENDING_FIFO */ "IQM_IQM_READ_PENDING_FIFO",
    /* IQM_IRPP_CNTCMD_CPM       */ "IQM_IRPP_CNTCMD_CPM",
    /* IQM_IRPP_CNTCMD_HAPM      */ "IQM_IRPP_CNTCMD_HAPM",
    /* IQM_IRPP_CNTCMD_PCM       */ "IQM_IRPP_CNTCMD_PCM",
    /* IQM_IRR_RXI               */ "IQM_IRR_RXI",
    /* IQM_ITMPM                 */ "IQM_ITMPM",
    /* IQM_MC_FADTT              */ "IQM_MC_FADTT",
    /* IQM_MEM_1400000           */ "IQM_MEM_1400000",
    /* IQM_MEM_1600000           */ "IQM_MEM_1600000",
    /* IQM_MEM_1800000           */ "IQM_MEM_1800000",
    /* IQM_MEM_8000000           */ "IQM_MEM_8000000",
    /* IQM_MEM_9600000           */ "IQM_MEM_9600000",
    /* IQM_MEM_9700000           */ "IQM_MEM_9700000",
    /* IQM_MEM_7E00000           */ "IQM_MEM_7E00000",
    /* IQM_MNUSCNT               */ "IQM_MNUSCNT",
    /* IQM_NIFTCM                */ "IQM_NIFTCM",
    /* IQM_OCBPRM                */ "IQM_OCBPRM",
    /* IQM_PACK_MODE             */ "IQM_PACK_MODE",
    /* IQM_PAKCET_DESCRIPTOR_MEMORY_A_DYNAMIC */ "IQM_PAKCET_DESCRIPTOR_MEMORY_A_DYNAMIC",
    /* IQM_PAKCET_DESCRIPTOR_MEMORY_B_DYNAMIC */ "IQM_PAKCET_DESCRIPTOR_MEMORY_B_DYNAMIC",
    /* IQM_PAKCET_DESCRIPTOR_MEMORY_ECC_DYNAMIC */ "IQM_PAKCET_DESCRIPTOR_MEMORY_ECC_DYNAMIC",
    /* IQM_PDM                   */ "IQM_PDM",
    /* IQM_PDQ_SEQ_NUM           */ "IQM_PDQ_SEQ_NUM",
    /* IQM_PG_TC_BITMAP          */ "IQM_PG_TC_BITMAP",
    /* IQM_PQDMD                 */ "IQM_PQDMD",
    /* IQM_PQDMS                 */ "IQM_PQDMS",
    /* IQM_PQRED                 */ "IQM_PQRED",
    /* IQM_PQWQ                  */ "IQM_PQWQ",
    /* IQM_QM_RPRT_FIFO          */ "IQM_QM_RPRT_FIFO",
    /* IQM_SCH_CCCP              */ "IQM_SCH_CCCP",
    /* IQM_SCH_CPM               */ "IQM_SCH_CPM",
    /* IQM_SCH_HAPM              */ "IQM_SCH_HAPM",
    /* IQM_SCH_HCE               */ "IQM_SCH_HCE",
    /* IQM_SCH_PCM               */ "IQM_SCH_PCM",
    /* IQM_SCRBUFFTH             */ "IQM_SCRBUFFTH",
    /* IQM_SPRDPRM               */ "IQM_SPRDPRM",
    /* IQM_SRCQRNG               */ "IQM_SRCQRNG",
    /* IQM_SRDPRB                */ "IQM_SRDPRB",
    /* IQM_TAIL                  */ "IQM_TAIL",
    /* IQM_TO_DRAM_STATE         */ "IQM_TO_DRAM_STATE",
    /* IQM_TO_FABRIC_STATE       */ "IQM_TO_FABRIC_STATE",
    /* IQM_TX_CMD_ORDER_FIFO     */ "IQM_TX_CMD_ORDER_FIFO",
    /* IQM_VQFCPR_MA             */ "IQM_VQFCPR_MA",
    /* IQM_VQFCPR_MB             */ "IQM_VQFCPR_MB",
    /* IQM_VQFCPR_MC             */ "IQM_VQFCPR_MC",
    /* IQM_VQFCPR_MD             */ "IQM_VQFCPR_MD",
    /* IQM_VQFCPR_ME             */ "IQM_VQFCPR_ME",
    /* IQM_VQFCPR_MF             */ "IQM_VQFCPR_MF",
    /* IQM_VQPR_MA               */ "IQM_VQPR_MA",
    /* IQM_VQPR_MB               */ "IQM_VQPR_MB",
    /* IQM_VQPR_MC               */ "IQM_VQPR_MC",
    /* IQM_VQPR_MD               */ "IQM_VQPR_MD",
    /* IQM_VQPR_ME               */ "IQM_VQPR_ME",
    /* IQM_VQPR_MF               */ "IQM_VQPR_MF",
    /* IQM_VSQA_AVRG             */ "IQM_VSQA_AVRG",
    /* IQM_VSQA_FC_PRM           */ "IQM_VSQA_FC_PRM",
    /* IQM_VSQA_MX_OC            */ "IQM_VSQA_MX_OC",
    /* IQM_VSQA_PQWQ             */ "IQM_VSQA_PQWQ",
    /* IQM_VSQA_PRM              */ "IQM_VSQA_PRM",
    /* IQM_VSQA_QSZ              */ "IQM_VSQA_QSZ",
    /* IQM_VSQA_RC               */ "IQM_VSQA_RC",
    /* IQM_VSQB_AVRG             */ "IQM_VSQB_AVRG",
    /* IQM_VSQB_FC_PRM           */ "IQM_VSQB_FC_PRM",
    /* IQM_VSQB_MX_OC            */ "IQM_VSQB_MX_OC",
    /* IQM_VSQB_PQWQ             */ "IQM_VSQB_PQWQ",
    /* IQM_VSQB_PRM              */ "IQM_VSQB_PRM",
    /* IQM_VSQB_QSZ              */ "IQM_VSQB_QSZ",
    /* IQM_VSQB_RC               */ "IQM_VSQB_RC",
    /* IQM_VSQC_AVRG             */ "IQM_VSQC_AVRG",
    /* IQM_VSQC_FC_PRM           */ "IQM_VSQC_FC_PRM",
    /* IQM_VSQC_MX_OC            */ "IQM_VSQC_MX_OC",
    /* IQM_VSQC_PQWQ             */ "IQM_VSQC_PQWQ",
    /* IQM_VSQC_PRM              */ "IQM_VSQC_PRM",
    /* IQM_VSQC_QSZ              */ "IQM_VSQC_QSZ",
    /* IQM_VSQC_RC               */ "IQM_VSQC_RC",
    /* IQM_VSQDRC_A              */ "IQM_VSQDRC_A",
    /* IQM_VSQDRC_B              */ "IQM_VSQDRC_B",
    /* IQM_VSQDRC_C              */ "IQM_VSQDRC_C",
    /* IQM_VSQDRC_D              */ "IQM_VSQDRC_D",
    /* IQM_VSQDRC_E              */ "IQM_VSQDRC_E",
    /* IQM_VSQDRC_F              */ "IQM_VSQDRC_F",
    /* IQM_VSQD_AVRG             */ "IQM_VSQD_AVRG",
    /* IQM_VSQD_FC_PRM           */ "IQM_VSQD_FC_PRM",
    /* IQM_VSQD_MX_OC            */ "IQM_VSQD_MX_OC",
    /* IQM_VSQD_PQWQ             */ "IQM_VSQD_PQWQ",
    /* IQM_VSQD_PRM              */ "IQM_VSQD_PRM",
    /* IQM_VSQD_QSZ              */ "IQM_VSQD_QSZ",
    /* IQM_VSQD_RC               */ "IQM_VSQD_RC",
    /* IQM_VSQE_AVRG             */ "IQM_VSQE_AVRG",
    /* IQM_VSQE_FC_PRM           */ "IQM_VSQE_FC_PRM",
    /* IQM_VSQE_MAP              */ "IQM_VSQE_MAP",
    /* IQM_VSQE_MX_OC            */ "IQM_VSQE_MX_OC",
    /* IQM_VSQE_PQWQ             */ "IQM_VSQE_PQWQ",
    /* IQM_VSQE_PRM              */ "IQM_VSQE_PRM",
    /* IQM_VSQE_QSZ              */ "IQM_VSQE_QSZ",
    /* IQM_VSQE_RC               */ "IQM_VSQE_RC",
    /* IQM_VSQF_AVRG             */ "IQM_VSQF_AVRG",
    /* IQM_VSQF_FC_PRM           */ "IQM_VSQF_FC_PRM",
    /* IQM_VSQF_MAP              */ "IQM_VSQF_MAP",
    /* IQM_VSQF_MX_OC            */ "IQM_VSQF_MX_OC",
    /* IQM_VSQF_PQWQ             */ "IQM_VSQF_PQWQ",
    /* IQM_VSQF_PRM              */ "IQM_VSQF_PRM",
    /* IQM_VSQF_QSZ              */ "IQM_VSQF_QSZ",
    /* IQM_VSQF_RC               */ "IQM_VSQF_RC",
    /* IQM_VSQ_A_MX_OC           */ "IQM_VSQ_A_MX_OC",
    /* IQM_VSQ_B_MX_OC           */ "IQM_VSQ_B_MX_OC",
    /* IQM_VSQ_C_MX_OC           */ "IQM_VSQ_C_MX_OC",
    /* IQM_VSQ_D_MX_OC           */ "IQM_VSQ_D_MX_OC",
    /* IQM_VSQ_E_MX_OC           */ "IQM_VSQ_E_MX_OC",
    /* IQM_VSQ_F_MX_OC           */ "IQM_VSQ_F_MX_OC",
    /* IQM_VSQ_PG_PRM            */ "IQM_VSQ_PG_PRM",
    /* IQM_VS_QA_AVG             */ "IQM_VS_QA_AVG",
    /* IQM_VS_QA_QSZ             */ "IQM_VS_QA_QSZ",
    /* IQM_VS_QB_AVG             */ "IQM_VS_QB_AVG",
    /* IQM_VS_QB_QSZ             */ "IQM_VS_QB_QSZ",
    /* IQM_VS_QC_AVG             */ "IQM_VS_QC_AVG",
    /* IQM_VS_QC_QSZ             */ "IQM_VS_QC_QSZ",
    /* IQM_VS_QD_AVG             */ "IQM_VS_QD_AVG",
    /* IQM_VS_QD_QSZ             */ "IQM_VS_QD_QSZ",
    /* IQM_VS_QE_AVG             */ "IQM_VS_QE_AVG",
    /* IQM_VS_QE_QSZ             */ "IQM_VS_QE_QSZ",
    /* IQM_VS_QF_AVG             */ "IQM_VS_QF_AVG",
    /* IQM_VS_QF_QSZ             */ "IQM_VS_QF_QSZ",
    /* IRE_CPU_CTXT_MAP          */ "IRE_CPU_CTXT_MAP",
    /* IRE_CPU_TDM_CTXT_MAP      */ "IRE_CPU_TDM_CTXT_MAP",
    /* IRE_CTXT_MAP              */ "IRE_CTXT_MAP",
    /* IRE_CTXT_MEM_CONTROL      */ "IRE_CTXT_MEM_CONTROL",
    /* IRE_CTXT_MEM_CTRL         */ "IRE_CTXT_MEM_CTRL",
    /* IRE_CTXT_MEM_DATA         */ "IRE_CTXT_MEM_DATA",
    /* IRE_HPF_MEM               */ "IRE_HPF_MEM",
    /* IRE_HPF_MEM_CONTROL       */ "IRE_HPF_MEM_CONTROL",
    /* IRE_HPF_MEM_DATA          */ "IRE_HPF_MEM_DATA",
    /* IRE_IPSEC_RXI_MEM         */ "IRE_IPSEC_RXI_MEM",
    /* IRE_LAST_RECEIVED_PACKET  */ "IRE_LAST_RECEIVED_PACKET",
    /* IRE_MEM_1_INTERNAL        */ "IRE_MEM_1_INTERNAL",
    /* IRE_MEM_2_INTERNAL        */ "IRE_MEM_2_INTERNAL",
    /* IRE_MEM_3_INTERNAL        */ "IRE_MEM_3_INTERNAL",
    /* IRE_MEM_4_INTERNAL        */ "IRE_MEM_4_INTERNAL",
    /* IRE_MEM_5_INTERNAL        */ "IRE_MEM_5_INTERNAL",
    /* IRE_MEM_6_INTERNAL        */ "IRE_MEM_6_INTERNAL",
    /* IRE_MEM_7_INTERNAL        */ "IRE_MEM_7_INTERNAL",
    /* IRE_MEM_8_INTERNAL        */ "IRE_MEM_8_INTERNAL",
    /* IRE_MEM_D0000             */ "IRE_MEM_D0000",
    /* IRE_MEM_F0000             */ "IRE_MEM_F0000",
    /* IRE_NIF_CTXT_MAP          */ "IRE_NIF_CTXT_MAP",
    /* IRE_NIF_PORT_MAP          */ "IRE_NIF_PORT_MAP",
    /* IRE_NIF_PORT_TO_CTXT_BIT_MAP */ "IRE_NIF_PORT_TO_CTXT_BIT_MAP",
    /* IRE_NIF_RXI_MEM           */ "IRE_NIF_RXI_MEM",
    /* IRE_NIF_RXI_MEM_DATA      */ "IRE_NIF_RXI_MEM_DATA",
    /* IRE_NIF_TDM_CTXT_MAP      */ "IRE_NIF_TDM_CTXT_MAP",
    /* IRE_NIF_TDM_RXI_MEM       */ "IRE_NIF_TDM_RXI_MEM",
    /* IRE_NIF_TDM_RXI_MEM_CONTROL */ "IRE_NIF_TDM_RXI_MEM_CONTROL",
    /* IRE_NIF_TDM_RXI_MEM_DATA  */ "IRE_NIF_TDM_RXI_MEM_DATA",
    /* IRE_PEF_MEM_CTRL          */ "IRE_PEF_MEM_CTRL",
    /* IRE_PEF_MEM_DATA          */ "IRE_PEF_MEM_DATA",
    /* IRE_PKT_SRC_TO_CHANNEL_MAP */ "IRE_PKT_SRC_TO_CHANNEL_MAP",
    /* IRE_PORT_TO_BASE_ADDRESS_MAP */ "IRE_PORT_TO_BASE_ADDRESS_MAP",
    /* IRE_PPLB_CFG              */ "IRE_PPLB_CFG",
    /* IRE_RCY_CTXT_MAP          */ "IRE_RCY_CTXT_MAP",
    /* IRE_RCY_RXI_MEM           */ "IRE_RCY_RXI_MEM",
    /* IRE_RCY_RXI_MEM_CONTROL   */ "IRE_RCY_RXI_MEM_CONTROL",
    /* IRE_RCY_RXI_MEM_DATA      */ "IRE_RCY_RXI_MEM_DATA",
    /* IRE_SAT_RXI_MEM           */ "IRE_SAT_RXI_MEM",
    /* IRE_SAT_TDM_CTXT_MAP      */ "IRE_SAT_TDM_CTXT_MAP",
    /* IRE_TAG_SWAP_0_CFG        */ "IRE_TAG_SWAP_0_CFG",
    /* IRE_TAG_SWAP_1_CFG        */ "IRE_TAG_SWAP_1_CFG",
    /* IRE_TAG_SWAP_CFG          */ "IRE_TAG_SWAP_CFG",
    /* IRE_TDM_CONFIG            */ "IRE_TDM_CONFIG",
    /* IRE_WDF_MEM_CONTROL       */ "IRE_WDF_MEM_CONTROL",
    /* IRE_WDF_MEM_CTRL          */ "IRE_WDF_MEM_CTRL",
    /* IRE_WDF_MEM_DATA          */ "IRE_WDF_MEM_DATA",
    /* IRR_DESTINATION_TABLE     */ "IRR_DESTINATION_TABLE",
    /* IRR_FLOW_TABLE            */ "IRR_FLOW_TABLE",
    /* IRR_FREE_PCB_MEMORY       */ "IRR_FREE_PCB_MEMORY",
    /* IRR_IRDB                  */ "IRR_IRDB",
    /* IRR_ISF_MEMORY            */ "IRR_ISF_MEMORY",
    /* IRR_IS_FREE_PCB_MEMORY    */ "IRR_IS_FREE_PCB_MEMORY",
    /* IRR_IS_PCB_LINK_TABLE     */ "IRR_IS_PCB_LINK_TABLE",
    /* IRR_IS_PC_MEMORY          */ "IRR_IS_PC_MEMORY",
    /* IRR_LAG_MAPPING           */ "IRR_LAG_MAPPING",
    /* IRR_LAG_NEXT_MEMBER       */ "IRR_LAG_NEXT_MEMBER",
    /* IRR_LAG_TO_LAG_RANGE      */ "IRR_LAG_TO_LAG_RANGE",
    /* IRR_MCDB                  */ "IRR_MCDB",
    /* IRR_MCDB_EGRESS_FORMAT_0  */ "IRR_MCDB_EGRESS_FORMAT_0",
    /* IRR_MCDB_EGRESS_FORMAT_1  */ "IRR_MCDB_EGRESS_FORMAT_1",
    /* IRR_MCDB_EGRESS_FORMAT_2  */ "IRR_MCDB_EGRESS_FORMAT_2",
    /* IRR_MCDB_EGRESS_FORMAT_3  */ "IRR_MCDB_EGRESS_FORMAT_3",
    /* IRR_MCDB_EGRESS_FORMAT_4  */ "IRR_MCDB_EGRESS_FORMAT_4",
    /* IRR_MCDB_EGRESS_FORMAT_5  */ "IRR_MCDB_EGRESS_FORMAT_5",
    /* IRR_MCDB_EGRESS_FORMAT_6  */ "IRR_MCDB_EGRESS_FORMAT_6",
    /* IRR_MCDB_EGRESS_FORMAT_7  */ "IRR_MCDB_EGRESS_FORMAT_7",
    /* IRR_MCDB_EGRESS_FORMAT_2_PP */ "IRR_MCDB_EGRESS_FORMAT_2_PP",
    /* IRR_MCDB_EGRESS_SPECIAL_FORMAT */ "IRR_MCDB_EGRESS_SPECIAL_FORMAT",
    /* IRR_MCDB_EGRESS_TDM_FORMAT */ "IRR_MCDB_EGRESS_TDM_FORMAT",
    /* IRR_MCR_MEMORY            */ "IRR_MCR_MEMORY",
    /* IRR_MEM_300000            */ "IRR_MEM_300000",
    /* IRR_MEM_340000            */ "IRR_MEM_340000",
    /* IRR_MEM_3C0000            */ "IRR_MEM_3C0000",
    /* IRR_PCB_LINK_TABLE        */ "IRR_PCB_LINK_TABLE",
    /* IRR_PC_MEMORY             */ "IRR_PC_MEMORY",
    /* IRR_QUEUE_IS_OCB_COMMITTED */ "IRR_QUEUE_IS_OCB_COMMITTED",
    /* IRR_SMOOTH_DIVISION       */ "IRR_SMOOTH_DIVISION",
    /* IRR_SNOOP_MIRROR_DEST_TABLE */ "IRR_SNOOP_MIRROR_DEST_TABLE",
    /* IRR_SNOOP_MIRROR_TABLE_0  */ "IRR_SNOOP_MIRROR_TABLE_0",
    /* IRR_SNOOP_MIRROR_TABLE_1  */ "IRR_SNOOP_MIRROR_TABLE_1",
    /* IRR_SNOOP_MIRROR_TM_TABLE */ "IRR_SNOOP_MIRROR_TM_TABLE",
    /* IRR_STACK_FEC_RESOLVE     */ "IRR_STACK_FEC_RESOLVE",
    /* IRR_STACK_TRUNK_RESOLVE   */ "IRR_STACK_TRUNK_RESOLVE",
    /* IRR_TRAFFIC_CLASS_MAPPING */ "IRR_TRAFFIC_CLASS_MAPPING",
    /* IRR_TRAFFIC_CLASS_MAPPING_0 */ "IRR_TRAFFIC_CLASS_MAPPING_0",
    /* IRR_TRAFFIC_CLASS_MAPPING_1 */ "IRR_TRAFFIC_CLASS_MAPPING_1",
    /* ISBS_PORT_TO_PIPE_MAPPING */ "ISBS_PORT_TO_PIPE_MAPPING",
    /* ISEC_BYPASS_FILTER_TABLE  */ "ISEC_BYPASS_FILTER_TABLE",
    /* ISEC_DEBUG_RAM            */ "ISEC_DEBUG_RAM",
    /* ISEC_SA_KEY_TABLE         */ "ISEC_SA_KEY_TABLE",
    /* ISEC_SA_TABLE             */ "ISEC_SA_TABLE",
    /* ISEC_SC_TABLE             */ "ISEC_SC_TABLE",
    /* ISM_SER_FIFO              */ "ISM_SER_FIFO",
    /* IS_TDM_CALENDAR0          */ "IS_TDM_CALENDAR0",
    /* IS_TDM_CALENDAR1          */ "IS_TDM_CALENDAR1",
    /* IS_TDM_CALENDAR0_PIPE0    */ "IS_TDM_CALENDAR0_PIPE0",
    /* IS_TDM_CALENDAR0_PIPE1    */ "IS_TDM_CALENDAR0_PIPE1",
    /* IS_TDM_CALENDAR0_PIPE2    */ "IS_TDM_CALENDAR0_PIPE2",
    /* IS_TDM_CALENDAR0_PIPE3    */ "IS_TDM_CALENDAR0_PIPE3",
    /* IS_TDM_CALENDAR1_PIPE0    */ "IS_TDM_CALENDAR1_PIPE0",
    /* IS_TDM_CALENDAR1_PIPE1    */ "IS_TDM_CALENDAR1_PIPE1",
    /* IS_TDM_CALENDAR1_PIPE2    */ "IS_TDM_CALENDAR1_PIPE2",
    /* IS_TDM_CALENDAR1_PIPE3    */ "IS_TDM_CALENDAR1_PIPE3",
    /* ITE_ACF                   */ "ITE_ACF",
    /* ITE_BDM                   */ "ITE_BDM",
    /* ITE_MAX_LATENCY           */ "ITE_MAX_LATENCY",
    /* ITE_SNP_MIRR_CMD_MAP      */ "ITE_SNP_MIRR_CMD_MAP",
    /* ITE_SNP_MIRR_SYS_HEADER_INFO */ "ITE_SNP_MIRR_SYS_HEADER_INFO",
    /* ITPP_MAX_LATENCY          */ "ITPP_MAX_LATENCY",
    /* ITPP_PACKET_LATENCY_MEASUREMENT */ "ITPP_PACKET_LATENCY_MEASUREMENT",
    /* ITPP_SNIFF_SYS_HEADER_INFO */ "ITPP_SNIFF_SYS_HEADER_INFO",
    /* ITPP_VOQ_QUARTET          */ "ITPP_VOQ_QUARTET",
    /* KAPS_BBS_BUCKET_MEMORY    */ "KAPS_BBS_BUCKET_MEMORY",
    /* KAPS_BUCKET_MAP_MEMORY    */ "KAPS_BUCKET_MAP_MEMORY",
    /* KAPS_BUCKET_MEMORY        */ "KAPS_BUCKET_MEMORY",
    /* KAPS_RPB_ADS              */ "KAPS_RPB_ADS",
    /* KAPS_RPB_TCAM_CPU_CMD     */ "KAPS_RPB_TCAM_CPU_CMD",
    /* KAPS_RPB_TCAM_CPU_COMMAND */ "KAPS_RPB_TCAM_CPU_COMMAND",
    /* KAPS_RPB_TCAM_CPU_REP     */ "KAPS_RPB_TCAM_CPU_REP",
    /* KAPS_RPB_TCAM_CPU_REPLY   */ "KAPS_RPB_TCAM_CPU_REPLY",
    /* KAPS_RPB_TCAM_HIT_INDICATION */ "KAPS_RPB_TCAM_HIT_INDICATION",
    /* KAPS_TCAM_ECC_MEMORY      */ "KAPS_TCAM_ECC_MEMORY",
    /* KAPS_TCAM_HIT_INDICATION  */ "KAPS_TCAM_HIT_INDICATION",
    /* KAPS_TCM                  */ "KAPS_TCM",
    /* KNOWN_MCAST_BLOCK_MASK    */ "KNOWN_MCAST_BLOCK_MASK",
    /* L1_BK                     */ "L1_BK",
    /* L1_BP                     */ "L1_BP",
    /* L1_LA                     */ "L1_LA",
    /* L1_N0                     */ "L1_N0",
    /* L1_N1                     */ "L1_N1",
    /* L1_N2                     */ "L1_N2",
    /* L1_NG                     */ "L1_NG",
    /* L1_NM                     */ "L1_NM",
    /* L1_NP                     */ "L1_NP",
    /* L2MC                      */ "L2MC",
    /* L2X                       */ "L2_ENTRY",
    /* L2_BK                     */ "L2_BK",
    /* L2_BP                     */ "L2_BP",
    /* L2_BULK                   */ "L2_BULK",
    /* L2_BULK_MATCH_DATA        */ "L2_BULK_MATCH_DATA",
    /* L2_BULK_MATCH_MASK        */ "L2_BULK_MATCH_MASK",
    /* L2_BULK_MATCH_VLANS_PORT_A */ "L2_BULK_MATCH_VLANS_PORT_A",
    /* L2_BULK_MATCH_VLANS_PORT_B */ "L2_BULK_MATCH_VLANS_PORT_B",
    /* L2_BULK_REPLACE_DATA      */ "L2_BULK_REPLACE_DATA",
    /* L2_BULK_REPLACE_MASK      */ "L2_BULK_REPLACE_MASK",
    /* L2_ENDPOINT_ID            */ "L2_ENDPOINT_ID",
    /* L2_ENTRY_1                */ "L2_ENTRY_1",
    /* L2_ENTRY_2                */ "L2_ENTRY_2",
    /* L2_ENTRY_1_HIT_ONLY       */ "L2_ENTRY_1_HIT_ONLY",
    /* L2_ENTRY_2_HIT_ONLY       */ "L2_ENTRY_2_HIT_ONLY",
    /* L2_ENTRY_ISS_LP           */ "L2_ENTRY_ISS_LP",
    /* L2_ENTRY_LP               */ "L2_ENTRY_LP",
    /* L2_ENTRY_ONLY             */ "L2_ENTRY_ONLY",
    /* L2_ENTRY_ONLY_ECC         */ "L2_ENTRY_ONLY_ECC",
    /* L2_ENTRY_ONLY_TILE        */ "L2_ENTRY_ONLY_TILE",
    /* L2_ENTRY_OVERFLOW         */ "L2_ENTRY_OVERFLOW",
    /* L2_ENTRY_SCRATCH          */ "L2_ENTRY_SCRATCH",
    /* L2_ENTRY_TILE             */ "L2_ENTRY_TILE",
    /* L2_HITDA_ONLY             */ "L2_HITDA_ONLY",
    /* L2_HITDA_ONLY_X           */ "L2_HITDA_ONLY_X",
    /* L2_HITDA_ONLY_Y           */ "L2_HITDA_ONLY_Y",
    /* L2_HITSA_ONLY             */ "L2_HITSA_ONLY",
    /* L2_HITSA_ONLY_X           */ "L2_HITSA_ONLY_X",
    /* L2_HITSA_ONLY_Y           */ "L2_HITSA_ONLY_Y",
    /* L2_LA                     */ "L2_LA",
    /* L2_LEARN_INSERT_FAILURE   */ "L2_LEARN_INSERT_FAILURE",
    /* L2_MB                     */ "L2_MB",
    /* L2_MGMT_SER_FIFO          */ "L2_MGMT_SER_FIFO",
    /* L2_MOD_FIFO               */ "L2_MOD_FIFO",
    /* L2_N0                     */ "L2_N0",
    /* L2_N1                     */ "L2_N1",
    /* L2_N2                     */ "L2_N2",
    /* L2_NG                     */ "L2_NG",
    /* L2_NM                     */ "L2_NM",
    /* L2_NP                     */ "L2_NP",
    /* L2_USER_ENTRY             */ "L2_USER_ENTRY",
    /* L2_USER_ENTRY_DATA_ONLY   */ "L2_USER_ENTRY_DATA_ONLY",
    /* L2_USER_ENTRY_ONLY        */ "L2_USER_ENTRY_ONLY",
    /* L3_BK                     */ "L3_BK",
    /* L3_BP                     */ "L3_BP",
    /* L3_DEFIP                  */ "L3_DEFIP",
    /* L3_DEFIP_128              */ "L3_DEFIP_128",
    /* L3_DEFIP_128_DATA_ONLY    */ "L3_DEFIP_128_DATA_ONLY",
    /* L3_DEFIP_128_HIT_ONLY     */ "L3_DEFIP_128_HIT_ONLY",
    /* L3_DEFIP_128_HIT_ONLY_X   */ "L3_DEFIP_128_HIT_ONLY_X",
    /* L3_DEFIP_128_HIT_ONLY_Y   */ "L3_DEFIP_128_HIT_ONLY_Y",
    /* L3_DEFIP_128_ONLY         */ "L3_DEFIP_128_ONLY",
    /* L3_DEFIP_128_X            */ "L3_DEFIP_128_X",
    /* L3_DEFIP_128_Y            */ "L3_DEFIP_128_Y",
    /* L3_DEFIP_ALPM_ECC         */ "L3_DEFIP_ALPM_ECC",
    /* L3_DEFIP_ALPM_HIT_ONLY    */ "L3_DEFIP_ALPM_HIT_ONLY",
    /* L3_DEFIP_ALPM_HIT_ONLY_X  */ "L3_DEFIP_ALPM_HIT_ONLY_X",
    /* L3_DEFIP_ALPM_HIT_ONLY_Y  */ "L3_DEFIP_ALPM_HIT_ONLY_Y",
    /* L3_DEFIP_ALPM_IPV4        */ "L3_DEFIP_ALPM_IPV4",
    /* L3_DEFIP_ALPM_IPV4_1      */ "L3_DEFIP_ALPM_IPV4_1",
    /* L3_DEFIP_ALPM_IPV6_64     */ "L3_DEFIP_ALPM_IPV6_64",
    /* L3_DEFIP_ALPM_IPV6_128    */ "L3_DEFIP_ALPM_IPV6_128",
    /* L3_DEFIP_ALPM_IPV6_64_1   */ "L3_DEFIP_ALPM_IPV6_64_1",
    /* L3_DEFIP_ALPM_RAW         */ "L3_DEFIP_ALPM_RAW",
    /* L3_DEFIP_AUX_HITBIT_UPDATE */ "L3_DEFIP_AUX_HITBIT_UPDATE",
    /* L3_DEFIP_AUX_SCRATCH      */ "L3_DEFIP_AUX_SCRATCH",
    /* L3_DEFIP_AUX_TABLE        */ "L3_DEFIP_AUX_TABLE",
    /* L3_DEFIP_DATA_ONLY        */ "L3_DEFIP_DATA_ONLY",
    /* L3_DEFIP_HIT_ONLY         */ "L3_DEFIP_HIT_ONLY",
    /* L3_DEFIP_HIT_ONLY_X       */ "L3_DEFIP_HIT_ONLY_X",
    /* L3_DEFIP_HIT_ONLY_Y       */ "L3_DEFIP_HIT_ONLY_Y",
    /* L3_DEFIP_ONLY             */ "L3_DEFIP_ONLY",
    /* L3_DEFIP_PAIR_128         */ "L3_DEFIP_PAIR_128",
    /* L3_DEFIP_PAIR_128_DATA_ONLY */ "L3_DEFIP_PAIR_128_DATA_ONLY",
    /* L3_DEFIP_PAIR_128_HIT_ONLY */ "L3_DEFIP_PAIR_128_HIT_ONLY",
    /* L3_DEFIP_PAIR_128_HIT_ONLY_X */ "L3_DEFIP_PAIR_128_HIT_ONLY_X",
    /* L3_DEFIP_PAIR_128_HIT_ONLY_Y */ "L3_DEFIP_PAIR_128_HIT_ONLY_Y",
    /* L3_DEFIP_PAIR_128_ONLY    */ "L3_DEFIP_PAIR_128_ONLY",
    /* L3_DEFIP_X                */ "L3_DEFIP_X",
    /* L3_DEFIP_Y                */ "L3_DEFIP_Y",
    /* L3_ECMP                   */ "L3_ECMP",
    /* L3_ECMP_COUNT             */ "L3_ECMP_GROUP",
    /* L3_ECMP_RRLB_CNT          */ "L3_ECMP_GROUP_RRLB_CNT",
    /* L3_ECMP_RRLB_CNT_PIPE0    */ "L3_ECMP_GROUP_RRLB_CNT_PIPE0",
    /* L3_ECMP_RRLB_CNT_PIPE1    */ "L3_ECMP_GROUP_RRLB_CNT_PIPE1",
    /* L3_ECMP_RRLB_CNT_PIPE2    */ "L3_ECMP_GROUP_RRLB_CNT_PIPE2",
    /* L3_ECMP_RRLB_CNT_PIPE3    */ "L3_ECMP_GROUP_RRLB_CNT_PIPE3",
    /* L3_ENTRY_1                */ "L3_ENTRY_1",
    /* L3_ENTRY_2                */ "L3_ENTRY_2",
    /* L3_ENTRY_4                */ "L3_ENTRY_4",
    /* L3_ENTRY_1_HIT_ONLY       */ "L3_ENTRY_1_HIT_ONLY",
    /* L3_ENTRY_2_HIT_ONLY       */ "L3_ENTRY_2_HIT_ONLY",
    /* L3_ENTRY_4_HIT_ONLY       */ "L3_ENTRY_4_HIT_ONLY",
    /* L3_ENTRY_HIT_ONLY         */ "L3_ENTRY_HIT_ONLY",
    /* L3_ENTRY_HIT_ONLY_X       */ "L3_ENTRY_HIT_ONLY_X",
    /* L3_ENTRY_HIT_ONLY_Y       */ "L3_ENTRY_HIT_ONLY_Y",
    /* L3_ENTRY_IPV4_MULTICAST   */ "L3_ENTRY_IPV4_MULTICAST",
    /* L3_ENTRY_IPV4_MULTICAST_SCRATCH */ "L3_ENTRY_IPV4_MULTICAST_SCRATCH",
    /* L3_ENTRY_IPV4_MULTICAST_X */ "L3_ENTRY_IPV4_MULTICAST_X",
    /* L3_ENTRY_IPV4_MULTICAST_Y */ "L3_ENTRY_IPV4_MULTICAST_Y",
    /* L3_ENTRY_IPV4_UNICAST     */ "L3_ENTRY_IPV4_UNICAST",
    /* L3_ENTRY_IPV4_UNICAST_SCRATCH */ "L3_ENTRY_IPV4_UNICAST_SCRATCH",
    /* L3_ENTRY_IPV4_UNICAST_X   */ "L3_ENTRY_IPV4_UNICAST_X",
    /* L3_ENTRY_IPV4_UNICAST_Y   */ "L3_ENTRY_IPV4_UNICAST_Y",
    /* L3_ENTRY_IPV6_MULTICAST   */ "L3_ENTRY_IPV6_MULTICAST",
    /* L3_ENTRY_IPV6_MULTICAST_SCRATCH */ "L3_ENTRY_IPV6_MULTICAST_SCRATCH",
    /* L3_ENTRY_IPV6_MULTICAST_X */ "L3_ENTRY_IPV6_MULTICAST_X",
    /* L3_ENTRY_IPV6_MULTICAST_Y */ "L3_ENTRY_IPV6_MULTICAST_Y",
    /* L3_ENTRY_IPV6_UNICAST     */ "L3_ENTRY_IPV6_UNICAST",
    /* L3_ENTRY_IPV6_UNICAST_SCRATCH */ "L3_ENTRY_IPV6_UNICAST_SCRATCH",
    /* L3_ENTRY_IPV6_UNICAST_X   */ "L3_ENTRY_IPV6_UNICAST_X",
    /* L3_ENTRY_IPV6_UNICAST_Y   */ "L3_ENTRY_IPV6_UNICAST_Y",
    /* L3_ENTRY_ISS_LP           */ "L3_ENTRY_ISS_LP",
    /* L3_ENTRY_LP               */ "L3_ENTRY_LP",
    /* L3_ENTRY_ONLY             */ "L3_ENTRY_ONLY",
    /* L3_ENTRY_ONLY_ECC         */ "L3_ENTRY_ONLY_ECC",
    /* L3_ENTRY_VALID_ONLY       */ "L3_ENTRY_VALID_ONLY",
    /* L3_IIF                    */ "L3_IIF",
    /* L3_IIF_PROFILE            */ "L3_IIF_PROFILE",
    /* L3_IPMC                   */ "L3_IPMC",
    /* L3_IPMC_1                 */ "L3_IPMC_1",
    /* L3_IPMC_2                 */ "L3_IPMC_2",
    /* L3_IPMC_REMAP             */ "L3_IPMC_REMAP",
    /* L3_LA                     */ "L3_LA",
    /* L3_MB                     */ "L3_MB",
    /* L3_MTU_VALUES             */ "L3_MTU_VALUES",
    /* L3_N0                     */ "L3_N0",
    /* L3_N1                     */ "L3_N1",
    /* L3_N2                     */ "L3_N2",
    /* L3_NG                     */ "L3_NG",
    /* L3_NM                     */ "L3_NM",
    /* L3_NP                     */ "L3_NP",
    /* L3_TUNNEL                 */ "L3_TUNNEL",
    /* L3_TUNNEL_DATA_ONLY       */ "L3_TUNNEL_DATA_ONLY",
    /* L3_TUNNEL_ONLY            */ "L3_TUNNEL_ONLY",
    /* L4_BK                     */ "L4_BK",
    /* L4_BP                     */ "L4_BP",
    /* L4_FL                     */ "L4_FL",
    /* L4_FS                     */ "L4_FS",
    /* L4_LA                     */ "L4_LA",
    /* L4_MB                     */ "L4_MB",
    /* L4_N0                     */ "L4_N0",
    /* L4_N1                     */ "L4_N1",
    /* L4_N2                     */ "L4_N2",
    /* L4_NG                     */ "L4_NG",
    /* L4_NM                     */ "L4_NM",
    /* L4_NP                     */ "L4_NP",
    /* L5_BK                     */ "L5_BK",
    /* L5_BP                     */ "L5_BP",
    /* L5_FL                     */ "L5_FL",
    /* L5_FS                     */ "L5_FS",
    /* L5_MB                     */ "L5_MB",
    /* L5_N0                     */ "L5_N0",
    /* L5_N1                     */ "L5_N1",
    /* L5_N2                     */ "L5_N2",
    /* L5_NG                     */ "L5_NG",
    /* L5_NM                     */ "L5_NM",
    /* L5_NP                     */ "L5_NP",
    /* L6_BK                     */ "L6_BK",
    /* L6_BP                     */ "L6_BP",
    /* L6_FL                     */ "L6_FL",
    /* L6_FS                     */ "L6_FS",
    /* L6_MB                     */ "L6_MB",
    /* L6_N0                     */ "L6_N0",
    /* L6_N1                     */ "L6_N1",
    /* L6_N2                     */ "L6_N2",
    /* L6_NG                     */ "L6_NG",
    /* L6_NM                     */ "L6_NM",
    /* L6_NP                     */ "L6_NP",
    /* L7_BK                     */ "L7_BK",
    /* L7_BP                     */ "L7_BP",
    /* L7_N0                     */ "L7_N0",
    /* L7_N1                     */ "L7_N1",
    /* L7_N2                     */ "L7_N2",
    /* L7_NG                     */ "L7_NG",
    /* L7_NM                     */ "L7_NM",
    /* L7_NP                     */ "L7_NP",
    /* LAG_DLB_CONTROL           */ "LAG_DLB_CONTROL",
    /* LAST_SENT                 */ "LAST_SENT",
    /* LCM_AUTO_DOC_NAME_15      */ "LCM_AUTO_DOC_NAME_15",
    /* LCM_AUTO_DOC_NAME_16      */ "LCM_AUTO_DOC_NAME_16",
    /* LCM_AUTO_DOC_NAME_17      */ "LCM_AUTO_DOC_NAME_17",
    /* LCM_AUTO_DOC_NAME_18      */ "LCM_AUTO_DOC_NAME_18",
    /* LCM_AUTO_DOC_NAME_19      */ "LCM_AUTO_DOC_NAME_19",
    /* LEAFNODE_TO_QUEUE         */ "LEAFNODE_TO_QUEUE",
    /* LF_QD                     */ "LF_QD",
    /* LF_QP                     */ "LF_QP",
    /* LINK_LOCAL_MAC_ADDRESS    */ "LINK_LOCAL_MAC_ADDRESS",
    /* LINK_STATUS               */ "LINK_STATUS",
    /* LLA_TRANS                 */ "LLA_TRANS",
    /* LLS_L0_CHILD_STATE1       */ "LLS_L0_CHILD_STATE1",
    /* LLS_L0_CHILD_STATE1_A     */ "LLS_L0_CHILD_STATE1_A",
    /* LLS_L0_CHILD_WEIGHT_CFG   */ "LLS_L0_CHILD_WEIGHT_CFG",
    /* LLS_L0_CHILD_WEIGHT_CFG_CNT */ "LLS_L0_CHILD_WEIGHT_CFG_CNT",
    /* LLS_L0_CHILD_WEIGHT_WORKING */ "LLS_L0_CHILD_WEIGHT_WORKING",
    /* LLS_L0_CONFIG             */ "LLS_L0_CONFIG",
    /* LLS_L0_CONFIG_A           */ "LLS_L0_CONFIG_A",
    /* LLS_L0_EF_NEXT            */ "LLS_L0_EF_NEXT",
    /* LLS_L0_ERROR              */ "LLS_L0_ERROR",
    /* LLS_L0_ERROR_MIN          */ "LLS_L0_ERROR_MIN",
    /* LLS_L0_HEADS_TAILS        */ "LLS_L0_HEADS_TAILS",
    /* LLS_L0_HEADS_TAILS_1      */ "LLS_L0_HEADS_TAILS_1",
    /* LLS_L0_HEADS_TAILS_2      */ "LLS_L0_HEADS_TAILS_2",
    /* LLS_L0_MIN_BUCKET_C       */ "LLS_L0_MIN_BUCKET_C",
    /* LLS_L0_MIN_CONFIG_C       */ "LLS_L0_MIN_CONFIG_C",
    /* LLS_L0_MIN_NEXT           */ "LLS_L0_MIN_NEXT",
    /* LLS_L0_PARENT             */ "LLS_L0_PARENT",
    /* LLS_L0_PARENT_STATE       */ "LLS_L0_PARENT_STATE",
    /* LLS_L0_PARENT_STATE_A     */ "LLS_L0_PARENT_STATE_A",
    /* LLS_L0_SHAPER_BUCKET_C    */ "LLS_L0_SHAPER_BUCKET_C",
    /* LLS_L0_SHAPER_CONFIG_C    */ "LLS_L0_SHAPER_CONFIG_C",
    /* LLS_L0_WERR_MAX_SC        */ "LLS_L0_WERR_MAX_SC",
    /* LLS_L0_WERR_NEXT          */ "LLS_L0_WERR_NEXT",
    /* LLS_L0_XOFF               */ "LLS_L0_XOFF",
    /* LLS_L1_ACT_MIN            */ "LLS_L1_ACT_MIN",
    /* LLS_L1_ACT_SHAPER         */ "LLS_L1_ACT_SHAPER",
    /* LLS_L1_ACT_XON            */ "LLS_L1_ACT_XON",
    /* LLS_L1_CHILD_STATE1       */ "LLS_L1_CHILD_STATE1",
    /* LLS_L1_CHILD_STATE1_A     */ "LLS_L1_CHILD_STATE1_A",
    /* LLS_L1_CHILD_WEIGHT_CFG   */ "LLS_L1_CHILD_WEIGHT_CFG",
    /* LLS_L1_CHILD_WEIGHT_CFG_CNT */ "LLS_L1_CHILD_WEIGHT_CFG_CNT",
    /* LLS_L1_CHILD_WEIGHT_WORKING */ "LLS_L1_CHILD_WEIGHT_WORKING",
    /* LLS_L1_CONFIG             */ "LLS_L1_CONFIG",
    /* LLS_L1_CONFIG_A           */ "LLS_L1_CONFIG_A",
    /* LLS_L1_EF_NEXT            */ "LLS_L1_EF_NEXT",
    /* LLS_L1_ERROR              */ "LLS_L1_ERROR",
    /* LLS_L1_ERROR_MIN          */ "LLS_L1_ERROR_MIN",
    /* LLS_L1_HEADS_TAILS        */ "LLS_L1_HEADS_TAILS",
    /* LLS_L1_HEADS_TAILS_1      */ "LLS_L1_HEADS_TAILS_1",
    /* LLS_L1_HEADS_TAILS_2      */ "LLS_L1_HEADS_TAILS_2",
    /* LLS_L1_MC_XOFF            */ "LLS_L1_MC_XOFF",
    /* LLS_L1_MIN_BUCKET_C       */ "LLS_L1_MIN_BUCKET_C",
    /* LLS_L1_MIN_CONFIG_C       */ "LLS_L1_MIN_CONFIG_C",
    /* LLS_L1_MIN_NEXT           */ "LLS_L1_MIN_NEXT",
    /* LLS_L1_PARENT             */ "LLS_L1_PARENT",
    /* LLS_L1_PARENT_STATE       */ "LLS_L1_PARENT_STATE",
    /* LLS_L1_PARENT_STATE_A     */ "LLS_L1_PARENT_STATE_A",
    /* LLS_L1_SHAPER_BUCKET_C    */ "LLS_L1_SHAPER_BUCKET_C",
    /* LLS_L1_SHAPER_CONFIG_C    */ "LLS_L1_SHAPER_CONFIG_C",
    /* LLS_L1_WERR_MAX_SC        */ "LLS_L1_WERR_MAX_SC",
    /* LLS_L1_WERR_NEXT          */ "LLS_L1_WERR_NEXT",
    /* LLS_L1_XOFF               */ "LLS_L1_XOFF",
    /* LLS_L2_ACT_ENQ            */ "LLS_L2_ACT_ENQ",
    /* LLS_L2_ACT_MIN            */ "LLS_L2_ACT_MIN",
    /* LLS_L2_ACT_SHAPER         */ "LLS_L2_ACT_SHAPER",
    /* LLS_L2_ACT_XON            */ "LLS_L2_ACT_XON",
    /* LLS_L2_CHILD_STATE1       */ "LLS_L2_CHILD_STATE1",
    /* LLS_L2_CHILD_STATE1_A     */ "LLS_L2_CHILD_STATE1_A",
    /* LLS_L2_CHILD_WEIGHT_CFG   */ "LLS_L2_CHILD_WEIGHT_CFG",
    /* LLS_L2_CHILD_WEIGHT_CFG_CNT */ "LLS_L2_CHILD_WEIGHT_CFG_CNT",
    /* LLS_L2_CHILD_WEIGHT_WORKING */ "LLS_L2_CHILD_WEIGHT_WORKING",
    /* LLS_L2_EMPTY_STATE        */ "LLS_L2_EMPTY_STATE",
    /* LLS_L2_ERROR              */ "LLS_L2_ERROR",
    /* LLS_L2_ERROR_MIN          */ "LLS_L2_ERROR_MIN",
    /* LLS_L2_MC_CHILD_WEIGHT_CFG_CNT */ "LLS_L2_MC_CHILD_WEIGHT_CFG_CNT",
    /* LLS_L2_MC_XOFF            */ "LLS_L2_MC_XOFF",
    /* LLS_L2_MIN_BUCKET_C       */ "LLS_L2_MIN_BUCKET_C",
    /* LLS_L2_MIN_BUCKET_LOWER_C */ "LLS_L2_MIN_BUCKET_LOWER_C",
    /* LLS_L2_MIN_BUCKET_UPPER_C */ "LLS_L2_MIN_BUCKET_UPPER_C",
    /* LLS_L2_MIN_CONFIG_C       */ "LLS_L2_MIN_CONFIG_C",
    /* LLS_L2_MIN_CONFIG_LOWER_C */ "LLS_L2_MIN_CONFIG_LOWER_C",
    /* LLS_L2_MIN_CONFIG_UPPER_C */ "LLS_L2_MIN_CONFIG_UPPER_C",
    /* LLS_L2_MIN_NEXT           */ "LLS_L2_MIN_NEXT",
    /* LLS_L2_PARENT             */ "LLS_L2_PARENT",
    /* LLS_L2_SHAPER_BUCKET      */ "LLS_L2_SHAPER_BUCKET",
    /* LLS_L2_SHAPER_BUCKET_LOWER */ "LLS_L2_SHAPER_BUCKET_LOWER",
    /* LLS_L2_SHAPER_BUCKET_UPPER */ "LLS_L2_SHAPER_BUCKET_UPPER",
    /* LLS_L2_SHAPER_CONFIG_C    */ "LLS_L2_SHAPER_CONFIG_C",
    /* LLS_L2_SHAPER_CONFIG_LOWER */ "LLS_L2_SHAPER_CONFIG_LOWER",
    /* LLS_L2_SHAPER_CONFIG_UPPER */ "LLS_L2_SHAPER_CONFIG_UPPER",
    /* LLS_L2_SHAPER_STATE_MAX   */ "LLS_L2_SHAPER_STATE_MAX",
    /* LLS_L2_SHAPER_STATE_MIN   */ "LLS_L2_SHAPER_STATE_MIN",
    /* LLS_L2_WERR_NEXT          */ "LLS_L2_WERR_NEXT",
    /* LLS_L2_XOFF               */ "LLS_L2_XOFF",
    /* LLS_PORT_CONFIG           */ "LLS_PORT_CONFIG",
    /* LLS_PORT_CONFIG_A         */ "LLS_PORT_CONFIG_A",
    /* LLS_PORT_ERROR            */ "LLS_PORT_ERROR",
    /* LLS_PORT_HEADS            */ "LLS_PORT_HEADS",
    /* LLS_PORT_PARENT_STATE     */ "LLS_PORT_PARENT_STATE",
    /* LLS_PORT_PARENT_STATE_A   */ "LLS_PORT_PARENT_STATE_A",
    /* LLS_PORT_SEQ_NUM          */ "LLS_PORT_SEQ_NUM",
    /* LLS_PORT_SHAPER_BUCKET_C  */ "LLS_PORT_SHAPER_BUCKET_C",
    /* LLS_PORT_SHAPER_CONFIG_C  */ "LLS_PORT_SHAPER_CONFIG_C",
    /* LLS_PORT_TAILS            */ "LLS_PORT_TAILS",
    /* LLS_PORT_TDM              */ "LLS_PORT_TDM",
    /* LLS_PORT_WERR_MAX_SC      */ "LLS_PORT_WERR_MAX_SC",
    /* LLS_PORT_XOFF             */ "LLS_PORT_XOFF",
    /* LLS_S0_ERROR              */ "LLS_S0_ERROR",
    /* LLS_S0_SHAPER_BUCKET_C    */ "LLS_S0_SHAPER_BUCKET_C",
    /* LLS_S0_SHAPER_CONFIG_C    */ "LLS_S0_SHAPER_CONFIG_C",
    /* LLS_S1_CHILD_STATE        */ "LLS_S1_CHILD_STATE",
    /* LLS_S1_CHILD_WEIGHT_CFG_CNT */ "LLS_S1_CHILD_WEIGHT_CFG_CNT",
    /* LLS_S1_CONFIG             */ "LLS_S1_CONFIG",
    /* LLS_S1_ERROR              */ "LLS_S1_ERROR",
    /* LLS_S1_HEADS              */ "LLS_S1_HEADS",
    /* LLS_S1_HEADS_TAILS        */ "LLS_S1_HEADS_TAILS",
    /* LLS_S1_L0_LOOKUP          */ "LLS_S1_L0_LOOKUP",
    /* LLS_S1_NEXT               */ "LLS_S1_NEXT",
    /* LLS_S1_PARENT             */ "LLS_S1_PARENT",
    /* LLS_S1_PARENT_STATE       */ "LLS_S1_PARENT_STATE",
    /* LLS_S1_SHAPER_BUCKET_C    */ "LLS_S1_SHAPER_BUCKET_C",
    /* LLS_S1_SHAPER_CONFIG_C    */ "LLS_S1_SHAPER_CONFIG_C",
    /* LLS_S1_TAILS              */ "LLS_S1_TAILS",
    /* LLS_S1_WERR_MAX_SC        */ "LLS_S1_WERR_MAX_SC",
    /* LLS_S1_XOFF               */ "LLS_S1_XOFF",
    /* LMEP                      */ "LMEP",
    /* LMEP_1                    */ "LMEP_1",
    /* LMEP_DA                   */ "LMEP_DA",
    /* LM_COUNTER_CONTROL        */ "LM_COUNTER_CONTROL",
    /* LOCAL_SW_DISABLE_DEFAULT_PBM */ "LOCAL_SW_DISABLE_DEFAULT_PBM",
    /* LOCAL_SW_DISABLE_DEFAULT_PBM_2 */ "LOCAL_SW_DISABLE_DEFAULT_PBM_2",
    /* LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR */ "LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR",
    /* LPORT_TAB                 */ "LPORT",
    /* LRA_INST_B0_MEM0          */ "LRA_INST_B0_MEM0",
    /* LRA_INST_B0_MEM1          */ "LRA_INST_B0_MEM1",
    /* LRA_INST_B0_MEM2          */ "LRA_INST_B0_MEM2",
    /* LRA_INST_B0_MEM3          */ "LRA_INST_B0_MEM3",
    /* LRA_INST_B0_MEM4          */ "LRA_INST_B0_MEM4",
    /* LRA_INST_B0_MEM5          */ "LRA_INST_B0_MEM5",
    /* LRA_INST_B1_MEM0          */ "LRA_INST_B1_MEM0",
    /* LRA_INST_B1_MEM1          */ "LRA_INST_B1_MEM1",
    /* LRA_INST_B1_MEM2          */ "LRA_INST_B1_MEM2",
    /* LRA_INST_B1_MEM3          */ "LRA_INST_B1_MEM3",
    /* LRA_INST_B1_MEM4          */ "LRA_INST_B1_MEM4",
    /* LRA_INST_B1_MEM5          */ "LRA_INST_B1_MEM5",
    /* LRA_INST_DEBUG            */ "LRA_INST_DEBUG",
    /* LRA_INST_TASK_MAP         */ "LRA_INST_TASK_MAP",
    /* LRB_BUBBLE_INTERVAL_TABLE */ "LRB_BUBBLE_INTERVAL_TABLE",
    /* LRB_DM_SEGMENT_TABLE      */ "LRB_DM_SEGMENT_TABLE",
    /* LRB_PROGRAM_TRANSLATION   */ "LRB_PROGRAM_TRANSLATION",
    /* MACT_FID_MANAGEMENT_CONTROL_FIFO */ "MACT_FID_MANAGEMENT_CONTROL_FIFO",
    /* MACT_FID_POINTER_INDEX    */ "MACT_FID_POINTER_INDEX",
    /* MACT_FID_POINTER_INFO     */ "MACT_FID_POINTER_INFO",
    /* MACT_FID_PROFILE_INFO     */ "MACT_FID_PROFILE_INFO",
    /* MACT_LARGE_EM_AGING_CONFIGURATION_TABLE */ "MACT_LARGE_EM_AGING_CONFIGURATION_TABLE",
    /* MACT_LARGE_EM_EMC_RXI_FIFO */ "MACT_LARGE_EM_EMC_RXI_FIFO",
    /* MACT_LARGE_EM_EVENT_FIFO  */ "MACT_LARGE_EM_EVENT_FIFO",
    /* MACT_LARGE_EM_LELA_RXI_FIFO */ "MACT_LARGE_EM_LELA_RXI_FIFO",
    /* MACT_LARGE_EM_LELB_RXI_FIFO */ "MACT_LARGE_EM_LELB_RXI_FIFO",
    /* MACT_LARGE_EM_MANAGEMENT_REQUEST_FIFO */ "MACT_LARGE_EM_MANAGEMENT_REQUEST_FIFO",
    /* MACT_LARGE_EM_REPLY_FIFO  */ "MACT_LARGE_EM_REPLY_FIFO",
    /* MACT_VSI_COUNTERS         */ "MACT_VSI_COUNTERS",
    /* MACT_VSI_PROFILES         */ "MACT_VSI_PROFILES",
    /* MAC_BLOCK                 */ "PORT_MAC_BLOCK",
    /* MAC_LIMIT_PORT_MAP_TABLE  */ "MAC_LIMIT_PORT_MAP_TABLE",
    /* MAC_LIMIT_TRUNK_MAP_TABLE */ "MAC_LIMIT_TRUNK_MAP_TABLE",
    /* MAID_REDUCTION            */ "MAID_REDUCTION",
    /* MA_INDEX                  */ "MA_INDEX",
    /* MA_STATE                  */ "MA_STATE",
    /* MCP_ENG_DB_A_EXT_MEM      */ "MCP_ENG_DB_A_EXT_MEM",
    /* MCP_ENG_DB_A_MEM          */ "MCP_ENG_DB_A_MEM",
    /* MCP_ENG_DB_B_MEM          */ "MCP_ENG_DB_B_MEM",
    /* MCP_ENG_DB_C_EXT_MEM      */ "MCP_ENG_DB_C_EXT_MEM",
    /* MCP_ENG_DB_C_MEM          */ "MCP_ENG_DB_C_MEM",
    /* MCT_MCT                   */ "MCT_MCT",
    /* MDB_ARM_MESSAGING         */ "MDB_ARM_MESSAGING",
    /* MDB_EEDB_ABK_BANK         */ "MDB_EEDB_ABK_BANK",
    /* MDB_EEDB_ENTRY_BANK       */ "MDB_EEDB_ENTRY_BANK",
    /* MDB_EOEM_0                */ "MDB_EOEM_0",
    /* MDB_EOEM_1                */ "MDB_EOEM_1",
    /* MDB_EOEM_MANAGMENT_TABLE_0 */ "MDB_EOEM_MANAGMENT_TABLE_0",
    /* MDB_EOEM_MANAGMENT_TABLE_1 */ "MDB_EOEM_MANAGMENT_TABLE_1",
    /* MDB_EOEM_OVF_CAM_0        */ "MDB_EOEM_OVF_CAM_0",
    /* MDB_EOEM_OVF_CAM_1        */ "MDB_EOEM_OVF_CAM_1",
    /* MDB_EOEM_STEP_TABLE_0     */ "MDB_EOEM_STEP_TABLE_0",
    /* MDB_EOEM_STEP_TABLE_1     */ "MDB_EOEM_STEP_TABLE_1",
    /* MDB_EOEM_TID_ATR_0        */ "MDB_EOEM_TID_ATR_0",
    /* MDB_EOEM_TID_ATR_1        */ "MDB_EOEM_TID_ATR_1",
    /* MDB_ESEM                  */ "MDB_ESEM",
    /* MDB_ESEM_MANAGMENT_TABLE  */ "MDB_ESEM_MANAGMENT_TABLE",
    /* MDB_ESEM_OVF_CAM          */ "MDB_ESEM_OVF_CAM",
    /* MDB_ESEM_STEP_TABLE       */ "MDB_ESEM_STEP_TABLE",
    /* MDB_ESEM_TID_ATR          */ "MDB_ESEM_TID_ATR",
    /* MDB_EXEM_1                */ "MDB_EXEM_1",
    /* MDB_EXEM_2                */ "MDB_EXEM_2",
    /* MDB_EXEM_3                */ "MDB_EXEM_3",
    /* MDB_EXEM_4                */ "MDB_EXEM_4",
    /* MDB_EXEM_1_MANAGMENT_TABLE */ "MDB_EXEM_1_MANAGMENT_TABLE",
    /* MDB_EXEM_1_OVF_CAM        */ "MDB_EXEM_1_OVF_CAM",
    /* MDB_EXEM_1_STEP_TABLE     */ "MDB_EXEM_1_STEP_TABLE",
    /* MDB_EXEM_1_TID_ATR        */ "MDB_EXEM_1_TID_ATR",
    /* MDB_EXEM_2_MANAGMENT_TABLE */ "MDB_EXEM_2_MANAGMENT_TABLE",
    /* MDB_EXEM_2_OVF_CAM        */ "MDB_EXEM_2_OVF_CAM",
    /* MDB_EXEM_2_STEP_TABLE     */ "MDB_EXEM_2_STEP_TABLE",
    /* MDB_EXEM_2_TID_ATR        */ "MDB_EXEM_2_TID_ATR",
    /* MDB_EXEM_3_MANAGMENT_TABLE */ "MDB_EXEM_3_MANAGMENT_TABLE",
    /* MDB_EXEM_3_OVF_CAM        */ "MDB_EXEM_3_OVF_CAM",
    /* MDB_EXEM_3_STEP_TABLE     */ "MDB_EXEM_3_STEP_TABLE",
    /* MDB_EXEM_3_TID_ATR        */ "MDB_EXEM_3_TID_ATR",
    /* MDB_EXEM_4_MANAGMENT_TABLE */ "MDB_EXEM_4_MANAGMENT_TABLE",
    /* MDB_EXEM_4_OVF_CAM        */ "MDB_EXEM_4_OVF_CAM",
    /* MDB_EXEM_4_STEP_TABLE     */ "MDB_EXEM_4_STEP_TABLE",
    /* MDB_EXEM_4_TID_ATR        */ "MDB_EXEM_4_TID_ATR",
    /* MDB_EXEM_AGING            */ "MDB_EXEM_AGING",
    /* MDB_GLEM_0                */ "MDB_GLEM_0",
    /* MDB_GLEM_1                */ "MDB_GLEM_1",
    /* MDB_GLEM_MANAGMENT_TABLE_0 */ "MDB_GLEM_MANAGMENT_TABLE_0",
    /* MDB_GLEM_MANAGMENT_TABLE_1 */ "MDB_GLEM_MANAGMENT_TABLE_1",
    /* MDB_GLEM_OVF_CAM_0        */ "MDB_GLEM_OVF_CAM_0",
    /* MDB_GLEM_OVF_CAM_1        */ "MDB_GLEM_OVF_CAM_1",
    /* MDB_GLEM_STEP_TABLE_0     */ "MDB_GLEM_STEP_TABLE_0",
    /* MDB_GLEM_STEP_TABLE_1     */ "MDB_GLEM_STEP_TABLE_1",
    /* MDB_GLEM_TID_ATR_0        */ "MDB_GLEM_TID_ATR_0",
    /* MDB_GLEM_TID_ATR_1        */ "MDB_GLEM_TID_ATR_1",
    /* MDB_IOEM_0                */ "MDB_IOEM_0",
    /* MDB_IOEM_1                */ "MDB_IOEM_1",
    /* MDB_IOEM_MANAGMENT_TABLE_0 */ "MDB_IOEM_MANAGMENT_TABLE_0",
    /* MDB_IOEM_MANAGMENT_TABLE_1 */ "MDB_IOEM_MANAGMENT_TABLE_1",
    /* MDB_IOEM_OVF_CAM_0        */ "MDB_IOEM_OVF_CAM_0",
    /* MDB_IOEM_OVF_CAM_1        */ "MDB_IOEM_OVF_CAM_1",
    /* MDB_IOEM_STEP_TABLE_0     */ "MDB_IOEM_STEP_TABLE_0",
    /* MDB_IOEM_STEP_TABLE_1     */ "MDB_IOEM_STEP_TABLE_1",
    /* MDB_IOEM_TID_ATR_0        */ "MDB_IOEM_TID_ATR_0",
    /* MDB_IOEM_TID_ATR_1        */ "MDB_IOEM_TID_ATR_1",
    /* MDB_ISEM_1                */ "MDB_ISEM_1",
    /* MDB_ISEM_2                */ "MDB_ISEM_2",
    /* MDB_ISEM_3                */ "MDB_ISEM_3",
    /* MDB_ISEM_1_MANAGMENT_TABLE */ "MDB_ISEM_1_MANAGMENT_TABLE",
    /* MDB_ISEM_1_OVF_CAM        */ "MDB_ISEM_1_OVF_CAM",
    /* MDB_ISEM_1_STEP_TABLE     */ "MDB_ISEM_1_STEP_TABLE",
    /* MDB_ISEM_1_TID_ATR        */ "MDB_ISEM_1_TID_ATR",
    /* MDB_ISEM_2_MANAGMENT_TABLE */ "MDB_ISEM_2_MANAGMENT_TABLE",
    /* MDB_ISEM_2_OVF_CAM        */ "MDB_ISEM_2_OVF_CAM",
    /* MDB_ISEM_2_STEP_TABLE     */ "MDB_ISEM_2_STEP_TABLE",
    /* MDB_ISEM_2_TID_ATR        */ "MDB_ISEM_2_TID_ATR",
    /* MDB_ISEM_3_MANAGMENT_TABLE */ "MDB_ISEM_3_MANAGMENT_TABLE",
    /* MDB_ISEM_3_OVF_CAM        */ "MDB_ISEM_3_OVF_CAM",
    /* MDB_ISEM_3_STEP_TABLE     */ "MDB_ISEM_3_STEP_TABLE",
    /* MDB_ISEM_3_TID_ATR        */ "MDB_ISEM_3_TID_ATR",
    /* MDB_LEM                   */ "MDB_LEM",
    /* MDB_LEM_AGING             */ "MDB_LEM_AGING",
    /* MDB_LEM_MANAGMENT_TABLE   */ "MDB_LEM_MANAGMENT_TABLE",
    /* MDB_LEM_OVF_CAM           */ "MDB_LEM_OVF_CAM",
    /* MDB_LEM_STEP_TABLE        */ "MDB_LEM_STEP_TABLE",
    /* MDB_LEM_TID_ATR           */ "MDB_LEM_TID_ATR",
    /* MDB_MC_ID                 */ "MDB_MC_ID",
    /* MDB_MC_ID_MANAGMENT_TABLE */ "MDB_MC_ID_MANAGMENT_TABLE",
    /* MDB_MC_ID_OVF_CAM         */ "MDB_MC_ID_OVF_CAM",
    /* MDB_MC_ID_STEP_TABLE      */ "MDB_MC_ID_STEP_TABLE",
    /* MDB_MC_ID_TID_ATR         */ "MDB_MC_ID_TID_ATR",
    /* MDB_PHASE_MAP             */ "MDB_PHASE_MAP",
    /* MDB_RMEP                  */ "MDB_RMEP",
    /* MDB_RMEP_MANAGMENT_TABLE  */ "MDB_RMEP_MANAGMENT_TABLE",
    /* MDB_RMEP_OVF_CAM          */ "MDB_RMEP_OVF_CAM",
    /* MDB_RMEP_STEP_TABLE       */ "MDB_RMEP_STEP_TABLE",
    /* MDB_RMEP_TID_ATR          */ "MDB_RMEP_TID_ATR",
    /* MIRROR_CONTROL            */ "MIRROR_CONTROL",
    /* MMU_ADM_QUEUE_DB          */ "MMU_ADM_QUEUE_DB",
    /* MMU_ADM_SRC_CTXT_DB       */ "MMU_ADM_SRC_CTXT_DB",
    /* MMU_AGING_CTR             */ "AGING_CTR",
    /* MMU_AGING_CTR_EXT         */ "AGING_CTR_EXT",
    /* MMU_AGING_CTR_INT         */ "AGING_CTR_INT",
    /* MMU_AGING_EXP             */ "AGING_EXP",
    /* MMU_AGING_EXP_EXT         */ "AGING_EXP_EXT",
    /* MMU_AGING_EXP_INT         */ "AGING_EXP_INT",
    /* MMU_AGING_LMT_EXT         */ "AGING_LMT_EXT",
    /* MMU_AGING_LMT_INT         */ "AGING_LMT_INT",
    /* MMU_AGING_MASK_TBL_PIPE0  */ "MMU_AGING_MASK_TBL_PIPE0",
    /* MMU_AGING_MASK_TBL_PIPE1  */ "MMU_AGING_MASK_TBL_PIPE1",
    /* MMU_ARB_TDM_TABLE         */ "MMU_ARB_TDM_TABLE",
    /* MMU_CBPCELLHEADER         */ "CBPCELLHEADER",
    /* MMU_CBPDATA0              */ "CBPDATA0",
    /* MMU_CBPDATA1              */ "CBPDATA1",
    /* MMU_CBPDATA2              */ "CBPDATA2",
    /* MMU_CBPDATA3              */ "CBPDATA3",
    /* MMU_CBPDATA4              */ "CBPDATA4",
    /* MMU_CBPDATA5              */ "CBPDATA5",
    /* MMU_CBPDATA6              */ "CBPDATA6",
    /* MMU_CBPDATA7              */ "CBPDATA7",
    /* MMU_CBPDATA8              */ "CBPDATA8",
    /* MMU_CBPDATA9              */ "CBPDATA9",
    /* MMU_CBPDATA10             */ "CBPDATA10",
    /* MMU_CBPDATA11             */ "CBPDATA11",
    /* MMU_CBPDATA12             */ "CBPDATA12",
    /* MMU_CBPDATA13             */ "CBPDATA13",
    /* MMU_CBPDATA14             */ "CBPDATA14",
    /* MMU_CBPDATA15             */ "CBPDATA15",
    /* MMU_CBPDATA16             */ "CBPDATA16",
    /* MMU_CBPDATA17             */ "CBPDATA17",
    /* MMU_CBPDATA18             */ "CBPDATA18",
    /* MMU_CBPDATA19             */ "CBPDATA19",
    /* MMU_CBPDATA20             */ "CBPDATA20",
    /* MMU_CBPDATA21             */ "CBPDATA21",
    /* MMU_CBPDATA22             */ "CBPDATA22",
    /* MMU_CBPDATA23             */ "CBPDATA23",
    /* MMU_CBPDATA24             */ "CBPDATA24",
    /* MMU_CBPDATA25             */ "CBPDATA25",
    /* MMU_CBPDATA26             */ "CBPDATA26",
    /* MMU_CBPDATA27             */ "CBPDATA27",
    /* MMU_CBPDATA28             */ "CBPDATA28",
    /* MMU_CBPDATA29             */ "CBPDATA29",
    /* MMU_CBPDATA30             */ "CBPDATA30",
    /* MMU_CBPDATA31             */ "CBPDATA31",
    /* MMU_CBPDATA32             */ "CBPDATA32",
    /* MMU_CBPDATA33             */ "CBPDATA33",
    /* MMU_CBPDATA34             */ "CBPDATA34",
    /* MMU_CBPDATA35             */ "CBPDATA35",
    /* MMU_CBPDATA36             */ "CBPDATA36",
    /* MMU_CBPDATA37             */ "CBPDATA37",
    /* MMU_CBPDATA38             */ "CBPDATA38",
    /* MMU_CBPDATA39             */ "CBPDATA39",
    /* MMU_CBPDATA40             */ "CBPDATA40",
    /* MMU_CBPDATA41             */ "CBPDATA41",
    /* MMU_CBPDATA42             */ "CBPDATA42",
    /* MMU_CBPDATA43             */ "CBPDATA43",
    /* MMU_CBPDATA44             */ "CBPDATA44",
    /* MMU_CBPDATA45             */ "CBPDATA45",
    /* MMU_CBPDATA46             */ "CBPDATA46",
    /* MMU_CBPDATA47             */ "CBPDATA47",
    /* MMU_CBPDATA48             */ "CBPDATA48",
    /* MMU_CBPDATA49             */ "CBPDATA49",
    /* MMU_CBPDATA50             */ "CBPDATA50",
    /* MMU_CBPDATA51             */ "CBPDATA51",
    /* MMU_CBPDATA52             */ "CBPDATA52",
    /* MMU_CBPDATA53             */ "CBPDATA53",
    /* MMU_CBPDATA54             */ "CBPDATA54",
    /* MMU_CBPDATA55             */ "CBPDATA55",
    /* MMU_CBPDATA56             */ "CBPDATA56",
    /* MMU_CBPDATA57             */ "CBPDATA57",
    /* MMU_CBPDATA58             */ "CBPDATA58",
    /* MMU_CBPDATA59             */ "CBPDATA59",
    /* MMU_CBPDATA60             */ "CBPDATA60",
    /* MMU_CBPDATA61             */ "CBPDATA61",
    /* MMU_CBPDATA62             */ "CBPDATA62",
    /* MMU_CBPDATA63             */ "CBPDATA63",
    /* MMU_CBPDATA64             */ "CBPDATA64",
    /* MMU_CBPDATA65             */ "CBPDATA65",
    /* MMU_CBPDATA66             */ "CBPDATA66",
    /* MMU_CBPDATA67             */ "CBPDATA67",
    /* MMU_CBPDATA68             */ "CBPDATA68",
    /* MMU_CBPDATA69             */ "CBPDATA69",
    /* MMU_CBPDATA70             */ "CBPDATA70",
    /* MMU_CBPDATA71             */ "CBPDATA71",
    /* MMU_CBPDATA72             */ "CBPDATA72",
    /* MMU_CBPDATA73             */ "CBPDATA73",
    /* MMU_CBPDATA74             */ "CBPDATA74",
    /* MMU_CBPDATA75             */ "CBPDATA75",
    /* MMU_CBPDATA76             */ "CBPDATA76",
    /* MMU_CBPDATA77             */ "CBPDATA77",
    /* MMU_CBPDATA78             */ "CBPDATA78",
    /* MMU_CBPDATA79             */ "CBPDATA79",
    /* MMU_CBPDATA80             */ "CBPDATA80",
    /* MMU_CBPDATA81             */ "CBPDATA81",
    /* MMU_CBPDATA82             */ "CBPDATA82",
    /* MMU_CBPDATA83             */ "CBPDATA83",
    /* MMU_CBPDATA84             */ "CBPDATA84",
    /* MMU_CBPDATA85             */ "CBPDATA85",
    /* MMU_CBPDATA86             */ "CBPDATA86",
    /* MMU_CBPDATA87             */ "CBPDATA87",
    /* MMU_CBPDATA88             */ "CBPDATA88",
    /* MMU_CBPDATA89             */ "CBPDATA89",
    /* MMU_CBPDATA90             */ "CBPDATA90",
    /* MMU_CBPDATA91             */ "CBPDATA91",
    /* MMU_CBPDATA92             */ "CBPDATA92",
    /* MMU_CBPDATA93             */ "CBPDATA93",
    /* MMU_CBPDATA94             */ "CBPDATA94",
    /* MMU_CBPDATA95             */ "CBPDATA95",
    /* MMU_CBPDATA96             */ "CBPDATA96",
    /* MMU_CBPDATA97             */ "CBPDATA97",
    /* MMU_CBPDATA98             */ "CBPDATA98",
    /* MMU_CBPDATA99             */ "CBPDATA99",
    /* MMU_CBPDATA100            */ "CBPDATA100",
    /* MMU_CBPDATA101            */ "CBPDATA101",
    /* MMU_CBPDATA102            */ "CBPDATA102",
    /* MMU_CBPDATA103            */ "CBPDATA103",
    /* MMU_CBPDATA104            */ "CBPDATA104",
    /* MMU_CBPDATA105            */ "CBPDATA105",
    /* MMU_CBPDATA106            */ "CBPDATA106",
    /* MMU_CBPDATA107            */ "CBPDATA107",
    /* MMU_CBPDATA108            */ "CBPDATA108",
    /* MMU_CBPDATA109            */ "CBPDATA109",
    /* MMU_CBPDATA110            */ "CBPDATA110",
    /* MMU_CBPDATA111            */ "CBPDATA111",
    /* MMU_CBPDATA0_XPE0         */ "CBPDATA0_XPE0",
    /* MMU_CBPDATA0_XPE1         */ "CBPDATA0_XPE1",
    /* MMU_CBPDATA0_XPE2         */ "CBPDATA0_XPE2",
    /* MMU_CBPDATA0_XPE3         */ "CBPDATA0_XPE3",
    /* MMU_CBPDATA100_XPE0       */ "CBPDATA100_XPE0",
    /* MMU_CBPDATA100_XPE1       */ "CBPDATA100_XPE1",
    /* MMU_CBPDATA100_XPE2       */ "CBPDATA100_XPE2",
    /* MMU_CBPDATA100_XPE3       */ "CBPDATA100_XPE3",
    /* MMU_CBPDATA101_XPE0       */ "CBPDATA101_XPE0",
    /* MMU_CBPDATA101_XPE1       */ "CBPDATA101_XPE1",
    /* MMU_CBPDATA101_XPE2       */ "CBPDATA101_XPE2",
    /* MMU_CBPDATA101_XPE3       */ "CBPDATA101_XPE3",
    /* MMU_CBPDATA102_XPE0       */ "CBPDATA102_XPE0",
    /* MMU_CBPDATA102_XPE1       */ "CBPDATA102_XPE1",
    /* MMU_CBPDATA102_XPE2       */ "CBPDATA102_XPE2",
    /* MMU_CBPDATA102_XPE3       */ "CBPDATA102_XPE3",
    /* MMU_CBPDATA103_XPE0       */ "CBPDATA103_XPE0",
    /* MMU_CBPDATA103_XPE1       */ "CBPDATA103_XPE1",
    /* MMU_CBPDATA103_XPE2       */ "CBPDATA103_XPE2",
    /* MMU_CBPDATA103_XPE3       */ "CBPDATA103_XPE3",
    /* MMU_CBPDATA104_XPE0       */ "CBPDATA104_XPE0",
    /* MMU_CBPDATA104_XPE1       */ "CBPDATA104_XPE1",
    /* MMU_CBPDATA104_XPE2       */ "CBPDATA104_XPE2",
    /* MMU_CBPDATA104_XPE3       */ "CBPDATA104_XPE3",
    /* MMU_CBPDATA105_XPE0       */ "CBPDATA105_XPE0",
    /* MMU_CBPDATA105_XPE1       */ "CBPDATA105_XPE1",
    /* MMU_CBPDATA105_XPE2       */ "CBPDATA105_XPE2",
    /* MMU_CBPDATA105_XPE3       */ "CBPDATA105_XPE3",
    /* MMU_CBPDATA106_XPE0       */ "CBPDATA106_XPE0",
    /* MMU_CBPDATA106_XPE1       */ "CBPDATA106_XPE1",
    /* MMU_CBPDATA106_XPE2       */ "CBPDATA106_XPE2",
    /* MMU_CBPDATA106_XPE3       */ "CBPDATA106_XPE3",
    /* MMU_CBPDATA107_XPE0       */ "CBPDATA107_XPE0",
    /* MMU_CBPDATA107_XPE1       */ "CBPDATA107_XPE1",
    /* MMU_CBPDATA107_XPE2       */ "CBPDATA107_XPE2",
    /* MMU_CBPDATA107_XPE3       */ "CBPDATA107_XPE3",
    /* MMU_CBPDATA108_XPE0       */ "CBPDATA108_XPE0",
    /* MMU_CBPDATA108_XPE1       */ "CBPDATA108_XPE1",
    /* MMU_CBPDATA108_XPE2       */ "CBPDATA108_XPE2",
    /* MMU_CBPDATA108_XPE3       */ "CBPDATA108_XPE3",
    /* MMU_CBPDATA109_XPE0       */ "CBPDATA109_XPE0",
    /* MMU_CBPDATA109_XPE1       */ "CBPDATA109_XPE1",
    /* MMU_CBPDATA109_XPE2       */ "CBPDATA109_XPE2",
    /* MMU_CBPDATA109_XPE3       */ "CBPDATA109_XPE3",
    /* MMU_CBPDATA10_XPE0        */ "CBPDATA10_XPE0",
    /* MMU_CBPDATA10_XPE1        */ "CBPDATA10_XPE1",
    /* MMU_CBPDATA10_XPE2        */ "CBPDATA10_XPE2",
    /* MMU_CBPDATA10_XPE3        */ "CBPDATA10_XPE3",
    /* MMU_CBPDATA110_XPE0       */ "CBPDATA110_XPE0",
    /* MMU_CBPDATA110_XPE1       */ "CBPDATA110_XPE1",
    /* MMU_CBPDATA110_XPE2       */ "CBPDATA110_XPE2",
    /* MMU_CBPDATA110_XPE3       */ "CBPDATA110_XPE3",
    /* MMU_CBPDATA111_XPE0       */ "CBPDATA111_XPE0",
    /* MMU_CBPDATA111_XPE1       */ "CBPDATA111_XPE1",
    /* MMU_CBPDATA111_XPE2       */ "CBPDATA111_XPE2",
    /* MMU_CBPDATA111_XPE3       */ "CBPDATA111_XPE3",
    /* MMU_CBPDATA11_XPE0        */ "CBPDATA11_XPE0",
    /* MMU_CBPDATA11_XPE1        */ "CBPDATA11_XPE1",
    /* MMU_CBPDATA11_XPE2        */ "CBPDATA11_XPE2",
    /* MMU_CBPDATA11_XPE3        */ "CBPDATA11_XPE3",
    /* MMU_CBPDATA12_XPE0        */ "CBPDATA12_XPE0",
    /* MMU_CBPDATA12_XPE1        */ "CBPDATA12_XPE1",
    /* MMU_CBPDATA12_XPE2        */ "CBPDATA12_XPE2",
    /* MMU_CBPDATA12_XPE3        */ "CBPDATA12_XPE3",
    /* MMU_CBPDATA13_XPE0        */ "CBPDATA13_XPE0",
    /* MMU_CBPDATA13_XPE1        */ "CBPDATA13_XPE1",
    /* MMU_CBPDATA13_XPE2        */ "CBPDATA13_XPE2",
    /* MMU_CBPDATA13_XPE3        */ "CBPDATA13_XPE3",
    /* MMU_CBPDATA14_XPE0        */ "CBPDATA14_XPE0",
    /* MMU_CBPDATA14_XPE1        */ "CBPDATA14_XPE1",
    /* MMU_CBPDATA14_XPE2        */ "CBPDATA14_XPE2",
    /* MMU_CBPDATA14_XPE3        */ "CBPDATA14_XPE3",
    /* MMU_CBPDATA15_XPE0        */ "CBPDATA15_XPE0",
    /* MMU_CBPDATA15_XPE1        */ "CBPDATA15_XPE1",
    /* MMU_CBPDATA15_XPE2        */ "CBPDATA15_XPE2",
    /* MMU_CBPDATA15_XPE3        */ "CBPDATA15_XPE3",
    /* MMU_CBPDATA16_XPE0        */ "CBPDATA16_XPE0",
    /* MMU_CBPDATA16_XPE1        */ "CBPDATA16_XPE1",
    /* MMU_CBPDATA16_XPE2        */ "CBPDATA16_XPE2",
    /* MMU_CBPDATA16_XPE3        */ "CBPDATA16_XPE3",
    /* MMU_CBPDATA17_XPE0        */ "CBPDATA17_XPE0",
    /* MMU_CBPDATA17_XPE1        */ "CBPDATA17_XPE1",
    /* MMU_CBPDATA17_XPE2        */ "CBPDATA17_XPE2",
    /* MMU_CBPDATA17_XPE3        */ "CBPDATA17_XPE3",
    /* MMU_CBPDATA18_XPE0        */ "CBPDATA18_XPE0",
    /* MMU_CBPDATA18_XPE1        */ "CBPDATA18_XPE1",
    /* MMU_CBPDATA18_XPE2        */ "CBPDATA18_XPE2",
    /* MMU_CBPDATA18_XPE3        */ "CBPDATA18_XPE3",
    /* MMU_CBPDATA19_XPE0        */ "CBPDATA19_XPE0",
    /* MMU_CBPDATA19_XPE1        */ "CBPDATA19_XPE1",
    /* MMU_CBPDATA19_XPE2        */ "CBPDATA19_XPE2",
    /* MMU_CBPDATA19_XPE3        */ "CBPDATA19_XPE3",
    /* MMU_CBPDATA1_XPE0         */ "CBPDATA1_XPE0",
    /* MMU_CBPDATA1_XPE1         */ "CBPDATA1_XPE1",
    /* MMU_CBPDATA1_XPE2         */ "CBPDATA1_XPE2",
    /* MMU_CBPDATA1_XPE3         */ "CBPDATA1_XPE3",
    /* MMU_CBPDATA20_XPE0        */ "CBPDATA20_XPE0",
    /* MMU_CBPDATA20_XPE1        */ "CBPDATA20_XPE1",
    /* MMU_CBPDATA20_XPE2        */ "CBPDATA20_XPE2",
    /* MMU_CBPDATA20_XPE3        */ "CBPDATA20_XPE3",
    /* MMU_CBPDATA21_XPE0        */ "CBPDATA21_XPE0",
    /* MMU_CBPDATA21_XPE1        */ "CBPDATA21_XPE1",
    /* MMU_CBPDATA21_XPE2        */ "CBPDATA21_XPE2",
    /* MMU_CBPDATA21_XPE3        */ "CBPDATA21_XPE3",
    /* MMU_CBPDATA22_XPE0        */ "CBPDATA22_XPE0",
    /* MMU_CBPDATA22_XPE1        */ "CBPDATA22_XPE1",
    /* MMU_CBPDATA22_XPE2        */ "CBPDATA22_XPE2",
    /* MMU_CBPDATA22_XPE3        */ "CBPDATA22_XPE3",
    /* MMU_CBPDATA23_XPE0        */ "CBPDATA23_XPE0",
    /* MMU_CBPDATA23_XPE1        */ "CBPDATA23_XPE1",
    /* MMU_CBPDATA23_XPE2        */ "CBPDATA23_XPE2",
    /* MMU_CBPDATA23_XPE3        */ "CBPDATA23_XPE3",
    /* MMU_CBPDATA24_XPE0        */ "CBPDATA24_XPE0",
    /* MMU_CBPDATA24_XPE1        */ "CBPDATA24_XPE1",
    /* MMU_CBPDATA24_XPE2        */ "CBPDATA24_XPE2",
    /* MMU_CBPDATA24_XPE3        */ "CBPDATA24_XPE3",
    /* MMU_CBPDATA25_XPE0        */ "CBPDATA25_XPE0",
    /* MMU_CBPDATA25_XPE1        */ "CBPDATA25_XPE1",
    /* MMU_CBPDATA25_XPE2        */ "CBPDATA25_XPE2",
    /* MMU_CBPDATA25_XPE3        */ "CBPDATA25_XPE3",
    /* MMU_CBPDATA26_XPE0        */ "CBPDATA26_XPE0",
    /* MMU_CBPDATA26_XPE1        */ "CBPDATA26_XPE1",
    /* MMU_CBPDATA26_XPE2        */ "CBPDATA26_XPE2",
    /* MMU_CBPDATA26_XPE3        */ "CBPDATA26_XPE3",
    /* MMU_CBPDATA27_XPE0        */ "CBPDATA27_XPE0",
    /* MMU_CBPDATA27_XPE1        */ "CBPDATA27_XPE1",
    /* MMU_CBPDATA27_XPE2        */ "CBPDATA27_XPE2",
    /* MMU_CBPDATA27_XPE3        */ "CBPDATA27_XPE3",
    /* MMU_CBPDATA28_XPE0        */ "CBPDATA28_XPE0",
    /* MMU_CBPDATA28_XPE1        */ "CBPDATA28_XPE1",
    /* MMU_CBPDATA28_XPE2        */ "CBPDATA28_XPE2",
    /* MMU_CBPDATA28_XPE3        */ "CBPDATA28_XPE3",
    /* MMU_CBPDATA29_XPE0        */ "CBPDATA29_XPE0",
    /* MMU_CBPDATA29_XPE1        */ "CBPDATA29_XPE1",
    /* MMU_CBPDATA29_XPE2        */ "CBPDATA29_XPE2",
    /* MMU_CBPDATA29_XPE3        */ "CBPDATA29_XPE3",
    /* MMU_CBPDATA2_XPE0         */ "CBPDATA2_XPE0",
    /* MMU_CBPDATA2_XPE1         */ "CBPDATA2_XPE1",
    /* MMU_CBPDATA2_XPE2         */ "CBPDATA2_XPE2",
    /* MMU_CBPDATA2_XPE3         */ "CBPDATA2_XPE3",
    /* MMU_CBPDATA30_XPE0        */ "CBPDATA30_XPE0",
    /* MMU_CBPDATA30_XPE1        */ "CBPDATA30_XPE1",
    /* MMU_CBPDATA30_XPE2        */ "CBPDATA30_XPE2",
    /* MMU_CBPDATA30_XPE3        */ "CBPDATA30_XPE3",
    /* MMU_CBPDATA31_XPE0        */ "CBPDATA31_XPE0",
    /* MMU_CBPDATA31_XPE1        */ "CBPDATA31_XPE1",
    /* MMU_CBPDATA31_XPE2        */ "CBPDATA31_XPE2",
    /* MMU_CBPDATA31_XPE3        */ "CBPDATA31_XPE3",
    /* MMU_CBPDATA32_XPE0        */ "CBPDATA32_XPE0",
    /* MMU_CBPDATA32_XPE1        */ "CBPDATA32_XPE1",
    /* MMU_CBPDATA32_XPE2        */ "CBPDATA32_XPE2",
    /* MMU_CBPDATA32_XPE3        */ "CBPDATA32_XPE3",
    /* MMU_CBPDATA33_XPE0        */ "CBPDATA33_XPE0",
    /* MMU_CBPDATA33_XPE1        */ "CBPDATA33_XPE1",
    /* MMU_CBPDATA33_XPE2        */ "CBPDATA33_XPE2",
    /* MMU_CBPDATA33_XPE3        */ "CBPDATA33_XPE3",
    /* MMU_CBPDATA34_XPE0        */ "CBPDATA34_XPE0",
    /* MMU_CBPDATA34_XPE1        */ "CBPDATA34_XPE1",
    /* MMU_CBPDATA34_XPE2        */ "CBPDATA34_XPE2",
    /* MMU_CBPDATA34_XPE3        */ "CBPDATA34_XPE3",
    /* MMU_CBPDATA35_XPE0        */ "CBPDATA35_XPE0",
    /* MMU_CBPDATA35_XPE1        */ "CBPDATA35_XPE1",
    /* MMU_CBPDATA35_XPE2        */ "CBPDATA35_XPE2",
    /* MMU_CBPDATA35_XPE3        */ "CBPDATA35_XPE3",
    /* MMU_CBPDATA36_XPE0        */ "CBPDATA36_XPE0",
    /* MMU_CBPDATA36_XPE1        */ "CBPDATA36_XPE1",
    /* MMU_CBPDATA36_XPE2        */ "CBPDATA36_XPE2",
    /* MMU_CBPDATA36_XPE3        */ "CBPDATA36_XPE3",
    /* MMU_CBPDATA37_XPE0        */ "CBPDATA37_XPE0",
    /* MMU_CBPDATA37_XPE1        */ "CBPDATA37_XPE1",
    /* MMU_CBPDATA37_XPE2        */ "CBPDATA37_XPE2",
    /* MMU_CBPDATA37_XPE3        */ "CBPDATA37_XPE3",
    /* MMU_CBPDATA38_XPE0        */ "CBPDATA38_XPE0",
    /* MMU_CBPDATA38_XPE1        */ "CBPDATA38_XPE1",
    /* MMU_CBPDATA38_XPE2        */ "CBPDATA38_XPE2",
    /* MMU_CBPDATA38_XPE3        */ "CBPDATA38_XPE3",
    /* MMU_CBPDATA39_XPE0        */ "CBPDATA39_XPE0",
    /* MMU_CBPDATA39_XPE1        */ "CBPDATA39_XPE1",
    /* MMU_CBPDATA39_XPE2        */ "CBPDATA39_XPE2",
    /* MMU_CBPDATA39_XPE3        */ "CBPDATA39_XPE3",
    /* MMU_CBPDATA3_XPE0         */ "CBPDATA3_XPE0",
    /* MMU_CBPDATA3_XPE1         */ "CBPDATA3_XPE1",
    /* MMU_CBPDATA3_XPE2         */ "CBPDATA3_XPE2",
    /* MMU_CBPDATA3_XPE3         */ "CBPDATA3_XPE3",
    /* MMU_CBPDATA40_XPE0        */ "CBPDATA40_XPE0",
    /* MMU_CBPDATA40_XPE1        */ "CBPDATA40_XPE1",
    /* MMU_CBPDATA40_XPE2        */ "CBPDATA40_XPE2",
    /* MMU_CBPDATA40_XPE3        */ "CBPDATA40_XPE3",
    /* MMU_CBPDATA41_XPE0        */ "CBPDATA41_XPE0",
    /* MMU_CBPDATA41_XPE1        */ "CBPDATA41_XPE1",
    /* MMU_CBPDATA41_XPE2        */ "CBPDATA41_XPE2",
    /* MMU_CBPDATA41_XPE3        */ "CBPDATA41_XPE3",
    /* MMU_CBPDATA42_XPE0        */ "CBPDATA42_XPE0",
    /* MMU_CBPDATA42_XPE1        */ "CBPDATA42_XPE1",
    /* MMU_CBPDATA42_XPE2        */ "CBPDATA42_XPE2",
    /* MMU_CBPDATA42_XPE3        */ "CBPDATA42_XPE3",
    /* MMU_CBPDATA43_XPE0        */ "CBPDATA43_XPE0",
    /* MMU_CBPDATA43_XPE1        */ "CBPDATA43_XPE1",
    /* MMU_CBPDATA43_XPE2        */ "CBPDATA43_XPE2",
    /* MMU_CBPDATA43_XPE3        */ "CBPDATA43_XPE3",
    /* MMU_CBPDATA44_XPE0        */ "CBPDATA44_XPE0",
    /* MMU_CBPDATA44_XPE1        */ "CBPDATA44_XPE1",
    /* MMU_CBPDATA44_XPE2        */ "CBPDATA44_XPE2",
    /* MMU_CBPDATA44_XPE3        */ "CBPDATA44_XPE3",
    /* MMU_CBPDATA45_XPE0        */ "CBPDATA45_XPE0",
    /* MMU_CBPDATA45_XPE1        */ "CBPDATA45_XPE1",
    /* MMU_CBPDATA45_XPE2        */ "CBPDATA45_XPE2",
    /* MMU_CBPDATA45_XPE3        */ "CBPDATA45_XPE3",
    /* MMU_CBPDATA46_XPE0        */ "CBPDATA46_XPE0",
    /* MMU_CBPDATA46_XPE1        */ "CBPDATA46_XPE1",
    /* MMU_CBPDATA46_XPE2        */ "CBPDATA46_XPE2",
    /* MMU_CBPDATA46_XPE3        */ "CBPDATA46_XPE3",
    /* MMU_CBPDATA47_XPE0        */ "CBPDATA47_XPE0",
    /* MMU_CBPDATA47_XPE1        */ "CBPDATA47_XPE1",
    /* MMU_CBPDATA47_XPE2        */ "CBPDATA47_XPE2",
    /* MMU_CBPDATA47_XPE3        */ "CBPDATA47_XPE3",
    /* MMU_CBPDATA48_XPE0        */ "CBPDATA48_XPE0",
    /* MMU_CBPDATA48_XPE1        */ "CBPDATA48_XPE1",
    /* MMU_CBPDATA48_XPE2        */ "CBPDATA48_XPE2",
    /* MMU_CBPDATA48_XPE3        */ "CBPDATA48_XPE3",
    /* MMU_CBPDATA49_XPE0        */ "CBPDATA49_XPE0",
    /* MMU_CBPDATA49_XPE1        */ "CBPDATA49_XPE1",
    /* MMU_CBPDATA49_XPE2        */ "CBPDATA49_XPE2",
    /* MMU_CBPDATA49_XPE3        */ "CBPDATA49_XPE3",
    /* MMU_CBPDATA4_XPE0         */ "CBPDATA4_XPE0",
    /* MMU_CBPDATA4_XPE1         */ "CBPDATA4_XPE1",
    /* MMU_CBPDATA4_XPE2         */ "CBPDATA4_XPE2",
    /* MMU_CBPDATA4_XPE3         */ "CBPDATA4_XPE3",
    /* MMU_CBPDATA50_XPE0        */ "CBPDATA50_XPE0",
    /* MMU_CBPDATA50_XPE1        */ "CBPDATA50_XPE1",
    /* MMU_CBPDATA50_XPE2        */ "CBPDATA50_XPE2",
    /* MMU_CBPDATA50_XPE3        */ "CBPDATA50_XPE3",
    /* MMU_CBPDATA51_XPE0        */ "CBPDATA51_XPE0",
    /* MMU_CBPDATA51_XPE1        */ "CBPDATA51_XPE1",
    /* MMU_CBPDATA51_XPE2        */ "CBPDATA51_XPE2",
    /* MMU_CBPDATA51_XPE3        */ "CBPDATA51_XPE3",
    /* MMU_CBPDATA52_XPE0        */ "CBPDATA52_XPE0",
    /* MMU_CBPDATA52_XPE1        */ "CBPDATA52_XPE1",
    /* MMU_CBPDATA52_XPE2        */ "CBPDATA52_XPE2",
    /* MMU_CBPDATA52_XPE3        */ "CBPDATA52_XPE3",
    /* MMU_CBPDATA53_XPE0        */ "CBPDATA53_XPE0",
    /* MMU_CBPDATA53_XPE1        */ "CBPDATA53_XPE1",
    /* MMU_CBPDATA53_XPE2        */ "CBPDATA53_XPE2",
    /* MMU_CBPDATA53_XPE3        */ "CBPDATA53_XPE3",
    /* MMU_CBPDATA54_XPE0        */ "CBPDATA54_XPE0",
    /* MMU_CBPDATA54_XPE1        */ "CBPDATA54_XPE1",
    /* MMU_CBPDATA54_XPE2        */ "CBPDATA54_XPE2",
    /* MMU_CBPDATA54_XPE3        */ "CBPDATA54_XPE3",
    /* MMU_CBPDATA55_XPE0        */ "CBPDATA55_XPE0",
    /* MMU_CBPDATA55_XPE1        */ "CBPDATA55_XPE1",
    /* MMU_CBPDATA55_XPE2        */ "CBPDATA55_XPE2",
    /* MMU_CBPDATA55_XPE3        */ "CBPDATA55_XPE3",
    /* MMU_CBPDATA56_XPE0        */ "CBPDATA56_XPE0",
    /* MMU_CBPDATA56_XPE1        */ "CBPDATA56_XPE1",
    /* MMU_CBPDATA56_XPE2        */ "CBPDATA56_XPE2",
    /* MMU_CBPDATA56_XPE3        */ "CBPDATA56_XPE3",
    /* MMU_CBPDATA57_XPE0        */ "CBPDATA57_XPE0",
    /* MMU_CBPDATA57_XPE1        */ "CBPDATA57_XPE1",
    /* MMU_CBPDATA57_XPE2        */ "CBPDATA57_XPE2",
    /* MMU_CBPDATA57_XPE3        */ "CBPDATA57_XPE3",
    /* MMU_CBPDATA58_XPE0        */ "CBPDATA58_XPE0",
    /* MMU_CBPDATA58_XPE1        */ "CBPDATA58_XPE1",
    /* MMU_CBPDATA58_XPE2        */ "CBPDATA58_XPE2",
    /* MMU_CBPDATA58_XPE3        */ "CBPDATA58_XPE3",
    /* MMU_CBPDATA59_XPE0        */ "CBPDATA59_XPE0",
    /* MMU_CBPDATA59_XPE1        */ "CBPDATA59_XPE1",
    /* MMU_CBPDATA59_XPE2        */ "CBPDATA59_XPE2",
    /* MMU_CBPDATA59_XPE3        */ "CBPDATA59_XPE3",
    /* MMU_CBPDATA5_XPE0         */ "CBPDATA5_XPE0",
    /* MMU_CBPDATA5_XPE1         */ "CBPDATA5_XPE1",
    /* MMU_CBPDATA5_XPE2         */ "CBPDATA5_XPE2",
    /* MMU_CBPDATA5_XPE3         */ "CBPDATA5_XPE3",
    /* MMU_CBPDATA60_XPE0        */ "CBPDATA60_XPE0",
    /* MMU_CBPDATA60_XPE1        */ "CBPDATA60_XPE1",
    /* MMU_CBPDATA60_XPE2        */ "CBPDATA60_XPE2",
    /* MMU_CBPDATA60_XPE3        */ "CBPDATA60_XPE3",
    /* MMU_CBPDATA61_XPE0        */ "CBPDATA61_XPE0",
    /* MMU_CBPDATA61_XPE1        */ "CBPDATA61_XPE1",
    /* MMU_CBPDATA61_XPE2        */ "CBPDATA61_XPE2",
    /* MMU_CBPDATA61_XPE3        */ "CBPDATA61_XPE3",
    /* MMU_CBPDATA62_XPE0        */ "CBPDATA62_XPE0",
    /* MMU_CBPDATA62_XPE1        */ "CBPDATA62_XPE1",
    /* MMU_CBPDATA62_XPE2        */ "CBPDATA62_XPE2",
    /* MMU_CBPDATA62_XPE3        */ "CBPDATA62_XPE3",
    /* MMU_CBPDATA63_XPE0        */ "CBPDATA63_XPE0",
    /* MMU_CBPDATA63_XPE1        */ "CBPDATA63_XPE1",
    /* MMU_CBPDATA63_XPE2        */ "CBPDATA63_XPE2",
    /* MMU_CBPDATA63_XPE3        */ "CBPDATA63_XPE3",
    /* MMU_CBPDATA64_XPE0        */ "CBPDATA64_XPE0",
    /* MMU_CBPDATA64_XPE1        */ "CBPDATA64_XPE1",
    /* MMU_CBPDATA64_XPE2        */ "CBPDATA64_XPE2",
    /* MMU_CBPDATA64_XPE3        */ "CBPDATA64_XPE3",
    /* MMU_CBPDATA65_XPE0        */ "CBPDATA65_XPE0",
    /* MMU_CBPDATA65_XPE1        */ "CBPDATA65_XPE1",
    /* MMU_CBPDATA65_XPE2        */ "CBPDATA65_XPE2",
    /* MMU_CBPDATA65_XPE3        */ "CBPDATA65_XPE3",
    /* MMU_CBPDATA66_XPE0        */ "CBPDATA66_XPE0",
    /* MMU_CBPDATA66_XPE1        */ "CBPDATA66_XPE1",
    /* MMU_CBPDATA66_XPE2        */ "CBPDATA66_XPE2",
    /* MMU_CBPDATA66_XPE3        */ "CBPDATA66_XPE3",
    /* MMU_CBPDATA67_XPE0        */ "CBPDATA67_XPE0",
    /* MMU_CBPDATA67_XPE1        */ "CBPDATA67_XPE1",
    /* MMU_CBPDATA67_XPE2        */ "CBPDATA67_XPE2",
    /* MMU_CBPDATA67_XPE3        */ "CBPDATA67_XPE3",
    /* MMU_CBPDATA68_XPE0        */ "CBPDATA68_XPE0",
    /* MMU_CBPDATA68_XPE1        */ "CBPDATA68_XPE1",
    /* MMU_CBPDATA68_XPE2        */ "CBPDATA68_XPE2",
    /* MMU_CBPDATA68_XPE3        */ "CBPDATA68_XPE3",
    /* MMU_CBPDATA69_XPE0        */ "CBPDATA69_XPE0",
    /* MMU_CBPDATA69_XPE1        */ "CBPDATA69_XPE1",
    /* MMU_CBPDATA69_XPE2        */ "CBPDATA69_XPE2",
    /* MMU_CBPDATA69_XPE3        */ "CBPDATA69_XPE3",
    /* MMU_CBPDATA6_XPE0         */ "CBPDATA6_XPE0",
    /* MMU_CBPDATA6_XPE1         */ "CBPDATA6_XPE1",
    /* MMU_CBPDATA6_XPE2         */ "CBPDATA6_XPE2",
    /* MMU_CBPDATA6_XPE3         */ "CBPDATA6_XPE3",
    /* MMU_CBPDATA70_XPE0        */ "CBPDATA70_XPE0",
    /* MMU_CBPDATA70_XPE1        */ "CBPDATA70_XPE1",
    /* MMU_CBPDATA70_XPE2        */ "CBPDATA70_XPE2",
    /* MMU_CBPDATA70_XPE3        */ "CBPDATA70_XPE3",
    /* MMU_CBPDATA71_XPE0        */ "CBPDATA71_XPE0",
    /* MMU_CBPDATA71_XPE1        */ "CBPDATA71_XPE1",
    /* MMU_CBPDATA71_XPE2        */ "CBPDATA71_XPE2",
    /* MMU_CBPDATA71_XPE3        */ "CBPDATA71_XPE3",
    /* MMU_CBPDATA72_XPE0        */ "CBPDATA72_XPE0",
    /* MMU_CBPDATA72_XPE1        */ "CBPDATA72_XPE1",
    /* MMU_CBPDATA72_XPE2        */ "CBPDATA72_XPE2",
    /* MMU_CBPDATA72_XPE3        */ "CBPDATA72_XPE3",
    /* MMU_CBPDATA73_XPE0        */ "CBPDATA73_XPE0",
    /* MMU_CBPDATA73_XPE1        */ "CBPDATA73_XPE1",
    /* MMU_CBPDATA73_XPE2        */ "CBPDATA73_XPE2",
    /* MMU_CBPDATA73_XPE3        */ "CBPDATA73_XPE3",
    /* MMU_CBPDATA74_XPE0        */ "CBPDATA74_XPE0",
    /* MMU_CBPDATA74_XPE1        */ "CBPDATA74_XPE1",
    /* MMU_CBPDATA74_XPE2        */ "CBPDATA74_XPE2",
    /* MMU_CBPDATA74_XPE3        */ "CBPDATA74_XPE3",
    /* MMU_CBPDATA75_XPE0        */ "CBPDATA75_XPE0",
    /* MMU_CBPDATA75_XPE1        */ "CBPDATA75_XPE1",
    /* MMU_CBPDATA75_XPE2        */ "CBPDATA75_XPE2",
    /* MMU_CBPDATA75_XPE3        */ "CBPDATA75_XPE3",
    /* MMU_CBPDATA76_XPE0        */ "CBPDATA76_XPE0",
    /* MMU_CBPDATA76_XPE1        */ "CBPDATA76_XPE1",
    /* MMU_CBPDATA76_XPE2        */ "CBPDATA76_XPE2",
    /* MMU_CBPDATA76_XPE3        */ "CBPDATA76_XPE3",
    /* MMU_CBPDATA77_XPE0        */ "CBPDATA77_XPE0",
    /* MMU_CBPDATA77_XPE1        */ "CBPDATA77_XPE1",
    /* MMU_CBPDATA77_XPE2        */ "CBPDATA77_XPE2",
    /* MMU_CBPDATA77_XPE3        */ "CBPDATA77_XPE3",
    /* MMU_CBPDATA78_XPE0        */ "CBPDATA78_XPE0",
    /* MMU_CBPDATA78_XPE1        */ "CBPDATA78_XPE1",
    /* MMU_CBPDATA78_XPE2        */ "CBPDATA78_XPE2",
    /* MMU_CBPDATA78_XPE3        */ "CBPDATA78_XPE3",
    /* MMU_CBPDATA79_XPE0        */ "CBPDATA79_XPE0",
    /* MMU_CBPDATA79_XPE1        */ "CBPDATA79_XPE1",
    /* MMU_CBPDATA79_XPE2        */ "CBPDATA79_XPE2",
    /* MMU_CBPDATA79_XPE3        */ "CBPDATA79_XPE3",
    /* MMU_CBPDATA7_XPE0         */ "CBPDATA7_XPE0",
    /* MMU_CBPDATA7_XPE1         */ "CBPDATA7_XPE1",
    /* MMU_CBPDATA7_XPE2         */ "CBPDATA7_XPE2",
    /* MMU_CBPDATA7_XPE3         */ "CBPDATA7_XPE3",
    /* MMU_CBPDATA80_XPE0        */ "CBPDATA80_XPE0",
    /* MMU_CBPDATA80_XPE1        */ "CBPDATA80_XPE1",
    /* MMU_CBPDATA80_XPE2        */ "CBPDATA80_XPE2",
    /* MMU_CBPDATA80_XPE3        */ "CBPDATA80_XPE3",
    /* MMU_CBPDATA81_XPE0        */ "CBPDATA81_XPE0",
    /* MMU_CBPDATA81_XPE1        */ "CBPDATA81_XPE1",
    /* MMU_CBPDATA81_XPE2        */ "CBPDATA81_XPE2",
    /* MMU_CBPDATA81_XPE3        */ "CBPDATA81_XPE3",
    /* MMU_CBPDATA82_XPE0        */ "CBPDATA82_XPE0",
    /* MMU_CBPDATA82_XPE1        */ "CBPDATA82_XPE1",
    /* MMU_CBPDATA82_XPE2        */ "CBPDATA82_XPE2",
    /* MMU_CBPDATA82_XPE3        */ "CBPDATA82_XPE3",
    /* MMU_CBPDATA83_XPE0        */ "CBPDATA83_XPE0",
    /* MMU_CBPDATA83_XPE1        */ "CBPDATA83_XPE1",
    /* MMU_CBPDATA83_XPE2        */ "CBPDATA83_XPE2",
    /* MMU_CBPDATA83_XPE3        */ "CBPDATA83_XPE3",
    /* MMU_CBPDATA84_XPE0        */ "CBPDATA84_XPE0",
    /* MMU_CBPDATA84_XPE1        */ "CBPDATA84_XPE1",
    /* MMU_CBPDATA84_XPE2        */ "CBPDATA84_XPE2",
    /* MMU_CBPDATA84_XPE3        */ "CBPDATA84_XPE3",
    /* MMU_CBPDATA85_XPE0        */ "CBPDATA85_XPE0",
    /* MMU_CBPDATA85_XPE1        */ "CBPDATA85_XPE1",
    /* MMU_CBPDATA85_XPE2        */ "CBPDATA85_XPE2",
    /* MMU_CBPDATA85_XPE3        */ "CBPDATA85_XPE3",
    /* MMU_CBPDATA86_XPE0        */ "CBPDATA86_XPE0",
    /* MMU_CBPDATA86_XPE1        */ "CBPDATA86_XPE1",
    /* MMU_CBPDATA86_XPE2        */ "CBPDATA86_XPE2",
    /* MMU_CBPDATA86_XPE3        */ "CBPDATA86_XPE3",
    /* MMU_CBPDATA87_XPE0        */ "CBPDATA87_XPE0",
    /* MMU_CBPDATA87_XPE1        */ "CBPDATA87_XPE1",
    /* MMU_CBPDATA87_XPE2        */ "CBPDATA87_XPE2",
    /* MMU_CBPDATA87_XPE3        */ "CBPDATA87_XPE3",
    /* MMU_CBPDATA88_XPE0        */ "CBPDATA88_XPE0",
    /* MMU_CBPDATA88_XPE1        */ "CBPDATA88_XPE1",
    /* MMU_CBPDATA88_XPE2        */ "CBPDATA88_XPE2",
    /* MMU_CBPDATA88_XPE3        */ "CBPDATA88_XPE3",
    /* MMU_CBPDATA89_XPE0        */ "CBPDATA89_XPE0",
    /* MMU_CBPDATA89_XPE1        */ "CBPDATA89_XPE1",
    /* MMU_CBPDATA89_XPE2        */ "CBPDATA89_XPE2",
    /* MMU_CBPDATA89_XPE3        */ "CBPDATA89_XPE3",
    /* MMU_CBPDATA8_XPE0         */ "CBPDATA8_XPE0",
    /* MMU_CBPDATA8_XPE1         */ "CBPDATA8_XPE1",
    /* MMU_CBPDATA8_XPE2         */ "CBPDATA8_XPE2",
    /* MMU_CBPDATA8_XPE3         */ "CBPDATA8_XPE3",
    /* MMU_CBPDATA90_XPE0        */ "CBPDATA90_XPE0",
    /* MMU_CBPDATA90_XPE1        */ "CBPDATA90_XPE1",
    /* MMU_CBPDATA90_XPE2        */ "CBPDATA90_XPE2",
    /* MMU_CBPDATA90_XPE3        */ "CBPDATA90_XPE3",
    /* MMU_CBPDATA91_XPE0        */ "CBPDATA91_XPE0",
    /* MMU_CBPDATA91_XPE1        */ "CBPDATA91_XPE1",
    /* MMU_CBPDATA91_XPE2        */ "CBPDATA91_XPE2",
    /* MMU_CBPDATA91_XPE3        */ "CBPDATA91_XPE3",
    /* MMU_CBPDATA92_XPE0        */ "CBPDATA92_XPE0",
    /* MMU_CBPDATA92_XPE1        */ "CBPDATA92_XPE1",
    /* MMU_CBPDATA92_XPE2        */ "CBPDATA92_XPE2",
    /* MMU_CBPDATA92_XPE3        */ "CBPDATA92_XPE3",
    /* MMU_CBPDATA93_XPE0        */ "CBPDATA93_XPE0",
    /* MMU_CBPDATA93_XPE1        */ "CBPDATA93_XPE1",
    /* MMU_CBPDATA93_XPE2        */ "CBPDATA93_XPE2",
    /* MMU_CBPDATA93_XPE3        */ "CBPDATA93_XPE3",
    /* MMU_CBPDATA94_XPE0        */ "CBPDATA94_XPE0",
    /* MMU_CBPDATA94_XPE1        */ "CBPDATA94_XPE1",
    /* MMU_CBPDATA94_XPE2        */ "CBPDATA94_XPE2",
    /* MMU_CBPDATA94_XPE3        */ "CBPDATA94_XPE3",
    /* MMU_CBPDATA95_XPE0        */ "CBPDATA95_XPE0",
    /* MMU_CBPDATA95_XPE1        */ "CBPDATA95_XPE1",
    /* MMU_CBPDATA95_XPE2        */ "CBPDATA95_XPE2",
    /* MMU_CBPDATA95_XPE3        */ "CBPDATA95_XPE3",
    /* MMU_CBPDATA96_XPE0        */ "CBPDATA96_XPE0",
    /* MMU_CBPDATA96_XPE1        */ "CBPDATA96_XPE1",
    /* MMU_CBPDATA96_XPE2        */ "CBPDATA96_XPE2",
    /* MMU_CBPDATA96_XPE3        */ "CBPDATA96_XPE3",
    /* MMU_CBPDATA97_XPE0        */ "CBPDATA97_XPE0",
    /* MMU_CBPDATA97_XPE1        */ "CBPDATA97_XPE1",
    /* MMU_CBPDATA97_XPE2        */ "CBPDATA97_XPE2",
    /* MMU_CBPDATA97_XPE3        */ "CBPDATA97_XPE3",
    /* MMU_CBPDATA98_XPE0        */ "CBPDATA98_XPE0",
    /* MMU_CBPDATA98_XPE1        */ "CBPDATA98_XPE1",
    /* MMU_CBPDATA98_XPE2        */ "CBPDATA98_XPE2",
    /* MMU_CBPDATA98_XPE3        */ "CBPDATA98_XPE3",
    /* MMU_CBPDATA99_XPE0        */ "CBPDATA99_XPE0",
    /* MMU_CBPDATA99_XPE1        */ "CBPDATA99_XPE1",
    /* MMU_CBPDATA99_XPE2        */ "CBPDATA99_XPE2",
    /* MMU_CBPDATA99_XPE3        */ "CBPDATA99_XPE3",
    /* MMU_CBPDATA9_XPE0         */ "CBPDATA9_XPE0",
    /* MMU_CBPDATA9_XPE1         */ "CBPDATA9_XPE1",
    /* MMU_CBPDATA9_XPE2         */ "CBPDATA9_XPE2",
    /* MMU_CBPDATA9_XPE3         */ "CBPDATA9_XPE3",
    /* MMU_CBPI_0                */ "CBPIDATA0",
    /* MMU_CBPI_1                */ "CBPIDATA1",
    /* MMU_CBPI_2                */ "CBPIDATA2",
    /* MMU_CBPI_3                */ "CBPIDATA3",
    /* MMU_CBPI_4                */ "CBPIDATA4",
    /* MMU_CBPI_5                */ "CBPIDATA5",
    /* MMU_CBPI_6                */ "CBPIDATA6",
    /* MMU_CBPI_7                */ "CBPIDATA7",
    /* MMU_CBPI_8                */ "CBPIDATA8",
    /* MMU_CBPI_9                */ "CBPIDATA9",
    /* MMU_CBPI_10               */ "CBPIDATA10",
    /* MMU_CBPI_11               */ "CBPIDATA11",
    /* MMU_CBPPKTHEADER0         */ "CBPPKTHEADER0",
    /* MMU_CBPPKTHEADER1         */ "CBPPKTHEADER1",
    /* MMU_CBPPKTHEADER2         */ "CBPPKTHEADER2",
    /* MMU_CBPPKTHEADER0_MEM0    */ "CBPPKTHEADER0_MEM0",
    /* MMU_CBPPKTHEADER0_MEM1    */ "CBPPKTHEADER0_MEM1",
    /* MMU_CBPPKTHEADER0_MEM2    */ "CBPPKTHEADER0_MEM2",
    /* MMU_CBPPKTHEADER0_MEM3    */ "CBPPKTHEADER0_MEM3",
    /* MMU_CBPPKTHEADER1_MEM0    */ "CBPPKTHEADER1_MEM0",
    /* MMU_CBPPKTHEADER1_MEM1    */ "CBPPKTHEADER1_MEM1",
    /* MMU_CBPPKTHEADER1_MEM2    */ "CBPPKTHEADER1_MEM2",
    /* MMU_CBPPKTHEADERCPU       */ "CBPPKTHEADERCPU",
    /* MMU_CBPPKTHEADER_EXT      */ "CBPPKTHEADER_EXT",
    /* MMU_CBPPKTLENGTH          */ "CBPPKTLENGTH",
    /* MMU_CBP_CELL_LINK         */ "CBP_Cell_Link",
    /* MMU_CCP                   */ "CCP",
    /* MMU_CCP0_RESEQ_MEM        */ "MMU_CCP0_RESEQ_MEM",
    /* MMU_CCP1_RESEQ_MEM        */ "MMU_CCP1_RESEQ_MEM",
    /* MMU_CCPE_MEM              */ "CCPE",
    /* MMU_CCPI_MEM              */ "CCPI",
    /* MMU_CCP_MEM               */ "CCP",
    /* MMU_CCP_MEM_XPE0          */ "CCP_XPE0",
    /* MMU_CCP_MEM_XPE1          */ "CCP_XPE1",
    /* MMU_CCP_MEM_XPE2          */ "CCP_XPE2",
    /* MMU_CCP_MEM_XPE3          */ "CCP_XPE3",
    /* MMU_CCP_RELEASE_FIFO      */ "CCP_RELEASE_FIFO",
    /* MMU_CCP_RESEQ_MEM         */ "MMU_CCP_RESEQ_MEM",
    /* MMU_CCP_RESEQ_MEM_XPE0_PIPE0 */ "MMU_CCP_RESEQ_MEM_XPE0_PIPE0",
    /* MMU_CCP_RESEQ_MEM_XPE0_PIPE1 */ "MMU_CCP_RESEQ_MEM_XPE0_PIPE1",
    /* MMU_CCP_RESEQ_MEM_XPE1_PIPE2 */ "MMU_CCP_RESEQ_MEM_XPE1_PIPE2",
    /* MMU_CCP_RESEQ_MEM_XPE1_PIPE3 */ "MMU_CCP_RESEQ_MEM_XPE1_PIPE3",
    /* MMU_CCP_RESEQ_MEM_XPE2_PIPE0 */ "MMU_CCP_RESEQ_MEM_XPE2_PIPE0",
    /* MMU_CCP_RESEQ_MEM_XPE2_PIPE1 */ "MMU_CCP_RESEQ_MEM_XPE2_PIPE1",
    /* MMU_CCP_RESEQ_MEM_XPE3_PIPE2 */ "MMU_CCP_RESEQ_MEM_XPE3_PIPE2",
    /* MMU_CCP_RESEQ_MEM_XPE3_PIPE3 */ "MMU_CCP_RESEQ_MEM_XPE3_PIPE3",
    /* MMU_CELLCHK               */ "CELLCHK",
    /* MMU_CELLCHK0              */ "CELLCHK0",
    /* MMU_CELLCHK1              */ "CELLCHK1",
    /* MMU_CELLCHK2              */ "CELLCHK2",
    /* MMU_CELLCHK3              */ "CELLCHK3",
    /* MMU_CELLLINK              */ "CELLLINK",
    /* MMU_CELLLINKE             */ "CELLLINKE",
    /* MMU_CELLLINKI             */ "CELLLINKI",
    /* MMU_CELL_LINK             */ "CELL_LINK",
    /* MMU_CELL_LINK_XPE0        */ "CELL_LINK_XPE0",
    /* MMU_CELL_LINK_XPE1        */ "CELL_LINK_XPE1",
    /* MMU_CELL_LINK_XPE2        */ "CELL_LINK_XPE2",
    /* MMU_CELL_LINK_XPE3        */ "CELL_LINK_XPE3",
    /* MMU_CFAP                  */ "CFAP",
    /* MMU_CFAPE_BITMAP          */ "MMU_CFAPE_BITMAP",
    /* MMU_CFAPE_STACK           */ "MMU_CFAPE_STACK",
    /* MMU_CFAPI0_BITMAP         */ "MMU_CFAPI0_BITMAP",
    /* MMU_CFAPI0_STACK          */ "MMU_CFAPI0_STACK",
    /* MMU_CFAPI1_BITMAP         */ "MMU_CFAPI1_BITMAP",
    /* MMU_CFAPI1_STACK          */ "MMU_CFAPI1_STACK",
    /* MMU_CFAPI_BITMAP          */ "MMU_CFAPI_BITMAP",
    /* MMU_CFAPI_STACK           */ "MMU_CFAPI_STACK",
    /* MMU_CFAP_BANK0            */ "MMU_CFAP_BANK0",
    /* MMU_CFAP_BANK1            */ "MMU_CFAP_BANK1",
    /* MMU_CFAP_BANK2            */ "MMU_CFAP_BANK2",
    /* MMU_CFAP_BANK3            */ "MMU_CFAP_BANK3",
    /* MMU_CFAP_BANK4            */ "MMU_CFAP_BANK4",
    /* MMU_CFAP_BANK5            */ "MMU_CFAP_BANK5",
    /* MMU_CFAP_BANK6            */ "MMU_CFAP_BANK6",
    /* MMU_CFAP_BANK7            */ "MMU_CFAP_BANK7",
    /* MMU_CFAP_BANK8            */ "MMU_CFAP_BANK8",
    /* MMU_CFAP_BANK9            */ "MMU_CFAP_BANK9",
    /* MMU_CFAP_BANK10           */ "MMU_CFAP_BANK10",
    /* MMU_CFAP_BANK11           */ "MMU_CFAP_BANK11",
    /* MMU_CFAP_BANK12           */ "MMU_CFAP_BANK12",
    /* MMU_CFAP_BANK13           */ "MMU_CFAP_BANK13",
    /* MMU_CFAP_BANK14           */ "MMU_CFAP_BANK14",
    /* MMU_CFAP_BANK15           */ "MMU_CFAP_BANK15",
    /* MMU_CFAP_BANK16           */ "MMU_CFAP_BANK16",
    /* MMU_CFAP_BANK17           */ "MMU_CFAP_BANK17",
    /* MMU_CFAP_BANK18           */ "MMU_CFAP_BANK18",
    /* MMU_CFAP_BANK19           */ "MMU_CFAP_BANK19",
    /* MMU_CFAP_BANK20           */ "MMU_CFAP_BANK20",
    /* MMU_CFAP_BANK0_XPE0       */ "MMU_CFAP_BANK0_XPE0",
    /* MMU_CFAP_BANK0_XPE1       */ "MMU_CFAP_BANK0_XPE1",
    /* MMU_CFAP_BANK0_XPE2       */ "MMU_CFAP_BANK0_XPE2",
    /* MMU_CFAP_BANK0_XPE3       */ "MMU_CFAP_BANK0_XPE3",
    /* MMU_CFAP_BANK10_XPE0      */ "MMU_CFAP_BANK10_XPE0",
    /* MMU_CFAP_BANK10_XPE1      */ "MMU_CFAP_BANK10_XPE1",
    /* MMU_CFAP_BANK10_XPE2      */ "MMU_CFAP_BANK10_XPE2",
    /* MMU_CFAP_BANK10_XPE3      */ "MMU_CFAP_BANK10_XPE3",
    /* MMU_CFAP_BANK11_XPE0      */ "MMU_CFAP_BANK11_XPE0",
    /* MMU_CFAP_BANK11_XPE1      */ "MMU_CFAP_BANK11_XPE1",
    /* MMU_CFAP_BANK11_XPE2      */ "MMU_CFAP_BANK11_XPE2",
    /* MMU_CFAP_BANK11_XPE3      */ "MMU_CFAP_BANK11_XPE3",
    /* MMU_CFAP_BANK12_XPE0      */ "MMU_CFAP_BANK12_XPE0",
    /* MMU_CFAP_BANK12_XPE1      */ "MMU_CFAP_BANK12_XPE1",
    /* MMU_CFAP_BANK12_XPE2      */ "MMU_CFAP_BANK12_XPE2",
    /* MMU_CFAP_BANK12_XPE3      */ "MMU_CFAP_BANK12_XPE3",
    /* MMU_CFAP_BANK13_XPE0      */ "MMU_CFAP_BANK13_XPE0",
    /* MMU_CFAP_BANK13_XPE1      */ "MMU_CFAP_BANK13_XPE1",
    /* MMU_CFAP_BANK13_XPE2      */ "MMU_CFAP_BANK13_XPE2",
    /* MMU_CFAP_BANK13_XPE3      */ "MMU_CFAP_BANK13_XPE3",
    /* MMU_CFAP_BANK14_XPE0      */ "MMU_CFAP_BANK14_XPE0",
    /* MMU_CFAP_BANK14_XPE1      */ "MMU_CFAP_BANK14_XPE1",
    /* MMU_CFAP_BANK14_XPE2      */ "MMU_CFAP_BANK14_XPE2",
    /* MMU_CFAP_BANK14_XPE3      */ "MMU_CFAP_BANK14_XPE3",
    /* MMU_CFAP_BANK15_XPE0      */ "MMU_CFAP_BANK15_XPE0",
    /* MMU_CFAP_BANK15_XPE1      */ "MMU_CFAP_BANK15_XPE1",
    /* MMU_CFAP_BANK15_XPE2      */ "MMU_CFAP_BANK15_XPE2",
    /* MMU_CFAP_BANK15_XPE3      */ "MMU_CFAP_BANK15_XPE3",
    /* MMU_CFAP_BANK16_XPE0      */ "MMU_CFAP_BANK16_XPE0",
    /* MMU_CFAP_BANK16_XPE1      */ "MMU_CFAP_BANK16_XPE1",
    /* MMU_CFAP_BANK16_XPE2      */ "MMU_CFAP_BANK16_XPE2",
    /* MMU_CFAP_BANK16_XPE3      */ "MMU_CFAP_BANK16_XPE3",
    /* MMU_CFAP_BANK17_XPE0      */ "MMU_CFAP_BANK17_XPE0",
    /* MMU_CFAP_BANK17_XPE1      */ "MMU_CFAP_BANK17_XPE1",
    /* MMU_CFAP_BANK17_XPE2      */ "MMU_CFAP_BANK17_XPE2",
    /* MMU_CFAP_BANK17_XPE3      */ "MMU_CFAP_BANK17_XPE3",
    /* MMU_CFAP_BANK18_XPE0      */ "MMU_CFAP_BANK18_XPE0",
    /* MMU_CFAP_BANK18_XPE1      */ "MMU_CFAP_BANK18_XPE1",
    /* MMU_CFAP_BANK18_XPE2      */ "MMU_CFAP_BANK18_XPE2",
    /* MMU_CFAP_BANK18_XPE3      */ "MMU_CFAP_BANK18_XPE3",
    /* MMU_CFAP_BANK1_XPE0       */ "MMU_CFAP_BANK1_XPE0",
    /* MMU_CFAP_BANK1_XPE1       */ "MMU_CFAP_BANK1_XPE1",
    /* MMU_CFAP_BANK1_XPE2       */ "MMU_CFAP_BANK1_XPE2",
    /* MMU_CFAP_BANK1_XPE3       */ "MMU_CFAP_BANK1_XPE3",
    /* MMU_CFAP_BANK2_XPE0       */ "MMU_CFAP_BANK2_XPE0",
    /* MMU_CFAP_BANK2_XPE1       */ "MMU_CFAP_BANK2_XPE1",
    /* MMU_CFAP_BANK2_XPE2       */ "MMU_CFAP_BANK2_XPE2",
    /* MMU_CFAP_BANK2_XPE3       */ "MMU_CFAP_BANK2_XPE3",
    /* MMU_CFAP_BANK3_XPE0       */ "MMU_CFAP_BANK3_XPE0",
    /* MMU_CFAP_BANK3_XPE1       */ "MMU_CFAP_BANK3_XPE1",
    /* MMU_CFAP_BANK3_XPE2       */ "MMU_CFAP_BANK3_XPE2",
    /* MMU_CFAP_BANK3_XPE3       */ "MMU_CFAP_BANK3_XPE3",
    /* MMU_CFAP_BANK4_XPE0       */ "MMU_CFAP_BANK4_XPE0",
    /* MMU_CFAP_BANK4_XPE1       */ "MMU_CFAP_BANK4_XPE1",
    /* MMU_CFAP_BANK4_XPE2       */ "MMU_CFAP_BANK4_XPE2",
    /* MMU_CFAP_BANK4_XPE3       */ "MMU_CFAP_BANK4_XPE3",
    /* MMU_CFAP_BANK5_XPE0       */ "MMU_CFAP_BANK5_XPE0",
    /* MMU_CFAP_BANK5_XPE1       */ "MMU_CFAP_BANK5_XPE1",
    /* MMU_CFAP_BANK5_XPE2       */ "MMU_CFAP_BANK5_XPE2",
    /* MMU_CFAP_BANK5_XPE3       */ "MMU_CFAP_BANK5_XPE3",
    /* MMU_CFAP_BANK6_XPE0       */ "MMU_CFAP_BANK6_XPE0",
    /* MMU_CFAP_BANK6_XPE1       */ "MMU_CFAP_BANK6_XPE1",
    /* MMU_CFAP_BANK6_XPE2       */ "MMU_CFAP_BANK6_XPE2",
    /* MMU_CFAP_BANK6_XPE3       */ "MMU_CFAP_BANK6_XPE3",
    /* MMU_CFAP_BANK7_XPE0       */ "MMU_CFAP_BANK7_XPE0",
    /* MMU_CFAP_BANK7_XPE1       */ "MMU_CFAP_BANK7_XPE1",
    /* MMU_CFAP_BANK7_XPE2       */ "MMU_CFAP_BANK7_XPE2",
    /* MMU_CFAP_BANK7_XPE3       */ "MMU_CFAP_BANK7_XPE3",
    /* MMU_CFAP_BANK8_XPE0       */ "MMU_CFAP_BANK8_XPE0",
    /* MMU_CFAP_BANK8_XPE1       */ "MMU_CFAP_BANK8_XPE1",
    /* MMU_CFAP_BANK8_XPE2       */ "MMU_CFAP_BANK8_XPE2",
    /* MMU_CFAP_BANK8_XPE3       */ "MMU_CFAP_BANK8_XPE3",
    /* MMU_CFAP_BANK9_XPE0       */ "MMU_CFAP_BANK9_XPE0",
    /* MMU_CFAP_BANK9_XPE1       */ "MMU_CFAP_BANK9_XPE1",
    /* MMU_CFAP_BANK9_XPE2       */ "MMU_CFAP_BANK9_XPE2",
    /* MMU_CFAP_BANK9_XPE3       */ "MMU_CFAP_BANK9_XPE3",
    /* MMU_CFAP_MEM              */ "CFAP",
    /* MMU_CHFC_SYSPORT_MAPPING  */ "CHFC_SYSPORT_MAPPING",
    /* MMU_CPQLINK               */ "CPQLINK",
    /* MMU_CTR_COLOR_DROP_MEM    */ "CTR_COLOR_DROP",
    /* MMU_CTR_COLOR_DROP_MEM_XPE0 */ "CTR_COLOR_DROP_XPE0",
    /* MMU_CTR_COLOR_DROP_MEM_XPE1 */ "CTR_COLOR_DROP_XPE1",
    /* MMU_CTR_COLOR_DROP_MEM_XPE2 */ "CTR_COLOR_DROP_XPE2",
    /* MMU_CTR_COLOR_DROP_MEM_XPE3 */ "CTR_COLOR_DROP_XPE3",
    /* MMU_CTR_COLOR_DROP_MEM_XPE0_PIPE0 */ "CTR_COLOR_DROP_XPE0_PIPE0",
    /* MMU_CTR_COLOR_DROP_MEM_XPE0_PIPE1 */ "CTR_COLOR_DROP_XPE0_PIPE1",
    /* MMU_CTR_COLOR_DROP_MEM_XPE1_PIPE2 */ "CTR_COLOR_DROP_XPE1_PIPE2",
    /* MMU_CTR_COLOR_DROP_MEM_XPE1_PIPE3 */ "CTR_COLOR_DROP_XPE1_PIPE3",
    /* MMU_CTR_COLOR_DROP_MEM_XPE2_PIPE0 */ "CTR_COLOR_DROP_XPE2_PIPE0",
    /* MMU_CTR_COLOR_DROP_MEM_XPE2_PIPE1 */ "CTR_COLOR_DROP_XPE2_PIPE1",
    /* MMU_CTR_COLOR_DROP_MEM_XPE3_PIPE2 */ "CTR_COLOR_DROP_XPE3_PIPE2",
    /* MMU_CTR_COLOR_DROP_MEM_XPE3_PIPE3 */ "CTR_COLOR_DROP_XPE3_PIPE3",
    /* MMU_CTR_ING_DROP_MEM      */ "CTR_ING_DROP",
    /* MMU_CTR_ING_DROP_MEM_XPE0_PIPE0 */ "CTR_ING_DROP_XPE0_PIPE0",
    /* MMU_CTR_ING_DROP_MEM_XPE0_PIPE3 */ "CTR_ING_DROP_XPE0_PIPE3",
    /* MMU_CTR_ING_DROP_MEM_XPE1_PIPE0 */ "CTR_ING_DROP_XPE1_PIPE0",
    /* MMU_CTR_ING_DROP_MEM_XPE1_PIPE3 */ "CTR_ING_DROP_XPE1_PIPE3",
    /* MMU_CTR_ING_DROP_MEM_XPE2_PIPE1 */ "CTR_ING_DROP_XPE2_PIPE1",
    /* MMU_CTR_ING_DROP_MEM_XPE2_PIPE2 */ "CTR_ING_DROP_XPE2_PIPE2",
    /* MMU_CTR_ING_DROP_MEM_XPE3_PIPE1 */ "CTR_ING_DROP_XPE3_PIPE1",
    /* MMU_CTR_ING_DROP_MEM_XPE3_PIPE2 */ "CTR_ING_DROP_XPE3_PIPE2",
    /* MMU_CTR_MC_DROP_MEM       */ "CTR_MC_DROP",
    /* MMU_CTR_MC_DROP_MEM0      */ "CTR_MC_DROP0",
    /* MMU_CTR_MC_DROP_MEM1      */ "CTR_MC_DROP1",
    /* MMU_CTR_MC_DROP_MEM_XPE0_PIPE0 */ "CTR_MC_DROP_XPE0_PIPE0",
    /* MMU_CTR_MC_DROP_MEM_XPE0_PIPE1 */ "CTR_MC_DROP_XPE0_PIPE1",
    /* MMU_CTR_MC_DROP_MEM_XPE1_PIPE2 */ "CTR_MC_DROP_XPE1_PIPE2",
    /* MMU_CTR_MC_DROP_MEM_XPE1_PIPE3 */ "CTR_MC_DROP_XPE1_PIPE3",
    /* MMU_CTR_MC_DROP_MEM_XPE2_PIPE0 */ "CTR_MC_DROP_XPE2_PIPE0",
    /* MMU_CTR_MC_DROP_MEM_XPE2_PIPE1 */ "CTR_MC_DROP_XPE2_PIPE1",
    /* MMU_CTR_MC_DROP_MEM_XPE3_PIPE2 */ "CTR_MC_DROP_XPE3_PIPE2",
    /* MMU_CTR_MC_DROP_MEM_XPE3_PIPE3 */ "CTR_MC_DROP_XPE3_PIPE3",
    /* MMU_CTR_MTRI_DROP_MEM     */ "CTR_MTRI_DROP",
    /* MMU_CTR_UC_DROP_MEM       */ "CTR_UC_DROP",
    /* MMU_CTR_UC_DROP_MEM_XPE0_PIPE0 */ "CTR_UC_DROP_XPE0_PIPE0",
    /* MMU_CTR_UC_DROP_MEM_XPE0_PIPE1 */ "CTR_UC_DROP_XPE0_PIPE1",
    /* MMU_CTR_UC_DROP_MEM_XPE1_PIPE2 */ "CTR_UC_DROP_XPE1_PIPE2",
    /* MMU_CTR_UC_DROP_MEM_XPE1_PIPE3 */ "CTR_UC_DROP_XPE1_PIPE3",
    /* MMU_CTR_UC_DROP_MEM_XPE2_PIPE0 */ "CTR_UC_DROP_XPE2_PIPE0",
    /* MMU_CTR_UC_DROP_MEM_XPE2_PIPE1 */ "CTR_UC_DROP_XPE2_PIPE1",
    /* MMU_CTR_UC_DROP_MEM_XPE3_PIPE2 */ "CTR_UC_DROP_XPE3_PIPE2",
    /* MMU_CTR_UC_DROP_MEM_XPE3_PIPE3 */ "CTR_UC_DROP_XPE3_PIPE3",
    /* MMU_CTR_WRED_DROP_MEM     */ "CTR_WRED_DROP",
    /* MMU_CTR_WRED_DROP_MEM_XPE0_PIPE0 */ "CTR_WRED_DROP_XPE0_PIPE0",
    /* MMU_CTR_WRED_DROP_MEM_XPE0_PIPE1 */ "CTR_WRED_DROP_XPE0_PIPE1",
    /* MMU_CTR_WRED_DROP_MEM_XPE1_PIPE2 */ "CTR_WRED_DROP_XPE1_PIPE2",
    /* MMU_CTR_WRED_DROP_MEM_XPE1_PIPE3 */ "CTR_WRED_DROP_XPE1_PIPE3",
    /* MMU_CTR_WRED_DROP_MEM_XPE2_PIPE0 */ "CTR_WRED_DROP_XPE2_PIPE0",
    /* MMU_CTR_WRED_DROP_MEM_XPE2_PIPE1 */ "CTR_WRED_DROP_XPE2_PIPE1",
    /* MMU_CTR_WRED_DROP_MEM_XPE3_PIPE2 */ "CTR_WRED_DROP_XPE3_PIPE2",
    /* MMU_CTR_WRED_DROP_MEM_XPE3_PIPE3 */ "CTR_WRED_DROP_XPE3_PIPE3",
    /* MMU_DEQ_AGING_MASK_LOOKUP_TABLE_MEM */ "MMU_DEQ_AGING_MASK_LOOKUP_TABLE_MEM",
    /* MMU_DEQ_RDE_DESCP_MEM     */ "RDEHEADER",
    /* MMU_DRAM_ADDRESS_SPACE    */ "MMU_DRAM_ADDRESS_SPACE",
    /* MMU_ENQS_CT_FIFO          */ "MMU_ENQS_CT_FIFO",
    /* MMU_ENQS_CT_FIFO_PIPE0    */ "MMU_ENQS_CT_FIFO_PIPE0",
    /* MMU_ENQS_CT_FIFO_PIPE1    */ "MMU_ENQS_CT_FIFO_PIPE1",
    /* MMU_ENQS_CT_FIFO_PIPE2    */ "MMU_ENQS_CT_FIFO_PIPE2",
    /* MMU_ENQS_CT_FIFO_PIPE3    */ "MMU_ENQS_CT_FIFO_PIPE3",
    /* MMU_ENQS_PBI_DB           */ "MMU_ENQS_PBI_DB",
    /* MMU_ENQS_PBI_DB_SC0_PIPE0 */ "MMU_ENQS_PBI_DB_SC0_PIPE0",
    /* MMU_ENQS_PBI_DB_SC0_PIPE1 */ "MMU_ENQS_PBI_DB_SC0_PIPE1",
    /* MMU_ENQS_PBI_DB_SC0_PIPE2 */ "MMU_ENQS_PBI_DB_SC0_PIPE2",
    /* MMU_ENQS_PBI_DB_SC0_PIPE3 */ "MMU_ENQS_PBI_DB_SC0_PIPE3",
    /* MMU_ENQS_PBI_DB_SC1_PIPE0 */ "MMU_ENQS_PBI_DB_SC1_PIPE0",
    /* MMU_ENQS_PBI_DB_SC1_PIPE1 */ "MMU_ENQS_PBI_DB_SC1_PIPE1",
    /* MMU_ENQS_PBI_DB_SC1_PIPE2 */ "MMU_ENQS_PBI_DB_SC1_PIPE2",
    /* MMU_ENQS_PBI_DB_SC1_PIPE3 */ "MMU_ENQS_PBI_DB_SC1_PIPE3",
    /* MMU_ENQS_PBI_DB_SED0_PIPE0 */ "MMU_ENQS_PBI_DB_SED0_PIPE0",
    /* MMU_ENQS_PBI_DB_SED0_PIPE1 */ "MMU_ENQS_PBI_DB_SED0_PIPE1",
    /* MMU_ENQS_PBI_DB_SED0_PIPE2 */ "MMU_ENQS_PBI_DB_SED0_PIPE2",
    /* MMU_ENQS_PBI_DB_SED0_PIPE3 */ "MMU_ENQS_PBI_DB_SED0_PIPE3",
    /* MMU_ENQS_PBI_DB_SED1_PIPE0 */ "MMU_ENQS_PBI_DB_SED1_PIPE0",
    /* MMU_ENQS_PBI_DB_SED1_PIPE1 */ "MMU_ENQS_PBI_DB_SED1_PIPE1",
    /* MMU_ENQS_PBI_DB_SED1_PIPE2 */ "MMU_ENQS_PBI_DB_SED1_PIPE2",
    /* MMU_ENQS_PBI_DB_SED1_PIPE3 */ "MMU_ENQS_PBI_DB_SED1_PIPE3",
    /* MMU_ENQX_EARLY_PIPEMEM_HI */ "MMU_ENQX_EARLY_PIPEMEM_HI",
    /* MMU_ENQX_EARLY_PIPEMEM_HI_XPE0_PIPE0 */ "MMU_ENQX_EARLY_PIPEMEM_HI_XPE0_PIPE0",
    /* MMU_ENQX_EARLY_PIPEMEM_HI_XPE0_PIPE3 */ "MMU_ENQX_EARLY_PIPEMEM_HI_XPE0_PIPE3",
    /* MMU_ENQX_EARLY_PIPEMEM_HI_XPE1_PIPE0 */ "MMU_ENQX_EARLY_PIPEMEM_HI_XPE1_PIPE0",
    /* MMU_ENQX_EARLY_PIPEMEM_HI_XPE1_PIPE3 */ "MMU_ENQX_EARLY_PIPEMEM_HI_XPE1_PIPE3",
    /* MMU_ENQX_EARLY_PIPEMEM_HI_XPE2_PIPE1 */ "MMU_ENQX_EARLY_PIPEMEM_HI_XPE2_PIPE1",
    /* MMU_ENQX_EARLY_PIPEMEM_HI_XPE2_PIPE2 */ "MMU_ENQX_EARLY_PIPEMEM_HI_XPE2_PIPE2",
    /* MMU_ENQX_EARLY_PIPEMEM_HI_XPE3_PIPE1 */ "MMU_ENQX_EARLY_PIPEMEM_HI_XPE3_PIPE1",
    /* MMU_ENQX_EARLY_PIPEMEM_HI_XPE3_PIPE2 */ "MMU_ENQX_EARLY_PIPEMEM_HI_XPE3_PIPE2",
    /* MMU_ENQX_EARLY_PIPEMEM_LO */ "MMU_ENQX_EARLY_PIPEMEM_LO",
    /* MMU_ENQX_EARLY_PIPEMEM_LO_XPE0_PIPE0 */ "MMU_ENQX_EARLY_PIPEMEM_LO_XPE0_PIPE0",
    /* MMU_ENQX_EARLY_PIPEMEM_LO_XPE0_PIPE3 */ "MMU_ENQX_EARLY_PIPEMEM_LO_XPE0_PIPE3",
    /* MMU_ENQX_EARLY_PIPEMEM_LO_XPE1_PIPE0 */ "MMU_ENQX_EARLY_PIPEMEM_LO_XPE1_PIPE0",
    /* MMU_ENQX_EARLY_PIPEMEM_LO_XPE1_PIPE3 */ "MMU_ENQX_EARLY_PIPEMEM_LO_XPE1_PIPE3",
    /* MMU_ENQX_EARLY_PIPEMEM_LO_XPE2_PIPE1 */ "MMU_ENQX_EARLY_PIPEMEM_LO_XPE2_PIPE1",
    /* MMU_ENQX_EARLY_PIPEMEM_LO_XPE2_PIPE2 */ "MMU_ENQX_EARLY_PIPEMEM_LO_XPE2_PIPE2",
    /* MMU_ENQX_EARLY_PIPEMEM_LO_XPE3_PIPE1 */ "MMU_ENQX_EARLY_PIPEMEM_LO_XPE3_PIPE1",
    /* MMU_ENQX_EARLY_PIPEMEM_LO_XPE3_PIPE2 */ "MMU_ENQX_EARLY_PIPEMEM_LO_XPE3_PIPE2",
    /* MMU_ENQX_PIPEMEM_HI       */ "MMU_ENQX_PIPEMEM_HI",
    /* MMU_ENQX_PIPEMEM_HI_XPE0_PIPE0 */ "MMU_ENQX_PIPEMEM_HI_XPE0_PIPE0",
    /* MMU_ENQX_PIPEMEM_HI_XPE0_PIPE3 */ "MMU_ENQX_PIPEMEM_HI_XPE0_PIPE3",
    /* MMU_ENQX_PIPEMEM_HI_XPE1_PIPE0 */ "MMU_ENQX_PIPEMEM_HI_XPE1_PIPE0",
    /* MMU_ENQX_PIPEMEM_HI_XPE1_PIPE3 */ "MMU_ENQX_PIPEMEM_HI_XPE1_PIPE3",
    /* MMU_ENQX_PIPEMEM_HI_XPE2_PIPE1 */ "MMU_ENQX_PIPEMEM_HI_XPE2_PIPE1",
    /* MMU_ENQX_PIPEMEM_HI_XPE2_PIPE2 */ "MMU_ENQX_PIPEMEM_HI_XPE2_PIPE2",
    /* MMU_ENQX_PIPEMEM_HI_XPE3_PIPE1 */ "MMU_ENQX_PIPEMEM_HI_XPE3_PIPE1",
    /* MMU_ENQX_PIPEMEM_HI_XPE3_PIPE2 */ "MMU_ENQX_PIPEMEM_HI_XPE3_PIPE2",
    /* MMU_ENQX_PIPEMEM_LO       */ "MMU_ENQX_PIPEMEM_LO",
    /* MMU_ENQX_PIPEMEM_LO_XPE0_PIPE0 */ "MMU_ENQX_PIPEMEM_LO_XPE0_PIPE0",
    /* MMU_ENQX_PIPEMEM_LO_XPE0_PIPE3 */ "MMU_ENQX_PIPEMEM_LO_XPE0_PIPE3",
    /* MMU_ENQX_PIPEMEM_LO_XPE1_PIPE0 */ "MMU_ENQX_PIPEMEM_LO_XPE1_PIPE0",
    /* MMU_ENQX_PIPEMEM_LO_XPE1_PIPE3 */ "MMU_ENQX_PIPEMEM_LO_XPE1_PIPE3",
    /* MMU_ENQX_PIPEMEM_LO_XPE2_PIPE1 */ "MMU_ENQX_PIPEMEM_LO_XPE2_PIPE1",
    /* MMU_ENQX_PIPEMEM_LO_XPE2_PIPE2 */ "MMU_ENQX_PIPEMEM_LO_XPE2_PIPE2",
    /* MMU_ENQX_PIPEMEM_LO_XPE3_PIPE1 */ "MMU_ENQX_PIPEMEM_LO_XPE3_PIPE1",
    /* MMU_ENQX_PIPEMEM_LO_XPE3_PIPE2 */ "MMU_ENQX_PIPEMEM_LO_XPE3_PIPE2",
    /* MMU_ENQ_CBP_32B_WR_STORE_0 */ "MMU_ENQ_CBP_32B_WR_STORE_0",
    /* MMU_ENQ_CBP_32B_WR_STORE_1 */ "MMU_ENQ_CBP_32B_WR_STORE_1",
    /* MMU_ENQ_CBP_32B_WR_STORE_2 */ "MMU_ENQ_CBP_32B_WR_STORE_2",
    /* MMU_ENQ_CFAPI_INTERNAL_RECYCLE */ "MMU_ENQ_CFAPI_INTERNAL_RECYCLE",
    /* MMU_ENQ_FAP_BITMAP        */ "MMU_ENQ_FAP_BITMAP",
    /* MMU_ENQ_FAP_STACK         */ "MMU_ENQ_FAP_STACK",
    /* MMU_ENQ_PACKING_CTXT_FIFOS_FP_LL */ "MMU_ENQ_PACKING_CTXT_FIFOS_FP_LL",
    /* MMU_ENQ_PBI_DB            */ "MMU_ENQ_PBI_DB",
    /* MMU_ENQ_RQE_WR_COMPLETE_0 */ "MMU_ENQ_RQE_WR_COMPLETE_0",
    /* MMU_ENQ_RQE_WR_COMPLETE_1 */ "MMU_ENQ_RQE_WR_COMPLETE_1",
    /* MMU_ENQ_RQE_WR_COMPLETE_2 */ "MMU_ENQ_RQE_WR_COMPLETE_2",
    /* MMU_ENQ_RQE_WR_COMPLETE_3 */ "MMU_ENQ_RQE_WR_COMPLETE_3",
    /* MMU_ENQ_RQE_WR_COMPLETE_4 */ "MMU_ENQ_RQE_WR_COMPLETE_4",
    /* MMU_ENQ_RQE_WR_COMPLETE_5 */ "MMU_ENQ_RQE_WR_COMPLETE_5",
    /* MMU_ENQ_SRC_PORT_STATE_0  */ "MMU_ENQ_SRC_PORT_STATE_0",
    /* MMU_ENQ_SRC_PORT_STATE_1  */ "MMU_ENQ_SRC_PORT_STATE_1",
    /* MMU_ENQ_SRC_PORT_STATE_2  */ "MMU_ENQ_SRC_PORT_STATE_2",
    /* MMU_ENQ_SRC_PPP_TO_S1_LOOKUP */ "MMU_ENQ_SRC_PPP_TO_S1_LOOKUP",
    /* MMU_EPRG_MEM              */ "MMU_EPRG_MEM",
    /* MMU_EPRG_MEM_XPE0         */ "MMU_EPRG_MEM_XPE0",
    /* MMU_EPRG_MEM_XPE1         */ "MMU_EPRG_MEM_XPE1",
    /* MMU_EPRG_MEM_XPE2         */ "MMU_EPRG_MEM_XPE2",
    /* MMU_EPRG_MEM_XPE3         */ "MMU_EPRG_MEM_XPE3",
    /* MMU_EXT_MC_GROUP_MAP      */ "EXT_MC_GROUP_MAP",
    /* MMU_EXT_MC_QUEUE_LIST0    */ "EXT_MC_QUEUE_LIST0",
    /* MMU_EXT_MC_QUEUE_LIST1    */ "EXT_MC_QUEUE_LIST1",
    /* MMU_EXT_MC_QUEUE_LIST4    */ "EXT_MC_QUEUE_LIST4",
    /* MMU_FDF                   */ "MMU_FDF",
    /* MMU_GATE_CTL_TBL0_P2      */ "MMU_GATE_CTL_TBL0_P2",
    /* MMU_GATE_CTL_TBL0_P3      */ "MMU_GATE_CTL_TBL0_P3",
    /* MMU_GATE_CTL_TBL0_P4      */ "MMU_GATE_CTL_TBL0_P4",
    /* MMU_GATE_CTL_TBL0_P5      */ "MMU_GATE_CTL_TBL0_P5",
    /* MMU_GATE_CTL_TBL0_P6      */ "MMU_GATE_CTL_TBL0_P6",
    /* MMU_GATE_CTL_TBL0_P7      */ "MMU_GATE_CTL_TBL0_P7",
    /* MMU_GATE_CTL_TBL0_P8      */ "MMU_GATE_CTL_TBL0_P8",
    /* MMU_GATE_CTL_TBL0_P9      */ "MMU_GATE_CTL_TBL0_P9",
    /* MMU_GATE_CTL_TBL0_P10     */ "MMU_GATE_CTL_TBL0_P10",
    /* MMU_GATE_CTL_TBL0_P11     */ "MMU_GATE_CTL_TBL0_P11",
    /* MMU_GATE_CTL_TBL0_P12     */ "MMU_GATE_CTL_TBL0_P12",
    /* MMU_GATE_CTL_TBL0_P13     */ "MMU_GATE_CTL_TBL0_P13",
    /* MMU_GATE_CTL_TBL0_P14     */ "MMU_GATE_CTL_TBL0_P14",
    /* MMU_GATE_CTL_TBL0_P15     */ "MMU_GATE_CTL_TBL0_P15",
    /* MMU_GATE_CTL_TBL0_P16     */ "MMU_GATE_CTL_TBL0_P16",
    /* MMU_GATE_CTL_TBL0_P17     */ "MMU_GATE_CTL_TBL0_P17",
    /* MMU_GATE_CTL_TBL0_P18     */ "MMU_GATE_CTL_TBL0_P18",
    /* MMU_GATE_CTL_TBL0_P19     */ "MMU_GATE_CTL_TBL0_P19",
    /* MMU_GATE_CTL_TBL0_P20     */ "MMU_GATE_CTL_TBL0_P20",
    /* MMU_GATE_CTL_TBL0_P21     */ "MMU_GATE_CTL_TBL0_P21",
    /* MMU_GATE_CTL_TBL0_P22     */ "MMU_GATE_CTL_TBL0_P22",
    /* MMU_GATE_CTL_TBL0_P23     */ "MMU_GATE_CTL_TBL0_P23",
    /* MMU_GATE_CTL_TBL0_P24     */ "MMU_GATE_CTL_TBL0_P24",
    /* MMU_GATE_CTL_TBL0_P25     */ "MMU_GATE_CTL_TBL0_P25",
    /* MMU_GATE_CTL_TBL0_P26     */ "MMU_GATE_CTL_TBL0_P26",
    /* MMU_GATE_CTL_TBL0_P27     */ "MMU_GATE_CTL_TBL0_P27",
    /* MMU_GATE_CTL_TBL0_P28     */ "MMU_GATE_CTL_TBL0_P28",
    /* MMU_GATE_CTL_TBL0_P29     */ "MMU_GATE_CTL_TBL0_P29",
    /* MMU_GATE_CTL_TBL0_P30     */ "MMU_GATE_CTL_TBL0_P30",
    /* MMU_GATE_CTL_TBL0_P31     */ "MMU_GATE_CTL_TBL0_P31",
    /* MMU_GATE_CTL_TBL0_P32     */ "MMU_GATE_CTL_TBL0_P32",
    /* MMU_GATE_CTL_TBL0_P33     */ "MMU_GATE_CTL_TBL0_P33",
    /* MMU_GATE_CTL_TBL0_P34     */ "MMU_GATE_CTL_TBL0_P34",
    /* MMU_GATE_CTL_TBL0_P35     */ "MMU_GATE_CTL_TBL0_P35",
    /* MMU_GATE_CTL_TBL0_P36     */ "MMU_GATE_CTL_TBL0_P36",
    /* MMU_GATE_CTL_TBL0_P37     */ "MMU_GATE_CTL_TBL0_P37",
    /* MMU_GATE_CTL_TBL0_P38     */ "MMU_GATE_CTL_TBL0_P38",
    /* MMU_GATE_CTL_TBL0_P39     */ "MMU_GATE_CTL_TBL0_P39",
    /* MMU_GATE_CTL_TBL0_P40     */ "MMU_GATE_CTL_TBL0_P40",
    /* MMU_GATE_CTL_TBL0_P41     */ "MMU_GATE_CTL_TBL0_P41",
    /* MMU_GATE_CTL_TBL0_P42     */ "MMU_GATE_CTL_TBL0_P42",
    /* MMU_GATE_CTL_TBL0_P43     */ "MMU_GATE_CTL_TBL0_P43",
    /* MMU_GATE_CTL_TBL0_P44     */ "MMU_GATE_CTL_TBL0_P44",
    /* MMU_GATE_CTL_TBL0_P45     */ "MMU_GATE_CTL_TBL0_P45",
    /* MMU_GATE_CTL_TBL0_P46     */ "MMU_GATE_CTL_TBL0_P46",
    /* MMU_GATE_CTL_TBL0_P47     */ "MMU_GATE_CTL_TBL0_P47",
    /* MMU_GATE_CTL_TBL0_P48     */ "MMU_GATE_CTL_TBL0_P48",
    /* MMU_GATE_CTL_TBL0_P49     */ "MMU_GATE_CTL_TBL0_P49",
    /* MMU_GATE_CTL_TBL0_P50     */ "MMU_GATE_CTL_TBL0_P50",
    /* MMU_GATE_CTL_TBL0_P51     */ "MMU_GATE_CTL_TBL0_P51",
    /* MMU_GATE_CTL_TBL0_P52     */ "MMU_GATE_CTL_TBL0_P52",
    /* MMU_GATE_CTL_TBL0_P53     */ "MMU_GATE_CTL_TBL0_P53",
    /* MMU_GATE_CTL_TBL0_P54     */ "MMU_GATE_CTL_TBL0_P54",
    /* MMU_GATE_CTL_TBL0_P55     */ "MMU_GATE_CTL_TBL0_P55",
    /* MMU_GATE_CTL_TBL0_P56     */ "MMU_GATE_CTL_TBL0_P56",
    /* MMU_GATE_CTL_TBL0_P57     */ "MMU_GATE_CTL_TBL0_P57",
    /* MMU_GATE_CTL_TBL0_P58     */ "MMU_GATE_CTL_TBL0_P58",
    /* MMU_GATE_CTL_TBL0_P59     */ "MMU_GATE_CTL_TBL0_P59",
    /* MMU_GATE_CTL_TBL0_P60     */ "MMU_GATE_CTL_TBL0_P60",
    /* MMU_GATE_CTL_TBL0_P61     */ "MMU_GATE_CTL_TBL0_P61",
    /* MMU_GATE_CTL_TBL0_P62     */ "MMU_GATE_CTL_TBL0_P62",
    /* MMU_GATE_CTL_TBL0_P63     */ "MMU_GATE_CTL_TBL0_P63",
    /* MMU_GATE_CTL_TBL0_P64     */ "MMU_GATE_CTL_TBL0_P64",
    /* MMU_GATE_CTL_TBL0_P65     */ "MMU_GATE_CTL_TBL0_P65",
    /* MMU_GATE_CTL_TBL1_P2      */ "MMU_GATE_CTL_TBL1_P2",
    /* MMU_GATE_CTL_TBL1_P3      */ "MMU_GATE_CTL_TBL1_P3",
    /* MMU_GATE_CTL_TBL1_P4      */ "MMU_GATE_CTL_TBL1_P4",
    /* MMU_GATE_CTL_TBL1_P5      */ "MMU_GATE_CTL_TBL1_P5",
    /* MMU_GATE_CTL_TBL1_P6      */ "MMU_GATE_CTL_TBL1_P6",
    /* MMU_GATE_CTL_TBL1_P7      */ "MMU_GATE_CTL_TBL1_P7",
    /* MMU_GATE_CTL_TBL1_P8      */ "MMU_GATE_CTL_TBL1_P8",
    /* MMU_GATE_CTL_TBL1_P9      */ "MMU_GATE_CTL_TBL1_P9",
    /* MMU_GATE_CTL_TBL1_P10     */ "MMU_GATE_CTL_TBL1_P10",
    /* MMU_GATE_CTL_TBL1_P11     */ "MMU_GATE_CTL_TBL1_P11",
    /* MMU_GATE_CTL_TBL1_P12     */ "MMU_GATE_CTL_TBL1_P12",
    /* MMU_GATE_CTL_TBL1_P13     */ "MMU_GATE_CTL_TBL1_P13",
    /* MMU_GATE_CTL_TBL1_P14     */ "MMU_GATE_CTL_TBL1_P14",
    /* MMU_GATE_CTL_TBL1_P15     */ "MMU_GATE_CTL_TBL1_P15",
    /* MMU_GATE_CTL_TBL1_P16     */ "MMU_GATE_CTL_TBL1_P16",
    /* MMU_GATE_CTL_TBL1_P17     */ "MMU_GATE_CTL_TBL1_P17",
    /* MMU_GATE_CTL_TBL1_P18     */ "MMU_GATE_CTL_TBL1_P18",
    /* MMU_GATE_CTL_TBL1_P19     */ "MMU_GATE_CTL_TBL1_P19",
    /* MMU_GATE_CTL_TBL1_P20     */ "MMU_GATE_CTL_TBL1_P20",
    /* MMU_GATE_CTL_TBL1_P21     */ "MMU_GATE_CTL_TBL1_P21",
    /* MMU_GATE_CTL_TBL1_P22     */ "MMU_GATE_CTL_TBL1_P22",
    /* MMU_GATE_CTL_TBL1_P23     */ "MMU_GATE_CTL_TBL1_P23",
    /* MMU_GATE_CTL_TBL1_P24     */ "MMU_GATE_CTL_TBL1_P24",
    /* MMU_GATE_CTL_TBL1_P25     */ "MMU_GATE_CTL_TBL1_P25",
    /* MMU_GATE_CTL_TBL1_P26     */ "MMU_GATE_CTL_TBL1_P26",
    /* MMU_GATE_CTL_TBL1_P27     */ "MMU_GATE_CTL_TBL1_P27",
    /* MMU_GATE_CTL_TBL1_P28     */ "MMU_GATE_CTL_TBL1_P28",
    /* MMU_GATE_CTL_TBL1_P29     */ "MMU_GATE_CTL_TBL1_P29",
    /* MMU_GATE_CTL_TBL1_P30     */ "MMU_GATE_CTL_TBL1_P30",
    /* MMU_GATE_CTL_TBL1_P31     */ "MMU_GATE_CTL_TBL1_P31",
    /* MMU_GATE_CTL_TBL1_P32     */ "MMU_GATE_CTL_TBL1_P32",
    /* MMU_GATE_CTL_TBL1_P33     */ "MMU_GATE_CTL_TBL1_P33",
    /* MMU_GATE_CTL_TBL1_P34     */ "MMU_GATE_CTL_TBL1_P34",
    /* MMU_GATE_CTL_TBL1_P35     */ "MMU_GATE_CTL_TBL1_P35",
    /* MMU_GATE_CTL_TBL1_P36     */ "MMU_GATE_CTL_TBL1_P36",
    /* MMU_GATE_CTL_TBL1_P37     */ "MMU_GATE_CTL_TBL1_P37",
    /* MMU_GATE_CTL_TBL1_P38     */ "MMU_GATE_CTL_TBL1_P38",
    /* MMU_GATE_CTL_TBL1_P39     */ "MMU_GATE_CTL_TBL1_P39",
    /* MMU_GATE_CTL_TBL1_P40     */ "MMU_GATE_CTL_TBL1_P40",
    /* MMU_GATE_CTL_TBL1_P41     */ "MMU_GATE_CTL_TBL1_P41",
    /* MMU_GATE_CTL_TBL1_P42     */ "MMU_GATE_CTL_TBL1_P42",
    /* MMU_GATE_CTL_TBL1_P43     */ "MMU_GATE_CTL_TBL1_P43",
    /* MMU_GATE_CTL_TBL1_P44     */ "MMU_GATE_CTL_TBL1_P44",
    /* MMU_GATE_CTL_TBL1_P45     */ "MMU_GATE_CTL_TBL1_P45",
    /* MMU_GATE_CTL_TBL1_P46     */ "MMU_GATE_CTL_TBL1_P46",
    /* MMU_GATE_CTL_TBL1_P47     */ "MMU_GATE_CTL_TBL1_P47",
    /* MMU_GATE_CTL_TBL1_P48     */ "MMU_GATE_CTL_TBL1_P48",
    /* MMU_GATE_CTL_TBL1_P49     */ "MMU_GATE_CTL_TBL1_P49",
    /* MMU_GATE_CTL_TBL1_P50     */ "MMU_GATE_CTL_TBL1_P50",
    /* MMU_GATE_CTL_TBL1_P51     */ "MMU_GATE_CTL_TBL1_P51",
    /* MMU_GATE_CTL_TBL1_P52     */ "MMU_GATE_CTL_TBL1_P52",
    /* MMU_GATE_CTL_TBL1_P53     */ "MMU_GATE_CTL_TBL1_P53",
    /* MMU_GATE_CTL_TBL1_P54     */ "MMU_GATE_CTL_TBL1_P54",
    /* MMU_GATE_CTL_TBL1_P55     */ "MMU_GATE_CTL_TBL1_P55",
    /* MMU_GATE_CTL_TBL1_P56     */ "MMU_GATE_CTL_TBL1_P56",
    /* MMU_GATE_CTL_TBL1_P57     */ "MMU_GATE_CTL_TBL1_P57",
    /* MMU_GATE_CTL_TBL1_P58     */ "MMU_GATE_CTL_TBL1_P58",
    /* MMU_GATE_CTL_TBL1_P59     */ "MMU_GATE_CTL_TBL1_P59",
    /* MMU_GATE_CTL_TBL1_P60     */ "MMU_GATE_CTL_TBL1_P60",
    /* MMU_GATE_CTL_TBL1_P61     */ "MMU_GATE_CTL_TBL1_P61",
    /* MMU_GATE_CTL_TBL1_P62     */ "MMU_GATE_CTL_TBL1_P62",
    /* MMU_GATE_CTL_TBL1_P63     */ "MMU_GATE_CTL_TBL1_P63",
    /* MMU_GATE_CTL_TBL1_P64     */ "MMU_GATE_CTL_TBL1_P64",
    /* MMU_GATE_CTL_TBL1_P65     */ "MMU_GATE_CTL_TBL1_P65",
    /* MMU_GCFG_MEM_FAIL_ADDR_64 */ "MMU_GCFG_MEM_FAIL_ADDR_64",
    /* MMU_IDF                   */ "MMU_IDF",
    /* MMU_IDR_RXI_MEM_DATA      */ "MMU_IDR_RXI_MEM_DATA",
    /* MMU_INITIAL_NHOP_TBL      */ "MMU_INITIAL_NHOP_TBL",
    /* MMU_INTFI_BASE_INDEX_TBL  */ "BASE_INDEX_TBL",
    /* MMU_INTFI_BASE_TBL        */ "MMU_INTFI_BASE_TBL",
    /* MMU_INTFI_DEBUG_MEM       */ "MMU_INTFI_DEBUG_MEM",
    /* MMU_INTFI_FC_MAP_TBL0     */ "FC_MAP_TBL0",
    /* MMU_INTFI_FC_MAP_TBL1     */ "FC_MAP_TBL1",
    /* MMU_INTFI_FC_MAP_TBL2     */ "FC_MAP_TBL2",
    /* MMU_INTFI_FC_STATE_TBL    */ "MMU_INTFI_FC_STATE_TBL",
    /* MMU_INTFI_FC_ST_TBL0      */ "FC_ST_TBL0",
    /* MMU_INTFI_FC_ST_TBL1      */ "FC_ST_TBL1",
    /* MMU_INTFI_FC_ST_TBL2      */ "FC_ST_TBL2",
    /* MMU_INTFI_MAP_TBL         */ "MMU_INTFI_MAP_TBL",
    /* MMU_INTFI_MERGE_ST_TBL    */ "MERGE_ST_TBL",
    /* MMU_INTFI_OFFSET_MAP_TBL  */ "OFFSET_MAP_TBL",
    /* MMU_INTFI_PFC_ST_TBL      */ "PFC_ST_TBL",
    /* MMU_INTFI_PORT_COEFC_TB   */ "MMU_INTFI_PORT_COEFC_TB",
    /* MMU_INTFI_S1_ST_TB        */ "MMU_INTFI_S1_ST_TB",
    /* MMU_INTFI_ST_TRANS_TBL    */ "ST_TRANS_TBL",
    /* MMU_INTFI_XLATE_TBL       */ "MMU_INTFI_XLATE_TBL",
    /* MMU_INTFI_XPIPE_FC_MAP_TBL0 */ "XPIPE_FC_MAP_TBL0",
    /* MMU_INTFI_XPIPE_FC_MAP_TBL1 */ "XPIPE_FC_MAP_TBL1",
    /* MMU_INTFI_XPIPE_FC_MAP_TBL2 */ "XPIPE_FC_MAP_TBL2",
    /* MMU_INTFI_XPIPE_FC_MAP_TBS1 */ "XPIPE_FC_MAP_TBS1",
    /* MMU_INTFI_YPIPE_FC_MAP_TBL0 */ "YPIPE_FC_MAP_TBL0",
    /* MMU_INTFI_YPIPE_FC_MAP_TBL1 */ "YPIPE_FC_MAP_TBL1",
    /* MMU_INTFI_YPIPE_FC_MAP_TBL2 */ "YPIPE_FC_MAP_TBL2",
    /* MMU_INTFO_QCN_CNM_RVD_TBL */ "QCN_CNM_RVD_TBL",
    /* MMU_INTFO_QCN_CNM_TIMER_TBL */ "QCN_CNM_TIMER_TBL",
    /* MMU_INTFO_QCN_TBID_TBL    */ "QCN_TBID_TBL",
    /* MMU_INTFO_QCN_TOV_TBL     */ "QCN_TOV_TBL",
    /* MMU_INTFO_TC2PRI_MAPPING  */ "INTFO_TC2PRI_MAPPING",
    /* MMU_INTFO_TC2PRI_MAPPING0 */ "INTFO_TC2PRI_MAPPING",
    /* MMU_INTFO_TC2PRI_MAPPING1 */ "INTFO_TC2PRI_MAPPING",
    /* MMU_INTFO_TC2PRI_MAPPING2 */ "INTFO_TC2PRI_MAPPING",
    /* MMU_INTFO_TC2PRI_MAPPING3 */ "INTFO_TC2PRI_MAPPING",
    /* MMU_INTFO_TIMESTAMP       */ "MMU_INTFO_TIMESTAMP",
    /* MMU_INTFO_TOD_TIMESTAMP   */ "MMU_INTFO_TOD_TIMESTAMP",
    /* MMU_INTFO_UTC_TIMESTAMP   */ "MMU_INTFO_UTC_TIMESTAMP",
    /* MMU_IPCTR_CTXT_COUNTER_0  */ "MMU_IPCTR_CTXT_COUNTER_0",
    /* MMU_IPCTR_PG_COUNTER_0    */ "MMU_IPCTR_PG_COUNTER_0",
    /* MMU_IPCTR_PG_COUNTER_1    */ "MMU_IPCTR_PG_COUNTER_1",
    /* MMU_IPMC_GROUP_TBL        */ "IPMC_GROUP0",
    /* MMU_IPMC_GROUP_TBL0       */ "IPMC_GROUP0",
    /* MMU_IPMC_GROUP_TBL1       */ "IPMC_GROUP1",
    /* MMU_IPMC_GROUP_TBL2       */ "IPMC_GROUP2",
    /* MMU_IPMC_GROUP_TBL3       */ "IPMC_GROUP3",
    /* MMU_IPMC_GROUP_TBL4       */ "IPMC_GROUP4",
    /* MMU_IPMC_GROUP_TBL5       */ "IPMC_GROUP5",
    /* MMU_IPMC_GROUP_TBL6       */ "IPMC_GROUP6",
    /* MMU_IPMC_GROUP_TBL7       */ "IPMC_GROUP7",
    /* MMU_IPMC_GROUP_TBL8       */ "IPMC_GROUP8",
    /* MMU_IPMC_GROUP_TBL9       */ "IPMC_GROUP9",
    /* MMU_IPMC_GROUP_TBL10      */ "IPMC_GROUP10",
    /* MMU_IPMC_GROUP_TBL11      */ "IPMC_GROUP11",
    /* MMU_IPMC_GROUP_TBL12      */ "IPMC_GROUP12",
    /* MMU_IPMC_GROUP_TBL13      */ "IPMC_GROUP13",
    /* MMU_IPMC_GROUP_TBL14      */ "IPMC_GROUP14",
    /* MMU_IPMC_GROUP_TBL15      */ "IPMC_GROUP15",
    /* MMU_IPMC_GROUP_TBL16      */ "IPMC_GROUP16",
    /* MMU_IPMC_GROUP_TBL17      */ "IPMC_GROUP17",
    /* MMU_IPMC_GROUP_TBL18      */ "IPMC_GROUP18",
    /* MMU_IPMC_GROUP_TBL19      */ "IPMC_GROUP19",
    /* MMU_IPMC_GROUP_TBL20      */ "IPMC_GROUP20",
    /* MMU_IPMC_GROUP_TBL21      */ "IPMC_GROUP21",
    /* MMU_IPMC_GROUP_TBL22      */ "IPMC_GROUP22",
    /* MMU_IPMC_GROUP_TBL23      */ "IPMC_GROUP23",
    /* MMU_IPMC_GROUP_TBL24      */ "IPMC_GROUP24",
    /* MMU_IPMC_GROUP_TBL25      */ "IPMC_GROUP25",
    /* MMU_IPMC_GROUP_TBL26      */ "IPMC_GROUP26",
    /* MMU_IPMC_GROUP_TBL27      */ "IPMC_GROUP27",
    /* MMU_IPMC_GROUP_TBL28      */ "IPMC_GROUP28",
    /* MMU_IPMC_GROUP_TBL29      */ "IPMC_GROUP29",
    /* MMU_IPMC_GROUP_TBL30      */ "IPMC_GROUP30",
    /* MMU_IPMC_GROUP_TBL31      */ "IPMC_GROUP31",
    /* MMU_IPMC_GROUP_TBL32      */ "IPMC_GROUP32",
    /* MMU_IPMC_GROUP_TBL33      */ "IPMC_GROUP33",
    /* MMU_IPMC_GROUP_TBL34      */ "IPMC_GROUP34",
    /* MMU_IPMC_GROUP_TBL35      */ "IPMC_GROUP35",
    /* MMU_IPMC_GROUP_TBL36      */ "IPMC_GROUP36",
    /* MMU_IPMC_GROUP_TBL37      */ "IPMC_GROUP37",
    /* MMU_IPMC_GROUP_TBL38      */ "IPMC_GROUP38",
    /* MMU_IPMC_GROUP_TBL39      */ "IPMC_GROUP39",
    /* MMU_IPMC_GROUP_TBL40      */ "IPMC_GROUP40",
    /* MMU_IPMC_GROUP_TBL41      */ "IPMC_GROUP41",
    /* MMU_IPMC_GROUP_TBL42      */ "IPMC_GROUP42",
    /* MMU_IPMC_GROUP_TBL43      */ "IPMC_GROUP43",
    /* MMU_IPMC_GROUP_TBL44      */ "IPMC_GROUP44",
    /* MMU_IPMC_GROUP_TBL45      */ "IPMC_GROUP45",
    /* MMU_IPMC_GROUP_TBL46      */ "IPMC_GROUP46",
    /* MMU_IPMC_GROUP_TBL47      */ "IPMC_GROUP47",
    /* MMU_IPMC_GROUP_TBL48      */ "IPMC_GROUP48",
    /* MMU_IPMC_GROUP_TBL49      */ "IPMC_GROUP49",
    /* MMU_IPMC_GROUP_TBL50      */ "IPMC_GROUP50",
    /* MMU_IPMC_GROUP_TBL51      */ "IPMC_GROUP51",
    /* MMU_IPMC_GROUP_TBL52      */ "IPMC_GROUP52",
    /* MMU_IPMC_GROUP_TBL53      */ "IPMC_GROUP53",
    /* MMU_IPMC_GROUP_TBL54      */ "IPMC_GROUP54",
    /* MMU_IPMC_GROUP_TBL55      */ "IPMC_GROUP55",
    /* MMU_IPMC_GROUP_TBL56      */ "IPMC_GROUP56",
    /* MMU_IPMC_GROUP_TBL57      */ "IPMC_GROUP57",
    /* MMU_IPMC_GROUP_TBL58      */ "IPMC_GROUP58",
    /* MMU_IPMC_GROUP_TBL59      */ "IPMC_GROUP59",
    /* MMU_IPMC_GROUP_TBL60      */ "IPMC_GROUP60",
    /* MMU_IPMC_GROUP_TBL61      */ "IPMC_GROUP61",
    /* MMU_IPMC_GROUP_TBL62      */ "IPMC_GROUP62",
    /* MMU_IPMC_GROUP_TBL63      */ "IPMC_GROUP63",
    /* MMU_IPMC_GROUP_TBL64      */ "IPMC_GROUP64",
    /* MMU_IPMC_GROUP_TBL65      */ "IPMC_GROUP65",
    /* MMU_IPMC_VLAN_TBL         */ "IPMC_VLAN",
    /* MMU_IPMC_VLAN_TBL_MEM0    */ "IPMC_VLAN_MEM0",
    /* MMU_IPMC_VLAN_TBL_MEM1    */ "IPMC_VLAN_MEM1",
    /* MMU_ITE_CTRL_0            */ "ITE_CTRL_0",
    /* MMU_ITE_CTRL_1            */ "ITE_CTRL_1",
    /* MMU_ITE_PACKET_PTR_STORE  */ "ITE_QMGR_QLL",
    /* MMU_ITE_QMGR_FLL          */ "ITE_QMGR_FLL",
    /* MMU_ITE_QMGR_QLL          */ "ITE_QMGR_QLL",
    /* MMU_ITE_WORK_QUEUE_0      */ "MMU_ITE_WORK_QUEUE_0",
    /* MMU_ITE_WORK_QUEUE_1      */ "MMU_ITE_WORK_QUEUE_1",
    /* MMU_ITE_WORK_QUEUE_2      */ "MMU_ITE_WORK_QUEUE_2",
    /* MMU_LBM                   */ "MMU_LBM",
    /* MMU_LINK_MEM              */ "PKT_LINK",
    /* MMU_LINK_MEM_XPE0         */ "PKT_LINK_XPE0",
    /* MMU_LINK_MEM_XPE1         */ "PKT_LINK_XPE1",
    /* MMU_LINK_MEM_XPE2         */ "PKT_LINK_XPE2",
    /* MMU_LINK_MEM_XPE3         */ "PKT_LINK_XPE3",
    /* MMU_MAPPER_X_LSB          */ "MMU_MAPPER_X_LSB",
    /* MMU_MAPPER_Y_LSB          */ "MMU_MAPPER_Y_LSB",
    /* MMU_MAX_BUCKET_EVEN       */ "MMU_MAX_BUCKET_EVEN",
    /* MMU_MAX_BUCKET_GPORT      */ "MMU_MAX_BUCKET_GPORT",
    /* MMU_MAX_BUCKET_ODD        */ "MMU_MAX_BUCKET_ODD",
    /* MMU_MAX_BUCKET_PGRP0      */ "MMU_MAX_BUCKET_PGRP0",
    /* MMU_MAX_BUCKET_PGRP1      */ "MMU_MAX_BUCKET_PGRP1",
    /* MMU_MAX_BUCKET_QGROUP     */ "MMU_MAX_BUCKET_QGROUP",
    /* MMU_MAX_BUCKET_QLAYER     */ "MMU_MAX_BUCKET_QLAYER",
    /* MMU_MCFP                  */ "MCFP",
    /* MMU_MCFP_XPE0             */ "MCFP_XPE0",
    /* MMU_MCFP_XPE1             */ "MCFP_XPE1",
    /* MMU_MCFP_XPE2             */ "MCFP_XPE2",
    /* MMU_MCFP_XPE3             */ "MCFP_XPE3",
    /* MMU_MCQDB0                */ "MCQDB0",
    /* MMU_MCQDB1                */ "MCQDB1",
    /* MMU_MCQDB_X               */ "MCQDB_X",
    /* MMU_MCQDB_X_A             */ "MCQDB_X_A",
    /* MMU_MCQDB_X_A_XPE0        */ "MCQDB_X_A_XPE0",
    /* MMU_MCQDB_X_A_XPE1        */ "MCQDB_X_A_XPE1",
    /* MMU_MCQDB_X_A_XPE2        */ "MCQDB_X_A_XPE2",
    /* MMU_MCQDB_X_A_XPE3        */ "MCQDB_X_A_XPE3",
    /* MMU_MCQDB_X_B             */ "MCQDB_X_B",
    /* MMU_MCQDB_X_B_XPE0        */ "MCQDB_X_B_XPE0",
    /* MMU_MCQDB_X_B_XPE1        */ "MCQDB_X_B_XPE1",
    /* MMU_MCQDB_X_B_XPE2        */ "MCQDB_X_B_XPE2",
    /* MMU_MCQDB_X_B_XPE3        */ "MCQDB_X_B_XPE3",
    /* MMU_MCQDB_X_XPE0          */ "MCQDB_X_XPE0",
    /* MMU_MCQDB_X_XPE1          */ "MCQDB_X_XPE1",
    /* MMU_MCQDB_X_XPE2          */ "MCQDB_X_XPE2",
    /* MMU_MCQDB_X_XPE3          */ "MCQDB_X_XPE3",
    /* MMU_MCQDB_Y               */ "MCQDB_Y",
    /* MMU_MCQDB_Y_A             */ "MCQDB_Y_A",
    /* MMU_MCQDB_Y_A_XPE0        */ "MCQDB_Y_A_XPE0",
    /* MMU_MCQDB_Y_A_XPE1        */ "MCQDB_Y_A_XPE1",
    /* MMU_MCQDB_Y_A_XPE2        */ "MCQDB_Y_A_XPE2",
    /* MMU_MCQDB_Y_A_XPE3        */ "MCQDB_Y_A_XPE3",
    /* MMU_MCQDB_Y_B             */ "MCQDB_Y_B",
    /* MMU_MCQDB_Y_B_XPE0        */ "MCQDB_Y_B_XPE0",
    /* MMU_MCQDB_Y_B_XPE1        */ "MCQDB_Y_B_XPE1",
    /* MMU_MCQDB_Y_B_XPE2        */ "MCQDB_Y_B_XPE2",
    /* MMU_MCQDB_Y_B_XPE3        */ "MCQDB_Y_B_XPE3",
    /* MMU_MCQDB_Y_XPE0          */ "MCQDB_Y_XPE0",
    /* MMU_MCQDB_Y_XPE1          */ "MCQDB_Y_XPE1",
    /* MMU_MCQDB_Y_XPE2          */ "MCQDB_Y_XPE2",
    /* MMU_MCQDB_Y_XPE3          */ "MCQDB_Y_XPE3",
    /* MMU_MCQE                  */ "MCQE",
    /* MMU_MCQE_PREFETCH_X       */ "MCQE_PREFETCH_X",
    /* MMU_MCQE_PREFETCH_X_XPE0  */ "MCQE_PREFETCH_X_XPE0",
    /* MMU_MCQE_PREFETCH_X_XPE1  */ "MCQE_PREFETCH_X_XPE1",
    /* MMU_MCQE_PREFETCH_X_XPE2  */ "MCQE_PREFETCH_X_XPE2",
    /* MMU_MCQE_PREFETCH_X_XPE3  */ "MCQE_PREFETCH_X_XPE3",
    /* MMU_MCQE_PREFETCH_Y       */ "MCQE_PREFETCH_Y",
    /* MMU_MCQE_PREFETCH_Y_XPE0  */ "MCQE_PREFETCH_Y_XPE0",
    /* MMU_MCQE_PREFETCH_Y_XPE1  */ "MCQE_PREFETCH_Y_XPE1",
    /* MMU_MCQE_PREFETCH_Y_XPE2  */ "MCQE_PREFETCH_Y_XPE2",
    /* MMU_MCQE_PREFETCH_Y_XPE3  */ "MCQE_PREFETCH_Y_XPE3",
    /* MMU_MCQE_XPE0             */ "MCQE_XPE0",
    /* MMU_MCQE_XPE1             */ "MCQE_XPE1",
    /* MMU_MCQE_XPE2             */ "MCQE_XPE2",
    /* MMU_MCQE_XPE3             */ "MCQE_XPE3",
    /* MMU_MCQN                  */ "MCQN",
    /* MMU_MCQN_XPE0             */ "MCQN_XPE0",
    /* MMU_MCQN_XPE1             */ "MCQN_XPE1",
    /* MMU_MCQN_XPE2             */ "MCQN_XPE2",
    /* MMU_MCQN_XPE3             */ "MCQN_XPE3",
    /* MMU_MC_FIFO0              */ "MC_FIFO0",
    /* MMU_MC_FIFO1              */ "MC_FIFO1",
    /* MMU_MC_FIFO2              */ "MC_FIFO2",
    /* MMU_MC_FIFO3              */ "MC_FIFO3",
    /* MMU_MC_FIFO4              */ "MC_FIFO4",
    /* MMU_MC_FIFO5              */ "MC_FIFO5",
    /* MMU_MC_FIFO6              */ "MC_FIFO6",
    /* MMU_MC_FIFO7              */ "MC_FIFO7",
    /* MMU_MC_FIFO8              */ "MC_FIFO8",
    /* MMU_MC_FIFO9              */ "MC_FIFO9",
    /* MMU_MC_FIFO10             */ "MC_FIFO10",
    /* MMU_MC_FIFO11             */ "MC_FIFO11",
    /* MMU_MC_FIFO12             */ "MC_FIFO12",
    /* MMU_MC_FIFO13             */ "MC_FIFO13",
    /* MMU_MC_FIFO14             */ "MC_FIFO14",
    /* MMU_MC_FIFO15             */ "MC_FIFO15",
    /* MMU_MC_FIFO16             */ "MC_FIFO16",
    /* MMU_MC_FIFO17             */ "MC_FIFO17",
    /* MMU_MC_FIFO18             */ "MC_FIFO18",
    /* MMU_MC_FIFO19             */ "MC_FIFO19",
    /* MMU_MC_FIFO20             */ "MC_FIFO20",
    /* MMU_MC_FIFO21             */ "MC_FIFO21",
    /* MMU_MC_FIFO22             */ "MC_FIFO22",
    /* MMU_MC_FIFO23             */ "MC_FIFO23",
    /* MMU_MC_FIFO24             */ "MC_FIFO24",
    /* MMU_MC_FIFO25             */ "MC_FIFO25",
    /* MMU_MC_FIFO26             */ "MC_FIFO26",
    /* MMU_MC_FIFO27             */ "MC_FIFO27",
    /* MMU_MC_FIFO28             */ "MC_FIFO28",
    /* MMU_MC_FIFO29             */ "MC_FIFO29",
    /* MMU_MC_FIFO30             */ "MC_FIFO30",
    /* MMU_MC_FIFO31             */ "MC_FIFO31",
    /* MMU_MC_FIFO32             */ "MC_FIFO32",
    /* MMU_MC_FIFO33             */ "MC_FIFO33",
    /* MMU_MC_FIFO34             */ "MC_FIFO34",
    /* MMU_MC_FIFO35             */ "MC_FIFO35",
    /* MMU_MC_FIFO36             */ "MC_FIFO36",
    /* MMU_MC_FIFO37             */ "MC_FIFO37",
    /* MMU_MC_FIFO38             */ "MC_FIFO38",
    /* MMU_MC_FIFO39             */ "MC_FIFO39",
    /* MMU_MC_FIFO40             */ "MC_FIFO40",
    /* MMU_MC_FIFO41             */ "MC_FIFO41",
    /* MMU_MC_FIFO42             */ "MC_FIFO42",
    /* MMU_MC_FIFO43             */ "MC_FIFO43",
    /* MMU_MC_FIFO44             */ "MC_FIFO44",
    /* MMU_MC_FIFO45             */ "MC_FIFO45",
    /* MMU_MC_FIFO46             */ "MC_FIFO46",
    /* MMU_MC_FIFO47             */ "MC_FIFO47",
    /* MMU_MC_FIFO48             */ "MC_FIFO48",
    /* MMU_MC_FIFO49             */ "MC_FIFO49",
    /* MMU_MC_FIFO50             */ "MC_FIFO50",
    /* MMU_MC_FIFO51             */ "MC_FIFO51",
    /* MMU_MC_FIFO52             */ "MC_FIFO52",
    /* MMU_MC_FIFO53             */ "MC_FIFO53",
    /* MMU_MC_FIFO54             */ "MC_FIFO54",
    /* MMU_MC_FIFO55             */ "MC_FIFO55",
    /* MMU_MC_FIFO56             */ "MC_FIFO56",
    /* MMU_MC_FIFO57             */ "MC_FIFO57",
    /* MMU_MC_FIFO58             */ "MC_FIFO58",
    /* MMU_MC_FIFO59             */ "MC_FIFO59",
    /* MMU_MC_FIFO60             */ "MC_FIFO60",
    /* MMU_MC_FIFO61             */ "MC_FIFO61",
    /* MMU_MC_FIFO62             */ "MC_FIFO62",
    /* MMU_MC_FIFO63             */ "MC_FIFO63",
    /* MMU_MC_FIFO64             */ "MC_FIFO64",
    /* MMU_MC_FIFO65             */ "MC_FIFO65",
    /* MMU_MC_FIFO48_1           */ "MC_FIFO48_1",
    /* MMU_MC_FIFO49_1           */ "MC_FIFO49_1",
    /* MMU_MC_FIFO50_1           */ "MC_FIFO50_1",
    /* MMU_MC_FIFO51_1           */ "MC_FIFO51_1",
    /* MMU_MC_FIFO52_1           */ "MC_FIFO52_1",
    /* MMU_MC_FIFO53_1           */ "MC_FIFO53_1",
    /* MMU_MC_FIFO54_1           */ "MC_FIFO54_1",
    /* MMU_MC_FIFO55_1           */ "MC_FIFO55_1",
    /* MMU_MC_FIFO57_1           */ "MC_FIFO57_1",
    /* MMU_MC_FIFO57_2           */ "MC_FIFO57_2",
    /* MMU_MC_FIFO57_3           */ "MC_FIFO57_3",
    /* MMU_MC_FIFO59_1           */ "MC_FIFO59_1",
    /* MMU_MC_FIFO59_2           */ "MC_FIFO59_2",
    /* MMU_MIN_BUCKET_EVEN       */ "MMU_MIN_BUCKET_EVEN",
    /* MMU_MIN_BUCKET_GPORT      */ "MMU_MIN_BUCKET_GPORT",
    /* MMU_MIN_BUCKET_ODD        */ "MMU_MIN_BUCKET_ODD",
    /* MMU_MIN_BUCKET_PGRP0      */ "MMU_MIN_BUCKET_PGRP0",
    /* MMU_MIN_BUCKET_PGRP1      */ "MMU_MIN_BUCKET_PGRP1",
    /* MMU_MIN_BUCKET_QGROUP     */ "MMU_MIN_BUCKET_QGROUP",
    /* MMU_MIN_BUCKET_QLAYER     */ "MMU_MIN_BUCKET_QLAYER",
    /* MMU_MTRI_BKPMETERINGBUCKET_MEM_0 */ "MMU_MTRI_BKPMETERINGBUCKET_MEM_0",
    /* MMU_MTRI_BKPMETERINGBUCKET_MEM_1 */ "MMU_MTRI_BKPMETERINGBUCKET_MEM_1",
    /* MMU_MTRI_BKPMETERINGCONFIG_MEM_0 */ "MMU_MTRI_BKPMETERINGCONFIG_MEM_0",
    /* MMU_MTRI_BKPMETERINGCONFIG_MEM_1 */ "MMU_MTRI_BKPMETERINGCONFIG_MEM_1",
    /* MMU_MTRO_BUCKET_L0_MEM    */ "MMU_MTRO_BUCKET_L0_MEM",
    /* MMU_MTRO_BUCKET_L0_MEM_0  */ "MMU_MTRO_BUCKET_L0_MEM_0",
    /* MMU_MTRO_BUCKET_L0_MEM_1  */ "MMU_MTRO_BUCKET_L0_MEM_1",
    /* MMU_MTRO_BUCKET_L0_MEM_PIPE0 */ "MMU_MTRO_BUCKET_L0_MEM_PIPE0",
    /* MMU_MTRO_BUCKET_L0_MEM_PIPE1 */ "MMU_MTRO_BUCKET_L0_MEM_PIPE1",
    /* MMU_MTRO_BUCKET_L0_MEM_PIPE2 */ "MMU_MTRO_BUCKET_L0_MEM_PIPE2",
    /* MMU_MTRO_BUCKET_L0_MEM_PIPE3 */ "MMU_MTRO_BUCKET_L0_MEM_PIPE3",
    /* MMU_MTRO_BUCKET_L1_MEM    */ "MMU_MTRO_BUCKET_L1_MEM",
    /* MMU_MTRO_BUCKET_L1_MEM_0  */ "MMU_MTRO_BUCKET_L1_MEM_0",
    /* MMU_MTRO_BUCKET_L1_MEM_1  */ "MMU_MTRO_BUCKET_L1_MEM_1",
    /* MMU_MTRO_BUCKET_L1_MEM_PIPE0 */ "MMU_MTRO_BUCKET_L1_MEM_PIPE0",
    /* MMU_MTRO_BUCKET_L1_MEM_PIPE1 */ "MMU_MTRO_BUCKET_L1_MEM_PIPE1",
    /* MMU_MTRO_BUCKET_L1_MEM_PIPE2 */ "MMU_MTRO_BUCKET_L1_MEM_PIPE2",
    /* MMU_MTRO_BUCKET_L1_MEM_PIPE3 */ "MMU_MTRO_BUCKET_L1_MEM_PIPE3",
    /* MMU_MTRO_BUCKET_L2_MEM    */ "MMU_MTRO_BUCKET_L2_MEM",
    /* MMU_MTRO_BUCKET_L2_MEM_0  */ "MMU_MTRO_BUCKET_L2_MEM_0",
    /* MMU_MTRO_BUCKET_L2_MEM_1  */ "MMU_MTRO_BUCKET_L2_MEM_1",
    /* MMU_MTRO_BUCKET_L2_MEM_2  */ "MMU_MTRO_BUCKET_L2_MEM_2",
    /* MMU_MTRO_BUCKET_L2_MEM_3  */ "MMU_MTRO_BUCKET_L2_MEM_3",
    /* MMU_MTRO_BUCKET_L2_MEM_4  */ "MMU_MTRO_BUCKET_L2_MEM_4",
    /* MMU_MTRO_BUCKET_L2_MEM_5  */ "MMU_MTRO_BUCKET_L2_MEM_5",
    /* MMU_MTRO_BUCKET_L2_MEM_6  */ "MMU_MTRO_BUCKET_L2_MEM_6",
    /* MMU_MTRO_BUCKET_L2_MEM_7  */ "MMU_MTRO_BUCKET_L2_MEM_7",
    /* MMU_MTRO_BUCKET_S1_MEM_0  */ "MMU_MTRO_BUCKET_S1_MEM_0",
    /* MMU_MTRO_EGRMETERINGBUCKET_MEM */ "MMU_MTRO_EGRMETERINGBUCKET_MEM",
    /* MMU_MTRO_EGRMETERINGBUCKET_MEM_0 */ "MMU_MTRO_EGRMETERINGBUCKET_MEM_0",
    /* MMU_MTRO_EGRMETERINGBUCKET_MEM_1 */ "MMU_MTRO_EGRMETERINGBUCKET_MEM_1",
    /* MMU_MTRO_EGRMETERINGBUCKET_MEM_PIPE0 */ "MMU_MTRO_EGRMETERINGBUCKET_MEM_PIPE0",
    /* MMU_MTRO_EGRMETERINGBUCKET_MEM_PIPE1 */ "MMU_MTRO_EGRMETERINGBUCKET_MEM_PIPE1",
    /* MMU_MTRO_EGRMETERINGBUCKET_MEM_PIPE2 */ "MMU_MTRO_EGRMETERINGBUCKET_MEM_PIPE2",
    /* MMU_MTRO_EGRMETERINGBUCKET_MEM_PIPE3 */ "MMU_MTRO_EGRMETERINGBUCKET_MEM_PIPE3",
    /* MMU_MTRO_EGRMETERINGCONFIG_MEM */ "MMU_MTRO_EGRMETERINGCONFIG_MEM",
    /* MMU_MTRO_EGRMETERINGCONFIG_MEM_0 */ "MMU_MTRO_EGRMETERINGCONFIG_MEM_0",
    /* MMU_MTRO_EGRMETERINGCONFIG_MEM_1 */ "MMU_MTRO_EGRMETERINGCONFIG_MEM_1",
    /* MMU_MTRO_EGRMETERINGCONFIG_MEM_A */ "MMU_MTRO_EGRMETERINGCONFIG_MEM_A",
    /* MMU_MTRO_EGRMETERINGCONFIG_MEM_A_PIPE0 */ "MMU_MTRO_EGRMETERINGCONFIG_MEM_A_PIPE0",
    /* MMU_MTRO_EGRMETERINGCONFIG_MEM_A_PIPE1 */ "MMU_MTRO_EGRMETERINGCONFIG_MEM_A_PIPE1",
    /* MMU_MTRO_EGRMETERINGCONFIG_MEM_A_PIPE2 */ "MMU_MTRO_EGRMETERINGCONFIG_MEM_A_PIPE2",
    /* MMU_MTRO_EGRMETERINGCONFIG_MEM_A_PIPE3 */ "MMU_MTRO_EGRMETERINGCONFIG_MEM_A_PIPE3",
    /* MMU_MTRO_EGRMETERINGCONFIG_MEM_B */ "MMU_MTRO_EGRMETERINGCONFIG_MEM_B",
    /* MMU_MTRO_EGRMETERINGCONFIG_MEM_B_PIPE0 */ "MMU_MTRO_EGRMETERINGCONFIG_MEM_B_PIPE0",
    /* MMU_MTRO_EGRMETERINGCONFIG_MEM_B_PIPE1 */ "MMU_MTRO_EGRMETERINGCONFIG_MEM_B_PIPE1",
    /* MMU_MTRO_EGRMETERINGCONFIG_MEM_B_PIPE2 */ "MMU_MTRO_EGRMETERINGCONFIG_MEM_B_PIPE2",
    /* MMU_MTRO_EGRMETERINGCONFIG_MEM_B_PIPE3 */ "MMU_MTRO_EGRMETERINGCONFIG_MEM_B_PIPE3",
    /* MMU_MTRO_EGRMETERINGCONFIG_MEM_PIPE0 */ "MMU_MTRO_EGRMETERINGCONFIG_MEM_PIPE0",
    /* MMU_MTRO_EGRMETERINGCONFIG_MEM_PIPE1 */ "MMU_MTRO_EGRMETERINGCONFIG_MEM_PIPE1",
    /* MMU_MTRO_EGRMETERINGCONFIG_MEM_PIPE2 */ "MMU_MTRO_EGRMETERINGCONFIG_MEM_PIPE2",
    /* MMU_MTRO_EGRMETERINGCONFIG_MEM_PIPE3 */ "MMU_MTRO_EGRMETERINGCONFIG_MEM_PIPE3",
    /* MMU_MTRO_L0_MEM           */ "MMU_MTRO_CONFIG_L0_MEM",
    /* MMU_MTRO_L0_MEM_0         */ "MMU_MTRO_CONFIG_L0_MEM_0",
    /* MMU_MTRO_L0_MEM_1         */ "MMU_MTRO_CONFIG_L0_MEM_1",
    /* MMU_MTRO_L0_MEM_A         */ "MMU_MTRO_CONFIG_L1_MEM",
    /* MMU_MTRO_L0_MEM_A_PIPE0   */ "MMU_MTRO_CONFIG_L1_MEM_PIPE0",
    /* MMU_MTRO_L0_MEM_A_PIPE1   */ "MMU_MTRO_CONFIG_L1_MEM_PIPE1",
    /* MMU_MTRO_L0_MEM_A_PIPE2   */ "MMU_MTRO_CONFIG_L1_MEM_PIPE2",
    /* MMU_MTRO_L0_MEM_A_PIPE3   */ "MMU_MTRO_CONFIG_L1_MEM_PIPE3",
    /* MMU_MTRO_L0_MEM_B         */ "MMU_MTRO_CONFIG_L1_MEM",
    /* MMU_MTRO_L0_MEM_B_PIPE0   */ "MMU_MTRO_CONFIG_L1_MEM_PIPE0",
    /* MMU_MTRO_L0_MEM_B_PIPE1   */ "MMU_MTRO_CONFIG_L1_MEM_PIPE1",
    /* MMU_MTRO_L0_MEM_B_PIPE2   */ "MMU_MTRO_CONFIG_L1_MEM_PIPE2",
    /* MMU_MTRO_L0_MEM_B_PIPE3   */ "MMU_MTRO_CONFIG_L1_MEM_PIPE3",
    /* MMU_MTRO_L0_MEM_PIPE0     */ "MMU_MTRO_CONFIG_L0_MEM_PIPE0",
    /* MMU_MTRO_L0_MEM_PIPE1     */ "MMU_MTRO_CONFIG_L0_MEM_PIPE1",
    /* MMU_MTRO_L0_MEM_PIPE2     */ "MMU_MTRO_CONFIG_L0_MEM_PIPE2",
    /* MMU_MTRO_L0_MEM_PIPE3     */ "MMU_MTRO_CONFIG_L0_MEM_PIPE3",
    /* MMU_MTRO_L1_MEM           */ "MMU_MTRO_CONFIG_L1_MEM",
    /* MMU_MTRO_L1_MEM_0         */ "MMU_MTRO_CONFIG_L1_MEM_0",
    /* MMU_MTRO_L1_MEM_1         */ "MMU_MTRO_CONFIG_L1_MEM_1",
    /* MMU_MTRO_L1_MEM_A         */ "MMU_MTRO_CONFIG_L1_MEM",
    /* MMU_MTRO_L1_MEM_A_PIPE0   */ "MMU_MTRO_CONFIG_L1_MEM_PIPE0",
    /* MMU_MTRO_L1_MEM_A_PIPE1   */ "MMU_MTRO_CONFIG_L1_MEM_PIPE1",
    /* MMU_MTRO_L1_MEM_A_PIPE2   */ "MMU_MTRO_CONFIG_L1_MEM_PIPE2",
    /* MMU_MTRO_L1_MEM_A_PIPE3   */ "MMU_MTRO_CONFIG_L1_MEM_PIPE3",
    /* MMU_MTRO_L1_MEM_B         */ "MMU_MTRO_CONFIG_L1_MEM",
    /* MMU_MTRO_L1_MEM_B_PIPE0   */ "MMU_MTRO_CONFIG_L1_MEM_PIPE0",
    /* MMU_MTRO_L1_MEM_B_PIPE1   */ "MMU_MTRO_CONFIG_L1_MEM_PIPE1",
    /* MMU_MTRO_L1_MEM_B_PIPE2   */ "MMU_MTRO_CONFIG_L1_MEM_PIPE2",
    /* MMU_MTRO_L1_MEM_B_PIPE3   */ "MMU_MTRO_CONFIG_L1_MEM_PIPE3",
    /* MMU_MTRO_L1_MEM_PIPE0     */ "MMU_MTRO_CONFIG_L1_MEM_PIPE0",
    /* MMU_MTRO_L1_MEM_PIPE1     */ "MMU_MTRO_CONFIG_L1_MEM_PIPE1",
    /* MMU_MTRO_L1_MEM_PIPE2     */ "MMU_MTRO_CONFIG_L1_MEM_PIPE2",
    /* MMU_MTRO_L1_MEM_PIPE3     */ "MMU_MTRO_CONFIG_L1_MEM_PIPE3",
    /* MMU_MTRO_L2_MEM           */ "MMU_MTRO_CONFIG_L2_MEM",
    /* MMU_MTRO_L2_MEM_0         */ "MMU_MTRO_CONFIG_L2_MEM_0",
    /* MMU_MTRO_L2_MEM_1         */ "MMU_MTRO_CONFIG_L2_MEM_1",
    /* MMU_MTRO_L2_MEM_2         */ "MMU_MTRO_CONFIG_L2_MEM_2",
    /* MMU_MTRO_L2_MEM_3         */ "MMU_MTRO_CONFIG_L2_MEM_3",
    /* MMU_MTRO_L2_MEM_4         */ "MMU_MTRO_CONFIG_L2_MEM_4",
    /* MMU_MTRO_L2_MEM_5         */ "MMU_MTRO_CONFIG_L2_MEM_5",
    /* MMU_MTRO_L2_MEM_6         */ "MMU_MTRO_CONFIG_L2_MEM_6",
    /* MMU_MTRO_L2_MEM_7         */ "MMU_MTRO_CONFIG_L2_MEM_7",
    /* MMU_MTRO_S1_MEM_0         */ "MMU_MTRO_S1_MEM_0",
    /* MMU_OVQ_BANK0_MEM0        */ "OVQ_BANK0_MEM0",
    /* MMU_OVQ_BANK0_MEM1        */ "OVQ_BANK0_MEM1",
    /* MMU_OVQ_BANK0_MEM2        */ "OVQ_BANK0_MEM2",
    /* MMU_OVQ_BANK0_MEM3        */ "OVQ_BANK0_MEM3",
    /* MMU_OVQ_BANK1_MEM0        */ "OVQ_BANK1_MEM0",
    /* MMU_OVQ_BANK1_MEM1        */ "OVQ_BANK1_MEM1",
    /* MMU_OVQ_BANK1_MEM2        */ "OVQ_BANK1_MEM2",
    /* MMU_OVQ_BANK1_MEM3        */ "OVQ_BANK1_MEM3",
    /* MMU_OVQ_BANK2_MEM0        */ "OVQ_BANK2_MEM0",
    /* MMU_OVQ_BANK2_MEM1        */ "OVQ_BANK2_MEM1",
    /* MMU_OVQ_BANK2_MEM2        */ "OVQ_BANK2_MEM2",
    /* MMU_OVQ_BANK2_MEM3        */ "OVQ_BANK2_MEM3",
    /* MMU_OVQ_BANK3_MEM0        */ "OVQ_BANK3_MEM0",
    /* MMU_OVQ_BANK3_MEM1        */ "OVQ_BANK3_MEM1",
    /* MMU_OVQ_BANK3_MEM2        */ "OVQ_BANK3_MEM2",
    /* MMU_OVQ_BANK3_MEM3        */ "OVQ_BANK3_MEM3",
    /* MMU_OVQ_DISTRIBUTOR_MEM0  */ "OVQ_DISTRIBUTOR_MEM0",
    /* MMU_OVQ_DISTRIBUTOR_MEM1  */ "OVQ_DISTRIBUTOR_MEM1",
    /* MMU_OVQ_DISTRIBUTOR_MEM2  */ "OVQ_DISTRIBUTOR_MEM2",
    /* MMU_OVQ_DISTRIBUTOR_MEM3  */ "OVQ_DISTRIBUTOR_MEM3",
    /* MMU_PDB0                  */ "PDB0",
    /* MMU_PDB1                  */ "PDB1",
    /* MMU_PDB_X                 */ "PDB_X",
    /* MMU_PDB_X_XPE0            */ "PDB_X_XPE0",
    /* MMU_PDB_X_XPE1            */ "PDB_X_XPE1",
    /* MMU_PDB_X_XPE2            */ "PDB_X_XPE2",
    /* MMU_PDB_X_XPE3            */ "PDB_X_XPE3",
    /* MMU_PDB_Y                 */ "PDB_Y",
    /* MMU_PDB_Y_XPE0            */ "PDB_Y_XPE0",
    /* MMU_PDB_Y_XPE1            */ "PDB_Y_XPE1",
    /* MMU_PDB_Y_XPE2            */ "PDB_Y_XPE2",
    /* MMU_PDB_Y_XPE3            */ "PDB_Y_XPE3",
    /* MMU_PFAP_MEM              */ "PFAP",
    /* MMU_PKTHDR                */ "PKTHDR",
    /* MMU_PKTHDR_XPE0           */ "PKTHDR_XPE0",
    /* MMU_PKTHDR_XPE1           */ "PKTHDR_XPE1",
    /* MMU_PKTHDR_XPE2           */ "PKTHDR_XPE2",
    /* MMU_PKTHDR_XPE3           */ "PKTHDR_XPE3",
    /* MMU_PKTLINK               */ "PKTLINK",
    /* MMU_PKTLINK0              */ "PKTLINK0",
    /* MMU_PKTLINK1              */ "PKTLINK1",
    /* MMU_PKTLINK2              */ "PKTLINK2",
    /* MMU_PKTLINK3              */ "PKTLINK3",
    /* MMU_PKTLINK4              */ "PKTLINK4",
    /* MMU_PKTLINK5              */ "PKTLINK5",
    /* MMU_PKTLINK6              */ "PKTLINK6",
    /* MMU_PKTLINK7              */ "PKTLINK7",
    /* MMU_PKTLINK8              */ "PKTLINK8",
    /* MMU_PKTLINK9              */ "PKTLINK9",
    /* MMU_PKTLINK10             */ "PKTLINK10",
    /* MMU_PKTLINK11             */ "PKTLINK11",
    /* MMU_PKTLINK12             */ "PKTLINK12",
    /* MMU_PKTLINK13             */ "PKTLINK13",
    /* MMU_PKTLINK14             */ "PKTLINK14",
    /* MMU_PKTLINK15             */ "PKTLINK15",
    /* MMU_PKTLINK16             */ "PKTLINK16",
    /* MMU_PKTLINK17             */ "PKTLINK17",
    /* MMU_PKTLINK18             */ "PKTLINK18",
    /* MMU_PKTLINK19             */ "PKTLINK19",
    /* MMU_PKTLINK20             */ "PKTLINK20",
    /* MMU_PKTLINK21             */ "PKTLINK21",
    /* MMU_PKTLINK22             */ "PKTLINK22",
    /* MMU_PKTLINK23             */ "PKTLINK23",
    /* MMU_PKTLINK24             */ "PKTLINK24",
    /* MMU_PKTLINK25             */ "PKTLINK25",
    /* MMU_PKTLINK26             */ "PKTLINK26",
    /* MMU_PKTLINK27             */ "PKTLINK27",
    /* MMU_PKTLINK28             */ "PKTLINK28",
    /* MMU_PKTLINK29             */ "PKTLINK29",
    /* MMU_PKTLINK30             */ "PKTLINK30",
    /* MMU_PKTLINK31             */ "PKTLINK31",
    /* MMU_PKTLINK32             */ "PKTLINK32",
    /* MMU_PKTLINK33             */ "PKTLINK33",
    /* MMU_PKTLINK34             */ "PKTLINK34",
    /* MMU_PKTLINK35             */ "PKTLINK35",
    /* MMU_PKTLINK36             */ "PKTLINK36",
    /* MMU_PKTLINK37             */ "PKTLINK37",
    /* MMU_PKTLINK38             */ "PKTLINK38",
    /* MMU_PKTLINK39             */ "PKTLINK39",
    /* MMU_PKTLINK40             */ "PKTLINK40",
    /* MMU_PKTLINK41             */ "PKTLINK41",
    /* MMU_PKTLINK42             */ "PKTLINK42",
    /* MMU_PKTLINK43             */ "PKTLINK43",
    /* MMU_PKTLINK44             */ "PKTLINK44",
    /* MMU_PKTLINK45             */ "PKTLINK45",
    /* MMU_PKTLINK46             */ "PKTLINK46",
    /* MMU_PKTLINK47             */ "PKTLINK47",
    /* MMU_PKTLINK48             */ "PKTLINK48",
    /* MMU_PKTLINK49             */ "PKTLINK49",
    /* MMU_PKTLINK50             */ "PKTLINK50",
    /* MMU_PKTLINK51             */ "PKTLINK51",
    /* MMU_PKTLINK52             */ "PKTLINK52",
    /* MMU_PKTLINK53             */ "PKTLINK53",
    /* MMU_PKTLINK54             */ "PKTLINK54",
    /* MMU_PKT_LINK              */ "PKT_LINK",
    /* MMU_PKT_LINK_XPE0         */ "PKT_LINK_XPE0",
    /* MMU_PKT_LINK_XPE1         */ "PKT_LINK_XPE1",
    /* MMU_PKT_LINK_XPE2         */ "PKT_LINK_XPE2",
    /* MMU_PKT_LINK_XPE3         */ "PKT_LINK_XPE3",
    /* MMU_PORTCNT               */ "PORTCNT",
    /* MMU_PORTCNT_XPE0          */ "PORTCNT_XPE0",
    /* MMU_PORTCNT_XPE1          */ "PORTCNT_XPE1",
    /* MMU_PORTCNT_XPE2          */ "PORTCNT_XPE2",
    /* MMU_PORTCNT_XPE3          */ "PORTCNT_XPE3",
    /* MMU_PQE0_MEM              */ "MMU_PQE0_MEM",
    /* MMU_PQE0_MEM_XPE0         */ "MMU_PQE0_MEM_XPE0",
    /* MMU_PQE0_MEM_XPE1         */ "MMU_PQE0_MEM_XPE1",
    /* MMU_PQE0_MEM_XPE2         */ "MMU_PQE0_MEM_XPE2",
    /* MMU_PQE0_MEM_XPE3         */ "MMU_PQE0_MEM_XPE3",
    /* MMU_PQE1_MEM              */ "MMU_PQE1_MEM",
    /* MMU_PQE1_MEM_XPE0         */ "MMU_PQE1_MEM_XPE0",
    /* MMU_PQE1_MEM_XPE1         */ "MMU_PQE1_MEM_XPE1",
    /* MMU_PQE1_MEM_XPE2         */ "MMU_PQE1_MEM_XPE2",
    /* MMU_PQE1_MEM_XPE3         */ "MMU_PQE1_MEM_XPE3",
    /* MMU_PQE_MEM               */ "PQE",
    /* MMU_PQE_MEM0              */ "MMU_PQE_MEM0",
    /* MMU_PQE_MEM1              */ "MMU_PQE_MEM1",
    /* MMU_PROT_GROUP_TABLE      */ "MMU_PROT_GROUP_TABLE",
    /* MMU_QCN_CNM_COUNTER       */ "MMU_QCN_CNM_COUNTER",
    /* MMU_QCN_CNM_QUEUE         */ "MMU_QCN_CNM_QUEUE",
    /* MMU_QCN_CNM_QUEUE0        */ "MMU_QCN_CNM_QUEUE0",
    /* MMU_QCN_CNM_QUEUE1        */ "MMU_QCN_CNM_QUEUE1",
    /* MMU_QCN_CPQCFG            */ "QCN_CPQCFG",
    /* MMU_QCN_CPQST_QLEN        */ "QCN_CPQST_QLEN",
    /* MMU_QCN_CPQST_TSSLS       */ "QCN_CPQST_TSSLS",
    /* MMU_QCN_ENABLE            */ "QCN_ENABLE",
    /* MMU_QCN_ENABLE_0          */ "QCN_ENABLE",
    /* MMU_QCN_ENABLE_1          */ "QCN_ENABLE",
    /* MMU_QCN_QFBTB             */ "QCN_QFBTB",
    /* MMU_QCN_QLEN_SHADOW       */ "MMU_QCN_QLEN_SHADOW",
    /* MMU_QCN_QLEN_SHADOW0      */ "MMU_QCN_QLEN_SHADOW0",
    /* MMU_QCN_QLEN_SHADOW1      */ "MMU_QCN_QLEN_SHADOW1",
    /* MMU_QCN_SITB              */ "QCN_SITB",
    /* MMU_QSTRUCT_QBLOCK_BM_0   */ "MMU_QSTRUCT_QBLOCK_BM_0",
    /* MMU_QSTRUCT_QBLOCK_BM_1   */ "MMU_QSTRUCT_QBLOCK_BM_1",
    /* MMU_QSTRUCT_QBLOCK_BM_2   */ "MMU_QSTRUCT_QBLOCK_BM_2",
    /* MMU_QSTRUCT_QBLOCK_BM_3   */ "MMU_QSTRUCT_QBLOCK_BM_3",
    /* MMU_QSTRUCT_QBLOCK_BM_FIFO_0 */ "MMU_QSTRUCT_QBLOCK_BM_FIFO_0",
    /* MMU_QSTRUCT_QBLOCK_BM_FIFO_1 */ "MMU_QSTRUCT_QBLOCK_BM_FIFO_1",
    /* MMU_QSTRUCT_QBLOCK_BM_FIFO_2 */ "MMU_QSTRUCT_QBLOCK_BM_FIFO_2",
    /* MMU_QSTRUCT_QBLOCK_BM_FIFO_3 */ "MMU_QSTRUCT_QBLOCK_BM_FIFO_3",
    /* MMU_QSTRUCT_QBLOCK_NEXT   */ "MMU_QSTRUCT_QBLOCK_NEXT",
    /* MMU_QSTRUCT_QBLOCK_NEXT_0 */ "MMU_QSTRUCT_QBLOCK_NEXT_0",
    /* MMU_QSTRUCT_QBLOCK_NEXT_1 */ "MMU_QSTRUCT_QBLOCK_NEXT_1",
    /* MMU_QSTRUCT_QBLOCK_NEXT_2 */ "MMU_QSTRUCT_QBLOCK_NEXT_2",
    /* MMU_QSTRUCT_QBLOCK_NEXT_3 */ "MMU_QSTRUCT_QBLOCK_NEXT_3",
    /* MMU_QSTRUCT_QBLOCK_NEXT_4 */ "MMU_QSTRUCT_QBLOCK_NEXT_4",
    /* MMU_QSTRUCT_QBLOCK_NEXT_5 */ "MMU_QSTRUCT_QBLOCK_NEXT_5",
    /* MMU_QSTRUCT_QBLOCK_NEXT_6 */ "MMU_QSTRUCT_QBLOCK_NEXT_6",
    /* MMU_QSTRUCT_QBLOCK_NEXT_7 */ "MMU_QSTRUCT_QBLOCK_NEXT_7",
    /* MMU_QSTRUCT_QENTRY        */ "MMU_QSTRUCT_QENTRY",
    /* MMU_QSTRUCT_QENTRY_LOWER_0 */ "MMU_QSTRUCT_QENTRY_LOWER_0",
    /* MMU_QSTRUCT_QENTRY_LOWER_1 */ "MMU_QSTRUCT_QENTRY_LOWER_1",
    /* MMU_QSTRUCT_QENTRY_LOWER_2 */ "MMU_QSTRUCT_QENTRY_LOWER_2",
    /* MMU_QSTRUCT_QENTRY_LOWER_3 */ "MMU_QSTRUCT_QENTRY_LOWER_3",
    /* MMU_QSTRUCT_QENTRY_LOWER_4 */ "MMU_QSTRUCT_QENTRY_LOWER_4",
    /* MMU_QSTRUCT_QENTRY_LOWER_5 */ "MMU_QSTRUCT_QENTRY_LOWER_5",
    /* MMU_QSTRUCT_QENTRY_LOWER_6 */ "MMU_QSTRUCT_QENTRY_LOWER_6",
    /* MMU_QSTRUCT_QENTRY_LOWER_7 */ "MMU_QSTRUCT_QENTRY_LOWER_7",
    /* MMU_QSTRUCT_QENTRY_UPPER_0 */ "MMU_QSTRUCT_QENTRY_UPPER_0",
    /* MMU_QSTRUCT_QENTRY_UPPER_1 */ "MMU_QSTRUCT_QENTRY_UPPER_1",
    /* MMU_QSTRUCT_QENTRY_UPPER_2 */ "MMU_QSTRUCT_QENTRY_UPPER_2",
    /* MMU_QSTRUCT_QENTRY_UPPER_3 */ "MMU_QSTRUCT_QENTRY_UPPER_3",
    /* MMU_QSTRUCT_QENTRY_UPPER_4 */ "MMU_QSTRUCT_QENTRY_UPPER_4",
    /* MMU_QSTRUCT_QENTRY_UPPER_5 */ "MMU_QSTRUCT_QENTRY_UPPER_5",
    /* MMU_QSTRUCT_QENTRY_UPPER_6 */ "MMU_QSTRUCT_QENTRY_UPPER_6",
    /* MMU_QSTRUCT_QENTRY_UPPER_7 */ "MMU_QSTRUCT_QENTRY_UPPER_7",
    /* MMU_RAFA                  */ "MMU_RAFA",
    /* MMU_RAFA_RADDR_STATUS     */ "MMU_RAFA_RADDR_STATUS",
    /* MMU_RAFB                  */ "MMU_RAFB",
    /* MMU_RAFB_RADDR_STATUS     */ "MMU_RAFB_RADDR_STATUS",
    /* MMU_RAFC                  */ "MMU_RAFC",
    /* MMU_RAFC_RADDR_STATUS     */ "MMU_RAFC_RADDR_STATUS",
    /* MMU_RAFD_RADDR_STATUS     */ "MMU_RAFD_RADDR_STATUS",
    /* MMU_RAFE_RADDR_STATUS     */ "MMU_RAFE_RADDR_STATUS",
    /* MMU_RAFF_RADDR_STATUS     */ "MMU_RAFF_RADDR_STATUS",
    /* MMU_RAFG_RADDR_STATUS     */ "MMU_RAFG_RADDR_STATUS",
    /* MMU_RAFH_RADDR_STATUS     */ "MMU_RAFH_RADDR_STATUS",
    /* MMU_RAF_WADDR             */ "MMU_RAF_WADDR",
    /* MMU_RDEHEADER_MEM0        */ "RDEHEADER_MEM0",
    /* MMU_RDEHEADER_MEM1        */ "RDEHEADER_MEM1",
    /* MMU_RDE_ADM_DPC_STORE_MEM */ "MMU_RDE_ADM_DPC_STORE_MEM",
    /* MMU_RDE_CFIFO_MEM0        */ "RDE_CFIFO_MEM0",
    /* MMU_RDE_CFIFO_MEM1        */ "RDE_CFIFO_MEM1",
    /* MMU_RDE_COSPCP_MEM        */ "RDE_COSPCP",
    /* MMU_RDE_DESCP_MEM         */ "RDE_DESCP",
    /* MMU_RDE_FREEDESCPLIST_MEM */ "RDE_FREELIST",
    /* MMU_RDE_FREELIST_MEM      */ "RDE_FREELIST",
    /* MMU_RDE_FREEPKTLIST_MEM   */ "RDE_FREELIST",
    /* MMU_RDE_ITE_REL_FIFO_MEM  */ "RDE_ITE_REL_FIFO_MEM",
    /* MMU_RDE_PKTLINK_MEM       */ "RDE_PKTLINK",
    /* MMU_RDE_PQE_FIFO_MEM      */ "RDE_PQE_FIFO_MEM",
    /* MMU_RDE_PRCP_MEM          */ "RDE_PRCP",
    /* MMU_RDE_REAL_CELL_FIFO_MEM */ "RDE_REAL_CELL_FIFO_MEM",
    /* MMU_RDE_TXQ_FLL           */ "RDE_TXQ_FLL",
    /* MMU_RDE_TXQ_QLL           */ "RDE_TXQ_QLL",
    /* MMU_RDE_TXQ_STATE         */ "MMU_RDE_TXQ_STATE",
    /* MMU_RDFA                  */ "MMU_RDFA",
    /* MMU_RDFA_WADDR_STATUS     */ "MMU_RDFA_WADDR_STATUS",
    /* MMU_RDFB                  */ "MMU_RDFB",
    /* MMU_RDFB_WADDR_STATUS     */ "MMU_RDFB_WADDR_STATUS",
    /* MMU_RDFC                  */ "MMU_RDFC",
    /* MMU_RDFC_WADDR_STATUS     */ "MMU_RDFC_WADDR_STATUS",
    /* MMU_RDFD_WADDR_STATUS     */ "MMU_RDFD_WADDR_STATUS",
    /* MMU_RDFE_WADDR_STATUS     */ "MMU_RDFE_WADDR_STATUS",
    /* MMU_RDFF_WADDR_STATUS     */ "MMU_RDFF_WADDR_STATUS",
    /* MMU_RDFG_WADDR_STATUS     */ "MMU_RDFG_WADDR_STATUS",
    /* MMU_RDFH_WADDR_STATUS     */ "MMU_RDFH_WADDR_STATUS",
    /* MMU_RDF_RADDR             */ "MMU_RDF_RADDR",
    /* MMU_RD_DATA_MEM           */ "MMU_RD_DATA_MEM",
    /* MMU_RD_FBC_DATA_MEM       */ "MMU_RD_FBC_DATA_MEM",
    /* MMU_REPL_GROUP            */ "REPL_GROUP",
    /* MMU_REPL_GROUP_INFO0      */ "REPL_GROUP_INFO0",
    /* MMU_REPL_GROUP_INFO1      */ "REPL_GROUP_INFO1",
    /* MMU_REPL_GROUP_INFO_TBL   */ "MMU_REPL_GROUP_INFO_TBL",
    /* MMU_REPL_GROUP_INFO_TBL_PIPE0 */ "MMU_REPL_GROUP_INFO_TBL_PIPE0",
    /* MMU_REPL_GROUP_INFO_TBL_PIPE1 */ "MMU_REPL_GROUP_INFO_TBL_PIPE1",
    /* MMU_REPL_GROUP_INFO_TBL_PIPE2 */ "MMU_REPL_GROUP_INFO_TBL_PIPE2",
    /* MMU_REPL_GROUP_INFO_TBL_PIPE3 */ "MMU_REPL_GROUP_INFO_TBL_PIPE3",
    /* MMU_REPL_GROUP_INITIAL_COPY_COUNT */ "MMU_REPL_GROUP_INITIAL_COPY_COUNT",
    /* MMU_REPL_GROUP_INITIAL_COPY_COUNT0 */ "MMU_REPL_GROUP_INITIAL_COPY_COUNT0",
    /* MMU_REPL_GROUP_INITIAL_COPY_COUNT1 */ "MMU_REPL_GROUP_INITIAL_COPY_COUNT1",
    /* MMU_REPL_GROUP_INITIAL_COPY_COUNT0_SC0 */ "MMU_REPL_GROUP_INITIAL_COPY_COUNT0_SC0",
    /* MMU_REPL_GROUP_INITIAL_COPY_COUNT0_SC1 */ "MMU_REPL_GROUP_INITIAL_COPY_COUNT0_SC1",
    /* MMU_REPL_GROUP_INITIAL_COPY_COUNT1_SC0 */ "MMU_REPL_GROUP_INITIAL_COPY_COUNT1_SC0",
    /* MMU_REPL_GROUP_INITIAL_COPY_COUNT1_SC1 */ "MMU_REPL_GROUP_INITIAL_COPY_COUNT1_SC1",
    /* MMU_REPL_GROUP_INITIAL_COPY_COUNT_SC0 */ "MMU_REPL_GROUP_INITIAL_COPY_COUNT_SC0",
    /* MMU_REPL_GROUP_INITIAL_COPY_COUNT_SC1 */ "MMU_REPL_GROUP_INITIAL_COPY_COUNT_SC1",
    /* MMU_REPL_GRP_TBL          */ "REPL_GRP",
    /* MMU_REPL_GRP_TBL0         */ "REPL_GRP0",
    /* MMU_REPL_GRP_TBL1         */ "REPL_GRP1",
    /* MMU_REPL_GRP_TBL2         */ "REPL_GRP2",
    /* MMU_REPL_HEAD_TBL         */ "REPL_HEAD",
    /* MMU_REPL_HEAD_TBL_PIPE0   */ "MMU_REPL_HEAD_TBL_PIPE0",
    /* MMU_REPL_HEAD_TBL_PIPE1   */ "MMU_REPL_HEAD_TBL_PIPE1",
    /* MMU_REPL_HEAD_TBL_PIPE2   */ "MMU_REPL_HEAD_TBL_PIPE2",
    /* MMU_REPL_HEAD_TBL_PIPE3   */ "MMU_REPL_HEAD_TBL_PIPE3",
    /* MMU_REPL_LIST_TBL         */ "IPMC_VLAN",
    /* MMU_REPL_LIST_TBL_PIPE0   */ "MMU_REPL_LIST_TBL_PIPE0",
    /* MMU_REPL_LIST_TBL_PIPE1   */ "MMU_REPL_LIST_TBL_PIPE1",
    /* MMU_REPL_LIST_TBL_PIPE2   */ "MMU_REPL_LIST_TBL_PIPE2",
    /* MMU_REPL_LIST_TBL_PIPE3   */ "MMU_REPL_LIST_TBL_PIPE3",
    /* MMU_REPL_MAP_TBL          */ "MMU_REPL_MAP_TBL",
    /* MMU_REPL_STATE_TBL        */ "RDEHEADER",
    /* MMU_REPL_STATE_TBL_PIPE0  */ "MMU_REPL_STATE_TBL_PIPE0",
    /* MMU_REPL_STATE_TBL_PIPE1  */ "MMU_REPL_STATE_TBL_PIPE1",
    /* MMU_REPL_STATE_TBL_PIPE2  */ "MMU_REPL_STATE_TBL_PIPE2",
    /* MMU_REPL_STATE_TBL_PIPE3  */ "MMU_REPL_STATE_TBL_PIPE3",
    /* MMU_RFAFA                 */ "MMU_RFAFA",
    /* MMU_RFAFB                 */ "MMU_RFAFB",
    /* MMU_RFAFC                 */ "MMU_RFAFC",
    /* MMU_RFDFA                 */ "MMU_RFDFA",
    /* MMU_RFDFB                 */ "MMU_RFDFB",
    /* MMU_RFDFC                 */ "MMU_RFDFC",
    /* MMU_RPFAP_BITMAP          */ "MMU_RPFAP_BITMAP",
    /* MMU_RPFAP_STACK           */ "MMU_RPFAP_STACK",
    /* MMU_RQE_QMGR_FLL          */ "RQE_QMGR_FLL",
    /* MMU_RQE_QMGR_QLL          */ "RQE_QMGR_QLL",
    /* MMU_RQE_QUEUE_OP_NODE_MAP */ "RQE_QUEUE_OP_NODE_MAP",
    /* MMU_RQE_WORK_QUEUE        */ "RQE_WORK_QUEUE",
    /* MMU_SCFG_MEM_FAIL_ADDR_64 */ "MMU_SCFG_MEM_FAIL_ADDR_64",
    /* MMU_SCFG_MEM_FAIL_ADDR_64_SC0 */ "MMU_SCFG_MEM_FAIL_ADDR_64_SC0",
    /* MMU_SCFG_MEM_FAIL_ADDR_64_SC1 */ "MMU_SCFG_MEM_FAIL_ADDR_64_SC1",
    /* MMU_SEDCFG_MEM_FAIL_ADDR_64 */ "MMU_SEDCFG_MEM_FAIL_ADDR_64",
    /* MMU_SEDCFG_MEM_FAIL_ADDR_64_SC0 */ "MMU_SEDCFG_MEM_FAIL_ADDR_64_SC0",
    /* MMU_SEDCFG_MEM_FAIL_ADDR_64_SC1 */ "MMU_SEDCFG_MEM_FAIL_ADDR_64_SC1",
    /* MMU_SM                    */ "SM",
    /* MMU_TCB_BUFFER_CELL_DATA_LOWER */ "MMU_TCB_BUFFER_CELL_DATA_LOWER",
    /* MMU_TCB_BUFFER_CELL_DATA_LOWER_XPE0 */ "MMU_TCB_BUFFER_CELL_DATA_LOWER_XPE0",
    /* MMU_TCB_BUFFER_CELL_DATA_LOWER_XPE1 */ "MMU_TCB_BUFFER_CELL_DATA_LOWER_XPE1",
    /* MMU_TCB_BUFFER_CELL_DATA_LOWER_XPE2 */ "MMU_TCB_BUFFER_CELL_DATA_LOWER_XPE2",
    /* MMU_TCB_BUFFER_CELL_DATA_LOWER_XPE3 */ "MMU_TCB_BUFFER_CELL_DATA_LOWER_XPE3",
    /* MMU_TCB_BUFFER_CELL_DATA_SCRATCH_LOWER */ "MMU_TCB_BUFFER_CELL_DATA_SCRATCH_LOWER",
    /* MMU_TCB_BUFFER_CELL_DATA_SCRATCH_LOWER_SED0_PIPE0 */ "MMU_TCB_BUFFER_CELL_DATA_SCRATCH_LOWER_SED0_PIPE0",
    /* MMU_TCB_BUFFER_CELL_DATA_SCRATCH_LOWER_SED0_PIPE1 */ "MMU_TCB_BUFFER_CELL_DATA_SCRATCH_LOWER_SED0_PIPE1",
    /* MMU_TCB_BUFFER_CELL_DATA_SCRATCH_LOWER_SED0_PIPE2 */ "MMU_TCB_BUFFER_CELL_DATA_SCRATCH_LOWER_SED0_PIPE2",
    /* MMU_TCB_BUFFER_CELL_DATA_SCRATCH_LOWER_SED0_PIPE3 */ "MMU_TCB_BUFFER_CELL_DATA_SCRATCH_LOWER_SED0_PIPE3",
    /* MMU_TCB_BUFFER_CELL_DATA_SCRATCH_LOWER_SED1_PIPE0 */ "MMU_TCB_BUFFER_CELL_DATA_SCRATCH_LOWER_SED1_PIPE0",
    /* MMU_TCB_BUFFER_CELL_DATA_SCRATCH_LOWER_SED1_PIPE1 */ "MMU_TCB_BUFFER_CELL_DATA_SCRATCH_LOWER_SED1_PIPE1",
    /* MMU_TCB_BUFFER_CELL_DATA_SCRATCH_LOWER_SED1_PIPE2 */ "MMU_TCB_BUFFER_CELL_DATA_SCRATCH_LOWER_SED1_PIPE2",
    /* MMU_TCB_BUFFER_CELL_DATA_SCRATCH_LOWER_SED1_PIPE3 */ "MMU_TCB_BUFFER_CELL_DATA_SCRATCH_LOWER_SED1_PIPE3",
    /* MMU_TCB_BUFFER_CELL_DATA_SCRATCH_UPPER */ "MMU_TCB_BUFFER_CELL_DATA_SCRATCH_UPPER",
    /* MMU_TCB_BUFFER_CELL_DATA_SCRATCH_UPPER_SED0_PIPE0 */ "MMU_TCB_BUFFER_CELL_DATA_SCRATCH_UPPER_SED0_PIPE0",
    /* MMU_TCB_BUFFER_CELL_DATA_SCRATCH_UPPER_SED0_PIPE1 */ "MMU_TCB_BUFFER_CELL_DATA_SCRATCH_UPPER_SED0_PIPE1",
    /* MMU_TCB_BUFFER_CELL_DATA_SCRATCH_UPPER_SED0_PIPE2 */ "MMU_TCB_BUFFER_CELL_DATA_SCRATCH_UPPER_SED0_PIPE2",
    /* MMU_TCB_BUFFER_CELL_DATA_SCRATCH_UPPER_SED0_PIPE3 */ "MMU_TCB_BUFFER_CELL_DATA_SCRATCH_UPPER_SED0_PIPE3",
    /* MMU_TCB_BUFFER_CELL_DATA_SCRATCH_UPPER_SED1_PIPE0 */ "MMU_TCB_BUFFER_CELL_DATA_SCRATCH_UPPER_SED1_PIPE0",
    /* MMU_TCB_BUFFER_CELL_DATA_SCRATCH_UPPER_SED1_PIPE1 */ "MMU_TCB_BUFFER_CELL_DATA_SCRATCH_UPPER_SED1_PIPE1",
    /* MMU_TCB_BUFFER_CELL_DATA_SCRATCH_UPPER_SED1_PIPE2 */ "MMU_TCB_BUFFER_CELL_DATA_SCRATCH_UPPER_SED1_PIPE2",
    /* MMU_TCB_BUFFER_CELL_DATA_SCRATCH_UPPER_SED1_PIPE3 */ "MMU_TCB_BUFFER_CELL_DATA_SCRATCH_UPPER_SED1_PIPE3",
    /* MMU_TCB_BUFFER_CELL_DATA_UPPER */ "MMU_TCB_BUFFER_CELL_DATA_UPPER",
    /* MMU_TCB_BUFFER_CELL_DATA_UPPER_XPE0 */ "MMU_TCB_BUFFER_CELL_DATA_UPPER_XPE0",
    /* MMU_TCB_BUFFER_CELL_DATA_UPPER_XPE1 */ "MMU_TCB_BUFFER_CELL_DATA_UPPER_XPE1",
    /* MMU_TCB_BUFFER_CELL_DATA_UPPER_XPE2 */ "MMU_TCB_BUFFER_CELL_DATA_UPPER_XPE2",
    /* MMU_TCB_BUFFER_CELL_DATA_UPPER_XPE3 */ "MMU_TCB_BUFFER_CELL_DATA_UPPER_XPE3",
    /* MMU_THDM_DB_POOL_MCUC_PKSTAT */ "MMU_THDM_DB_POOL_MCUC_PKSTAT",
    /* MMU_THDM_DB_POOL_MCUC_PKSTAT_XPE0 */ "MMU_THDM_DB_POOL_MCUC_PKSTAT_XPE0",
    /* MMU_THDM_DB_POOL_MCUC_PKSTAT_XPE1 */ "MMU_THDM_DB_POOL_MCUC_PKSTAT_XPE1",
    /* MMU_THDM_DB_POOL_MCUC_PKSTAT_XPE2 */ "MMU_THDM_DB_POOL_MCUC_PKSTAT_XPE2",
    /* MMU_THDM_DB_POOL_MCUC_PKSTAT_XPE3 */ "MMU_THDM_DB_POOL_MCUC_PKSTAT_XPE3",
    /* MMU_THDM_DB_PORTSP_BST    */ "MMU_THDM_DB_PORTSP_BST",
    /* MMU_THDM_DB_PORTSP_BST_0  */ "MMU_THDM_DB_PORTSP_BST_0",
    /* MMU_THDM_DB_PORTSP_BST_1  */ "MMU_THDM_DB_PORTSP_BST_1",
    /* MMU_THDM_DB_PORTSP_BST_XPE0_PIPE0 */ "MMU_THDM_DB_PORTSP_BST_XPE0_PIPE0",
    /* MMU_THDM_DB_PORTSP_BST_XPE0_PIPE1 */ "MMU_THDM_DB_PORTSP_BST_XPE0_PIPE1",
    /* MMU_THDM_DB_PORTSP_BST_XPE1_PIPE2 */ "MMU_THDM_DB_PORTSP_BST_XPE1_PIPE2",
    /* MMU_THDM_DB_PORTSP_BST_XPE1_PIPE3 */ "MMU_THDM_DB_PORTSP_BST_XPE1_PIPE3",
    /* MMU_THDM_DB_PORTSP_BST_XPE2_PIPE0 */ "MMU_THDM_DB_PORTSP_BST_XPE2_PIPE0",
    /* MMU_THDM_DB_PORTSP_BST_XPE2_PIPE1 */ "MMU_THDM_DB_PORTSP_BST_XPE2_PIPE1",
    /* MMU_THDM_DB_PORTSP_BST_XPE3_PIPE2 */ "MMU_THDM_DB_PORTSP_BST_XPE3_PIPE2",
    /* MMU_THDM_DB_PORTSP_BST_XPE3_PIPE3 */ "MMU_THDM_DB_PORTSP_BST_XPE3_PIPE3",
    /* MMU_THDM_DB_PORTSP_CONFIG */ "MMU_THDM_DB_PORTSP_CONFIG",
    /* MMU_THDM_DB_PORTSP_CONFIG_0 */ "MMU_THDM_DB_PORTSP_CONFIG_0",
    /* MMU_THDM_DB_PORTSP_CONFIG_1 */ "MMU_THDM_DB_PORTSP_CONFIG_1",
    /* MMU_THDM_DB_PORTSP_CONFIG_0A */ "MMU_THDM_DB_PORTSP_CONFIG_0A",
    /* MMU_THDM_DB_PORTSP_CONFIG_0B */ "MMU_THDM_DB_PORTSP_CONFIG_0B",
    /* MMU_THDM_DB_PORTSP_CONFIG_0C */ "MMU_THDM_DB_PORTSP_CONFIG_0C",
    /* MMU_THDM_DB_PORTSP_CONFIG_1A */ "MMU_THDM_DB_PORTSP_CONFIG_1A",
    /* MMU_THDM_DB_PORTSP_CONFIG_1B */ "MMU_THDM_DB_PORTSP_CONFIG_1B",
    /* MMU_THDM_DB_PORTSP_CONFIG_1C */ "MMU_THDM_DB_PORTSP_CONFIG_1C",
    /* MMU_THDM_DB_PORTSP_CONFIG_A */ "MMU_THDM_DB_PORTSP_CONFIG_A",
    /* MMU_THDM_DB_PORTSP_CONFIG_A_PIPE0 */ "MMU_THDM_DB_PORTSP_CONFIG_A_PIPE0",
    /* MMU_THDM_DB_PORTSP_CONFIG_A_PIPE1 */ "MMU_THDM_DB_PORTSP_CONFIG_A_PIPE1",
    /* MMU_THDM_DB_PORTSP_CONFIG_A_PIPE2 */ "MMU_THDM_DB_PORTSP_CONFIG_A_PIPE2",
    /* MMU_THDM_DB_PORTSP_CONFIG_A_PIPE3 */ "MMU_THDM_DB_PORTSP_CONFIG_A_PIPE3",
    /* MMU_THDM_DB_PORTSP_CONFIG_B */ "MMU_THDM_DB_PORTSP_CONFIG_B",
    /* MMU_THDM_DB_PORTSP_CONFIG_B_PIPE0 */ "MMU_THDM_DB_PORTSP_CONFIG_B_PIPE0",
    /* MMU_THDM_DB_PORTSP_CONFIG_B_PIPE1 */ "MMU_THDM_DB_PORTSP_CONFIG_B_PIPE1",
    /* MMU_THDM_DB_PORTSP_CONFIG_B_PIPE2 */ "MMU_THDM_DB_PORTSP_CONFIG_B_PIPE2",
    /* MMU_THDM_DB_PORTSP_CONFIG_B_PIPE3 */ "MMU_THDM_DB_PORTSP_CONFIG_B_PIPE3",
    /* MMU_THDM_DB_PORTSP_CONFIG_C */ "MMU_THDM_DB_PORTSP_CONFIG_C",
    /* MMU_THDM_DB_PORTSP_CONFIG_C_PIPE0 */ "MMU_THDM_DB_PORTSP_CONFIG_C_PIPE0",
    /* MMU_THDM_DB_PORTSP_CONFIG_C_PIPE1 */ "MMU_THDM_DB_PORTSP_CONFIG_C_PIPE1",
    /* MMU_THDM_DB_PORTSP_CONFIG_C_PIPE2 */ "MMU_THDM_DB_PORTSP_CONFIG_C_PIPE2",
    /* MMU_THDM_DB_PORTSP_CONFIG_C_PIPE3 */ "MMU_THDM_DB_PORTSP_CONFIG_C_PIPE3",
    /* MMU_THDM_DB_PORTSP_CONFIG_PIPE0 */ "MMU_THDM_DB_PORTSP_CONFIG_PIPE0",
    /* MMU_THDM_DB_PORTSP_CONFIG_PIPE1 */ "MMU_THDM_DB_PORTSP_CONFIG_PIPE1",
    /* MMU_THDM_DB_PORTSP_CONFIG_PIPE2 */ "MMU_THDM_DB_PORTSP_CONFIG_PIPE2",
    /* MMU_THDM_DB_PORTSP_CONFIG_PIPE3 */ "MMU_THDM_DB_PORTSP_CONFIG_PIPE3",
    /* MMU_THDM_DB_QUEUE_BST     */ "MMU_THDM_DB_QUEUE_BST",
    /* MMU_THDM_DB_QUEUE_BST_0   */ "MMU_THDM_DB_QUEUE_BST_0",
    /* MMU_THDM_DB_QUEUE_BST_1   */ "MMU_THDM_DB_QUEUE_BST_1",
    /* MMU_THDM_DB_QUEUE_BST_XPE0_PIPE0 */ "MMU_THDM_DB_QUEUE_BST_XPE0_PIPE0",
    /* MMU_THDM_DB_QUEUE_BST_XPE0_PIPE1 */ "MMU_THDM_DB_QUEUE_BST_XPE0_PIPE1",
    /* MMU_THDM_DB_QUEUE_BST_XPE1_PIPE2 */ "MMU_THDM_DB_QUEUE_BST_XPE1_PIPE2",
    /* MMU_THDM_DB_QUEUE_BST_XPE1_PIPE3 */ "MMU_THDM_DB_QUEUE_BST_XPE1_PIPE3",
    /* MMU_THDM_DB_QUEUE_BST_XPE2_PIPE0 */ "MMU_THDM_DB_QUEUE_BST_XPE2_PIPE0",
    /* MMU_THDM_DB_QUEUE_BST_XPE2_PIPE1 */ "MMU_THDM_DB_QUEUE_BST_XPE2_PIPE1",
    /* MMU_THDM_DB_QUEUE_BST_XPE3_PIPE2 */ "MMU_THDM_DB_QUEUE_BST_XPE3_PIPE2",
    /* MMU_THDM_DB_QUEUE_BST_XPE3_PIPE3 */ "MMU_THDM_DB_QUEUE_BST_XPE3_PIPE3",
    /* MMU_THDM_DB_QUEUE_CONFIG  */ "MMU_THDM_DB_QUEUE_CONFIG",
    /* MMU_THDM_DB_QUEUE_CONFIG_0 */ "MMU_THDM_DB_QUEUE_CONFIG_0",
    /* MMU_THDM_DB_QUEUE_CONFIG_1 */ "MMU_THDM_DB_QUEUE_CONFIG_1",
    /* MMU_THDM_DB_QUEUE_CONFIG_0A */ "MMU_THDM_DB_QUEUE_CONFIG_0A",
    /* MMU_THDM_DB_QUEUE_CONFIG_0B */ "MMU_THDM_DB_QUEUE_CONFIG_0B",
    /* MMU_THDM_DB_QUEUE_CONFIG_0C */ "MMU_THDM_DB_QUEUE_CONFIG_0C",
    /* MMU_THDM_DB_QUEUE_CONFIG_1A */ "MMU_THDM_DB_QUEUE_CONFIG_1A",
    /* MMU_THDM_DB_QUEUE_CONFIG_1B */ "MMU_THDM_DB_QUEUE_CONFIG_1B",
    /* MMU_THDM_DB_QUEUE_CONFIG_1C */ "MMU_THDM_DB_QUEUE_CONFIG_1C",
    /* MMU_THDM_DB_QUEUE_CONFIG_A */ "MMU_THDM_DB_QUEUE_CONFIG_A",
    /* MMU_THDM_DB_QUEUE_CONFIG_A_PIPE0 */ "MMU_THDM_DB_QUEUE_CONFIG_A_PIPE0",
    /* MMU_THDM_DB_QUEUE_CONFIG_A_PIPE1 */ "MMU_THDM_DB_QUEUE_CONFIG_A_PIPE1",
    /* MMU_THDM_DB_QUEUE_CONFIG_A_PIPE2 */ "MMU_THDM_DB_QUEUE_CONFIG_A_PIPE2",
    /* MMU_THDM_DB_QUEUE_CONFIG_A_PIPE3 */ "MMU_THDM_DB_QUEUE_CONFIG_A_PIPE3",
    /* MMU_THDM_DB_QUEUE_CONFIG_B */ "MMU_THDM_DB_QUEUE_CONFIG_B",
    /* MMU_THDM_DB_QUEUE_CONFIG_B_PIPE0 */ "MMU_THDM_DB_QUEUE_CONFIG_B_PIPE0",
    /* MMU_THDM_DB_QUEUE_CONFIG_B_PIPE1 */ "MMU_THDM_DB_QUEUE_CONFIG_B_PIPE1",
    /* MMU_THDM_DB_QUEUE_CONFIG_B_PIPE2 */ "MMU_THDM_DB_QUEUE_CONFIG_B_PIPE2",
    /* MMU_THDM_DB_QUEUE_CONFIG_B_PIPE3 */ "MMU_THDM_DB_QUEUE_CONFIG_B_PIPE3",
    /* MMU_THDM_DB_QUEUE_CONFIG_C */ "MMU_THDM_DB_QUEUE_CONFIG_C",
    /* MMU_THDM_DB_QUEUE_CONFIG_C_PIPE0 */ "MMU_THDM_DB_QUEUE_CONFIG_C_PIPE0",
    /* MMU_THDM_DB_QUEUE_CONFIG_C_PIPE1 */ "MMU_THDM_DB_QUEUE_CONFIG_C_PIPE1",
    /* MMU_THDM_DB_QUEUE_CONFIG_C_PIPE2 */ "MMU_THDM_DB_QUEUE_CONFIG_C_PIPE2",
    /* MMU_THDM_DB_QUEUE_CONFIG_C_PIPE3 */ "MMU_THDM_DB_QUEUE_CONFIG_C_PIPE3",
    /* MMU_THDM_DB_QUEUE_CONFIG_PIPE0 */ "MMU_THDM_DB_QUEUE_CONFIG_PIPE0",
    /* MMU_THDM_DB_QUEUE_CONFIG_PIPE1 */ "MMU_THDM_DB_QUEUE_CONFIG_PIPE1",
    /* MMU_THDM_DB_QUEUE_CONFIG_PIPE2 */ "MMU_THDM_DB_QUEUE_CONFIG_PIPE2",
    /* MMU_THDM_DB_QUEUE_CONFIG_PIPE3 */ "MMU_THDM_DB_QUEUE_CONFIG_PIPE3",
    /* MMU_THDM_DB_QUEUE_COUNT   */ "MMU_THDM_DB_QUEUE_COUNT",
    /* MMU_THDM_DB_QUEUE_COUNT_0 */ "MMU_THDM_DB_QUEUE_COUNT_0",
    /* MMU_THDM_DB_QUEUE_COUNT_1 */ "MMU_THDM_DB_QUEUE_COUNT_1",
    /* MMU_THDM_DB_QUEUE_COUNT_XPE0_PIPE0 */ "MMU_THDM_DB_QUEUE_COUNT_XPE0_PIPE0",
    /* MMU_THDM_DB_QUEUE_COUNT_XPE0_PIPE1 */ "MMU_THDM_DB_QUEUE_COUNT_XPE0_PIPE1",
    /* MMU_THDM_DB_QUEUE_COUNT_XPE1_PIPE2 */ "MMU_THDM_DB_QUEUE_COUNT_XPE1_PIPE2",
    /* MMU_THDM_DB_QUEUE_COUNT_XPE1_PIPE3 */ "MMU_THDM_DB_QUEUE_COUNT_XPE1_PIPE3",
    /* MMU_THDM_DB_QUEUE_COUNT_XPE2_PIPE0 */ "MMU_THDM_DB_QUEUE_COUNT_XPE2_PIPE0",
    /* MMU_THDM_DB_QUEUE_COUNT_XPE2_PIPE1 */ "MMU_THDM_DB_QUEUE_COUNT_XPE2_PIPE1",
    /* MMU_THDM_DB_QUEUE_COUNT_XPE3_PIPE2 */ "MMU_THDM_DB_QUEUE_COUNT_XPE3_PIPE2",
    /* MMU_THDM_DB_QUEUE_COUNT_XPE3_PIPE3 */ "MMU_THDM_DB_QUEUE_COUNT_XPE3_PIPE3",
    /* MMU_THDM_DB_QUEUE_OFFSET  */ "MMU_THDM_DB_QUEUE_OFFSET_0",
    /* MMU_THDM_DB_QUEUE_OFFSET_0 */ "MMU_THDM_DB_QUEUE_OFFSET_0",
    /* MMU_THDM_DB_QUEUE_OFFSET_1 */ "MMU_THDM_DB_QUEUE_OFFSET_1",
    /* MMU_THDM_DB_QUEUE_OFFSET_0A */ "MMU_THDM_DB_QUEUE_OFFSET_0A",
    /* MMU_THDM_DB_QUEUE_OFFSET_0B */ "MMU_THDM_DB_QUEUE_OFFSET_0B",
    /* MMU_THDM_DB_QUEUE_OFFSET_0C */ "MMU_THDM_DB_QUEUE_OFFSET_0C",
    /* MMU_THDM_DB_QUEUE_OFFSET_1A */ "MMU_THDM_DB_QUEUE_OFFSET_1A",
    /* MMU_THDM_DB_QUEUE_OFFSET_1B */ "MMU_THDM_DB_QUEUE_OFFSET_1B",
    /* MMU_THDM_DB_QUEUE_OFFSET_1C */ "MMU_THDM_DB_QUEUE_OFFSET_1C",
    /* MMU_THDM_DB_QUEUE_OFFSET_A */ "MMU_THDM_DB_QUEUE_OFFSET_A",
    /* MMU_THDM_DB_QUEUE_OFFSET_A_PIPE0 */ "MMU_THDM_DB_QUEUE_OFFSET_A_PIPE0",
    /* MMU_THDM_DB_QUEUE_OFFSET_A_PIPE1 */ "MMU_THDM_DB_QUEUE_OFFSET_A_PIPE1",
    /* MMU_THDM_DB_QUEUE_OFFSET_A_PIPE2 */ "MMU_THDM_DB_QUEUE_OFFSET_A_PIPE2",
    /* MMU_THDM_DB_QUEUE_OFFSET_A_PIPE3 */ "MMU_THDM_DB_QUEUE_OFFSET_A_PIPE3",
    /* MMU_THDM_DB_QUEUE_OFFSET_B */ "MMU_THDM_DB_QUEUE_OFFSET_B",
    /* MMU_THDM_DB_QUEUE_OFFSET_B_PIPE0 */ "MMU_THDM_DB_QUEUE_OFFSET_B_PIPE0",
    /* MMU_THDM_DB_QUEUE_OFFSET_B_PIPE1 */ "MMU_THDM_DB_QUEUE_OFFSET_B_PIPE1",
    /* MMU_THDM_DB_QUEUE_OFFSET_B_PIPE2 */ "MMU_THDM_DB_QUEUE_OFFSET_B_PIPE2",
    /* MMU_THDM_DB_QUEUE_OFFSET_B_PIPE3 */ "MMU_THDM_DB_QUEUE_OFFSET_B_PIPE3",
    /* MMU_THDM_DB_QUEUE_OFFSET_C */ "MMU_THDM_DB_QUEUE_OFFSET_C",
    /* MMU_THDM_DB_QUEUE_OFFSET_C_PIPE0 */ "MMU_THDM_DB_QUEUE_OFFSET_C_PIPE0",
    /* MMU_THDM_DB_QUEUE_OFFSET_C_PIPE1 */ "MMU_THDM_DB_QUEUE_OFFSET_C_PIPE1",
    /* MMU_THDM_DB_QUEUE_OFFSET_C_PIPE2 */ "MMU_THDM_DB_QUEUE_OFFSET_C_PIPE2",
    /* MMU_THDM_DB_QUEUE_OFFSET_C_PIPE3 */ "MMU_THDM_DB_QUEUE_OFFSET_C_PIPE3",
    /* MMU_THDM_DB_QUEUE_OFFSET_PIPE0 */ "MMU_THDM_DB_QUEUE_OFFSET_0_PIPE0",
    /* MMU_THDM_DB_QUEUE_OFFSET_PIPE1 */ "MMU_THDM_DB_QUEUE_OFFSET_0_PIPE1",
    /* MMU_THDM_DB_QUEUE_OFFSET_PIPE2 */ "MMU_THDM_DB_QUEUE_OFFSET_0_PIPE2",
    /* MMU_THDM_DB_QUEUE_OFFSET_PIPE3 */ "MMU_THDM_DB_QUEUE_OFFSET_0_PIPE3",
    /* MMU_THDM_DB_QUEUE_RESUME  */ "MMU_THDM_DB_QUEUE_RESUME_0",
    /* MMU_THDM_DB_QUEUE_RESUME_0 */ "MMU_THDM_DB_QUEUE_RESUME_0",
    /* MMU_THDM_DB_QUEUE_RESUME_1 */ "MMU_THDM_DB_QUEUE_RESUME_1",
    /* MMU_THDM_DB_QUEUE_RESUME_XPE0_PIPE0 */ "MMU_THDM_DB_QUEUE_RESUME_0_XPE0_PIPE0",
    /* MMU_THDM_DB_QUEUE_RESUME_XPE0_PIPE1 */ "MMU_THDM_DB_QUEUE_RESUME_0_XPE0_PIPE1",
    /* MMU_THDM_DB_QUEUE_RESUME_XPE1_PIPE2 */ "MMU_THDM_DB_QUEUE_RESUME_0_XPE1_PIPE2",
    /* MMU_THDM_DB_QUEUE_RESUME_XPE1_PIPE3 */ "MMU_THDM_DB_QUEUE_RESUME_0_XPE1_PIPE3",
    /* MMU_THDM_DB_QUEUE_RESUME_XPE2_PIPE0 */ "MMU_THDM_DB_QUEUE_RESUME_0_XPE2_PIPE0",
    /* MMU_THDM_DB_QUEUE_RESUME_XPE2_PIPE1 */ "MMU_THDM_DB_QUEUE_RESUME_0_XPE2_PIPE1",
    /* MMU_THDM_DB_QUEUE_RESUME_XPE3_PIPE2 */ "MMU_THDM_DB_QUEUE_RESUME_0_XPE3_PIPE2",
    /* MMU_THDM_DB_QUEUE_RESUME_XPE3_PIPE3 */ "MMU_THDM_DB_QUEUE_RESUME_0_XPE3_PIPE3",
    /* MMU_THDM_MCQE_PORTSP_BST  */ "MMU_THDM_MCQE_PORTSP_BST",
    /* MMU_THDM_MCQE_PORTSP_BST_0 */ "MMU_THDM_MCQE_PORTSP_BST_0",
    /* MMU_THDM_MCQE_PORTSP_BST_1 */ "MMU_THDM_MCQE_PORTSP_BST_1",
    /* MMU_THDM_MCQE_PORTSP_BST_XPE0_PIPE0 */ "MMU_THDM_MCQE_PORTSP_BST_XPE0_PIPE0",
    /* MMU_THDM_MCQE_PORTSP_BST_XPE0_PIPE1 */ "MMU_THDM_MCQE_PORTSP_BST_XPE0_PIPE1",
    /* MMU_THDM_MCQE_PORTSP_BST_XPE1_PIPE2 */ "MMU_THDM_MCQE_PORTSP_BST_XPE1_PIPE2",
    /* MMU_THDM_MCQE_PORTSP_BST_XPE1_PIPE3 */ "MMU_THDM_MCQE_PORTSP_BST_XPE1_PIPE3",
    /* MMU_THDM_MCQE_PORTSP_BST_XPE2_PIPE0 */ "MMU_THDM_MCQE_PORTSP_BST_XPE2_PIPE0",
    /* MMU_THDM_MCQE_PORTSP_BST_XPE2_PIPE1 */ "MMU_THDM_MCQE_PORTSP_BST_XPE2_PIPE1",
    /* MMU_THDM_MCQE_PORTSP_BST_XPE3_PIPE2 */ "MMU_THDM_MCQE_PORTSP_BST_XPE3_PIPE2",
    /* MMU_THDM_MCQE_PORTSP_BST_XPE3_PIPE3 */ "MMU_THDM_MCQE_PORTSP_BST_XPE3_PIPE3",
    /* MMU_THDM_MCQE_PORTSP_CONFIG */ "MMU_THDM_MCQE_PORTSP_CONFIG",
    /* MMU_THDM_MCQE_PORTSP_CONFIG_0 */ "MMU_THDM_MCQE_PORTSP_CONFIG_0",
    /* MMU_THDM_MCQE_PORTSP_CONFIG_1 */ "MMU_THDM_MCQE_PORTSP_CONFIG_1",
    /* MMU_THDM_MCQE_PORTSP_CONFIG_0A */ "MMU_THDM_MCQE_PORTSP_CONFIG_0A",
    /* MMU_THDM_MCQE_PORTSP_CONFIG_0B */ "MMU_THDM_MCQE_PORTSP_CONFIG_0B",
    /* MMU_THDM_MCQE_PORTSP_CONFIG_1A */ "MMU_THDM_MCQE_PORTSP_CONFIG_1A",
    /* MMU_THDM_MCQE_PORTSP_CONFIG_1B */ "MMU_THDM_MCQE_PORTSP_CONFIG_1B",
    /* MMU_THDM_MCQE_PORTSP_CONFIG_A */ "MMU_THDM_MCQE_PORTSP_CONFIG_A",
    /* MMU_THDM_MCQE_PORTSP_CONFIG_A_PIPE0 */ "MMU_THDM_MCQE_PORTSP_CONFIG_A_PIPE0",
    /* MMU_THDM_MCQE_PORTSP_CONFIG_A_PIPE1 */ "MMU_THDM_MCQE_PORTSP_CONFIG_A_PIPE1",
    /* MMU_THDM_MCQE_PORTSP_CONFIG_A_PIPE2 */ "MMU_THDM_MCQE_PORTSP_CONFIG_A_PIPE2",
    /* MMU_THDM_MCQE_PORTSP_CONFIG_A_PIPE3 */ "MMU_THDM_MCQE_PORTSP_CONFIG_A_PIPE3",
    /* MMU_THDM_MCQE_PORTSP_CONFIG_B */ "MMU_THDM_MCQE_PORTSP_CONFIG_B",
    /* MMU_THDM_MCQE_PORTSP_CONFIG_B_PIPE0 */ "MMU_THDM_MCQE_PORTSP_CONFIG_B_PIPE0",
    /* MMU_THDM_MCQE_PORTSP_CONFIG_B_PIPE1 */ "MMU_THDM_MCQE_PORTSP_CONFIG_B_PIPE1",
    /* MMU_THDM_MCQE_PORTSP_CONFIG_B_PIPE2 */ "MMU_THDM_MCQE_PORTSP_CONFIG_B_PIPE2",
    /* MMU_THDM_MCQE_PORTSP_CONFIG_B_PIPE3 */ "MMU_THDM_MCQE_PORTSP_CONFIG_B_PIPE3",
    /* MMU_THDM_MCQE_PORTSP_CONFIG_C */ "MMU_THDM_MCQE_PORTSP_CONFIG_C",
    /* MMU_THDM_MCQE_PORTSP_CONFIG_C_PIPE0 */ "MMU_THDM_MCQE_PORTSP_CONFIG_C_PIPE0",
    /* MMU_THDM_MCQE_PORTSP_CONFIG_C_PIPE1 */ "MMU_THDM_MCQE_PORTSP_CONFIG_C_PIPE1",
    /* MMU_THDM_MCQE_PORTSP_CONFIG_C_PIPE2 */ "MMU_THDM_MCQE_PORTSP_CONFIG_C_PIPE2",
    /* MMU_THDM_MCQE_PORTSP_CONFIG_C_PIPE3 */ "MMU_THDM_MCQE_PORTSP_CONFIG_C_PIPE3",
    /* MMU_THDM_MCQE_PORTSP_CONFIG_PIPE0 */ "MMU_THDM_MCQE_PORTSP_CONFIG_PIPE0",
    /* MMU_THDM_MCQE_PORTSP_CONFIG_PIPE1 */ "MMU_THDM_MCQE_PORTSP_CONFIG_PIPE1",
    /* MMU_THDM_MCQE_PORTSP_CONFIG_PIPE2 */ "MMU_THDM_MCQE_PORTSP_CONFIG_PIPE2",
    /* MMU_THDM_MCQE_PORTSP_CONFIG_PIPE3 */ "MMU_THDM_MCQE_PORTSP_CONFIG_PIPE3",
    /* MMU_THDM_MCQE_QUEUE_BST   */ "MMU_THDM_MCQE_QUEUE_BST",
    /* MMU_THDM_MCQE_QUEUE_BST_0 */ "MMU_THDM_MCQE_QUEUE_BST_0",
    /* MMU_THDM_MCQE_QUEUE_BST_1 */ "MMU_THDM_MCQE_QUEUE_BST_1",
    /* MMU_THDM_MCQE_QUEUE_BST_XPE0_PIPE0 */ "MMU_THDM_MCQE_QUEUE_BST_XPE0_PIPE0",
    /* MMU_THDM_MCQE_QUEUE_BST_XPE0_PIPE1 */ "MMU_THDM_MCQE_QUEUE_BST_XPE0_PIPE1",
    /* MMU_THDM_MCQE_QUEUE_BST_XPE1_PIPE2 */ "MMU_THDM_MCQE_QUEUE_BST_XPE1_PIPE2",
    /* MMU_THDM_MCQE_QUEUE_BST_XPE1_PIPE3 */ "MMU_THDM_MCQE_QUEUE_BST_XPE1_PIPE3",
    /* MMU_THDM_MCQE_QUEUE_BST_XPE2_PIPE0 */ "MMU_THDM_MCQE_QUEUE_BST_XPE2_PIPE0",
    /* MMU_THDM_MCQE_QUEUE_BST_XPE2_PIPE1 */ "MMU_THDM_MCQE_QUEUE_BST_XPE2_PIPE1",
    /* MMU_THDM_MCQE_QUEUE_BST_XPE3_PIPE2 */ "MMU_THDM_MCQE_QUEUE_BST_XPE3_PIPE2",
    /* MMU_THDM_MCQE_QUEUE_BST_XPE3_PIPE3 */ "MMU_THDM_MCQE_QUEUE_BST_XPE3_PIPE3",
    /* MMU_THDM_MCQE_QUEUE_CONFIG */ "MMU_THDM_MCQE_QUEUE_CONFIG",
    /* MMU_THDM_MCQE_QUEUE_CONFIG_0 */ "MMU_THDM_MCQE_QUEUE_CONFIG_0",
    /* MMU_THDM_MCQE_QUEUE_CONFIG_1 */ "MMU_THDM_MCQE_QUEUE_CONFIG_1",
    /* MMU_THDM_MCQE_QUEUE_CONFIG_0A */ "MMU_THDM_MCQE_QUEUE_CONFIG_0A",
    /* MMU_THDM_MCQE_QUEUE_CONFIG_0B */ "MMU_THDM_MCQE_QUEUE_CONFIG_0B",
    /* MMU_THDM_MCQE_QUEUE_CONFIG_0C */ "MMU_THDM_MCQE_QUEUE_CONFIG_0C",
    /* MMU_THDM_MCQE_QUEUE_CONFIG_1A */ "MMU_THDM_MCQE_QUEUE_CONFIG_1A",
    /* MMU_THDM_MCQE_QUEUE_CONFIG_1B */ "MMU_THDM_MCQE_QUEUE_CONFIG_1B",
    /* MMU_THDM_MCQE_QUEUE_CONFIG_1C */ "MMU_THDM_MCQE_QUEUE_CONFIG_1C",
    /* MMU_THDM_MCQE_QUEUE_CONFIG_A */ "MMU_THDM_MCQE_QUEUE_CONFIG_A",
    /* MMU_THDM_MCQE_QUEUE_CONFIG_A_PIPE0 */ "MMU_THDM_MCQE_QUEUE_CONFIG_A_PIPE0",
    /* MMU_THDM_MCQE_QUEUE_CONFIG_A_PIPE1 */ "MMU_THDM_MCQE_QUEUE_CONFIG_A_PIPE1",
    /* MMU_THDM_MCQE_QUEUE_CONFIG_A_PIPE2 */ "MMU_THDM_MCQE_QUEUE_CONFIG_A_PIPE2",
    /* MMU_THDM_MCQE_QUEUE_CONFIG_A_PIPE3 */ "MMU_THDM_MCQE_QUEUE_CONFIG_A_PIPE3",
    /* MMU_THDM_MCQE_QUEUE_CONFIG_B */ "MMU_THDM_MCQE_QUEUE_CONFIG_B",
    /* MMU_THDM_MCQE_QUEUE_CONFIG_B_PIPE0 */ "MMU_THDM_MCQE_QUEUE_CONFIG_B_PIPE0",
    /* MMU_THDM_MCQE_QUEUE_CONFIG_B_PIPE1 */ "MMU_THDM_MCQE_QUEUE_CONFIG_B_PIPE1",
    /* MMU_THDM_MCQE_QUEUE_CONFIG_B_PIPE2 */ "MMU_THDM_MCQE_QUEUE_CONFIG_B_PIPE2",
    /* MMU_THDM_MCQE_QUEUE_CONFIG_B_PIPE3 */ "MMU_THDM_MCQE_QUEUE_CONFIG_B_PIPE3",
    /* MMU_THDM_MCQE_QUEUE_CONFIG_C */ "MMU_THDM_MCQE_QUEUE_CONFIG_C",
    /* MMU_THDM_MCQE_QUEUE_CONFIG_C_PIPE0 */ "MMU_THDM_MCQE_QUEUE_CONFIG_C_PIPE0",
    /* MMU_THDM_MCQE_QUEUE_CONFIG_C_PIPE1 */ "MMU_THDM_MCQE_QUEUE_CONFIG_C_PIPE1",
    /* MMU_THDM_MCQE_QUEUE_CONFIG_C_PIPE2 */ "MMU_THDM_MCQE_QUEUE_CONFIG_C_PIPE2",
    /* MMU_THDM_MCQE_QUEUE_CONFIG_C_PIPE3 */ "MMU_THDM_MCQE_QUEUE_CONFIG_C_PIPE3",
    /* MMU_THDM_MCQE_QUEUE_CONFIG_PIPE0 */ "MMU_THDM_MCQE_QUEUE_CONFIG_PIPE0",
    /* MMU_THDM_MCQE_QUEUE_CONFIG_PIPE1 */ "MMU_THDM_MCQE_QUEUE_CONFIG_PIPE1",
    /* MMU_THDM_MCQE_QUEUE_CONFIG_PIPE2 */ "MMU_THDM_MCQE_QUEUE_CONFIG_PIPE2",
    /* MMU_THDM_MCQE_QUEUE_CONFIG_PIPE3 */ "MMU_THDM_MCQE_QUEUE_CONFIG_PIPE3",
    /* MMU_THDM_MCQE_QUEUE_COUNT */ "MMU_THDM_MCQE_QUEUE_COUNT",
    /* MMU_THDM_MCQE_QUEUE_COUNT_0 */ "MMU_THDM_MCQE_QUEUE_COUNT_0",
    /* MMU_THDM_MCQE_QUEUE_COUNT_1 */ "MMU_THDM_MCQE_QUEUE_COUNT_1",
    /* MMU_THDM_MCQE_QUEUE_COUNT_XPE0_PIPE0 */ "MMU_THDM_MCQE_QUEUE_COUNT_XPE0_PIPE0",
    /* MMU_THDM_MCQE_QUEUE_COUNT_XPE0_PIPE1 */ "MMU_THDM_MCQE_QUEUE_COUNT_XPE0_PIPE1",
    /* MMU_THDM_MCQE_QUEUE_COUNT_XPE1_PIPE2 */ "MMU_THDM_MCQE_QUEUE_COUNT_XPE1_PIPE2",
    /* MMU_THDM_MCQE_QUEUE_COUNT_XPE1_PIPE3 */ "MMU_THDM_MCQE_QUEUE_COUNT_XPE1_PIPE3",
    /* MMU_THDM_MCQE_QUEUE_COUNT_XPE2_PIPE0 */ "MMU_THDM_MCQE_QUEUE_COUNT_XPE2_PIPE0",
    /* MMU_THDM_MCQE_QUEUE_COUNT_XPE2_PIPE1 */ "MMU_THDM_MCQE_QUEUE_COUNT_XPE2_PIPE1",
    /* MMU_THDM_MCQE_QUEUE_COUNT_XPE3_PIPE2 */ "MMU_THDM_MCQE_QUEUE_COUNT_XPE3_PIPE2",
    /* MMU_THDM_MCQE_QUEUE_COUNT_XPE3_PIPE3 */ "MMU_THDM_MCQE_QUEUE_COUNT_XPE3_PIPE3",
    /* MMU_THDM_MCQE_QUEUE_OFFSET */ "MMU_THDM_MCQE_QUEUE_OFFSET",
    /* MMU_THDM_MCQE_QUEUE_OFFSET_0 */ "MMU_THDM_MCQE_QUEUE_OFFSET_0",
    /* MMU_THDM_MCQE_QUEUE_OFFSET_1 */ "MMU_THDM_MCQE_QUEUE_OFFSET_1",
    /* MMU_THDM_MCQE_QUEUE_OFFSET_0A */ "MMU_THDM_MCQE_QUEUE_OFFSET_0A",
    /* MMU_THDM_MCQE_QUEUE_OFFSET_0B */ "MMU_THDM_MCQE_QUEUE_OFFSET_0B",
    /* MMU_THDM_MCQE_QUEUE_OFFSET_0C */ "MMU_THDM_MCQE_QUEUE_OFFSET_0C",
    /* MMU_THDM_MCQE_QUEUE_OFFSET_1A */ "MMU_THDM_MCQE_QUEUE_OFFSET_1A",
    /* MMU_THDM_MCQE_QUEUE_OFFSET_1B */ "MMU_THDM_MCQE_QUEUE_OFFSET_1B",
    /* MMU_THDM_MCQE_QUEUE_OFFSET_1C */ "MMU_THDM_MCQE_QUEUE_OFFSET_1C",
    /* MMU_THDM_MCQE_QUEUE_OFFSET_A */ "MMU_THDM_MCQE_QUEUE_OFFSET_A",
    /* MMU_THDM_MCQE_QUEUE_OFFSET_A_PIPE0 */ "MMU_THDM_MCQE_QUEUE_OFFSET_A_PIPE0",
    /* MMU_THDM_MCQE_QUEUE_OFFSET_A_PIPE1 */ "MMU_THDM_MCQE_QUEUE_OFFSET_A_PIPE1",
    /* MMU_THDM_MCQE_QUEUE_OFFSET_A_PIPE2 */ "MMU_THDM_MCQE_QUEUE_OFFSET_A_PIPE2",
    /* MMU_THDM_MCQE_QUEUE_OFFSET_A_PIPE3 */ "MMU_THDM_MCQE_QUEUE_OFFSET_A_PIPE3",
    /* MMU_THDM_MCQE_QUEUE_OFFSET_B */ "MMU_THDM_MCQE_QUEUE_OFFSET_B",
    /* MMU_THDM_MCQE_QUEUE_OFFSET_B_PIPE0 */ "MMU_THDM_MCQE_QUEUE_OFFSET_B_PIPE0",
    /* MMU_THDM_MCQE_QUEUE_OFFSET_B_PIPE1 */ "MMU_THDM_MCQE_QUEUE_OFFSET_B_PIPE1",
    /* MMU_THDM_MCQE_QUEUE_OFFSET_B_PIPE2 */ "MMU_THDM_MCQE_QUEUE_OFFSET_B_PIPE2",
    /* MMU_THDM_MCQE_QUEUE_OFFSET_B_PIPE3 */ "MMU_THDM_MCQE_QUEUE_OFFSET_B_PIPE3",
    /* MMU_THDM_MCQE_QUEUE_OFFSET_C */ "MMU_THDM_MCQE_QUEUE_OFFSET_C",
    /* MMU_THDM_MCQE_QUEUE_OFFSET_C_PIPE0 */ "MMU_THDM_MCQE_QUEUE_OFFSET_C_PIPE0",
    /* MMU_THDM_MCQE_QUEUE_OFFSET_C_PIPE1 */ "MMU_THDM_MCQE_QUEUE_OFFSET_C_PIPE1",
    /* MMU_THDM_MCQE_QUEUE_OFFSET_C_PIPE2 */ "MMU_THDM_MCQE_QUEUE_OFFSET_C_PIPE2",
    /* MMU_THDM_MCQE_QUEUE_OFFSET_C_PIPE3 */ "MMU_THDM_MCQE_QUEUE_OFFSET_C_PIPE3",
    /* MMU_THDM_MCQE_QUEUE_OFFSET_PIPE0 */ "MMU_THDM_MCQE_QUEUE_OFFSET_PIPE0",
    /* MMU_THDM_MCQE_QUEUE_OFFSET_PIPE1 */ "MMU_THDM_MCQE_QUEUE_OFFSET_PIPE1",
    /* MMU_THDM_MCQE_QUEUE_OFFSET_PIPE2 */ "MMU_THDM_MCQE_QUEUE_OFFSET_PIPE2",
    /* MMU_THDM_MCQE_QUEUE_OFFSET_PIPE3 */ "MMU_THDM_MCQE_QUEUE_OFFSET_PIPE3",
    /* MMU_THDM_MCQE_QUEUE_RESUME */ "MMU_THDM_MCQE_QUEUE_RESUME",
    /* MMU_THDM_MCQE_QUEUE_RESUME_0 */ "MMU_THDM_MCQE_QUEUE_RESUME_0",
    /* MMU_THDM_MCQE_QUEUE_RESUME_1 */ "MMU_THDM_MCQE_QUEUE_RESUME_1",
    /* MMU_THDM_MCQE_QUEUE_RESUME_XPE0_PIPE0 */ "MMU_THDM_MCQE_QUEUE_RESUME_XPE0_PIPE0",
    /* MMU_THDM_MCQE_QUEUE_RESUME_XPE0_PIPE1 */ "MMU_THDM_MCQE_QUEUE_RESUME_XPE0_PIPE1",
    /* MMU_THDM_MCQE_QUEUE_RESUME_XPE1_PIPE2 */ "MMU_THDM_MCQE_QUEUE_RESUME_XPE1_PIPE2",
    /* MMU_THDM_MCQE_QUEUE_RESUME_XPE1_PIPE3 */ "MMU_THDM_MCQE_QUEUE_RESUME_XPE1_PIPE3",
    /* MMU_THDM_MCQE_QUEUE_RESUME_XPE2_PIPE0 */ "MMU_THDM_MCQE_QUEUE_RESUME_XPE2_PIPE0",
    /* MMU_THDM_MCQE_QUEUE_RESUME_XPE2_PIPE1 */ "MMU_THDM_MCQE_QUEUE_RESUME_XPE2_PIPE1",
    /* MMU_THDM_MCQE_QUEUE_RESUME_XPE3_PIPE2 */ "MMU_THDM_MCQE_QUEUE_RESUME_XPE3_PIPE2",
    /* MMU_THDM_MCQE_QUEUE_RESUME_XPE3_PIPE3 */ "MMU_THDM_MCQE_QUEUE_RESUME_XPE3_PIPE3",
    /* MMU_THDO_BST_PORT         */ "THDO_PORT_SP_BST_STAT",
    /* MMU_THDO_BST_QGROUP       */ "THDO_UC_QGROUP_BST_STAT",
    /* MMU_THDO_BST_QUEUE        */ "THDO_UC_QUEUE_BST_STAT",
    /* MMU_THDO_CONFIG_0         */ "THDO_CONFIG_0",
    /* MMU_THDO_CONFIG_1         */ "THDO_CONFIG_1",
    /* MMU_THDO_CONFIG_EX_0      */ "THDO_CONFIG_EX_0",
    /* MMU_THDO_CONFIG_EX_1      */ "THDO_CONFIG_EX_1",
    /* MMU_THDO_CONFIG_PORT      */ "THDO_PORT_SP_CONFIG",
    /* MMU_THDO_CONFIG_QGROUP    */ "THDO_UC_QGROUP_CONFIG",
    /* MMU_THDO_CONFIG_QUEUE     */ "THDO_UC_QUEUE_CONFIG",
    /* MMU_THDO_CONFIG_SP_0      */ "THDO_CONFIG_SP_0",
    /* MMU_THDO_CONFIG_SP_1      */ "THDO_CONFIG_SP_1",
    /* MMU_THDO_COUNTER_PORT     */ "MMU_THDO_COUNTER_PORT",
    /* MMU_THDO_COUNTER_QGROUP   */ "MMU_THDO_COUNTER_QGROUP",
    /* MMU_THDO_COUNTER_QUEUE    */ "MMU_THDO_COUNTER_QUEUE",
    /* MMU_THDO_CTRO_UC_DTYPE    */ "THDO_CTRO_UC_DTYPE",
    /* MMU_THDO_CTRO_UC_PKT_STORE */ "THDO_CTRO_UC_PKT_STORE",
    /* MMU_THDO_OFFSET_0         */ "THDO_OFFSET_0",
    /* MMU_THDO_OFFSET_1         */ "THDO_OFFSET_1",
    /* MMU_THDO_OFFSET_EX_0      */ "THDO_OFFSET_EX_0",
    /* MMU_THDO_OFFSET_EX_1      */ "THDO_OFFSET_EX_1",
    /* MMU_THDO_OFFSET_QGROUP    */ "MMU_THDO_OFFSET_QGROUP",
    /* MMU_THDO_OFFSET_QUEUE     */ "MMU_THDO_OFFSET_QUEUE",
    /* MMU_THDO_OFFSET_SP_0      */ "THDO_OFFSET_SP_0",
    /* MMU_THDO_OFFSET_SP_1      */ "THDO_OFFSET_SP_1",
    /* MMU_THDO_OPNCONFIG_CELL   */ "THDO_OPNCONFIG_CELL",
    /* MMU_THDO_OPNCONFIG_QENTRY */ "THDO_OPNCONFIG_QENTRY",
    /* MMU_THDO_OPNCOUNT_CELL    */ "THDO_OPNCOUNT_CELL",
    /* MMU_THDO_OPNOFFSET_CELL   */ "THDO_OPNOFFSET_CELL",
    /* MMU_THDO_OPNOFFSET_QENTRY */ "THDO_OPNOFFSET_QENTRY",
    /* MMU_THDO_OPNSTATUS_CELL   */ "THDO_OPNSTATUS_CELL",
    /* MMU_THDO_OPNSTATUS_QENTRY */ "THDO_OPNSTATUS_QENTRY",
    /* MMU_THDO_QCONFIG_CELL     */ "THDO_QCONFIG_CELL",
    /* MMU_THDO_QCONFIG_QENTRY   */ "THDO_QCONFIG_QENTRY",
    /* MMU_THDO_QCOUNT_CELL      */ "THDO_QCOUNT_CELL",
    /* MMU_THDO_QCOUNT_CELL_0    */ "THDO_QCOUNT_CELL_0",
    /* MMU_THDO_QDRPRST_0        */ "THDO_QDRPRST_0",
    /* MMU_THDO_QDRPRST_1        */ "THDO_QDRPRST_1",
    /* MMU_THDO_QDRPRST_EX_0     */ "THDO_QDRPRST_EX_0",
    /* MMU_THDO_QDRPRST_EX_1     */ "THDO_QDRPRST_EX_1",
    /* MMU_THDO_QDRPRST_SP_0     */ "THDO_QDRPRST_SP_0",
    /* MMU_THDO_QDRPRST_SP_1     */ "THDO_QDRPRST_SP_1",
    /* MMU_THDO_QOFFSET_CELL     */ "THDO_QOFFSET_CELL",
    /* MMU_THDO_QOFFSET_QENTRY   */ "THDO_QOFFSET_QENTRY",
    /* MMU_THDO_QREDRST_0        */ "THDO_QREDRST_0",
    /* MMU_THDO_QREDRST_1        */ "THDO_QREDRST_1",
    /* MMU_THDO_QREDRST_EX_0     */ "THDO_QREDRST_EX_0",
    /* MMU_THDO_QREDRST_EX_1     */ "THDO_QREDRST_EX_1",
    /* MMU_THDO_QREDRST_SP_0     */ "THDO_QREDRST_SP_0",
    /* MMU_THDO_QREDRST_SP_1     */ "THDO_QREDRST_SP_1",
    /* MMU_THDO_QRESET_VALUE_CELL */ "THDO_QRESET_VALUE_CELL",
    /* MMU_THDO_QRESET_VALUE_CELL_0 */ "THDO_QRESET_VALUE_CELL_0",
    /* MMU_THDO_QRESET_VALUE_QENTRY */ "THDO_QRESET_VALUE_QENTRY",
    /* MMU_THDO_QRESET_VALUE_QENTRY_0 */ "THDO_QRESET_VALUE_QENTRY_0",
    /* MMU_THDO_QSTATUS_CELL     */ "THDO_QSTATUS_CELL",
    /* MMU_THDO_QSTATUS_CELL_0   */ "THDO_QSTATUS_CELL_0",
    /* MMU_THDO_QSTATUS_QENTRY   */ "THDO_QSTATUS_QENTRY",
    /* MMU_THDO_QSTATUS_QENTRY_0 */ "THDO_QSTATUS_QENTRY_0",
    /* MMU_THDO_QYELRST_0        */ "THDO_QYELRST_0",
    /* MMU_THDO_QYELRST_1        */ "THDO_QYELRST_1",
    /* MMU_THDO_QYELRST_EX_0     */ "THDO_QYELRST_EX_0",
    /* MMU_THDO_QYELRST_EX_1     */ "THDO_QYELRST_EX_1",
    /* MMU_THDO_QYELRST_SP_0     */ "THDO_QYELRST_SP_0",
    /* MMU_THDO_QYELRST_SP_1     */ "THDO_QYELRST_SP_1",
    /* MMU_THDO_Q_TO_QGRP_MAP    */ "MMU_THDO_Q_TO_QGRP_MAP",
    /* MMU_THDO_RESUME_QGROUP    */ "MMU_THDO_RESUME_QGROUP",
    /* MMU_THDO_RESUME_QUEUE     */ "MMU_THDO_RESUME_QUEUE",
    /* MMU_THDU_BST_PORT         */ "MMU_THDU_BST_PORT",
    /* MMU_THDU_BST_PORT_XPE0_PIPE0 */ "MMU_THDU_BST_PORT_XPE0_PIPE0",
    /* MMU_THDU_BST_PORT_XPE0_PIPE1 */ "MMU_THDU_BST_PORT_XPE0_PIPE1",
    /* MMU_THDU_BST_PORT_XPE1_PIPE2 */ "MMU_THDU_BST_PORT_XPE1_PIPE2",
    /* MMU_THDU_BST_PORT_XPE1_PIPE3 */ "MMU_THDU_BST_PORT_XPE1_PIPE3",
    /* MMU_THDU_BST_PORT_XPE2_PIPE0 */ "MMU_THDU_BST_PORT_XPE2_PIPE0",
    /* MMU_THDU_BST_PORT_XPE2_PIPE1 */ "MMU_THDU_BST_PORT_XPE2_PIPE1",
    /* MMU_THDU_BST_PORT_XPE3_PIPE2 */ "MMU_THDU_BST_PORT_XPE3_PIPE2",
    /* MMU_THDU_BST_PORT_XPE3_PIPE3 */ "MMU_THDU_BST_PORT_XPE3_PIPE3",
    /* MMU_THDU_BST_QGROUP       */ "MMU_THDU_BST_QGROUP",
    /* MMU_THDU_BST_QGROUP_XPE0_PIPE0 */ "MMU_THDU_BST_QGROUP_XPE0_PIPE0",
    /* MMU_THDU_BST_QGROUP_XPE0_PIPE1 */ "MMU_THDU_BST_QGROUP_XPE0_PIPE1",
    /* MMU_THDU_BST_QGROUP_XPE1_PIPE2 */ "MMU_THDU_BST_QGROUP_XPE1_PIPE2",
    /* MMU_THDU_BST_QGROUP_XPE1_PIPE3 */ "MMU_THDU_BST_QGROUP_XPE1_PIPE3",
    /* MMU_THDU_BST_QGROUP_XPE2_PIPE0 */ "MMU_THDU_BST_QGROUP_XPE2_PIPE0",
    /* MMU_THDU_BST_QGROUP_XPE2_PIPE1 */ "MMU_THDU_BST_QGROUP_XPE2_PIPE1",
    /* MMU_THDU_BST_QGROUP_XPE3_PIPE2 */ "MMU_THDU_BST_QGROUP_XPE3_PIPE2",
    /* MMU_THDU_BST_QGROUP_XPE3_PIPE3 */ "MMU_THDU_BST_QGROUP_XPE3_PIPE3",
    /* MMU_THDU_BST_QUEUE        */ "MMU_THDU_BST_QUEUE",
    /* MMU_THDU_BST_QUEUE_XPE0_PIPE0 */ "MMU_THDU_BST_QUEUE_XPE0_PIPE0",
    /* MMU_THDU_BST_QUEUE_XPE0_PIPE1 */ "MMU_THDU_BST_QUEUE_XPE0_PIPE1",
    /* MMU_THDU_BST_QUEUE_XPE1_PIPE2 */ "MMU_THDU_BST_QUEUE_XPE1_PIPE2",
    /* MMU_THDU_BST_QUEUE_XPE1_PIPE3 */ "MMU_THDU_BST_QUEUE_XPE1_PIPE3",
    /* MMU_THDU_BST_QUEUE_XPE2_PIPE0 */ "MMU_THDU_BST_QUEUE_XPE2_PIPE0",
    /* MMU_THDU_BST_QUEUE_XPE2_PIPE1 */ "MMU_THDU_BST_QUEUE_XPE2_PIPE1",
    /* MMU_THDU_BST_QUEUE_XPE3_PIPE2 */ "MMU_THDU_BST_QUEUE_XPE3_PIPE2",
    /* MMU_THDU_BST_QUEUE_XPE3_PIPE3 */ "MMU_THDU_BST_QUEUE_XPE3_PIPE3",
    /* MMU_THDU_CONFIG_PORT      */ "MMU_THDU_CONFIG_PORT",
    /* MMU_THDU_CONFIG_PORT0     */ "MMU_THDU_CONFIG_PORT0",
    /* MMU_THDU_CONFIG_PORT1     */ "MMU_THDU_CONFIG_PORT1",
    /* MMU_THDU_CONFIG_PORT0_PIPE0 */ "MMU_THDU_CONFIG_PORT0_PIPE0",
    /* MMU_THDU_CONFIG_PORT0_PIPE1 */ "MMU_THDU_CONFIG_PORT0_PIPE1",
    /* MMU_THDU_CONFIG_PORT0_PIPE2 */ "MMU_THDU_CONFIG_PORT0_PIPE2",
    /* MMU_THDU_CONFIG_PORT0_PIPE3 */ "MMU_THDU_CONFIG_PORT0_PIPE3",
    /* MMU_THDU_CONFIG_PORT1_PIPE0 */ "MMU_THDU_CONFIG_PORT1_PIPE0",
    /* MMU_THDU_CONFIG_PORT1_PIPE1 */ "MMU_THDU_CONFIG_PORT1_PIPE1",
    /* MMU_THDU_CONFIG_PORT1_PIPE2 */ "MMU_THDU_CONFIG_PORT1_PIPE2",
    /* MMU_THDU_CONFIG_PORT1_PIPE3 */ "MMU_THDU_CONFIG_PORT1_PIPE3",
    /* MMU_THDU_CONFIG_PORT_PIPE0 */ "MMU_THDU_CONFIG_PORT_PIPE0",
    /* MMU_THDU_CONFIG_PORT_PIPE1 */ "MMU_THDU_CONFIG_PORT_PIPE1",
    /* MMU_THDU_CONFIG_PORT_PIPE2 */ "MMU_THDU_CONFIG_PORT_PIPE2",
    /* MMU_THDU_CONFIG_PORT_PIPE3 */ "MMU_THDU_CONFIG_PORT_PIPE3",
    /* MMU_THDU_CONFIG_QGROUP    */ "MMU_THDU_CONFIG_QGROUP",
    /* MMU_THDU_CONFIG_QGROUP0   */ "MMU_THDU_CONFIG_QGROUP0",
    /* MMU_THDU_CONFIG_QGROUP1   */ "MMU_THDU_CONFIG_QGROUP1",
    /* MMU_THDU_CONFIG_QGROUP0_PIPE0 */ "MMU_THDU_CONFIG_QGROUP0_PIPE0",
    /* MMU_THDU_CONFIG_QGROUP0_PIPE1 */ "MMU_THDU_CONFIG_QGROUP0_PIPE1",
    /* MMU_THDU_CONFIG_QGROUP0_PIPE2 */ "MMU_THDU_CONFIG_QGROUP0_PIPE2",
    /* MMU_THDU_CONFIG_QGROUP0_PIPE3 */ "MMU_THDU_CONFIG_QGROUP0_PIPE3",
    /* MMU_THDU_CONFIG_QGROUP1_PIPE0 */ "MMU_THDU_CONFIG_QGROUP1_PIPE0",
    /* MMU_THDU_CONFIG_QGROUP1_PIPE1 */ "MMU_THDU_CONFIG_QGROUP1_PIPE1",
    /* MMU_THDU_CONFIG_QGROUP1_PIPE2 */ "MMU_THDU_CONFIG_QGROUP1_PIPE2",
    /* MMU_THDU_CONFIG_QGROUP1_PIPE3 */ "MMU_THDU_CONFIG_QGROUP1_PIPE3",
    /* MMU_THDU_CONFIG_QGROUP_PIPE0 */ "MMU_THDU_CONFIG_QGROUP_PIPE0",
    /* MMU_THDU_CONFIG_QGROUP_PIPE1 */ "MMU_THDU_CONFIG_QGROUP_PIPE1",
    /* MMU_THDU_CONFIG_QGROUP_PIPE2 */ "MMU_THDU_CONFIG_QGROUP_PIPE2",
    /* MMU_THDU_CONFIG_QGROUP_PIPE3 */ "MMU_THDU_CONFIG_QGROUP_PIPE3",
    /* MMU_THDU_CONFIG_QUEUE     */ "MMU_THDU_CONFIG_QUEUE",
    /* MMU_THDU_CONFIG_QUEUE0    */ "MMU_THDU_CONFIG_QUEUE0",
    /* MMU_THDU_CONFIG_QUEUE1    */ "MMU_THDU_CONFIG_QUEUE1",
    /* MMU_THDU_CONFIG_QUEUE0_PIPE0 */ "MMU_THDU_CONFIG_QUEUE0_PIPE0",
    /* MMU_THDU_CONFIG_QUEUE0_PIPE1 */ "MMU_THDU_CONFIG_QUEUE0_PIPE1",
    /* MMU_THDU_CONFIG_QUEUE0_PIPE2 */ "MMU_THDU_CONFIG_QUEUE0_PIPE2",
    /* MMU_THDU_CONFIG_QUEUE0_PIPE3 */ "MMU_THDU_CONFIG_QUEUE0_PIPE3",
    /* MMU_THDU_CONFIG_QUEUE1_PIPE0 */ "MMU_THDU_CONFIG_QUEUE1_PIPE0",
    /* MMU_THDU_CONFIG_QUEUE1_PIPE1 */ "MMU_THDU_CONFIG_QUEUE1_PIPE1",
    /* MMU_THDU_CONFIG_QUEUE1_PIPE2 */ "MMU_THDU_CONFIG_QUEUE1_PIPE2",
    /* MMU_THDU_CONFIG_QUEUE1_PIPE3 */ "MMU_THDU_CONFIG_QUEUE1_PIPE3",
    /* MMU_THDU_CONFIG_QUEUE_PIPE0 */ "MMU_THDU_CONFIG_QUEUE_PIPE0",
    /* MMU_THDU_CONFIG_QUEUE_PIPE1 */ "MMU_THDU_CONFIG_QUEUE_PIPE1",
    /* MMU_THDU_CONFIG_QUEUE_PIPE2 */ "MMU_THDU_CONFIG_QUEUE_PIPE2",
    /* MMU_THDU_CONFIG_QUEUE_PIPE3 */ "MMU_THDU_CONFIG_QUEUE_PIPE3",
    /* MMU_THDU_COUNTER_PORT     */ "MMU_THDU_COUNTER_PORT",
    /* MMU_THDU_COUNTER_PORT_XPE0_PIPE0 */ "MMU_THDU_COUNTER_PORT_XPE0_PIPE0",
    /* MMU_THDU_COUNTER_PORT_XPE0_PIPE1 */ "MMU_THDU_COUNTER_PORT_XPE0_PIPE1",
    /* MMU_THDU_COUNTER_PORT_XPE1_PIPE2 */ "MMU_THDU_COUNTER_PORT_XPE1_PIPE2",
    /* MMU_THDU_COUNTER_PORT_XPE1_PIPE3 */ "MMU_THDU_COUNTER_PORT_XPE1_PIPE3",
    /* MMU_THDU_COUNTER_PORT_XPE2_PIPE0 */ "MMU_THDU_COUNTER_PORT_XPE2_PIPE0",
    /* MMU_THDU_COUNTER_PORT_XPE2_PIPE1 */ "MMU_THDU_COUNTER_PORT_XPE2_PIPE1",
    /* MMU_THDU_COUNTER_PORT_XPE3_PIPE2 */ "MMU_THDU_COUNTER_PORT_XPE3_PIPE2",
    /* MMU_THDU_COUNTER_PORT_XPE3_PIPE3 */ "MMU_THDU_COUNTER_PORT_XPE3_PIPE3",
    /* MMU_THDU_COUNTER_QGROUP   */ "MMU_THDU_COUNTER_QGROUP",
    /* MMU_THDU_COUNTER_QGROUP_XPE0_PIPE0 */ "MMU_THDU_COUNTER_QGROUP_XPE0_PIPE0",
    /* MMU_THDU_COUNTER_QGROUP_XPE0_PIPE1 */ "MMU_THDU_COUNTER_QGROUP_XPE0_PIPE1",
    /* MMU_THDU_COUNTER_QGROUP_XPE1_PIPE2 */ "MMU_THDU_COUNTER_QGROUP_XPE1_PIPE2",
    /* MMU_THDU_COUNTER_QGROUP_XPE1_PIPE3 */ "MMU_THDU_COUNTER_QGROUP_XPE1_PIPE3",
    /* MMU_THDU_COUNTER_QGROUP_XPE2_PIPE0 */ "MMU_THDU_COUNTER_QGROUP_XPE2_PIPE0",
    /* MMU_THDU_COUNTER_QGROUP_XPE2_PIPE1 */ "MMU_THDU_COUNTER_QGROUP_XPE2_PIPE1",
    /* MMU_THDU_COUNTER_QGROUP_XPE3_PIPE2 */ "MMU_THDU_COUNTER_QGROUP_XPE3_PIPE2",
    /* MMU_THDU_COUNTER_QGROUP_XPE3_PIPE3 */ "MMU_THDU_COUNTER_QGROUP_XPE3_PIPE3",
    /* MMU_THDU_COUNTER_QUEUE    */ "MMU_THDU_COUNTER_QUEUE",
    /* MMU_THDU_COUNTER_QUEUE_XPE0_PIPE0 */ "MMU_THDU_COUNTER_QUEUE_XPE0_PIPE0",
    /* MMU_THDU_COUNTER_QUEUE_XPE0_PIPE1 */ "MMU_THDU_COUNTER_QUEUE_XPE0_PIPE1",
    /* MMU_THDU_COUNTER_QUEUE_XPE1_PIPE2 */ "MMU_THDU_COUNTER_QUEUE_XPE1_PIPE2",
    /* MMU_THDU_COUNTER_QUEUE_XPE1_PIPE3 */ "MMU_THDU_COUNTER_QUEUE_XPE1_PIPE3",
    /* MMU_THDU_COUNTER_QUEUE_XPE2_PIPE0 */ "MMU_THDU_COUNTER_QUEUE_XPE2_PIPE0",
    /* MMU_THDU_COUNTER_QUEUE_XPE2_PIPE1 */ "MMU_THDU_COUNTER_QUEUE_XPE2_PIPE1",
    /* MMU_THDU_COUNTER_QUEUE_XPE3_PIPE2 */ "MMU_THDU_COUNTER_QUEUE_XPE3_PIPE2",
    /* MMU_THDU_COUNTER_QUEUE_XPE3_PIPE3 */ "MMU_THDU_COUNTER_QUEUE_XPE3_PIPE3",
    /* MMU_THDU_OFFSET_QGROUP    */ "MMU_THDU_OFFSET_QGROUP",
    /* MMU_THDU_OFFSET_QGROUP0   */ "MMU_THDU_OFFSET_QGROUP0",
    /* MMU_THDU_OFFSET_QGROUP1   */ "MMU_THDU_OFFSET_QGROUP1",
    /* MMU_THDU_OFFSET_QGROUP0_PIPE0 */ "MMU_THDU_OFFSET_QGROUP0_PIPE0",
    /* MMU_THDU_OFFSET_QGROUP0_PIPE1 */ "MMU_THDU_OFFSET_QGROUP0_PIPE1",
    /* MMU_THDU_OFFSET_QGROUP0_PIPE2 */ "MMU_THDU_OFFSET_QGROUP0_PIPE2",
    /* MMU_THDU_OFFSET_QGROUP0_PIPE3 */ "MMU_THDU_OFFSET_QGROUP0_PIPE3",
    /* MMU_THDU_OFFSET_QGROUP1_PIPE0 */ "MMU_THDU_OFFSET_QGROUP1_PIPE0",
    /* MMU_THDU_OFFSET_QGROUP1_PIPE1 */ "MMU_THDU_OFFSET_QGROUP1_PIPE1",
    /* MMU_THDU_OFFSET_QGROUP1_PIPE2 */ "MMU_THDU_OFFSET_QGROUP1_PIPE2",
    /* MMU_THDU_OFFSET_QGROUP1_PIPE3 */ "MMU_THDU_OFFSET_QGROUP1_PIPE3",
    /* MMU_THDU_OFFSET_QGROUP_PIPE0 */ "MMU_THDU_OFFSET_QGROUP_PIPE0",
    /* MMU_THDU_OFFSET_QGROUP_PIPE1 */ "MMU_THDU_OFFSET_QGROUP_PIPE1",
    /* MMU_THDU_OFFSET_QGROUP_PIPE2 */ "MMU_THDU_OFFSET_QGROUP_PIPE2",
    /* MMU_THDU_OFFSET_QGROUP_PIPE3 */ "MMU_THDU_OFFSET_QGROUP_PIPE3",
    /* MMU_THDU_OFFSET_QUEUE     */ "MMU_THDU_OFFSET_QUEUE",
    /* MMU_THDU_OFFSET_QUEUE0    */ "MMU_THDU_OFFSET_QUEUE0",
    /* MMU_THDU_OFFSET_QUEUE1    */ "MMU_THDU_OFFSET_QUEUE1",
    /* MMU_THDU_OFFSET_QUEUE0_PIPE0 */ "MMU_THDU_OFFSET_QUEUE0_PIPE0",
    /* MMU_THDU_OFFSET_QUEUE0_PIPE1 */ "MMU_THDU_OFFSET_QUEUE0_PIPE1",
    /* MMU_THDU_OFFSET_QUEUE0_PIPE2 */ "MMU_THDU_OFFSET_QUEUE0_PIPE2",
    /* MMU_THDU_OFFSET_QUEUE0_PIPE3 */ "MMU_THDU_OFFSET_QUEUE0_PIPE3",
    /* MMU_THDU_OFFSET_QUEUE1_PIPE0 */ "MMU_THDU_OFFSET_QUEUE1_PIPE0",
    /* MMU_THDU_OFFSET_QUEUE1_PIPE1 */ "MMU_THDU_OFFSET_QUEUE1_PIPE1",
    /* MMU_THDU_OFFSET_QUEUE1_PIPE2 */ "MMU_THDU_OFFSET_QUEUE1_PIPE2",
    /* MMU_THDU_OFFSET_QUEUE1_PIPE3 */ "MMU_THDU_OFFSET_QUEUE1_PIPE3",
    /* MMU_THDU_OFFSET_QUEUE_PIPE0 */ "MMU_THDU_OFFSET_QUEUE_PIPE0",
    /* MMU_THDU_OFFSET_QUEUE_PIPE1 */ "MMU_THDU_OFFSET_QUEUE_PIPE1",
    /* MMU_THDU_OFFSET_QUEUE_PIPE2 */ "MMU_THDU_OFFSET_QUEUE_PIPE2",
    /* MMU_THDU_OFFSET_QUEUE_PIPE3 */ "MMU_THDU_OFFSET_QUEUE_PIPE3",
    /* MMU_THDU_QGROUP_TICKET    */ "MMU_THDU_QGROUP_TICKET",
    /* MMU_THDU_QUEUE_TICKET     */ "MMU_THDU_QUEUE_TICKET",
    /* MMU_THDU_Q_TO_QGRP_MAP    */ "MMU_THDU_Q_TO_QGRP_MAP",
    /* MMU_THDU_Q_TO_QGRP_MAP0   */ "MMU_THDU_Q_TO_QGRP_MAP0",
    /* MMU_THDU_Q_TO_QGRP_MAP1   */ "MMU_THDU_Q_TO_QGRP_MAP1",
    /* MMU_THDU_Q_TO_QGRP_MAP2   */ "MMU_THDU_Q_TO_QGRP_MAP2",
    /* MMU_THDU_Q_TO_QGRP_MAP0_PIPE0 */ "MMU_THDU_Q_TO_QGRP_MAP0_PIPE0",
    /* MMU_THDU_Q_TO_QGRP_MAP0_PIPE1 */ "MMU_THDU_Q_TO_QGRP_MAP0_PIPE1",
    /* MMU_THDU_Q_TO_QGRP_MAP0_PIPE2 */ "MMU_THDU_Q_TO_QGRP_MAP0_PIPE2",
    /* MMU_THDU_Q_TO_QGRP_MAP0_PIPE3 */ "MMU_THDU_Q_TO_QGRP_MAP0_PIPE3",
    /* MMU_THDU_Q_TO_QGRP_MAP1_PIPE0 */ "MMU_THDU_Q_TO_QGRP_MAP1_PIPE0",
    /* MMU_THDU_Q_TO_QGRP_MAP1_PIPE1 */ "MMU_THDU_Q_TO_QGRP_MAP1_PIPE1",
    /* MMU_THDU_Q_TO_QGRP_MAP1_PIPE2 */ "MMU_THDU_Q_TO_QGRP_MAP1_PIPE2",
    /* MMU_THDU_Q_TO_QGRP_MAP1_PIPE3 */ "MMU_THDU_Q_TO_QGRP_MAP1_PIPE3",
    /* MMU_THDU_Q_TO_QGRP_MAP2_PIPE0 */ "MMU_THDU_Q_TO_QGRP_MAP2_PIPE0",
    /* MMU_THDU_Q_TO_QGRP_MAP2_PIPE1 */ "MMU_THDU_Q_TO_QGRP_MAP2_PIPE1",
    /* MMU_THDU_Q_TO_QGRP_MAP2_PIPE2 */ "MMU_THDU_Q_TO_QGRP_MAP2_PIPE2",
    /* MMU_THDU_Q_TO_QGRP_MAP2_PIPE3 */ "MMU_THDU_Q_TO_QGRP_MAP2_PIPE3",
    /* MMU_THDU_Q_TO_QGRP_MAP_PIPE0 */ "MMU_THDU_Q_TO_QGRP_MAP_PIPE0",
    /* MMU_THDU_Q_TO_QGRP_MAP_PIPE1 */ "MMU_THDU_Q_TO_QGRP_MAP_PIPE1",
    /* MMU_THDU_Q_TO_QGRP_MAP_PIPE2 */ "MMU_THDU_Q_TO_QGRP_MAP_PIPE2",
    /* MMU_THDU_Q_TO_QGRP_MAP_PIPE3 */ "MMU_THDU_Q_TO_QGRP_MAP_PIPE3",
    /* MMU_THDU_RESUME_PORT      */ "MMU_THDU_RESUME_PORT",
    /* MMU_THDU_RESUME_PORT0     */ "MMU_THDU_RESUME_PORT0",
    /* MMU_THDU_RESUME_PORT1     */ "MMU_THDU_RESUME_PORT1",
    /* MMU_THDU_RESUME_PORT2     */ "MMU_THDU_RESUME_PORT2",
    /* MMU_THDU_RESUME_PORT0_PIPE0 */ "MMU_THDU_RESUME_PORT0_PIPE0",
    /* MMU_THDU_RESUME_PORT0_PIPE1 */ "MMU_THDU_RESUME_PORT0_PIPE1",
    /* MMU_THDU_RESUME_PORT0_PIPE2 */ "MMU_THDU_RESUME_PORT0_PIPE2",
    /* MMU_THDU_RESUME_PORT0_PIPE3 */ "MMU_THDU_RESUME_PORT0_PIPE3",
    /* MMU_THDU_RESUME_PORT1_PIPE0 */ "MMU_THDU_RESUME_PORT1_PIPE0",
    /* MMU_THDU_RESUME_PORT1_PIPE1 */ "MMU_THDU_RESUME_PORT1_PIPE1",
    /* MMU_THDU_RESUME_PORT1_PIPE2 */ "MMU_THDU_RESUME_PORT1_PIPE2",
    /* MMU_THDU_RESUME_PORT1_PIPE3 */ "MMU_THDU_RESUME_PORT1_PIPE3",
    /* MMU_THDU_RESUME_PORT2_PIPE0 */ "MMU_THDU_RESUME_PORT2_PIPE0",
    /* MMU_THDU_RESUME_PORT2_PIPE1 */ "MMU_THDU_RESUME_PORT2_PIPE1",
    /* MMU_THDU_RESUME_PORT2_PIPE2 */ "MMU_THDU_RESUME_PORT2_PIPE2",
    /* MMU_THDU_RESUME_PORT2_PIPE3 */ "MMU_THDU_RESUME_PORT2_PIPE3",
    /* MMU_THDU_RESUME_PORT_PIPE0 */ "MMU_THDU_RESUME_PORT_PIPE0",
    /* MMU_THDU_RESUME_PORT_PIPE1 */ "MMU_THDU_RESUME_PORT_PIPE1",
    /* MMU_THDU_RESUME_PORT_PIPE2 */ "MMU_THDU_RESUME_PORT_PIPE2",
    /* MMU_THDU_RESUME_PORT_PIPE3 */ "MMU_THDU_RESUME_PORT_PIPE3",
    /* MMU_THDU_RESUME_QGROUP    */ "MMU_THDU_RESUME_QGROUP",
    /* MMU_THDU_RESUME_QGROUP_XPE0_PIPE0 */ "MMU_THDU_RESUME_QGROUP_XPE0_PIPE0",
    /* MMU_THDU_RESUME_QGROUP_XPE0_PIPE1 */ "MMU_THDU_RESUME_QGROUP_XPE0_PIPE1",
    /* MMU_THDU_RESUME_QGROUP_XPE1_PIPE2 */ "MMU_THDU_RESUME_QGROUP_XPE1_PIPE2",
    /* MMU_THDU_RESUME_QGROUP_XPE1_PIPE3 */ "MMU_THDU_RESUME_QGROUP_XPE1_PIPE3",
    /* MMU_THDU_RESUME_QGROUP_XPE2_PIPE0 */ "MMU_THDU_RESUME_QGROUP_XPE2_PIPE0",
    /* MMU_THDU_RESUME_QGROUP_XPE2_PIPE1 */ "MMU_THDU_RESUME_QGROUP_XPE2_PIPE1",
    /* MMU_THDU_RESUME_QGROUP_XPE3_PIPE2 */ "MMU_THDU_RESUME_QGROUP_XPE3_PIPE2",
    /* MMU_THDU_RESUME_QGROUP_XPE3_PIPE3 */ "MMU_THDU_RESUME_QGROUP_XPE3_PIPE3",
    /* MMU_THDU_RESUME_QUEUE     */ "MMU_THDU_RESUME_QUEUE",
    /* MMU_THDU_RESUME_QUEUE_XPE0_PIPE0 */ "MMU_THDU_RESUME_QUEUE_XPE0_PIPE0",
    /* MMU_THDU_RESUME_QUEUE_XPE0_PIPE1 */ "MMU_THDU_RESUME_QUEUE_XPE0_PIPE1",
    /* MMU_THDU_RESUME_QUEUE_XPE1_PIPE2 */ "MMU_THDU_RESUME_QUEUE_XPE1_PIPE2",
    /* MMU_THDU_RESUME_QUEUE_XPE1_PIPE3 */ "MMU_THDU_RESUME_QUEUE_XPE1_PIPE3",
    /* MMU_THDU_RESUME_QUEUE_XPE2_PIPE0 */ "MMU_THDU_RESUME_QUEUE_XPE2_PIPE0",
    /* MMU_THDU_RESUME_QUEUE_XPE2_PIPE1 */ "MMU_THDU_RESUME_QUEUE_XPE2_PIPE1",
    /* MMU_THDU_RESUME_QUEUE_XPE3_PIPE2 */ "MMU_THDU_RESUME_QUEUE_XPE3_PIPE2",
    /* MMU_THDU_RESUME_QUEUE_XPE3_PIPE3 */ "MMU_THDU_RESUME_QUEUE_XPE3_PIPE3",
    /* MMU_THDU_UCQ_STATS        */ "MMU_THDU_UCQ_STATS",
    /* MMU_THDU_UCQ_STATS_TABLE  */ "MMU_THDU_UCQ_STATS_TABLE",
    /* MMU_THDU_UCQ_STATS_TABLE_XPE0_PIPE0 */ "MMU_THDU_UCQ_STATS_TABLE_XPE0_PIPE0",
    /* MMU_THDU_UCQ_STATS_TABLE_XPE0_PIPE1 */ "MMU_THDU_UCQ_STATS_TABLE_XPE0_PIPE1",
    /* MMU_THDU_UCQ_STATS_TABLE_XPE1_PIPE2 */ "MMU_THDU_UCQ_STATS_TABLE_XPE1_PIPE2",
    /* MMU_THDU_UCQ_STATS_TABLE_XPE1_PIPE3 */ "MMU_THDU_UCQ_STATS_TABLE_XPE1_PIPE3",
    /* MMU_THDU_UCQ_STATS_TABLE_XPE2_PIPE0 */ "MMU_THDU_UCQ_STATS_TABLE_XPE2_PIPE0",
    /* MMU_THDU_UCQ_STATS_TABLE_XPE2_PIPE1 */ "MMU_THDU_UCQ_STATS_TABLE_XPE2_PIPE1",
    /* MMU_THDU_UCQ_STATS_TABLE_XPE3_PIPE2 */ "MMU_THDU_UCQ_STATS_TABLE_XPE3_PIPE2",
    /* MMU_THDU_UCQ_STATS_TABLE_XPE3_PIPE3 */ "MMU_THDU_UCQ_STATS_TABLE_XPE3_PIPE3",
    /* MMU_THDU_UCQ_STATS_XPE0_PIPE0 */ "MMU_THDU_UCQ_STATS_XPE0_PIPE0",
    /* MMU_THDU_UCQ_STATS_XPE0_PIPE1 */ "MMU_THDU_UCQ_STATS_XPE0_PIPE1",
    /* MMU_THDU_UCQ_STATS_XPE1_PIPE2 */ "MMU_THDU_UCQ_STATS_XPE1_PIPE2",
    /* MMU_THDU_UCQ_STATS_XPE1_PIPE3 */ "MMU_THDU_UCQ_STATS_XPE1_PIPE3",
    /* MMU_THDU_UCQ_STATS_XPE2_PIPE0 */ "MMU_THDU_UCQ_STATS_XPE2_PIPE0",
    /* MMU_THDU_UCQ_STATS_XPE2_PIPE1 */ "MMU_THDU_UCQ_STATS_XPE2_PIPE1",
    /* MMU_THDU_UCQ_STATS_XPE3_PIPE2 */ "MMU_THDU_UCQ_STATS_XPE3_PIPE2",
    /* MMU_THDU_UCQ_STATS_XPE3_PIPE3 */ "MMU_THDU_UCQ_STATS_XPE3_PIPE3",
    /* MMU_THDU_XPIPE_BST_PORT   */ "MMU_THDU_XPIPE_BST_PORT",
    /* MMU_THDU_XPIPE_BST_QGROUP */ "MMU_THDU_XPIPE_BST_QGROUP",
    /* MMU_THDU_XPIPE_BST_QUEUE  */ "MMU_THDU_XPIPE_BST_QUEUE",
    /* MMU_THDU_XPIPE_CONFIG_PORT */ "MMU_THDU_XPIPE_CONFIG_PORT",
    /* MMU_THDU_XPIPE_CONFIG_QGROUP */ "MMU_THDU_XPIPE_CONFIG_QGROUP",
    /* MMU_THDU_XPIPE_CONFIG_QUEUE */ "MMU_THDU_XPIPE_CONFIG_QUEUE",
    /* MMU_THDU_XPIPE_COUNTER_PORT */ "MMU_THDU_XPIPE_COUNTER_PORT",
    /* MMU_THDU_XPIPE_COUNTER_QGROUP */ "MMU_THDU_XPIPE_COUNTER_QGROUP",
    /* MMU_THDU_XPIPE_COUNTER_QUEUE */ "MMU_THDU_XPIPE_COUNTER_QUEUE",
    /* MMU_THDU_XPIPE_OFFSET_QGROUP */ "MMU_THDU_XPIPE_OFFSET_QGROUP",
    /* MMU_THDU_XPIPE_OFFSET_QUEUE */ "MMU_THDU_XPIPE_OFFSET_QUEUE",
    /* MMU_THDU_XPIPE_Q_TO_QGRP_MAP */ "MMU_THDU_XPIPE_Q_TO_QGRP_MAP",
    /* MMU_THDU_XPIPE_Q_TO_QGRP_MAP_0 */ "MMU_THDU_XPIPE_Q_TO_QGRP_MAP_0",
    /* MMU_THDU_XPIPE_Q_TO_QGRP_MAP_1 */ "MMU_THDU_XPIPE_Q_TO_QGRP_MAP_1",
    /* MMU_THDU_XPIPE_RESUME_PORT */ "MMU_THDU_XPIPE_RESUME_PORT",
    /* MMU_THDU_XPIPE_RESUME_PORT_0 */ "MMU_THDU_XPIPE_RESUME_PORT_0",
    /* MMU_THDU_XPIPE_RESUME_PORT_1 */ "MMU_THDU_XPIPE_RESUME_PORT_1",
    /* MMU_THDU_XPIPE_RESUME_QGROUP */ "MMU_THDU_XPIPE_RESUME_QGROUP",
    /* MMU_THDU_XPIPE_RESUME_QUEUE */ "MMU_THDU_XPIPE_RESUME_QUEUE",
    /* MMU_THDU_YPIPE_BST_PORT   */ "MMU_THDU_YPIPE_BST_PORT",
    /* MMU_THDU_YPIPE_BST_QGROUP */ "MMU_THDU_YPIPE_BST_QGROUP",
    /* MMU_THDU_YPIPE_BST_QUEUE  */ "MMU_THDU_YPIPE_BST_QUEUE",
    /* MMU_THDU_YPIPE_CONFIG_PORT */ "MMU_THDU_YPIPE_CONFIG_PORT",
    /* MMU_THDU_YPIPE_CONFIG_QGROUP */ "MMU_THDU_YPIPE_CONFIG_QGROUP",
    /* MMU_THDU_YPIPE_CONFIG_QUEUE */ "MMU_THDU_YPIPE_CONFIG_QUEUE",
    /* MMU_THDU_YPIPE_COUNTER_PORT */ "MMU_THDU_YPIPE_COUNTER_PORT",
    /* MMU_THDU_YPIPE_COUNTER_QGROUP */ "MMU_THDU_YPIPE_COUNTER_QGROUP",
    /* MMU_THDU_YPIPE_COUNTER_QUEUE */ "MMU_THDU_YPIPE_COUNTER_QUEUE",
    /* MMU_THDU_YPIPE_OFFSET_QGROUP */ "MMU_THDU_YPIPE_OFFSET_QGROUP",
    /* MMU_THDU_YPIPE_OFFSET_QUEUE */ "MMU_THDU_YPIPE_OFFSET_QUEUE",
    /* MMU_THDU_YPIPE_Q_TO_QGRP_MAP */ "MMU_THDU_YPIPE_Q_TO_QGRP_MAP",
    /* MMU_THDU_YPIPE_Q_TO_QGRP_MAP_0 */ "MMU_THDU_YPIPE_Q_TO_QGRP_MAP_0",
    /* MMU_THDU_YPIPE_Q_TO_QGRP_MAP_1 */ "MMU_THDU_YPIPE_Q_TO_QGRP_MAP_1",
    /* MMU_THDU_YPIPE_RESUME_PORT */ "MMU_THDU_YPIPE_RESUME_PORT",
    /* MMU_THDU_YPIPE_RESUME_PORT_0 */ "MMU_THDU_YPIPE_RESUME_PORT_0",
    /* MMU_THDU_YPIPE_RESUME_PORT_1 */ "MMU_THDU_YPIPE_RESUME_PORT_1",
    /* MMU_THDU_YPIPE_RESUME_QGROUP */ "MMU_THDU_YPIPE_RESUME_QGROUP",
    /* MMU_THDU_YPIPE_RESUME_QUEUE */ "MMU_THDU_YPIPE_RESUME_QUEUE",
    /* MMU_TOQRDE                */ "TOQRDE",
    /* MMU_TOQ_EOPE_TBL          */ "MMU_TOQ_EOPE_TBL",
    /* MMU_TOQ_IPMC_GROUP_TBL0   */ "TOQ_IPMC_GROUP0",
    /* MMU_TOQ_IPMC_GROUP_TBL1   */ "TOQ_IPMC_GROUP1",
    /* MMU_TOQ_IPMC_GROUP_TBL2   */ "TOQ_IPMC_GROUP2",
    /* MMU_TOQ_IPMC_GROUP_TBL3   */ "TOQ_IPMC_GROUP3",
    /* MMU_TOQ_IPMC_GROUP_TBL4   */ "TOQ_IPMC_GROUP4",
    /* MMU_TOQ_IPMC_GROUP_TBL5   */ "TOQ_IPMC_GROUP5",
    /* MMU_TOQ_IPMC_GROUP_TBL6   */ "TOQ_IPMC_GROUP6",
    /* MMU_TOQ_PORT_STATE_MEM    */ "MMU_TOQ_PORT_STATE_MEM",
    /* MMU_TOQ_QPACK_MODE        */ "MMU_TOQ_QPACK_MODE",
    /* MMU_TOQ_STATE_MEM0        */ "TOQ_STATE_MEM0",
    /* MMU_TOQ_STATE_MEM1        */ "TOQ_STATE_MEM1",
    /* MMU_UCQDB0                */ "UCQDB0",
    /* MMU_UCQDB1                */ "UCQDB1",
    /* MMU_UCQDB_X               */ "UCQDB_X",
    /* MMU_UCQDB_X_XPE0          */ "UCQDB_X_XPE0",
    /* MMU_UCQDB_X_XPE1          */ "UCQDB_X_XPE1",
    /* MMU_UCQDB_X_XPE2          */ "UCQDB_X_XPE2",
    /* MMU_UCQDB_X_XPE3          */ "UCQDB_X_XPE3",
    /* MMU_UCQDB_Y               */ "UCQDB_Y",
    /* MMU_UCQDB_Y_XPE0          */ "UCQDB_Y_XPE0",
    /* MMU_UCQDB_Y_XPE1          */ "UCQDB_Y_XPE1",
    /* MMU_UCQDB_Y_XPE2          */ "UCQDB_Y_XPE2",
    /* MMU_UCQDB_Y_XPE3          */ "UCQDB_Y_XPE3",
    /* MMU_UCQ_RP                */ "UCQ_RP",
    /* MMU_UCQ_WP                */ "UCQ_WP",
    /* MMU_UC_QDB                */ "UCQ_WP",
    /* MMU_WAFAA                 */ "MMU_WAFAA",
    /* MMU_WAFAB                 */ "MMU_WAFAB",
    /* MMU_WAFAC                 */ "MMU_WAFAC",
    /* MMU_WAFA_HALFA_RADDR_STATUS */ "MMU_WAFA_HALFA_RADDR_STATUS",
    /* MMU_WAFA_HALFB_RADDR_STATUS */ "MMU_WAFA_HALFB_RADDR_STATUS",
    /* MMU_WAFBA                 */ "MMU_WAFBA",
    /* MMU_WAFBB                 */ "MMU_WAFBB",
    /* MMU_WAFBC                 */ "MMU_WAFBC",
    /* MMU_WAFB_HALFA_RADDR_STATUS */ "MMU_WAFB_HALFA_RADDR_STATUS",
    /* MMU_WAFB_HALFB_RADDR_STATUS */ "MMU_WAFB_HALFB_RADDR_STATUS",
    /* MMU_WAFC_HALFA_RADDR_STATUS */ "MMU_WAFC_HALFA_RADDR_STATUS",
    /* MMU_WAFC_HALFB_RADDR_STATUS */ "MMU_WAFC_HALFB_RADDR_STATUS",
    /* MMU_WAFD_HALFA_RADDR_STATUS */ "MMU_WAFD_HALFA_RADDR_STATUS",
    /* MMU_WAFD_HALFB_RADDR_STATUS */ "MMU_WAFD_HALFB_RADDR_STATUS",
    /* MMU_WAFE_HALFA_RADDR_STATUS */ "MMU_WAFE_HALFA_RADDR_STATUS",
    /* MMU_WAFE_HALFB_RADDR_STATUS */ "MMU_WAFE_HALFB_RADDR_STATUS",
    /* MMU_WAFF_HALFA_RADDR_STATUS */ "MMU_WAFF_HALFA_RADDR_STATUS",
    /* MMU_WAFF_HALFB_RADDR_STATUS */ "MMU_WAFF_HALFB_RADDR_STATUS",
    /* MMU_WAFG_HALFA_RADDR_STATUS */ "MMU_WAFG_HALFA_RADDR_STATUS",
    /* MMU_WAFG_HALFB_RADDR_STATUS */ "MMU_WAFG_HALFB_RADDR_STATUS",
    /* MMU_WAFH_HALFA_RADDR_STATUS */ "MMU_WAFH_HALFA_RADDR_STATUS",
    /* MMU_WAFH_HALFB_RADDR_STATUS */ "MMU_WAFH_HALFB_RADDR_STATUS",
    /* MMU_WAF_HALFA_WADDR       */ "MMU_WAF_HALFA_WADDR",
    /* MMU_WAF_HALFB_WADDR       */ "MMU_WAF_HALFB_WADDR",
    /* MMU_WAMULINK              */ "WAMULINK",
    /* MMU_WAMU_MEM0             */ "WAMU_MEM0",
    /* MMU_WAMU_MEM1             */ "WAMU_MEM1",
    /* MMU_WAMU_MEM2             */ "WAMU_MEM2",
    /* MMU_WAMU_MEM3             */ "WAMU_MEM3",
    /* MMU_WDFAA                 */ "MMU_WDFAA",
    /* MMU_WDFAB                 */ "MMU_WDFAB",
    /* MMU_WDFAC                 */ "MMU_WDFAC",
    /* MMU_WDFBA                 */ "MMU_WDFBA",
    /* MMU_WDFBB                 */ "MMU_WDFBB",
    /* MMU_WDFBC                 */ "MMU_WDFBC",
    /* MMU_WFAFA                 */ "MMU_WFAFA",
    /* MMU_WFAFB                 */ "MMU_WFAFB",
    /* MMU_WFAFC                 */ "MMU_WFAFC",
    /* MMU_WFDFA                 */ "MMU_WFDFA",
    /* MMU_WFDFB                 */ "MMU_WFDFB",
    /* MMU_WFDFC                 */ "MMU_WFDFC",
    /* MMU_WRED_AVG_QSIZE        */ "MMU_WRED_UC_QUEUE_AVG_QSIZE",
    /* MMU_WRED_AVG_QSIZE_QGROUP */ "MMU_WRED_AVG_QSIZE_QGROUP",
    /* MMU_WRED_AVG_QSIZE_XPE0_PIPE0 */ "MMU_WRED_UC_QUEUE_AVG_QSIZE_XPE0_PIPE0",
    /* MMU_WRED_AVG_QSIZE_XPE0_PIPE1 */ "MMU_WRED_UC_QUEUE_AVG_QSIZE_XPE0_PIPE1",
    /* MMU_WRED_AVG_QSIZE_XPE1_PIPE2 */ "MMU_WRED_UC_QUEUE_AVG_QSIZE_XPE1_PIPE2",
    /* MMU_WRED_AVG_QSIZE_XPE1_PIPE3 */ "MMU_WRED_UC_QUEUE_AVG_QSIZE_XPE1_PIPE3",
    /* MMU_WRED_AVG_QSIZE_XPE2_PIPE0 */ "MMU_WRED_UC_QUEUE_AVG_QSIZE_XPE2_PIPE0",
    /* MMU_WRED_AVG_QSIZE_XPE2_PIPE1 */ "MMU_WRED_UC_QUEUE_AVG_QSIZE_XPE2_PIPE1",
    /* MMU_WRED_AVG_QSIZE_XPE3_PIPE2 */ "MMU_WRED_UC_QUEUE_AVG_QSIZE_XPE3_PIPE2",
    /* MMU_WRED_AVG_QSIZE_XPE3_PIPE3 */ "MMU_WRED_UC_QUEUE_AVG_QSIZE_XPE3_PIPE3",
    /* MMU_WRED_AVG_QSIZE_X_PIPE */ "MMU_WRED_UC_QUEUE_AVG_QSIZE_X_PIPE",
    /* MMU_WRED_AVG_QSIZE_Y_PIPE */ "MMU_WRED_UC_QUEUE_AVG_QSIZE_Y_PIPE",
    /* MMU_WRED_CFG_CELL         */ "WRED_CFG_CELL",
    /* MMU_WRED_CFG_PACKET       */ "WRED_CFG_PACKET",
    /* MMU_WRED_CONFIG           */ "MMU_WRED_UC_QUEUE_CONFIG",
    /* MMU_WRED_CONFIG_QGROUP    */ "MMU_WRED_CONFIG_QGROUP",
    /* MMU_WRED_CONFIG_XPE0_PIPE0 */ "MMU_WRED_CONFIG_XPE0_PIPE0",
    /* MMU_WRED_CONFIG_XPE0_PIPE1 */ "MMU_WRED_CONFIG_XPE0_PIPE1",
    /* MMU_WRED_CONFIG_XPE1_PIPE2 */ "MMU_WRED_CONFIG_XPE1_PIPE2",
    /* MMU_WRED_CONFIG_XPE1_PIPE3 */ "MMU_WRED_CONFIG_XPE1_PIPE3",
    /* MMU_WRED_CONFIG_XPE2_PIPE0 */ "MMU_WRED_CONFIG_XPE2_PIPE0",
    /* MMU_WRED_CONFIG_XPE2_PIPE1 */ "MMU_WRED_CONFIG_XPE2_PIPE1",
    /* MMU_WRED_CONFIG_XPE3_PIPE2 */ "MMU_WRED_CONFIG_XPE3_PIPE2",
    /* MMU_WRED_CONFIG_XPE3_PIPE3 */ "MMU_WRED_CONFIG_XPE3_PIPE3",
    /* MMU_WRED_CONFIG_X_PIPE    */ "MMU_WRED_CONFIG_X_PIPE",
    /* MMU_WRED_CONFIG_Y_PIPE    */ "MMU_WRED_CONFIG_Y_PIPE",
    /* MMU_WRED_DROP_CURVE_PROFILE_0 */ "MMU_WRED_DROP_CURVE_PROFILE_0",
    /* MMU_WRED_DROP_CURVE_PROFILE_1 */ "MMU_WRED_DROP_CURVE_PROFILE_1",
    /* MMU_WRED_DROP_CURVE_PROFILE_2 */ "MMU_WRED_DROP_CURVE_PROFILE_2",
    /* MMU_WRED_DROP_CURVE_PROFILE_3 */ "MMU_WRED_DROP_CURVE_PROFILE_3",
    /* MMU_WRED_DROP_CURVE_PROFILE_4 */ "MMU_WRED_DROP_CURVE_PROFILE_4",
    /* MMU_WRED_DROP_CURVE_PROFILE_5 */ "MMU_WRED_DROP_CURVE_PROFILE_5",
    /* MMU_WRED_DROP_CURVE_PROFILE_6 */ "MMU_WRED_DROP_CURVE_PROFILE_6",
    /* MMU_WRED_DROP_CURVE_PROFILE_7 */ "MMU_WRED_DROP_CURVE_PROFILE_7",
    /* MMU_WRED_DROP_CURVE_PROFILE_8 */ "MMU_WRED_DROP_CURVE_PROFILE_8",
    /* MMU_WRED_DROP_CURVE_PROFILE_0_A */ "MMU_WRED_DROP_CURVE_PROFILE_0_A",
    /* MMU_WRED_DROP_CURVE_PROFILE_0_B */ "MMU_WRED_DROP_CURVE_PROFILE_0_B",
    /* MMU_WRED_DROP_CURVE_PROFILE_0_X_PIPE */ "MMU_WRED_DROP_CURVE_PROFILE_0_X_PIPE",
    /* MMU_WRED_DROP_CURVE_PROFILE_0_Y_PIPE */ "MMU_WRED_DROP_CURVE_PROFILE_0_Y_PIPE",
    /* MMU_WRED_DROP_CURVE_PROFILE_1_A */ "MMU_WRED_DROP_CURVE_PROFILE_1_A",
    /* MMU_WRED_DROP_CURVE_PROFILE_1_B */ "MMU_WRED_DROP_CURVE_PROFILE_1_B",
    /* MMU_WRED_DROP_CURVE_PROFILE_1_X_PIPE */ "MMU_WRED_DROP_CURVE_PROFILE_1_X_PIPE",
    /* MMU_WRED_DROP_CURVE_PROFILE_1_Y_PIPE */ "MMU_WRED_DROP_CURVE_PROFILE_1_Y_PIPE",
    /* MMU_WRED_DROP_CURVE_PROFILE_2_A */ "MMU_WRED_DROP_CURVE_PROFILE_2_A",
    /* MMU_WRED_DROP_CURVE_PROFILE_2_B */ "MMU_WRED_DROP_CURVE_PROFILE_2_B",
    /* MMU_WRED_DROP_CURVE_PROFILE_2_X_PIPE */ "MMU_WRED_DROP_CURVE_PROFILE_2_X_PIPE",
    /* MMU_WRED_DROP_CURVE_PROFILE_2_Y_PIPE */ "MMU_WRED_DROP_CURVE_PROFILE_2_Y_PIPE",
    /* MMU_WRED_DROP_CURVE_PROFILE_3_A */ "MMU_WRED_DROP_CURVE_PROFILE_3_A",
    /* MMU_WRED_DROP_CURVE_PROFILE_3_B */ "MMU_WRED_DROP_CURVE_PROFILE_3_B",
    /* MMU_WRED_DROP_CURVE_PROFILE_3_X_PIPE */ "MMU_WRED_DROP_CURVE_PROFILE_3_X_PIPE",
    /* MMU_WRED_DROP_CURVE_PROFILE_3_Y_PIPE */ "MMU_WRED_DROP_CURVE_PROFILE_3_Y_PIPE",
    /* MMU_WRED_DROP_CURVE_PROFILE_4_A */ "MMU_WRED_DROP_CURVE_PROFILE_4_A",
    /* MMU_WRED_DROP_CURVE_PROFILE_4_B */ "MMU_WRED_DROP_CURVE_PROFILE_4_B",
    /* MMU_WRED_DROP_CURVE_PROFILE_4_X_PIPE */ "MMU_WRED_DROP_CURVE_PROFILE_4_X_PIPE",
    /* MMU_WRED_DROP_CURVE_PROFILE_4_Y_PIPE */ "MMU_WRED_DROP_CURVE_PROFILE_4_Y_PIPE",
    /* MMU_WRED_DROP_CURVE_PROFILE_5_A */ "MMU_WRED_DROP_CURVE_PROFILE_5_A",
    /* MMU_WRED_DROP_CURVE_PROFILE_5_B */ "MMU_WRED_DROP_CURVE_PROFILE_5_B",
    /* MMU_WRED_DROP_CURVE_PROFILE_5_X_PIPE */ "MMU_WRED_DROP_CURVE_PROFILE_5_X_PIPE",
    /* MMU_WRED_DROP_CURVE_PROFILE_5_Y_PIPE */ "MMU_WRED_DROP_CURVE_PROFILE_5_Y_PIPE",
    /* MMU_WRED_DROP_CURVE_PROFILE_6_A */ "MMU_WRED_DROP_CURVE_PROFILE_6_A",
    /* MMU_WRED_DROP_CURVE_PROFILE_6_B */ "MMU_WRED_DROP_CURVE_PROFILE_6_B",
    /* MMU_WRED_DROP_CURVE_PROFILE_7_A */ "MMU_WRED_DROP_CURVE_PROFILE_7_A",
    /* MMU_WRED_DROP_CURVE_PROFILE_7_B */ "MMU_WRED_DROP_CURVE_PROFILE_7_B",
    /* MMU_WRED_DROP_CURVE_PROFILE_8_A */ "MMU_WRED_DROP_CURVE_PROFILE_8_A",
    /* MMU_WRED_DROP_CURVE_PROFILE_8_B */ "MMU_WRED_DROP_CURVE_PROFILE_8_B",
    /* MMU_WRED_DROP_PROFILE_GREEN */ "MMU_WRED_DROP_PROFILE_GREEN",
    /* MMU_WRED_DROP_PROFILE_RED */ "MMU_WRED_DROP_PROFILE_RED",
    /* MMU_WRED_DROP_PROFILE_YELLOW */ "MMU_WRED_DROP_PROFILE_YELLOW",
    /* MMU_WRED_DROP_THD_UC_DEQ0 */ "WRED_DROP_THD_UC_DEQ0",
    /* MMU_WRED_DROP_THD_UC_DEQ1 */ "WRED_DROP_THD_UC_DEQ1",
    /* MMU_WRED_DROP_THD_UC_ENQ0 */ "WRED_DROP_THD_UC_ENQ0",
    /* MMU_WRED_DROP_THD_UC_ENQ1 */ "WRED_DROP_THD_UC_ENQ1",
    /* MMU_WRED_MARK_PROFILE_GREEN */ "MMU_WRED_MARK_PROFILE_GREEN",
    /* MMU_WRED_MARK_PROFILE_RED */ "MMU_WRED_MARK_PROFILE_RED",
    /* MMU_WRED_MARK_PROFILE_YELLOW */ "MMU_WRED_MARK_PROFILE_YELLOW",
    /* MMU_WRED_MARK_THD         */ "MMU_WRED_MARK_THD",
    /* MMU_WRED_OPN_AVG_QSIZE_BUFFER */ "MMU_WRED_OPN_AVG_QSIZE_BUFFER",
    /* MMU_WRED_OPN_AVG_QSIZE_QENTRY */ "MMU_WRED_OPN_AVG_QSIZE_QENTRY",
    /* MMU_WRED_OPN_CONFIG_BUFFER */ "MMU_WRED_OPN_CONFIG_BUFFER",
    /* MMU_WRED_OPN_CONFIG_QENTRY */ "MMU_WRED_OPN_CONFIG_QENTRY",
    /* MMU_WRED_OPN_DROP_THD_DEQ */ "WRED_OPN_DROP_THD_DEQ_0",
    /* MMU_WRED_OPN_DROP_THD_ENQ */ "WRED_OPN_DROP_THD_ENQ_0",
    /* MMU_WRED_PORT_CFG_CELL    */ "WRED_PORT_CFG_CELL",
    /* MMU_WRED_PORT_CFG_PACKET  */ "WRED_PORT_CFG_PACKET",
    /* MMU_WRED_PORT_SP_DROP_THD */ "WRED_PORT_SP_DROP_THD",
    /* MMU_WRED_PORT_SP_DROP_THD_MARK */ "MMU_WRED_PORT_SP_DROP_THD_MARK",
    /* MMU_WRED_PORT_SP_DROP_THD_MARK_XPE0_PIPE0 */ "MMU_WRED_PORT_SP_DROP_THD_MARK_XPE0_PIPE0",
    /* MMU_WRED_PORT_SP_DROP_THD_MARK_XPE0_PIPE1 */ "MMU_WRED_PORT_SP_DROP_THD_MARK_XPE0_PIPE1",
    /* MMU_WRED_PORT_SP_DROP_THD_MARK_XPE1_PIPE2 */ "MMU_WRED_PORT_SP_DROP_THD_MARK_XPE1_PIPE2",
    /* MMU_WRED_PORT_SP_DROP_THD_MARK_XPE1_PIPE3 */ "MMU_WRED_PORT_SP_DROP_THD_MARK_XPE1_PIPE3",
    /* MMU_WRED_PORT_SP_DROP_THD_MARK_XPE2_PIPE0 */ "MMU_WRED_PORT_SP_DROP_THD_MARK_XPE2_PIPE0",
    /* MMU_WRED_PORT_SP_DROP_THD_MARK_XPE2_PIPE1 */ "MMU_WRED_PORT_SP_DROP_THD_MARK_XPE2_PIPE1",
    /* MMU_WRED_PORT_SP_DROP_THD_MARK_XPE3_PIPE2 */ "MMU_WRED_PORT_SP_DROP_THD_MARK_XPE3_PIPE2",
    /* MMU_WRED_PORT_SP_DROP_THD_MARK_XPE3_PIPE3 */ "MMU_WRED_PORT_SP_DROP_THD_MARK_XPE3_PIPE3",
    /* MMU_WRED_PORT_SP_DROP_THD_XPE0_PIPE0 */ "MMU_WRED_PORT_SP_DROP_THD_XPE0_PIPE0",
    /* MMU_WRED_PORT_SP_DROP_THD_XPE0_PIPE1 */ "MMU_WRED_PORT_SP_DROP_THD_XPE0_PIPE1",
    /* MMU_WRED_PORT_SP_DROP_THD_XPE1_PIPE2 */ "MMU_WRED_PORT_SP_DROP_THD_XPE1_PIPE2",
    /* MMU_WRED_PORT_SP_DROP_THD_XPE1_PIPE3 */ "MMU_WRED_PORT_SP_DROP_THD_XPE1_PIPE3",
    /* MMU_WRED_PORT_SP_DROP_THD_XPE2_PIPE0 */ "MMU_WRED_PORT_SP_DROP_THD_XPE2_PIPE0",
    /* MMU_WRED_PORT_SP_DROP_THD_XPE2_PIPE1 */ "MMU_WRED_PORT_SP_DROP_THD_XPE2_PIPE1",
    /* MMU_WRED_PORT_SP_DROP_THD_XPE3_PIPE2 */ "MMU_WRED_PORT_SP_DROP_THD_XPE3_PIPE2",
    /* MMU_WRED_PORT_SP_DROP_THD_XPE3_PIPE3 */ "MMU_WRED_PORT_SP_DROP_THD_XPE3_PIPE3",
    /* MMU_WRED_PORT_SP_DROP_THD_X_PIPE */ "MMU_WRED_PORT_SP_DROP_THD_X_PIPE",
    /* MMU_WRED_PORT_SP_DROP_THD_Y_PIPE */ "MMU_WRED_PORT_SP_DROP_THD_Y_PIPE",
    /* MMU_WRED_PORT_SP_SHARED_COUNT */ "MMU_WRED_PORT_SP_SHARED_COUNT",
    /* MMU_WRED_PORT_SP_SHARED_COUNT_XPE0_PIPE0 */ "MMU_WRED_PORT_SP_SHARED_COUNT_XPE0_PIPE0",
    /* MMU_WRED_PORT_SP_SHARED_COUNT_XPE0_PIPE1 */ "MMU_WRED_PORT_SP_SHARED_COUNT_XPE0_PIPE1",
    /* MMU_WRED_PORT_SP_SHARED_COUNT_XPE1_PIPE2 */ "MMU_WRED_PORT_SP_SHARED_COUNT_XPE1_PIPE2",
    /* MMU_WRED_PORT_SP_SHARED_COUNT_XPE1_PIPE3 */ "MMU_WRED_PORT_SP_SHARED_COUNT_XPE1_PIPE3",
    /* MMU_WRED_PORT_SP_SHARED_COUNT_XPE2_PIPE0 */ "MMU_WRED_PORT_SP_SHARED_COUNT_XPE2_PIPE0",
    /* MMU_WRED_PORT_SP_SHARED_COUNT_XPE2_PIPE1 */ "MMU_WRED_PORT_SP_SHARED_COUNT_XPE2_PIPE1",
    /* MMU_WRED_PORT_SP_SHARED_COUNT_XPE3_PIPE2 */ "MMU_WRED_PORT_SP_SHARED_COUNT_XPE3_PIPE2",
    /* MMU_WRED_PORT_SP_SHARED_COUNT_XPE3_PIPE3 */ "MMU_WRED_PORT_SP_SHARED_COUNT_XPE3_PIPE3",
    /* MMU_WRED_PORT_SP_SHARED_COUNT_X_PIPE */ "MMU_WRED_PORT_SP_SHARED_COUNT_X_PIPE",
    /* MMU_WRED_PORT_SP_SHARED_COUNT_Y_PIPE */ "MMU_WRED_PORT_SP_SHARED_COUNT_Y_PIPE",
    /* MMU_WRED_PORT_THD_0_CELL  */ "WRED_PORT_THD_0_CELL",
    /* MMU_WRED_PORT_THD_0_PACKET */ "WRED_PORT_THD_0_PACKET",
    /* MMU_WRED_PORT_THD_1_CELL  */ "WRED_PORT_THD_1_CELL",
    /* MMU_WRED_PORT_THD_1_PACKET */ "WRED_PORT_THD_1_PACKET",
    /* MMU_WRED_QGROUP_DROP_THD  */ "WRED_QGROUP_DROP_THD",
    /* MMU_WRED_QGROUP_DROP_THD_X_PIPE */ "WRED_QGROUP_DROP_THD_X_PIPE",
    /* MMU_WRED_QGROUP_DROP_THD_Y_PIPE */ "MMU_WRED_QGROUP_DROP_THD_Y_PIPE",
    /* MMU_WRED_QGROUP_SHARED_COUNT */ "MMU_WRED_QGROUP_SHARED_COUNT",
    /* MMU_WRED_QGROUP_SHARED_COUNT_X_PIPE */ "MMU_WRED_QGROUP_SHARED_COUNT_X_PIPE",
    /* MMU_WRED_QGROUP_SHARED_COUNT_Y_PIPE */ "MMU_WRED_QGROUP_SHARED_COUNT_Y_PIPE",
    /* MMU_WRED_QUEUE_AVG_QSIZE_BUFFER */ "MMU_WRED_QUEUE_AVG_QSIZE_BUFFER",
    /* MMU_WRED_QUEUE_AVG_QSIZE_QENTRY */ "MMU_WRED_QUEUE_AVG_QSIZE_QENTRY",
    /* MMU_WRED_QUEUE_CONFIG_BUFFER */ "MMU_WRED_QUEUE_CONFIG_BUFFER",
    /* MMU_WRED_QUEUE_CONFIG_QENTRY */ "MMU_WRED_QUEUE_CONFIG_QENTRY",
    /* MMU_WRED_QUEUE_DROP_THD_DEQ */ "WRED_QUEUE_DROP_THD_DEQ",
    /* MMU_WRED_QUEUE_DROP_THD_ENQ */ "WRED_QUEUE_DROP_THD_ENQ",
    /* MMU_WRED_QUEUE_DROP_THD_ENQ_0 */ "WRED_QUEUE_DROP_THD_ENQ_0",
    /* MMU_WRED_QUEUE_DROP_THD_ENQ_1 */ "WRED_QUEUE_DROP_THD_ENQ_1",
    /* MMU_WRED_QUEUE_OP_NODE_MAP */ "WRED_QUEUE_OP_NODE_MAP",
    /* MMU_WRED_THD_0_CELL       */ "WRED_THD_0_CELL",
    /* MMU_WRED_THD_0_PACKET     */ "WRED_THD_0_PACKET",
    /* MMU_WRED_THD_1_CELL       */ "WRED_THD_1_CELL",
    /* MMU_WRED_THD_1_PACKET     */ "WRED_THD_1_PACKET",
    /* MMU_WRED_UC_QUEUE_DROP_THD_0 */ "WRED_UC_QUEUE_DROP_THD_0",
    /* MMU_WRED_UC_QUEUE_DROP_THD_1 */ "WRED_UC_QUEUE_DROP_THD_1",
    /* MMU_WRED_UC_QUEUE_DROP_THD_0_XPE0_PIPE0 */ "WRED_UC_QUEUE_DROP_THD_0_XPE0_PIPE0",
    /* MMU_WRED_UC_QUEUE_DROP_THD_0_XPE0_PIPE1 */ "WRED_UC_QUEUE_DROP_THD_0_XPE0_PIPE1",
    /* MMU_WRED_UC_QUEUE_DROP_THD_0_XPE1_PIPE2 */ "WRED_UC_QUEUE_DROP_THD_0_XPE1_PIPE2",
    /* MMU_WRED_UC_QUEUE_DROP_THD_0_XPE1_PIPE3 */ "WRED_UC_QUEUE_DROP_THD_0_XPE1_PIPE3",
    /* MMU_WRED_UC_QUEUE_DROP_THD_0_XPE2_PIPE0 */ "WRED_UC_QUEUE_DROP_THD_0_XPE2_PIPE0",
    /* MMU_WRED_UC_QUEUE_DROP_THD_0_XPE2_PIPE1 */ "WRED_UC_QUEUE_DROP_THD_0_XPE2_PIPE1",
    /* MMU_WRED_UC_QUEUE_DROP_THD_0_XPE3_PIPE2 */ "WRED_UC_QUEUE_DROP_THD_0_XPE3_PIPE2",
    /* MMU_WRED_UC_QUEUE_DROP_THD_0_XPE3_PIPE3 */ "WRED_UC_QUEUE_DROP_THD_0_XPE3_PIPE3",
    /* MMU_WRED_UC_QUEUE_DROP_THD_1_XPE0_PIPE0 */ "WRED_UC_QUEUE_DROP_THD_1_XPE0_PIPE0",
    /* MMU_WRED_UC_QUEUE_DROP_THD_1_XPE0_PIPE1 */ "WRED_UC_QUEUE_DROP_THD_1_XPE0_PIPE1",
    /* MMU_WRED_UC_QUEUE_DROP_THD_1_XPE1_PIPE2 */ "WRED_UC_QUEUE_DROP_THD_1_XPE1_PIPE2",
    /* MMU_WRED_UC_QUEUE_DROP_THD_1_XPE1_PIPE3 */ "WRED_UC_QUEUE_DROP_THD_1_XPE1_PIPE3",
    /* MMU_WRED_UC_QUEUE_DROP_THD_1_XPE2_PIPE0 */ "WRED_UC_QUEUE_DROP_THD_1_XPE2_PIPE0",
    /* MMU_WRED_UC_QUEUE_DROP_THD_1_XPE2_PIPE1 */ "WRED_UC_QUEUE_DROP_THD_1_XPE2_PIPE1",
    /* MMU_WRED_UC_QUEUE_DROP_THD_1_XPE3_PIPE2 */ "WRED_UC_QUEUE_DROP_THD_1_XPE3_PIPE2",
    /* MMU_WRED_UC_QUEUE_DROP_THD_1_XPE3_PIPE3 */ "WRED_UC_QUEUE_DROP_THD_1_XPE3_PIPE3",
    /* MMU_WRED_UC_QUEUE_DROP_THD_DEQ */ "WRED_UC_QUEUE_DROP_THD_DEQ",
    /* MMU_WRED_UC_QUEUE_DROP_THD_DEQ_X_PIPE_0 */ "WRED_UC_QUEUE_DROP_THD_DEQ_X_PIPE_0",
    /* MMU_WRED_UC_QUEUE_DROP_THD_DEQ_Y_PIPE_1 */ "WRED_UC_QUEUE_DROP_THD_DEQ_Y_PIPE_1",
    /* MMU_WRED_UC_QUEUE_DROP_THD_ENQ */ "WRED_UC_QUEUE_DROP_THD_ENQ",
    /* MMU_WRED_UC_QUEUE_DROP_THD_ENQ_X_PIPE_0 */ "WRED_UC_QUEUE_DROP_THD_ENQ_X_PIPE_0",
    /* MMU_WRED_UC_QUEUE_DROP_THD_ENQ_X_PIPE_1 */ "WRED_UC_QUEUE_DROP_THD_ENQ_X_PIPE_1",
    /* MMU_WRED_UC_QUEUE_DROP_THD_ENQ_Y_PIPE_0 */ "WRED_UC_QUEUE_DROP_THD_ENQ_Y_PIPE_0",
    /* MMU_WRED_UC_QUEUE_DROP_THD_ENQ_Y_PIPE_1 */ "WRED_UC_QUEUE_DROP_THD_ENQ_Y_PIPE_1",
    /* MMU_WRED_UC_QUEUE_DROP_THD_MARK */ "WRED_UC_QUEUE_DROP_THD_MARK",
    /* MMU_WRED_UC_QUEUE_DROP_THD_MARK_XPE0_PIPE0 */ "WRED_UC_QUEUE_DROP_THD_MARK_XPE0_PIPE0",
    /* MMU_WRED_UC_QUEUE_DROP_THD_MARK_XPE0_PIPE1 */ "WRED_UC_QUEUE_DROP_THD_MARK_XPE0_PIPE1",
    /* MMU_WRED_UC_QUEUE_DROP_THD_MARK_XPE1_PIPE2 */ "WRED_UC_QUEUE_DROP_THD_MARK_XPE1_PIPE2",
    /* MMU_WRED_UC_QUEUE_DROP_THD_MARK_XPE1_PIPE3 */ "WRED_UC_QUEUE_DROP_THD_MARK_XPE1_PIPE3",
    /* MMU_WRED_UC_QUEUE_DROP_THD_MARK_XPE2_PIPE0 */ "WRED_UC_QUEUE_DROP_THD_MARK_XPE2_PIPE0",
    /* MMU_WRED_UC_QUEUE_DROP_THD_MARK_XPE2_PIPE1 */ "WRED_UC_QUEUE_DROP_THD_MARK_XPE2_PIPE1",
    /* MMU_WRED_UC_QUEUE_DROP_THD_MARK_XPE3_PIPE2 */ "WRED_UC_QUEUE_DROP_THD_MARK_XPE3_PIPE2",
    /* MMU_WRED_UC_QUEUE_DROP_THD_MARK_XPE3_PIPE3 */ "WRED_UC_QUEUE_DROP_THD_MARK_XPE3_PIPE3",
    /* MMU_WRED_UC_QUEUE_TOTAL_COUNT */ "MMU_WRED_UC_QUEUE_TOTAL_COUNT",
    /* MMU_WRED_UC_QUEUE_TOTAL_COUNT_FROM_REMOTE */ "MMU_WRED_UC_QUEUE_TOTAL_COUNT_FROM_REMOTE",
    /* MMU_WRED_UC_QUEUE_TOTAL_COUNT_FROM_REMOTE_XPE0_PIPE0 */ "MMU_WRED_UC_QUEUE_TOTAL_COUNT_FROM_REMOTE_XPE0_PIPE0",
    /* MMU_WRED_UC_QUEUE_TOTAL_COUNT_FROM_REMOTE_XPE0_PIPE1 */ "MMU_WRED_UC_QUEUE_TOTAL_COUNT_FROM_REMOTE_XPE0_PIPE1",
    /* MMU_WRED_UC_QUEUE_TOTAL_COUNT_FROM_REMOTE_XPE1_PIPE2 */ "MMU_WRED_UC_QUEUE_TOTAL_COUNT_FROM_REMOTE_XPE1_PIPE2",
    /* MMU_WRED_UC_QUEUE_TOTAL_COUNT_FROM_REMOTE_XPE1_PIPE3 */ "MMU_WRED_UC_QUEUE_TOTAL_COUNT_FROM_REMOTE_XPE1_PIPE3",
    /* MMU_WRED_UC_QUEUE_TOTAL_COUNT_FROM_REMOTE_XPE2_PIPE0 */ "MMU_WRED_UC_QUEUE_TOTAL_COUNT_FROM_REMOTE_XPE2_PIPE0",
    /* MMU_WRED_UC_QUEUE_TOTAL_COUNT_FROM_REMOTE_XPE2_PIPE1 */ "MMU_WRED_UC_QUEUE_TOTAL_COUNT_FROM_REMOTE_XPE2_PIPE1",
    /* MMU_WRED_UC_QUEUE_TOTAL_COUNT_FROM_REMOTE_XPE3_PIPE2 */ "MMU_WRED_UC_QUEUE_TOTAL_COUNT_FROM_REMOTE_XPE3_PIPE2",
    /* MMU_WRED_UC_QUEUE_TOTAL_COUNT_FROM_REMOTE_XPE3_PIPE3 */ "MMU_WRED_UC_QUEUE_TOTAL_COUNT_FROM_REMOTE_XPE3_PIPE3",
    /* MMU_WRED_UC_QUEUE_TOTAL_COUNT_XPE0_PIPE0 */ "MMU_WRED_UC_QUEUE_TOTAL_COUNT_XPE0_PIPE0",
    /* MMU_WRED_UC_QUEUE_TOTAL_COUNT_XPE0_PIPE1 */ "MMU_WRED_UC_QUEUE_TOTAL_COUNT_XPE0_PIPE1",
    /* MMU_WRED_UC_QUEUE_TOTAL_COUNT_XPE1_PIPE2 */ "MMU_WRED_UC_QUEUE_TOTAL_COUNT_XPE1_PIPE2",
    /* MMU_WRED_UC_QUEUE_TOTAL_COUNT_XPE1_PIPE3 */ "MMU_WRED_UC_QUEUE_TOTAL_COUNT_XPE1_PIPE3",
    /* MMU_WRED_UC_QUEUE_TOTAL_COUNT_XPE2_PIPE0 */ "MMU_WRED_UC_QUEUE_TOTAL_COUNT_XPE2_PIPE0",
    /* MMU_WRED_UC_QUEUE_TOTAL_COUNT_XPE2_PIPE1 */ "MMU_WRED_UC_QUEUE_TOTAL_COUNT_XPE2_PIPE1",
    /* MMU_WRED_UC_QUEUE_TOTAL_COUNT_XPE3_PIPE2 */ "MMU_WRED_UC_QUEUE_TOTAL_COUNT_XPE3_PIPE2",
    /* MMU_WRED_UC_QUEUE_TOTAL_COUNT_XPE3_PIPE3 */ "MMU_WRED_UC_QUEUE_TOTAL_COUNT_XPE3_PIPE3",
    /* MMU_WRED_UC_QUEUE_TOTAL_COUNT_X_PIPE */ "MMU_WRED_UC_QUEUE_TOTAL_COUNT_X_PIPE ",
    /* MMU_WRED_UC_QUEUE_TOTAL_COUNT_Y_PIPE */ "MMU_WRED_UC_QUEUE_TOTAL_COUNT_Y_PIPE ",
    /* MMU_WR_DATA_MEM           */ "MMU_WR_DATA_MEM",
    /* MMU_WR_FBC_DATA_MEM       */ "MMU_WR_FBC_DATA_MEM",
    /* MMU_XCFG_MEM_FAIL_ADDR_64 */ "MMU_XCFG_MEM_FAIL_ADDR_64",
    /* MMU_XCFG_MEM_FAIL_ADDR_64_XPE0 */ "MMU_XCFG_MEM_FAIL_ADDR_64_XPE0",
    /* MMU_XCFG_MEM_FAIL_ADDR_64_XPE1 */ "MMU_XCFG_MEM_FAIL_ADDR_64_XPE1",
    /* MMU_XCFG_MEM_FAIL_ADDR_64_XPE2 */ "MMU_XCFG_MEM_FAIL_ADDR_64_XPE2",
    /* MMU_XCFG_MEM_FAIL_ADDR_64_XPE3 */ "MMU_XCFG_MEM_FAIL_ADDR_64_XPE3",
    /* MMU_XQ0                   */ "XQ0",
    /* MMU_XQ1                   */ "XQ1",
    /* MMU_XQ2                   */ "XQ2",
    /* MMU_XQ3                   */ "XQ3",
    /* MMU_XQ4                   */ "XQ4",
    /* MMU_XQ5                   */ "XQ5",
    /* MMU_XQ6                   */ "XQ6",
    /* MMU_XQ7                   */ "XQ7",
    /* MMU_XQ8                   */ "XQ8",
    /* MMU_XQ9                   */ "XQ9",
    /* MMU_XQ10                  */ "XQ10",
    /* MMU_XQ11                  */ "XQ11",
    /* MMU_XQ12                  */ "XQ12",
    /* MMU_XQ13                  */ "XQ13",
    /* MMU_XQ14                  */ "XQ14",
    /* MMU_XQ15                  */ "XQ15",
    /* MMU_XQ16                  */ "XQ16",
    /* MMU_XQ17                  */ "XQ17",
    /* MMU_XQ18                  */ "XQ18",
    /* MMU_XQ19                  */ "XQ19",
    /* MMU_XQ20                  */ "XQ20",
    /* MMU_XQ21                  */ "XQ21",
    /* MMU_XQ22                  */ "XQ22",
    /* MMU_XQ23                  */ "XQ23",
    /* MMU_XQ24                  */ "XQ24",
    /* MMU_XQ25                  */ "XQ25",
    /* MMU_XQ26                  */ "XQ26",
    /* MMU_XQ27                  */ "XQ27",
    /* MMU_XQ28                  */ "XQ28",
    /* MMU_XQ29                  */ "XQ29",
    /* MMU_XQ30                  */ "XQ30",
    /* MMU_XQ31                  */ "XQ31",
    /* MMU_XQ32                  */ "XQ32",
    /* MMU_XQ33                  */ "XQ33",
    /* MMU_XQ34                  */ "XQ34",
    /* MMU_XQ35                  */ "XQ35",
    /* MMU_XQ36                  */ "XQ36",
    /* MMU_XQ37                  */ "XQ37",
    /* MMU_XQ38                  */ "XQ38",
    /* MMU_XQ39                  */ "XQ39",
    /* MMU_XQ40                  */ "XQ40",
    /* MMU_XQ41                  */ "XQ41",
    /* MMU_XQ42                  */ "XQ42",
    /* MMU_XQ43                  */ "XQ43",
    /* MMU_XQ44                  */ "XQ44",
    /* MMU_XQ45                  */ "XQ45",
    /* MMU_XQ46                  */ "XQ46",
    /* MMU_XQ47                  */ "XQ47",
    /* MMU_XQ48                  */ "XQ48",
    /* MMU_XQ49                  */ "XQ49",
    /* MMU_XQ50                  */ "XQ50",
    /* MMU_XQ51                  */ "XQ51",
    /* MMU_XQ52                  */ "XQ52",
    /* MMU_XQ53                  */ "XQ53",
    /* MMU_XQ54                  */ "XQ54",
    /* MMU_XQ55                  */ "XQ55",
    /* MMU_XQ56                  */ "XQ56",
    /* MMU_XQ57                  */ "XQ57",
    /* MMU_XQ58                  */ "XQ58",
    /* MMU_XQ59                  */ "XQ59",
    /* MMU_XQ60                  */ "XQ60",
    /* MMU_XQ61                  */ "XQ61",
    /* MMU_XQ62                  */ "XQ62",
    /* MMU_XQ63                  */ "XQ63",
    /* MMU_XQ64                  */ "XQ64",
    /* MMU_XQ65                  */ "XQ65",
    /* MMU_XQFLL0                */ "XQFLL0",
    /* MMU_XQFLL2                */ "XQFLL2",
    /* MMU_XQFLL3                */ "XQFLL3",
    /* MMU_XQFLL4                */ "XQFLL4",
    /* MMU_XQFLL5                */ "XQFLL5",
    /* MMU_XQFLL6                */ "XQFLL6",
    /* MMU_XQFLL7                */ "XQFLL7",
    /* MMU_XQFLL8                */ "XQFLL8",
    /* MMU_XQFLL9                */ "XQFLL9",
    /* MMU_XQFLL10               */ "XQFLL10",
    /* MMU_XQFLL11               */ "XQFLL11",
    /* MMU_XQFLL12               */ "XQFLL12",
    /* MMU_XQFLL13               */ "XQFLL13",
    /* MMU_XQFLL14               */ "XQFLL14",
    /* MMU_XQFLL15               */ "XQFLL15",
    /* MMU_XQFLL16               */ "XQFLL16",
    /* MMU_XQFLL17               */ "XQFLL17",
    /* MMU_XQFLL18               */ "XQFLL18",
    /* MMU_XQFLL19               */ "XQFLL19",
    /* MMU_XQFLL20               */ "XQFLL20",
    /* MMU_XQFLL21               */ "XQFLL21",
    /* MMU_XQFLL22               */ "XQFLL22",
    /* MMU_XQFLL23               */ "XQFLL23",
    /* MMU_XQFLL24               */ "XQFLL24",
    /* MMU_XQFLL25               */ "XQFLL25",
    /* MMU_XQFLL26               */ "XQFLL26",
    /* MMU_XQFLL27               */ "XQFLL27",
    /* MMU_XQFLL28               */ "XQFLL28",
    /* MMU_XQFLL29               */ "XQFLL29",
    /* MMU_XQFLL30               */ "XQFLL30",
    /* MMU_XQFLL31               */ "XQFLL31",
    /* MMU_XQFLL32               */ "XQFLL32",
    /* MMU_XQFLL33               */ "XQFLL33",
    /* MMU_XQFLL34               */ "XQFLL34",
    /* MMU_XQFLL35               */ "XQFLL35",
    /* MMU_XQFLL36               */ "XQFLL36",
    /* MMU_XQFLL37               */ "XQFLL37",
    /* MMU_XQFLL38               */ "XQFLL38",
    /* MMU_XQFLL39               */ "XQFLL39",
    /* MMU_XQFLL40               */ "XQFLL40",
    /* MMU_XQFLL41               */ "XQFLL41",
    /* MMU_XQFLL42               */ "XQFLL42",
    /* MMU_XQFLL43               */ "XQFLL43",
    /* MMU_XQFLL44               */ "XQFLL44",
    /* MMU_XQFLL45               */ "XQFLL45",
    /* MMU_XQFLL46               */ "XQFLL46",
    /* MMU_XQFLL47               */ "XQFLL47",
    /* MMU_XQFLL48               */ "XQFLL48",
    /* MMU_XQFLL49               */ "XQFLL49",
    /* MMU_XQFLL50               */ "XQFLL50",
    /* MMU_XQFLL51               */ "XQFLL51",
    /* MMU_XQFLL52               */ "XQFLL52",
    /* MMU_XQFLL53               */ "XQFLL53",
    /* MMU_XQFLL54               */ "XQFLL54",
    /* MMU_XQFLL55               */ "XQFLL55",
    /* MMU_XQFLL56               */ "XQFLL56",
    /* MMU_XQFLL57               */ "XQFLL57",
    /* MMU_XQFLL58               */ "XQFLL58",
    /* MMU_XQFLL59               */ "XQFLL59",
    /* MMU_XQFLL60               */ "XQFLL60",
    /* MMU_XQFLL61               */ "XQFLL61",
    /* MMU_XQFLL62               */ "XQFLL62",
    /* MMU_XQFLL63               */ "XQFLL63",
    /* MMU_XQFLL64               */ "XQFLL64",
    /* MMU_XQFLL65               */ "XQFLL65",
    /* MODID_BASE_PTR            */ "MODID_BASE_PTR",
    /* MODPORT_MAP               */ "MODPORT_MAP",
    /* MODPORT_MAP_EM            */ "MODPORT_MAP_EM",
    /* MODPORT_MAP_IM            */ "MODPORT_MAP_IM",
    /* MODPORT_MAP_M0            */ "MODPORT_MAP_M0",
    /* MODPORT_MAP_M1            */ "MODPORT_MAP_M1",
    /* MODPORT_MAP_M2            */ "MODPORT_MAP_M2",
    /* MODPORT_MAP_M3            */ "MODPORT_MAP_M3",
    /* MODPORT_MAP_MIRROR        */ "MODPORT_MAP_MIRROR",
    /* MODPORT_MAP_MIRROR_1      */ "MODPORT_MAP_MIRROR_1",
    /* MODPORT_MAP_SUBPORT       */ "MODPORT_MAP_SUBPORT",
    /* MODPORT_MAP_SUBPORT_M0    */ "MODPORT_MAP_SUBPORT_M0",
    /* MODPORT_MAP_SUBPORT_M1    */ "MODPORT_MAP_SUBPORT_M1",
    /* MODPORT_MAP_SUBPORT_M2    */ "MODPORT_MAP_SUBPORT_M2",
    /* MODPORT_MAP_SUBPORT_M3    */ "MODPORT_MAP_SUBPORT_M3",
    /* MODPORT_MAP_SUBPORT_MIRROR */ "MODPORT_MAP_SUBPORT_MIRROR",
    /* MODPORT_MAP_SW            */ "MODPORT_MAP_SW",
    /* MPLS_ENTROPY_LABEL_DATA   */ "MPLS_ENTROPY_LABEL_DATA",
    /* MPLS_ENTRY                */ "MPLS_ENTRY",
    /* MPLS_ENTRY_1              */ "MPLS_ENTRY_1",
    /* MPLS_ENTRY_1_HIT_ONLY     */ "MPLS_ENTRY_1_HIT_ONLY",
    /* MPLS_ENTRY_2_HIT_ONLY     */ "MPLS_ENTRY_2_HIT_ONLY",
    /* MPLS_ENTRY_ECC            */ "MPLS_ENTRY_ECC",
    /* MPLS_ENTRY_EXTD           */ "MPLS_ENTRY_2",
    /* MPLS_ENTRY_SCRATCH        */ "MPLS_ENTRY_SCRATCH",
    /* MPLS_OAM_ACH_TYPE_CONFIG  */ "MPLS_OAM_ACH_TYPE_CONFIG",
    /* MPLS_STATION_TCAM         */ "MPLS_STATION_TCAM",
    /* MP_GROUP                  */ "MP_GROUP",
    /* MRPS_CONTEXT_COLOR        */ "MRPS_CONTEXT_COLOR",
    /* MRPS_CONTEXT_SIZE_HIGH    */ "MRPS_CONTEXT_SIZE_HIGH",
    /* MRPS_CONTEXT_SIZE_LOW     */ "MRPS_CONTEXT_SIZE_LOW",
    /* MRPS_EGR_ENG_PRFCFG       */ "MRPS_EGR_ENG_PRFCFG",
    /* MRPS_EGR_ENG_PTR_MAP      */ "MRPS_EGR_ENG_PTR_MAP",
    /* MRPS_EGR_FINAL_RSLV_COLOR */ "MRPS_EGR_FINAL_RSLV_COLOR",
    /* MRPS_EGR_RSLV_COLOR       */ "MRPS_EGR_RSLV_COLOR",
    /* MRPS_ING_ENG_HAPM         */ "MRPS_ING_ENG_HAPM",
    /* MRPS_ING_ENG_HCPM         */ "MRPS_ING_ENG_HCPM",
    /* MRPS_ING_ENG_PP_PORT_MAP  */ "MRPS_ING_ENG_PP_PORT_MAP",
    /* MRPS_ING_ENG_PRFCFG       */ "MRPS_ING_ENG_PRFCFG",
    /* MRPS_ING_ENG_PTR_MAP      */ "MRPS_ING_ENG_PTR_MAP",
    /* MRPS_ING_FINAL_RSLV_COLOR */ "MRPS_ING_FINAL_RSLV_COLOR",
    /* MRPS_ING_GLBL_ENG_DB      */ "MRPS_ING_GLBL_ENG_DB",
    /* MRPS_ING_GLBL_ENG_HAPM    */ "MRPS_ING_GLBL_ENG_HAPM",
    /* MRPS_ING_GLBL_ENG_HCPM    */ "MRPS_ING_GLBL_ENG_HCPM",
    /* MRPS_ING_GLBL_ENG_PP_PORT_MAP */ "MRPS_ING_GLBL_ENG_PP_PORT_MAP",
    /* MRPS_ING_GLBL_ENG_PRFCFG  */ "MRPS_ING_GLBL_ENG_PRFCFG",
    /* MRPS_ING_RSLV_COLOR       */ "MRPS_ING_RSLV_COLOR",
    /* MRPS_MCDA_DYNAMIC         */ "MRPS_MCDA_DYNAMIC",
    /* MRPS_MCDA_HEADER_APPEND_SIZE_PTR_MAP */ "MRPS_MCDA_HEADER_APPEND_SIZE_PTR_MAP",
    /* MRPS_MCDA_IN_PP_PORT_MAP  */ "MRPS_MCDA_IN_PP_PORT_MAP",
    /* MRPS_MCDA_IN_PP_PORT_MAP_AND_MTR_PRF_MAP */ "MRPS_MCDA_IN_PP_PORT_MAP_AND_MTR_PRF_MAP",
    /* MRPS_MCDA_PCUC            */ "MRPS_MCDA_PCUC",
    /* MRPS_MCDA_PRFCFG_0        */ "MRPS_MCDA_PRFCFG_0",
    /* MRPS_MCDA_PRFCFG_1        */ "MRPS_MCDA_PRFCFG_1",
    /* MRPS_MCDA_PRFCFG_SHARING_DIS */ "MRPS_MCDA_PRFCFG_SHARING_DIS",
    /* MRPS_MCDA_PRFCFG_SHARING_EN */ "MRPS_MCDA_PRFCFG_SHARING_EN",
    /* MRPS_MCDA_PRFSEL          */ "MRPS_MCDA_PRFSEL",
    /* MRPS_MCDB_DYNAMIC         */ "MRPS_MCDB_DYNAMIC",
    /* MRPS_MCDB_HEADER_APPEND_SIZE_PTR_MAP */ "MRPS_MCDB_HEADER_APPEND_SIZE_PTR_MAP",
    /* MRPS_MCDB_IN_PP_PORT_MAP  */ "MRPS_MCDB_IN_PP_PORT_MAP",
    /* MRPS_MCDB_IN_PP_PORT_MAP_AND_MTR_PRF_MAP */ "MRPS_MCDB_IN_PP_PORT_MAP_AND_MTR_PRF_MAP",
    /* MRPS_MCDB_PCUC            */ "MRPS_MCDB_PCUC",
    /* MRPS_MCDB_PRFCFG_0        */ "MRPS_MCDB_PRFCFG_0",
    /* MRPS_MCDB_PRFCFG_1        */ "MRPS_MCDB_PRFCFG_1",
    /* MRPS_MCDB_PRFCFG_SHARING_DIS */ "MRPS_MCDB_PRFCFG_SHARING_DIS",
    /* MRPS_MCDB_PRFCFG_SHARING_EN */ "MRPS_MCDB_PRFCFG_SHARING_EN",
    /* MRPS_MCDB_PRFSEL          */ "MRPS_MCDB_PRFSEL",
    /* MRPS_PCD_MAP              */ "MRPS_PCD_MAP",
    /* MTM_EGR_0_MCH_REP_REQ_RXI */ "MTM_EGR_0_MCH_REP_REQ_RXI",
    /* MTM_EGR_0_MCL_REP_REQ_RXI */ "MTM_EGR_0_MCL_REP_REQ_RXI",
    /* MTM_EGR_0_TDM_REP_REQ_RXI */ "MTM_EGR_0_TDM_REP_REQ_RXI",
    /* MTM_EGR_0_UC_REP_REQ_RXI  */ "MTM_EGR_0_UC_REP_REQ_RXI",
    /* MTM_EGR_1_MCH_REP_REQ_RXI */ "MTM_EGR_1_MCH_REP_REQ_RXI",
    /* MTM_EGR_1_MCL_REP_REQ_RXI */ "MTM_EGR_1_MCL_REP_REQ_RXI",
    /* MTM_EGR_1_TDM_REP_REQ_RXI */ "MTM_EGR_1_TDM_REP_REQ_RXI",
    /* MTM_EGR_1_UC_REP_REQ_RXI  */ "MTM_EGR_1_UC_REP_REQ_RXI",
    /* MTM_EGR_BITMAP_MAPPING_TABLE */ "MTM_EGR_BITMAP_MAPPING_TABLE",
    /* MTM_ING_0_MCH_REP_REQ_RXI */ "MTM_ING_0_MCH_REP_REQ_RXI",
    /* MTM_ING_0_MCL_REP_REQ_RXI */ "MTM_ING_0_MCL_REP_REQ_RXI",
    /* MTM_ING_1_MCH_REP_REQ_RXI */ "MTM_ING_1_MCH_REP_REQ_RXI",
    /* MTM_ING_1_MCL_REP_REQ_RXI */ "MTM_ING_1_MCL_REP_REQ_RXI",
    /* MTM_ING_BITMAP_MAPPING_TABLE */ "MTM_ING_BITMAP_MAPPING_TABLE",
    /* MTM_MCDB                  */ "MTM_MCDB",
    /* MTM_MCDB_FORMAT_BIER_EGR_INFO */ "MTM_MCDB_FORMAT_BIER_EGR_INFO",
    /* MTM_MCDB_FORMAT_BIER_ING_INFO */ "MTM_MCDB_FORMAT_BIER_ING_INFO",
    /* MTM_MCDB_FORMAT_BITMAP    */ "MTM_MCDB_FORMAT_BITMAP",
    /* MTM_MCDB_FORMAT_BITMAP_PTR */ "MTM_MCDB_FORMAT_BITMAP_PTR",
    /* MTM_MCDB_FORMAT_DOUBLE    */ "MTM_MCDB_FORMAT_DOUBLE",
    /* MTM_MCDB_FORMAT_LINK_LIST */ "MTM_MCDB_FORMAT_LINK_LIST",
    /* MTM_MCDB_FORMAT_SINGLE    */ "MTM_MCDB_FORMAT_SINGLE",
    /* MTM_MCDB_FORMAT_TDM       */ "MTM_MCDB_FORMAT_TDM",
    /* MTM_MCDB_FORMAT_X_4_BITMAP */ "MTM_MCDB_FORMAT_X_4_BITMAP",
    /* MTRPS_EM_CONTEXT_COLOR    */ "MTRPS_EM_CONTEXT_COLOR",
    /* MTRPS_EM_CONTEXT_SIZE_HIGH */ "MTRPS_EM_CONTEXT_SIZE_HIGH",
    /* MTRPS_EM_CONTEXT_SIZE_LOW */ "MTRPS_EM_CONTEXT_SIZE_LOW",
    /* MTRPS_EM_MCDA_DYNAMIC     */ "MTRPS_EM_MCDA_DYNAMIC",
    /* MTRPS_EM_MCDA_HEADER_APPEND_SIZE_PTR_MAP */ "MTRPS_EM_MCDA_HEADER_APPEND_SIZE_PTR_MAP",
    /* MTRPS_EM_MCDA_IN_PP_PORT_MAP */ "MTRPS_EM_MCDA_IN_PP_PORT_MAP",
    /* MTRPS_EM_MCDA_IN_PP_PORT_MAP_AND_MTR_PRF_MAP */ "MTRPS_EM_MCDA_IN_PP_PORT_MAP_AND_MTR_PRF_MAP",
    /* MTRPS_EM_MCDA_PCUC        */ "MTRPS_EM_MCDA_PCUC",
    /* MTRPS_EM_MCDA_PRFCFG_0    */ "MTRPS_EM_MCDA_PRFCFG_0",
    /* MTRPS_EM_MCDA_PRFCFG_1    */ "MTRPS_EM_MCDA_PRFCFG_1",
    /* MTRPS_EM_MCDA_PRFCFG_SHARING_DIS */ "MTRPS_EM_MCDA_PRFCFG_SHARING_DIS",
    /* MTRPS_EM_MCDA_PRFCFG_SHARING_EN */ "MTRPS_EM_MCDA_PRFCFG_SHARING_EN",
    /* MTRPS_EM_MCDA_PRFSEL      */ "MTRPS_EM_MCDA_PRFSEL",
    /* MTRPS_EM_MCDB_DYNAMIC     */ "MTRPS_EM_MCDB_DYNAMIC",
    /* MTRPS_EM_MCDB_HEADER_APPEND_SIZE_PTR_MAP */ "MTRPS_EM_MCDB_HEADER_APPEND_SIZE_PTR_MAP",
    /* MTRPS_EM_MCDB_IN_PP_PORT_MAP */ "MTRPS_EM_MCDB_IN_PP_PORT_MAP",
    /* MTRPS_EM_MCDB_IN_PP_PORT_MAP_AND_MTR_PRF_MAP */ "MTRPS_EM_MCDB_IN_PP_PORT_MAP_AND_MTR_PRF_MAP",
    /* MTRPS_EM_MCDB_PCUC        */ "MTRPS_EM_MCDB_PCUC",
    /* MTRPS_EM_MCDB_PRFCFG_0    */ "MTRPS_EM_MCDB_PRFCFG_0",
    /* MTRPS_EM_MCDB_PRFCFG_1    */ "MTRPS_EM_MCDB_PRFCFG_1",
    /* MTRPS_EM_MCDB_PRFCFG_SHARING_DIS */ "MTRPS_EM_MCDB_PRFCFG_SHARING_DIS",
    /* MTRPS_EM_MCDB_PRFCFG_SHARING_EN */ "MTRPS_EM_MCDB_PRFCFG_SHARING_EN",
    /* MTRPS_EM_MCDB_PRFSEL      */ "MTRPS_EM_MCDB_PRFSEL",
    /* MTRPS_EM_PCD_MAP          */ "MTRPS_EM_PCD_MAP",
    /* MTU_PROFILE               */ "MTU_PROFILE",
    /* MULTIPASS_LOOPBACK_BITMAP */ "MULTIPASS_LOOPBACK_BITMAP",
    /* MULTIPASS_LOOPBACK_BITMAP_PIPE0 */ "MULTIPASS_LOOPBACK_BITMAP_PIPE0",
    /* MULTIPASS_LOOPBACK_BITMAP_PIPE1 */ "MULTIPASS_LOOPBACK_BITMAP_PIPE1",
    /* MULTIPASS_LOOPBACK_BITMAP_PIPE2 */ "MULTIPASS_LOOPBACK_BITMAP_PIPE2",
    /* MULTIPASS_LOOPBACK_BITMAP_PIPE3 */ "MULTIPASS_LOOPBACK_BITMAP_PIPE3",
    /* MY_STATION_TCAM           */ "MY_STATION_TCAM",
    /* MY_STATION_TCAM_2         */ "MY_STATION_TCAM_2",
    /* MY_STATION_TCAM_2_DATA_ONLY */ "MY_STATION_TCAM_2_DATA_ONLY",
    /* MY_STATION_TCAM_2_ENTRY_ONLY */ "MY_STATION_TCAM_2_ENTRY_ONLY",
    /* MY_STATION_TCAM_DATA_ONLY */ "MY_STATION_TCAM_DATA_ONLY",
    /* MY_STATION_TCAM_ENTRY_ONLY */ "MY_STATION_TCAM_ENTRY_ONLY",
    /* NBIH_RX_DATA_HRF_MEMA_CTRL */ "NBIH_RX_DATA_HRF_MEMA_CTRL",
    /* NBIH_RX_DATA_HRF_MEMA_DATA */ "NBIH_RX_DATA_HRF_MEMA_DATA",
    /* NBIH_RX_DATA_HRF_MEMB_CTRL */ "NBIH_RX_DATA_HRF_MEMB_CTRL",
    /* NBIH_RX_DATA_HRF_MEMB_DATA */ "NBIH_RX_DATA_HRF_MEMB_DATA",
    /* NBIH_RX_DATA_HRF_MEMC_CTRL */ "NBIH_RX_DATA_HRF_MEMC_CTRL",
    /* NBIH_RX_DATA_HRF_MEMC_DATA */ "NBIH_RX_DATA_HRF_MEMC_DATA",
    /* NBIH_RX_DATA_HRF_MEMD_CTRL */ "NBIH_RX_DATA_HRF_MEMD_CTRL",
    /* NBIH_RX_DATA_HRF_MEMD_DATA */ "NBIH_RX_DATA_HRF_MEMD_DATA",
    /* NBIH_RX_MEMA_0_QMLF       */ "NBIH_RX_MEMA_0_QMLF",
    /* NBIH_RX_MEMA_1_QMLF       */ "NBIH_RX_MEMA_1_QMLF",
    /* NBIH_RX_MEMA_2_QMLF       */ "NBIH_RX_MEMA_2_QMLF",
    /* NBIH_RX_MEMA_3_QMLF       */ "NBIH_RX_MEMA_3_QMLF",
    /* NBIH_RX_MEMA_4_QMLF       */ "NBIH_RX_MEMA_4_QMLF",
    /* NBIH_RX_MEMB_0_QMLF       */ "NBIH_RX_MEMB_0_QMLF",
    /* NBIH_RX_MEMB_1_QMLF       */ "NBIH_RX_MEMB_1_QMLF",
    /* NBIH_RX_MEMB_2_QMLF       */ "NBIH_RX_MEMB_2_QMLF",
    /* NBIH_RX_MEMB_3_QMLF       */ "NBIH_RX_MEMB_3_QMLF",
    /* NBIH_RX_MEMB_4_QMLF       */ "NBIH_RX_MEMB_4_QMLF",
    /* NBIH_RX_MEMC_0_QMLF       */ "NBIH_RX_MEMC_0_QMLF",
    /* NBIH_RX_MEMC_1_QMLF       */ "NBIH_RX_MEMC_1_QMLF",
    /* NBIH_RX_MEMC_2_QMLF       */ "NBIH_RX_MEMC_2_QMLF",
    /* NBIH_RX_MEMC_3_QMLF       */ "NBIH_RX_MEMC_3_QMLF",
    /* NBIH_RX_MEMC_4_QMLF       */ "NBIH_RX_MEMC_4_QMLF",
    /* NBIH_RX_MEMD_0_QMLF       */ "NBIH_RX_MEMD_0_QMLF",
    /* NBIH_RX_MEMD_1_QMLF       */ "NBIH_RX_MEMD_1_QMLF",
    /* NBIH_RX_MEMD_2_QMLF       */ "NBIH_RX_MEMD_2_QMLF",
    /* NBIH_RX_MEMD_3_QMLF       */ "NBIH_RX_MEMD_3_QMLF",
    /* NBIH_RX_MEMD_4_QMLF       */ "NBIH_RX_MEMD_4_QMLF",
    /* NBIH_RX_TDM_HRF_MEMA_CTRL */ "NBIH_RX_TDM_HRF_MEMA_CTRL",
    /* NBIH_RX_TDM_HRF_MEMA_DATA */ "NBIH_RX_TDM_HRF_MEMA_DATA",
    /* NBIH_RX_TDM_HRF_MEMB_CTRL */ "NBIH_RX_TDM_HRF_MEMB_CTRL",
    /* NBIH_RX_TDM_HRF_MEMB_DATA */ "NBIH_RX_TDM_HRF_MEMB_DATA",
    /* NBIH_RX_TDM_HRF_MEMC_CTRL */ "NBIH_RX_TDM_HRF_MEMC_CTRL",
    /* NBIH_RX_TDM_HRF_MEMC_DATA */ "NBIH_RX_TDM_HRF_MEMC_DATA",
    /* NBIH_RX_TDM_HRF_MEMD_CTRL */ "NBIH_RX_TDM_HRF_MEMD_CTRL",
    /* NBIH_RX_TDM_HRF_MEMD_DATA */ "NBIH_RX_TDM_HRF_MEMD_DATA",
    /* NBIH_TX_ELK_RXI           */ "NBIH_TX_ELK_RXI",
    /* NBIH_TX_HRF_MEMA_CTRL     */ "NBIH_TX_HRF_MEMA_CTRL",
    /* NBIH_TX_HRF_MEMA_DATA     */ "NBIH_TX_HRF_MEMA_DATA",
    /* NBIH_TX_HRF_MEMB_CTRL     */ "NBIH_TX_HRF_MEMB_CTRL",
    /* NBIH_TX_HRF_MEMB_DATA     */ "NBIH_TX_HRF_MEMB_DATA",
    /* NBIH_TX_MEMA_CTRL         */ "NBIH_TX_MEMA_CTRL",
    /* NBIH_TX_MEMA_DATA         */ "NBIH_TX_MEMA_DATA",
    /* NBIH_TX_MEMB_CTRL         */ "NBIH_TX_MEMB_CTRL",
    /* NBIH_TX_MEMB_DATA         */ "NBIH_TX_MEMB_DATA",
    /* NBIH_TX_SIF_RXI           */ "NBIH_TX_SIF_RXI",
    /* NBIL_RX_DATA_HRF_MEMA_CTRL */ "NBIL_RX_DATA_HRF_MEMA_CTRL",
    /* NBIL_RX_DATA_HRF_MEMA_DATA */ "NBIL_RX_DATA_HRF_MEMA_DATA",
    /* NBIL_RX_DATA_HRF_MEMB_CTRL */ "NBIL_RX_DATA_HRF_MEMB_CTRL",
    /* NBIL_RX_DATA_HRF_MEMB_DATA */ "NBIL_RX_DATA_HRF_MEMB_DATA",
    /* NBIL_RX_DATA_HRF_MEMC_CTRL */ "NBIL_RX_DATA_HRF_MEMC_CTRL",
    /* NBIL_RX_DATA_HRF_MEMC_DATA */ "NBIL_RX_DATA_HRF_MEMC_DATA",
    /* NBIL_RX_DATA_HRF_MEMD_CTRL */ "NBIL_RX_DATA_HRF_MEMD_CTRL",
    /* NBIL_RX_DATA_HRF_MEMD_DATA */ "NBIL_RX_DATA_HRF_MEMD_DATA",
    /* NBIL_RX_MEMA_0_QMLF       */ "NBIL_RX_MEMA_0_QMLF",
    /* NBIL_RX_MEMA_1_QMLF       */ "NBIL_RX_MEMA_1_QMLF",
    /* NBIL_RX_MEMA_2_QMLF       */ "NBIL_RX_MEMA_2_QMLF",
    /* NBIL_RX_MEMA_3_QMLF       */ "NBIL_RX_MEMA_3_QMLF",
    /* NBIL_RX_MEMA_4_QMLF       */ "NBIL_RX_MEMA_4_QMLF",
    /* NBIL_RX_MEMB_0_QMLF       */ "NBIL_RX_MEMB_0_QMLF",
    /* NBIL_RX_MEMB_1_QMLF       */ "NBIL_RX_MEMB_1_QMLF",
    /* NBIL_RX_MEMB_2_QMLF       */ "NBIL_RX_MEMB_2_QMLF",
    /* NBIL_RX_MEMB_3_QMLF       */ "NBIL_RX_MEMB_3_QMLF",
    /* NBIL_RX_MEMB_4_QMLF       */ "NBIL_RX_MEMB_4_QMLF",
    /* NBIL_RX_MEMC_0_QMLF       */ "NBIL_RX_MEMC_0_QMLF",
    /* NBIL_RX_MEMC_1_QMLF       */ "NBIL_RX_MEMC_1_QMLF",
    /* NBIL_RX_MEMC_2_QMLF       */ "NBIL_RX_MEMC_2_QMLF",
    /* NBIL_RX_MEMC_3_QMLF       */ "NBIL_RX_MEMC_3_QMLF",
    /* NBIL_RX_MEMC_4_QMLF       */ "NBIL_RX_MEMC_4_QMLF",
    /* NBIL_RX_MEMD_0_QMLF       */ "NBIL_RX_MEMD_0_QMLF",
    /* NBIL_RX_MEMD_1_QMLF       */ "NBIL_RX_MEMD_1_QMLF",
    /* NBIL_RX_MEMD_2_QMLF       */ "NBIL_RX_MEMD_2_QMLF",
    /* NBIL_RX_MEMD_3_QMLF       */ "NBIL_RX_MEMD_3_QMLF",
    /* NBIL_RX_MEMD_4_QMLF       */ "NBIL_RX_MEMD_4_QMLF",
    /* NBIL_RX_TDM_HRF_MEMA_CTRL */ "NBIL_RX_TDM_HRF_MEMA_CTRL",
    /* NBIL_RX_TDM_HRF_MEMA_DATA */ "NBIL_RX_TDM_HRF_MEMA_DATA",
    /* NBIL_RX_TDM_HRF_MEMB_CTRL */ "NBIL_RX_TDM_HRF_MEMB_CTRL",
    /* NBIL_RX_TDM_HRF_MEMB_DATA */ "NBIL_RX_TDM_HRF_MEMB_DATA",
    /* NBIL_RX_TDM_HRF_MEMC_CTRL */ "NBIL_RX_TDM_HRF_MEMC_CTRL",
    /* NBIL_RX_TDM_HRF_MEMC_DATA */ "NBIL_RX_TDM_HRF_MEMC_DATA",
    /* NBIL_RX_TDM_HRF_MEMD_CTRL */ "NBIL_RX_TDM_HRF_MEMD_CTRL",
    /* NBIL_RX_TDM_HRF_MEMD_DATA */ "NBIL_RX_TDM_HRF_MEMD_DATA",
    /* NBIL_TX_ELK_RXI           */ "NBIL_TX_ELK_RXI",
    /* NBIL_TX_HRF_MEMA_CTRL     */ "NBIL_TX_HRF_MEMA_CTRL",
    /* NBIL_TX_HRF_MEMA_DATA     */ "NBIL_TX_HRF_MEMA_DATA",
    /* NBIL_TX_HRF_MEMB_CTRL     */ "NBIL_TX_HRF_MEMB_CTRL",
    /* NBIL_TX_HRF_MEMB_DATA     */ "NBIL_TX_HRF_MEMB_DATA",
    /* NBIL_TX_MEMA_CTRL         */ "NBIL_TX_MEMA_CTRL",
    /* NBIL_TX_MEMA_DATA         */ "NBIL_TX_MEMA_DATA",
    /* NBIL_TX_MEMB_CTRL         */ "NBIL_TX_MEMB_CTRL",
    /* NBIL_TX_MEMB_DATA         */ "NBIL_TX_MEMB_DATA",
    /* NBIL_TX_SIF_RXI           */ "NBIL_TX_SIF_RXI",
    /* NBI_EGR_MEM_CTRL          */ "NBI_EGR_MEM_CTRL",
    /* NBI_EGR_MEM_DATA          */ "NBI_EGR_MEM_DATA",
    /* NBI_ING_MEM_CTRL          */ "NBI_ING_MEM_CTRL",
    /* NBI_ING_MEM_DATA          */ "NBI_ING_MEM_DATA",
    /* NBI_MEM_92000             */ "NBI_MEM_92000",
    /* NBI_MEM_93000             */ "NBI_MEM_93000",
    /* NBI_MEM_94000             */ "NBI_MEM_94000",
    /* NBI_MEM_95000             */ "NBI_MEM_95000",
    /* NBI_MLF_RX_MEM_A_CTRL     */ "NBI_MLF_RX_MEM_A_CTRL",
    /* NBI_MLF_RX_MEM_B_CTRL     */ "NBI_MLF_RX_MEM_B_CTRL",
    /* NBI_MLF_TX_MEM_CTRL       */ "NBI_MLF_TX_MEM_CTRL",
    /* NBI_RBINS_MEM             */ "NBI_RBINS_MEM",
    /* NBI_RLENG_MEM             */ "NBI_RLENG_MEM",
    /* NBI_RPKTS_MEM             */ "NBI_RPKTS_MEM",
    /* NBI_RTYPE_MEM             */ "NBI_RTYPE_MEM",
    /* NBI_TBINS_MEM             */ "NBI_TBINS_MEM",
    /* NBI_TLENG_MEM             */ "NBI_TLENG_MEM",
    /* NBI_TPKTS_MEM             */ "NBI_TPKTS_MEM",
    /* NBI_TTYPE_MEM             */ "NBI_TTYPE_MEM",
    /* NETID_BITMAP              */ "NETID_BITMAP",
    /* NHI_GROUP_TC_PROFILE      */ "NHI_GROUP_TC_PROFILE",
    /* NIF_PML_RX_MEMA_0_QMLF    */ "NIF_PML_RX_MEMA_0_QMLF",
    /* NIF_PML_RX_MEMA_1_QMLF    */ "NIF_PML_RX_MEMA_1_QMLF",
    /* NIF_PML_RX_MEMA_2_QMLF    */ "NIF_PML_RX_MEMA_2_QMLF",
    /* NIF_PML_RX_MEMA_3_QMLF    */ "NIF_PML_RX_MEMA_3_QMLF",
    /* NIF_PML_RX_MEMA_4_QMLF    */ "NIF_PML_RX_MEMA_4_QMLF",
    /* NIF_PML_RX_MEMB_0_QMLF    */ "NIF_PML_RX_MEMB_0_QMLF",
    /* NIF_PML_RX_MEMB_1_QMLF    */ "NIF_PML_RX_MEMB_1_QMLF",
    /* NIF_PML_RX_MEMB_2_QMLF    */ "NIF_PML_RX_MEMB_2_QMLF",
    /* NIF_PML_RX_MEMB_3_QMLF    */ "NIF_PML_RX_MEMB_3_QMLF",
    /* NIF_PML_RX_MEMB_4_QMLF    */ "NIF_PML_RX_MEMB_4_QMLF",
    /* NIF_PML_RX_MEMC_0_QMLF    */ "NIF_PML_RX_MEMC_0_QMLF",
    /* NIF_PML_RX_MEMC_1_QMLF    */ "NIF_PML_RX_MEMC_1_QMLF",
    /* NIF_PML_RX_MEMC_2_QMLF    */ "NIF_PML_RX_MEMC_2_QMLF",
    /* NIF_PML_RX_MEMC_3_QMLF    */ "NIF_PML_RX_MEMC_3_QMLF",
    /* NIF_PML_RX_MEMC_4_QMLF    */ "NIF_PML_RX_MEMC_4_QMLF",
    /* NIF_PML_RX_MEMD_0_QMLF    */ "NIF_PML_RX_MEMD_0_QMLF",
    /* NIF_PML_RX_MEMD_1_QMLF    */ "NIF_PML_RX_MEMD_1_QMLF",
    /* NIF_PML_RX_MEMD_2_QMLF    */ "NIF_PML_RX_MEMD_2_QMLF",
    /* NIF_PML_RX_MEMD_3_QMLF    */ "NIF_PML_RX_MEMD_3_QMLF",
    /* NIF_PML_RX_MEMD_4_QMLF    */ "NIF_PML_RX_MEMD_4_QMLF",
    /* NIF_PML_TX_MEMA_CTRL      */ "NIF_PML_TX_MEMA_CTRL",
    /* NIF_PML_TX_MEMA_DATA      */ "NIF_PML_TX_MEMA_DATA",
    /* NIF_PML_TX_MEMB_CTRL      */ "NIF_PML_TX_MEMB_CTRL",
    /* NIF_PML_TX_MEMB_DATA      */ "NIF_PML_TX_MEMB_DATA",
    /* NIF_PMX_RX_MEMA_0_QMLF_2  */ "NIF_PMX_RX_MEMA_0_QMLF_2",
    /* NIF_PMX_RX_MEMA_0_QMLF_3  */ "NIF_PMX_RX_MEMA_0_QMLF_3",
    /* NIF_PMX_RX_MEMA_0_QMLF_4  */ "NIF_PMX_RX_MEMA_0_QMLF_4",
    /* NIF_PMX_RX_MEMA_0_QMLF_5  */ "NIF_PMX_RX_MEMA_0_QMLF_5",
    /* NIF_PMX_RX_MEMA_0_QMLF_6  */ "NIF_PMX_RX_MEMA_0_QMLF_6",
    /* NIF_PMX_RX_MEMA_0_QMLF_7  */ "NIF_PMX_RX_MEMA_0_QMLF_7",
    /* NIF_PMX_RX_MEMA_0_QMLF_8  */ "NIF_PMX_RX_MEMA_0_QMLF_8",
    /* NIF_PMX_RX_MEMA_1_QMLF_2  */ "NIF_PMX_RX_MEMA_1_QMLF_2",
    /* NIF_PMX_RX_MEMA_1_QMLF_3  */ "NIF_PMX_RX_MEMA_1_QMLF_3",
    /* NIF_PMX_RX_MEMA_1_QMLF_4  */ "NIF_PMX_RX_MEMA_1_QMLF_4",
    /* NIF_PMX_RX_MEMA_1_QMLF_5  */ "NIF_PMX_RX_MEMA_1_QMLF_5",
    /* NIF_PMX_RX_MEMA_1_QMLF_6  */ "NIF_PMX_RX_MEMA_1_QMLF_6",
    /* NIF_PMX_RX_MEMA_1_QMLF_7  */ "NIF_PMX_RX_MEMA_1_QMLF_7",
    /* NIF_PMX_RX_MEMA_1_QMLF_8  */ "NIF_PMX_RX_MEMA_1_QMLF_8",
    /* NIF_PMX_RX_MEMA_2_QMLF_2  */ "NIF_PMX_RX_MEMA_2_QMLF_2",
    /* NIF_PMX_RX_MEMA_2_QMLF_3  */ "NIF_PMX_RX_MEMA_2_QMLF_3",
    /* NIF_PMX_RX_MEMA_2_QMLF_4  */ "NIF_PMX_RX_MEMA_2_QMLF_4",
    /* NIF_PMX_RX_MEMA_2_QMLF_5  */ "NIF_PMX_RX_MEMA_2_QMLF_5",
    /* NIF_PMX_RX_MEMA_2_QMLF_6  */ "NIF_PMX_RX_MEMA_2_QMLF_6",
    /* NIF_PMX_RX_MEMA_2_QMLF_7  */ "NIF_PMX_RX_MEMA_2_QMLF_7",
    /* NIF_PMX_RX_MEMA_2_QMLF_8  */ "NIF_PMX_RX_MEMA_2_QMLF_8",
    /* NIF_PMX_RX_MEMA_3_QMLF_2  */ "NIF_PMX_RX_MEMA_3_QMLF_2",
    /* NIF_PMX_RX_MEMA_3_QMLF_3  */ "NIF_PMX_RX_MEMA_3_QMLF_3",
    /* NIF_PMX_RX_MEMA_3_QMLF_4  */ "NIF_PMX_RX_MEMA_3_QMLF_4",
    /* NIF_PMX_RX_MEMA_3_QMLF_5  */ "NIF_PMX_RX_MEMA_3_QMLF_5",
    /* NIF_PMX_RX_MEMA_3_QMLF_6  */ "NIF_PMX_RX_MEMA_3_QMLF_6",
    /* NIF_PMX_RX_MEMA_3_QMLF_7  */ "NIF_PMX_RX_MEMA_3_QMLF_7",
    /* NIF_PMX_RX_MEMA_3_QMLF_8  */ "NIF_PMX_RX_MEMA_3_QMLF_8",
    /* NIF_PMX_RX_MEMA_4_QMLF_2  */ "NIF_PMX_RX_MEMA_4_QMLF_2",
    /* NIF_PMX_RX_MEMA_4_QMLF_3  */ "NIF_PMX_RX_MEMA_4_QMLF_3",
    /* NIF_PMX_RX_MEMA_4_QMLF_4  */ "NIF_PMX_RX_MEMA_4_QMLF_4",
    /* NIF_PMX_RX_MEMA_4_QMLF_5  */ "NIF_PMX_RX_MEMA_4_QMLF_5",
    /* NIF_PMX_RX_MEMA_4_QMLF_6  */ "NIF_PMX_RX_MEMA_4_QMLF_6",
    /* NIF_PMX_RX_MEMA_4_QMLF_7  */ "NIF_PMX_RX_MEMA_4_QMLF_7",
    /* NIF_PMX_RX_MEMA_4_QMLF_8  */ "NIF_PMX_RX_MEMA_4_QMLF_8",
    /* NIF_PMX_RX_MEMB_0_QMLF_2  */ "NIF_PMX_RX_MEMB_0_QMLF_2",
    /* NIF_PMX_RX_MEMB_0_QMLF_3  */ "NIF_PMX_RX_MEMB_0_QMLF_3",
    /* NIF_PMX_RX_MEMB_0_QMLF_4  */ "NIF_PMX_RX_MEMB_0_QMLF_4",
    /* NIF_PMX_RX_MEMB_0_QMLF_5  */ "NIF_PMX_RX_MEMB_0_QMLF_5",
    /* NIF_PMX_RX_MEMB_0_QMLF_6  */ "NIF_PMX_RX_MEMB_0_QMLF_6",
    /* NIF_PMX_RX_MEMB_0_QMLF_7  */ "NIF_PMX_RX_MEMB_0_QMLF_7",
    /* NIF_PMX_RX_MEMB_0_QMLF_8  */ "NIF_PMX_RX_MEMB_0_QMLF_8",
    /* NIF_PMX_RX_MEMB_1_QMLF_2  */ "NIF_PMX_RX_MEMB_1_QMLF_2",
    /* NIF_PMX_RX_MEMB_1_QMLF_3  */ "NIF_PMX_RX_MEMB_1_QMLF_3",
    /* NIF_PMX_RX_MEMB_1_QMLF_4  */ "NIF_PMX_RX_MEMB_1_QMLF_4",
    /* NIF_PMX_RX_MEMB_1_QMLF_5  */ "NIF_PMX_RX_MEMB_1_QMLF_5",
    /* NIF_PMX_RX_MEMB_1_QMLF_6  */ "NIF_PMX_RX_MEMB_1_QMLF_6",
    /* NIF_PMX_RX_MEMB_1_QMLF_7  */ "NIF_PMX_RX_MEMB_1_QMLF_7",
    /* NIF_PMX_RX_MEMB_1_QMLF_8  */ "NIF_PMX_RX_MEMB_1_QMLF_8",
    /* NIF_PMX_RX_MEMB_2_QMLF_2  */ "NIF_PMX_RX_MEMB_2_QMLF_2",
    /* NIF_PMX_RX_MEMB_2_QMLF_3  */ "NIF_PMX_RX_MEMB_2_QMLF_3",
    /* NIF_PMX_RX_MEMB_2_QMLF_4  */ "NIF_PMX_RX_MEMB_2_QMLF_4",
    /* NIF_PMX_RX_MEMB_2_QMLF_5  */ "NIF_PMX_RX_MEMB_2_QMLF_5",
    /* NIF_PMX_RX_MEMB_2_QMLF_6  */ "NIF_PMX_RX_MEMB_2_QMLF_6",
    /* NIF_PMX_RX_MEMB_2_QMLF_7  */ "NIF_PMX_RX_MEMB_2_QMLF_7",
    /* NIF_PMX_RX_MEMB_2_QMLF_8  */ "NIF_PMX_RX_MEMB_2_QMLF_8",
    /* NIF_PMX_RX_MEMB_3_QMLF_2  */ "NIF_PMX_RX_MEMB_3_QMLF_2",
    /* NIF_PMX_RX_MEMB_3_QMLF_3  */ "NIF_PMX_RX_MEMB_3_QMLF_3",
    /* NIF_PMX_RX_MEMB_3_QMLF_4  */ "NIF_PMX_RX_MEMB_3_QMLF_4",
    /* NIF_PMX_RX_MEMB_3_QMLF_5  */ "NIF_PMX_RX_MEMB_3_QMLF_5",
    /* NIF_PMX_RX_MEMB_3_QMLF_6  */ "NIF_PMX_RX_MEMB_3_QMLF_6",
    /* NIF_PMX_RX_MEMB_3_QMLF_7  */ "NIF_PMX_RX_MEMB_3_QMLF_7",
    /* NIF_PMX_RX_MEMB_3_QMLF_8  */ "NIF_PMX_RX_MEMB_3_QMLF_8",
    /* NIF_PMX_RX_MEMB_4_QMLF_2  */ "NIF_PMX_RX_MEMB_4_QMLF_2",
    /* NIF_PMX_RX_MEMB_4_QMLF_3  */ "NIF_PMX_RX_MEMB_4_QMLF_3",
    /* NIF_PMX_RX_MEMB_4_QMLF_4  */ "NIF_PMX_RX_MEMB_4_QMLF_4",
    /* NIF_PMX_RX_MEMB_4_QMLF_5  */ "NIF_PMX_RX_MEMB_4_QMLF_5",
    /* NIF_PMX_RX_MEMB_4_QMLF_6  */ "NIF_PMX_RX_MEMB_4_QMLF_6",
    /* NIF_PMX_RX_MEMB_4_QMLF_7  */ "NIF_PMX_RX_MEMB_4_QMLF_7",
    /* NIF_PMX_RX_MEMB_4_QMLF_8  */ "NIF_PMX_RX_MEMB_4_QMLF_8",
    /* NIF_PMX_RX_MEMC_0_QMLF_2  */ "NIF_PMX_RX_MEMC_0_QMLF_2",
    /* NIF_PMX_RX_MEMC_0_QMLF_3  */ "NIF_PMX_RX_MEMC_0_QMLF_3",
    /* NIF_PMX_RX_MEMC_0_QMLF_4  */ "NIF_PMX_RX_MEMC_0_QMLF_4",
    /* NIF_PMX_RX_MEMC_0_QMLF_5  */ "NIF_PMX_RX_MEMC_0_QMLF_5",
    /* NIF_PMX_RX_MEMC_0_QMLF_6  */ "NIF_PMX_RX_MEMC_0_QMLF_6",
    /* NIF_PMX_RX_MEMC_0_QMLF_7  */ "NIF_PMX_RX_MEMC_0_QMLF_7",
    /* NIF_PMX_RX_MEMC_0_QMLF_8  */ "NIF_PMX_RX_MEMC_0_QMLF_8",
    /* NIF_PMX_RX_MEMC_1_QMLF_2  */ "NIF_PMX_RX_MEMC_1_QMLF_2",
    /* NIF_PMX_RX_MEMC_1_QMLF_3  */ "NIF_PMX_RX_MEMC_1_QMLF_3",
    /* NIF_PMX_RX_MEMC_1_QMLF_4  */ "NIF_PMX_RX_MEMC_1_QMLF_4",
    /* NIF_PMX_RX_MEMC_1_QMLF_5  */ "NIF_PMX_RX_MEMC_1_QMLF_5",
    /* NIF_PMX_RX_MEMC_1_QMLF_6  */ "NIF_PMX_RX_MEMC_1_QMLF_6",
    /* NIF_PMX_RX_MEMC_1_QMLF_7  */ "NIF_PMX_RX_MEMC_1_QMLF_7",
    /* NIF_PMX_RX_MEMC_1_QMLF_8  */ "NIF_PMX_RX_MEMC_1_QMLF_8",
    /* NIF_PMX_RX_MEMC_2_QMLF_2  */ "NIF_PMX_RX_MEMC_2_QMLF_2",
    /* NIF_PMX_RX_MEMC_2_QMLF_3  */ "NIF_PMX_RX_MEMC_2_QMLF_3",
    /* NIF_PMX_RX_MEMC_2_QMLF_4  */ "NIF_PMX_RX_MEMC_2_QMLF_4",
    /* NIF_PMX_RX_MEMC_2_QMLF_5  */ "NIF_PMX_RX_MEMC_2_QMLF_5",
    /* NIF_PMX_RX_MEMC_2_QMLF_6  */ "NIF_PMX_RX_MEMC_2_QMLF_6",
    /* NIF_PMX_RX_MEMC_2_QMLF_7  */ "NIF_PMX_RX_MEMC_2_QMLF_7",
    /* NIF_PMX_RX_MEMC_2_QMLF_8  */ "NIF_PMX_RX_MEMC_2_QMLF_8",
    /* NIF_PMX_RX_MEMC_3_QMLF_2  */ "NIF_PMX_RX_MEMC_3_QMLF_2",
    /* NIF_PMX_RX_MEMC_3_QMLF_3  */ "NIF_PMX_RX_MEMC_3_QMLF_3",
    /* NIF_PMX_RX_MEMC_3_QMLF_4  */ "NIF_PMX_RX_MEMC_3_QMLF_4",
    /* NIF_PMX_RX_MEMC_3_QMLF_5  */ "NIF_PMX_RX_MEMC_3_QMLF_5",
    /* NIF_PMX_RX_MEMC_3_QMLF_6  */ "NIF_PMX_RX_MEMC_3_QMLF_6",
    /* NIF_PMX_RX_MEMC_3_QMLF_7  */ "NIF_PMX_RX_MEMC_3_QMLF_7",
    /* NIF_PMX_RX_MEMC_3_QMLF_8  */ "NIF_PMX_RX_MEMC_3_QMLF_8",
    /* NIF_PMX_RX_MEMC_4_QMLF_2  */ "NIF_PMX_RX_MEMC_4_QMLF_2",
    /* NIF_PMX_RX_MEMC_4_QMLF_3  */ "NIF_PMX_RX_MEMC_4_QMLF_3",
    /* NIF_PMX_RX_MEMC_4_QMLF_4  */ "NIF_PMX_RX_MEMC_4_QMLF_4",
    /* NIF_PMX_RX_MEMC_4_QMLF_5  */ "NIF_PMX_RX_MEMC_4_QMLF_5",
    /* NIF_PMX_RX_MEMC_4_QMLF_6  */ "NIF_PMX_RX_MEMC_4_QMLF_6",
    /* NIF_PMX_RX_MEMC_4_QMLF_7  */ "NIF_PMX_RX_MEMC_4_QMLF_7",
    /* NIF_PMX_RX_MEMC_4_QMLF_8  */ "NIF_PMX_RX_MEMC_4_QMLF_8",
    /* NIF_PMX_RX_MEMD_0_QMLF_2  */ "NIF_PMX_RX_MEMD_0_QMLF_2",
    /* NIF_PMX_RX_MEMD_0_QMLF_3  */ "NIF_PMX_RX_MEMD_0_QMLF_3",
    /* NIF_PMX_RX_MEMD_0_QMLF_4  */ "NIF_PMX_RX_MEMD_0_QMLF_4",
    /* NIF_PMX_RX_MEMD_0_QMLF_5  */ "NIF_PMX_RX_MEMD_0_QMLF_5",
    /* NIF_PMX_RX_MEMD_0_QMLF_6  */ "NIF_PMX_RX_MEMD_0_QMLF_6",
    /* NIF_PMX_RX_MEMD_0_QMLF_7  */ "NIF_PMX_RX_MEMD_0_QMLF_7",
    /* NIF_PMX_RX_MEMD_0_QMLF_8  */ "NIF_PMX_RX_MEMD_0_QMLF_8",
    /* NIF_PMX_RX_MEMD_1_QMLF_2  */ "NIF_PMX_RX_MEMD_1_QMLF_2",
    /* NIF_PMX_RX_MEMD_1_QMLF_3  */ "NIF_PMX_RX_MEMD_1_QMLF_3",
    /* NIF_PMX_RX_MEMD_1_QMLF_4  */ "NIF_PMX_RX_MEMD_1_QMLF_4",
    /* NIF_PMX_RX_MEMD_1_QMLF_5  */ "NIF_PMX_RX_MEMD_1_QMLF_5",
    /* NIF_PMX_RX_MEMD_1_QMLF_6  */ "NIF_PMX_RX_MEMD_1_QMLF_6",
    /* NIF_PMX_RX_MEMD_1_QMLF_7  */ "NIF_PMX_RX_MEMD_1_QMLF_7",
    /* NIF_PMX_RX_MEMD_1_QMLF_8  */ "NIF_PMX_RX_MEMD_1_QMLF_8",
    /* NIF_PMX_RX_MEMD_2_QMLF_2  */ "NIF_PMX_RX_MEMD_2_QMLF_2",
    /* NIF_PMX_RX_MEMD_2_QMLF_3  */ "NIF_PMX_RX_MEMD_2_QMLF_3",
    /* NIF_PMX_RX_MEMD_2_QMLF_4  */ "NIF_PMX_RX_MEMD_2_QMLF_4",
    /* NIF_PMX_RX_MEMD_2_QMLF_5  */ "NIF_PMX_RX_MEMD_2_QMLF_5",
    /* NIF_PMX_RX_MEMD_2_QMLF_6  */ "NIF_PMX_RX_MEMD_2_QMLF_6",
    /* NIF_PMX_RX_MEMD_2_QMLF_7  */ "NIF_PMX_RX_MEMD_2_QMLF_7",
    /* NIF_PMX_RX_MEMD_2_QMLF_8  */ "NIF_PMX_RX_MEMD_2_QMLF_8",
    /* NIF_PMX_RX_MEMD_3_QMLF_2  */ "NIF_PMX_RX_MEMD_3_QMLF_2",
    /* NIF_PMX_RX_MEMD_3_QMLF_3  */ "NIF_PMX_RX_MEMD_3_QMLF_3",
    /* NIF_PMX_RX_MEMD_3_QMLF_4  */ "NIF_PMX_RX_MEMD_3_QMLF_4",
    /* NIF_PMX_RX_MEMD_3_QMLF_5  */ "NIF_PMX_RX_MEMD_3_QMLF_5",
    /* NIF_PMX_RX_MEMD_3_QMLF_6  */ "NIF_PMX_RX_MEMD_3_QMLF_6",
    /* NIF_PMX_RX_MEMD_3_QMLF_7  */ "NIF_PMX_RX_MEMD_3_QMLF_7",
    /* NIF_PMX_RX_MEMD_3_QMLF_8  */ "NIF_PMX_RX_MEMD_3_QMLF_8",
    /* NIF_PMX_RX_MEMD_4_QMLF_2  */ "NIF_PMX_RX_MEMD_4_QMLF_2",
    /* NIF_PMX_RX_MEMD_4_QMLF_3  */ "NIF_PMX_RX_MEMD_4_QMLF_3",
    /* NIF_PMX_RX_MEMD_4_QMLF_4  */ "NIF_PMX_RX_MEMD_4_QMLF_4",
    /* NIF_PMX_RX_MEMD_4_QMLF_5  */ "NIF_PMX_RX_MEMD_4_QMLF_5",
    /* NIF_PMX_RX_MEMD_4_QMLF_6  */ "NIF_PMX_RX_MEMD_4_QMLF_6",
    /* NIF_PMX_RX_MEMD_4_QMLF_7  */ "NIF_PMX_RX_MEMD_4_QMLF_7",
    /* NIF_PMX_RX_MEMD_4_QMLF_8  */ "NIF_PMX_RX_MEMD_4_QMLF_8",
    /* NIF_PMX_TX_MEMA_2_CTRL    */ "NIF_PMX_TX_MEMA_2_CTRL",
    /* NIF_PMX_TX_MEMA_2_DATA    */ "NIF_PMX_TX_MEMA_2_DATA",
    /* NIF_PMX_TX_MEMA_3_CTRL    */ "NIF_PMX_TX_MEMA_3_CTRL",
    /* NIF_PMX_TX_MEMA_3_DATA    */ "NIF_PMX_TX_MEMA_3_DATA",
    /* NIF_PMX_TX_MEMA_4_CTRL    */ "NIF_PMX_TX_MEMA_4_CTRL",
    /* NIF_PMX_TX_MEMA_4_DATA    */ "NIF_PMX_TX_MEMA_4_DATA",
    /* NIF_PMX_TX_MEMA_5_CTRL    */ "NIF_PMX_TX_MEMA_5_CTRL",
    /* NIF_PMX_TX_MEMA_5_DATA    */ "NIF_PMX_TX_MEMA_5_DATA",
    /* NIF_PMX_TX_MEMA_6_CTRL    */ "NIF_PMX_TX_MEMA_6_CTRL",
    /* NIF_PMX_TX_MEMA_6_DATA    */ "NIF_PMX_TX_MEMA_6_DATA",
    /* NIF_PMX_TX_MEMA_7_CTRL    */ "NIF_PMX_TX_MEMA_7_CTRL",
    /* NIF_PMX_TX_MEMA_7_DATA    */ "NIF_PMX_TX_MEMA_7_DATA",
    /* NIF_PMX_TX_MEMA_8_CTRL    */ "NIF_PMX_TX_MEMA_8_CTRL",
    /* NIF_PMX_TX_MEMA_8_DATA    */ "NIF_PMX_TX_MEMA_8_DATA",
    /* NIF_PMX_TX_MEMB_2_CTRL    */ "NIF_PMX_TX_MEMB_2_CTRL",
    /* NIF_PMX_TX_MEMB_2_DATA    */ "NIF_PMX_TX_MEMB_2_DATA",
    /* NIF_PMX_TX_MEMB_3_CTRL    */ "NIF_PMX_TX_MEMB_3_CTRL",
    /* NIF_PMX_TX_MEMB_3_DATA    */ "NIF_PMX_TX_MEMB_3_DATA",
    /* NIF_PMX_TX_MEMB_4_CTRL    */ "NIF_PMX_TX_MEMB_4_CTRL",
    /* NIF_PMX_TX_MEMB_4_DATA    */ "NIF_PMX_TX_MEMB_4_DATA",
    /* NIF_PMX_TX_MEMB_5_CTRL    */ "NIF_PMX_TX_MEMB_5_CTRL",
    /* NIF_PMX_TX_MEMB_5_DATA    */ "NIF_PMX_TX_MEMB_5_DATA",
    /* NIF_PMX_TX_MEMB_6_CTRL    */ "NIF_PMX_TX_MEMB_6_CTRL",
    /* NIF_PMX_TX_MEMB_6_DATA    */ "NIF_PMX_TX_MEMB_6_DATA",
    /* NIF_PMX_TX_MEMB_7_CTRL    */ "NIF_PMX_TX_MEMB_7_CTRL",
    /* NIF_PMX_TX_MEMB_7_DATA    */ "NIF_PMX_TX_MEMB_7_DATA",
    /* NIF_PMX_TX_MEMB_8_CTRL    */ "NIF_PMX_TX_MEMB_8_CTRL",
    /* NIF_PMX_TX_MEMB_8_DATA    */ "NIF_PMX_TX_MEMB_8_DATA",
    /* NIF_TX_SIF_RXI            */ "NIF_TX_SIF_RXI",
    /* NONUCAST_TRUNK_BLOCK_MASK */ "NONUCAST_TRUNK_BLOCK_MASK",
    /* NUM_QCN_CNM_RECEIVED      */ "NUM_QCN_CNM_RECEIVED",
    /* OAMP_CLS_FLEX_CRC_TCAM    */ "OAMP_CLS_FLEX_CRC_TCAM",
    /* OAMP_CLS_TRAP_CODE_TCAM   */ "OAMP_CLS_TRAP_CODE_TCAM",
    /* OAMP_DM_TRIGER            */ "OAMP_DM_TRIGER",
    /* OAMP_FLEX_VER_MASK_TEMP   */ "OAMP_FLEX_VER_MASK_TEMP",
    /* OAMP_FLOW_STAT_10_SEC_ENTRY_1 */ "OAMP_FLOW_STAT_10_SEC_ENTRY_1",
    /* OAMP_FLOW_STAT_10_SEC_ENTRY_2 */ "OAMP_FLOW_STAT_10_SEC_ENTRY_2",
    /* OAMP_FLOW_STAT_10_SEC_ENTRY_3 */ "OAMP_FLOW_STAT_10_SEC_ENTRY_3",
    /* OAMP_FLOW_STAT_1_SEC_ENTRY_1 */ "OAMP_FLOW_STAT_1_SEC_ENTRY_1",
    /* OAMP_FLOW_STAT_1_SEC_ENTRY_2 */ "OAMP_FLOW_STAT_1_SEC_ENTRY_2",
    /* OAMP_FLOW_STAT_1_SEC_ENTRY_3 */ "OAMP_FLOW_STAT_1_SEC_ENTRY_3",
    /* OAMP_FLOW_STAT_ACCUM_ENTRY_1 */ "OAMP_FLOW_STAT_ACCUM_ENTRY_1",
    /* OAMP_FLOW_STAT_ACCUM_ENTRY_2 */ "OAMP_FLOW_STAT_ACCUM_ENTRY_2",
    /* OAMP_FLOW_STAT_ACCUM_ENTRY_3 */ "OAMP_FLOW_STAT_ACCUM_ENTRY_3",
    /* OAMP_FLOW_STAT_ACCUM_ENTRY_4 */ "OAMP_FLOW_STAT_ACCUM_ENTRY_4",
    /* OAMP_FLOW_STAT_ACCUM_ENTRY_34 */ "OAMP_FLOW_STAT_ACCUM_ENTRY_34",
    /* OAMP_ITR_DATA_FIFO        */ "OAMP_ITR_DATA_FIFO",
    /* OAMP_ITR_PKT_FIFO         */ "OAMP_ITR_PKT_FIFO",
    /* OAMP_LMM_DA_NIC_TABLE     */ "OAMP_LMM_DA_NIC_TABLE",
    /* OAMP_LOCAL_PORT_2_SYSTEM_PORT */ "OAMP_LOCAL_PORT_2_SYSTEM_PORT",
    /* OAMP_MEM_20000            */ "OAMP_MEM_20000",
    /* OAMP_MEM_40000            */ "OAMP_MEM_40000",
    /* OAMP_MEM_50000            */ "OAMP_MEM_50000",
    /* OAMP_MEM_60000            */ "OAMP_MEM_60000",
    /* OAMP_MEM_70000            */ "OAMP_MEM_70000",
    /* OAMP_MEM_80000            */ "OAMP_MEM_80000",
    /* OAMP_MEM_90000            */ "OAMP_MEM_90000",
    /* OAMP_MEM_100000           */ "OAMP_MEM_100000",
    /* OAMP_MEM_150000           */ "OAMP_MEM_150000",
    /* OAMP_MEM_180000           */ "OAMP_MEM_180000",
    /* OAMP_MEM_190000           */ "OAMP_MEM_190000",
    /* OAMP_MEM_210000           */ "OAMP_MEM_210000",
    /* OAMP_MEM_220000           */ "OAMP_MEM_220000",
    /* OAMP_MEM_270000           */ "OAMP_MEM_270000",
    /* OAMP_MEM_290000           */ "OAMP_MEM_290000",
    /* OAMP_MEM_340000           */ "OAMP_MEM_340000",
    /* OAMP_MEM_350000           */ "OAMP_MEM_350000",
    /* OAMP_MEM_1C0000           */ "OAMP_MEM_1C0000",
    /* OAMP_MEM_2A0000           */ "OAMP_MEM_2A0000",
    /* OAMP_MEM_2B0000           */ "OAMP_MEM_2B0000",
    /* OAMP_MEM_B0000            */ "OAMP_MEM_B0000",
    /* OAMP_MEM_C0000            */ "OAMP_MEM_C0000",
    /* OAMP_MEM_D0000            */ "OAMP_MEM_D0000",
    /* OAMP_MEP_DB               */ "OAMP_MEP_DB",
    /* OAMP_MEP_DB_BFD_CC_ON_MPLSTP */ "OAMP_MEP_DB_BFD_CC_ON_MPLSTP",
    /* OAMP_MEP_DB_BFD_CV_ON_MPLSTP */ "OAMP_MEP_DB_BFD_CV_ON_MPLSTP",
    /* OAMP_MEP_DB_BFD_ON_IPV4_MULTI_HOP */ "OAMP_MEP_DB_BFD_ON_IPV4_MULTI_HOP",
    /* OAMP_MEP_DB_BFD_ON_IPV4_MULTI_HOP_SHORT_STATIC_MDB_FORMAT */ "OAMP_MEP_DB_BFD_ON_IPV4_MULTI_HOP_SHORT_STATIC_MDB_FORMAT",
    /* OAMP_MEP_DB_BFD_ON_IPV4_ONE_HOP */ "OAMP_MEP_DB_BFD_ON_IPV4_ONE_HOP",
    /* OAMP_MEP_DB_BFD_ON_IPV4_ONE_HOP_SHORT_STATIC_MDB_FORMAT */ "OAMP_MEP_DB_BFD_ON_IPV4_ONE_HOP_SHORT_STATIC_MDB_FORMAT",
    /* OAMP_MEP_DB_BFD_ON_MPLS   */ "OAMP_MEP_DB_BFD_ON_MPLS",
    /* OAMP_MEP_DB_BFD_ON_MPLS_SHORT_STATIC_MDB_FORMAT */ "OAMP_MEP_DB_BFD_ON_MPLS_SHORT_STATIC_MDB_FORMAT",
    /* OAMP_MEP_DB_BFD_ON_PWE    */ "OAMP_MEP_DB_BFD_ON_PWE",
    /* OAMP_MEP_DB_BFD_ON_PWE_SHORT_STATIC_MDB_FORMAT */ "OAMP_MEP_DB_BFD_ON_PWE_SHORT_STATIC_MDB_FORMAT",
    /* OAMP_MEP_DB_BFD_ON_PWE_STATIC_MDB_FORMAT_PART_1 */ "OAMP_MEP_DB_BFD_ON_PWE_STATIC_MDB_FORMAT_PART_1",
    /* OAMP_MEP_DB_BFD_ON_PWE_STATIC_MDB_FORMAT_PART_2 */ "OAMP_MEP_DB_BFD_ON_PWE_STATIC_MDB_FORMAT_PART_2",
    /* OAMP_MEP_DB_BFD_SHORT_FORMAT */ "OAMP_MEP_DB_BFD_SHORT_FORMAT",
    /* OAMP_MEP_DB_CCM_ETH_SHORT_STATIC_MDB_FORMAT */ "OAMP_MEP_DB_CCM_ETH_SHORT_STATIC_MDB_FORMAT",
    /* OAMP_MEP_DB_CCM_ETH_STATIC_MDB_FORMAT_PART_1 */ "OAMP_MEP_DB_CCM_ETH_STATIC_MDB_FORMAT_PART_1",
    /* OAMP_MEP_DB_CCM_ETH_STATIC_MDB_FORMAT_PART_2 */ "OAMP_MEP_DB_CCM_ETH_STATIC_MDB_FORMAT_PART_2",
    /* OAMP_MEP_DB_CCM_Y_1731_SHORT_FORMAT */ "OAMP_MEP_DB_CCM_Y_1731_SHORT_FORMAT",
    /* OAMP_MEP_DB_DM_STAT       */ "OAMP_MEP_DB_DM_STAT",
    /* OAMP_MEP_DB_DM_STAT_ONE_WAY */ "OAMP_MEP_DB_DM_STAT_ONE_WAY",
    /* OAMP_MEP_DB_DM_STAT_TWO_WAY */ "OAMP_MEP_DB_DM_STAT_TWO_WAY",
    /* OAMP_MEP_DB_EXTRA_DATA_IN_MDB_HEADER */ "OAMP_MEP_DB_EXTRA_DATA_IN_MDB_HEADER",
    /* OAMP_MEP_DB_EXTRA_DATA_IN_MDB_PAYLOAD */ "OAMP_MEP_DB_EXTRA_DATA_IN_MDB_PAYLOAD",
    /* OAMP_MEP_DB_EXT_DATA_HDR  */ "OAMP_MEP_DB_EXT_DATA_HDR",
    /* OAMP_MEP_DB_EXT_DATA_PLD  */ "OAMP_MEP_DB_EXT_DATA_PLD",
    /* OAMP_MEP_DB_LM_DB         */ "OAMP_MEP_DB_LM_DB",
    /* OAMP_MEP_DB_LM_STAT       */ "OAMP_MEP_DB_LM_STAT",
    /* OAMP_MEP_DB_OFFLOADED_FORMAT_PART_1 */ "OAMP_MEP_DB_OFFLOADED_FORMAT_PART_1",
    /* OAMP_MEP_DB_OFFLOADED_FORMAT_PART_2 */ "OAMP_MEP_DB_OFFLOADED_FORMAT_PART_2",
    /* OAMP_MEP_DB_RFC_6374_ON_MPLSTP */ "OAMP_MEP_DB_RFC_6374_ON_MPLSTP",
    /* OAMP_MEP_DB_Y_1731_ON_MPLSTP */ "OAMP_MEP_DB_Y_1731_ON_MPLSTP",
    /* OAMP_MEP_DB_Y_1731_ON_MPLSTP_SHORT_STATIC_MDB_FORMAT */ "OAMP_MEP_DB_Y_1731_ON_MPLSTP_SHORT_STATIC_MDB_FORMAT",
    /* OAMP_MEP_DB_Y_1731_ON_MPLSTP_STATIC_MDB_FORMAT_PART_1 */ "OAMP_MEP_DB_Y_1731_ON_MPLSTP_STATIC_MDB_FORMAT_PART_1",
    /* OAMP_MEP_DB_Y_1731_ON_MPLSTP_STATIC_MDB_FORMAT_PART_2 */ "OAMP_MEP_DB_Y_1731_ON_MPLSTP_STATIC_MDB_FORMAT_PART_2",
    /* OAMP_MEP_DB_Y_1731_ON_PWE */ "OAMP_MEP_DB_Y_1731_ON_PWE",
    /* OAMP_MEP_DB_Y_1731_ON_PWE_SHORT_STATIC_MDB_FORMAT */ "OAMP_MEP_DB_Y_1731_ON_PWE_SHORT_STATIC_MDB_FORMAT",
    /* OAMP_MEP_DB_Y_1731_ON_PWE_STATIC_MDB_FORMAT_PART_1 */ "OAMP_MEP_DB_Y_1731_ON_PWE_STATIC_MDB_FORMAT_PART_1",
    /* OAMP_MEP_DB_Y_1731_ON_PWE_STATIC_MDB_FORMAT_PART_2 */ "OAMP_MEP_DB_Y_1731_ON_PWE_STATIC_MDB_FORMAT_PART_2",
    /* OAMP_MEP_PROFILE          */ "OAMP_MEP_PROFILE",
    /* OAMP_MEP_SCAN_PROFILE     */ "OAMP_MEP_SCAN_PROFILE",
    /* OAMP_OLD_ETH_FORMAT       */ "OAMP_OLD_ETH_FORMAT",
    /* OAMP_OPCODE_FOR_CNT       */ "OAMP_OPCODE_FOR_CNT",
    /* OAMP_PE_0_FDBK_FIFO       */ "OAMP_PE_0_FDBK_FIFO",
    /* OAMP_PE_0_PROG_TCAM       */ "OAMP_PE_0_PROG_TCAM",
    /* OAMP_PE_1_FDBK_FIFO       */ "OAMP_PE_1_FDBK_FIFO",
    /* OAMP_PE_1_PROG_TCAM       */ "OAMP_PE_1_PROG_TCAM",
    /* OAMP_PE_GEN_MEM           */ "OAMP_PE_GEN_MEM",
    /* OAMP_PE_INPUT_CNTL_FIFO_1 */ "OAMP_PE_INPUT_CNTL_FIFO_1",
    /* OAMP_PE_INPUT_CNTL_FIFO_2 */ "OAMP_PE_INPUT_CNTL_FIFO_2",
    /* OAMP_PE_PROGRAM           */ "OAMP_PE_PROGRAM",
    /* OAMP_PE_PROG_TCAM         */ "OAMP_PE_PROG_TCAM",
    /* OAMP_PROG_TCAM_PUNT_KEY   */ "OAMP_PROG_TCAM_PUNT_KEY",
    /* OAMP_PROG_TCAM_TX_KEY     */ "OAMP_PROG_TCAM_TX_KEY",
    /* OAMP_REMOTE_MEP_EXACT_MATCH_ACDT_AUX */ "OAMP_REMOTE_MEP_EXACT_MATCH_ACDT_AUX",
    /* OAMP_REMOTE_MEP_EXACT_MATCH_ACDT_H */ "OAMP_REMOTE_MEP_EXACT_MATCH_ACDT_H",
    /* OAMP_REMOTE_MEP_EXACT_MATCH_KEYT_AUX */ "OAMP_REMOTE_MEP_EXACT_MATCH_KEYT_AUX",
    /* OAMP_REMOTE_MEP_EXACT_MATCH_KEYT_PLDT_H */ "OAMP_REMOTE_MEP_EXACT_MATCH_KEYT_PLDT_H",
    /* OAMP_REMOTE_MEP_EXACT_MATCH_MAA_CAM */ "OAMP_REMOTE_MEP_EXACT_MATCH_MAA_CAM",
    /* OAMP_REMOTE_MEP_EXACT_MATCH_MAA_CAM_PAYLOAD */ "OAMP_REMOTE_MEP_EXACT_MATCH_MAA_CAM_PAYLOAD",
    /* OAMP_REMOTE_MEP_EXACT_MATCH_MANAGEMENT_MEMORY_H */ "OAMP_REMOTE_MEP_EXACT_MATCH_MANAGEMENT_MEMORY_H",
    /* OAMP_REMOTE_MEP_EXACT_MATCH_PLDT_AUX */ "OAMP_REMOTE_MEP_EXACT_MATCH_PLDT_AUX",
    /* OAMP_REMOTE_MEP_EXACT_MATCH_STEP_TABLE */ "OAMP_REMOTE_MEP_EXACT_MATCH_STEP_TABLE",
    /* OAMP_RFC_FILTER           */ "OAMP_RFC_FILTER",
    /* OAMP_RMAPEM_MANAGEMENT_REQUEST */ "OAMP_RMAPEM_MANAGEMENT_REQUEST",
    /* OAMP_RMAPEM_STEP_TABLE    */ "OAMP_RMAPEM_STEP_TABLE",
    /* OAMP_RMEP_DATABASE        */ "OAMP_RMEP_DATABASE",
    /* OAMP_RMEP_DB              */ "OAMP_RMEP_DB",
    /* OAMP_RMEP_DB_EXT          */ "OAMP_RMEP_DB_EXT",
    /* OAMP_RMEP_DB_EXTERNAL     */ "OAMP_RMEP_DB_EXTERNAL",
    /* OAMP_RMEP_INDEX_ACC       */ "OAMP_RMEP_INDEX_ACC",
    /* OAMP_RSP_FIRST_DATA_FIFO  */ "OAMP_RSP_FIRST_DATA_FIFO",
    /* OAMP_RSP_OUT_DATA_FIFO    */ "OAMP_RSP_OUT_DATA_FIFO",
    /* OAMP_RSP_TCAM             */ "OAMP_RSP_TCAM",
    /* OAMP_RXB_INPUT_DATA_FIFO  */ "OAMP_RXB_INPUT_DATA_FIFO",
    /* OAMP_RXB_INPUT_DECISION_FIFO */ "OAMP_RXB_INPUT_DECISION_FIFO",
    /* OAMP_RXB_OUTPUT_DATA_FIFO */ "OAMP_RXB_OUTPUT_DATA_FIFO",
    /* OAMP_RXP_LMM_DA_NIC_TBL_FIFO */ "OAMP_RXP_LMM_DA_NIC_TBL_FIFO",
    /* OAMP_RXP_LOCAL_MEP_EXTRA_DATA_FIFO_1 */ "OAMP_RXP_LOCAL_MEP_EXTRA_DATA_FIFO_1",
    /* OAMP_RXP_LOCAL_MEP_EXTRA_DATA_FIFO_2 */ "OAMP_RXP_LOCAL_MEP_EXTRA_DATA_FIFO_2",
    /* OAMP_RXP_LOCAL_MEP_EXTRA_DATA_FIFO_3 */ "OAMP_RXP_LOCAL_MEP_EXTRA_DATA_FIFO_3",
    /* OAMP_RXP_LOCAL_MEP_EXTRA_DATA_FIFO_4 */ "OAMP_RXP_LOCAL_MEP_EXTRA_DATA_FIFO_4",
    /* OAMP_RXP_LOCAL_MEP_LM_DM_FIFO_1 */ "OAMP_RXP_LOCAL_MEP_LM_DM_FIFO_1",
    /* OAMP_RXP_LOCAL_MEP_LM_DM_FIFO_2 */ "OAMP_RXP_LOCAL_MEP_LM_DM_FIFO_2",
    /* OAMP_RXP_LOCAL_MEP_LM_DM_FIFO_3 */ "OAMP_RXP_LOCAL_MEP_LM_DM_FIFO_3",
    /* OAMP_RXP_LOCAL_MEP_LM_DM_FIFO_4 */ "OAMP_RXP_LOCAL_MEP_LM_DM_FIFO_4",
    /* OAMP_RXP_LOCAL_MEP_PART_1_FIFO */ "OAMP_RXP_LOCAL_MEP_PART_1_FIFO",
    /* OAMP_RXP_LOCAL_MEP_PART_2_FIFO */ "OAMP_RXP_LOCAL_MEP_PART_2_FIFO",
    /* OAMP_RXP_LOCAL_R_MEP_PART_1_FIFO */ "OAMP_RXP_LOCAL_R_MEP_PART_1_FIFO",
    /* OAMP_RXP_LOCAL_R_MEP_PART_2_FIFO */ "OAMP_RXP_LOCAL_R_MEP_PART_2_FIFO",
    /* OAMP_RXP_LOC_2_SYS_PORT_TBL_FIFO */ "OAMP_RXP_LOC_2_SYS_PORT_TBL_FIFO",
    /* OAMP_RXP_MDB_MEP_EXTRA_DATA_FIFO_1 */ "OAMP_RXP_MDB_MEP_EXTRA_DATA_FIFO_1",
    /* OAMP_RXP_MDB_MEP_EXTRA_DATA_FIFO_2 */ "OAMP_RXP_MDB_MEP_EXTRA_DATA_FIFO_2",
    /* OAMP_RXP_MDB_MEP_EXTRA_DATA_FIFO_3 */ "OAMP_RXP_MDB_MEP_EXTRA_DATA_FIFO_3",
    /* OAMP_RXP_MDB_MEP_EXTRA_DATA_FIFO_4 */ "OAMP_RXP_MDB_MEP_EXTRA_DATA_FIFO_4",
    /* OAMP_RXP_MDB_MEP_FIFO     */ "OAMP_RXP_MDB_MEP_FIFO",
    /* OAMP_RXP_MDB_R_MEP_PART_2_FIFO */ "OAMP_RXP_MDB_R_MEP_PART_2_FIFO",
    /* OAMP_RXP_MEP_PROFILE_TBL_FIFO */ "OAMP_RXP_MEP_PROFILE_TBL_FIFO",
    /* OAMP_RXP_PARSER_DATA_FIFO */ "OAMP_RXP_PARSER_DATA_FIFO",
    /* OAMP_RXP_R_MEP_INDEX_FIFO */ "OAMP_RXP_R_MEP_INDEX_FIFO",
    /* OAMP_RXP_UMC_TBL_FIFO     */ "OAMP_RXP_UMC_TBL_FIFO",
    /* OAMP_RX_OAM_ID_TCAM       */ "OAMP_RX_OAM_ID_TCAM",
    /* OAMP_SAT_DATA_FIFO_MEM    */ "OAMP_SAT_DATA_FIFO_MEM",
    /* OAMP_SAT_EVENT_FIFO_MEM   */ "OAMP_SAT_EVENT_FIFO_MEM",
    /* OAMP_SAT_RXI_CORE_0_MEM   */ "OAMP_SAT_RXI_CORE_0_MEM",
    /* OAMP_SAT_RXI_CORE_1_MEM   */ "OAMP_SAT_RXI_CORE_1_MEM",
    /* OAMP_SAT_RX_FLOW_10_SEC_ACCUM_STATS */ "OAMP_SAT_RX_FLOW_10_SEC_ACCUM_STATS",
    /* OAMP_SAT_RX_FLOW_10_SEC_BIN_STATS */ "OAMP_SAT_RX_FLOW_10_SEC_BIN_STATS",
    /* OAMP_SAT_RX_FLOW_10_SEC_STATS */ "OAMP_SAT_RX_FLOW_10_SEC_STATS",
    /* OAMP_SAT_RX_FLOW_1_SEC_ACCUM_STATS */ "OAMP_SAT_RX_FLOW_1_SEC_ACCUM_STATS",
    /* OAMP_SAT_RX_FLOW_1_SEC_BIN_STATS */ "OAMP_SAT_RX_FLOW_1_SEC_BIN_STATS",
    /* OAMP_SAT_RX_FLOW_1_SEC_STATS */ "OAMP_SAT_RX_FLOW_1_SEC_STATS",
    /* OAMP_SAT_RX_FLOW_ACCUM_STATS_1 */ "OAMP_SAT_RX_FLOW_ACCUM_STATS_1",
    /* OAMP_SAT_RX_FLOW_ACCUM_STATS_2 */ "OAMP_SAT_RX_FLOW_ACCUM_STATS_2",
    /* OAMP_SAT_RX_FLOW_ACCUM_STATS_3 */ "OAMP_SAT_RX_FLOW_ACCUM_STATS_3",
    /* OAMP_SAT_RX_FLOW_ACCUM_STATS_4 */ "OAMP_SAT_RX_FLOW_ACCUM_STATS_4",
    /* OAMP_SAT_RX_FLOW_ID       */ "OAMP_SAT_RX_FLOW_ID",
    /* OAMP_SAT_RX_FLOW_PARAMS   */ "OAMP_SAT_RX_FLOW_PARAMS",
    /* OAMP_SAT_RX_FLOW_STATS    */ "OAMP_SAT_RX_FLOW_STATS",
    /* OAMP_SAT_TX               */ "OAMP_SAT_TX",
    /* OAMP_SAT_TX_EVC_PARAMS_ENTRY_1 */ "OAMP_SAT_TX_EVC_PARAMS_ENTRY_1",
    /* OAMP_SAT_TX_EVC_PARAMS_ENTRY_2 */ "OAMP_SAT_TX_EVC_PARAMS_ENTRY_2",
    /* OAMP_SAT_TX_EVC_PRM       */ "OAMP_SAT_TX_EVC_PRM",
    /* OAMP_SAT_TX_EVC_PRM_ENTRY_1 */ "OAMP_SAT_TX_EVC_PRM_ENTRY_1",
    /* OAMP_SAT_TX_EVC_PRM_ENTRY_2 */ "OAMP_SAT_TX_EVC_PRM_ENTRY_2",
    /* OAMP_SAT_TX_GEN_PARAMS    */ "OAMP_SAT_TX_GEN_PARAMS",
    /* OAMP_SAT_TX_GEN_PKT_PARAMS_1 */ "OAMP_SAT_TX_GEN_PKT_PARAMS_1",
    /* OAMP_SAT_TX_GEN_PKT_PARAMS_2 */ "OAMP_SAT_TX_GEN_PKT_PARAMS_2",
    /* OAMP_SAT_TX_GEN_PKT_PARAMS_1_EVEN */ "OAMP_SAT_TX_GEN_PKT_PARAMS_1_EVEN",
    /* OAMP_SAT_TX_GEN_PKT_PARAMS_1_ODD */ "OAMP_SAT_TX_GEN_PKT_PARAMS_1_ODD",
    /* OAMP_SAT_TX_GEN_PKT_PARAMS_2_EVEN */ "OAMP_SAT_TX_GEN_PKT_PARAMS_2_EVEN",
    /* OAMP_SAT_TX_GEN_PKT_PARAMS_2_ODD */ "OAMP_SAT_TX_GEN_PKT_PARAMS_2_ODD",
    /* OAMP_SAT_TX_GEN_PRM       */ "OAMP_SAT_TX_GEN_PRM",
    /* OAMP_SAT_TX_GEN_PRM_ENTRY_1 */ "OAMP_SAT_TX_GEN_PRM_ENTRY_1",
    /* OAMP_SAT_TX_GEN_PRM_ENTRY_2 */ "OAMP_SAT_TX_GEN_PRM_ENTRY_2",
    /* OAMP_SD_SF_DB_1           */ "OAMP_SD_SF_DB_1",
    /* OAMP_SD_SF_DB_2           */ "OAMP_SD_SF_DB_2",
    /* OAMP_SD_SF_DB_Y_1711      */ "OAMP_SD_SF_DB_Y_1711",
    /* OAMP_SD_SF_PROFILE        */ "OAMP_SD_SF_PROFILE",
    /* OAMP_TXM_DATA_FIFO_MEMORY */ "OAMP_TXM_DATA_FIFO_MEMORY",
    /* OAMP_TXM_LENGTH_FIFO_MEMORY */ "OAMP_TXM_LENGTH_FIFO_MEMORY",
    /* OAMP_TXO_DATA_FIFO_MEMORY */ "OAMP_TXO_DATA_FIFO_MEMORY",
    /* OAMP_TXO_LENGTH_FIFO      */ "OAMP_TXO_LENGTH_FIFO",
    /* OAMP_TXO_REQ_FIFO_MEMORY  */ "OAMP_TXO_REQ_FIFO_MEMORY",
    /* OAMP_UMC_TABLE            */ "OAMP_UMC_TABLE",
    /* OAM_DGLP_PROFILE          */ "OAM_DGLP_PROFILE",
    /* OAM_FLEXIBLE_DOMAIN_CONTROL */ "OAM_FLEXIBLE_DOMAIN_CONTROL",
    /* OAM_LM_COUNTERS           */ "OAM_LM_COUNTERS",
    /* OAM_LM_COUNTERS_0         */ "OAM_LM_COUNTERS_0",
    /* OAM_LM_COUNTERS_1         */ "OAM_LM_COUNTERS_1",
    /* OAM_OPCODE_CONTROL_PROFILE */ "OAM_OPCODE_CONTROL_PROFILE",
    /* OAM_OPCODE_GROUP          */ "OAM_OPCODE_GROUP",
    /* OCB_FBM_BANK_MEM          */ "OCB_FBM_BANK_MEM",
    /* OCB_OCBM_BANK             */ "OCB_OCBM_BANK",
    /* OCB_OCBM_EVEN             */ "OCB_OCBM_EVEN",
    /* OCB_OCBM_ODD              */ "OCB_OCBM_ODD",
    /* OCB_OCB_ADDRESS_SPACE     */ "OCB_OCB_ADDRESS_SPACE",
    /* OCB_WRITE_RXI_MEM         */ "OCB_WRITE_RXI_MEM",
    /* OC_CMU_PORT0_BLOCK        */ "OC_CMU_PORT0_BLOCK",
    /* OC_CMU_PORT1_BLOCK        */ "OC_CMU_PORT1_BLOCK",
    /* OC_COP0_PORT_BLOCK        */ "OC_COP0_PORT_BLOCK",
    /* OC_COP1_PORT_BLOCK        */ "OC_COP1_PORT_BLOCK",
    /* OC_LRP_BUBBLE_PORT_BLOCK  */ "OC_LRP_BUBBLE_PORT_BLOCK",
    /* OC_LRP_BUBBLE_PORT_SEGMENT */ "OC_LRP_BUBBLE_PORT_SEGMENT",
    /* OC_LRP_PORT0_BLOCK        */ "OC_LRP_PORT0_BLOCK",
    /* OC_LRP_PORT0_SEGMENT      */ "OC_LRP_PORT0_SEGMENT",
    /* OC_LRP_PORT1_BLOCK        */ "OC_LRP_PORT1_BLOCK",
    /* OC_LRP_PORT1_SEGMENT      */ "OC_LRP_PORT1_SEGMENT",
    /* OC_LRP_PORT2_BLOCK        */ "OC_LRP_PORT2_BLOCK",
    /* OC_LRP_PORT2_SEGMENT      */ "OC_LRP_PORT2_SEGMENT",
    /* OC_LRP_PORT3_BLOCK        */ "OC_LRP_PORT3_BLOCK",
    /* OC_LRP_PORT3_SEGMENT      */ "OC_LRP_PORT3_SEGMENT",
    /* OC_LRP_PORT4_BLOCK        */ "OC_LRP_PORT4_BLOCK",
    /* OC_LRP_PORT4_SEGMENT      */ "OC_LRP_PORT4_SEGMENT",
    /* OC_LRP_PORT5_BLOCK        */ "OC_LRP_PORT5_BLOCK",
    /* OC_LRP_PORT5_SEGMENT      */ "OC_LRP_PORT5_SEGMENT",
    /* OC_LRP_PORT6_BLOCK        */ "OC_LRP_PORT6_BLOCK",
    /* OC_LRP_PORT6_SEGMENT      */ "OC_LRP_PORT6_SEGMENT",
    /* OC_LRP_PORT7_BLOCK        */ "OC_LRP_PORT7_BLOCK",
    /* OC_LRP_PORT7_SEGMENT      */ "OC_LRP_PORT7_SEGMENT",
    /* OC_LRP_PORT8_BLOCK        */ "OC_LRP_PORT8_BLOCK",
    /* OC_LRP_PORT8_SEGMENT      */ "OC_LRP_PORT8_SEGMENT",
    /* OC_LRP_PORT9_BLOCK        */ "OC_LRP_PORT9_BLOCK",
    /* OC_LRP_PORT9_SEGMENT      */ "OC_LRP_PORT9_SEGMENT",
    /* OC_MEMORY                 */ "OC_MEMORY",
    /* OLP_DSP_EVENT_ROUTE       */ "OLP_DSP_EVENT_ROUTE",
    /* OLP_MEM_00000             */ "OLP_MEM_00000",
    /* OLP_MEM_20000             */ "OLP_MEM_20000",
    /* OP_UC_QGROUP_DROP_STATE   */ "OP_UC_QGROUP_DROP_STATE",
    /* OP_UC_QGROUP_MINOK        */ "OP_UC_QGROUP_MINOK",
    /* OP_UC_QUEUE_DROP_STATE    */ "OP_UC_QUEUE_DROP_STATE",
    /* OP_UC_QUEUE_MINOK         */ "OP_UC_QUEUE_MINOK",
    /* OUTCTRLBCASTPKTS          */ "OUTCTRLBCASTPKTS",
    /* OUTCTRLBYT                */ "OUTCTRLBYT",
    /* OUTCTRLERRPKTS            */ "OUTCTRLERRPKTS",
    /* OUTCTRLMCASTPKTS          */ "OUTCTRLMCASTPKTS",
    /* OUTCTRLUCASTPKTS          */ "OUTCTRLUCASTPKTS",
    /* OUTUNCTRLBCASTPKTS        */ "OUTUNCTRLBCASTPKTS",
    /* OUTUNCTRLBYT              */ "OUTUNCTRLBYT",
    /* OUTUNCTRLERRPKTS          */ "OUTUNCTRLERRPKTS",
    /* OUTUNCTRLMCASTPKTS        */ "OUTUNCTRLMCASTPKTS",
    /* OUTUNCTRLUCASTPKTS        */ "OUTUNCTRLUCASTPKTS",
    /* PAYLOAD_TOS_FN            */ "PAYLOAD_TOS_FN",
    /* PBI_DEBUG_TABLE           */ "PBI_DEBUG_TABLE",
    /* PB_PAYLOAD_MEM_BANK0      */ "PB_PAYLOAD_MEM_BANK0",
    /* PB_PAYLOAD_MEM_BANK1      */ "PB_PAYLOAD_MEM_BANK1",
    /* PB_PAYLOAD_MEM_BANK2      */ "PB_PAYLOAD_MEM_BANK2",
    /* PB_PAYLOAD_MEM_BANK3      */ "PB_PAYLOAD_MEM_BANK3",
    /* PB_PAYLOAD_MEM_BANK4      */ "PB_PAYLOAD_MEM_BANK4",
    /* PB_PAYLOAD_MEM_BANK5      */ "PB_PAYLOAD_MEM_BANK5",
    /* PB_PAYLOAD_MEM_BANK6      */ "PB_PAYLOAD_MEM_BANK6",
    /* PB_PAYLOAD_MEM_BANK7      */ "PB_PAYLOAD_MEM_BANK7",
    /* PB_PAYLOAD_MEM_BANK8      */ "PB_PAYLOAD_MEM_BANK8",
    /* PB_PAYLOAD_MEM_BANK9      */ "PB_PAYLOAD_MEM_BANK9",
    /* PB_PAYLOAD_MEM_BANK10     */ "PB_PAYLOAD_MEM_BANK10",
    /* PB_PAYLOAD_MEM_BANK11     */ "PB_PAYLOAD_MEM_BANK11",
    /* PB_PAYLOAD_MEM_BANK12     */ "PB_PAYLOAD_MEM_BANK12",
    /* PB_PAYLOAD_MEM_BANK13     */ "PB_PAYLOAD_MEM_BANK13",
    /* PB_PAYLOAD_MEM_BANK14     */ "PB_PAYLOAD_MEM_BANK14",
    /* PB_PAYLOAD_MEM_BANK15     */ "PB_PAYLOAD_MEM_BANK15",
    /* PDM_PDB_FBM               */ "PDM_PDB_FBM",
    /* PDM_PDM                   */ "PDM_PDM",
    /* PEM_ALU_0_LEVEL_1_4_OPCODES */ "PEM_ALU_0_LEVEL_1_4_OPCODES",
    /* PEM_ALU_0_OPERATION       */ "PEM_ALU_0_OPERATION",
    /* PEM_ALU_0_OUT_DBUS_CHUNK_SELECT */ "PEM_ALU_0_OUT_DBUS_CHUNK_SELECT",
    /* PEM_ALU_0_VAR_CONSTRUCTION_0 */ "PEM_ALU_0_VAR_CONSTRUCTION_0",
    /* PEM_ALU_0_VAR_CONSTRUCTION_1 */ "PEM_ALU_0_VAR_CONSTRUCTION_1",
    /* PEM_ALU_0_VAR_CONSTRUCTION_2 */ "PEM_ALU_0_VAR_CONSTRUCTION_2",
    /* PEM_ALU_1_LEVEL_1_4_OPCODES */ "PEM_ALU_1_LEVEL_1_4_OPCODES",
    /* PEM_ALU_1_OPERATION       */ "PEM_ALU_1_OPERATION",
    /* PEM_ALU_1_OUT_DBUS_CHUNK_SELECT */ "PEM_ALU_1_OUT_DBUS_CHUNK_SELECT",
    /* PEM_ALU_1_VAR_CONSTRUCTION_0 */ "PEM_ALU_1_VAR_CONSTRUCTION_0",
    /* PEM_ALU_1_VAR_CONSTRUCTION_1 */ "PEM_ALU_1_VAR_CONSTRUCTION_1",
    /* PEM_ALU_1_VAR_CONSTRUCTION_2 */ "PEM_ALU_1_VAR_CONSTRUCTION_2",
    /* PEM_ALU_2_LEVEL_1_4_OPCODES */ "PEM_ALU_2_LEVEL_1_4_OPCODES",
    /* PEM_ALU_2_OPERATION       */ "PEM_ALU_2_OPERATION",
    /* PEM_ALU_2_OUT_DBUS_CHUNK_SELECT */ "PEM_ALU_2_OUT_DBUS_CHUNK_SELECT",
    /* PEM_ALU_2_VAR_CONSTRUCTION_0 */ "PEM_ALU_2_VAR_CONSTRUCTION_0",
    /* PEM_ALU_2_VAR_CONSTRUCTION_1 */ "PEM_ALU_2_VAR_CONSTRUCTION_1",
    /* PEM_ALU_2_VAR_CONSTRUCTION_2 */ "PEM_ALU_2_VAR_CONSTRUCTION_2",
    /* PEM_ALU_3_LEVEL_1_4_OPCODES */ "PEM_ALU_3_LEVEL_1_4_OPCODES",
    /* PEM_ALU_3_OPERATION       */ "PEM_ALU_3_OPERATION",
    /* PEM_ALU_3_OUT_DBUS_CHUNK_SELECT */ "PEM_ALU_3_OUT_DBUS_CHUNK_SELECT",
    /* PEM_ALU_3_VAR_CONSTRUCTION_0 */ "PEM_ALU_3_VAR_CONSTRUCTION_0",
    /* PEM_ALU_3_VAR_CONSTRUCTION_1 */ "PEM_ALU_3_VAR_CONSTRUCTION_1",
    /* PEM_ALU_3_VAR_CONSTRUCTION_2 */ "PEM_ALU_3_VAR_CONSTRUCTION_2",
    /* PEM_ALU_4_OPERATION       */ "PEM_ALU_4_OPERATION",
    /* PEM_ALU_4_VAR_CONSTRUCTION_0 */ "PEM_ALU_4_VAR_CONSTRUCTION_0",
    /* PEM_ALU_4_VAR_CONSTRUCTION_1 */ "PEM_ALU_4_VAR_CONSTRUCTION_1",
    /* PEM_ALU_5_OPERATION       */ "PEM_ALU_5_OPERATION",
    /* PEM_ALU_5_VAR_CONSTRUCTION_0 */ "PEM_ALU_5_VAR_CONSTRUCTION_0",
    /* PEM_ALU_5_VAR_CONSTRUCTION_1 */ "PEM_ALU_5_VAR_CONSTRUCTION_1",
    /* PEM_ALU_6_OPERATION       */ "PEM_ALU_6_OPERATION",
    /* PEM_ALU_6_VAR_CONSTRUCTION_0 */ "PEM_ALU_6_VAR_CONSTRUCTION_0",
    /* PEM_ALU_6_VAR_CONSTRUCTION_1 */ "PEM_ALU_6_VAR_CONSTRUCTION_1",
    /* PEM_ALU_7_OPERATION       */ "PEM_ALU_7_OPERATION",
    /* PEM_ALU_7_VAR_CONSTRUCTION_0 */ "PEM_ALU_7_VAR_CONSTRUCTION_0",
    /* PEM_ALU_7_VAR_CONSTRUCTION_1 */ "PEM_ALU_7_VAR_CONSTRUCTION_1",
    /* PEM_ALU_8_OPERATION       */ "PEM_ALU_8_OPERATION",
    /* PEM_ALU_8_VAR_CONSTRUCTION_0 */ "PEM_ALU_8_VAR_CONSTRUCTION_0",
    /* PEM_ALU_8_VAR_CONSTRUCTION_1 */ "PEM_ALU_8_VAR_CONSTRUCTION_1",
    /* PEM_ALU_9_OPERATION       */ "PEM_ALU_9_OPERATION",
    /* PEM_ALU_9_VAR_CONSTRUCTION_0 */ "PEM_ALU_9_VAR_CONSTRUCTION_0",
    /* PEM_ALU_9_VAR_CONSTRUCTION_1 */ "PEM_ALU_9_VAR_CONSTRUCTION_1",
    /* PEM_CAM_0_PROGRAM         */ "PEM_CAM_0_PROGRAM",
    /* PEM_CAM_0_SRAM_0          */ "PEM_CAM_0_SRAM_0",
    /* PEM_CAM_0_SRAM_1          */ "PEM_CAM_0_SRAM_1",
    /* PEM_CAM_0_STD_TCAM_0      */ "PEM_CAM_0_STD_TCAM_0",
    /* PEM_CAM_0_STD_TCAM_1      */ "PEM_CAM_0_STD_TCAM_1",
    /* PEM_CAM_0_TCAM_MASTER     */ "PEM_CAM_0_TCAM_MASTER",
    /* PEM_CAM_1_PROGRAM         */ "PEM_CAM_1_PROGRAM",
    /* PEM_CAM_1_SRAM_0          */ "PEM_CAM_1_SRAM_0",
    /* PEM_CAM_1_SRAM_1          */ "PEM_CAM_1_SRAM_1",
    /* PEM_CAM_1_STD_TCAM_0      */ "PEM_CAM_1_STD_TCAM_0",
    /* PEM_CAM_1_STD_TCAM_1      */ "PEM_CAM_1_STD_TCAM_1",
    /* PEM_CAM_1_TCAM_MASTER     */ "PEM_CAM_1_TCAM_MASTER",
    /* PEM_CAM_2_PROGRAM         */ "PEM_CAM_2_PROGRAM",
    /* PEM_CAM_2_SRAM_0          */ "PEM_CAM_2_SRAM_0",
    /* PEM_CAM_2_SRAM_1          */ "PEM_CAM_2_SRAM_1",
    /* PEM_CAM_2_STD_TCAM_0      */ "PEM_CAM_2_STD_TCAM_0",
    /* PEM_CAM_2_STD_TCAM_1      */ "PEM_CAM_2_STD_TCAM_1",
    /* PEM_CAM_2_TCAM_MASTER     */ "PEM_CAM_2_TCAM_MASTER",
    /* PEM_CAM_3_PROGRAM         */ "PEM_CAM_3_PROGRAM",
    /* PEM_CAM_3_SRAM_0          */ "PEM_CAM_3_SRAM_0",
    /* PEM_CAM_3_SRAM_1          */ "PEM_CAM_3_SRAM_1",
    /* PEM_CAM_3_STD_TCAM_0      */ "PEM_CAM_3_STD_TCAM_0",
    /* PEM_CAM_3_STD_TCAM_1      */ "PEM_CAM_3_STD_TCAM_1",
    /* PEM_CAM_3_TCAM_MASTER     */ "PEM_CAM_3_TCAM_MASTER",
    /* PEM_CAM_4_PROGRAM         */ "PEM_CAM_4_PROGRAM",
    /* PEM_CAM_4_SRAM_0          */ "PEM_CAM_4_SRAM_0",
    /* PEM_CAM_4_SRAM_1          */ "PEM_CAM_4_SRAM_1",
    /* PEM_CAM_4_STD_TCAM_0      */ "PEM_CAM_4_STD_TCAM_0",
    /* PEM_CAM_4_STD_TCAM_1      */ "PEM_CAM_4_STD_TCAM_1",
    /* PEM_CAM_4_TCAM_MASTER     */ "PEM_CAM_4_TCAM_MASTER",
    /* PEM_CAM_5_PROGRAM         */ "PEM_CAM_5_PROGRAM",
    /* PEM_CAM_5_SRAM_0          */ "PEM_CAM_5_SRAM_0",
    /* PEM_CAM_5_SRAM_1          */ "PEM_CAM_5_SRAM_1",
    /* PEM_CAM_5_STD_TCAM_0      */ "PEM_CAM_5_STD_TCAM_0",
    /* PEM_CAM_5_STD_TCAM_1      */ "PEM_CAM_5_STD_TCAM_1",
    /* PEM_CAM_5_TCAM_MASTER     */ "PEM_CAM_5_TCAM_MASTER",
    /* PEM_CAM_6_PROGRAM         */ "PEM_CAM_6_PROGRAM",
    /* PEM_CAM_6_SRAM_0          */ "PEM_CAM_6_SRAM_0",
    /* PEM_CAM_6_SRAM_1          */ "PEM_CAM_6_SRAM_1",
    /* PEM_CAM_6_STD_TCAM_0      */ "PEM_CAM_6_STD_TCAM_0",
    /* PEM_CAM_6_STD_TCAM_1      */ "PEM_CAM_6_STD_TCAM_1",
    /* PEM_CAM_6_TCAM_MASTER     */ "PEM_CAM_6_TCAM_MASTER",
    /* PEM_CAM_7_PROGRAM         */ "PEM_CAM_7_PROGRAM",
    /* PEM_CAM_7_SRAM_0          */ "PEM_CAM_7_SRAM_0",
    /* PEM_CAM_7_SRAM_1          */ "PEM_CAM_7_SRAM_1",
    /* PEM_CAM_7_STD_TCAM_0      */ "PEM_CAM_7_STD_TCAM_0",
    /* PEM_CAM_7_STD_TCAM_1      */ "PEM_CAM_7_STD_TCAM_1",
    /* PEM_CAM_7_TCAM_MASTER     */ "PEM_CAM_7_TCAM_MASTER",
    /* PEM_CAM_8_PROGRAM         */ "PEM_CAM_8_PROGRAM",
    /* PEM_CAM_8_SRAM_0          */ "PEM_CAM_8_SRAM_0",
    /* PEM_CAM_8_SRAM_1          */ "PEM_CAM_8_SRAM_1",
    /* PEM_CAM_8_STD_TCAM_0      */ "PEM_CAM_8_STD_TCAM_0",
    /* PEM_CAM_8_STD_TCAM_1      */ "PEM_CAM_8_STD_TCAM_1",
    /* PEM_CAM_8_TCAM_MASTER     */ "PEM_CAM_8_TCAM_MASTER",
    /* PEM_CAM_9_PROGRAM         */ "PEM_CAM_9_PROGRAM",
    /* PEM_CAM_9_SRAM_0          */ "PEM_CAM_9_SRAM_0",
    /* PEM_CAM_9_SRAM_1          */ "PEM_CAM_9_SRAM_1",
    /* PEM_CAM_9_STD_TCAM_0      */ "PEM_CAM_9_STD_TCAM_0",
    /* PEM_CAM_9_STD_TCAM_1      */ "PEM_CAM_9_STD_TCAM_1",
    /* PEM_CAM_9_TCAM_MASTER     */ "PEM_CAM_9_TCAM_MASTER",
    /* PEM_MAP_0_OUT_DBUS_CHUNK_SELECT */ "PEM_MAP_0_OUT_DBUS_CHUNK_SELECT",
    /* PEM_MAP_0_PHYSICAL_ADDRESS_CONSTRUCTION */ "PEM_MAP_0_PHYSICAL_ADDRESS_CONSTRUCTION",
    /* PEM_MAP_0_PHYSICAL_ADDR_CONSTRUCTION */ "PEM_MAP_0_PHYSICAL_ADDR_CONSTRUCTION",
    /* PEM_MAP_0_SRAM_0          */ "PEM_MAP_0_SRAM_0",
    /* PEM_MAP_0_SRAM_1          */ "PEM_MAP_0_SRAM_1",
    /* PEM_MAP_0_SRAM_2          */ "PEM_MAP_0_SRAM_2",
    /* PEM_MAP_0_SRAM_3          */ "PEM_MAP_0_SRAM_3",
    /* PEM_MAP_0_VIRTUAL_ADDRESS_CONSTRUCTION */ "PEM_MAP_0_VIRTUAL_ADDRESS_CONSTRUCTION",
    /* PEM_MAP_0_VIRTUAL_ADDR_CONSTRUCTION */ "PEM_MAP_0_VIRTUAL_ADDR_CONSTRUCTION",
    /* PEM_MAP_1_OUT_DBUS_CHUNK_SELECT */ "PEM_MAP_1_OUT_DBUS_CHUNK_SELECT",
    /* PEM_MAP_1_PHYSICAL_ADDRESS_CONSTRUCTION */ "PEM_MAP_1_PHYSICAL_ADDRESS_CONSTRUCTION",
    /* PEM_MAP_1_PHYSICAL_ADDR_CONSTRUCTION */ "PEM_MAP_1_PHYSICAL_ADDR_CONSTRUCTION",
    /* PEM_MAP_1_SRAM_0          */ "PEM_MAP_1_SRAM_0",
    /* PEM_MAP_1_SRAM_1          */ "PEM_MAP_1_SRAM_1",
    /* PEM_MAP_1_SRAM_2          */ "PEM_MAP_1_SRAM_2",
    /* PEM_MAP_1_SRAM_3          */ "PEM_MAP_1_SRAM_3",
    /* PEM_MAP_1_VIRTUAL_ADDRESS_CONSTRUCTION */ "PEM_MAP_1_VIRTUAL_ADDRESS_CONSTRUCTION",
    /* PEM_MAP_1_VIRTUAL_ADDR_CONSTRUCTION */ "PEM_MAP_1_VIRTUAL_ADDR_CONSTRUCTION",
    /* PEM_MAP_2_OUT_DBUS_CHUNK_SELECT */ "PEM_MAP_2_OUT_DBUS_CHUNK_SELECT",
    /* PEM_MAP_2_PHYSICAL_ADDRESS_CONSTRUCTION */ "PEM_MAP_2_PHYSICAL_ADDRESS_CONSTRUCTION",
    /* PEM_MAP_2_PHYSICAL_ADDR_CONSTRUCTION */ "PEM_MAP_2_PHYSICAL_ADDR_CONSTRUCTION",
    /* PEM_MAP_2_SRAM_0          */ "PEM_MAP_2_SRAM_0",
    /* PEM_MAP_2_SRAM_1          */ "PEM_MAP_2_SRAM_1",
    /* PEM_MAP_2_SRAM_2          */ "PEM_MAP_2_SRAM_2",
    /* PEM_MAP_2_SRAM_3          */ "PEM_MAP_2_SRAM_3",
    /* PEM_MAP_2_VIRTUAL_ADDRESS_CONSTRUCTION */ "PEM_MAP_2_VIRTUAL_ADDRESS_CONSTRUCTION",
    /* PEM_MAP_2_VIRTUAL_ADDR_CONSTRUCTION */ "PEM_MAP_2_VIRTUAL_ADDR_CONSTRUCTION",
    /* PEM_MAP_3_OUT_DBUS_CHUNK_SELECT */ "PEM_MAP_3_OUT_DBUS_CHUNK_SELECT",
    /* PEM_MAP_3_PHYSICAL_ADDRESS_CONSTRUCTION */ "PEM_MAP_3_PHYSICAL_ADDRESS_CONSTRUCTION",
    /* PEM_MAP_3_PHYSICAL_ADDR_CONSTRUCTION */ "PEM_MAP_3_PHYSICAL_ADDR_CONSTRUCTION",
    /* PEM_MAP_3_SRAM_0          */ "PEM_MAP_3_SRAM_0",
    /* PEM_MAP_3_SRAM_1          */ "PEM_MAP_3_SRAM_1",
    /* PEM_MAP_3_SRAM_2          */ "PEM_MAP_3_SRAM_2",
    /* PEM_MAP_3_SRAM_3          */ "PEM_MAP_3_SRAM_3",
    /* PEM_MAP_3_VIRTUAL_ADDRESS_CONSTRUCTION */ "PEM_MAP_3_VIRTUAL_ADDRESS_CONSTRUCTION",
    /* PEM_MAP_3_VIRTUAL_ADDR_CONSTRUCTION */ "PEM_MAP_3_VIRTUAL_ADDR_CONSTRUCTION",
    /* PEM_MAP_4_PHYSICAL_ADDR_CONSTRUCTION */ "PEM_MAP_4_PHYSICAL_ADDR_CONSTRUCTION",
    /* PEM_MAP_4_SRAM_0          */ "PEM_MAP_4_SRAM_0",
    /* PEM_MAP_4_SRAM_1          */ "PEM_MAP_4_SRAM_1",
    /* PEM_MAP_4_SRAM_2          */ "PEM_MAP_4_SRAM_2",
    /* PEM_MAP_4_SRAM_3          */ "PEM_MAP_4_SRAM_3",
    /* PEM_MAP_4_VIRTUAL_ADDR_CONSTRUCTION */ "PEM_MAP_4_VIRTUAL_ADDR_CONSTRUCTION",
    /* PEM_MAP_5_PHYSICAL_ADDR_CONSTRUCTION */ "PEM_MAP_5_PHYSICAL_ADDR_CONSTRUCTION",
    /* PEM_MAP_5_SRAM_0          */ "PEM_MAP_5_SRAM_0",
    /* PEM_MAP_5_SRAM_1          */ "PEM_MAP_5_SRAM_1",
    /* PEM_MAP_5_SRAM_2          */ "PEM_MAP_5_SRAM_2",
    /* PEM_MAP_5_SRAM_3          */ "PEM_MAP_5_SRAM_3",
    /* PEM_MAP_5_VIRTUAL_ADDR_CONSTRUCTION */ "PEM_MAP_5_VIRTUAL_ADDR_CONSTRUCTION",
    /* PEM_MAP_6_PHYSICAL_ADDR_CONSTRUCTION */ "PEM_MAP_6_PHYSICAL_ADDR_CONSTRUCTION",
    /* PEM_MAP_6_SRAM_0          */ "PEM_MAP_6_SRAM_0",
    /* PEM_MAP_6_SRAM_1          */ "PEM_MAP_6_SRAM_1",
    /* PEM_MAP_6_SRAM_2          */ "PEM_MAP_6_SRAM_2",
    /* PEM_MAP_6_SRAM_3          */ "PEM_MAP_6_SRAM_3",
    /* PEM_MAP_6_VIRTUAL_ADDR_CONSTRUCTION */ "PEM_MAP_6_VIRTUAL_ADDR_CONSTRUCTION",
    /* PEM_MAP_7_PHYSICAL_ADDR_CONSTRUCTION */ "PEM_MAP_7_PHYSICAL_ADDR_CONSTRUCTION",
    /* PEM_MAP_7_SRAM_0          */ "PEM_MAP_7_SRAM_0",
    /* PEM_MAP_7_SRAM_1          */ "PEM_MAP_7_SRAM_1",
    /* PEM_MAP_7_SRAM_2          */ "PEM_MAP_7_SRAM_2",
    /* PEM_MAP_7_SRAM_3          */ "PEM_MAP_7_SRAM_3",
    /* PEM_MAP_7_VIRTUAL_ADDR_CONSTRUCTION */ "PEM_MAP_7_VIRTUAL_ADDR_CONSTRUCTION",
    /* PEM_MAP_8_PHYSICAL_ADDR_CONSTRUCTION */ "PEM_MAP_8_PHYSICAL_ADDR_CONSTRUCTION",
    /* PEM_MAP_8_SRAM_0          */ "PEM_MAP_8_SRAM_0",
    /* PEM_MAP_8_SRAM_1          */ "PEM_MAP_8_SRAM_1",
    /* PEM_MAP_8_SRAM_2          */ "PEM_MAP_8_SRAM_2",
    /* PEM_MAP_8_SRAM_3          */ "PEM_MAP_8_SRAM_3",
    /* PEM_MAP_8_VIRTUAL_ADDR_CONSTRUCTION */ "PEM_MAP_8_VIRTUAL_ADDR_CONSTRUCTION",
    /* PEM_MAP_9_PHYSICAL_ADDR_CONSTRUCTION */ "PEM_MAP_9_PHYSICAL_ADDR_CONSTRUCTION",
    /* PEM_MAP_9_SRAM_0          */ "PEM_MAP_9_SRAM_0",
    /* PEM_MAP_9_SRAM_1          */ "PEM_MAP_9_SRAM_1",
    /* PEM_MAP_9_SRAM_2          */ "PEM_MAP_9_SRAM_2",
    /* PEM_MAP_9_SRAM_3          */ "PEM_MAP_9_SRAM_3",
    /* PEM_MAP_9_VIRTUAL_ADDR_CONSTRUCTION */ "PEM_MAP_9_VIRTUAL_ADDR_CONSTRUCTION",
    /* PEM_PRIO_0_INITIAL_VALUES */ "PEM_PRIO_0_INITIAL_VALUES",
    /* PEM_PRIO_0_OPERATION      */ "PEM_PRIO_0_OPERATION",
    /* PEM_PRIO_0_PROGRAM        */ "PEM_PRIO_0_PROGRAM",
    /* PEM_PRIO_1_INITIAL_VALUES */ "PEM_PRIO_1_INITIAL_VALUES",
    /* PEM_PRIO_1_OPERATION      */ "PEM_PRIO_1_OPERATION",
    /* PEM_PRIO_1_PROGRAM        */ "PEM_PRIO_1_PROGRAM",
    /* PEM_PRIO_2_INITIAL_VALUES */ "PEM_PRIO_2_INITIAL_VALUES",
    /* PEM_PRIO_2_OPERATION      */ "PEM_PRIO_2_OPERATION",
    /* PEM_PRIO_2_PROGRAM        */ "PEM_PRIO_2_PROGRAM",
    /* PEM_PRIO_3_INITIAL_VALUES */ "PEM_PRIO_3_INITIAL_VALUES",
    /* PEM_PRIO_3_OPERATION      */ "PEM_PRIO_3_OPERATION",
    /* PEM_PRIO_3_PROGRAM        */ "PEM_PRIO_3_PROGRAM",
    /* PEM_PRIO_4_INITIAL_VALUES */ "PEM_PRIO_4_INITIAL_VALUES",
    /* PEM_PRIO_4_OPERATION      */ "PEM_PRIO_4_OPERATION",
    /* PEM_PRIO_4_PROGRAM        */ "PEM_PRIO_4_PROGRAM",
    /* PEM_PRIO_5_INITIAL_VALUES */ "PEM_PRIO_5_INITIAL_VALUES",
    /* PEM_PRIO_5_OPERATION      */ "PEM_PRIO_5_OPERATION",
    /* PEM_PRIO_5_PROGRAM        */ "PEM_PRIO_5_PROGRAM",
    /* PEM_PRIO_6_INITIAL_VALUES */ "PEM_PRIO_6_INITIAL_VALUES",
    /* PEM_PRIO_6_OPERATION      */ "PEM_PRIO_6_OPERATION",
    /* PEM_PRIO_6_PROGRAM        */ "PEM_PRIO_6_PROGRAM",
    /* PEM_PRIO_7_INITIAL_VALUES */ "PEM_PRIO_7_INITIAL_VALUES",
    /* PEM_PRIO_7_OPERATION      */ "PEM_PRIO_7_OPERATION",
    /* PEM_PRIO_7_PROGRAM        */ "PEM_PRIO_7_PROGRAM",
    /* PEM_PRIO_8_INITIAL_VALUES */ "PEM_PRIO_8_INITIAL_VALUES",
    /* PEM_PRIO_8_OPERATION      */ "PEM_PRIO_8_OPERATION",
    /* PEM_PRIO_8_PROGRAM        */ "PEM_PRIO_8_PROGRAM",
    /* PEM_PRIO_9_INITIAL_VALUES */ "PEM_PRIO_9_INITIAL_VALUES",
    /* PEM_PRIO_9_OPERATION      */ "PEM_PRIO_9_OPERATION",
    /* PEM_PRIO_9_PROGRAM        */ "PEM_PRIO_9_PROGRAM",
    /* PFC_ENQ_SRC_PORT_LKUP     */ "PFC_ENQ_SRC_PORT_LKUP",
    /* PFC_SP_PG_LINE_CNT        */ "PFC_SP_PG_LINE_CNT",
    /* PFS_PACKET_TYPE_OFFSET    */ "PFS_PACKET_TYPE_OFFSET",
    /* PHB2_COS_MAP              */ "PHB2_COS_MAP",
    /* PHYSICAL_PORT_BASE_QUEUE  */ "PHYSICAL_PORT_BASE_QUEUE",
    /* PKT_SCH_CALENDAR0         */ "PKT_SCH_CALENDAR0",
    /* PKT_SCH_CALENDAR1         */ "PKT_SCH_CALENDAR1",
    /* PKT_SCH_CALENDAR0_PIPE0   */ "PKT_SCH_CALENDAR0_PIPE0",
    /* PKT_SCH_CALENDAR0_PIPE1   */ "PKT_SCH_CALENDAR0_PIPE1",
    /* PKT_SCH_CALENDAR0_PIPE2   */ "PKT_SCH_CALENDAR0_PIPE2",
    /* PKT_SCH_CALENDAR0_PIPE3   */ "PKT_SCH_CALENDAR0_PIPE3",
    /* PKT_SCH_CALENDAR1_PIPE0   */ "PKT_SCH_CALENDAR1_PIPE0",
    /* PKT_SCH_CALENDAR1_PIPE1   */ "PKT_SCH_CALENDAR1_PIPE1",
    /* PKT_SCH_CALENDAR1_PIPE2   */ "PKT_SCH_CALENDAR1_PIPE2",
    /* PKT_SCH_CALENDAR1_PIPE3   */ "PKT_SCH_CALENDAR1_PIPE3",
    /* PMEM0                     */ "PMEM0",
    /* PMEM1                     */ "PMEM1",
    /* PMEM2                     */ "PMEM2",
    /* PMEM3                     */ "PMEM3",
    /* PMEM4                     */ "PMEM4",
    /* PMEM5                     */ "PMEM5",
    /* PMEM6                     */ "PMEM6",
    /* PMEM7                     */ "PMEM7",
    /* PMEM8                     */ "PMEM8",
    /* PMEM9                     */ "PMEM9",
    /* PMEM10                    */ "PMEM10",
    /* PMEM11                    */ "PMEM11",
    /* PMEM12                    */ "PMEM12",
    /* PMEM13                    */ "PMEM13",
    /* PMEM14                    */ "PMEM14",
    /* PMEM15                    */ "PMEM15",
    /* PMEM16                    */ "PMEM16",
    /* PMEM17                    */ "PMEM17",
    /* PMEM18                    */ "PMEM18",
    /* PMEM19                    */ "PMEM19",
    /* PMEM20                    */ "PMEM20",
    /* PMEM21                    */ "PMEM21",
    /* PMEM22                    */ "PMEM22",
    /* PMEM23                    */ "PMEM23",
    /* PORT_BRIDGE_BMAP          */ "PORT_BRIDGE_BMAP",
    /* PORT_BRIDGE_MIRROR_BMAP   */ "PORT_BRIDGE_MIRROR_BMAP",
    /* PORT_CBL_TABLE            */ "PORT_CBL_TABLE",
    /* PORT_CBL_TABLE_MODBASE    */ "PORT_CBL_TABLE_MODBASE",
    /* PORT_COS_MAP              */ "COS_MAP",
    /* PORT_EHG_RX_TUNNEL_DATA   */ "PORT_EHG_RX_TUNNEL_DATA",
    /* PORT_EHG_RX_TUNNEL_MASK   */ "PORT_EHG_RX_TUNNEL_MASK",
    /* PORT_EHG_TX_TUNNEL_DATA   */ "PORT_EHG_TX_TUNNEL_DATA",
    /* PORT_LAG_FAILOVER_SET     */ "PORT_LAG_FAILOVER_SET",
    /* PORT_OR_TRUNK_MAC_ACTION  */ "PORT_TRUNK_MAC_LIMIT_CONTROL_2",
    /* PORT_OR_TRUNK_MAC_COUNT   */ "PORT_OR_TRUNK_MAC_COUNT",
    /* PORT_OR_TRUNK_MAC_LIMIT   */ "PORT_OR_TRUNK_MAC_LIMIT",
    /* PORT_TAB                  */ "PORT",
    /* PORT_WC_UCMEM_DATA        */ "PORT_WC_UCMEM_DATA",
    /* PPDB_A_FEC_ENTRY_FORMAT_A */ "PPDB_A_FEC_ENTRY_FORMAT_A",
    /* PPDB_A_FEC_ENTRY_FORMAT_B */ "PPDB_A_FEC_ENTRY_FORMAT_B",
    /* PPDB_A_FEC_ENTRY_FORMAT_C */ "PPDB_A_FEC_ENTRY_FORMAT_C",
    /* PPDB_A_FEC_ENTRY_FORMAT_NULL */ "PPDB_A_FEC_ENTRY_FORMAT_NULL",
    /* PPDB_A_FEC_ENTRY_GENERAL  */ "PPDB_A_FEC_ENTRY_GENERAL",
    /* PPDB_A_FEC_SUPER_ENTRY_BANK */ "PPDB_A_FEC_SUPER_ENTRY_BANK",
    /* PPDB_A_ISEM_ACDT_AUX      */ "PPDB_A_ISEM_ACDT_AUX",
    /* PPDB_A_ISEM_ACDT_H        */ "PPDB_A_ISEM_ACDT_H",
    /* PPDB_A_ISEM_KEYT_AUX      */ "PPDB_A_ISEM_KEYT_AUX",
    /* PPDB_A_ISEM_KEYT_PLDT_H   */ "PPDB_A_ISEM_KEYT_PLDT_H",
    /* PPDB_A_ISEM_MAA_CAM       */ "PPDB_A_ISEM_MAA_CAM",
    /* PPDB_A_ISEM_MAA_CAM_PAYLOAD */ "PPDB_A_ISEM_MAA_CAM_PAYLOAD",
    /* PPDB_A_ISEM_MANAGEMENT_MEMORY_H */ "PPDB_A_ISEM_MANAGEMENT_MEMORY_H",
    /* PPDB_A_ISEM_MANAGEMENT_REQUEST */ "PPDB_A_ISEM_MANAGEMENT_REQUEST",
    /* PPDB_A_ISEM_PLDT_AUX      */ "PPDB_A_ISEM_PLDT_AUX",
    /* PPDB_A_ISEM_STEP_TABLE    */ "PPDB_A_ISEM_STEP_TABLE",
    /* PPDB_A_OEMA_ACDT_AUX      */ "PPDB_A_OEMA_ACDT_AUX",
    /* PPDB_A_OEMA_ACDT_MASTER_H */ "PPDB_A_OEMA_ACDT_MASTER_H",
    /* PPDB_A_OEMA_ACDT_SLAVE_H  */ "PPDB_A_OEMA_ACDT_SLAVE_H",
    /* PPDB_A_OEMA_KEYT_AUX      */ "PPDB_A_OEMA_KEYT_AUX",
    /* PPDB_A_OEMA_KEYT_PLDT_H   */ "PPDB_A_OEMA_KEYT_PLDT_H",
    /* PPDB_A_OEMA_MAA_CAM       */ "PPDB_A_OEMA_MAA_CAM",
    /* PPDB_A_OEMA_MAA_CAM_PAYLOAD */ "PPDB_A_OEMA_MAA_CAM_PAYLOAD",
    /* PPDB_A_OEMA_MANAGEMENT_MEMORY_H */ "PPDB_A_OEMA_MANAGEMENT_MEMORY_H",
    /* PPDB_A_OEMA_MANAGEMENT_REQUEST */ "PPDB_A_OEMA_MANAGEMENT_REQUEST",
    /* PPDB_A_OEMA_PLDT_AUX      */ "PPDB_A_OEMA_PLDT_AUX",
    /* PPDB_A_OEMA_STEP_TABLE    */ "PPDB_A_OEMA_STEP_TABLE",
    /* PPDB_A_OEMB_ACDT_AUX      */ "PPDB_A_OEMB_ACDT_AUX",
    /* PPDB_A_OEMB_ACDT_MASTER_H */ "PPDB_A_OEMB_ACDT_MASTER_H",
    /* PPDB_A_OEMB_ACDT_SLAVE_H  */ "PPDB_A_OEMB_ACDT_SLAVE_H",
    /* PPDB_A_OEMB_KEYT_AUX      */ "PPDB_A_OEMB_KEYT_AUX",
    /* PPDB_A_OEMB_KEYT_PLDT_H   */ "PPDB_A_OEMB_KEYT_PLDT_H",
    /* PPDB_A_OEMB_MAA_CAM       */ "PPDB_A_OEMB_MAA_CAM",
    /* PPDB_A_OEMB_MAA_CAM_PAYLOAD */ "PPDB_A_OEMB_MAA_CAM_PAYLOAD",
    /* PPDB_A_OEMB_MANAGEMENT_MEMORY_H */ "PPDB_A_OEMB_MANAGEMENT_MEMORY_H",
    /* PPDB_A_OEMB_MANAGEMENT_REQUEST */ "PPDB_A_OEMB_MANAGEMENT_REQUEST",
    /* PPDB_A_OEMB_PLDT_AUX      */ "PPDB_A_OEMB_PLDT_AUX",
    /* PPDB_A_OEMB_STEP_TABLE    */ "PPDB_A_OEMB_STEP_TABLE",
    /* PPDB_A_TCAM_ACCESS_PROFILE */ "PPDB_A_TCAM_ACCESS_PROFILE",
    /* PPDB_A_TCAM_ACTION        */ "PPDB_A_TCAM_ACTION",
    /* PPDB_A_TCAM_ACTION_HIT_INDICATION */ "PPDB_A_TCAM_ACTION_HIT_INDICATION",
    /* PPDB_A_TCAM_ACTION_HIT_INDICATION_SMALL_16 */ "PPDB_A_TCAM_ACTION_HIT_INDICATION_SMALL_16",
    /* PPDB_A_TCAM_ACTION_HIT_INDICATION_SMALL_17 */ "PPDB_A_TCAM_ACTION_HIT_INDICATION_SMALL_17",
    /* PPDB_A_TCAM_ACTION_HIT_INDICATION_SMALL_18 */ "PPDB_A_TCAM_ACTION_HIT_INDICATION_SMALL_18",
    /* PPDB_A_TCAM_ACTION_HIT_INDICATION_SMALL_19 */ "PPDB_A_TCAM_ACTION_HIT_INDICATION_SMALL_19",
    /* PPDB_A_TCAM_ACTION_HIT_INDICATION_SMALL_20 */ "PPDB_A_TCAM_ACTION_HIT_INDICATION_SMALL_20",
    /* PPDB_A_TCAM_ACTION_HIT_INDICATION_SMALL_21 */ "PPDB_A_TCAM_ACTION_HIT_INDICATION_SMALL_21",
    /* PPDB_A_TCAM_ACTION_HIT_INDICATION_SMALL_22 */ "PPDB_A_TCAM_ACTION_HIT_INDICATION_SMALL_22",
    /* PPDB_A_TCAM_ACTION_HIT_INDICATION_SMALL_23 */ "PPDB_A_TCAM_ACTION_HIT_INDICATION_SMALL_23",
    /* PPDB_A_TCAM_ACTION_HIT_INDICATION_SMALL_24 */ "PPDB_A_TCAM_ACTION_HIT_INDICATION_SMALL_24",
    /* PPDB_A_TCAM_ACTION_HIT_INDICATION_SMALL_25 */ "PPDB_A_TCAM_ACTION_HIT_INDICATION_SMALL_25",
    /* PPDB_A_TCAM_ACTION_HIT_INDICATION_SMALL_26 */ "PPDB_A_TCAM_ACTION_HIT_INDICATION_SMALL_26",
    /* PPDB_A_TCAM_ACTION_HIT_INDICATION_SMALL_27 */ "PPDB_A_TCAM_ACTION_HIT_INDICATION_SMALL_27",
    /* PPDB_A_TCAM_ACTION_HIT_INDICATION_SMALL_28 */ "PPDB_A_TCAM_ACTION_HIT_INDICATION_SMALL_28",
    /* PPDB_A_TCAM_ACTION_HIT_INDICATION_SMALL_29 */ "PPDB_A_TCAM_ACTION_HIT_INDICATION_SMALL_29",
    /* PPDB_A_TCAM_ACTION_HIT_INDICATION_SMALL_30 */ "PPDB_A_TCAM_ACTION_HIT_INDICATION_SMALL_30",
    /* PPDB_A_TCAM_ACTION_HIT_INDICATION_SMALL_31 */ "PPDB_A_TCAM_ACTION_HIT_INDICATION_SMALL_31",
    /* PPDB_A_TCAM_ACTION_SMALL_16 */ "PPDB_A_TCAM_ACTION_SMALL_16",
    /* PPDB_A_TCAM_ACTION_SMALL_17 */ "PPDB_A_TCAM_ACTION_SMALL_17",
    /* PPDB_A_TCAM_ACTION_SMALL_18 */ "PPDB_A_TCAM_ACTION_SMALL_18",
    /* PPDB_A_TCAM_ACTION_SMALL_19 */ "PPDB_A_TCAM_ACTION_SMALL_19",
    /* PPDB_A_TCAM_ACTION_SMALL_20 */ "PPDB_A_TCAM_ACTION_SMALL_20",
    /* PPDB_A_TCAM_ACTION_SMALL_21 */ "PPDB_A_TCAM_ACTION_SMALL_21",
    /* PPDB_A_TCAM_ACTION_SMALL_22 */ "PPDB_A_TCAM_ACTION_SMALL_22",
    /* PPDB_A_TCAM_ACTION_SMALL_23 */ "PPDB_A_TCAM_ACTION_SMALL_23",
    /* PPDB_A_TCAM_ACTION_SMALL_24 */ "PPDB_A_TCAM_ACTION_SMALL_24",
    /* PPDB_A_TCAM_ACTION_SMALL_25 */ "PPDB_A_TCAM_ACTION_SMALL_25",
    /* PPDB_A_TCAM_ACTION_SMALL_26 */ "PPDB_A_TCAM_ACTION_SMALL_26",
    /* PPDB_A_TCAM_ACTION_SMALL_27 */ "PPDB_A_TCAM_ACTION_SMALL_27",
    /* PPDB_A_TCAM_ACTION_SMALL_28 */ "PPDB_A_TCAM_ACTION_SMALL_28",
    /* PPDB_A_TCAM_ACTION_SMALL_29 */ "PPDB_A_TCAM_ACTION_SMALL_29",
    /* PPDB_A_TCAM_ACTION_SMALL_30 */ "PPDB_A_TCAM_ACTION_SMALL_30",
    /* PPDB_A_TCAM_ACTION_SMALL_31 */ "PPDB_A_TCAM_ACTION_SMALL_31",
    /* PPDB_A_TCAM_BANK          */ "PPDB_A_TCAM_BANK",
    /* PPDB_A_TCAM_BANK_COMMAND  */ "PPDB_A_TCAM_BANK_COMMAND",
    /* PPDB_A_TCAM_BANK_REPLY    */ "PPDB_A_TCAM_BANK_REPLY",
    /* PPDB_A_TCAM_ENTRY_PARITY  */ "PPDB_A_TCAM_ENTRY_PARITY",
    /* PPDB_A_TCAM_ENTRY_PARITY_SMALL_8 */ "PPDB_A_TCAM_ENTRY_PARITY_SMALL_8",
    /* PPDB_A_TCAM_ENTRY_PARITY_SMALL_9 */ "PPDB_A_TCAM_ENTRY_PARITY_SMALL_9",
    /* PPDB_A_TCAM_ENTRY_PARITY_SMALL_10 */ "PPDB_A_TCAM_ENTRY_PARITY_SMALL_10",
    /* PPDB_A_TCAM_ENTRY_PARITY_SMALL_11 */ "PPDB_A_TCAM_ENTRY_PARITY_SMALL_11",
    /* PPDB_A_TCAM_ENTRY_PARITY_SMALL_12 */ "PPDB_A_TCAM_ENTRY_PARITY_SMALL_12",
    /* PPDB_A_TCAM_ENTRY_PARITY_SMALL_13 */ "PPDB_A_TCAM_ENTRY_PARITY_SMALL_13",
    /* PPDB_A_TCAM_ENTRY_PARITY_SMALL_14 */ "PPDB_A_TCAM_ENTRY_PARITY_SMALL_14",
    /* PPDB_A_TCAM_ENTRY_PARITY_SMALL_15 */ "PPDB_A_TCAM_ENTRY_PARITY_SMALL_15",
    /* PPDB_A_TCAM_PD_PROFILE    */ "PPDB_A_TCAM_PD_PROFILE",
    /* PPDB_B_ISEM_ACDT_AUX      */ "PPDB_B_ISEM_ACDT_AUX",
    /* PPDB_B_ISEM_ACDT_H        */ "PPDB_B_ISEM_ACDT_H",
    /* PPDB_B_ISEM_KEYT_AUX      */ "PPDB_B_ISEM_KEYT_AUX",
    /* PPDB_B_ISEM_KEYT_PLDT_H   */ "PPDB_B_ISEM_KEYT_PLDT_H",
    /* PPDB_B_ISEM_MAA_CAM       */ "PPDB_B_ISEM_MAA_CAM",
    /* PPDB_B_ISEM_MAA_CAM_PAYLOAD */ "PPDB_B_ISEM_MAA_CAM_PAYLOAD",
    /* PPDB_B_ISEM_MANAGEMENT_MEMORY_H */ "PPDB_B_ISEM_MANAGEMENT_MEMORY_H",
    /* PPDB_B_ISEM_MANAGEMENT_REQUEST */ "PPDB_B_ISEM_MANAGEMENT_REQUEST",
    /* PPDB_B_ISEM_PLDT_AUX      */ "PPDB_B_ISEM_PLDT_AUX",
    /* PPDB_B_ISEM_STEP_TABLE    */ "PPDB_B_ISEM_STEP_TABLE",
    /* PPDB_B_LARGE_EM_ACDT_AUX  */ "PPDB_B_LARGE_EM_ACDT_AUX",
    /* PPDB_B_LARGE_EM_ACDT_H    */ "PPDB_B_LARGE_EM_ACDT_H",
    /* PPDB_B_LARGE_EM_ACDT_MASTER_H */ "PPDB_B_LARGE_EM_ACDT_MASTER_H",
    /* PPDB_B_LARGE_EM_AGET_AUX  */ "PPDB_B_LARGE_EM_AGET_AUX",
    /* PPDB_B_LARGE_EM_AGET_H    */ "PPDB_B_LARGE_EM_AGET_H",
    /* PPDB_B_LARGE_EM_AGING_CONFIGURATION_TABLE */ "PPDB_B_LARGE_EM_AGING_CONFIGURATION_TABLE",
    /* PPDB_B_LARGE_EM_AMSG_FIFO */ "PPDB_B_LARGE_EM_AMSG_FIFO",
    /* PPDB_B_LARGE_EM_FID_COUNTER_DB */ "PPDB_B_LARGE_EM_FID_COUNTER_DB",
    /* PPDB_B_LARGE_EM_FID_COUNTER_PROFILE_DB */ "PPDB_B_LARGE_EM_FID_COUNTER_PROFILE_DB",
    /* PPDB_B_LARGE_EM_FID_PROFILE_DB */ "PPDB_B_LARGE_EM_FID_PROFILE_DB",
    /* PPDB_B_LARGE_EM_FLUSH_DB  */ "PPDB_B_LARGE_EM_FLUSH_DB",
    /* PPDB_B_LARGE_EM_FMSG_FIFO */ "PPDB_B_LARGE_EM_FMSG_FIFO",
    /* PPDB_B_LARGE_EM_FORMAT_1  */ "PPDB_B_LARGE_EM_FORMAT_1",
    /* PPDB_B_LARGE_EM_FORMAT_2  */ "PPDB_B_LARGE_EM_FORMAT_2",
    /* PPDB_B_LARGE_EM_FORMAT_0_TYPE_0 */ "PPDB_B_LARGE_EM_FORMAT_0_TYPE_0",
    /* PPDB_B_LARGE_EM_FORMAT_3_TYPE_0 */ "PPDB_B_LARGE_EM_FORMAT_3_TYPE_0",
    /* PPDB_B_LARGE_EM_FORMAT_3_TYPE_1 */ "PPDB_B_LARGE_EM_FORMAT_3_TYPE_1",
    /* PPDB_B_LARGE_EM_FORMAT_SLB_COUNTER */ "PPDB_B_LARGE_EM_FORMAT_SLB_COUNTER",
    /* PPDB_B_LARGE_EM_KEYT_AUX  */ "PPDB_B_LARGE_EM_KEYT_AUX",
    /* PPDB_B_LARGE_EM_KEYT_PLDT_H */ "PPDB_B_LARGE_EM_KEYT_PLDT_H",
    /* PPDB_B_LARGE_EM_LEARN_FORMAT */ "PPDB_B_LARGE_EM_LEARN_FORMAT",
    /* PPDB_B_LARGE_EM_LOOKUP_BURST_FIFO */ "PPDB_B_LARGE_EM_LOOKUP_BURST_FIFO",
    /* PPDB_B_LARGE_EM_MAA_CAM   */ "PPDB_B_LARGE_EM_MAA_CAM",
    /* PPDB_B_LARGE_EM_MAA_CAM_PAYLOAD */ "PPDB_B_LARGE_EM_MAA_CAM_PAYLOAD",
    /* PPDB_B_LARGE_EM_MANAGEMENT_EVENT */ "PPDB_B_LARGE_EM_MANAGEMENT_EVENT",
    /* PPDB_B_LARGE_EM_MANAGEMENT_MEMORY_H */ "PPDB_B_LARGE_EM_MANAGEMENT_MEMORY_H",
    /* PPDB_B_LARGE_EM_MANAGEMENT_REPLY */ "PPDB_B_LARGE_EM_MANAGEMENT_REPLY",
    /* PPDB_B_LARGE_EM_MASTER_LOOKUP_BURST_FIFO */ "PPDB_B_LARGE_EM_MASTER_LOOKUP_BURST_FIFO",
    /* PPDB_B_LARGE_EM_MASTER_MANAGEMENT_EVENT */ "PPDB_B_LARGE_EM_MASTER_MANAGEMENT_EVENT",
    /* PPDB_B_LARGE_EM_PLDT_AUX  */ "PPDB_B_LARGE_EM_PLDT_AUX",
    /* PPDB_B_LARGE_EM_PORT_MINE_TABLE_LAG_PORT */ "PPDB_B_LARGE_EM_PORT_MINE_TABLE_LAG_PORT",
    /* PPDB_B_LARGE_EM_PORT_MINE_TABLE_PHYSICAL_PORT */ "PPDB_B_LARGE_EM_PORT_MINE_TABLE_PHYSICAL_PORT",
    /* PPDB_B_LARGE_EM_REQUEST_FIFO */ "PPDB_B_LARGE_EM_REQUEST_FIFO",
    /* PPDB_B_LARGE_EM_SLAVE_LOOKUP_BURST_FIFO */ "PPDB_B_LARGE_EM_SLAVE_LOOKUP_BURST_FIFO",
    /* PPDB_B_LARGE_EM_SLAVE_MANAGEMENT_EVENT */ "PPDB_B_LARGE_EM_SLAVE_MANAGEMENT_EVENT",
    /* PPDB_B_LARGE_EM_STEP_TABLE */ "PPDB_B_LARGE_EM_STEP_TABLE",
    /* PPDB_B_LEARN_FEC_POINTER  */ "PPDB_B_LEARN_FEC_POINTER",
    /* PPDB_B_LIF_TABLE          */ "PPDB_B_LIF_TABLE",
    /* PPDB_B_LIF_TABLE_AC_2_EEI */ "PPDB_B_LIF_TABLE_AC_2_EEI",
    /* PPDB_B_LIF_TABLE_AC_2_OUT_LIF */ "PPDB_B_LIF_TABLE_AC_2_OUT_LIF",
    /* PPDB_B_LIF_TABLE_AC_MP    */ "PPDB_B_LIF_TABLE_AC_MP",
    /* PPDB_B_LIF_TABLE_DOUBLE_DATA */ "PPDB_B_LIF_TABLE_DOUBLE_DATA",
    /* PPDB_B_LIF_TABLE_IP_TT    */ "PPDB_B_LIF_TABLE_IP_TT",
    /* PPDB_B_LIF_TABLE_ISID_MP  */ "PPDB_B_LIF_TABLE_ISID_MP",
    /* PPDB_B_LIF_TABLE_ISID_P2P */ "PPDB_B_LIF_TABLE_ISID_P2P",
    /* PPDB_B_LIF_TABLE_LABEL_DOUBLE_DATA */ "PPDB_B_LIF_TABLE_LABEL_DOUBLE_DATA",
    /* PPDB_B_LIF_TABLE_LABEL_PROTOCOL_OR_LSP */ "PPDB_B_LIF_TABLE_LABEL_PROTOCOL_OR_LSP",
    /* PPDB_B_LIF_TABLE_LABEL_PWE_MP */ "PPDB_B_LIF_TABLE_LABEL_PWE_MP",
    /* PPDB_B_LIF_TABLE_LABEL_PWE_P2P */ "PPDB_B_LIF_TABLE_LABEL_PWE_P2P",
    /* PPDB_B_LIF_TABLE_TRILL    */ "PPDB_B_LIF_TABLE_TRILL",
    /* PPDB_B_MACT_ACDT_SLAVE_H  */ "PPDB_B_MACT_ACDT_SLAVE_H",
    /* PPDB_B_SYSTEM_PORT_LAG    */ "PPDB_B_SYSTEM_PORT_LAG",
    /* PPDB_B_TYPE               */ "PPDB_B_TYPE",
    /* PP_CAM_RAM                */ "PP_CAM_RAM",
    /* PP_CPDM                   */ "PP_CPDM",
    /* PP_HASH_BIT_TEMPLATE      */ "PP_HASH_BIT_TEMPLATE",
    /* PP_HASH_BYTE_TEMPLATE     */ "PP_HASH_BYTE_TEMPLATE",
    /* PP_IQSM                   */ "PP_IQSM",
    /* PP_PORT_GPP_TRANSLATION_1 */ "PP_PORT_GPP_TRANSLATION_1",
    /* PP_PORT_GPP_TRANSLATION_2 */ "PP_PORT_GPP_TRANSLATION_2",
    /* PP_PORT_GPP_TRANSLATION_3 */ "PP_PORT_GPP_TRANSLATION_3",
    /* PP_PORT_GPP_TRANSLATION_4 */ "PP_PORT_GPP_TRANSLATION_4",
    /* PP_PORT_TO_PHYSICAL_PORT_MAP */ "PP_PORT_TO_PHYSICAL_PORT_MAP",
    /* PP_SQDM                   */ "PP_SQDM",
    /* PP_TCAM                   */ "PP_TCAM",
    /* PQP_DCM                   */ "PQP_DCM",
    /* PQP_DFM                   */ "PQP_DFM",
    /* PQP_DFM_TDM               */ "PQP_DFM_TDM",
    /* PQP_FDM                   */ "PQP_FDM",
    /* PQP_LCD                   */ "PQP_LCD",
    /* PQP_LCD_TDM               */ "PQP_LCD_TDM",
    /* PQP_OTM_ATTRIBUTES_TABLE_DEQ */ "PQP_OTM_ATTRIBUTES_TABLE_DEQ",
    /* PQP_OTM_ATTRIBUTES_TABLE_ENQ */ "PQP_OTM_ATTRIBUTES_TABLE_ENQ",
    /* PQP_PDM_1                 */ "PQP_PDM_1",
    /* PQP_PDM_2                 */ "PQP_PDM_2",
    /* PQP_RDM                   */ "PQP_RDM",
    /* PQP_TC_DP_MAP             */ "PQP_TC_DP_MAP",
    /* PQP_WDM                   */ "PQP_WDM",
    /* PRI_LUT                   */ "PRI_LUT",
    /* PROG_MEM                  */ "PROG_MEM",
    /* PR_ICC_LOOKUP_CORE_LOOKUP_RESULTS_TABLE */ "PR_ICC_LOOKUP_CORE_LOOKUP_RESULTS_TABLE",
    /* PR_ICC_LOOKUP_CORE_PORT_DEFAULTS_TABLE */ "PR_ICC_LOOKUP_CORE_PORT_DEFAULTS_TABLE",
    /* PR_ICC_LOOKUP_CORE_TCAM_TABLE */ "PR_ICC_LOOKUP_CORE_TCAM_TABLE",
    /* PR_IDP_POLICER_METER_BUCKET */ "PR_IDP_POLICER_METER_BUCKET",
    /* PR_IDP_POLICER_METER_CONFIG */ "PR_IDP_POLICER_METER_CONFIG",
    /* PTP_LABEL_RANGE_PROFILE_TABLE */ "PTP_LABEL_RANGE_PROFILE_TABLE",
    /* PTR_RESULTS_BUFFER_ISW1   */ "PTR_RESULTS_BUFFER_ISW1",
    /* PTR_RESULTS_BUFFER_ISW2   */ "PTR_RESULTS_BUFFER_ISW2",
    /* PTR_RESULTS_BUFFER_ISW1_PIPE0 */ "PTR_RESULTS_BUFFER_ISW1_PIPE0",
    /* PTR_RESULTS_BUFFER_ISW1_PIPE1 */ "PTR_RESULTS_BUFFER_ISW1_PIPE1",
    /* PTR_RESULTS_BUFFER_ISW1_PIPE2 */ "PTR_RESULTS_BUFFER_ISW1_PIPE2",
    /* PTR_RESULTS_BUFFER_ISW1_PIPE3 */ "PTR_RESULTS_BUFFER_ISW1_PIPE3",
    /* PTR_RESULTS_BUFFER_ISW2_PIPE0 */ "PTR_RESULTS_BUFFER_ISW2_PIPE0",
    /* PTR_RESULTS_BUFFER_ISW2_PIPE1 */ "PTR_RESULTS_BUFFER_ISW2_PIPE1",
    /* PTR_RESULTS_BUFFER_ISW2_PIPE2 */ "PTR_RESULTS_BUFFER_ISW2_PIPE2",
    /* PTR_RESULTS_BUFFER_ISW2_PIPE3 */ "PTR_RESULTS_BUFFER_ISW2_PIPE3",
    /* PTR_RESULTS_BUFFER_IVP    */ "PTR_RESULTS_BUFFER_IVP",
    /* PTR_RESULTS_BUFFER_IVP_PIPE0 */ "PTR_RESULTS_BUFFER_IVP_PIPE0",
    /* PTR_RESULTS_BUFFER_IVP_PIPE1 */ "PTR_RESULTS_BUFFER_IVP_PIPE1",
    /* PTR_RESULTS_BUFFER_IVP_PIPE2 */ "PTR_RESULTS_BUFFER_IVP_PIPE2",
    /* PTR_RESULTS_BUFFER_IVP_PIPE3 */ "PTR_RESULTS_BUFFER_IVP_PIPE3",
    /* PTS_DRAM_DBLF             */ "PTS_DRAM_DBLF",
    /* PTS_DRAM_DQCF             */ "PTS_DRAM_DQCF",
    /* PTS_PDQ_BLOCK_MATRIX      */ "PTS_PDQ_BLOCK_MATRIX",
    /* PTS_PER_PDQ_CFG           */ "PTS_PER_PDQ_CFG",
    /* PTS_PER_SHAPER_CFG        */ "PTS_PER_SHAPER_CFG",
    /* PTS_PER_WFQ_CFG           */ "PTS_PER_WFQ_CFG",
    /* PTS_PER_WFQ_MESH_CFG      */ "PTS_PER_WFQ_MESH_CFG",
    /* PTS_SHAPER_FMC_CFG        */ "PTS_SHAPER_FMC_CFG",
    /* PTS_SRAM_DQCF             */ "PTS_SRAM_DQCF",
    /* PUPFIFO_HI                */ "PUPFIFO_HI",
    /* PUPFIFO_LO                */ "PUPFIFO_LO",
    /* QBUFFSPROFILE             */ "QBUFFSPROFILE",
    /* QDEPTH_THRESH0            */ "QDEPTH_THRESH0",
    /* QDEPTH_THRESH1            */ "QDEPTH_THRESH1",
    /* QL_TABLE0                 */ "QL_TABLE0",
    /* QL_TABLE1                 */ "QL_TABLE1",
    /* QM_ALLOCATION_WATERMARK   */ "QM_ALLOCATION_WATERMARK",
    /* QM_BUFFER_STATE0          */ "QM_BUFFER_STATE0",
    /* QM_BUFFER_STATE2          */ "QM_BUFFER_STATE2",
    /* QM_BUFFER_STATE3          */ "QM_BUFFER_STATE3",
    /* QM_BUFFER_STATE_AGE       */ "QM_BUFFER_STATE_AGE",
    /* QM_DEQUEUE_CONTEXT0       */ "QM_DEQUEUE_CONTEXT0",
    /* QM_DEQUEUE_CONTEXT1       */ "QM_DEQUEUE_CONTEXT1",
    /* QM_DEST_QUEUE_HEADPTR     */ "QM_DEST_QUEUE_HEADPTR",
    /* QM_DEST_QUEUE_STATE       */ "QM_DEST_QUEUE_STATE",
    /* QM_DQ_NEXT_BUFFER         */ "QM_DQ_NEXT_BUFFER",
    /* QM_EGRESS_BUFFER_STATE1   */ "QM_EGRESS_BUFFER_STATE1",
    /* QM_FREE_PAGE_FIFO0        */ "QM_FREE_PAGE_FIFO0",
    /* QM_FREE_PAGE_FIFO1        */ "QM_FREE_PAGE_FIFO1",
    /* QM_FREE_PAGE_FIFO2        */ "QM_FREE_PAGE_FIFO2",
    /* QM_FREE_PAGE_FIFO3        */ "QM_FREE_PAGE_FIFO3",
    /* QM_FREE_PAGE_FIFO4        */ "QM_FREE_PAGE_FIFO4",
    /* QM_INGRESS_BUFFER_STATE1  */ "QM_INGRESS_BUFFER_STATE1",
    /* QM_NEXT_PAGE              */ "QM_NEXT_PAGE",
    /* QM_PAGE_ROTATION          */ "QM_PAGE_ROTATION",
    /* QM_REPLICATION_CONTEXT    */ "QM_REPLICATION_CONTEXT",
    /* QM_REPLICATION_DEREF      */ "QM_REPLICATION_DEREF",
    /* QM_REPLICATION_LRP_STATE  */ "QM_REPLICATION_LRP_STATE",
    /* QM_REPLICATION_REF        */ "QM_REPLICATION_REF",
    /* QM_REPLICATION_REP_COPY   */ "QM_REPLICATION_REP_COPY",
    /* QM_SCOREBOARD0            */ "QM_SCOREBOARD0",
    /* QM_SCOREBOARD1            */ "QM_SCOREBOARD1",
    /* QM_SOURCE_QUEUE           */ "QM_SOURCE_QUEUE",
    /* QM_SOURCE_QUEUE_CONFIG    */ "QM_SOURCE_QUEUE_CONFIG",
    /* QM_SOURCE_QUEUE_HEADPTR   */ "QM_SOURCE_QUEUE_HEADPTR",
    /* QM_SOURCE_QUEUE_STATE0    */ "QM_SOURCE_QUEUE_STATE0",
    /* QM_SOURCE_QUEUE_STATE1    */ "QM_SOURCE_QUEUE_STATE1",
    /* QM_SQ_NEXT_BUFFER         */ "QM_SQ_NEXT_BUFFER",
    /* QRH_CUCT                  */ "QRH_CUCT",
    /* QRH_DLLU                  */ "QRH_DLLU",
    /* QRH_DUCT                  */ "QRH_DUCT",
    /* QRH_FFLB                  */ "QRH_FFLB",
    /* QRH_MCLBT                 */ "QRH_MCLBT",
    /* QRH_MCSFF                 */ "QRH_MCSFF",
    /* QRH_MNOL                  */ "QRH_MNOL",
    /* QRH_RESERVED_21           */ "QRH_RESERVED_21",
    /* QRH_RESERVED_22           */ "QRH_RESERVED_22",
    /* QRH_RESERVED_23           */ "QRH_RESERVED_23",
    /* QUEUE_MAP                 */ "QUEUE_MAP",
    /* QUEUE_PARAMETER_HI        */ "QUEUE_PARAMETER_HI",
    /* QUEUE_PARAMETER_LO        */ "QUEUE_PARAMETER_LO",
    /* QUEUE_STATE_HI            */ "QUEUE_STATE_HI",
    /* QUEUE_STATE_LO            */ "QUEUE_STATE_LO",
    /* QUEUE_TO_SC_0             */ "QUEUE_TO_SC_0",
    /* QUEUE_TO_SC_1             */ "QUEUE_TO_SC_1",
    /* QUEUE_TO_SC_2             */ "QUEUE_TO_SC_2",
    /* QUEUE_TO_SC_3             */ "QUEUE_TO_SC_3",
    /* Q_MAX_BUFFS               */ "Q_MAX_BUFFS",
    /* Q_MIN_BUFFS               */ "Q_MIN_BUFFS",
    /* Q_SCHED_L0_ACCUM_COMP_MEM */ "Q_SCHED_L0_ACCUM_COMP_MEM",
    /* Q_SCHED_L0_ACCUM_COMP_MEM_PIPE0 */ "Q_SCHED_L0_ACCUM_COMP_MEM_PIPE0",
    /* Q_SCHED_L0_ACCUM_COMP_MEM_PIPE1 */ "Q_SCHED_L0_ACCUM_COMP_MEM_PIPE1",
    /* Q_SCHED_L0_ACCUM_COMP_MEM_PIPE2 */ "Q_SCHED_L0_ACCUM_COMP_MEM_PIPE2",
    /* Q_SCHED_L0_ACCUM_COMP_MEM_PIPE3 */ "Q_SCHED_L0_ACCUM_COMP_MEM_PIPE3",
    /* Q_SCHED_L0_CREDIT_MEM     */ "Q_SCHED_L0_CREDIT_MEM",
    /* Q_SCHED_L0_CREDIT_MEM_PIPE0 */ "Q_SCHED_L0_CREDIT_MEM_PIPE0",
    /* Q_SCHED_L0_CREDIT_MEM_PIPE1 */ "Q_SCHED_L0_CREDIT_MEM_PIPE1",
    /* Q_SCHED_L0_CREDIT_MEM_PIPE2 */ "Q_SCHED_L0_CREDIT_MEM_PIPE2",
    /* Q_SCHED_L0_CREDIT_MEM_PIPE3 */ "Q_SCHED_L0_CREDIT_MEM_PIPE3",
    /* Q_SCHED_L0_WEIGHT_MEM     */ "Q_SCHED_L0_WEIGHT_MEM",
    /* Q_SCHED_L0_WEIGHT_MEM_PIPE0 */ "Q_SCHED_L0_WEIGHT_MEM_PIPE0",
    /* Q_SCHED_L0_WEIGHT_MEM_PIPE1 */ "Q_SCHED_L0_WEIGHT_MEM_PIPE1",
    /* Q_SCHED_L0_WEIGHT_MEM_PIPE2 */ "Q_SCHED_L0_WEIGHT_MEM_PIPE2",
    /* Q_SCHED_L0_WEIGHT_MEM_PIPE3 */ "Q_SCHED_L0_WEIGHT_MEM_PIPE3",
    /* Q_SCHED_L1_ACCUM_COMP_MEM */ "Q_SCHED_L1_ACCUM_COMP_MEM",
    /* Q_SCHED_L1_ACCUM_COMP_MEM_PIPE0 */ "Q_SCHED_L1_ACCUM_COMP_MEM_PIPE0",
    /* Q_SCHED_L1_ACCUM_COMP_MEM_PIPE1 */ "Q_SCHED_L1_ACCUM_COMP_MEM_PIPE1",
    /* Q_SCHED_L1_ACCUM_COMP_MEM_PIPE2 */ "Q_SCHED_L1_ACCUM_COMP_MEM_PIPE2",
    /* Q_SCHED_L1_ACCUM_COMP_MEM_PIPE3 */ "Q_SCHED_L1_ACCUM_COMP_MEM_PIPE3",
    /* Q_SCHED_L1_CREDIT_MEM     */ "Q_SCHED_L1_CREDIT_MEM",
    /* Q_SCHED_L1_CREDIT_MEM_PIPE0 */ "Q_SCHED_L1_CREDIT_MEM_PIPE0",
    /* Q_SCHED_L1_CREDIT_MEM_PIPE1 */ "Q_SCHED_L1_CREDIT_MEM_PIPE1",
    /* Q_SCHED_L1_CREDIT_MEM_PIPE2 */ "Q_SCHED_L1_CREDIT_MEM_PIPE2",
    /* Q_SCHED_L1_CREDIT_MEM_PIPE3 */ "Q_SCHED_L1_CREDIT_MEM_PIPE3",
    /* Q_SCHED_L1_WEIGHT_MEM     */ "Q_SCHED_L1_WEIGHT_MEM",
    /* Q_SCHED_L1_WEIGHT_MEM_PIPE0 */ "Q_SCHED_L1_WEIGHT_MEM_PIPE0",
    /* Q_SCHED_L1_WEIGHT_MEM_PIPE1 */ "Q_SCHED_L1_WEIGHT_MEM_PIPE1",
    /* Q_SCHED_L1_WEIGHT_MEM_PIPE2 */ "Q_SCHED_L1_WEIGHT_MEM_PIPE2",
    /* Q_SCHED_L1_WEIGHT_MEM_PIPE3 */ "Q_SCHED_L1_WEIGHT_MEM_PIPE3",
    /* Q_SCHED_L2_ACCUM_COMP_MEM */ "Q_SCHED_L2_ACCUM_COMP_MEM",
    /* Q_SCHED_L2_ACCUM_COMP_MEM_PIPE0 */ "Q_SCHED_L2_ACCUM_COMP_MEM_PIPE0",
    /* Q_SCHED_L2_ACCUM_COMP_MEM_PIPE1 */ "Q_SCHED_L2_ACCUM_COMP_MEM_PIPE1",
    /* Q_SCHED_L2_ACCUM_COMP_MEM_PIPE2 */ "Q_SCHED_L2_ACCUM_COMP_MEM_PIPE2",
    /* Q_SCHED_L2_ACCUM_COMP_MEM_PIPE3 */ "Q_SCHED_L2_ACCUM_COMP_MEM_PIPE3",
    /* Q_SCHED_L2_CREDIT_MEM     */ "Q_SCHED_L2_CREDIT_MEM",
    /* Q_SCHED_L2_CREDIT_MEM_PIPE0 */ "Q_SCHED_L2_CREDIT_MEM_PIPE0",
    /* Q_SCHED_L2_CREDIT_MEM_PIPE1 */ "Q_SCHED_L2_CREDIT_MEM_PIPE1",
    /* Q_SCHED_L2_CREDIT_MEM_PIPE2 */ "Q_SCHED_L2_CREDIT_MEM_PIPE2",
    /* Q_SCHED_L2_CREDIT_MEM_PIPE3 */ "Q_SCHED_L2_CREDIT_MEM_PIPE3",
    /* RANDGEN                   */ "RANDGEN",
    /* RANDOM_RRLB_HG_TRUNK_MEMBER */ "RANDOM_RRLB_HG_TRUNK_MEMBER",
    /* RATE_DELTA_MAX            */ "RATE_DELTA_MAX",
    /* RAW_ENTRY_TABLE           */ "RAW_ENTRY_TABLE",
    /* RAW_HITBIT_TABLE          */ "RAW_HITBIT_TABLE",
    /* RDB_BANK_0_0              */ "RDB_BANK_0_0",
    /* RDB_BANK_0_1              */ "RDB_BANK_0_1",
    /* RDB_BANK_1_0              */ "RDB_BANK_1_0",
    /* RDB_BANK_1_1              */ "RDB_BANK_1_1",
    /* RDB_BANK_2_0              */ "RDB_BANK_2_0",
    /* RDB_BANK_2_1              */ "RDB_BANK_2_1",
    /* RDB_BANK_3_0              */ "RDB_BANK_3_0",
    /* RDB_BANK_3_1              */ "RDB_BANK_3_1",
    /* RDB_CEL                   */ "RDB_CEL",
    /* RDB_CONTEXT               */ "RDB_CONTEXT",
    /* RDB_CXT_AB                */ "RDB_CXT_AB",
    /* RDB_CXT_CD                */ "RDB_CXT_CD",
    /* RDB_FCP_0                 */ "RDB_FCP_0",
    /* RDB_FCP_1                 */ "RDB_FCP_1",
    /* RDB_FCP_2                 */ "RDB_FCP_2",
    /* RDB_FCP_3                 */ "RDB_FCP_3",
    /* RDB_PKT                   */ "RDB_PKT",
    /* RDB_QUEUE                 */ "RDB_QUEUE",
    /* REPLICATION_FIFO_BANK0    */ "REPLICATION_FIFO_BANK0",
    /* REPLICATION_FIFO_BANK1    */ "REPLICATION_FIFO_BANK1",
    /* REPLICATION_FIFO_BANK0_XPE0 */ "REPLICATION_FIFO_BANK0_XPE0",
    /* REPLICATION_FIFO_BANK0_XPE1 */ "REPLICATION_FIFO_BANK0_XPE1",
    /* REPLICATION_FIFO_BANK0_XPE2 */ "REPLICATION_FIFO_BANK0_XPE2",
    /* REPLICATION_FIFO_BANK0_XPE3 */ "REPLICATION_FIFO_BANK0_XPE3",
    /* REPLICATION_FIFO_BANK1_XPE0 */ "REPLICATION_FIFO_BANK1_XPE0",
    /* REPLICATION_FIFO_BANK1_XPE1 */ "REPLICATION_FIFO_BANK1_XPE1",
    /* REPLICATION_FIFO_BANK1_XPE2 */ "REPLICATION_FIFO_BANK1_XPE2",
    /* REPLICATION_FIFO_BANK1_XPE3 */ "REPLICATION_FIFO_BANK1_XPE3",
    /* RESPONSIVE_PROTOCOL_MATCH */ "RESPONSIVE_PROTOCOL_MATCH",
    /* RH_ECMP_DROPS             */ "RH_ECMP_DROPS",
    /* RH_ECMP_DROPS_X           */ "RH_ECMP_DROPS_X",
    /* RH_ECMP_DROPS_Y           */ "RH_ECMP_DROPS_Y",
    /* RH_ECMP_ETHERTYPE_ELIGIBILITY_MAP */ "RH_ECMP_ETHERTYPE_ELIGIBILITY_MAP",
    /* RH_ECMP_FLOWSET           */ "RH_ECMP_FLOWSET",
    /* RH_HGT_DROPS              */ "RH_HGT_DROPS",
    /* RH_HGT_DROPS_X            */ "RH_HGT_DROPS_X",
    /* RH_HGT_DROPS_Y            */ "RH_HGT_DROPS_Y",
    /* RH_HGT_ETHERTYPE_ELIGIBILITY_MAP */ "RH_HGT_ETHERTYPE_ELIGIBILITY_MAP",
    /* RH_HGT_FLOWSET            */ "RH_HGT_FLOWSET",
    /* RH_HGT_GROUP_CONTROL      */ "RH_HGT_GROUP_CONTROL",
    /* RH_LAG_DROPS              */ "RH_LAG_DROPS",
    /* RH_LAG_DROPS_X            */ "RH_LAG_DROPS_X",
    /* RH_LAG_DROPS_Y            */ "RH_LAG_DROPS_Y",
    /* RH_LAG_ETHERTYPE_ELIGIBILITY_MAP */ "RH_LAG_ETHERTYPE_ELIGIBILITY_MAP",
    /* RH_LAG_FLOWSET            */ "RH_LAG_FLOWSET",
    /* RMEP                      */ "RMEP",
    /* RQE_FREE_LIST             */ "RQE_FREE_LIST",
    /* RQE_FREE_LIST_XPE0        */ "RQE_FREE_LIST_XPE0",
    /* RQE_FREE_LIST_XPE1        */ "RQE_FREE_LIST_XPE1",
    /* RQE_FREE_LIST_XPE2        */ "RQE_FREE_LIST_XPE2",
    /* RQE_FREE_LIST_XPE3        */ "RQE_FREE_LIST_XPE3",
    /* RQE_LINK_LIST             */ "RQE_LINK_LIST",
    /* RQE_LINK_LIST_XPE0        */ "RQE_LINK_LIST_XPE0",
    /* RQE_LINK_LIST_XPE1        */ "RQE_LINK_LIST_XPE1",
    /* RQE_LINK_LIST_XPE2        */ "RQE_LINK_LIST_XPE2",
    /* RQE_LINK_LIST_XPE3        */ "RQE_LINK_LIST_XPE3",
    /* RQP_CRM                   */ "RQP_CRM",
    /* RQP_FCM                   */ "RQP_FCM",
    /* RQP_FRM                   */ "RQP_FRM",
    /* RQP_HDR_FIFO              */ "RQP_HDR_FIFO",
    /* RQP_MBYPASS               */ "RQP_MBYPASS",
    /* RQP_MC_SP_TC_MAP          */ "RQP_MC_SP_TC_MAP",
    /* RQP_MSC                   */ "RQP_MSC",
    /* RQP_PCM                   */ "RQP_PCM",
    /* RQP_PRD                   */ "RQP_PRD",
    /* RQP_PRF                   */ "RQP_PRF",
    /* RQP_PRT                   */ "RQP_PRT",
    /* RQP_RCM                   */ "RQP_RCM",
    /* RQP_RPDM                  */ "RQP_RPDM",
    /* RQP_RPDMHDR               */ "RQP_RPDMHDR",
    /* RQP_RSM                   */ "RQP_RSM",
    /* RQP_SEGM                  */ "RQP_SEGM",
    /* RQP_TSM                   */ "RQP_TSM",
    /* RQP_USM                   */ "RQP_USM",
    /* RTAG7_FLOW_BASED_HASH     */ "RTAG7_FLOW_BASED_HASH",
    /* RTAG7_PORT_BASED_HASH     */ "RTAG7_PORT_BASED_HASH",
    /* RTP_CRMA                  */ "RTP_CRMA",
    /* RTP_CUCT                  */ "RTP_CUCT",
    /* RTP_DLLUP                 */ "RTP_DLLUP",
    /* RTP_DLLUS                 */ "RTP_DLLUS",
    /* RTP_DRMA                  */ "RTP_DRMA",
    /* RTP_DUCTP                 */ "RTP_DUCTP",
    /* RTP_DUCTS                 */ "RTP_DUCTS",
    /* RTP_FFLBP                 */ "RTP_FFLBP",
    /* RTP_FFLBS                 */ "RTP_FFLBS",
    /* RTP_FLGM                  */ "RTP_FLGM",
    /* RTP_GCILBT                */ "RTP_GCILBT",
    /* RTP_MCLBTP                */ "RTP_MCLBTP",
    /* RTP_MCLBTS                */ "RTP_MCLBTS",
    /* RTP_MCSFFP                */ "RTP_MCSFFP",
    /* RTP_MCT                   */ "RTP_MCT",
    /* RTP_MEM_800000            */ "RTP_MEM_800000",
    /* RTP_MEM_900000            */ "RTP_MEM_900000",
    /* RTP_MEM_1100000           */ "RTP_MEM_1100000",
    /* RTP_MEM_A00000            */ "RTP_MEM_A00000",
    /* RTP_MEM_C00000            */ "RTP_MEM_C00000",
    /* RTP_MEM_D00000            */ "RTP_MEM_D00000",
    /* RTP_MNOLG                 */ "RTP_MNOLG",
    /* RTP_MNOLP                 */ "RTP_MNOLP",
    /* RTP_MNOLR                 */ "RTP_MNOLR",
    /* RTP_MULTI_CAST_TABLE_UPDATE */ "RTP_MULTI_CAST_TABLE_UPDATE",
    /* RTP_MULTI_TB              */ "RTP_MULTI_TB",
    /* RTP_RCGLBT                */ "RTP_RCGLBT",
    /* RTP_RESERVED_21           */ "RTP_RESERVED_21",
    /* RTP_RESERVED_22           */ "RTP_RESERVED_22",
    /* RTP_RESERVED_23           */ "RTP_RESERVED_23",
    /* RTP_RMHMT                 */ "RTP_RMHMT",
    /* RTP_RRMA                  */ "RTP_RRMA",
    /* RTP_SCTINC                */ "RTP_SCTINC",
    /* RTP_SGR                   */ "RTP_SGR",
    /* RTP_SLSCT                 */ "RTP_SLSCT",
    /* RTP_TOTSF                 */ "RTP_TOTSF",
    /* RTP_UNICAST_DISTRIBUTION_MEMORY */ "RTP_UNICAST_DISTRIBUTION_MEMORY",
    /* RTP_UNICAST_DISTRIBUTION_MEMORY_FOR_CTRL_CELLS */ "RTP_UNICAST_DISTRIBUTION_MEMORY_FOR_CTRL_CELLS",
    /* RTP_UNICAST_DISTRIBUTION_MEMORY_FOR_DATA_CELLS */ "RTP_UNICAST_DISTRIBUTION_MEMORY_FOR_DATA_CELLS",
    /* RT_BK                     */ "RT_BK",
    /* RT_FM                     */ "RT_FM",
    /* RT_FS                     */ "RT_FS",
    /* RT_IF                     */ "RT_IF",
    /* RT_ST                     */ "RT_ST",
    /* RXBADTAGPKTS              */ "RXBADTAGPKTS",
    /* RXLP_CHANNEL_CONTROL_BUFFER */ "RXLP_CHANNEL_CONTROL_BUFFER",
    /* RXLP_DEBUG_COUNTER0       */ "RXLP_DEBUG_COUNTER0",
    /* RXLP_DEBUG_COUNTER1       */ "RXLP_DEBUG_COUNTER1",
    /* RXLP_DEBUG_COUNTER2       */ "RXLP_DEBUG_COUNTER2",
    /* RXLP_DEBUG_COUNTER3       */ "RXLP_DEBUG_COUNTER3",
    /* RXLP_DEBUG_COUNTER4       */ "RXLP_DEBUG_COUNTER4",
    /* RXLP_DEBUG_COUNTER5       */ "RXLP_DEBUG_COUNTER5",
    /* RXLP_DEBUG_COUNTER6       */ "RXLP_DEBUG_COUNTER6",
    /* RXLP_DEBUG_COUNTER7       */ "RXLP_DEBUG_COUNTER7",
    /* RXLP_DEBUG_COUNTER8       */ "RXLP_DEBUG_COUNTER8",
    /* RXLP_DEBUG_COUNTER9       */ "RXLP_DEBUG_COUNTER9",
    /* RXLP_DEBUG_COUNTER10      */ "RXLP_DEBUG_COUNTER10",
    /* RXLP_DEBUG_COUNTER11      */ "RXLP_DEBUG_COUNTER11",
    /* RXLP_DFC_MSG_BIT_REMAP_PORT_0 */ "RXLP_DFC_MSG_BIT_REMAP_PORT_0",
    /* RXLP_DFC_MSG_BIT_REMAP_PORT_1 */ "RXLP_DFC_MSG_BIT_REMAP_PORT_1",
    /* RXLP_DFC_MSG_BIT_REMAP_PORT_2 */ "RXLP_DFC_MSG_BIT_REMAP_PORT_2",
    /* RXLP_DFC_MSG_BIT_REMAP_PORT_3 */ "RXLP_DFC_MSG_BIT_REMAP_PORT_3",
    /* RXLP_ERROR_ACTION_MAP_DATA */ "RXLP_ERROR_ACTION_MAP_DATA",
    /* RXLP_ERROR_ACTION_MAP_TCAM */ "RXLP_ERROR_ACTION_MAP_TCAM",
    /* RXLP_INTERNAL_STREAM_MAP_PORT_0 */ "RXLP_INTERNAL_STREAM_MAP_PORT_0",
    /* RXLP_INTERNAL_STREAM_MAP_PORT_1 */ "RXLP_INTERNAL_STREAM_MAP_PORT_1",
    /* RXLP_INTERNAL_STREAM_MAP_PORT_2 */ "RXLP_INTERNAL_STREAM_MAP_PORT_2",
    /* RXLP_INTERNAL_STREAM_MAP_PORT_3 */ "RXLP_INTERNAL_STREAM_MAP_PORT_3",
    /* RXLP_INTR_DATA_MEM        */ "RXLP_INTR_DATA_MEM",
    /* RXLP_MAX_FRAME_SIZE       */ "RXLP_MAX_FRAME_SIZE",
    /* RXNOSCIPKTS               */ "RXNOSCIPKTS",
    /* RXNOTAGPKTS               */ "RXNOTAGPKTS",
    /* RXSAINVLDPKTS             */ "RXSAINVLDPKTS",
    /* RXSANOTUSINGSAPKTS        */ "RXSANOTUSINGSAPKTS",
    /* RXSANOTVLDPKTS            */ "RXSANOTVLDPKTS",
    /* RXSAOKPKTS                */ "RXSAOKPKTS",
    /* RXSAUNUSEDSAPKTS          */ "RXSAUNUSEDSAPKTS",
    /* RXSCDCRPTBYT              */ "RXSCDCRPTBYT",
    /* RXSCDLYPKTS               */ "RXSCDLYPKTS",
    /* RXSCINVLDPKTS             */ "RXSCINVLDPKTS",
    /* RXSCLATEPKTS              */ "RXSCLATEPKTS",
    /* RXSCNOTUSINGSAPKTS        */ "RXSCNOTUSINGSAPKTS",
    /* RXSCNOTVLDPKTS            */ "RXSCNOTVLDPKTS",
    /* RXSCOKPKTS                */ "RXSCOKPKTS",
    /* RXSCUNCHKPKTS             */ "RXSCUNCHKPKTS",
    /* RXSCUNUSEDSAPKTS          */ "RXSCUNUSEDSAPKTS",
    /* RXSCVLDTBYT               */ "RXSCVLDTBYT",
    /* RXUNKNOWNSCIPKTS          */ "RXUNKNOWNSCIPKTS",
    /* RXUNTAGPKTS               */ "RXUNTAGPKTS",
    /* RX_PROT_GROUP_TABLE       */ "RX_PROT_GROUP_TABLE",
    /* RX_PROT_GROUP_TABLE_1     */ "RX_PROT_GROUP_TABLE_1",
    /* RX_PROT_GROUP_TABLE_1_DMA */ "RX_PROT_GROUP_TABLE_1_DMA",
    /* RX_PROT_GROUP_TABLE_DMA   */ "RX_PROT_GROUP_TABLE_DMA",
    /* SCH_BFC_FLOW_BULK_DESCRIPTOR_BFBD */ "SCH_BFC_FLOW_BULK_DESCRIPTOR_BFBD",
    /* SCH_BFC_FLOW_MAPPING_RULES_BFMR */ "SCH_BFC_FLOW_MAPPING_RULES_BFMR",
    /* SCH_BUCKET_DEFICIT_BDF    */ "SCH_BUCKET_DEFICIT_BDF",
    /* SCH_BUCKET_DEFICIT__BDF   */ "SCH_BUCKET_DEFICIT__BDF",
    /* SCH_CH_NIF_CALENDAR_CONFIGURATION_CNCC */ "SCH_CH_NIF_CALENDAR_CONFIGURATION_CNCC",
    /* SCH_CH_NIF_CALENDAR_CONFIGURATION__CNCC */ "SCH_CH_NIF_CALENDAR_CONFIGURATION__CNCC",
    /* SCH_CH_NIF_RATES_CONFIGURATION_CNRC */ "SCH_CH_NIF_RATES_CONFIGURATION_CNRC",
    /* SCH_CH_NIF_RATES_CONFIGURATION__CNRC */ "SCH_CH_NIF_RATES_CONFIGURATION__CNRC",
    /* SCH_CIR_SHAPERS_DYNAMIC_TABEL_CSDT */ "SCH_CIR_SHAPERS_DYNAMIC_TABEL_CSDT",
    /* SCH_CIR_SHAPERS_STATIC_TABEL_CSST */ "SCH_CIR_SHAPERS_STATIC_TABEL_CSST",
    /* SCH_CIR_SHAPERS_STATIC_TABEL__CSST */ "SCH_CIR_SHAPERS_STATIC_TABEL__CSST",
    /* SCH_CIR_SHAPER_CALENDAR_CSC */ "SCH_CIR_SHAPER_CALENDAR_CSC",
    /* SCH_CIR_SHAPER_CALENDAR__CSC */ "SCH_CIR_SHAPER_CALENDAR__CSC",
    /* SCH_CL_SCHEDULERS_CONFIGURATION_SCC */ "SCH_CL_SCHEDULERS_CONFIGURATION_SCC",
    /* SCH_CL_SCHEDULERS_CONFIGURATION__SCC */ "SCH_CL_SCHEDULERS_CONFIGURATION__SCC",
    /* SCH_CL_SCHEDULERS_TYPE_SCT */ "SCH_CL_SCHEDULERS_TYPE_SCT",
    /* SCH_CL_SCHEDULERS_TYPE__SCT */ "SCH_CL_SCHEDULERS_TYPE__SCT",
    /* SCH_DEVICE_RATE_MEMORY_DRM */ "SCH_DEVICE_RATE_MEMORY_DRM",
    /* SCH_DEVICE_RATE_MEMORY__DRM */ "SCH_DEVICE_RATE_MEMORY__DRM",
    /* SCH_DSP_2_PORT_MAP_DSPP   */ "SCH_DSP_2_PORT_MAP_DSPP",
    /* SCH_DSP_2_PORT_MAP__DSPP  */ "SCH_DSP_2_PORT_MAP__DSPP",
    /* SCH_DUAL_SHAPER_MEMORY_DSM */ "SCH_DUAL_SHAPER_MEMORY_DSM",
    /* SCH_DUAL_SHAPER_MEMORY__DSM */ "SCH_DUAL_SHAPER_MEMORY__DSM",
    /* SCH_DYNAMIC_FLOW_BFC_TABLE_DFBT */ "SCH_DYNAMIC_FLOW_BFC_TABLE_DFBT",
    /* SCH_FC_MAP_FCM            */ "SCH_FC_MAP_FCM",
    /* SCH_FC_MAP__FCM           */ "SCH_FC_MAP__FCM",
    /* SCH_FLOW_DESCRIPTOR_MEMORY_STATIC_FDMS */ "SCH_FLOW_DESCRIPTOR_MEMORY_STATIC_FDMS",
    /* SCH_FLOW_DESCRIPTOR_MEMORY_STATIC__FDMS */ "SCH_FLOW_DESCRIPTOR_MEMORY_STATIC__FDMS",
    /* SCH_FLOW_GROUP_MEMORY_FGM */ "SCH_FLOW_GROUP_MEMORY_FGM",
    /* SCH_FLOW_GROUP_MEMORY__FGM */ "SCH_FLOW_GROUP_MEMORY__FGM",
    /* SCH_FLOW_INSTALLED_MEMORY_FIM */ "SCH_FLOW_INSTALLED_MEMORY_FIM",
    /* SCH_FLOW_INSTALLED_MEMORY__FIM */ "SCH_FLOW_INSTALLED_MEMORY__FIM",
    /* SCH_FLOW_STATUS_MEMORY_FSM */ "SCH_FLOW_STATUS_MEMORY_FSM",
    /* SCH_FLOW_STATUS_MEMORY_FSM_B */ "SCH_FLOW_STATUS_MEMORY_FSM_B",
    /* SCH_FLOW_STATUS_MEMORY__FSM */ "SCH_FLOW_STATUS_MEMORY__FSM",
    /* SCH_FLOW_SUB_FLOW_FSF     */ "SCH_FLOW_SUB_FLOW_FSF",
    /* SCH_FLOW_SUB_FLOW__FSF    */ "SCH_FLOW_SUB_FLOW__FSF",
    /* SCH_FLOW_TO_FIP_MAPPING_FFM */ "SCH_FLOW_TO_FIP_MAPPING_FFM",
    /* SCH_FLOW_TO_FIP_MAPPING__FFM */ "SCH_FLOW_TO_FIP_MAPPING__FFM",
    /* SCH_FLOW_TO_QUEUE_MAPPING_FQM */ "SCH_FLOW_TO_QUEUE_MAPPING_FQM",
    /* SCH_FLOW_TO_QUEUE_MAPPING__FQM */ "SCH_FLOW_TO_QUEUE_MAPPING__FQM",
    /* SCH_FORCE_STATUS_MESSAGE  */ "SCH_FORCE_STATUS_MESSAGE",
    /* SCH_HR_SCHEDULER_CONFIGURATION_SHC */ "SCH_HR_SCHEDULER_CONFIGURATION_SHC",
    /* SCH_HR_SCHEDULER_CONFIGURATION__SHC */ "SCH_HR_SCHEDULER_CONFIGURATION__SHC",
    /* SCH_MAX_PORT_QUEUE_SIZE_MPQS */ "SCH_MAX_PORT_QUEUE_SIZE_MPQS",
    /* SCH_MEM_01300000          */ "SCH_MEM_01300000",
    /* SCH_MEM_01400000          */ "SCH_MEM_01400000",
    /* SCH_MEM_01500000          */ "SCH_MEM_01500000",
    /* SCH_MEM_01600000          */ "SCH_MEM_01600000",
    /* SCH_MEM_01700000          */ "SCH_MEM_01700000",
    /* SCH_MEM_01800000          */ "SCH_MEM_01800000",
    /* SCH_MEM_01900000          */ "SCH_MEM_01900000",
    /* SCH_MEM_03000000          */ "SCH_MEM_03000000",
    /* SCH_MEM_03100000          */ "SCH_MEM_03100000",
    /* SCH_MEM_03200000          */ "SCH_MEM_03200000",
    /* SCH_MEM_03300000          */ "SCH_MEM_03300000",
    /* SCH_MEM_03400000          */ "SCH_MEM_03400000",
    /* SCH_MEM_03500000          */ "SCH_MEM_03500000",
    /* SCH_MEM_04700000          */ "SCH_MEM_04700000",
    /* SCH_MEM_07100000          */ "SCH_MEM_07100000",
    /* SCH_MEM_07300000          */ "SCH_MEM_07300000",
    /* SCH_MEM_07500000          */ "SCH_MEM_07500000",
    /* SCH_MEM_30000000          */ "SCH_MEM_30000000",
    /* SCH_MEM_01A00000          */ "SCH_MEM_01A00000",
    /* SCH_MEM_01B00000          */ "SCH_MEM_01B00000",
    /* SCH_MEM_01C00000          */ "SCH_MEM_01C00000",
    /* SCH_MEM_01F00000          */ "SCH_MEM_01F00000",
    /* SCH_MEM_03A00000          */ "SCH_MEM_03A00000",
    /* SCH_MEM_03B00000          */ "SCH_MEM_03B00000",
    /* SCH_MEM_03C00000          */ "SCH_MEM_03C00000",
    /* SCH_MEM_03D00000          */ "SCH_MEM_03D00000",
    /* SCH_MEM_03E00000          */ "SCH_MEM_03E00000",
    /* SCH_MEM_03F00000          */ "SCH_MEM_03F00000",
    /* SCH_MEM_04A00000          */ "SCH_MEM_04A00000",
    /* SCH_MEM_04D00000          */ "SCH_MEM_04D00000",
    /* SCH_ONE_PORT_NIF_CONFIGURATION_OPNC */ "SCH_ONE_PORT_NIF_CONFIGURATION_OPNC",
    /* SCH_ONE_PORT_NIF_CONFIGURATION__OPNC */ "SCH_ONE_PORT_NIF_CONFIGURATION__OPNC",
    /* SCH_PIR_SHAPERS_DYNAMIC_TABEL_PSDT */ "SCH_PIR_SHAPERS_DYNAMIC_TABEL_PSDT",
    /* SCH_PIR_SHAPERS_STATIC_TABEL_PSST */ "SCH_PIR_SHAPERS_STATIC_TABEL_PSST",
    /* SCH_PIR_SHAPERS_STATIC_TABEL__PSST */ "SCH_PIR_SHAPERS_STATIC_TABEL__PSST",
    /* SCH_PIR_SHAPER_CALENDAR_PSC */ "SCH_PIR_SHAPER_CALENDAR_PSC",
    /* SCH_PIR_SHAPER_CALENDAR__PSC */ "SCH_PIR_SHAPER_CALENDAR__PSC",
    /* SCH_PORT_ENABLE_PORTEN    */ "SCH_PORT_ENABLE_PORTEN",
    /* SCH_PORT_ENABLE__PORTEN   */ "SCH_PORT_ENABLE__PORTEN",
    /* SCH_PORT_GROUP_PFGM       */ "SCH_PORT_GROUP_PFGM",
    /* SCH_PORT_GROUP__PFGM      */ "SCH_PORT_GROUP__PFGM",
    /* SCH_PORT_QUEUE_SIZE_PQS   */ "SCH_PORT_QUEUE_SIZE_PQS",
    /* SCH_PORT_QUEUE_SIZE__PQS  */ "SCH_PORT_QUEUE_SIZE__PQS",
    /* SCH_PORT_SCHEDULER_MAP_PSM */ "SCH_PORT_SCHEDULER_MAP_PSM",
    /* SCH_PORT_SCHEDULER_MAP__PSM */ "SCH_PORT_SCHEDULER_MAP__PSM",
    /* SCH_PORT_SCHEDULER_WEIGHTS_PSW */ "SCH_PORT_SCHEDULER_WEIGHTS_PSW",
    /* SCH_PORT_SCHEDULER_WEIGHTS__PSW */ "SCH_PORT_SCHEDULER_WEIGHTS__PSW",
    /* SCH_PS_8P_RATES_PSR       */ "SCH_PS_8P_RATES_PSR",
    /* SCH_QPAIR_TO_PORT_MAP_QPM */ "SCH_QPAIR_TO_PORT_MAP_QPM",
    /* SCH_RCI_CREDIT_JITTER_HIGH_MAP */ "SCH_RCI_CREDIT_JITTER_HIGH_MAP",
    /* SCH_RCI_CREDIT_JITTER_LOW_MAP */ "SCH_RCI_CREDIT_JITTER_LOW_MAP",
    /* SCH_RCI_UNLINK_FLOW_TH_MAP */ "SCH_RCI_UNLINK_FLOW_TH_MAP",
    /* SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_0 */ "SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_0",
    /* SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_1 */ "SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_1",
    /* SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_2 */ "SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_2",
    /* SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_3 */ "SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_3",
    /* SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_4 */ "SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_4",
    /* SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_5 */ "SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_5",
    /* SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_6 */ "SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_6",
    /* SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_7 */ "SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_7",
    /* SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_8 */ "SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_8",
    /* SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_9 */ "SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_9",
    /* SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_10 */ "SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_10",
    /* SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_11 */ "SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_11",
    /* SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_12 */ "SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_12",
    /* SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_13 */ "SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_13",
    /* SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_14 */ "SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_14",
    /* SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_15 */ "SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_15",
    /* SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_16 */ "SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_16",
    /* SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_17 */ "SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_17",
    /* SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_18 */ "SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_18",
    /* SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_19 */ "SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_19",
    /* SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_20 */ "SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_20",
    /* SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_21 */ "SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_21",
    /* SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_22 */ "SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_22",
    /* SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_23 */ "SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_23",
    /* SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_24 */ "SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_24",
    /* SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_25 */ "SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_25",
    /* SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_26 */ "SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_26",
    /* SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_27 */ "SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_27",
    /* SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_28 */ "SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_28",
    /* SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_29 */ "SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_29",
    /* SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_30 */ "SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_30",
    /* SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_31 */ "SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_31",
    /* SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR__CAL */ "SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR__CAL",
    /* SCH_SCHEDULER_ENABLE_MEMORY_SEM */ "SCH_SCHEDULER_ENABLE_MEMORY_SEM",
    /* SCH_SCHEDULER_ENABLE_MEMORY_SEM_B */ "SCH_SCHEDULER_ENABLE_MEMORY_SEM_B",
    /* SCH_SCHEDULER_ENABLE_MEMORY__SEM */ "SCH_SCHEDULER_ENABLE_MEMORY__SEM",
    /* SCH_SCHEDULER_INIT        */ "SCH_SCHEDULER_INIT",
    /* SCH_SCH_FCR_RXI           */ "SCH_SCH_FCR_RXI",
    /* SCH_SHAPER_DESCRIPTOR_MEMORY_STATIC_SHDS */ "SCH_SHAPER_DESCRIPTOR_MEMORY_STATIC_SHDS",
    /* SCH_SHAPER_DESCRIPTOR_MEMORY_STATIC__SHDS */ "SCH_SHAPER_DESCRIPTOR_MEMORY_STATIC__SHDS",
    /* SCH_SHARED_DEVICE_RATE_SHARED_DRM */ "SCH_SHARED_DEVICE_RATE_SHARED_DRM",
    /* SCH_SLOW_FACTOR_MEMORY_SFM */ "SCH_SLOW_FACTOR_MEMORY_SFM",
    /* SCH_SLOW_SCALE_A_SSA      */ "SCH_SLOW_SCALE_A_SSA",
    /* SCH_SLOW_SCALE_B_SSB      */ "SCH_SLOW_SCALE_B_SSB",
    /* SCH_TOKEN_MEMORY_CONTROLLER_TMC */ "SCH_TOKEN_MEMORY_CONTROLLER_TMC",
    /* SCH_TOKEN_MEMORY_CONTROLLER_TMC_MSB */ "SCH_TOKEN_MEMORY_CONTROLLER_TMC_MSB",
    /* SCH_TOKEN_MEMORY_CONTROLLER__TMC */ "SCH_TOKEN_MEMORY_CONTROLLER__TMC",
    /* SERVICE_COS_MAP           */ "SERVICE_COS_MAP",
    /* SERVICE_PORT_MAP          */ "SERVICE_PORT_MAP",
    /* SERVICE_QUEUE_MAP         */ "SERVICE_QUEUE_MAP",
    /* SER_ACC_TYPE_MAP          */ "SER_ACC_TYPE_MAP",
    /* SER_MEMORY                */ "SER_MEMORY",
    /* SER_RESULT_0              */ "SER_RESULT_0",
    /* SER_RESULT_1              */ "SER_RESULT_1",
    /* SER_RESULT_DATA_0         */ "SER_RESULT_DATA_0",
    /* SER_RESULT_DATA_1         */ "SER_RESULT_DATA_1",
    /* SER_RESULT_EXPECTED_0     */ "SER_RESULT_EXPECTED_0",
    /* SER_RESULT_EXPECTED_1     */ "SER_RESULT_EXPECTED_1",
    /* SFLOW_ING_DATA_SOURCE     */ "SFLOW_ING_DATA_SOURCE",
    /* SFLOW_ING_FLEX_DATA_SOURCE */ "SFLOW_ING_FLEX_DATA_SOURCE",
    /* SGPP_TO_PIPE_MAPPING      */ "SGPP_TO_PIPE_MAPPING",
    /* SHAPER_BUCKET_0           */ "SHAPER_BUCKET_0",
    /* SHAPER_BUCKET_1           */ "SHAPER_BUCKET_1",
    /* SHAPER_BUCKET_2           */ "SHAPER_BUCKET_2",
    /* SHAPER_BUCKET_3           */ "SHAPER_BUCKET_3",
    /* SHAPER_EVENT              */ "SHAPER_EVENT",
    /* SHAPER_LEAK_0             */ "SHAPER_LEAK_0",
    /* SHAPER_LEAK_1             */ "SHAPER_LEAK_1",
    /* SHAPER_LEAK_2             */ "SHAPER_LEAK_2",
    /* SHAPER_LEAK_3             */ "SHAPER_LEAK_3",
    /* SHAPER_STATE              */ "SHAPER_STATE",
    /* SIF_BILLING_CGM_INPUT_MEM */ "SIF_BILLING_CGM_INPUT_MEM",
    /* SIF_BILLING_EGR_INPUT_MEM */ "SIF_BILLING_EGR_INPUT_MEM",
    /* SIF_QSIZE_CGM_INPUT_MEM   */ "SIF_QSIZE_CGM_INPUT_MEM",
    /* SIF_ST_PORT_MEM           */ "SIF_ST_PORT_MEM",
    /* SLQ_COUNTER               */ "SLQ_COUNTER",
    /* SOURCE_MOD_PROXY_TABLE    */ "SOURCE_MOD_PROXY",
    /* SOURCE_NODE_TYPE_TAB      */ "SOURCE_NODE_TYPE_TAB",
    /* SOURCE_TRUNK_MAP_MODBASE  */ "SOURCE_TRUNK_MAP_MODBASE",
    /* SOURCE_TRUNK_MAP_TABLE    */ "SOURCE_TRUNK_MAP",
    /* SOURCE_VP                 */ "SOURCE_VP",
    /* SOURCE_VP_2               */ "SOURCE_VP_2",
    /* SOURCE_VP_ATTRIBUTES_2    */ "SOURCE_VP_ATTRIBUTES_2",
    /* SPB_BUF_LINK              */ "SPB_BUF_LINK",
    /* SPB_CONTEXT_MRU           */ "SPB_CONTEXT_MRU",
    /* SPB_CONTEXT_PROFILE_MAP   */ "SPB_CONTEXT_PROFILE_MAP",
    /* SPB_COUNTERS              */ "SPB_COUNTERS",
    /* SPB_COUNTERS_SHADOW       */ "SPB_COUNTERS_SHADOW",
    /* SPB_DEL_CMD_RXI           */ "SPB_DEL_CMD_RXI",
    /* SPB_DFM                   */ "SPB_DFM",
    /* SPB_FBM_0                 */ "SPB_FBM_0",
    /* SPB_FBM_1                 */ "SPB_FBM_1",
    /* SPB_IRE_RXI_CTRL          */ "SPB_IRE_RXI_CTRL",
    /* SPB_IRE_RXI_DATA          */ "SPB_IRE_RXI_DATA",
    /* SPB_IRE_RXI_MEM           */ "SPB_IRE_RXI_MEM",
    /* SPB_PACKET_REJECT_CFG     */ "SPB_PACKET_REJECT_CFG",
    /* SPB_PKT_RLS_RXI           */ "SPB_PKT_RLS_RXI",
    /* SPB_PSF                   */ "SPB_PSF",
    /* SPB_PSM                   */ "SPB_PSM",
    /* SPB_RCNT                  */ "SPB_RCNT",
    /* SPB_REL_BUFF_FIFO         */ "SPB_REL_BUFF_FIFO",
    /* SPB_REL_RPRT_FIFO         */ "SPB_REL_RPRT_FIFO",
    /* SPB_RSM                   */ "SPB_RSM",
    /* SPB_SRAM_ADDRESS_SPACE    */ "SPB_SRAM_ADDRESS_SPACE",
    /* SPB_S_2D_PDQ_RXI          */ "SPB_S_2D_PDQ_RXI",
    /* SPB_S_2D_RPC_SORT_FIFO    */ "SPB_S_2D_RPC_SORT_FIFO",
    /* SPB_S_2D_TCF              */ "SPB_S_2D_TCF",
    /* SPB_S_2F_PDQ_RXI          */ "SPB_S_2F_PDQ_RXI",
    /* SPB_S_2F_RPC_SORT_FIFO    */ "SPB_S_2F_RPC_SORT_FIFO",
    /* SPB_S_2F_TCF              */ "SPB_S_2F_TCF",
    /* SPB_TX_CMD_RPRT           */ "SPB_TX_CMD_RPRT",
    /* SPORT_EHG_RX_TUNNEL_DATA  */ "SPORT_EHG_RX_TUNNEL_DATA",
    /* SPORT_EHG_RX_TUNNEL_MASK  */ "SPORT_EHG_RX_TUNNEL_MASK",
    /* SPORT_EHG_TX_TUNNEL_DATA  */ "SPORT_EHG_TX_TUNNEL_DATA",
    /* SQM_DEQ_READ_WEIGHT       */ "SQM_DEQ_READ_WEIGHT",
    /* SQM_FREE_PDB_MEMORY       */ "SQM_FREE_PDB_MEMORY",
    /* SQM_PACKET_DESCRIPTOR_MEMORY */ "SQM_PACKET_DESCRIPTOR_MEMORY",
    /* SQM_PDB_LINK_LIST         */ "SQM_PDB_LINK_LIST",
    /* SQM_PDM                   */ "SQM_PDM",
    /* SQM_QUEUE_DATA_MEMORY     */ "SQM_QUEUE_DATA_MEMORY",
    /* SQM_TX_BUNDLE_MEMORY      */ "SQM_TX_BUNDLE_MEMORY",
    /* SQM_TX_PACKET_DESCRIPTOR_FIFOS_MEMORY */ "SQM_TX_PACKET_DESCRIPTOR_FIFOS_MEMORY",
    /* SRC_COMPRESSION           */ "SRC_COMPRESSION",
    /* SRC_COMPRESSION_DATA_ONLY */ "SRC_COMPRESSION_DATA_ONLY",
    /* SRC_COMPRESSION_DATA_ONLY_PIPE0 */ "SRC_COMPRESSION_DATA_ONLY_PIPE0",
    /* SRC_COMPRESSION_DATA_ONLY_PIPE1 */ "SRC_COMPRESSION_DATA_ONLY_PIPE1",
    /* SRC_COMPRESSION_DATA_ONLY_PIPE2 */ "SRC_COMPRESSION_DATA_ONLY_PIPE2",
    /* SRC_COMPRESSION_DATA_ONLY_PIPE3 */ "SRC_COMPRESSION_DATA_ONLY_PIPE3",
    /* SRC_COMPRESSION_PIPE0     */ "SRC_COMPRESSION_PIPE0",
    /* SRC_COMPRESSION_PIPE1     */ "SRC_COMPRESSION_PIPE1",
    /* SRC_COMPRESSION_PIPE2     */ "SRC_COMPRESSION_PIPE2",
    /* SRC_COMPRESSION_PIPE3     */ "SRC_COMPRESSION_PIPE3",
    /* SRC_COMPRESSION_TCAM_ONLY */ "SRC_COMPRESSION_TCAM_ONLY",
    /* SRC_COMPRESSION_TCAM_ONLY_PIPE0 */ "SRC_COMPRESSION_TCAM_ONLY_PIPE0",
    /* SRC_COMPRESSION_TCAM_ONLY_PIPE1 */ "SRC_COMPRESSION_TCAM_ONLY_PIPE1",
    /* SRC_COMPRESSION_TCAM_ONLY_PIPE2 */ "SRC_COMPRESSION_TCAM_ONLY_PIPE2",
    /* SRC_COMPRESSION_TCAM_ONLY_PIPE3 */ "SRC_COMPRESSION_TCAM_ONLY_PIPE3",
    /* SRC_MODID_BLOCK           */ "SRC_MODID_BLOCK",
    /* SRC_MODID_EGRESS          */ "SRC_MODID_EGRESS",
    /* SRC_MODID_INGRESS_BLOCK   */ "SRC_MODID_INGRESS_BLOCK",
    /* SR_EGR_COUNTER_PROFILE    */ "SR_EGR_COUNTER_PROFILE",
    /* SR_EGR_ING_PORT           */ "SR_EGR_ING_PORT",
    /* SR_EGR_PORT               */ "SR_EGR_PORT",
    /* SR_ETHERTYPES             */ "SR_ETHERTYPES",
    /* SR_FLOW_COUNT_POOL0       */ "SR_FLOW_COUNT_POOL0",
    /* SR_FLOW_COUNT_POOL1       */ "SR_FLOW_COUNT_POOL1",
    /* SR_FLOW_COUNT_POOL2       */ "SR_FLOW_COUNT_POOL2",
    /* SR_FLOW_COUNT_POOL3       */ "SR_FLOW_COUNT_POOL3",
    /* SR_FLOW_COUNT_POOL4       */ "SR_FLOW_COUNT_POOL4",
    /* SR_FLOW_COUNT_POOL5       */ "SR_FLOW_COUNT_POOL5",
    /* SR_FLOW_COUNT_POOL6       */ "SR_FLOW_COUNT_POOL6",
    /* SR_FLOW_COUNT_POOL7       */ "SR_FLOW_COUNT_POOL7",
    /* SR_FLOW_EGR_COUNTER_CONTROL */ "SR_FLOW_EGR_COUNTER_CONTROL",
    /* SR_FLOW_ING_COUNTER_CONTROL */ "SR_FLOW_ING_COUNTER_CONTROL",
    /* SR_ING_COUNTER_PROFILE    */ "SR_ING_COUNTER_PROFILE",
    /* SR_ING_EGR_PORT           */ "SR_ING_EGR_PORT",
    /* SR_ING_EGR_TRUNK          */ "SR_ING_EGR_TRUNK",
    /* SR_L2_ENTRY               */ "SR_L2_ENTRY",
    /* SR_LPORT_TAB              */ "SR_LPORT",
    /* SR_MAC_LEARNING           */ "SR_MAC_LEARNING",
    /* SR_MAC_LEARNING_VALID     */ "SR_MAC_LEARNING_VALID",
    /* SR_MAC_PROXY_PROFILE      */ "SR_MAC_PROXY_PROFILE",
    /* SR_PORT_COUNT_OWN_RX      */ "SR_PORT_COUNT_OWN_RX",
    /* SR_PORT_COUNT_RX          */ "SR_PORT_COUNT_RX",
    /* SR_PORT_COUNT_RX_DUPLICATES */ "SR_PORT_COUNT_RX_DUPLICATES",
    /* SR_PORT_COUNT_RX_ERROR    */ "SR_PORT_COUNT_RX_ERROR",
    /* SR_PORT_COUNT_RX_OUTOFORDER */ "SR_PORT_COUNT_RX_OUTOFORDER",
    /* SR_PORT_COUNT_RX_PASSED   */ "SR_PORT_COUNT_RX_PASSED",
    /* SR_PORT_COUNT_RX_TAGGED   */ "SR_PORT_COUNT_RX_TAGGED",
    /* SR_PORT_COUNT_RX_TAG_ERROR */ "SR_PORT_COUNT_RX_TAG_ERROR",
    /* SR_PORT_COUNT_RX_WRONG_LAN */ "SR_PORT_COUNT_RX_WRONG_LAN",
    /* SR_PORT_COUNT_TX          */ "SR_PORT_COUNT_TX",
    /* SR_PORT_COUNT_TX_TAGGED   */ "SR_PORT_COUNT_TX_TAGGED",
    /* SR_PORT_COUNT_UNEXPECTED_FRAME */ "SR_PORT_COUNT_UNEXPECTED_FRAME",
    /* SR_PORT_MTU_ERROR         */ "SR_PORT_MTU_ERROR",
    /* SR_PORT_PROXY_MAC_ERROR   */ "SR_PORT_PROXY_MAC_ERROR",
    /* SR_PORT_SN_WINDOW_RESET   */ "SR_PORT_SN_WINDOW_RESET",
    /* SR_PORT_STU_ERROR         */ "SR_PORT_STU_ERROR",
    /* SR_PORT_TABLE             */ "SR_PORT_TABLE",
    /* SR_PORT_TX_MTU_ERROR      */ "SR_PORT_TX_MTU_ERROR",
    /* SR_PORT_TX_STU_ERROR      */ "SR_PORT_TX_STU_ERROR",
    /* SR_PRI_OFFSET             */ "SR_PRI_OFFSET",
    /* SR_RX                     */ "SR_RX",
    /* SR_RX_FLOW_ID_POOL        */ "SR_RX_FLOW_ID_POOL",
    /* SR_SN_HISTORY_0           */ "SR_SN_HISTORY_0",
    /* SR_SN_HISTORY_1           */ "SR_SN_HISTORY_1",
    /* SR_SN_HISTORY_2           */ "SR_SN_HISTORY_2",
    /* SR_SN_HISTORY_3           */ "SR_SN_HISTORY_3",
    /* SR_SN_HISTORY_4           */ "SR_SN_HISTORY_4",
    /* SR_SN_HISTORY_5           */ "SR_SN_HISTORY_5",
    /* SR_SN_HISTORY_6           */ "SR_SN_HISTORY_6",
    /* SR_SN_HISTORY_7           */ "SR_SN_HISTORY_7",
    /* SR_SN_HISTORY_8           */ "SR_SN_HISTORY_8",
    /* SR_SN_HISTORY_9           */ "SR_SN_HISTORY_9",
    /* SR_SN_HISTORY_10          */ "SR_SN_HISTORY_10",
    /* SR_SN_HISTORY_11          */ "SR_SN_HISTORY_11",
    /* SR_SN_HISTORY_12          */ "SR_SN_HISTORY_12",
    /* SR_SN_HISTORY_13          */ "SR_SN_HISTORY_13",
    /* SR_SN_HISTORY_14          */ "SR_SN_HISTORY_14",
    /* SR_SN_HISTORY_15          */ "SR_SN_HISTORY_15",
    /* SR_SUPERVISORY_MAC_ADDRESS */ "SR_SUPERVISORY_MAC_ADDRESS",
    /* SR_SUPERVISORY_MAC_ADDRESS_DOT1CB */ "SR_SUPERVISORY_MAC_ADDRESS_DOT1CB",
    /* SR_TX                     */ "SR_TX",
    /* SR_TX_FLOW_ID_POOL        */ "SR_TX_FLOW_ID_POOL",
    /* STATSCFG                  */ "STATSCFG",
    /* STATS_INTF_QUEUE_LIST     */ "STATS_INTF_QUEUE_LIST",
    /* STATS_INTF_SERVPOOL_LIST  */ "STATS_INTF_SERVPOOL_LIST",
    /* STG_TAB                   */ "VLAN_STG",
    /* STU_PROFILE               */ "STU_PROFILE",
    /* SUBPORT_MAP_TABLE         */ "SUBPORT_MAP_TABLE",
    /* SUBPORT_SHAPER_TABLE      */ "SUBPORT_SHAPER_TABLE",
    /* SUBPORT_TAG_SGPP_MAP      */ "SUBPORT_TAG_SGPP_MAP",
    /* SUBPORT_TAG_SGPP_MAP_DATA_ONLY */ "SUBPORT_TAG_SGPP_MAP_DATA_ONLY",
    /* SUBPORT_TAG_SGPP_MAP_ONLY */ "SUBPORT_TAG_SGPP_MAP_ONLY",
    /* SUBPORT_TAG_TO_PP_PORT_MAP */ "SUBPORT_TAG_TO_PP_PORT_MAP",
    /* SUBPORT_TAG_TO_PP_PORT_MAP_DATA_ONLY */ "SUBPORT_TAG_TO_PP_PORT_MAP_DATA_ONLY",
    /* SUBPORT_TAG_TO_PP_PORT_MAP_ONLY */ "SUBPORT_TAG_TO_PP_PORT_MAP_ONLY",
    /* SUBPORT_WERR_TABLE        */ "SUBPORT_WERR_TABLE",
    /* SVC_METER_OFFSET_POLICY_TABLE */ "SVC_METER_OFFSET_POLICY_TABLE",
    /* SVC_METER_OFFSET_TCAM     */ "SVC_METER_OFFSET_TCAM",
    /* SVM_DBG_01                */ "SVM_METER_COLOR_TRUTH_TABLE",
    /* SVM_DBG_02                */ "SVM_METER_COLOR_HIER_TRUTH_TABLE",
    /* SVM_DBG_03                */ "SVM_METER_HIER_COMMITTED_UPDATE_TRUTH_TABLE",
    /* SVM_MACROFLOW_INDEX_TABLE */ "SVM_MACROFLOW_INDEX_TABLE",
    /* SVM_METER_TABLE           */ "SVM_METER_TABLE",
    /* SVM_OFFSET_TABLE          */ "SVM_OFFSET_TABLE",
    /* SVM_POLICY_TABLE          */ "SVM_POLICY_TABLE",
    /* SVP_DISABLE_VLAN_CHECKS_TAB */ "SVP_DISABLE_VLAN_CHECKS",
    /* SYSPORT_PRI_HI            */ "SYSPORT_PRI_HI",
    /* SYSPORT_PRI_LO            */ "SYSPORT_PRI_LO",
    /* SYSPORT_TO_NODE           */ "SYSPORT_TO_NODE",
    /* SYSPORT_TO_QUEUE          */ "SYSPORT_TO_QUEUE",
    /* SYSTEM_CONFIG_TABLE       */ "SYSTEM_CONFIG_TABLE",
    /* SYSTEM_CONFIG_TABLE_MODBASE */ "SYSTEM_CONFIG_TABLE_MODBASE",
    /* SYS_PORTMAP               */ "SYS_PORTMAP",
    /* TABLE0_LOG_TO_PHY_MAP     */ "TABLE0_LOG_TO_PHY_MAP",
    /* TABLE1_LOG_TO_PHY_MAP     */ "TABLE1_LOG_TO_PHY_MAP",
    /* TABLE2_LOG_TO_PHY_MAP     */ "TABLE2_LOG_TO_PHY_MAP",
    /* TABLE3_LOG_TO_PHY_MAP     */ "TABLE3_LOG_TO_PHY_MAP",
    /* TABLE4_LOG_TO_PHY_MAP     */ "TABLE4_LOG_TO_PHY_MAP",
    /* TAIL_LLA                  */ "TAIL_LLA",
    /* TAPS_BB_CMD_NOP           */ "TAPS_BB_CMD_NOP",
    /* TAPS_BB_CMD_READ          */ "TAPS_BB_CMD_READ",
    /* TAPS_BB_CMD_WRITE         */ "TAPS_BB_CMD_WRITE",
    /* TAPS_BB_RAW_CMD_READ      */ "TAPS_BB_RAW_CMD_READ",
    /* TAPS_BB_RAW_CMD_WRITE     */ "TAPS_BB_RAW_CMD_WRITE",
    /* TAPS_BRR_CMD_NOP          */ "TAPS_BRR_CMD_NOP",
    /* TAPS_BRR_CMD_READ         */ "TAPS_BRR_CMD_READ",
    /* TAPS_BRR_CMD_WRITE        */ "TAPS_BRR_CMD_WRITE",
    /* TAPS_BRR_WIDE_CMD_READ    */ "TAPS_BRR_WIDE_CMD_READ",
    /* TAPS_BRR_WIDE_CMD_WRITE   */ "TAPS_BRR_WIDE_CMD_WRITE",
    /* TAPS_RPB_CMD_FIND_BUCKET  */ "TAPS_RPB_CMD_FIND_BUCKET",
    /* TAPS_RPB_CMD_NOP          */ "TAPS_RPB_CMD_NOP",
    /* TAPS_RPB_CMD_PROPAGATE    */ "TAPS_RPB_CMD_PROPAGATE",
    /* TAPS_RPB_CMD_READ         */ "TAPS_RPB_CMD_READ",
    /* TAPS_RPB_CMD_REPLACE      */ "TAPS_RPB_CMD_REPLACE",
    /* TAPS_RPB_CMD_WRITE        */ "TAPS_RPB_CMD_WRITE",
    /* TAPS_RPB_RAW_TCAM_CMD_READ */ "TAPS_RPB_RAW_TCAM_CMD_READ",
    /* TAPS_RPB_RAW_TCAM_CMD_WRITE */ "TAPS_RPB_RAW_TCAM_CMD_WRITE",
    /* TAR_BITMAP_MAPPING_TABLE  */ "TAR_BITMAP_MAPPING_TABLE",
    /* TAR_DESTINATION_TABLE     */ "TAR_DESTINATION_TABLE",
    /* TAR_FLOW_AGR_MAP          */ "TAR_FLOW_AGR_MAP",
    /* TAR_FLOW_TABLE            */ "TAR_FLOW_TABLE",
    /* TAR_LAG_MAPPING           */ "TAR_LAG_MAPPING",
    /* TAR_LAG_NEXT_MEMBER       */ "TAR_LAG_NEXT_MEMBER",
    /* TAR_LAG_TO_LAG_RANGE      */ "TAR_LAG_TO_LAG_RANGE",
    /* TAR_MCDB                  */ "TAR_MCDB",
    /* TAR_MCDB_BITMAP_REPLICATION_ENTRY */ "TAR_MCDB_BITMAP_REPLICATION_ENTRY",
    /* TAR_MCDB_BITMAP_REPLICATION_VECTOR */ "TAR_MCDB_BITMAP_REPLICATION_VECTOR",
    /* TAR_MCDB_DOUBLE_REPLICATION */ "TAR_MCDB_DOUBLE_REPLICATION",
    /* TAR_MCDB_EGRESS_BITMAP_FORMAT */ "TAR_MCDB_EGRESS_BITMAP_FORMAT",
    /* TAR_MCDB_EGRESS_BITMAP_POINTER_FORMAT */ "TAR_MCDB_EGRESS_BITMAP_POINTER_FORMAT",
    /* TAR_MCDB_EGRESS_DOUBLE_CUD_FORMAT */ "TAR_MCDB_EGRESS_DOUBLE_CUD_FORMAT",
    /* TAR_MCDB_EGRESS_TDM_FORMAT */ "TAR_MCDB_EGRESS_TDM_FORMAT",
    /* TAR_MCDB_EGRESS_TWO_COPIES_FORMAT */ "TAR_MCDB_EGRESS_TWO_COPIES_FORMAT",
    /* TAR_MCDB_SINGLE_REPLICATION */ "TAR_MCDB_SINGLE_REPLICATION",
    /* TAR_SMOOTH_DIVISION       */ "TAR_SMOOTH_DIVISION",
    /* TAR_SMOOTH_DIVISION_GROUP_SIZE */ "TAR_SMOOTH_DIVISION_GROUP_SIZE",
    /* TAR_SNOOP_MIRROR_DEST_TABLE */ "TAR_SNOOP_MIRROR_DEST_TABLE",
    /* TAR_STACK_FEC_RESOLVE     */ "TAR_STACK_FEC_RESOLVE",
    /* TAR_STACK_TRUNK_RESOLVE   */ "TAR_STACK_TRUNK_RESOLVE",
    /* TAR_TRAFFIC_CLASS_MAPPING */ "TAR_TRAFFIC_CLASS_MAPPING",
    /* TCAM_TCAM_ACCESS_PROFILE  */ "TCAM_TCAM_ACCESS_PROFILE",
    /* TCAM_TCAM_ACTION          */ "TCAM_TCAM_ACTION",
    /* TCAM_TCAM_ACTION_HIT_INDICATION */ "TCAM_TCAM_ACTION_HIT_INDICATION",
    /* TCAM_TCAM_ACTION_HIT_INDICATION_SMALL_24 */ "TCAM_TCAM_ACTION_HIT_INDICATION_SMALL_24",
    /* TCAM_TCAM_ACTION_HIT_INDICATION_SMALL_25 */ "TCAM_TCAM_ACTION_HIT_INDICATION_SMALL_25",
    /* TCAM_TCAM_ACTION_HIT_INDICATION_SMALL_26 */ "TCAM_TCAM_ACTION_HIT_INDICATION_SMALL_26",
    /* TCAM_TCAM_ACTION_HIT_INDICATION_SMALL_27 */ "TCAM_TCAM_ACTION_HIT_INDICATION_SMALL_27",
    /* TCAM_TCAM_ACTION_HIT_INDICATION_SMALL_28 */ "TCAM_TCAM_ACTION_HIT_INDICATION_SMALL_28",
    /* TCAM_TCAM_ACTION_HIT_INDICATION_SMALL_29 */ "TCAM_TCAM_ACTION_HIT_INDICATION_SMALL_29",
    /* TCAM_TCAM_ACTION_HIT_INDICATION_SMALL_30 */ "TCAM_TCAM_ACTION_HIT_INDICATION_SMALL_30",
    /* TCAM_TCAM_ACTION_HIT_INDICATION_SMALL_31 */ "TCAM_TCAM_ACTION_HIT_INDICATION_SMALL_31",
    /* TCAM_TCAM_ACTION_SMALL_24 */ "TCAM_TCAM_ACTION_SMALL_24",
    /* TCAM_TCAM_ACTION_SMALL_25 */ "TCAM_TCAM_ACTION_SMALL_25",
    /* TCAM_TCAM_ACTION_SMALL_26 */ "TCAM_TCAM_ACTION_SMALL_26",
    /* TCAM_TCAM_ACTION_SMALL_27 */ "TCAM_TCAM_ACTION_SMALL_27",
    /* TCAM_TCAM_ACTION_SMALL_28 */ "TCAM_TCAM_ACTION_SMALL_28",
    /* TCAM_TCAM_ACTION_SMALL_29 */ "TCAM_TCAM_ACTION_SMALL_29",
    /* TCAM_TCAM_ACTION_SMALL_30 */ "TCAM_TCAM_ACTION_SMALL_30",
    /* TCAM_TCAM_ACTION_SMALL_31 */ "TCAM_TCAM_ACTION_SMALL_31",
    /* TCAM_TCAM_BANK            */ "TCAM_TCAM_BANK",
    /* TCAM_TCAM_BANK_COMMAND    */ "TCAM_TCAM_BANK_COMMAND",
    /* TCAM_TCAM_BANK_REPLY      */ "TCAM_TCAM_BANK_REPLY",
    /* TCAM_TCAM_ENTRY_ECC       */ "TCAM_TCAM_ENTRY_ECC",
    /* TCAM_TCAM_ENTRY_ECC_SMALL_12 */ "TCAM_TCAM_ENTRY_ECC_SMALL_12",
    /* TCAM_TCAM_ENTRY_ECC_SMALL_13 */ "TCAM_TCAM_ENTRY_ECC_SMALL_13",
    /* TCAM_TCAM_ENTRY_ECC_SMALL_14 */ "TCAM_TCAM_ENTRY_ECC_SMALL_14",
    /* TCAM_TCAM_ENTRY_ECC_SMALL_15 */ "TCAM_TCAM_ENTRY_ECC_SMALL_15",
    /* TCAM_TCAM_PD_PROFILE      */ "TCAM_TCAM_PD_PROFILE",
    /* TCB_BUFFER_METADATA       */ "TCB_BUFFER_METADATA",
    /* TCB_BUFFER_METADATA_XPE0  */ "TCB_BUFFER_METADATA_XPE0",
    /* TCB_BUFFER_METADATA_XPE1  */ "TCB_BUFFER_METADATA_XPE1",
    /* TCB_BUFFER_METADATA_XPE2  */ "TCB_BUFFER_METADATA_XPE2",
    /* TCB_BUFFER_METADATA_XPE3  */ "TCB_BUFFER_METADATA_XPE3",
    /* TCB_EVENT_BUFFER          */ "TCB_EVENT_BUFFER",
    /* TCB_EVENT_BUFFER_XPE0     */ "TCB_EVENT_BUFFER_XPE0",
    /* TCB_EVENT_BUFFER_XPE1     */ "TCB_EVENT_BUFFER_XPE1",
    /* TCB_EVENT_BUFFER_XPE2     */ "TCB_EVENT_BUFFER_XPE2",
    /* TCB_EVENT_BUFFER_XPE3     */ "TCB_EVENT_BUFFER_XPE3",
    /* TCB_SCRATCH_BUFFER        */ "TCB_SCRATCH_BUFFER",
    /* TCB_SCRATCH_BUFFER_XPE0_PIPE0 */ "TCB_SCRATCH_BUFFER_XPE0_PIPE0",
    /* TCB_SCRATCH_BUFFER_XPE0_PIPE3 */ "TCB_SCRATCH_BUFFER_XPE0_PIPE3",
    /* TCB_SCRATCH_BUFFER_XPE1_PIPE0 */ "TCB_SCRATCH_BUFFER_XPE1_PIPE0",
    /* TCB_SCRATCH_BUFFER_XPE1_PIPE3 */ "TCB_SCRATCH_BUFFER_XPE1_PIPE3",
    /* TCB_SCRATCH_BUFFER_XPE2_PIPE1 */ "TCB_SCRATCH_BUFFER_XPE2_PIPE1",
    /* TCB_SCRATCH_BUFFER_XPE2_PIPE2 */ "TCB_SCRATCH_BUFFER_XPE2_PIPE2",
    /* TCB_SCRATCH_BUFFER_XPE3_PIPE1 */ "TCB_SCRATCH_BUFFER_XPE3_PIPE1",
    /* TCB_SCRATCH_BUFFER_XPE3_PIPE2 */ "TCB_SCRATCH_BUFFER_XPE3_PIPE2",
    /* TCB_THRESHOLD_PROFILE_MAP */ "TCB_THRESHOLD_PROFILE_MAP",
    /* TCB_THRESHOLD_PROFILE_MAP_A */ "TCB_THRESHOLD_PROFILE_MAP_A",
    /* TCB_THRESHOLD_PROFILE_MAP_A_XPE0 */ "TCB_THRESHOLD_PROFILE_MAP_A_XPE0",
    /* TCB_THRESHOLD_PROFILE_MAP_A_XPE1 */ "TCB_THRESHOLD_PROFILE_MAP_A_XPE1",
    /* TCB_THRESHOLD_PROFILE_MAP_A_XPE2 */ "TCB_THRESHOLD_PROFILE_MAP_A_XPE2",
    /* TCB_THRESHOLD_PROFILE_MAP_A_XPE3 */ "TCB_THRESHOLD_PROFILE_MAP_A_XPE3",
    /* TCB_THRESHOLD_PROFILE_MAP_B */ "TCB_THRESHOLD_PROFILE_MAP_B",
    /* TCB_THRESHOLD_PROFILE_MAP_B_XPE0 */ "TCB_THRESHOLD_PROFILE_MAP_B_XPE0",
    /* TCB_THRESHOLD_PROFILE_MAP_B_XPE1 */ "TCB_THRESHOLD_PROFILE_MAP_B_XPE1",
    /* TCB_THRESHOLD_PROFILE_MAP_B_XPE2 */ "TCB_THRESHOLD_PROFILE_MAP_B_XPE2",
    /* TCB_THRESHOLD_PROFILE_MAP_B_XPE3 */ "TCB_THRESHOLD_PROFILE_MAP_B_XPE3",
    /* TCB_THRESHOLD_PROFILE_MAP_XPE0 */ "TCB_THRESHOLD_PROFILE_MAP_XPE0",
    /* TCB_THRESHOLD_PROFILE_MAP_XPE1 */ "TCB_THRESHOLD_PROFILE_MAP_XPE1",
    /* TCB_THRESHOLD_PROFILE_MAP_XPE2 */ "TCB_THRESHOLD_PROFILE_MAP_XPE2",
    /* TCB_THRESHOLD_PROFILE_MAP_XPE3 */ "TCB_THRESHOLD_PROFILE_MAP_XPE3",
    /* TCP_FN                    */ "TCP_FN",
    /* TCP_FN_PIPE0              */ "TCP_FN_PIPE0",
    /* TCP_FN_PIPE1              */ "TCP_FN_PIPE1",
    /* TCP_FN_PIPE2              */ "TCP_FN_PIPE2",
    /* TCP_FN_PIPE3              */ "TCP_FN_PIPE3",
    /* TC_FREE_POOL              */ "TC_FREE_POOL",
    /* TDM_CALENDAR0             */ "TDM_CALENDAR0",
    /* TDM_CALENDAR1             */ "TDM_CALENDAR1",
    /* TDM_CALENDAR0_PIPE0       */ "TDM_CALENDAR0_PIPE0",
    /* TDM_CALENDAR0_PIPE1       */ "TDM_CALENDAR0_PIPE1",
    /* TDM_CALENDAR0_PIPE2       */ "TDM_CALENDAR0_PIPE2",
    /* TDM_CALENDAR0_PIPE3       */ "TDM_CALENDAR0_PIPE3",
    /* TDM_CALENDAR1_PIPE0       */ "TDM_CALENDAR1_PIPE0",
    /* TDM_CALENDAR1_PIPE1       */ "TDM_CALENDAR1_PIPE1",
    /* TDM_CALENDAR1_PIPE2       */ "TDM_CALENDAR1_PIPE2",
    /* TDM_CALENDAR1_PIPE3       */ "TDM_CALENDAR1_PIPE3",
    /* TDM_TABLE                 */ "TDM_TABLE",
    /* TDU_DS_CHANNEL_ORDER_FIFO */ "TDU_DS_CHANNEL_ORDER_FIFO",
    /* TDU_DS_READ_REQ_RXI       */ "TDU_DS_READ_REQ_RXI",
    /* TDU_DS_WRITE_DATA_RXI     */ "TDU_DS_WRITE_DATA_RXI",
    /* TDU_DS_WRITE_REQ_RXI      */ "TDU_DS_WRITE_REQ_RXI",
    /* THDIEMA_THDI_PORT_PG_CNTRS */ "THDIEMA_THDI_PORT_PG_CNTRS",
    /* THDIEMA_THDI_PORT_PG_CONFIG */ "THDIEMA_THDI_PORT_PG_CONFIG",
    /* THDIEMA_THDI_PORT_SP_CNTRS */ "THDIEMA_THDI_PORT_SP_CNTRS",
    /* THDIEMA_THDI_PORT_SP_CONFIG */ "THDIEMA_THDI_PORT_SP_CONFIG",
    /* THDIEXT_THDI_PORT_PG_CNTRS */ "THDIEXT_THDI_PORT_PG_CNTRS",
    /* THDIEXT_THDI_PORT_PG_CONFIG */ "THDIEXT_THDI_PORT_PG_CONFIG",
    /* THDIEXT_THDI_PORT_SP_CNTRS */ "THDIEXT_THDI_PORT_SP_CNTRS",
    /* THDIEXT_THDI_PORT_SP_CONFIG */ "THDIEXT_THDI_PORT_SP_CONFIG",
    /* THDIQEN_THDI_PORT_PG_CNTRS */ "THDIQEN_THDI_PORT_PG_CNTRS",
    /* THDIQEN_THDI_PORT_PG_CONFIG */ "THDIQEN_THDI_PORT_PG_CONFIG",
    /* THDIQEN_THDI_PORT_SP_CNTRS */ "THDIQEN_THDI_PORT_SP_CNTRS",
    /* THDIQEN_THDI_PORT_SP_CONFIG */ "THDIQEN_THDI_PORT_SP_CONFIG",
    /* THDIRQE_THDI_PORT_PG_CNTRS */ "THDIRQE_THDI_PORT_PG_CNTRS",
    /* THDIRQE_THDI_PORT_PG_CONFIG */ "THDIRQE_THDI_PORT_PG_CONFIG",
    /* THDIRQE_THDI_PORT_SP_CNTRS */ "THDIRQE_THDI_PORT_SP_CNTRS",
    /* THDIRQE_THDI_PORT_SP_CONFIG */ "THDIRQE_THDI_PORT_SP_CONFIG",
    /* THDI_PKT_STAT_SP_SHARED_COUNT */ "THDI_PKT_STAT_SP_SHARED_COUNT",
    /* THDI_PKT_STAT_SP_SHARED_COUNT_XPE0 */ "THDI_PKT_STAT_SP_SHARED_COUNT_XPE0",
    /* THDI_PKT_STAT_SP_SHARED_COUNT_XPE1 */ "THDI_PKT_STAT_SP_SHARED_COUNT_XPE1",
    /* THDI_PKT_STAT_SP_SHARED_COUNT_XPE2 */ "THDI_PKT_STAT_SP_SHARED_COUNT_XPE2",
    /* THDI_PKT_STAT_SP_SHARED_COUNT_XPE3 */ "THDI_PKT_STAT_SP_SHARED_COUNT_XPE3",
    /* THDI_PORT_PG_BST          */ "THDI_PORT_PG_BST_STAT",
    /* THDI_PORT_PG_BST_X        */ "THDI_PORT_PG_BST_X",
    /* THDI_PORT_PG_BST_XPE0_PIPE0 */ "THDI_PORT_PG_BST_XPE0_PIPE0",
    /* THDI_PORT_PG_BST_XPE0_PIPE3 */ "THDI_PORT_PG_BST_XPE0_PIPE3",
    /* THDI_PORT_PG_BST_XPE1_PIPE0 */ "THDI_PORT_PG_BST_XPE1_PIPE0",
    /* THDI_PORT_PG_BST_XPE1_PIPE3 */ "THDI_PORT_PG_BST_XPE1_PIPE3",
    /* THDI_PORT_PG_BST_XPE2_PIPE1 */ "THDI_PORT_PG_BST_XPE2_PIPE1",
    /* THDI_PORT_PG_BST_XPE2_PIPE2 */ "THDI_PORT_PG_BST_XPE2_PIPE2",
    /* THDI_PORT_PG_BST_XPE3_PIPE1 */ "THDI_PORT_PG_BST_XPE3_PIPE1",
    /* THDI_PORT_PG_BST_XPE3_PIPE2 */ "THDI_PORT_PG_BST_XPE3_PIPE2",
    /* THDI_PORT_PG_BST_Y        */ "THDI_PORT_PG_BST_Y",
    /* THDI_PORT_PG_CNTRS        */ "THDI_PORT_PG_CNTRS",
    /* THDI_PORT_PG_CNTRS_RT1    */ "THDI_PORT_PG_CNTRS_RT1",
    /* THDI_PORT_PG_CNTRS_RT2    */ "THDI_PORT_PG_CNTRS_RT2",
    /* THDI_PORT_PG_CNTRS_RT1_X  */ "THDI_PORT_PG_CNTRS_RT1_X",
    /* THDI_PORT_PG_CNTRS_RT1_XPE0_PIPE0 */ "THDI_PORT_PG_CNTRS_RT1_XPE0_PIPE0",
    /* THDI_PORT_PG_CNTRS_RT1_XPE0_PIPE3 */ "THDI_PORT_PG_CNTRS_RT1_XPE0_PIPE3",
    /* THDI_PORT_PG_CNTRS_RT1_XPE1_PIPE0 */ "THDI_PORT_PG_CNTRS_RT1_XPE1_PIPE0",
    /* THDI_PORT_PG_CNTRS_RT1_XPE1_PIPE3 */ "THDI_PORT_PG_CNTRS_RT1_XPE1_PIPE3",
    /* THDI_PORT_PG_CNTRS_RT1_XPE2_PIPE1 */ "THDI_PORT_PG_CNTRS_RT1_XPE2_PIPE1",
    /* THDI_PORT_PG_CNTRS_RT1_XPE2_PIPE2 */ "THDI_PORT_PG_CNTRS_RT1_XPE2_PIPE2",
    /* THDI_PORT_PG_CNTRS_RT1_XPE3_PIPE1 */ "THDI_PORT_PG_CNTRS_RT1_XPE3_PIPE1",
    /* THDI_PORT_PG_CNTRS_RT1_XPE3_PIPE2 */ "THDI_PORT_PG_CNTRS_RT1_XPE3_PIPE2",
    /* THDI_PORT_PG_CNTRS_RT1_Y  */ "THDI_PORT_PG_CNTRS_RT1_Y",
    /* THDI_PORT_PG_CNTRS_RT2_X  */ "THDI_PORT_PG_CNTRS_RT2_X",
    /* THDI_PORT_PG_CNTRS_RT2_XPE0_PIPE0 */ "THDI_PORT_PG_CNTRS_RT2_XPE0_PIPE0",
    /* THDI_PORT_PG_CNTRS_RT2_XPE0_PIPE3 */ "THDI_PORT_PG_CNTRS_RT2_XPE0_PIPE3",
    /* THDI_PORT_PG_CNTRS_RT2_XPE1_PIPE0 */ "THDI_PORT_PG_CNTRS_RT2_XPE1_PIPE0",
    /* THDI_PORT_PG_CNTRS_RT2_XPE1_PIPE3 */ "THDI_PORT_PG_CNTRS_RT2_XPE1_PIPE3",
    /* THDI_PORT_PG_CNTRS_RT2_XPE2_PIPE1 */ "THDI_PORT_PG_CNTRS_RT2_XPE2_PIPE1",
    /* THDI_PORT_PG_CNTRS_RT2_XPE2_PIPE2 */ "THDI_PORT_PG_CNTRS_RT2_XPE2_PIPE2",
    /* THDI_PORT_PG_CNTRS_RT2_XPE3_PIPE1 */ "THDI_PORT_PG_CNTRS_RT2_XPE3_PIPE1",
    /* THDI_PORT_PG_CNTRS_RT2_XPE3_PIPE2 */ "THDI_PORT_PG_CNTRS_RT2_XPE3_PIPE2",
    /* THDI_PORT_PG_CNTRS_RT2_Y  */ "THDI_PORT_PG_CNTRS_RT2_Y",
    /* THDI_PORT_PG_CNTRS_SH1    */ "THDI_PORT_PG_CNTRS_SH1",
    /* THDI_PORT_PG_CNTRS_SH2    */ "THDI_PORT_PG_CNTRS_SH2",
    /* THDI_PORT_PG_CNTRS_SH1_X  */ "THDI_PORT_PG_CNTRS_SH1_X",
    /* THDI_PORT_PG_CNTRS_SH1_XPE0_PIPE0 */ "THDI_PORT_PG_CNTRS_SH1_XPE0_PIPE0",
    /* THDI_PORT_PG_CNTRS_SH1_XPE0_PIPE3 */ "THDI_PORT_PG_CNTRS_SH1_XPE0_PIPE3",
    /* THDI_PORT_PG_CNTRS_SH1_XPE1_PIPE0 */ "THDI_PORT_PG_CNTRS_SH1_XPE1_PIPE0",
    /* THDI_PORT_PG_CNTRS_SH1_XPE1_PIPE3 */ "THDI_PORT_PG_CNTRS_SH1_XPE1_PIPE3",
    /* THDI_PORT_PG_CNTRS_SH1_XPE2_PIPE1 */ "THDI_PORT_PG_CNTRS_SH1_XPE2_PIPE1",
    /* THDI_PORT_PG_CNTRS_SH1_XPE2_PIPE2 */ "THDI_PORT_PG_CNTRS_SH1_XPE2_PIPE2",
    /* THDI_PORT_PG_CNTRS_SH1_XPE3_PIPE1 */ "THDI_PORT_PG_CNTRS_SH1_XPE3_PIPE1",
    /* THDI_PORT_PG_CNTRS_SH1_XPE3_PIPE2 */ "THDI_PORT_PG_CNTRS_SH1_XPE3_PIPE2",
    /* THDI_PORT_PG_CNTRS_SH1_Y  */ "THDI_PORT_PG_CNTRS_SH1_Y",
    /* THDI_PORT_PG_CNTRS_SH2_X  */ "THDI_PORT_PG_CNTRS_SH2_X",
    /* THDI_PORT_PG_CNTRS_SH2_XPE0_PIPE0 */ "THDI_PORT_PG_CNTRS_SH2_XPE0_PIPE0",
    /* THDI_PORT_PG_CNTRS_SH2_XPE0_PIPE3 */ "THDI_PORT_PG_CNTRS_SH2_XPE0_PIPE3",
    /* THDI_PORT_PG_CNTRS_SH2_XPE1_PIPE0 */ "THDI_PORT_PG_CNTRS_SH2_XPE1_PIPE0",
    /* THDI_PORT_PG_CNTRS_SH2_XPE1_PIPE3 */ "THDI_PORT_PG_CNTRS_SH2_XPE1_PIPE3",
    /* THDI_PORT_PG_CNTRS_SH2_XPE2_PIPE1 */ "THDI_PORT_PG_CNTRS_SH2_XPE2_PIPE1",
    /* THDI_PORT_PG_CNTRS_SH2_XPE2_PIPE2 */ "THDI_PORT_PG_CNTRS_SH2_XPE2_PIPE2",
    /* THDI_PORT_PG_CNTRS_SH2_XPE3_PIPE1 */ "THDI_PORT_PG_CNTRS_SH2_XPE3_PIPE1",
    /* THDI_PORT_PG_CNTRS_SH2_XPE3_PIPE2 */ "THDI_PORT_PG_CNTRS_SH2_XPE3_PIPE2",
    /* THDI_PORT_PG_CNTRS_SH2_Y  */ "THDI_PORT_PG_CNTRS_SH2_Y",
    /* THDI_PORT_PG_CONFIG       */ "THDI_PORT_PG_CONFIG",
    /* THDI_PORT_PG_CONFIG0_X    */ "THDI_PORT_PG_CONFIG0_X",
    /* THDI_PORT_PG_CONFIG0_Y    */ "THDI_PORT_PG_CONFIG0_Y",
    /* THDI_PORT_PG_CONFIG1_X    */ "THDI_PORT_PG_CONFIG1_X",
    /* THDI_PORT_PG_CONFIG1_Y    */ "THDI_PORT_PG_CONFIG1_Y",
    /* THDI_PORT_PG_CONFIG2_X    */ "THDI_PORT_PG_CONFIG2_X",
    /* THDI_PORT_PG_CONFIG2_Y    */ "THDI_PORT_PG_CONFIG2_Y",
    /* THDI_PORT_PG_CONFIG_PIPE0 */ "THDI_PORT_PG_CONFIG_PIPE0",
    /* THDI_PORT_PG_CONFIG_PIPE1 */ "THDI_PORT_PG_CONFIG_PIPE1",
    /* THDI_PORT_PG_CONFIG_PIPE2 */ "THDI_PORT_PG_CONFIG_PIPE2",
    /* THDI_PORT_PG_CONFIG_PIPE3 */ "THDI_PORT_PG_CONFIG_PIPE3",
    /* THDI_PORT_PG_CONFIG_X     */ "THDI_PORT_PG_CONFIG_X",
    /* THDI_PORT_PG_CONFIG_Y     */ "THDI_PORT_PG_CONFIG_Y",
    /* THDI_PORT_SP_BST          */ "THDI_PORT_SP_BST_STAT",
    /* THDI_PORT_SP_BST_X        */ "THDI_PORT_SP_BST_X",
    /* THDI_PORT_SP_BST_XPE0_PIPE0 */ "THDI_PORT_SP_BST_XPE0_PIPE0",
    /* THDI_PORT_SP_BST_XPE0_PIPE3 */ "THDI_PORT_SP_BST_XPE0_PIPE3",
    /* THDI_PORT_SP_BST_XPE1_PIPE0 */ "THDI_PORT_SP_BST_XPE1_PIPE0",
    /* THDI_PORT_SP_BST_XPE1_PIPE3 */ "THDI_PORT_SP_BST_XPE1_PIPE3",
    /* THDI_PORT_SP_BST_XPE2_PIPE1 */ "THDI_PORT_SP_BST_XPE2_PIPE1",
    /* THDI_PORT_SP_BST_XPE2_PIPE2 */ "THDI_PORT_SP_BST_XPE2_PIPE2",
    /* THDI_PORT_SP_BST_XPE3_PIPE1 */ "THDI_PORT_SP_BST_XPE3_PIPE1",
    /* THDI_PORT_SP_BST_XPE3_PIPE2 */ "THDI_PORT_SP_BST_XPE3_PIPE2",
    /* THDI_PORT_SP_BST_Y        */ "THDI_PORT_SP_BST_Y",
    /* THDI_PORT_SP_CNTRS        */ "THDI_PORT_SP_CNTRS",
    /* THDI_PORT_SP_CNTRS_RT     */ "THDI_PORT_SP_CNTRS_RT",
    /* THDI_PORT_SP_CNTRS_RT_X   */ "THDI_PORT_SP_CNTRS_RT_X",
    /* THDI_PORT_SP_CNTRS_RT_XPE0_PIPE0 */ "THDI_PORT_SP_CNTRS_RT_XPE0_PIPE0",
    /* THDI_PORT_SP_CNTRS_RT_XPE0_PIPE3 */ "THDI_PORT_SP_CNTRS_RT_XPE0_PIPE3",
    /* THDI_PORT_SP_CNTRS_RT_XPE1_PIPE0 */ "THDI_PORT_SP_CNTRS_RT_XPE1_PIPE0",
    /* THDI_PORT_SP_CNTRS_RT_XPE1_PIPE3 */ "THDI_PORT_SP_CNTRS_RT_XPE1_PIPE3",
    /* THDI_PORT_SP_CNTRS_RT_XPE2_PIPE1 */ "THDI_PORT_SP_CNTRS_RT_XPE2_PIPE1",
    /* THDI_PORT_SP_CNTRS_RT_XPE2_PIPE2 */ "THDI_PORT_SP_CNTRS_RT_XPE2_PIPE2",
    /* THDI_PORT_SP_CNTRS_RT_XPE3_PIPE1 */ "THDI_PORT_SP_CNTRS_RT_XPE3_PIPE1",
    /* THDI_PORT_SP_CNTRS_RT_XPE3_PIPE2 */ "THDI_PORT_SP_CNTRS_RT_XPE3_PIPE2",
    /* THDI_PORT_SP_CNTRS_RT_Y   */ "THDI_PORT_SP_CNTRS_RT_Y",
    /* THDI_PORT_SP_CNTRS_SH     */ "THDI_PORT_SP_CNTRS_SH",
    /* THDI_PORT_SP_CNTRS_SH_X   */ "THDI_PORT_SP_CNTRS_SH_X",
    /* THDI_PORT_SP_CNTRS_SH_XPE0_PIPE0 */ "THDI_PORT_SP_CNTRS_SH_XPE0_PIPE0",
    /* THDI_PORT_SP_CNTRS_SH_XPE0_PIPE3 */ "THDI_PORT_SP_CNTRS_SH_XPE0_PIPE3",
    /* THDI_PORT_SP_CNTRS_SH_XPE1_PIPE0 */ "THDI_PORT_SP_CNTRS_SH_XPE1_PIPE0",
    /* THDI_PORT_SP_CNTRS_SH_XPE1_PIPE3 */ "THDI_PORT_SP_CNTRS_SH_XPE1_PIPE3",
    /* THDI_PORT_SP_CNTRS_SH_XPE2_PIPE1 */ "THDI_PORT_SP_CNTRS_SH_XPE2_PIPE1",
    /* THDI_PORT_SP_CNTRS_SH_XPE2_PIPE2 */ "THDI_PORT_SP_CNTRS_SH_XPE2_PIPE2",
    /* THDI_PORT_SP_CNTRS_SH_XPE3_PIPE1 */ "THDI_PORT_SP_CNTRS_SH_XPE3_PIPE1",
    /* THDI_PORT_SP_CNTRS_SH_XPE3_PIPE2 */ "THDI_PORT_SP_CNTRS_SH_XPE3_PIPE2",
    /* THDI_PORT_SP_CNTRS_SH_Y   */ "THDI_PORT_SP_CNTRS_SH_Y",
    /* THDI_PORT_SP_CONFIG       */ "THDI_PORT_SP_CONFIG",
    /* THDI_PORT_SP_CONFIG0      */ "THDI_PORT_SP_CONFIG0",
    /* THDI_PORT_SP_CONFIG1      */ "THDI_PORT_SP_CONFIG1",
    /* THDI_PORT_SP_CONFIG2      */ "THDI_PORT_SP_CONFIG2",
    /* THDI_PORT_SP_CONFIG0_PIPE0 */ "THDI_PORT_SP_CONFIG0_PIPE0",
    /* THDI_PORT_SP_CONFIG0_PIPE1 */ "THDI_PORT_SP_CONFIG0_PIPE1",
    /* THDI_PORT_SP_CONFIG0_PIPE2 */ "THDI_PORT_SP_CONFIG0_PIPE2",
    /* THDI_PORT_SP_CONFIG0_PIPE3 */ "THDI_PORT_SP_CONFIG0_PIPE3",
    /* THDI_PORT_SP_CONFIG0_X    */ "THDI_PORT_SP_CONFIG0_X",
    /* THDI_PORT_SP_CONFIG0_Y    */ "THDI_PORT_SP_CONFIG0_Y",
    /* THDI_PORT_SP_CONFIG1_PIPE0 */ "THDI_PORT_SP_CONFIG1_PIPE0",
    /* THDI_PORT_SP_CONFIG1_PIPE1 */ "THDI_PORT_SP_CONFIG1_PIPE1",
    /* THDI_PORT_SP_CONFIG1_PIPE2 */ "THDI_PORT_SP_CONFIG1_PIPE2",
    /* THDI_PORT_SP_CONFIG1_PIPE3 */ "THDI_PORT_SP_CONFIG1_PIPE3",
    /* THDI_PORT_SP_CONFIG1_X    */ "THDI_PORT_SP_CONFIG1_X",
    /* THDI_PORT_SP_CONFIG1_Y    */ "THDI_PORT_SP_CONFIG1_Y",
    /* THDI_PORT_SP_CONFIG2_PIPE0 */ "THDI_PORT_SP_CONFIG2_PIPE0",
    /* THDI_PORT_SP_CONFIG2_PIPE1 */ "THDI_PORT_SP_CONFIG2_PIPE1",
    /* THDI_PORT_SP_CONFIG2_PIPE2 */ "THDI_PORT_SP_CONFIG2_PIPE2",
    /* THDI_PORT_SP_CONFIG2_PIPE3 */ "THDI_PORT_SP_CONFIG2_PIPE3",
    /* THDI_PORT_SP_CONFIG2_X    */ "THDI_PORT_SP_CONFIG2_X",
    /* THDI_PORT_SP_CONFIG2_Y    */ "THDI_PORT_SP_CONFIG2_Y",
    /* THDI_PORT_SP_CONFIG_PIPE0 */ "THDI_PORT_SP_CONFIG_PIPE0",
    /* THDI_PORT_SP_CONFIG_PIPE1 */ "THDI_PORT_SP_CONFIG_PIPE1",
    /* THDI_PORT_SP_CONFIG_PIPE2 */ "THDI_PORT_SP_CONFIG_PIPE2",
    /* THDI_PORT_SP_CONFIG_PIPE3 */ "THDI_PORT_SP_CONFIG_PIPE3",
    /* THDI_PORT_SP_CONFIG_X     */ "THDI_PORT_SP_CONFIG_X",
    /* THDI_PORT_SP_CONFIG_Y     */ "THDI_PORT_SP_CONFIG_Y",
    /* THDO_CONFIG_0A            */ "THDO_CONFIG_0A",
    /* THDO_CONFIG_0B            */ "THDO_CONFIG_0B",
    /* THDO_CONFIG_1A            */ "THDO_CONFIG_1A",
    /* THDO_CONFIG_1B            */ "THDO_CONFIG_1B",
    /* THDO_CONFIG_EX_0A         */ "THDO_CONFIG_EX_0A",
    /* THDO_CONFIG_EX_0B         */ "THDO_CONFIG_EX_0B",
    /* THDO_CONFIG_EX_1A         */ "THDO_CONFIG_EX_1A",
    /* THDO_CONFIG_EX_1B         */ "THDO_CONFIG_EX_1B",
    /* THDO_OFFSET_0A            */ "THDO_OFFSET_0A",
    /* THDO_OFFSET_0B            */ "THDO_OFFSET_0B",
    /* THDO_OFFSET_1A            */ "THDO_OFFSET_1A",
    /* THDO_OFFSET_1B            */ "THDO_OFFSET_1B",
    /* THDO_OFFSET_EX_0A         */ "THDO_OFFSET_EX_0A",
    /* THDO_OFFSET_EX_0B         */ "THDO_OFFSET_EX_0B",
    /* THDO_OFFSET_EX_1A         */ "THDO_OFFSET_EX_1A",
    /* THDO_OFFSET_EX_1B         */ "THDO_OFFSET_EX_1B",
    /* THDO_OPNCOUNT_QENTRY      */ "THDO_OPNCOUNT_QENTRY",
    /* THDO_QCOUNT_CELL_1        */ "THDO_QCOUNT_CELL_1",
    /* THDO_QCOUNT_QENTRY        */ "THDO_QCOUNT_QENTRY",
    /* THDO_QCOUNT_QENTRY_0      */ "THDO_QCOUNT_QENTRY_0",
    /* THDO_QCOUNT_QENTRY_1      */ "THDO_QCOUNT_QENTRY_1",
    /* THDO_QRESET_VALUE_CELL_1  */ "THDO_QRESET_VALUE_CELL_1",
    /* THDO_QRESET_VALUE_QENTRY_1 */ "THDO_QRESET_VALUE_QENTRY_1",
    /* THDO_QSTATUS_CELL_1       */ "THDO_QSTATUS_CELL_1",
    /* THDO_QSTATUS_QENTRY_1     */ "THDO_QSTATUS_QENTRY_1",
    /* TIMESLOT_BURST_SIZE_BYTES */ "TIMESLOT_BURST_SIZE_BYTES",
    /* TMA_HASH0_RANDTABLE0      */ "TMA_HASH0_RANDTABLE0",
    /* TMA_HASH0_RANDTABLE1      */ "TMA_HASH0_RANDTABLE1",
    /* TMA_HASH0_RANDTABLE2      */ "TMA_HASH0_RANDTABLE2",
    /* TMA_HASH0_RANDTABLE3      */ "TMA_HASH0_RANDTABLE3",
    /* TMA_HASH0_RANDTABLE4      */ "TMA_HASH0_RANDTABLE4",
    /* TMA_HASH0_RANDTABLE5      */ "TMA_HASH0_RANDTABLE5",
    /* TMA_HASH0_RANDTABLE6      */ "TMA_HASH0_RANDTABLE6",
    /* TMA_HASH0_RANDTABLE7      */ "TMA_HASH0_RANDTABLE7",
    /* TMA_HASH1_RANDTABLE0      */ "TMA_HASH1_RANDTABLE0",
    /* TMA_HASH1_RANDTABLE1      */ "TMA_HASH1_RANDTABLE1",
    /* TMA_HASH1_RANDTABLE2      */ "TMA_HASH1_RANDTABLE2",
    /* TMA_HASH1_RANDTABLE3      */ "TMA_HASH1_RANDTABLE3",
    /* TMA_HASH1_RANDTABLE4      */ "TMA_HASH1_RANDTABLE4",
    /* TMA_HASH1_RANDTABLE5      */ "TMA_HASH1_RANDTABLE5",
    /* TMA_HASH1_RANDTABLE6      */ "TMA_HASH1_RANDTABLE6",
    /* TMA_HASH1_RANDTABLE7      */ "TMA_HASH1_RANDTABLE7",
    /* TMA_PM_HIST0              */ "TMA_PM_HIST0",
    /* TMA_PM_HIST1              */ "TMA_PM_HIST1",
    /* TMA_PM_HIST2              */ "TMA_PM_HIST2",
    /* TMA_PM_HIST3              */ "TMA_PM_HIST3",
    /* TMA_PM_HIST4              */ "TMA_PM_HIST4",
    /* TMA_PM_HIST5              */ "TMA_PM_HIST5",
    /* TMA_PM_HIST6              */ "TMA_PM_HIST6",
    /* TMA_PM_HIST7              */ "TMA_PM_HIST7",
    /* TMB_DISTRIBUTOR_REGION_DEFINITION */ "TMB_DISTRIBUTOR_REGION_DEFINITION",
    /* TMB_DISTRIBUTOR_SCRAMBLE_TABLE0 */ "TMB_DISTRIBUTOR_SCRAMBLE_TABLE0",
    /* TMB_DISTRIBUTOR_SCRAMBLE_TABLE1 */ "TMB_DISTRIBUTOR_SCRAMBLE_TABLE1",
    /* TMB_DISTRIBUTOR_SCRAMBLE_TABLE2 */ "TMB_DISTRIBUTOR_SCRAMBLE_TABLE2",
    /* TMB_HASH0_RANDTABLE0      */ "TMB_HASH0_RANDTABLE0",
    /* TMB_HASH0_RANDTABLE1      */ "TMB_HASH0_RANDTABLE1",
    /* TMB_HASH0_RANDTABLE2      */ "TMB_HASH0_RANDTABLE2",
    /* TMB_HASH0_RANDTABLE3      */ "TMB_HASH0_RANDTABLE3",
    /* TMB_HASH0_RANDTABLE4      */ "TMB_HASH0_RANDTABLE4",
    /* TMB_HASH0_RANDTABLE5      */ "TMB_HASH0_RANDTABLE5",
    /* TMB_HASH0_RANDTABLE6      */ "TMB_HASH0_RANDTABLE6",
    /* TMB_HASH0_RANDTABLE7      */ "TMB_HASH0_RANDTABLE7",
    /* TMB_LPM_DBUCKET_IPV4_128  */ "TMB_LPM_DBUCKET_IPV4_128",
    /* TMB_LPM_DBUCKET_IPV4_256  */ "TMB_LPM_DBUCKET_IPV4_256",
    /* TMB_LPM_DBUCKET_IPV6_128  */ "TMB_LPM_DBUCKET_IPV6_128",
    /* TMB_LPM_DBUCKET_IPV6_256  */ "TMB_LPM_DBUCKET_IPV6_256",
    /* TMB_UPDATER_CMD_EML_DELETE */ "TMB_UPDATER_CMD_EML_DELETE",
    /* TMB_UPDATER_CMD_EML_INS_BEGIN_END */ "TMB_UPDATER_CMD_EML_INS_BEGIN_END",
    /* TMB_UPDATER_CMD_FIFO0     */ "TMB_UPDATER_CMD_FIFO0",
    /* TMB_UPDATER_CMD_FIFO1     */ "TMB_UPDATER_CMD_FIFO1",
    /* TMB_UPDATER_CMD_LOCK_RELEASE */ "TMB_UPDATER_CMD_LOCK_RELEASE",
    /* TMB_UPDATER_CMD_NOP       */ "TMB_UPDATER_CMD_NOP",
    /* TMB_UPDATER_CMD_RAW_READ  */ "TMB_UPDATER_CMD_RAW_READ",
    /* TMB_UPDATER_CMD_RAW_WRITE */ "TMB_UPDATER_CMD_RAW_WRITE",
    /* TMB_UPDATER_CMD_XL_READ   */ "TMB_UPDATER_CMD_XL_READ",
    /* TMB_UPDATER_CMD_XL_WRITE  */ "TMB_UPDATER_CMD_XL_WRITE",
    /* TMB_UPDATER_FREE_CHAIN_FIFO0 */ "TMB_UPDATER_FREE_CHAIN_FIFO0",
    /* TMB_UPDATER_FREE_CHAIN_FIFO1 */ "TMB_UPDATER_FREE_CHAIN_FIFO1",
    /* TMB_UPDATER_FREE_CHAIN_FIFO2 */ "TMB_UPDATER_FREE_CHAIN_FIFO2",
    /* TMB_UPDATER_FREE_CHAIN_FIFO3 */ "TMB_UPDATER_FREE_CHAIN_FIFO3",
    /* TMB_UPDATER_RECYCLE_CHAIN_FIFO */ "TMB_UPDATER_RECYCLE_CHAIN_FIFO",
    /* TMB_UPDATER_RESPONSE      */ "TMB_UPDATER_RESPONSE",
    /* TMB_UPDATER_RSP_FIFO0     */ "TMB_UPDATER_RSP_FIFO0",
    /* TMB_UPDATER_RSP_FIFO1     */ "TMB_UPDATER_RSP_FIFO1",
    /* TMB_UPDATER_TAPS_RESPONSE */ "TMB_UPDATER_TAPS_RESPONSE",
    /* TOS_FN                    */ "TOS_FN",
    /* TOS_FN_PIPE0              */ "TOS_FN_PIPE0",
    /* TOS_FN_PIPE1              */ "TOS_FN_PIPE1",
    /* TOS_FN_PIPE2              */ "TOS_FN_PIPE2",
    /* TOS_FN_PIPE3              */ "TOS_FN_PIPE3",
    /* TRILL_DROP_STATS          */ "TRILL_DROP_STATS",
    /* TRILL_DROP_STATS_PIPE0    */ "TRILL_DROP_STATS_PIPE0",
    /* TRILL_DROP_STATS_PIPE1    */ "TRILL_DROP_STATS_PIPE1",
    /* TRILL_DROP_STATS_PIPE2    */ "TRILL_DROP_STATS_PIPE2",
    /* TRILL_DROP_STATS_PIPE3    */ "TRILL_DROP_STATS_PIPE3",
    /* TRILL_DROP_STATS_X        */ "TRILL_DROP_STATS_X",
    /* TRILL_DROP_STATS_Y        */ "TRILL_DROP_STATS_Y",
    /* TRUNK32_CONFIG_TABLE      */ "TRUNK32_CONFIG_TABLE",
    /* TRUNK32_PORT_TABLE        */ "TRUNK32_PORT_TABLE",
    /* TRUNK_BITMAP              */ "TRUNK_BITMAP",
    /* TRUNK_CBL_TABLE           */ "TRUNK_CBL_TABLE",
    /* TRUNK_EGR_MASK            */ "PORT_TRUNK_EGRESS",
    /* TRUNK_GROUP               */ "TRUNK_GROUP",
    /* TRUNK_MEMBER              */ "TRUNK_MEMBER",
    /* TRUNK_RR_CNT              */ "TRUNK_GROUP_RRLB_CNT",
    /* TRUNK_RR_CNT_PIPE0        */ "TRUNK_GROUP_RRLB_CNT_PIPE0",
    /* TRUNK_RR_CNT_PIPE1        */ "TRUNK_GROUP_RRLB_CNT_PIPE1",
    /* TRUNK_RR_CNT_PIPE2        */ "TRUNK_GROUP_RRLB_CNT_PIPE2",
    /* TRUNK_RR_CNT_PIPE3        */ "TRUNK_GROUP_RRLB_CNT_PIPE3",
    /* TSN_PRI_OFFSET            */ "TSN_PRI_OFFSET",
    /* TTL_FN                    */ "TTL_FN",
    /* TTL_FN_PIPE0              */ "TTL_FN_PIPE0",
    /* TTL_FN_PIPE1              */ "TTL_FN_PIPE1",
    /* TTL_FN_PIPE2              */ "TTL_FN_PIPE2",
    /* TTL_FN_PIPE3              */ "TTL_FN_PIPE3",
    /* TXLP_DEBUG_COUNTER0       */ "TXLP_DEBUG_COUNTER0",
    /* TXLP_DEBUG_COUNTER1       */ "TXLP_DEBUG_COUNTER1",
    /* TXLP_DEBUG_COUNTER2       */ "TXLP_DEBUG_COUNTER2",
    /* TXLP_DEBUG_COUNTER3       */ "TXLP_DEBUG_COUNTER3",
    /* TXLP_DEBUG_COUNTER4       */ "TXLP_DEBUG_COUNTER4",
    /* TXLP_DEBUG_COUNTER5       */ "TXLP_DEBUG_COUNTER5",
    /* TXLP_DEBUG_COUNTER6       */ "TXLP_DEBUG_COUNTER6",
    /* TXLP_DEBUG_COUNTER7       */ "TXLP_DEBUG_COUNTER7",
    /* TXLP_DEBUG_COUNTER8       */ "TXLP_DEBUG_COUNTER8",
    /* TXLP_DEBUG_COUNTER9       */ "TXLP_DEBUG_COUNTER9",
    /* TXLP_DEBUG_COUNTER10      */ "TXLP_DEBUG_COUNTER10",
    /* TXLP_DEBUG_COUNTER11      */ "TXLP_DEBUG_COUNTER11",
    /* TXLP_INT2EXT_STREAM_MAP_TABLE */ "TXLP_INT2EXT_STREAM_MAP_TABLE",
    /* TXLP_PORT_ADDR_MAP_TABLE  */ "TXLP_PORT_ADDR_MAP_TABLE",
    /* TXLP_PORT_MMU_REQUESTS    */ "TXLP_PORT_MMU_REQUESTS",
    /* TXLP_PORT_REQUESTS        */ "TXLP_PORT_REQUESTS",
    /* TXLP_PORT_STREAM_BITMAP_TABLE */ "TXLP_PORT_STREAM_BITMAP_TABLE",
    /* TXLP_PORT_USED_ENTRIES    */ "TXLP_PORT_USED_ENTRIES",
    /* TXLP_STREAM_ADDR_MAP_TABLE */ "TXLP_STREAM_ADDR_MAP_TABLE",
    /* TXLP_STREAM_MMU_REQUESTS  */ "TXLP_STREAM_MMU_REQUESTS",
    /* TXLP_STREAM_USED_ENTRIES  */ "TXLP_STREAM_USED_ENTRIES",
    /* TXQ_DDP_RXI_MEM           */ "TXQ_DDP_RXI_MEM",
    /* TXQ_DRAM_CTQ              */ "TXQ_DRAM_CTQ",
    /* TXQ_DRAM_DTQ              */ "TXQ_DRAM_DTQ",
    /* TXQ_DRAM_EGQC             */ "TXQ_DRAM_EGQC",
    /* TXQ_DRAM_EGQD             */ "TXQ_DRAM_EGQD",
    /* TXQ_ITE_RXI_MEM           */ "TXQ_ITE_RXI_MEM",
    /* TXQ_PER_DTQ_CFG           */ "TXQ_PER_DTQ_CFG",
    /* TXQ_PER_WFQ_CFG           */ "TXQ_PER_WFQ_CFG",
    /* TXQ_PRIORITY_BITS_MAPPING_2_FDT */ "TXQ_PRIORITY_BITS_MAPPING_2_FDT",
    /* TXQ_SRAM_CTQ              */ "TXQ_SRAM_CTQ",
    /* TXQ_SRAM_DTQ              */ "TXQ_SRAM_DTQ",
    /* TXQ_SRAM_EGQC             */ "TXQ_SRAM_EGQC",
    /* TXQ_SRAM_EGQD             */ "TXQ_SRAM_EGQD",
    /* TXSACRPTPKTS              */ "TXSACRPTPKTS",
    /* TXSAPRTCPKTS              */ "TXSAPRTCPKTS",
    /* TXSCCRPTBYT               */ "TXSCCRPTBYT",
    /* TXSCCRPTPKTS              */ "TXSCCRPTPKTS",
    /* TXSCPRTCBYT               */ "TXSCPRTCBYT",
    /* TXSCPRTCPKTS              */ "TXSCPRTCPKTS",
    /* TXUNTAGPKTS               */ "TXUNTAGPKTS",
    /* TX_INITIAL_PROT_GROUP_TABLE */ "TX_INITIAL_PROT_GROUP_TABLE",
    /* TX_PFC_SRC_PORT_LKUP      */ "TX_PFC_SRC_PORT_LKUP",
    /* TX_PROT_GROUP_1_1_TABLE   */ "TX_PROT_GROUP_1_1_TABLE",
    /* TX_PROT_GROUP_1_TABLE     */ "TX_PROT_GROUP_1_TABLE",
    /* TX_SFI_CFIFO              */ "TX_SFI_CFIFO",
    /* TX_SFI_DFIFO              */ "TX_SFI_DFIFO",
    /* TYPE_RESOLUTION_TABLE     */ "TYPE_RESOLUTION_TABLE",
    /* UDF_CONDITIONAL_CHECK_TABLE_CAM */ "UDF_CONDITIONAL_CHECK_TABLE_CAM",
    /* UDF_CONDITIONAL_CHECK_TABLE_RAM */ "UDF_CONDITIONAL_CHECK_TABLE_RAM",
    /* UDF_CONDITIONAL_CHECK_TABLE_RAM_1 */ "UDF_CONDITIONAL_CHECK_TABLE_RAM_1",
    /* UDF_OFFSET                */ "UDF_OFFSET",
    /* UFLOW_A                   */ "UFLOW_A",
    /* UFLOW_B                   */ "UFLOW_B",
    /* UNKNOWN_HGI_BITMAP        */ "UNKNOWN_HGI_BITMAP",
    /* UNKNOWN_MCAST_BLOCK_MASK  */ "UNKNOWN_MCAST_BLOCK_MASK",
    /* UNKNOWN_UCAST_BLOCK_MASK  */ "UNKNOWN_UCAST_BLOCK_MASK",
    /* VFI                       */ "VFI",
    /* VFI_1                     */ "VFI_1",
    /* VFI_PROFILE               */ "VFI_PROFILE",
    /* VFI_PROFILE_2             */ "VFI_PROFILE_2",
    /* VFP_HASH_FIELD_BMAP_TABLE_A */ "VFP_HASH_FIELD_BMAP_TABLE_A",
    /* VFP_HASH_FIELD_BMAP_TABLE_B */ "VFP_HASH_FIELD_BMAP_TABLE_B",
    /* VFP_POLICY_TABLE          */ "VFP_POLICY_TABLE",
    /* VFP_POLICY_TABLE_PIPE0    */ "VFP_POLICY_TABLE_PIPE0",
    /* VFP_POLICY_TABLE_PIPE1    */ "VFP_POLICY_TABLE_PIPE1",
    /* VFP_POLICY_TABLE_PIPE2    */ "VFP_POLICY_TABLE_PIPE2",
    /* VFP_POLICY_TABLE_PIPE3    */ "VFP_POLICY_TABLE_PIPE3",
    /* VFP_TCAM                  */ "VFP_TCAM",
    /* VFP_TCAM_PIPE0            */ "VFP_TCAM_PIPE0",
    /* VFP_TCAM_PIPE1            */ "VFP_TCAM_PIPE1",
    /* VFP_TCAM_PIPE2            */ "VFP_TCAM_PIPE2",
    /* VFP_TCAM_PIPE3            */ "VFP_TCAM_PIPE3",
    /* VLAN_2_TAB                */ "VLAN_2",
    /* VLAN_COS_MAP              */ "VLAN_COS_MAP",
    /* VLAN_MAC                  */ "VLAN_MAC",
    /* VLAN_MAC_OVERFLOW         */ "VLAN_MAC_OVERFLOW",
    /* VLAN_MAC_SCRATCH          */ "VLAN_MAC_SCRATCH",
    /* VLAN_MPLS                 */ "VLAN_MPLS",
    /* VLAN_OR_VFI_MAC_COUNT     */ "VLAN_OR_VFI_MAC_COUNT",
    /* VLAN_OR_VFI_MAC_LIMIT     */ "VLAN_OR_VFI_MAC_LIMIT",
    /* VLAN_PROFILE_2            */ "VLAN_PROFILE_2",
    /* VLAN_PROFILE_TAB          */ "VLAN_PROFILE",
    /* VLAN_PROTOCOL             */ "VLAN_PROTOCOL",
    /* VLAN_PROTOCOL_DATA        */ "VLAN_PROTOCOL_DATA",
    /* VLAN_SUBNET               */ "VLAN_SUBNET",
    /* VLAN_SUBNET_DATA_ONLY     */ "VLAN_SUBNET_DATA_ONLY",
    /* VLAN_SUBNET_ONLY          */ "VLAN_SUBNET_ONLY",
    /* VLAN_TAB                  */ "VLAN",
    /* VLAN_XLATE                */ "VLAN_XLATE",
    /* VLAN_XLATE_1              */ "VLAN_XLATE_1",
    /* VLAN_XLATE_1_HIT_ONLY     */ "VLAN_XLATE_1_HIT_ONLY",
    /* VLAN_XLATE_2_HIT_ONLY     */ "VLAN_XLATE_2_HIT_ONLY",
    /* VLAN_XLATE_DATA_ONLY      */ "VLAN_XLATE_DATA_ONLY",
    /* VLAN_XLATE_ECC            */ "VLAN_XLATE_ECC",
    /* VLAN_XLATE_EXTD           */ "VLAN_XLATE_2",
    /* VLAN_XLATE_LP             */ "VLAN_XLATE_LP",
    /* VLAN_XLATE_MASK           */ "VLAN_XLATE_MASK",
    /* VLAN_XLATE_ONLY           */ "VLAN_XLATE_ONLY",
    /* VLAN_XLATE_OVERFLOW       */ "VLAN_XLATE_OVERFLOW",
    /* VLAN_XLATE_SCRATCH        */ "VLAN_XLATE_SCRATCH",
    /* VOQ_ARRIVALS              */ "VOQ_ARRIVALS",
    /* VOQ_CONFIG                */ "VOQ_CONFIG",
    /* VOQ_COS_MAP               */ "VOQ_COS_MAP",
    /* VOQ_MOD_MAP               */ "VOQ_MOD_MAP",
    /* VOQ_PORT_MAP              */ "VOQ_PORT_MAP",
    /* VRF                       */ "VRF",
    /* WLAN_SVP_TABLE            */ "WLAN_SVP_TABLE",
    /* WRED_AVG_QUEUE_LENGTH     */ "WRED_AVG_QUEUE_LENGTH",
    /* WRED_CURVE                */ "WRED_CURVE",
    /* WRED_STATE                */ "WRED_STATE",
    /* XLPORT_WC_UCMEM_DATA      */ "XLPORT_WC_UCMEM_DATA",
    /* XPORT_EHG_RX_TUNNEL_DATA  */ "XPORT_EHG_RX_TUNNEL_DATA",
    /* XPORT_EHG_RX_TUNNEL_MASK  */ "XPORT_EHG_RX_TUNNEL_MASK",
    /* XPORT_EHG_TX_TUNNEL_DATA  */ "XPORT_EHG_TX_TUNNEL_DATA",
    /* XPORT_WC_UCMEM_DATA       */ "XPORT_WC_UCMEM_DATA",
    /* XQPORT_EHG_RX_TUNNEL_DATA */ "XQPORT_EHG_RX_TUNNEL_DATA",
    /* XQPORT_EHG_RX_TUNNEL_MASK */ "XQPORT_EHG_RX_TUNNEL_MASK",
    /* XQPORT_EHG_TX_TUNNEL_DATA */ "XQPORT_EHG_TX_TUNNEL_DATA",
    /* X_ARB_TDM_TABLE           */ "X_ARB_TDM_TABLE",
    /* Y_ARB_TDM_TABLE           */ "Y_ARB_TDM_TABLE",
