
ubuntu-preinstalled/grotty:     file format elf32-littlearm


Disassembly of section .init:

00002bc8 <.init>:
    2bc8:	push	{r3, lr}
    2bcc:	bl	334c <__printf_chk@plt+0x4bc>
    2bd0:	pop	{r3, pc}

Disassembly of section .plt:

00002bd4 <__aeabi_atexit@plt-0x14>:
    2bd4:	push	{lr}		; (str lr, [sp, #-4]!)
    2bd8:	ldr	lr, [pc, #4]	; 2be4 <__aeabi_atexit@plt-0x4>
    2bdc:	add	lr, pc, lr
    2be0:	ldr	pc, [lr, #8]!
    2be4:	andeq	lr, r1, r8, ror r2

00002be8 <__aeabi_atexit@plt>:
    2be8:			; <UNDEFINED> instruction: 0xe7fd4778
    2bec:	add	ip, pc, #0, 12
    2bf0:	add	ip, ip, #122880	; 0x1e000
    2bf4:	ldr	pc, [ip, #628]!	; 0x274

00002bf8 <strcasecmp@plt>:
    2bf8:	add	ip, pc, #0, 12
    2bfc:	add	ip, ip, #122880	; 0x1e000
    2c00:	ldr	pc, [ip, #620]!	; 0x26c

00002c04 <strtol@plt>:
    2c04:	add	ip, pc, #0, 12
    2c08:	add	ip, ip, #122880	; 0x1e000
    2c0c:	ldr	pc, [ip, #612]!	; 0x264

00002c10 <free@plt>:
    2c10:			; <UNDEFINED> instruction: 0xe7fd4778
    2c14:	add	ip, pc, #0, 12
    2c18:	add	ip, ip, #122880	; 0x1e000
    2c1c:	ldr	pc, [ip, #600]!	; 0x258

00002c20 <strncmp@plt>:
    2c20:	add	ip, pc, #0, 12
    2c24:	add	ip, ip, #122880	; 0x1e000
    2c28:	ldr	pc, [ip, #592]!	; 0x250

00002c2c <__aeabi_uidivmod@plt>:
    2c2c:	add	ip, pc, #0, 12
    2c30:	add	ip, ip, #122880	; 0x1e000
    2c34:	ldr	pc, [ip, #584]!	; 0x248

00002c38 <exit@plt>:
    2c38:	add	ip, pc, #0, 12
    2c3c:	add	ip, ip, #122880	; 0x1e000
    2c40:	ldr	pc, [ip, #576]!	; 0x240

00002c44 <stpcpy@plt>:
    2c44:	add	ip, pc, #0, 12
    2c48:	add	ip, ip, #122880	; 0x1e000
    2c4c:	ldr	pc, [ip, #568]!	; 0x238

00002c50 <strtok@plt>:
    2c50:	add	ip, pc, #0, 12
    2c54:	add	ip, ip, #122880	; 0x1e000
    2c58:	ldr	pc, [ip, #560]!	; 0x230

00002c5c <_Znaj@plt>:
    2c5c:	add	ip, pc, #0, 12
    2c60:	add	ip, ip, #122880	; 0x1e000
    2c64:	ldr	pc, [ip, #552]!	; 0x228

00002c68 <abort@plt>:
    2c68:	add	ip, pc, #0, 12
    2c6c:	add	ip, ip, #122880	; 0x1e000
    2c70:	ldr	pc, [ip, #544]!	; 0x220

00002c74 <setbuf@plt>:
    2c74:	add	ip, pc, #0, 12
    2c78:	add	ip, ip, #122880	; 0x1e000
    2c7c:	ldr	pc, [ip, #536]!	; 0x218

00002c80 <wcwidth@plt>:
    2c80:	add	ip, pc, #0, 12
    2c84:	add	ip, ip, #122880	; 0x1e000
    2c88:	ldr	pc, [ip, #528]!	; 0x210

00002c8c <realloc@plt>:
    2c8c:	add	ip, pc, #0, 12
    2c90:	add	ip, ip, #122880	; 0x1e000
    2c94:	ldr	pc, [ip, #520]!	; 0x208

00002c98 <strcpy@plt>:
    2c98:	add	ip, pc, #0, 12
    2c9c:	add	ip, ip, #122880	; 0x1e000
    2ca0:	ldr	pc, [ip, #512]!	; 0x200

00002ca4 <strcat@plt>:
    2ca4:	add	ip, pc, #0, 12
    2ca8:	add	ip, ip, #122880	; 0x1e000
    2cac:	ldr	pc, [ip, #504]!	; 0x1f8

00002cb0 <ungetc@plt>:
    2cb0:	add	ip, pc, #0, 12
    2cb4:	add	ip, ip, #122880	; 0x1e000
    2cb8:	ldr	pc, [ip, #496]!	; 0x1f0

00002cbc <__stack_chk_fail@plt>:
    2cbc:	add	ip, pc, #0, 12
    2cc0:	add	ip, ip, #122880	; 0x1e000
    2cc4:	ldr	pc, [ip, #488]!	; 0x1e8

00002cc8 <__cxa_end_cleanup@plt>:
    2cc8:	add	ip, pc, #0, 12
    2ccc:	add	ip, ip, #122880	; 0x1e000
    2cd0:	ldr	pc, [ip, #480]!	; 0x1e0

00002cd4 <putc@plt>:
    2cd4:			; <UNDEFINED> instruction: 0xe7fd4778
    2cd8:	add	ip, pc, #0, 12
    2cdc:	add	ip, ip, #122880	; 0x1e000
    2ce0:	ldr	pc, [ip, #468]!	; 0x1d4

00002ce4 <__strcpy_chk@plt>:
    2ce4:	add	ip, pc, #0, 12
    2ce8:	add	ip, ip, #122880	; 0x1e000
    2cec:	ldr	pc, [ip, #460]!	; 0x1cc

00002cf0 <getc@plt>:
    2cf0:	add	ip, pc, #0, 12
    2cf4:	add	ip, ip, #122880	; 0x1e000
    2cf8:	ldr	pc, [ip, #452]!	; 0x1c4

00002cfc <_ZdaPv@plt>:
    2cfc:			; <UNDEFINED> instruction: 0xe7fd4778
    2d00:	add	ip, pc, #0, 12
    2d04:	add	ip, ip, #122880	; 0x1e000
    2d08:	ldr	pc, [ip, #440]!	; 0x1b8

00002d0c <__aeabi_idivmod@plt>:
    2d0c:	add	ip, pc, #0, 12
    2d10:	add	ip, ip, #122880	; 0x1e000
    2d14:	ldr	pc, [ip, #432]!	; 0x1b0

00002d18 <__ctype_b_loc@plt>:
    2d18:	add	ip, pc, #0, 12
    2d1c:	add	ip, ip, #122880	; 0x1e000
    2d20:	ldr	pc, [ip, #424]!	; 0x1a8

00002d24 <setlocale@plt>:
    2d24:	add	ip, pc, #0, 12
    2d28:	add	ip, ip, #122880	; 0x1e000
    2d2c:	ldr	pc, [ip, #416]!	; 0x1a0

00002d30 <ferror@plt>:
    2d30:	add	ip, pc, #0, 12
    2d34:	add	ip, ip, #122880	; 0x1e000
    2d38:	ldr	pc, [ip, #408]!	; 0x198

00002d3c <__aeabi_uidiv@plt>:
    2d3c:	add	ip, pc, #0, 12
    2d40:	add	ip, ip, #122880	; 0x1e000
    2d44:	ldr	pc, [ip, #400]!	; 0x190

00002d48 <fgets@plt>:
    2d48:	add	ip, pc, #0, 12
    2d4c:	add	ip, ip, #122880	; 0x1e000
    2d50:	ldr	pc, [ip, #392]!	; 0x188

00002d54 <__aeabi_idiv@plt>:
    2d54:	add	ip, pc, #0, 12
    2d58:	add	ip, ip, #122880	; 0x1e000
    2d5c:	ldr	pc, [ip, #384]!	; 0x180

00002d60 <fputc@plt>:
    2d60:	add	ip, pc, #0, 12
    2d64:	add	ip, ip, #122880	; 0x1e000
    2d68:	ldr	pc, [ip, #376]!	; 0x178

00002d6c <fwrite@plt>:
    2d6c:	add	ip, pc, #0, 12
    2d70:	add	ip, ip, #122880	; 0x1e000
    2d74:	ldr	pc, [ip, #368]!	; 0x170

00002d78 <memcpy@plt>:
    2d78:	add	ip, pc, #0, 12
    2d7c:	add	ip, ip, #122880	; 0x1e000
    2d80:	ldr	pc, [ip, #360]!	; 0x168

00002d84 <tan@plt>:
    2d84:	add	ip, pc, #0, 12
    2d88:	add	ip, ip, #122880	; 0x1e000
    2d8c:	ldr	pc, [ip, #352]!	; 0x160

00002d90 <malloc@plt>:
    2d90:	add	ip, pc, #0, 12
    2d94:	add	ip, ip, #122880	; 0x1e000
    2d98:	ldr	pc, [ip, #344]!	; 0x158

00002d9c <strlen@plt>:
    2d9c:	add	ip, pc, #0, 12
    2da0:	add	ip, ip, #122880	; 0x1e000
    2da4:	ldr	pc, [ip, #336]!	; 0x150

00002da8 <__snprintf_chk@plt>:
    2da8:	add	ip, pc, #0, 12
    2dac:	add	ip, ip, #122880	; 0x1e000
    2db0:	ldr	pc, [ip, #328]!	; 0x148

00002db4 <fclose@plt>:
    2db4:	add	ip, pc, #0, 12
    2db8:	add	ip, ip, #122880	; 0x1e000
    2dbc:	ldr	pc, [ip, #320]!	; 0x140

00002dc0 <write@plt>:
    2dc0:			; <UNDEFINED> instruction: 0xe7fd4778
    2dc4:	add	ip, pc, #0, 12
    2dc8:	add	ip, ip, #122880	; 0x1e000
    2dcc:	ldr	pc, [ip, #308]!	; 0x134

00002dd0 <__gxx_personality_v0@plt>:
    2dd0:	add	ip, pc, #0, 12
    2dd4:	add	ip, ip, #122880	; 0x1e000
    2dd8:	ldr	pc, [ip, #300]!	; 0x12c

00002ddc <_exit@plt>:
    2ddc:	add	ip, pc, #0, 12
    2de0:	add	ip, ip, #122880	; 0x1e000
    2de4:	ldr	pc, [ip, #292]!	; 0x124

00002de8 <strcmp@plt>:
    2de8:	add	ip, pc, #0, 12
    2dec:	add	ip, ip, #122880	; 0x1e000
    2df0:	ldr	pc, [ip, #284]!	; 0x11c

00002df4 <__errno_location@plt>:
    2df4:	add	ip, pc, #0, 12
    2df8:	add	ip, ip, #122880	; 0x1e000
    2dfc:	ldr	pc, [ip, #276]!	; 0x114

00002e00 <sscanf@plt>:
    2e00:	add	ip, pc, #0, 12
    2e04:	add	ip, ip, #122880	; 0x1e000
    2e08:	ldr	pc, [ip, #268]!	; 0x10c

00002e0c <strncpy@plt>:
    2e0c:			; <UNDEFINED> instruction: 0xe7fd4778
    2e10:	add	ip, pc, #0, 12
    2e14:	add	ip, ip, #122880	; 0x1e000
    2e18:	ldr	pc, [ip, #256]!	; 0x100

00002e1c <fflush@plt>:
    2e1c:			; <UNDEFINED> instruction: 0xe7fd4778
    2e20:	add	ip, pc, #0, 12
    2e24:	add	ip, ip, #122880	; 0x1e000
    2e28:	ldr	pc, [ip, #244]!	; 0xf4

00002e2c <fopen64@plt>:
    2e2c:	add	ip, pc, #0, 12
    2e30:	add	ip, ip, #122880	; 0x1e000
    2e34:	ldr	pc, [ip, #236]!	; 0xec

00002e38 <__sprintf_chk@plt>:
    2e38:	add	ip, pc, #0, 12
    2e3c:	add	ip, ip, #122880	; 0x1e000
    2e40:	ldr	pc, [ip, #228]!	; 0xe4

00002e44 <fputs@plt>:
    2e44:			; <UNDEFINED> instruction: 0xe7fd4778
    2e48:	add	ip, pc, #0, 12
    2e4c:	add	ip, ip, #122880	; 0x1e000
    2e50:	ldr	pc, [ip, #216]!	; 0xd8

00002e54 <getenv@plt>:
    2e54:	add	ip, pc, #0, 12
    2e58:	add	ip, ip, #122880	; 0x1e000
    2e5c:	ldr	pc, [ip, #208]!	; 0xd0

00002e60 <__libc_start_main@plt>:
    2e60:	add	ip, pc, #0, 12
    2e64:	add	ip, ip, #122880	; 0x1e000
    2e68:	ldr	pc, [ip, #200]!	; 0xc8

00002e6c <__gmon_start__@plt>:
    2e6c:	add	ip, pc, #0, 12
    2e70:	add	ip, ip, #122880	; 0x1e000
    2e74:	ldr	pc, [ip, #192]!	; 0xc0

00002e78 <strchr@plt>:
    2e78:	add	ip, pc, #0, 12
    2e7c:	add	ip, ip, #122880	; 0x1e000
    2e80:	ldr	pc, [ip, #184]!	; 0xb8

00002e84 <__cxa_finalize@plt>:
    2e84:	add	ip, pc, #0, 12
    2e88:	add	ip, ip, #122880	; 0x1e000
    2e8c:	ldr	pc, [ip, #176]!	; 0xb0

00002e90 <__printf_chk@plt>:
    2e90:	add	ip, pc, #0, 12
    2e94:	add	ip, ip, #122880	; 0x1e000
    2e98:	ldr	pc, [ip, #168]!	; 0xa8

Disassembly of section .text:

00002ea0 <_Znwj@@Base-0x89dc>:
    2ea0:	svcmi	0x00f0e92d
    2ea4:			; <UNDEFINED> instruction: 0xf8df4606
    2ea8:	addlt	r9, r5, ip, ror #4
    2eac:			; <UNDEFINED> instruction: 0x460d4b9a
    2eb0:	stmdavs	sl, {r0, r3, r4, r5, r6, r7, sl, lr}
    2eb4:			; <UNDEFINED> instruction: 0xf8594899
    2eb8:	ldrbtmi	r7, [r8], #-3
    2ebc:			; <UNDEFINED> instruction: 0xf7ff603a
    2ec0:	tstlt	r8, sl, asr #31
    2ec4:	andcs	r4, r1, #153600	; 0x25800
    2ec8:	andsvs	r4, sl, fp, ror r4
    2ecc:	ldmibmi	r6, {r0, r2, r4, r7, r9, fp, lr}
    2ed0:	subsge	pc, r8, #14614528	; 0xdf0000
    2ed4:	andcc	pc, r2, r9, asr r8	; <UNPREDICTABLE>
    2ed8:			; <UNDEFINED> instruction: 0xf8df4479
    2edc:	ldrbtmi	r8, [sl], #596	; 0x254
    2ee0:	subslt	pc, r0, #14614528	; 0xdf0000
    2ee4:	ldrbtmi	r6, [r8], #2072	; 0x818
    2ee8:			; <UNDEFINED> instruction: 0xf7ff9303
    2eec:	ldmibmi	r2, {r2, r6, r7, r9, sl, fp, sp, lr, pc}
    2ef0:	ldrbtmi	r2, [fp], #0
    2ef4:			; <UNDEFINED> instruction: 0xf7ff4479
    2ef8:	strcs	lr, [r0], #-3862	; 0xfffff0ea
    2efc:			; <UNDEFINED> instruction: 0x46424653
    2f00:	ldrtmi	r4, [r0], -r9, lsr #12
    2f04:			; <UNDEFINED> instruction: 0xf0079400
    2f08:	mcrrne	14, 4, pc, r3, cr13	; <UNPREDICTABLE>
    2f0c:	sbcshi	pc, sp, r0
    2f10:	ldclle	8, cr2, [fp], #-472	; 0xfffffe28
    2f14:	vceq.i8	d18, d0, d30
    2f18:	ldmdacc	pc!, {r1, r4, r6, r7, pc}	; <UNPREDICTABLE>
    2f1c:	vtst.8	d2, d0, d23
    2f20:	movwge	r8, #8398	; 0x20ce
    2f24:	eorcs	pc, r0, r3, asr r8	; <UNPREDICTABLE>
    2f28:			; <UNDEFINED> instruction: 0x47184413
    2f2c:	andeq	r0, r0, fp, asr #3
    2f30:	muleq	r0, r3, r1
    2f34:	muleq	r0, r3, r1
    2f38:	andeq	r0, r0, r9, lsl #3
    2f3c:	muleq	r0, r3, r1
    2f40:	muleq	r0, r3, r1
    2f44:	muleq	r0, r3, r1
    2f48:	andeq	r0, r0, fp, ror r1
    2f4c:	muleq	r0, r3, r1
    2f50:	muleq	r0, r3, r1
    2f54:			; <UNDEFINED> instruction: 0xffffffd1
    2f58:	muleq	r0, r3, r1
    2f5c:	muleq	r0, r3, r1
    2f60:	muleq	r0, r3, r1
    2f64:	muleq	r0, r3, r1
    2f68:	muleq	r0, r3, r1
    2f6c:	muleq	r0, r3, r1
    2f70:	muleq	r0, r3, r1
    2f74:	muleq	r0, r3, r1
    2f78:	muleq	r0, r3, r1
    2f7c:	muleq	r0, r3, r1
    2f80:	muleq	r0, r3, r1
    2f84:	andeq	r0, r0, r1, ror r1
    2f88:	muleq	r0, r3, r1
    2f8c:	muleq	r0, r3, r1
    2f90:	muleq	r0, r3, r1
    2f94:	muleq	r0, r3, r1
    2f98:	muleq	r0, r3, r1
    2f9c:	muleq	r0, r3, r1
    2fa0:	muleq	r0, r3, r1
    2fa4:	muleq	r0, r3, r1
    2fa8:	muleq	r0, r3, r1
    2fac:	muleq	r0, r3, r1
    2fb0:	muleq	r0, r3, r1
    2fb4:	muleq	r0, r3, r1
    2fb8:	andeq	r0, r0, r7, ror #2
    2fbc:	andeq	r0, r0, sp, asr r1
    2fc0:	andeq	r0, r0, r3, asr r1
    2fc4:	muleq	r0, r3, r1
    2fc8:	andeq	r0, r0, r9, asr #2
    2fcc:	muleq	r0, r3, r1
    2fd0:	andeq	r0, r0, pc, lsr r1
    2fd4:	andeq	r0, r0, r5, lsr r1
    2fd8:	muleq	r0, r3, r1
    2fdc:	muleq	r0, r3, r1
    2fe0:	muleq	r0, r3, r1
    2fe4:	muleq	r0, r3, r1
    2fe8:	muleq	r0, r3, r1
    2fec:	andeq	r0, r0, fp, lsr #2
    2ff0:	muleq	r0, r3, r1
    2ff4:	muleq	r0, r3, r1
    2ff8:	andeq	r0, r0, r1, lsr #2
    2ffc:	muleq	r0, r3, r1
    3000:	muleq	r0, r3, r1
    3004:	andeq	r0, r0, r7, lsl r1
    3008:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    300c:	svcvc	0x0080f5b0
    3010:	blmi	12b756c <_ZdlPv@@Base+0x12abca8>
    3014:	ldmdavs	sl!, {r1, r3, r6, r8, fp, lr}
    3018:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    301c:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
    3020:	blx	d3f04c <_ZdlPv@@Base+0xd33788>
    3024:			; <UNDEFINED> instruction: 0xf7ff2000
    3028:	blmi	11be850 <_ZdlPv@@Base+0x11b2f8c>
    302c:	stmdbmi	r6, {r0, sp}^
    3030:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    3034:	ldmdavs	sl, {r0, r3, r4, r5, r6, sl, lr}
    3038:	svc	0x002af7ff
    303c:			; <UNDEFINED> instruction: 0xf7ff2000
    3040:	blmi	10be838 <_ZdlPv@@Base+0x10b2f74>
    3044:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    3048:			; <UNDEFINED> instruction: 0xe756609a
    304c:	andcs	r4, r1, #64, 22	; 0x10000
    3050:	bicsvs	r4, sl, fp, ror r4
    3054:	blmi	ffcda0 <_ZdlPv@@Base+0xff14dc>
    3058:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    305c:			; <UNDEFINED> instruction: 0xe74c619a
    3060:	andcs	r4, r1, #62464	; 0xf400
    3064:	orrsvs	r4, sl, fp, ror r4
    3068:	blmi	f3cd8c <_ZdlPv@@Base+0xf314c8>
    306c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    3070:	smlald	r6, r2, sl, r2
    3074:	andcs	r4, r1, #59392	; 0xe800
    3078:	subsvs	r4, sl, #2063597568	; 0x7b000000
    307c:	blmi	e7cd78 <_ZdlPv@@Base+0xe714b4>
    3080:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    3084:			; <UNDEFINED> instruction: 0xe738615a
    3088:	andcs	r4, r1, #56320	; 0xdc00
    308c:	andsvs	r4, sl, fp, ror r4
    3090:	blmi	dbcd64 <_ZdlPv@@Base+0xdb14a0>
    3094:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    3098:			; <UNDEFINED> instruction: 0xe72e605a
    309c:	andcs	r4, r1, #52, 22	; 0xd000
    30a0:	andsvc	r4, sl, fp, ror r4
    30a4:	blmi	cfcd50 <_ZdlPv@@Base+0xcf148c>
    30a8:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    30ac:			; <UNDEFINED> instruction: 0xf0076818
    30b0:	str	pc, [r2, -r7, asr #17]!
    30b4:	andcs	r4, r2, #48, 22	; 0xc000
    30b8:	andsvc	r4, sl, fp, ror r4
    30bc:			; <UNDEFINED> instruction: 0x4659e71d
    30c0:	rsbvc	pc, r4, pc, asr #8
    30c4:			; <UNDEFINED> instruction: 0xff10f003
    30c8:			; <UNDEFINED> instruction: 0xf000e717
    30cc:	blmi	b017e0 <_ZdlPv@@Base+0xaf5f1c>
    30d0:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    30d4:	adcsmi	r6, r4, #28, 16	; 0x1c0000
    30d8:	bl	17993c <_ZdlPv@@Base+0x16e078>
    30dc:	bl	1442f4 <_ZdlPv@@Base+0x138a30>
    30e0:			; <UNDEFINED> instruction: 0xf8540586
    30e4:			; <UNDEFINED> instruction: 0xf0020b04
    30e8:	adcmi	pc, ip, #524	; 0x20c
    30ec:	strdcs	sp, [r0], -r9
    30f0:	pop	{r0, r2, ip, sp, pc}
    30f4:	blls	e70bc <_ZdlPv@@Base+0xdb7f8>
    30f8:	ldmdavs	sl!, {r0, r5, r8, fp, lr}
    30fc:	ldrbtmi	r6, [r9], #-2072	; 0xfffff7e8
    3100:			; <UNDEFINED> instruction: 0xf9c4f009
    3104:			; <UNDEFINED> instruction: 0xf7ff2001
    3108:	ldmdami	lr, {r3, r4, r7, r8, sl, fp, sp, lr, pc}
    310c:			; <UNDEFINED> instruction: 0xf0024478
    3110:	strb	pc, [ip, pc, ror #30]!	; <UNPREDICTABLE>
    3114:	andeq	sp, r1, r8, lsr #31
    3118:	andeq	r0, r0, r0, lsr #2
    311c:	andeq	sl, r0, r2, lsr #25
    3120:	andeq	pc, r1, r0
    3124:	andeq	r0, r0, r0, asr #2
    3128:	andeq	pc, r1, r8, lsl r0	; <UNPREDICTABLE>
    312c:	andeq	sp, r1, sl, lsl sp
    3130:	andeq	sl, r0, r6, lsl #25
    3134:	andeq	sl, r0, sl, lsr #19
    3138:	andeq	fp, r0, r4, asr r3
    313c:	andeq	r0, r0, r4, ror r1
    3140:	andeq	sl, r0, r4, lsl #23
    3144:	andeq	r0, r0, r4, lsr r1
    3148:	andeq	sl, r0, ip, asr #22
    314c:			; <UNDEFINED> instruction: 0x0001dfbe
    3150:	andeq	lr, r1, r8, ror lr
    3154:	andeq	sp, r1, sl, lsr #31
    3158:	andeq	lr, r1, r4, ror #28
    315c:	andeq	lr, r1, sl, asr lr
    3160:	andeq	lr, r1, r0, asr lr
    3164:	andeq	sp, r1, r2, lsl #31
    3168:	andeq	lr, r1, ip, lsr lr
    316c:	andeq	sp, r1, lr, ror #30
    3170:	andeq	sp, r1, r4, ror #30
    3174:	andeq	r0, r0, r0, lsl r1
    3178:	andeq	sp, r1, ip, asr #30
    317c:	andeq	r0, r0, r0, lsr #3
    3180:	andeq	sl, r0, r2, lsr #21
    3184:	andeq	sl, r0, r4, asr #21
    3188:	cfstr32mi	mvfx11, [fp], {56}	; 0x38
    318c:	ldrbtmi	r4, [ip], #-3339	; 0xfffff2f5
    3190:			; <UNDEFINED> instruction: 0x4620447d
    3194:	blx	ff33f1ae <_ZdlPv@@Base+0xff3338ea>
    3198:	tstcs	r0, r9, lsl #22
    319c:	vstmdbne	r0!, {s8-s16}
    31a0:	ldrbtmi	r5, [sl], #-2283	; 0xfffff715
    31a4:	stmdbmi	r8, {r0, r5, r6, sp, lr}
    31a8:	ldrbtmi	r6, [r9], #-2075	; 0xfffff7e5
    31ac:	pop	{r0, r1, r5, r6, r7, r8, sp, lr}
    31b0:			; <UNDEFINED> instruction: 0xf7ff4038
    31b4:	svclt	0x0000bd19
    31b8:	andeq	r0, r2, r2, lsl #27
    31bc:	andeq	sp, r1, r8, asr #25
    31c0:	andeq	r0, r0, r8, lsr #2
    31c4:	andeq	sp, r1, lr, asr lr
    31c8:	muleq	r0, r3, sp
    31cc:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
    31d0:	stmdblt	fp, {r0, r1, r3, r4, fp, sp, lr}
    31d4:	blt	10bf1ec <_ZdlPv@@Base+0x10b3928>
    31d8:	svclt	0x00004770
    31dc:	andeq	r0, r2, r2, ror #26
    31e0:	andcs	r4, r0, #2048	; 0x800
    31e4:	andsvs	r4, sl, fp, ror r4
    31e8:	svclt	0x00004770
    31ec:	andeq	r1, r2, r0, asr r8
    31f0:	cfstr32mi	mvfx11, [r5], {16}
    31f4:			; <UNDEFINED> instruction: 0x4620447c
    31f8:	blx	fe6bf212 <_ZdlPv@@Base+0xfe6b394e>
    31fc:	pop	{r5, r8, sl, fp, ip}
    3200:			; <UNDEFINED> instruction: 0xf0084010
    3204:	svclt	0x0000bc75
    3208:	andeq	r1, r2, r0, asr r8
    320c:	addlt	fp, r2, r0, lsl r5
    3210:	movwcs	r4, #3083	; 0xc0b
    3214:	ldrbtmi	r4, [ip], #-2571	; 0xfffff5f5
    3218:	movwls	r4, #2315	; 0x90b
    321c:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    3220:			; <UNDEFINED> instruction: 0xf0084620
    3224:	blmi	282518 <_ZdlPv@@Base+0x276c54>
    3228:	strtmi	r4, [r0], -r9, lsl #18
    322c:	bmi	254420 <_ZdlPv@@Base+0x248b5c>
    3230:	ldrbtmi	r5, [sl], #-2137	; 0xfffff7a7
    3234:	pop	{r1, ip, sp, pc}
    3238:			; <UNDEFINED> instruction: 0xf7ff4010
    323c:	svclt	0x0000bcd5
    3240:	andeq	r1, r2, r6, lsr r8
    3244:	andeq	fp, r0, r0, ror #15
    3248:	andeq	fp, r0, r6, lsr #16
    324c:	andeq	sp, r1, ip, lsr #24
    3250:	andeq	r0, r0, r8, asr r1
    3254:	andeq	sp, r1, lr, asr #27
    3258:	cfstr32mi	mvfx11, [r9], {16}
    325c:			; <UNDEFINED> instruction: 0x4620447c
    3260:	stc2l	0, cr15, [lr], #28
    3264:	stmdbmi	r8, {r0, r1, r2, r9, fp, lr}
    3268:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    326c:			; <UNDEFINED> instruction: 0xf7ff4479
    3270:			; <UNDEFINED> instruction: 0xf104ecbe
    3274:	pop	{r2, r3}
    3278:			; <UNDEFINED> instruction: 0xf0074010
    327c:	svclt	0x0000be65
    3280:	andeq	r1, r2, r8, ror #16
    3284:	muleq	r1, r6, sp
    3288:	andeq	r7, r0, r1, lsr #19
    328c:	cfstr32mi	mvfx11, [r7], {16}
    3290:			; <UNDEFINED> instruction: 0x4620447c
    3294:			; <UNDEFINED> instruction: 0xf9caf008
    3298:	stmdbmi	r6, {r0, r2, r9, fp, lr}
    329c:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    32a0:			; <UNDEFINED> instruction: 0x4010e8bd
    32a4:			; <UNDEFINED> instruction: 0xf7ff4479
    32a8:	svclt	0x0000bc9f
    32ac:	andeq	r1, r2, r4, ror r8
    32b0:	andeq	sp, r1, r2, ror #26
    32b4:	andeq	r8, r0, sp, lsr r1
    32b8:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
    32bc:	bicscc	pc, r8, #13828096	; 0xd30000
    32c0:	ldrbmi	fp, [r0, -r3, lsl #2]!
    32c4:	bllt	1bbf2ec <_ZdlPv@@Base+0x1bb3a28>
    32c8:	andeq	r2, r2, sl, rrx
    32cc:	andcs	r4, r0, #7168	; 0x1c00
    32d0:	ldrbtmi	fp, [fp], #-1040	; 0xfffffbf0
    32d4:			; <UNDEFINED> instruction: 0xf1034c06
    32d8:	stmdbmi	r6, {r2, r3, r4}
    32dc:	stmib	r3, {r2, r3, r4, r5, r6, sl, lr}^
    32e0:	ldrbtmi	r2, [r9], #-1029	; 0xfffffbfb
    32e4:	blmi	141460 <_ZdlPv@@Base+0x135b9c>
    32e8:	cdplt	0, 13, cr15, cr4, cr8, {0}
    32ec:	andeq	r2, r2, r2, lsr r4
    32f0:	andeq	sl, r0, ip, ror #30
    32f4:	andeq	sl, r0, lr, lsl #31
    32f8:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    32fc:	bllt	63f314 <_ZdlPv@@Base+0x633a50>
    3300:	andeq	r2, r2, sl, lsr #8
    3304:	bleq	3f448 <_ZdlPv@@Base+0x33b84>
    3308:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    330c:	strbtmi	fp, [sl], -r2, lsl #24
    3310:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    3314:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    3318:	ldrmi	sl, [sl], #776	; 0x308
    331c:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    3320:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    3324:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    3328:			; <UNDEFINED> instruction: 0xf85a4b06
    332c:	stmdami	r6, {r0, r1, ip, sp}
    3330:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    3334:	ldc	7, cr15, [r4, #1020]	; 0x3fc
    3338:	ldc	7, cr15, [r6], {255}	; 0xff
    333c:	andeq	sp, r1, r0, lsr #22
    3340:	andeq	r0, r0, r0, lsl #3
    3344:	andeq	r0, r0, r8, ror #2
    3348:	andeq	r0, r0, r4, lsl #2
    334c:	ldr	r3, [pc, #20]	; 3368 <__printf_chk@plt+0x4d8>
    3350:	ldr	r2, [pc, #20]	; 336c <__printf_chk@plt+0x4dc>
    3354:	add	r3, pc, r3
    3358:	ldr	r2, [r3, r2]
    335c:	cmp	r2, #0
    3360:	bxeq	lr
    3364:	b	2e6c <__gmon_start__@plt>
    3368:	andeq	sp, r1, r0, lsl #22
    336c:	andeq	r0, r0, r8, lsl #3
    3370:	blmi	1d5390 <_ZdlPv@@Base+0x1c9acc>
    3374:	bmi	1d455c <_ZdlPv@@Base+0x1c8c98>
    3378:	addmi	r4, r3, #2063597568	; 0x7b000000
    337c:	andle	r4, r3, sl, ror r4
    3380:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    3384:	ldrmi	fp, [r8, -r3, lsl #2]
    3388:	svclt	0x00004770
    338c:	andeq	lr, r1, r0, asr fp
    3390:	andeq	lr, r1, ip, asr #22
    3394:	ldrdeq	sp, [r1], -ip
    3398:	andeq	r0, r0, ip, ror r1
    339c:	stmdbmi	r9, {r3, fp, lr}
    33a0:	bmi	254588 <_ZdlPv@@Base+0x248cc4>
    33a4:	bne	254590 <_ZdlPv@@Base+0x248ccc>
    33a8:	svceq	0x00cb447a
    33ac:			; <UNDEFINED> instruction: 0x01a1eb03
    33b0:	andle	r1, r3, r9, asr #32
    33b4:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    33b8:	ldrmi	fp, [r8, -r3, lsl #2]
    33bc:	svclt	0x00004770
    33c0:	andeq	lr, r1, r4, lsr #22
    33c4:	andeq	lr, r1, r0, lsr #22
    33c8:			; <UNDEFINED> instruction: 0x0001dab0
    33cc:	andeq	r0, r0, ip, lsl #3
    33d0:	blmi	2b07f8 <_ZdlPv@@Base+0x2a4f34>
    33d4:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    33d8:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    33dc:	blmi	271990 <_ZdlPv@@Base+0x2660cc>
    33e0:	ldrdlt	r5, [r3, -r3]!
    33e4:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    33e8:			; <UNDEFINED> instruction: 0xf7ff6818
    33ec:			; <UNDEFINED> instruction: 0xf7ffed4c
    33f0:	blmi	1c32f4 <_ZdlPv@@Base+0x1b7a30>
    33f4:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    33f8:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    33fc:	andeq	lr, r1, lr, ror #21
    3400:	andeq	sp, r1, r0, lsl #21
    3404:	muleq	r0, r0, r1
    3408:	andeq	sp, r1, sl, lsl ip
    340c:	andeq	lr, r1, lr, asr #21
    3410:	svclt	0x0000e7c4
    3414:	ldrlt	r4, [r0, #-2820]	; 0xfffff4fc
    3418:	movwcc	r4, #33915	; 0x847b
    341c:	andvs	r4, r3, r4, lsl #12
    3420:	stc2l	0, cr15, [r4], {4}
    3424:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    3428:	andeq	sp, r1, r4, lsr #16
    342c:	ldrlt	r4, [r0, #-2824]	; 0xfffff4f8
    3430:	movwcc	r4, #33915	; 0x847b
    3434:	strmi	r6, [r4], -r3
    3438:	ldc2	0, cr15, [r8], #16
    343c:			; <UNDEFINED> instruction: 0xf0084620
    3440:	strtmi	pc, [r0], -r1, asr #20
    3444:			; <UNDEFINED> instruction: 0x4620bd10
    3448:	blx	f3f470 <_ZdlPv@@Base+0xf33bac>
    344c:	ldc	7, cr15, [ip], #-1020	; 0xfffffc04
    3450:	andeq	sp, r1, ip, lsl #16
    3454:	ldrbtmi	r4, [fp], #-2830	; 0xfffff4f2
    3458:	cmplt	sl, sl, lsl r8
    345c:	tstcs	r0, sp, lsl #20
    3460:	smlabtne	r1, r3, r9, lr
    3464:	ldmdavc	r0, {r1, r3, r4, r5, r6, sl, lr}
    3468:	andne	lr, r1, #3440640	; 0x348000
    346c:	stmib	r3, {r3, r4, r8, r9, ip, sp, lr}^
    3470:	ldrbmi	r1, [r0, -r4, lsl #4]!
    3474:	andcs	r6, r1, #152, 18	; 0x260000
    3478:	ldrlt	r6, [r0], #-2521	; 0xfffff627
    347c:	tstvc	ip, #50331648	; 0x3000000
    3480:	blmi	1415fc <_ZdlPv@@Base+0x135d38>
    3484:	smlabteq	r1, r3, r9, lr
    3488:	andcs	lr, r4, #3194880	; 0x30c000
    348c:	svclt	0x00004770
    3490:	andeq	lr, r1, r2, ror sl
    3494:	andeq	sp, r1, r0, lsr #23
    3498:	stmib	r0, {r9, sp}^
    349c:	ldrbmi	r2, [r0, -r0, lsl #4]!
    34a0:			; <UNDEFINED> instruction: 0x4604b510
    34a4:	addcs	r2, r8, r1, lsl r3
    34a8:			; <UNDEFINED> instruction: 0xf7ff6063
    34ac:	andcs	lr, r0, #216, 22	; 0x36000
    34b0:	orreq	pc, r8, r0, lsl #2
    34b4:	stmib	r3, {r0, r1, r9, sl, lr}^
    34b8:	movwcc	r2, #33280	; 0x8200
    34bc:			; <UNDEFINED> instruction: 0xd1fa4299
    34c0:	strtmi	r6, [r0], -r0, lsr #32
    34c4:	ldclt	0, cr6, [r0, #-648]	; 0xfffffd78
    34c8:			; <UNDEFINED> instruction: 0x4605b538
    34cc:	cmplt	fp, r3, asr #16
    34d0:	stmdavs	fp!, {sl, sp}
    34d4:	eorseq	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    34d8:			; <UNDEFINED> instruction: 0xf7ff3401
    34dc:	stmdavs	fp!, {r2, r3, r4, r7, r8, r9, fp, sp, lr, pc}^
    34e0:	ldmle	r6!, {r0, r1, r5, r7, r9, lr}^
    34e4:	tstlt	r8, r8, lsr #16
    34e8:	stc	7, cr15, [sl], {255}	; 0xff
    34ec:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
    34f0:			; <UNDEFINED> instruction: 0x4604b510
    34f4:	bvs	101611c <_ZdlPv@@Base+0x100a858>
    34f8:	tstcc	ip, #2063597568	; 0x7b000000
    34fc:	tstlt	r8, r3, lsr #32
    3500:	bl	fffc1504 <_ZdlPv@@Base+0xfffb5c40>
    3504:	subeq	pc, r4, r4, lsl #2
    3508:			; <UNDEFINED> instruction: 0xffdef7ff
    350c:			; <UNDEFINED> instruction: 0xf0034620
    3510:			; <UNDEFINED> instruction: 0x4620fad9
    3514:	svclt	0x0000bd10
    3518:	andeq	sp, r1, r4, asr #14
    351c:			; <UNDEFINED> instruction: 0x4604b510
    3520:			; <UNDEFINED> instruction: 0xffe6f7ff
    3524:			; <UNDEFINED> instruction: 0xf0084620
    3528:	strtmi	pc, [r0], -sp, asr #19
    352c:			; <UNDEFINED> instruction: 0x4620bd10
    3530:			; <UNDEFINED> instruction: 0xf9c8f008
    3534:	bl	ff241538 <_ZdlPv@@Base+0xff235c74>
    3538:	svcmi	0x00f0e92d
    353c:	addlt	r4, r3, r1, lsl #13
    3540:			; <UNDEFINED> instruction: 0x460e4692
    3544:	subsle	r2, r9, r0, lsl #18
    3548:			; <UNDEFINED> instruction: 0xf0084630
    354c:			; <UNDEFINED> instruction: 0xf8d9fae3
    3550:	strbmi	r8, [r1], -r4
    3554:			; <UNDEFINED> instruction: 0xf7ff9001
    3558:			; <UNDEFINED> instruction: 0xf8d9eb6a
    355c:			; <UNDEFINED> instruction: 0xf8555000
    3560:	sbceq	fp, sl, r1, lsr r0
    3564:	strmi	r1, [ip], -pc, lsr #17
    3568:	svceq	0x0000f1bb
    356c:	ands	sp, r7, r9, lsl #2
    3570:	ldrbtcc	pc, [pc], #264	; 3578 <__printf_chk@plt+0x6e8>	; <UNPREDICTABLE>
    3574:	eorslt	pc, r4, r5, asr r8	; <UNPREDICTABLE>
    3578:	stmiane	pc!, {r1, r5, r6, r7}	; <UNPREDICTABLE>
    357c:	svceq	0x0000f1bb
    3580:	ldrtmi	sp, [r1], -lr
    3584:			; <UNDEFINED> instruction: 0xf7ff4658
    3588:	orrlt	lr, r8, #48, 24	; 0x3000
    358c:	rscle	r2, pc, r0, lsl #24
    3590:			; <UNDEFINED> instruction: 0xf8553c01
    3594:	rsceq	fp, r2, r4, lsr r0
    3598:			; <UNDEFINED> instruction: 0xf1bb18af
    359c:	mvnsle	r0, r0, lsl #30
    35a0:	svceq	0x0000f1ba
    35a4:	addshi	pc, ip, r0
    35a8:	ldrdcc	pc, [r8], -r9
    35ac:	svceq	0x0083ebb8
    35b0:	ldrmi	fp, [r4], -r8, lsl #31
    35b4:	ldrtmi	sp, [r0], -r8, lsr #18
    35b8:	bl	ffc415bc <_ZdlPv@@Base+0xffc35cf8>
    35bc:	andls	r1, r1, #16896	; 0x4200
    35c0:			; <UNDEFINED> instruction: 0xf7ff4610
    35c4:	bls	7e564 <_ZdlPv@@Base+0x72ca0>
    35c8:			; <UNDEFINED> instruction: 0x46834631
    35cc:	bl	ff5415d0 <_ZdlPv@@Base+0xff535d0c>
    35d0:	ldrdne	pc, [r0], -r9
    35d4:	ldrdcs	pc, [r8], -r9
    35d8:			; <UNDEFINED> instruction: 0xf8411908
    35dc:	andcc	fp, r1, #4
    35e0:	andge	pc, r4, r0, asr #17
    35e4:	andcs	pc, r8, r9, asr #17
    35e8:	andlt	r4, r3, r8, asr r6
    35ec:	svchi	0x00f0e8bd
    35f0:			; <UNDEFINED> instruction: 0xf8c74658
    35f4:	andlt	sl, r3, r4
    35f8:	svchi	0x00f0e8bd
    35fc:	andscs	r4, fp, r9, lsr r9
    3600:			; <UNDEFINED> instruction: 0xf0034479
    3604:			; <UNDEFINED> instruction: 0xe79ffc71
    3608:			; <UNDEFINED> instruction: 0xf0084640
    360c:			; <UNDEFINED> instruction: 0xf1b0faa1
    3610:	strmi	r5, [r4], -r0, lsl #31
    3614:	andeq	pc, r4, r9, asr #17
    3618:	sbceq	fp, r0, r4, lsr pc
    361c:	rscscc	pc, pc, pc, asr #32
    3620:	bl	741624 <_ZdlPv@@Base+0x735d60>
    3624:	svclt	0x00581e62
    3628:	strmi	r2, [r7], -r0, lsl #2
    362c:			; <UNDEFINED> instruction: 0x4603bf58
    3630:	bcc	78650 <_ZdlPv@@Base+0x6cd8c>
    3634:	smlabtne	r0, r3, r9, lr
    3638:			; <UNDEFINED> instruction: 0xf1031c50
    363c:	mvnsle	r0, r8, lsl #6
    3640:	andvc	pc, r0, r9, asr #17
    3644:	svceq	0x0000f1b8
    3648:	bl	177704 <_ZdlPv@@Base+0x16be40>
    364c:	strtmi	r0, [ip], -r8, asr #17
    3650:			; <UNDEFINED> instruction: 0xf7ffe004
    3654:	strcc	lr, [r8], #-2784	; 0xfffff520
    3658:	eorle	r4, r2, r0, lsr #11
    365c:	stmdacs	r0, {r5, fp, sp, lr}
    3660:	stmdavs	r3!, {r0, r3, r4, r5, r6, r7, ip, lr, pc}^
    3664:	rscsle	r2, r4, r0, lsl #22
    3668:	blx	153f690 <_ZdlPv@@Base+0x1533dcc>
    366c:	ldrdvc	pc, [r4], -r9
    3670:			; <UNDEFINED> instruction: 0xf7ff4639
    3674:			; <UNDEFINED> instruction: 0xf8d9eadc
    3678:			; <UNDEFINED> instruction: 0xf8522000
    367c:	bl	8f748 <_ZdlPv@@Base+0x83e84>
    3680:	teqlt	fp, r1, asr #1
    3684:	vsubne.f64	d27, d9, d1
    3688:	eorscc	pc, r1, r2, asr r8	; <UNPREDICTABLE>
    368c:	sbceq	lr, r1, r2, lsl #22
    3690:	mvnsle	r2, r0, lsl #22
    3694:	movwcs	lr, #2516	; 0x9d4
    3698:	strmi	r3, [r0, #1032]!	; 0x408
    369c:	movwcs	lr, #2496	; 0x9c0
    36a0:			; <UNDEFINED> instruction: 0xf8d9d1dc
    36a4:			; <UNDEFINED> instruction: 0xf8d97000
    36a8:	stmdals	r1, {r2, pc}
    36ac:			; <UNDEFINED> instruction: 0xf7ff4641
    36b0:			; <UNDEFINED> instruction: 0xf857eabe
    36b4:	sbceq	r3, ip, r1, lsr r0
    36b8:	ldmdblt	r9!, {r0, r1, r3, r4, r5, r8, ip, sp, pc}^
    36bc:	mvnscc	pc, r8, lsl #2
    36c0:	eorscc	pc, r1, r7, asr r8	; <UNPREDICTABLE>
    36c4:	blcs	39fc <__printf_chk@plt+0xb6c>
    36c8:	stfcsd	f5, [r0, #-988]	; 0xfffffc24
    36cc:	svcge	0x0073f43f
    36d0:			; <UNDEFINED> instruction: 0xf7ff4628
    36d4:			; <UNDEFINED> instruction: 0xe76eeb16
    36d8:	ldrb	r3, [r5, r1, lsl #18]
    36dc:	strb	r3, [pc, r1, lsl #18]!
    36e0:			; <UNDEFINED> instruction: 0xe78146d3
    36e4:	muleq	r0, ip, r2
    36e8:	mvnsmi	lr, sp, lsr #18
    36ec:	strmi	r4, [lr], -r4, lsl #12
    36f0:	ldrtmi	fp, [r0], -r1, asr #6
    36f4:	blx	3bf71c <_ZdlPv@@Base+0x3b3e58>
    36f8:	ldrdhi	pc, [r4], -r4
    36fc:			; <UNDEFINED> instruction: 0xf7ff4641
    3700:	stmdavs	r5!, {r1, r2, r4, r7, r9, fp, sp, lr, pc}
    3704:	eorseq	pc, r1, r5, asr r8	; <UNPREDICTABLE>
    3708:	strbeq	lr, [r1, r5, lsl #22]
    370c:	ldmdblt	r8!, {r2, r3, r9, sl, lr}
    3710:			; <UNDEFINED> instruction: 0xf108e013
    3714:			; <UNDEFINED> instruction: 0xf85534ff
    3718:	bl	1437f0 <_ZdlPv@@Base+0x137f2c>
    371c:	smulbtlt	r0, r4, r7
    3720:			; <UNDEFINED> instruction: 0xf7ff4631
    3724:	cmplt	r0, r2, ror #22
    3728:	rscsle	r2, r2, r0, lsl #24
    372c:			; <UNDEFINED> instruction: 0xf8553c01
    3730:	bl	143808 <_ZdlPv@@Base+0x137f44>
    3734:	stmdacs	r0, {r2, r6, r7, r8, r9, sl}
    3738:	pop	{r1, r4, r5, r6, r7, r8, ip, lr, pc}
    373c:	ldmdavs	r8!, {r4, r5, r6, r7, r8, pc}^
    3740:	ldrhhi	lr, [r0, #141]!	; 0x8d
    3744:	andscs	r4, fp, r2, lsl #18
    3748:			; <UNDEFINED> instruction: 0xf0034479
    374c:	ldrb	pc, [r0, sp, asr #23]	; <UNPREDICTABLE>
    3750:	andeq	sl, r0, r4, asr r1
    3754:	ldrbmi	lr, [r0, sp, lsr #18]!
    3758:	stmdavs	pc, {r0, r3, r7, r9, sl, lr}	; <UNPREDICTABLE>
    375c:	cmnlt	r7, #4, 12	; 0x400000
    3760:			; <UNDEFINED> instruction: 0xf0084638
    3764:			; <UNDEFINED> instruction: 0xf8d4f9d7
    3768:	strbmi	r8, [r1], -r4
    376c:	b	17c1770 <_ZdlPv@@Base+0x17b5eac>
    3770:			; <UNDEFINED> instruction: 0xf8566826
    3774:	bl	197840 <_ZdlPv@@Base+0x18bf7c>
    3778:	strmi	r0, [ip], -r1, asr #21
    377c:	ands	fp, r4, sp, lsr r9
    3780:	ldrbtcc	pc, [pc], #264	; 3788 <__printf_chk@plt+0x8f8>	; <UNPREDICTABLE>
    3784:	eorspl	pc, r4, r6, asr r8	; <UNPREDICTABLE>
    3788:	beq	ff13e3a8 <_ZdlPv@@Base+0xff132ae4>
    378c:	ldrtmi	fp, [r9], -sp, ror #2
    3790:			; <UNDEFINED> instruction: 0xf7ff4628
    3794:	cmplt	r8, sl, lsr #22
    3798:	rscsle	r2, r1, r0, lsl #24
    379c:			; <UNDEFINED> instruction: 0xf8563c01
    37a0:	bl	197878 <_ZdlPv@@Base+0x18bfb4>
    37a4:	vstrcs	s0, [r0, #-784]	; 0xfffffcf0
    37a8:			; <UNDEFINED> instruction: 0x4628d1f1
    37ac:			; <UNDEFINED> instruction: 0x87f0e8bd
    37b0:	andpl	pc, r0, r9, asr #17
    37b4:	ldrdpl	pc, [r4], -sl
    37b8:	pop	{r3, r5, r9, sl, lr}
    37bc:	stmdbmi	r3, {r4, r5, r6, r7, r8, r9, sl, pc}
    37c0:	ldrbtmi	r2, [r9], #-27	; 0xffffffe5
    37c4:	blx	fe43f7da <_ZdlPv@@Base+0xfe433f16>
    37c8:	svclt	0x0000e7ca
    37cc:	ldrdeq	sl, [r0], -sl	; <UNPREDICTABLE>
    37d0:	stmib	r0, {r9, sp}^
    37d4:	ldrbmi	r1, [r0, -r0, lsl #4]!
    37d8:			; <UNDEFINED> instruction: 0x4606b4f0
    37dc:	ldmdavs	r3!, {fp, sp, lr}^
    37e0:			; <UNDEFINED> instruction: 0x0700e9d0
    37e4:	svclt	0x003842bb
    37e8:	strbeq	lr, [r3, #2816]	; 0xb00
    37ec:	ands	sp, r0, r5, lsl #6
    37f0:			; <UNDEFINED> instruction: 0xf105429f
    37f4:	rsbsvs	r0, r3, r8, lsl #10
    37f8:			; <UNDEFINED> instruction: 0xf850d00b
    37fc:	movwcc	r4, #4147	; 0x1033
    3800:	rscsle	r2, r5, r0, lsl #24
    3804:	andcs	r6, r1, sp, ror #16
    3808:	andsvs	r6, r5, ip
    380c:	ldcllt	0, cr6, [r0], #460	; 0x1cc
    3810:	andcs	r4, r0, r0, ror r7
    3814:			; <UNDEFINED> instruction: 0x4770bcf0
    3818:	addlt	fp, r3, r0, lsr r5
    381c:	subcs	r4, r8, r1, lsl #12
    3820:			; <UNDEFINED> instruction: 0xf0089101
    3824:	stmdbls	r1, {r0, r1, r3, r5, fp, ip, sp, lr, pc}
    3828:			; <UNDEFINED> instruction: 0xf0044604
    382c:	blmi	9c2d60 <_ZdlPv@@Base+0x9b749c>
    3830:	strtmi	r2, [sl], -r0, lsl #10
    3834:	ldrbtmi	r4, [fp], #-1577	; 0xfffff9d7
    3838:	movwcc	r4, #34336	; 0x8620
    383c:	subpl	pc, r4, r4, lsl #17
    3840:			; <UNDEFINED> instruction: 0xf0056023
    3844:			; <UNDEFINED> instruction: 0x4603fb9f
    3848:	strtmi	fp, [r0], -r0, ror #6
    384c:			; <UNDEFINED> instruction: 0xf954f005
    3850:	strtmi	fp, [sl], -r0, lsr #2
    3854:			; <UNDEFINED> instruction: 0xf7ff4629
    3858:	bllt	163dfb8 <_ZdlPv@@Base+0x16326f4>
    385c:	umaaleq	pc, r4, r4, r8	; <UNPREDICTABLE>
    3860:	ldrbtmi	r4, [fp], #-2842	; 0xfffff4e6
    3864:	ldmdblt	fp, {r0, r1, r3, r4, r6, r8, fp, sp, lr}
    3868:	rscseq	pc, lr, r0
    386c:	subeq	pc, r4, r4, lsl #17
    3870:	ldrbtmi	r4, [fp], #-2839	; 0xfffff4e9
    3874:	ldmdblt	fp, {r0, r1, r3, r4, r8, fp, sp, lr}
    3878:	rscseq	pc, sp, r0
    387c:	subeq	pc, r4, r4, lsl #17
    3880:	movweq	pc, #12288	; 0x3000	; <UNPREDICTABLE>
    3884:	andle	r2, r2, r3, lsl #22
    3888:	andlt	r4, r3, r0, lsr #12
    388c:	blmi	472d54 <_ZdlPv@@Base+0x467490>
    3890:	andeq	pc, r3, r0, lsr #32
    3894:	blvc	6d4a88 <_ZdlPv@@Base+0x6c91c4>
    3898:			; <UNDEFINED> instruction: 0xf8844318
    389c:	strtmi	r0, [r0], -r4, asr #32
    38a0:	ldclt	0, cr11, [r0, #-12]!
    38a4:	strtmi	r6, [r0], -r2, lsr #16
    38a8:	ldmdavs	r3, {r2, r3, r4, r9, sl, lr}^
    38ac:			; <UNDEFINED> instruction: 0x46204798
    38b0:	ldclt	0, cr11, [r0, #-12]!
    38b4:	andeq	pc, r3, r0
    38b8:	subeq	pc, r4, r4, lsl #17
    38bc:			; <UNDEFINED> instruction: 0x4620e7d0
    38c0:			; <UNDEFINED> instruction: 0xf800f008
    38c4:	b	418c8 <_ZdlPv@@Base+0x36004>
    38c8:	andeq	sp, r1, r6, lsl #8
    38cc:	andeq	lr, r1, r6, ror #12
    38d0:	andeq	lr, r1, r6, asr r6
    38d4:	andeq	lr, r1, r4, lsr r6
    38d8:			; <UNDEFINED> instruction: 0xf7ff4608
    38dc:	svclt	0x0000bf9d
    38e0:			; <UNDEFINED> instruction: 0x4604b510
    38e4:	stc2l	0, cr15, [lr], #16
    38e8:	andcs	r4, r0, #4, 22	; 0x1000
    38ec:			; <UNDEFINED> instruction: 0xf8844620
    38f0:	ldrbtmi	r2, [fp], #-68	; 0xffffffbc
    38f4:	eorvs	r3, r3, r8, lsl #6
    38f8:	svclt	0x0000bd10
    38fc:	andeq	sp, r1, sl, asr #6
    3900:	mvnsmi	lr, #737280	; 0xb4000
    3904:	strmi	r2, [sp], -r8
    3908:			; <UNDEFINED> instruction: 0x46914698
    390c:	stmib	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3910:	vabdl.u8	q9, d5, d1
    3914:	orrcs	r2, r0, #-1073741823	; 0xc0000001
    3918:	stmibne	r4, {r0, r2, r6, ip, sp, lr}^
    391c:	andls	pc, r3, r0, lsl #17
    3920:	b	13caf40 <_ZdlPv@@Base+0x13bf67c>
    3924:			; <UNDEFINED> instruction: 0xf8802919
    3928:	orrvc	r8, r3, r5
    392c:	ldmdacs	r8, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
    3930:	bicmi	r2, r5, #0, 6
    3934:			; <UNDEFINED> instruction: 0xf8807001
    3938:			; <UNDEFINED> instruction: 0xf8809002
    393c:	bicvc	r8, r3, r4
    3940:			; <UNDEFINED> instruction: 0xf814e001
    3944:	stmdbne	fp!, {r0, r8, r9, fp, ip}
    3948:			; <UNDEFINED> instruction: 0xf804b931
    394c:	blx	1e2958 <_ZdlPv@@Base+0x1d7094>
    3950:	stmibvc	r2, {r0, r1, r8, r9, ip, sp, lr, pc}
    3954:	orrvc	r4, r3, r3, lsl r3
    3958:	ldrhle	r4, [r2, #36]!	; 0x24
    395c:	mvnshi	lr, #12386304	; 0xbd0000
    3960:	mvnsmi	lr, #737280	; 0xb4000
    3964:	cfmadd32ls	mvax0, mvfx4, mvfx8, mvfx4
    3968:			; <UNDEFINED> instruction: 0xf99d3444
    396c:			; <UNDEFINED> instruction: 0xf7ff8024
    3970:			; <UNDEFINED> instruction: 0xf04fffc7
    3974:	strmi	r0, [r7], -r0, lsl #18
    3978:	ldrtmi	r4, [r9], -r0, lsr #12
    397c:	mrc2	7, 5, pc, cr4, cr15, {7}
    3980:	cmplt	r8, r5, lsl #12
    3984:	mulcc	r0, r5, r9
    3988:	tstlt	r7, r3, lsr r0
    398c:			; <UNDEFINED> instruction: 0xf7ff4638
    3990:			; <UNDEFINED> instruction: 0x4648e9b8
    3994:	mvnshi	lr, #12386304	; 0xbd0000
    3998:	strmi	r2, [r1], r1
    399c:	ldmdb	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    39a0:			; <UNDEFINED> instruction: 0x46054639
    39a4:	strtmi	r4, [sl], -r0, lsr #12
    39a8:	andhi	pc, r0, r5, lsl #17
    39ac:	stc2l	7, cr15, [r4, #1020]	; 0x3fc
    39b0:	svclt	0x0000e7e8
    39b4:	blmi	14162f8 <_ZdlPv@@Base+0x140aa34>
    39b8:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    39bc:	ldmpl	r3, {r2, r7, ip, sp, pc}^
    39c0:			; <UNDEFINED> instruction: 0xf1044604
    39c4:	stclmi	6, cr0, [sp, #-272]	; 0xfffffef0
    39c8:	movwls	r6, #14363	; 0x381b
    39cc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    39d0:			; <UNDEFINED> instruction: 0xf86cf003
    39d4:	andcs	r4, r0, #75776	; 0x12800
    39d8:	rscvs	r4, r2, #48, 12	; 0x3000000
    39dc:	ldrbtmi	r4, [sp], #-1147	; 0xfffffb85
    39e0:	eorvs	r3, r3, ip, lsl r3
    39e4:	ldc2l	7, cr15, [ip, #-1020]	; 0xfffffc04
    39e8:	stmiapl	fp!, {r1, r2, r6, r8, r9, fp, lr}^
    39ec:	teqlt	fp, fp, lsl r8
    39f0:			; <UNDEFINED> instruction: 0xf44f4b45
    39f4:	vand	d21, d2, d4
    39f8:	ldrbtmi	r5, [fp], #-514	; 0xfffffdfe
    39fc:	andne	lr, r3, #3194880	; 0x30c000
    3a00:			; <UNDEFINED> instruction: 0xf10d2300
    3a04:	ldrmi	r0, [sl], -fp, lsl #10
    3a08:			; <UNDEFINED> instruction: 0x46204619
    3a0c:	strls	r9, [r0, #-769]	; 0xfffffcff
    3a10:			; <UNDEFINED> instruction: 0xffa6f7ff
    3a14:	mvnsvc	pc, #82837504	; 0x4f00000
    3a18:	ldrmi	r2, [sl], -r7
    3a1c:	ldrmi	r9, [r9], -r1
    3a20:	strls	r4, [r0, #-1568]	; 0xfffff9e0
    3a24:			; <UNDEFINED> instruction: 0xff9cf7ff
    3a28:	andcs	r2, r1, r0, lsl #6
    3a2c:	andls	r4, r1, sl, lsl r6
    3a30:	mvnsvc	pc, pc, asr #12
    3a34:	strls	r4, [r0, #-1568]	; 0xfffff9e0
    3a38:			; <UNDEFINED> instruction: 0xff92f7ff
    3a3c:	andcs	r2, r2, r0, lsl #6
    3a40:	andls	r4, r1, r9, lsl r6
    3a44:	rscsvc	pc, pc, #82837504	; 0x4f00000
    3a48:	strls	r4, [r0, #-1568]	; 0xfffff9e0
    3a4c:			; <UNDEFINED> instruction: 0xff88f7ff
    3a50:	andcs	r2, r4, r0, lsl #4
    3a54:	andls	r4, r1, r1, lsl r6
    3a58:	mvnsvc	pc, #82837504	; 0x4f00000
    3a5c:	strls	r4, [r0, #-1568]	; 0xfffff9e0
    3a60:			; <UNDEFINED> instruction: 0xff7ef7ff
    3a64:	rscsvc	pc, pc, #82837504	; 0x4f00000
    3a68:	ldrmi	r2, [r1], -r3
    3a6c:	movwcs	r9, #1
    3a70:	strls	r4, [r0, #-1568]	; 0xfffff9e0
    3a74:			; <UNDEFINED> instruction: 0xff74f7ff
    3a78:	mvnsvc	pc, #82837504	; 0x4f00000
    3a7c:	ldrmi	r2, [r9], -r5
    3a80:	andcs	r9, r0, #1
    3a84:	strls	r4, [r0, #-1568]	; 0xfffff9e0
    3a88:			; <UNDEFINED> instruction: 0xff6af7ff
    3a8c:	mvnsvc	pc, #82837504	; 0x4f00000
    3a90:	ldrmi	r2, [sl], -r6
    3a94:	tstcs	r0, r1
    3a98:	strls	r4, [r0, #-1568]	; 0xfffff9e0
    3a9c:			; <UNDEFINED> instruction: 0xff60f7ff
    3aa0:	vst2.16	{d18-d21}, [pc], r2
    3aa4:	adcvs	r7, r3, #132	; 0x84
    3aa8:	ldm	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3aac:	rsbvs	r6, r0, #663552	; 0xa2000
    3ab0:	vstrle	s4, [r7, #-0]
    3ab4:	addeq	lr, r2, #0, 22
    3ab8:	tstcs	r0, r3, lsl #12
    3abc:	blne	141bd0 <_ZdlPv@@Base+0x13630c>
    3ac0:			; <UNDEFINED> instruction: 0xd1fb4293
    3ac4:	movwcs	r4, #2577	; 0xa11
    3ac8:	blmi	2dcb5c <_ZdlPv@@Base+0x2d1298>
    3acc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3ad0:	blls	ddb40 <_ZdlPv@@Base+0xd227c>
    3ad4:	qaddle	r4, sl, r2
    3ad8:	andlt	r4, r4, r0, lsr #12
    3adc:			; <UNDEFINED> instruction: 0xf7ffbd70
    3ae0:	ldrtmi	lr, [r0], -lr, ror #17
    3ae4:	ldc2l	7, cr15, [r0], #1020	; 0x3fc
    3ae8:			; <UNDEFINED> instruction: 0xf0024620
    3aec:			; <UNDEFINED> instruction: 0xf7ffffeb
    3af0:	ldrb	lr, [r9, ip, ror #17]!
    3af4:	andeq	sp, r1, r0, lsr #9
    3af8:	strdeq	r0, [r0], -ip
    3afc:	andeq	sp, r1, sl, ror r4
    3b00:	andeq	sp, r1, r0, ror #4
    3b04:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3b08:	andeq	sp, r1, sl, lsl #12
    3b0c:	andeq	sp, r1, ip, lsl #7
    3b10:	ldrlt	r4, [r0, #-2591]	; 0xfffff5e1
    3b14:			; <UNDEFINED> instruction: 0x4604447a
    3b18:	ldmdavs	r0, {r1, r2, r3, r4, r8, r9, fp, lr}
    3b1c:	rorslt	r4, fp, r4
    3b20:	bmi	77204c <_ZdlPv@@Base+0x766788>
    3b24:	pop	{r0, r2, r3, r4, fp, lr}
    3b28:	ldrbtmi	r4, [r8], #-16
    3b2c:			; <UNDEFINED> instruction: 0x461a589b
    3b30:			; <UNDEFINED> instruction: 0xf0044619
    3b34:	bmi	6b1e08 <_ZdlPv@@Base+0x6a6544>
    3b38:	ldmpl	ip, {r0, r1, r2, r3, r4, r6, sp}
    3b3c:			; <UNDEFINED> instruction: 0xf7ff6821
    3b40:	stmdavs	r1!, {r2, r3, r6, r7, fp, sp, lr, pc}
    3b44:	pop	{r3, sp}
    3b48:			; <UNDEFINED> instruction: 0xf7ff4010
    3b4c:	blvs	fe871e60 <_ZdlPv@@Base+0xfe86659c>
    3b50:	ldmdbmi	r3, {r0, r5, r6, r8, fp, ip, sp, pc}
    3b54:	ldmdapl	fp, {r4, r6, fp, sp, lr}^
    3b58:	ldmdblt	r0, {r0, r1, r3, r4, fp, sp, lr}^
    3b5c:			; <UNDEFINED> instruction: 0xb17a6892
    3b60:	andcs	r4, r4, #16, 16	; 0x100000
    3b64:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    3b68:	stmdb	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3b6c:			; <UNDEFINED> instruction: 0x63a32301
    3b70:	stmdami	sp, {r4, r8, sl, fp, ip, sp, pc}
    3b74:	tstcs	r1, r4, lsl #4
    3b78:			; <UNDEFINED> instruction: 0xf7ff4478
    3b7c:	udf	#24200	; 0x5e88
    3b80:	andcs	r4, r4, #655360	; 0xa0000
    3b84:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    3b88:	ldm	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3b8c:	svclt	0x0000e7ee
    3b90:			; <UNDEFINED> instruction: 0x0001e3b4
    3b94:	andeq	sp, r1, ip, lsr r3
    3b98:	andeq	r0, r0, ip, asr #2
    3b9c:	muleq	r0, r6, sp
    3ba0:	andeq	r0, r0, r4, ror r1
    3ba4:	andeq	r9, r0, sl, lsl #27
    3ba8:	andeq	r9, r0, r0, ror sp
    3bac:	andeq	r9, r0, r2, ror sp
    3bb0:			; <UNDEFINED> instruction: 0x460cb570
    3bb4:	addlt	r6, ip, fp, lsl #16
    3bb8:	bmi	91604c <_ZdlPv@@Base+0x90a788>
    3bbc:	mcrmi	4, 1, r4, cr4, cr9, {3}
    3bc0:	ldrbtmi	r5, [lr], #-2186	; 0xfffff776
    3bc4:	andls	r6, fp, #1179648	; 0x120000
    3bc8:	andeq	pc, r0, #79	; 0x4f
    3bcc:	eorsle	r2, r6, r0, lsl #22
    3bd0:	bge	12e7ec <_ZdlPv@@Base+0x122f28>
    3bd4:	strmi	sl, [r5], -r3, lsl #18
    3bd8:			; <UNDEFINED> instruction: 0xf0034620
    3bdc:			; <UNDEFINED> instruction: 0xf04ffad5
    3be0:	stmdbls	r3, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}
    3be4:	movwls	r4, #5672	; 0x1628
    3be8:	movweq	pc, #45325	; 0xb10d	; <UNPREDICTABLE>
    3bec:	ldmib	sp, {r8, r9, ip, pc}^
    3bf0:			; <UNDEFINED> instruction: 0xf7ff2304
    3bf4:	ldmdblt	r8, {r0, r2, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}^
    3bf8:	muleq	fp, sp, r9
    3bfc:	blmi	4d6458 <_ZdlPv@@Base+0x4cab94>
    3c00:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3c04:	blls	2ddc74 <_ZdlPv@@Base+0x2d23b0>
    3c08:	tstle	fp, sl, asr r0
    3c0c:	ldcllt	0, cr11, [r0, #-48]!	; 0xffffffd0
    3c10:	stcge	6, cr4, [r6, #-128]	; 0xffffff80
    3c14:	stc2	0, cr15, [ip], {3}
    3c18:	strtmi	r4, [r8], -r4, lsl #12
    3c1c:			; <UNDEFINED> instruction: 0xf0034621
    3c20:	blmi	383684 <_ZdlPv@@Base+0x377dc0>
    3c24:	strtmi	r4, [r9], -sp, lsl #16
    3c28:	ldrbtmi	r5, [r8], #-2291	; 0xfffff70d
    3c2c:			; <UNDEFINED> instruction: 0xf004461a
    3c30:	stccs	8, cr15, [r0], {13}
    3c34:	strtmi	sp, [r0], -r0, ror #1
    3c38:	stmda	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3c3c:			; <UNDEFINED> instruction: 0xf04fe7dc
    3c40:			; <UNDEFINED> instruction: 0xe7db30ff
    3c44:	ldmda	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3c48:	muleq	r1, ip, r2
    3c4c:	strdeq	r0, [r0], -ip
    3c50:	muleq	r1, r6, r2
    3c54:	andeq	sp, r1, r8, asr r2
    3c58:	andeq	r0, r0, ip, asr #2
    3c5c:	ldrdeq	r9, [r0], -r6
    3c60:	svcmi	0x00f0e92d
    3c64:			; <UNDEFINED> instruction: 0xf8df4605
    3c68:	ldrmi	r8, [r8], -r0, lsl #3
    3c6c:	addlt	r4, r9, pc, asr ip
    3c70:	ldmib	sp, {r3, r4, r5, r6, r7, sl, lr}^
    3c74:			; <UNDEFINED> instruction: 0xf8589b12
    3c78:	stmib	sp, {r2, ip, sp}^
    3c7c:	ldmdavs	r9, {r0, r9, ip}
    3c80:	stmda	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3c84:	ldrsbge	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
    3c88:			; <UNDEFINED> instruction: 0x7054f89d
    3c8c:	movwmi	pc, #1280	; 0x500	; <UNPREDICTABLE>
    3c90:	svccc	0x0080f5b3
    3c94:	addshi	pc, r6, r0, lsl #1
    3c98:	strmi	r6, [r4], -sl, ror #21
    3c9c:	movweq	lr, #39842	; 0x9ba2
    3ca0:			; <UNDEFINED> instruction: 0xf383fab3
    3ca4:	bcs	6218 <__printf_chk@plt+0x3388>
    3ca8:	movwcs	fp, #3848	; 0xf08
    3cac:			; <UNDEFINED> instruction: 0xf0402b00
    3cb0:	blmi	13e3f0c <_ZdlPv@@Base+0x13d8648>
    3cb4:			; <UNDEFINED> instruction: 0xf8584648
    3cb8:	ldmdavs	lr, {r0, r1, ip, sp}
    3cbc:	ldrtmi	r9, [r1], -r3, lsl #6
    3cc0:	stmda	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3cc4:	cmnle	r1, r0, lsl #18
    3cc8:			; <UNDEFINED> instruction: 0x46484631
    3ccc:	stmda	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3cd0:	addmi	r6, r3, #700416	; 0xab000
    3cd4:	blle	f154f4 <_ZdlPv@@Base+0xf09c30>
    3cd8:	vcge.f32	d18, d0, d0
    3cdc:	stmib	r5, {r0, r7, pc}^
    3ce0:	andscs	r9, r4, fp, lsl #12
    3ce4:	strmi	pc, [r0], r6, lsl #2
    3ce8:	stc2l	0, cr15, [r8, #28]
    3cec:	ldrbmi	r9, [r9], -r2, lsl #22
    3cf0:	strmi	r3, [r0], r1, lsl #28
    3cf4:	stmib	r8, {r3, r5, r9, sl, lr}^
    3cf8:	blls	50d04 <_ZdlPv@@Base+0x45440>
    3cfc:	andcc	pc, ip, r8, asr #17
    3d00:			; <UNDEFINED> instruction: 0xff56f7ff
    3d04:			; <UNDEFINED> instruction: 0x46034651
    3d08:			; <UNDEFINED> instruction: 0xf8884628
    3d0c:			; <UNDEFINED> instruction: 0xf7ff3012
    3d10:	bvs	1ac3a54 <_ZdlPv@@Base+0x1ab8190>
    3d14:	andsvc	pc, r0, r8, lsl #17
    3d18:	andseq	pc, r1, r8, lsl #17
    3d1c:	eorcc	pc, r6, r2, asr r8	; <UNPREDICTABLE>
    3d20:	streq	lr, [r6], r2, lsl #22
    3d24:			; <UNDEFINED> instruction: 0xf007b173
    3d28:	and	r0, r2, ip, lsr r7
    3d2c:	ldmdavs	fp, {r1, r2, r3, r4, r9, sl, lr}
    3d30:	ldmvs	sl, {r0, r1, r6, r8, ip, sp, pc}
    3d34:	blle	1547c4 <_ZdlPv@@Base+0x148f00>
    3d38:	ldfvcd	f5, [sl], {248}	; 0xf8
    3d3c:	eorseq	pc, ip, #2
    3d40:	ldmle	r3!, {r0, r1, r2, r4, r7, r9, lr}^
    3d44:	andcc	pc, r0, r8, asr #17
    3d48:	andhi	pc, r0, r6, asr #17
    3d4c:	pop	{r0, r3, ip, sp, pc}
    3d50:	mcrrne	15, 15, r8, r2, cr0
    3d54:	msrmi	SPSR_, #111	; 0x6f
    3d58:	addsmi	r6, sl, #430080	; 0x69000
    3d5c:	svclt	0x00344610
    3d60:			; <UNDEFINED> instruction: 0xf04f0090
    3d64:	andls	r3, r3, #255	; 0xff
    3d68:			; <UNDEFINED> instruction: 0xf7fe9104
    3d6c:	bvs	feabfb54 <_ZdlPv@@Base+0xfeab4290>
    3d70:	andls	r9, r4, #4, 18	; 0x10000
    3d74:	swpls	r0, r2, [r7]
    3d78:	rsbvs	r9, r8, #1342177280	; 0x50000000
    3d7c:			; <UNDEFINED> instruction: 0xf7fe9006
    3d80:	bls	13fd78 <_ZdlPv@@Base+0x1344b4>
    3d84:	adcsmi	r9, r2, #114688	; 0x1c000
    3d88:	movwcs	lr, #23005	; 0x59dd
    3d8c:	stmdals	r3, {r3, sl, fp, ip, lr, pc}
    3d90:	bl	d4e00 <_ZdlPv@@Base+0xc953c>
    3d94:	andcs	r0, r0, r0, lsl #7
    3d98:	bleq	141ea8 <_ZdlPv@@Base+0x1365e4>
    3d9c:			; <UNDEFINED> instruction: 0xd1fb429a
    3da0:			; <UNDEFINED> instruction: 0xf7fe4608
    3da4:	blls	ffc64 <_ZdlPv@@Base+0xf43a0>
    3da8:	ldr	r6, [r5, fp, lsr #5]
    3dac:	ldmdami	r2, {r0, r4, r8, r9, fp, lr}
    3db0:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    3db4:			; <UNDEFINED> instruction: 0x461a4478
    3db8:			; <UNDEFINED> instruction: 0xf0034619
    3dbc:	blls	103c20 <_ZdlPv@@Base+0xf835c>
    3dc0:	usada8	r1, lr, r8, r6
    3dc4:	blmi	2d5e00 <_ZdlPv@@Base+0x2ca53c>
    3dc8:			; <UNDEFINED> instruction: 0xf8584478
    3dcc:	ldrmi	r3, [sl], -r3
    3dd0:	andlt	r4, r9, r9, lsl r6
    3dd4:	svcmi	0x00f0e8bd
    3dd8:	svclt	0x0038f003
    3ddc:	str	r6, [r0, lr, lsr #22]
    3de0:	blmi	115e04 <_ZdlPv@@Base+0x10a540>
    3de4:			; <UNDEFINED> instruction: 0xe7f04478
    3de8:	andeq	sp, r1, r8, ror #3
    3dec:	andeq	r0, r0, r4, ror #2
    3df0:	andeq	r0, r0, r0, lsl #2
    3df4:	andeq	r0, r0, ip, asr #2
    3df8:	andeq	r9, r0, ip, lsr #23
    3dfc:	andeq	r9, r0, r0, ror #22
    3e00:			; <UNDEFINED> instruction: 0x00009bb4
    3e04:	mvnsmi	lr, #737280	; 0xb4000
    3e08:			; <UNDEFINED> instruction: 0xf8df4606
    3e0c:	addlt	r8, r7, r8, rrx
    3e10:	ldrdgt	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    3e14:	ldrbtmi	r4, [r8], #1564	; 0x61c
    3e18:	ldrsbtls	pc, [r8], -sp	; <UNPREDICTABLE>
    3e1c:	ldrmi	r4, [r5], -pc, lsl #12
    3e20:	andeq	pc, ip, r8, asr r8	; <UNPREDICTABLE>
    3e24:	strbmi	r9, [r8], -r5
    3e28:	ldmdavs	r9, {r0, r2, r8, r9, fp, ip, pc}
    3e2c:	svc	0x006ef7fe
    3e30:	ldrtmi	fp, [r9], -r9, lsr #19
    3e34:			; <UNDEFINED> instruction: 0xf0044628
    3e38:			; <UNDEFINED> instruction: 0xf895fd39
    3e3c:	stmibvs	r7!, {r2, r6, ip, sp}^
    3e40:	stmibvs	r5!, {r1, r3, r6, r9, sl, lr}
    3e44:	ldrtmi	r4, [r0], -r1, lsl #12
    3e48:	stmib	sp, {r1, r2, r5, r6, r7, fp, sp, lr}^
    3e4c:	stmib	sp, {r1, r8, r9, ip, sp, lr}^
    3e50:	stmiavs	r3!, {r8, sl, sp, lr}
    3e54:			; <UNDEFINED> instruction: 0xff04f7ff
    3e58:	pop	{r0, r1, r2, ip, sp, pc}
    3e5c:	blmi	1e4e24 <_ZdlPv@@Base+0x1d9560>
    3e60:			; <UNDEFINED> instruction: 0xf8584807
    3e64:	ldrbtmi	r3, [r8], #-3
    3e68:			; <UNDEFINED> instruction: 0x4619461a
    3e6c:			; <UNDEFINED> instruction: 0xff3ef003
    3e70:	svclt	0x0000e7df
    3e74:	andeq	sp, r1, r2, asr #32
    3e78:	andeq	r0, r0, r4, ror #2
    3e7c:	andeq	r0, r0, ip, asr #2
    3e80:	andeq	r9, r0, sl, asr fp
    3e84:			; <UNDEFINED> instruction: 0x4614b570
    3e88:	blcs	1d573d8 <_ZdlPv@@Base+0x1d4bb14>
    3e8c:	addlt	r4, r6, r2, asr sl
    3e90:	stmiapl	sl!, {r0, r2, r3, r4, r5, r6, sl, lr}
    3e94:	ldmdavs	r2, {r0, r4, r6, r8, sl, fp, lr}
    3e98:			; <UNDEFINED> instruction: 0xf04f9205
    3e9c:	ldrbtmi	r0, [sp], #-512	; 0xfffffe00
    3ea0:	blcs	1c38068 <_ZdlPv@@Base+0x1c2c7a4>
    3ea4:	bmi	13b7ed4 <_ZdlPv@@Base+0x13ac610>
    3ea8:	ldrbtmi	r4, [sl], #-2891	; 0xfffff4b5
    3eac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3eb0:	subsmi	r9, sl, r5, lsl #22
    3eb4:	addhi	pc, fp, r0, asr #32
    3eb8:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
    3ebc:	blcs	821ef0 <_ZdlPv@@Base+0x81662c>
    3ec0:	blcs	2b3b28 <_ZdlPv@@Base+0x2a8264>
    3ec4:			; <UNDEFINED> instruction: 0xf811d105
    3ec8:	blcs	813ad4 <_ZdlPv@@Base+0x808210>
    3ecc:	blcs	2b3b34 <_ZdlPv@@Base+0x2a8270>
    3ed0:	blcs	382bc <_ZdlPv@@Base+0x2c9f8>
    3ed4:	blcs	eb3b3c <_ZdlPv@@Base+0xea8278>
    3ed8:	strmi	sp, [ip], -r5, asr #32
    3edc:			; <UNDEFINED> instruction: 0xf814e005
    3ee0:	blcs	e93aec <_ZdlPv@@Base+0xe88228>
    3ee4:	blcs	33b4c <_ZdlPv@@Base+0x28288>
    3ee8:	blcs	838014 <_ZdlPv@@Base+0x82c750>
    3eec:	blcs	2b3b54 <_ZdlPv@@Base+0x2a8290>
    3ef0:	bne	18b86cc <_ZdlPv@@Base+0x18ace08>
    3ef4:	ldmdbmi	fp!, {r3, r9, sl, lr}
    3ef8:			; <UNDEFINED> instruction: 0xf7fe4479
    3efc:	bllt	fea3f94c <_ZdlPv@@Base+0xfea34088>
    3f00:	stclne	8, cr7, [r0], #-396	; 0xfffffe74
    3f04:	svclt	0x00182b20
    3f08:	tstle	r5, sl, lsl #22
    3f0c:	svccc	0x0001f810
    3f10:	svclt	0x00182b20
    3f14:	rscsle	r2, r9, sl, lsl #22
    3f18:	svceq	0x00dff013
    3f1c:			; <UNDEFINED> instruction: 0x4605d010
    3f20:	svcmi	0x0001f815
    3f24:	bicseq	pc, pc, #4
    3f28:	svclt	0x00182b00
    3f2c:	mvnsle	r2, sl, lsl #24
    3f30:	bne	a963ec <_ZdlPv@@Base+0xa8ab28>
    3f34:			; <UNDEFINED> instruction: 0xf7fe4479
    3f38:	stmdacs	r0, {r2, r4, r5, r6, r9, sl, fp, sp, lr, pc}
    3f3c:			; <UNDEFINED> instruction: 0xe006d1b3
    3f40:	eorsle	r2, fp, r0, lsl #22
    3f44:	strmi	r2, [r5], -r0, lsr #22
    3f48:			; <UNDEFINED> instruction: 0xf815d12b
    3f4c:	stccs	15, cr4, [r0], #-4
    3f50:	stccs	15, cr11, [sl], {24}
    3f54:	bllt	938340 <_ZdlPv@@Base+0x92ca7c>
    3f58:	bmi	90cb60 <_ZdlPv@@Base+0x90129c>
    3f5c:	andsvs	r4, r3, sl, ror r4
    3f60:	blx	1e41f64 <_ZdlPv@@Base+0x1e366a0>
    3f64:			; <UNDEFINED> instruction: 0x460ce79f
    3f68:	bicle	r2, r9, r0, lsl #22
    3f6c:	stmdami	r1!, {r5, r8, r9, fp, lr}
    3f70:	ldrbtmi	r5, [r8], #-2283	; 0xfffff715
    3f74:			; <UNDEFINED> instruction: 0x4619461a
    3f78:	cdp2	0, 6, cr15, cr8, cr3, {0}
    3f7c:	blcs	3ddd0 <_ZdlPv@@Base+0x3250c>
    3f80:			; <UNDEFINED> instruction: 0xe7b6d0f4
    3f84:	ldrcs	r6, [r0, #-2466]	; 0xfffff65e
    3f88:	stmibvs	r6!, {r0, r1, r5, r6, r7, fp, sp, lr}^
    3f8c:	movwls	r7, #2057	; 0x809
    3f90:	strcs	lr, [r1], -sp, asr #19
    3f94:	stmiavs	r3!, {r4, r5, r8, fp, ip, sp}
    3f98:	strls	r2, [r3, #-512]	; 0xfffffe00
    3f9c:	mcr2	7, 3, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    3fa0:	ldmdbmi	r5, {r0, r7, r8, r9, sl, sp, lr, pc}
    3fa4:	strtmi	sl, [r8], -r4, lsl #20
    3fa8:			; <UNDEFINED> instruction: 0xf7fe4479
    3fac:	stmdacs	r1, {r1, r3, r5, r8, r9, sl, fp, sp, lr, pc}
    3fb0:	blls	138700 <_ZdlPv@@Base+0x12ce3c>
    3fb4:			; <UNDEFINED> instruction: 0xf383fab3
    3fb8:			; <UNDEFINED> instruction: 0xe7ce095b
    3fbc:	stmdami	pc, {r2, r3, r8, r9, fp, lr}	; <UNPREDICTABLE>
    3fc0:	ldrbtmi	r5, [r8], #-2283	; 0xfffff715
    3fc4:			; <UNDEFINED> instruction: 0x4619461a
    3fc8:	cdp2	0, 4, cr15, cr0, cr3, {0}
    3fcc:			; <UNDEFINED> instruction: 0xf7fee76b
    3fd0:	svclt	0x0000ee76
    3fd4:	andeq	ip, r1, r8, asr #31
    3fd8:	strdeq	r0, [r0], -ip
    3fdc:			; <UNDEFINED> instruction: 0x0001cfba
    3fe0:	andeq	ip, r1, lr, lsr #31
    3fe4:	andeq	r9, r0, r4, lsl #22
    3fe8:	strdeq	r9, [r0], -r4
    3fec:	andeq	sp, r1, ip, ror #30
    3ff0:	andeq	r0, r0, ip, asr #2
    3ff4:	andeq	r9, r0, lr, lsl #21
    3ff8:	muleq	r0, ip, sl
    3ffc:	andeq	r9, r0, sl, ror #20
    4000:	addlt	fp, r4, r0, ror r5
    4004:	strtcs	r4, [r0], #-1547	; 0xfffff9f5
    4008:	andcs	r6, r0, #3637248	; 0x378000
    400c:			; <UNDEFINED> instruction: 0x4611699d
    4010:	ldmvs	ip, {r0, r1, sl, ip, pc}^
    4014:	strpl	lr, [r1], -sp, asr #19
    4018:	ldmvs	fp, {sl, ip, pc}
    401c:	mcr2	7, 1, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    4020:	ldcllt	0, cr11, [r0, #-16]!
    4024:	svcmi	0x00f0e92d
    4028:			; <UNDEFINED> instruction: 0xf8dfb087
    402c:	ldrmi	sl, [sp], -r4, asr #3
    4030:			; <UNDEFINED> instruction: 0x460b9f11
    4034:			; <UNDEFINED> instruction: 0x469044fa
    4038:	bllt	1155850 <_ZdlPv@@Base+0x1149f8c>
    403c:	bmi	1b965f8 <_ZdlPv@@Base+0x1b8ad34>
    4040:			; <UNDEFINED> instruction: 0xf85a9d10
    4044:	ldrbtmi	r9, [sl], #-1
    4048:	ldmdbvs	r1, {r8, sl, fp, sp}
    404c:	ldrdcs	pc, [r0], -r9
    4050:			; <UNDEFINED> instruction: 0xf040db71
    4054:	ldcls	0, cr8, [r2, #-744]	; 0xfffffd18
    4058:	andhi	pc, r0, sp, asr #17
    405c:	strvc	lr, [r1, #-2509]	; 0xfffff633
    4060:	stmib	sp, {r2, r6, r7, r8, sl, sp}^
    4064:			; <UNDEFINED> instruction: 0xf7ff5303
    4068:	blls	14385c <_ZdlPv@@Base+0x137f98>
    406c:	strtmi	r4, [r0], -r3, ror #18
    4070:	ldrbtmi	r9, [r9], #-3090	; 0xfffff3ee
    4074:	ldrdcs	pc, [r0], -r9
    4078:	strbcs	r9, [r8], #1026	; 0x402
    407c:	stmib	sp, {r0, r3, r6, r7, fp, sp, lr}^
    4080:	strls	r8, [r3], #-1792	; 0xfffff900
    4084:	stc2l	7, cr15, [ip, #1020]!	; 0x3fc
    4088:	pop	{r0, r1, r2, ip, sp, pc}
    408c:	bls	428054 <_ZdlPv@@Base+0x41c790>
    4090:	mvnsle	r2, r0, lsl #20
    4094:	ble	4f49c <_ZdlPv@@Base+0x43bd8>
    4098:	rsbmi	r4, sp, #721420288	; 0x2b000000
    409c:			; <UNDEFINED> instruction: 0xf04f4a55
    40a0:	movwls	r0, #19528	; 0x4c48
    40a4:	cdpmi	6, 5, cr4, cr6, cr0, {1}
    40a8:	andls	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    40ac:	ldrbtmi	r9, [lr], #-2578	; 0xfffff5ee
    40b0:	ldrd	pc, [r0], -r9
    40b4:	stmib	sp, {r0, r4, r5, r6, r7, fp, sp, lr}^
    40b8:			; <UNDEFINED> instruction: 0xf8cd7201
    40bc:	ldrbtmi	r8, [r2], -r0
    40c0:	andgt	pc, ip, sp, asr #17
    40c4:	stc2l	7, cr15, [ip, #1020]	; 0x3fc
    40c8:	ldrdcs	pc, [r0], -r9
    40cc:	bne	feb6ace4 <_ZdlPv@@Base+0xfeb5f420>
    40d0:	bl	8f4d8 <_ZdlPv@@Base+0x83c14>
    40d4:	vldrle	d0, [sp, #-12]
    40d8:			; <UNDEFINED> instruction: 0x46209711
    40dc:	strbmi	r4, [ip], -r7, asr #12
    40e0:	ldmdbhi	r1, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    40e4:			; <UNDEFINED> instruction: 0x26c846b2
    40e8:	ldrdne	pc, [ip], -sl
    40ec:			; <UNDEFINED> instruction: 0x9603465b
    40f0:	andls	pc, r8, sp, asr #17
    40f4:	stmdavc	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    40f8:			; <UNDEFINED> instruction: 0xf7ff9004
    40fc:	stmdavs	r2!, {r0, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    4100:	bne	feb6a118 <_ZdlPv@@Base+0xfeb5e854>
    4104:	cfstrscs	mvf4, [r0, #-588]	; 0xfffffdb4
    4108:			; <UNDEFINED> instruction: 0xf8cddcee
    410c:	ldrtmi	r8, [r8], r4, asr #32
    4110:			; <UNDEFINED> instruction: 0x46049f11
    4114:			; <UNDEFINED> instruction: 0x465b493b
    4118:	ldrbtmi	r9, [r9], #-2066	; 0xfffff7ee
    411c:	andvc	lr, r1, sp, asr #19
    4120:	stmiavs	r9, {r5, r9, sl, lr}^
    4124:			; <UNDEFINED> instruction: 0xf8cd2488
    4128:	strls	r8, [r3], #-0
    412c:	ldc2	7, cr15, [r8, #1020]	; 0x3fc
    4130:	pop	{r0, r1, r2, ip, sp, pc}
    4134:	qsub8mi	r8, r8, r0
    4138:	submi	r4, r6, #1157627904	; 0x45000000
    413c:	strls	r9, [r0, #-2066]	; 0xfffff7ee
    4140:	andvc	lr, r1, sp, asr #19
    4144:	stmib	sp, {r2, r6, sp}^
    4148:	strtmi	r0, [r0], -r3, lsl #6
    414c:	stc2	7, cr15, [r8, #1020]	; 0x3fc
    4150:	blls	116a0c <_ZdlPv@@Base+0x10b148>
    4154:	andge	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    4158:	ldrdcs	pc, [r0], -sl
    415c:	ldrmi	r1, [r5], #-2742	; 0xfffff54a
    4160:	ldcle	14, cr2, [r5, #-0]
    4164:	ldrdlt	pc, [r4], pc	; <UNPREDICTABLE>
    4168:	andshi	pc, r4, sp, asr #17
    416c:	ldrdhi	pc, [r8], #-141	; 0xffffff73
    4170:			; <UNDEFINED> instruction: 0xf8db44fb
    4174:	biccs	ip, r4, r0, lsl r0
    4178:	ldrdcs	pc, [r0], -r9
    417c:	stmib	sp, {r5, r9, sl, lr}^
    4180:	strls	r8, [r0, #-258]	; 0xfffffefe
    4184:	strls	r4, [r1, -r1, ror #12]
    4188:			; <UNDEFINED> instruction: 0xf7ff9304
    418c:			; <UNDEFINED> instruction: 0xf8dafd69
    4190:	blls	10c198 <_ZdlPv@@Base+0x1008d4>
    4194:	ldrmi	r1, [r5], #-2742	; 0xfffff54a
    4198:	stclle	14, cr2, [sl]
    419c:	addcs	r9, r4, r2, lsl lr
    41a0:	ldrdcs	pc, [r0], -r9
    41a4:			; <UNDEFINED> instruction: 0x1010f8db
    41a8:	strtmi	r9, [r0], -r3
    41ac:	strvc	lr, [r1], -sp, asr #19
    41b0:			; <UNDEFINED> instruction: 0xf8dd9500
    41b4:			; <UNDEFINED> instruction: 0xf7ff8014
    41b8:	bls	44370c <_ZdlPv@@Base+0x437e48>
    41bc:	bcs	2add4 <_ZdlPv@@Base+0x1f510>
    41c0:	svcge	0x0054f43f
    41c4:	pop	{r0, r1, r2, ip, sp, pc}
    41c8:	mrcls	15, 0, r8, cr0, cr0, {7}
    41cc:	ldr	r4, [r5, r5, asr #12]!
    41d0:	strtmi	r4, [r0], -pc, lsl #18
    41d4:	ldrbtmi	r9, [r9], #-3090	; 0xfffff3ee
    41d8:	ldrdcs	pc, [r0], -r9
    41dc:	strcs	r9, [r4], #1026	; 0x402
    41e0:	stmib	sp, {r0, r3, r8, fp, sp, lr}^
    41e4:	strls	r5, [r3], #-1792	; 0xfffff900
    41e8:	ldc2	7, cr15, [sl, #-1020]!	; 0xfffffc04
    41ec:	svclt	0x0000e74c
    41f0:	andeq	ip, r1, r4, lsr #28
    41f4:	andeq	r0, r0, r4, ror #2
    41f8:			; <UNDEFINED> instruction: 0x0001cfbe
    41fc:	muleq	r1, r2, pc	; <UNPREDICTABLE>
    4200:	andeq	ip, r1, r6, asr pc
    4204:	andeq	ip, r1, sl, ror #29
    4208:	andeq	r0, r0, r0, lsl #2
    420c:	muleq	r1, r4, lr
    4210:	andeq	ip, r1, lr, lsr #28
    4214:	svcmi	0x00f0e92d
    4218:	ldcmi	6, cr4, [r1], #-124	; 0xffffff84
    421c:	movweq	pc, #4114	; 0x1012	; <UNPREDICTABLE>
    4220:	ldrbtmi	fp, [ip], #-135	; 0xffffff79
    4224:	bcs	38748 <_ZdlPv@@Base+0x2ce84>
    4228:	ldclle	0, cr13, [r3, #-320]	; 0xfffffec0
    422c:	mvfeqs	f7, f1
    4230:			; <UNDEFINED> instruction: 0x461c469c
    4234:	eorpl	pc, r4, r1, asr r8	; <UNPREDICTABLE>
    4238:	eorvs	pc, r4, lr, asr r8	; <UNPREDICTABLE>
    423c:	strtmi	r3, [fp], #-1026	; 0xfffffbfe
    4240:			; <UNDEFINED> instruction: 0xb10544b4
    4244:	adcmi	fp, r2, #169984	; 0x29800
    4248:			; <UNDEFINED> instruction: 0xf1bcdcf4
    424c:	svclt	0x00180f00
    4250:			; <UNDEFINED> instruction: 0xd12d2b00
    4254:	ldmib	r7, {r0, r9, fp, ip, sp}^
    4258:			; <UNDEFINED> instruction: 0xf101b902
    425c:	strmi	r0, [ip], -r8, lsl #16
    4260:			; <UNDEFINED> instruction: 0x46da0852
    4264:	bl	215ba4 <_ZdlPv@@Base+0x20a2e0>
    4268:	ldmibvs	sp!, {r1, r6, r7, fp}^
    426c:			; <UNDEFINED> instruction: 0xf8d74632
    4270:			; <UNDEFINED> instruction: 0x4651c018
    4274:	strls	r6, [r2, #-2083]	; 0xfffff7dd
    4278:	andgt	pc, r4, sp, asr #17
    427c:	andls	r6, r5, r5, ror #16
    4280:			; <UNDEFINED> instruction: 0xf7ff9500
    4284:	ldmib	r4, {r0, r1, r2, r3, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
    4288:	strcc	r2, [r8], #-768	; 0xfffffd00
    428c:	strbmi	r9, [r4, #-2053]	; 0xfffff7fb
    4290:	ldrmi	r4, [lr], #-1170	; 0xfffffb6e
    4294:	bl	feaf8a40 <_ZdlPv@@Base+0xfeaed17c>
    4298:	bl	fea44ec8 <_ZdlPv@@Base+0xfea39604>
    429c:	ldmib	r7, {r1, r2, r8}^
    42a0:	ldrtmi	r4, [r2], -r6, lsl #10
    42a4:	ldrbmi	r9, [r1], -r0, lsl #2
    42a8:	strmi	lr, [r1, #-2509]	; 0xfffff633
    42ac:	mrc2	7, 5, pc, cr10, cr15, {7}
    42b0:	pop	{r0, r1, r2, ip, sp, pc}
    42b4:	stmdami	fp, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    42b8:	ldrbtmi	r4, [r8], #-2827	; 0xfffff4f5
    42bc:	ldrmi	r5, [sl], -r3, ror #17
    42c0:	andlt	r4, r7, r9, lsl r6
    42c4:	svcmi	0x00f0e8bd
    42c8:	stcllt	0, cr15, [r0], {3}
    42cc:	blmi	1962f0 <_ZdlPv@@Base+0x18aa2c>
    42d0:			; <UNDEFINED> instruction: 0xe7f34478
    42d4:	ldrdge	pc, [r8], -r7
    42d8:	ldmvs	lr!, {r0, r3, r4, r9, sl, lr}^
    42dc:	svclt	0x0000e7df
    42e0:	andeq	ip, r1, r6, lsr ip
    42e4:	andeq	r9, r0, lr, lsl #15
    42e8:	andeq	r0, r0, ip, asr #2
    42ec:	andeq	r9, r0, r8, lsr #15
    42f0:	bcs	b17b8 <_ZdlPv@@Base+0xa5ef4>
    42f4:	blmi	395b6c <_ZdlPv@@Base+0x38a2a8>
    42f8:	ldrbtmi	fp, [fp], #-133	; 0xffffff7b
    42fc:	bmi	37832c <_ZdlPv@@Base+0x36ca68>
    4300:	ldmpl	fp, {r0, r2, r3, fp, lr}
    4304:			; <UNDEFINED> instruction: 0x461a4478
    4308:	andlt	r4, r5, r9, lsl r6
    430c:	ldrhtmi	lr, [r0], -sp
    4310:	ldclt	0, cr15, [ip], {3}
    4314:	strcs	lr, [r6, #-2516]	; 0xfffff62c
    4318:	stmib	sp, {r0, r1, r3, r6, fp, sp, lr}^
    431c:	movwls	r2, #1281	; 0x501
    4320:	ldmib	r4, {r0, r1, r3, fp, sp, lr}^
    4324:			; <UNDEFINED> instruction: 0xf7ff1202
    4328:	andlt	pc, r5, sp, ror lr	; <UNPREDICTABLE>
    432c:	svclt	0x0000bd30
    4330:	andeq	ip, r1, lr, asr fp
    4334:	andeq	r0, r0, ip, asr #2
    4338:	muleq	r0, r0, r7
    433c:			; <UNDEFINED> instruction: 0x4615b430
    4340:	ldrmi	r4, [sl], -r9, lsl #24
    4344:	ldrbtmi	r9, [ip], #-2818	; 0xfffff4fe
    4348:	tstlt	ip, r4, ror #18
    434c:	andle	r2, r7, ip, ror #18
    4350:	andle	r2, r1, r0, ror r9
    4354:			; <UNDEFINED> instruction: 0x4770bc30
    4358:	ldclt	6, cr4, [r0], #-164	; 0xffffff5c
    435c:	svclt	0x005af7ff
    4360:	ldclt	6, cr4, [r0], #-164	; 0xffffff5c
    4364:	svclt	0x00c4f7ff
    4368:			; <UNDEFINED> instruction: 0x0001ccbe
    436c:	blmi	f16c60 <_ZdlPv@@Base+0xf0b39c>
    4370:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    4374:	ldmpl	r3, {r2, r7, ip, sp, pc}^
    4378:	ldmdavs	fp, {r1, r3, r4, r5, sl, fp, lr}
    437c:			; <UNDEFINED> instruction: 0xf04f9303
    4380:	blmi	e44f88 <_ZdlPv@@Base+0xe396c4>
    4384:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    4388:	blcs	1e3fc <_ZdlPv@@Base+0x12b38>
    438c:	ldmdbcs	pc!, {r3, r4, r8, r9, sl, fp, ip, sp, pc}^	; <UNPREDICTABLE>
    4390:	blmi	dba3d4 <_ZdlPv@@Base+0xdaeb10>
    4394:	stmiapl	r3!, {r3, r9, sl, lr}^
    4398:			; <UNDEFINED> instruction: 0xf7fe6819
    439c:	bmi	d3f61c <_ZdlPv@@Base+0xd33d58>
    43a0:	ldrbtmi	r4, [sl], #-2863	; 0xfffff4d1
    43a4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    43a8:	subsmi	r9, sl, r3, lsl #22
    43ac:	andlt	sp, r4, r3, asr r1
    43b0:			; <UNDEFINED> instruction: 0xf5b1bd70
    43b4:	tstle	fp, #0, 30
    43b8:	svccc	0x0080f5b1
    43bc:	bleq	2f8c7c <_ZdlPv@@Base+0x2ed3b8>
    43c0:			; <UNDEFINED> instruction: 0xf0632602
    43c4:			; <UNDEFINED> instruction: 0xf88d031f
    43c8:	cdpne	0, 7, cr3, cr3, cr4, {0}
    43cc:	stmdage	r1, {r1, r2, r9, sp}
    43d0:	vqdmulh.s<illegal width 8>	d15, d3, d2
    43d4:	blx	855bf0 <_ZdlPv@@Base+0x84a32c>
    43d8:	bcc	1c0fe8 <_ZdlPv@@Base+0x1b5724>
    43dc:	teqeq	pc, #3	; <UNPREDICTABLE>
    43e0:	cmneq	pc, #99	; 0x63	; <UNPREDICTABLE>
    43e4:	svccc	0x0001f805
    43e8:			; <UNDEFINED> instruction: 0xd1f41d93
    43ec:	and	r1, sp, r2, lsl #19
    43f0:	andeq	pc, r5, #1073741827	; 0x40000003
    43f4:	stmibeq	fp, {r0, fp, sp, pc}
    43f8:	teqeq	pc, r1	; <UNPREDICTABLE>
    43fc:	teqeq	pc, #99	; 0x63	; <UNPREDICTABLE>
    4400:	cmneq	pc, r1, rrx	; <UNPREDICTABLE>
    4404:	andcc	pc, r4, sp, lsl #17
    4408:	andne	pc, r5, sp, lsl #17
    440c:	tstcs	r0, r7, lsl fp
    4410:	stmiapl	r3!, {r0, r4, r6, ip, sp, lr}^
    4414:			; <UNDEFINED> instruction: 0xf7fe6819
    4418:	bfi	lr, r8, (invalid: 26:0)
    441c:	svcne	0x0000f5b1
    4420:			; <UNDEFINED> instruction: 0xf1b1d309
    4424:	andle	r6, sp, #128, 30	; 0x200
    4428:	strcs	r0, [r4], -fp, lsl #28
    442c:	movweq	pc, #28771	; 0x7063	; <UNPREDICTABLE>
    4430:	andcc	pc, r4, sp, lsl #17
    4434:	stceq	7, cr14, [fp], {201}	; 0xc9
    4438:			; <UNDEFINED> instruction: 0xf0632603
    443c:			; <UNDEFINED> instruction: 0xf88d030f
    4440:	strb	r3, [r2, r4]
    4444:	blle	fea8e84c <_ZdlPv@@Base+0xfea82f88>
    4448:	strcs	r0, [r5], -fp, lsl #31
    444c:	movweq	pc, #12387	; 0x3063	; <UNPREDICTABLE>
    4450:	andcc	pc, r4, sp, lsl #17
    4454:			; <UNDEFINED> instruction: 0xf7fee7b9
    4458:	svclt	0x0000ec32
    445c:	andeq	ip, r1, r8, ror #21
    4460:	strdeq	r0, [r0], -ip
    4464:	ldrdeq	ip, [r1], -r4
    4468:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    446c:	andeq	r0, r0, r4, ror r1
    4470:			; <UNDEFINED> instruction: 0x0001cab6
    4474:	ldrblt	r4, [r0, #-2838]!	; 0xfffff4ea
    4478:	cfldrsmi	mvf4, [r6, #-492]	; 0xfffffe14
    447c:	ldrbtmi	r6, [sp], #-2075	; 0xfffff7e5
    4480:	ldmdblt	sl!, {r0, r1, r4, r6, r8, ip, sp, pc}^
    4484:	ldmdami	r5, {r2, r4, r8, r9, fp, lr}
    4488:	ldrbtmi	r5, [r8], #-2283	; 0xfffff715
    448c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    4490:			; <UNDEFINED> instruction: 0x4619461a
    4494:	stclt	0, cr15, [r2], {3}
    4498:	strmi	r6, [r4], -r3, asr #23
    449c:	movwcs	fp, #4451	; 0x1163
    44a0:	ldcllt	3, cr6, [r0, #-908]!	; 0xfffffc74
    44a4:			; <UNDEFINED> instruction: 0xff62f7ff
    44a8:	andcs	r4, r8, sp, lsl #22
    44ac:	pop	{r0, r1, r3, r5, r6, r7, fp, ip, lr}
    44b0:	ldmdavs	r9, {r4, r5, r6, lr}
    44b4:	stclt	7, cr15, [lr], {254}	; 0xfe
    44b8:	andcs	r4, r4, #9216	; 0x2400
    44bc:	tstcs	r1, r9, lsl #16
    44c0:	ldrbtmi	r5, [r8], #-2283	; 0xfffff715
    44c4:			; <UNDEFINED> instruction: 0xf7fe681b
    44c8:	movwcs	lr, #7250	; 0x1c52
    44cc:	ldcllt	3, cr6, [r0, #-908]!	; 0xfffffc74
    44d0:	andeq	sp, r1, r0, asr sl
    44d4:	ldrdeq	ip, [r1], -sl
    44d8:	andeq	r0, r0, ip, asr #2
    44dc:	andeq	r9, r0, sl, lsr #12
    44e0:	andeq	r0, r0, r4, ror r1
    44e4:	andeq	r9, r0, lr, lsl r6
    44e8:	cfstr64ne	mvdx11, [ip], {248}	; 0xf8
    44ec:			; <UNDEFINED> instruction: 0x46174b36
    44f0:	ldrbtmi	r4, [fp], #-3382	; 0xfffff2ca
    44f4:	stmdavs	fp!, {r0, r2, r3, r4, r6, r8, fp, ip, lr}
    44f8:	ldmdami	r5!, {r0, r1, r2, r4, ip, lr, pc}
    44fc:	andcs	r4, r2, #12, 12	; 0xc00000
    4500:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    4504:	ldc	7, cr15, [r2], #-1016	; 0xfffffc08
    4508:	teqle	r9, r0, lsl #30
    450c:	eorscs	r6, r3, r9, lsr #16
    4510:	bl	ff8c2510 <_ZdlPv@@Base+0xff8b6c4c>
    4514:			; <UNDEFINED> instruction: 0xf1046829
    4518:			; <UNDEFINED> instruction: 0xf7fe0030
    451c:	stmdavs	r9!, {r1, r2, r3, r4, r6, r7, r8, r9, fp, sp, lr, pc}
    4520:	pop	{r0, r2, r3, r5, r6, sp}
    4524:			; <UNDEFINED> instruction: 0xf7fe40f8
    4528:			; <UNDEFINED> instruction: 0x4606bbd5
    452c:	andcs	r4, r4, #2686976	; 0x290000
    4530:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    4534:	ldc	7, cr15, [sl], {254}	; 0xfe
    4538:	teqlt	r3, r3	; <illegal shifter operand>
    453c:	andcs	r4, r4, #2490368	; 0x260000
    4540:	tstcs	r1, fp, lsr #16
    4544:			; <UNDEFINED> instruction: 0xf7fe4478
    4548:	blvs	fecff598 <_ZdlPv@@Base+0xfecf3cd4>
    454c:	bmi	8f0ae0 <_ZdlPv@@Base+0x8e521c>
    4550:	ldrbtmi	r6, [sl], #-2091	; 0xfffff7d5
    4554:	bllt	c5e6a0 <_ZdlPv@@Base+0xc52ddc>
    4558:	ldmiblt	sl, {r1, r4, r7, fp, sp, lr}^
    455c:	andcs	r4, r4, #32, 16	; 0x200000
    4560:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    4564:	stc	7, cr15, [r2], {254}	; 0xfe
    4568:			; <UNDEFINED> instruction: 0xf996b97f
    456c:	stclne	0, cr4, [r2], #-212	; 0xffffff2c
    4570:	ldmdami	ip, {r0, r1, r2, r3, ip, lr, pc}
    4574:	stmdavs	fp!, {r1, r9, sp}
    4578:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    457c:	bl	ffdc257c <_ZdlPv@@Base+0xffdb6cb8>
    4580:	eorscs	r6, r4, r9, lsr #16
    4584:	bl	fea42584 <_ZdlPv@@Base+0xfea36cc0>
    4588:			; <UNDEFINED> instruction: 0xf996e7c4
    458c:	stclne	0, cr4, [r3], #-208	; 0xffffff30
    4590:	ldfltp	f5, [r8, #72]!	; 0x48
    4594:	andcs	r4, r4, #20, 16	; 0x140000
    4598:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    459c:	bl	ff9c259c <_ZdlPv@@Base+0xff9b6cd8>
    45a0:	mvnsle	r2, r0, lsl #30
    45a4:	ldmdami	r1, {r0, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    45a8:	tstcs	r1, r4, lsl #4
    45ac:			; <UNDEFINED> instruction: 0xf7fe4478
    45b0:	svccs	0x0000ebde
    45b4:	ldrb	sp, [r8, r9, ror #3]
    45b8:	andcs	r4, r2, #851968	; 0xd0000
    45bc:	tstcs	r1, fp, lsr #16
    45c0:			; <UNDEFINED> instruction: 0xf7fe4478
    45c4:	sbfx	lr, r4, #23, #2
    45c8:	andeq	ip, r1, r6, ror #18
    45cc:	andeq	r0, r0, r4, ror r1
    45d0:	andeq	r9, r0, lr, ror #11
    45d4:			; <UNDEFINED> instruction: 0x000095b6
    45d8:	muleq	r0, ip, r5
    45dc:	andeq	sp, r1, r6, ror r9
    45e0:	muleq	r0, r6, r3
    45e4:	andeq	r9, r0, r6, ror r5
    45e8:	andeq	r9, r0, r6, asr r3
    45ec:	andeq	r9, r0, ip, lsr r3
    45f0:	andeq	r9, r0, r0, lsr r5
    45f4:	svcmi	0x00f0e92d
    45f8:	stc	6, cr4, [sp, #-48]!	; 0xffffffd0
    45fc:	strmi	r8, [r1], r2, lsl #22
    4600:	ldrbtlt	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    4604:			; <UNDEFINED> instruction: 0xf8df4608
    4608:	ldrbtmi	r3, [fp], #1264	; 0x4f0
    460c:			; <UNDEFINED> instruction: 0xf85bb089
    4610:	ldmdavs	r5!, {r0, r1, sp, lr}
    4614:			; <UNDEFINED> instruction: 0xf7fe4629
    4618:	stmdbcs	r0, {r1, r3, r4, r5, r6, r8, r9, fp, sp, lr, pc}
    461c:	subshi	pc, r2, #64	; 0x40
    4620:	strtmi	r4, [r0], -r9, lsr #12
    4624:	bl	fe5c2624 <_ZdlPv@@Base+0xfe5b6d60>
    4628:	ldrdne	pc, [r8], -r9	; <UNPREDICTABLE>
    462c:	tstls	r3, r0, lsl #18
    4630:	ldclle	0, cr9, [pc, #-28]!	; 461c <__printf_chk@plt+0x178c>
    4634:	ldrdcc	pc, [r4], -r9	; <UNPREDICTABLE>
    4638:	addeq	lr, r1, #3072	; 0xc00
    463c:	stmdbcc	r1, {r0, sp, lr, pc}
    4640:			; <UNDEFINED> instruction: 0xf852d077
    4644:	stmdacs	r0, {r2, r8, sl, fp}
    4648:	strdls	sp, [r3, -r9]
    464c:			; <UNDEFINED> instruction: 0xf8df2100
    4650:	smlatbls	r1, ip, r4, r2
    4654:	strtne	pc, [r8], #2271	; 0x8df
    4658:	strthi	pc, [r8], #2271	; 0x8df
    465c:			; <UNDEFINED> instruction: 0xf85b4479
    4660:	ldrbtmi	sl, [r8], #2
    4664:	bne	43fe8c <_ZdlPv@@Base+0x4345c8>
    4668:	strcs	r9, [r0], -r1, lsl #20
    466c:	eorpl	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    4670:	eorvs	pc, r2, r3, asr #16
    4674:	and	fp, sp, #344064	; 0x54000
    4678:	ldrmi	r4, [sp], -lr, lsr #12
    467c:	eorvs	r6, lr, fp, lsr #16
    4680:	mvnsle	r2, r0, lsl #22
    4684:	strcs	pc, [r0], #2271	; 0x8df
    4688:	stmib	r9, {r2, r3, r4, r9, sl, lr}^
    468c:			; <UNDEFINED> instruction: 0xf64f330e
    4690:	ldrbtmi	r7, [sl], #-1023	; 0xfffffc01
    4694:			; <UNDEFINED> instruction: 0xf8df9202
    4698:			; <UNDEFINED> instruction: 0xf8a92474
    469c:	ldrbtmi	r3, [sl], #-52	; 0xffffffcc
    46a0:	sfmvc	f1, 1, [sl], #-16
    46a4:			; <UNDEFINED> instruction: 0xf10006d3
    46a8:	stmiavs	fp!, {r0, r2, r4, r6, r7, pc}
    46ac:	ldmvs	r1!, {r1, r2, r3, r4, r8, ip, sp, pc}
    46b0:			; <UNDEFINED> instruction: 0xf0004299
    46b4:	addsmi	r8, ip, #36, 2
    46b8:			; <UNDEFINED> instruction: 0xf8dfdc5e
    46bc:	ldrbtmi	r2, [sl], #-1108	; 0xfffffbac
    46c0:	bcs	1ef10 <_ZdlPv@@Base+0x1364c>
    46c4:	cmphi	r8, r0, asr #32	; <UNPREDICTABLE>
    46c8:	ble	1795140 <_ZdlPv@@Base+0x178987c>
    46cc:	strbvc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    46d0:	eor	r4, r3, pc, ror r4
    46d4:	ldrdcc	pc, [r0], -r8
    46d8:	ldrdne	pc, [r0], -sl
    46dc:			; <UNDEFINED> instruction: 0xf8d9b9bb
    46e0:			; <UNDEFINED> instruction: 0xb1a33038
    46e4:	ldrdcc	pc, [r4], -r8
    46e8:			; <UNDEFINED> instruction: 0xf0402b00
    46ec:			; <UNDEFINED> instruction: 0xf8d88137
    46f0:	blcs	10718 <_ZdlPv@@Base+0x4e54>
    46f4:	tsthi	ip, r0	; <UNPREDICTABLE>
    46f8:	andcs	r4, r5, #11534336	; 0xb00000
    46fc:	ldrtmi	r2, [r8], -r1, lsl #2
    4700:	bl	d42700 <_ZdlPv@@Base+0xd36e3c>
    4704:	ldrdne	pc, [r0], -sl
    4708:			; <UNDEFINED> instruction: 0xf8c92300
    470c:	eorcs	r3, r0, r8, lsr r0
    4710:			; <UNDEFINED> instruction: 0xf7fe3401
    4714:	stmiavs	fp!, {r1, r5, r6, r7, r9, fp, sp, lr, pc}
    4718:	lfmle	f4, 4, [r6, #-652]!	; 0xfffffd74
    471c:	ldrdcc	pc, [r0], #-137	; 0xffffff77
    4720:	sbcsle	r2, r7, r0, lsl #22
    4724:	strbmi	r6, [r8], -r9, ror #16
    4728:			; <UNDEFINED> instruction: 0xf9f2f7ff
    472c:	ldrdne	pc, [r0], -sl
    4730:	smlattls	r3, sp, r7, lr
    4734:	ldrbtmi	r4, [fp], #-3064	; 0xfffff408
    4738:	cmplt	fp, fp, asr sl
    473c:	bls	eb360 <_ZdlPv@@Base+0xdfa9c>
    4740:	vqsub.u8	d4, d16, d3
    4744:	andlt	r8, r9, sl, asr #3
    4748:	blhi	bfa44 <_ZdlPv@@Base+0xb4180>
    474c:	svchi	0x00f0e8bd
    4750:	stcls	13, cr9, [r3], {7}
    4754:	lfmle	f4, 2, [r6, #660]!	; 0x294
    4758:			; <UNDEFINED> instruction: 0xf85b4be8
    475c:			; <UNDEFINED> instruction: 0xf8daa003
    4760:	strcc	r1, [r1], #-0
    4764:			; <UNDEFINED> instruction: 0xf7fe200a
    4768:	adcmi	lr, r5, #184, 20	; 0xb8000
    476c:	strdlt	sp, [r9], -r7
    4770:	blhi	bfa6c <_ZdlPv@@Base+0xb41a8>
    4774:	svchi	0x00f0e8bd
    4778:	ldrdne	pc, [r0], -sl
    477c:			; <UNDEFINED> instruction: 0xf7fe2008
    4780:	stmiavs	fp!, {r2, r3, r5, r7, r9, fp, sp, lr, pc}
    4784:	adcmi	r3, r3, #256	; 0x100
    4788:	addsmi	sp, ip, #251904	; 0x3d800
    478c:	adcshi	pc, r0, r0, asr #32
    4790:	ldreq	r7, [pc], fp, lsr #24
    4794:	addhi	pc, sp, r0, lsl #2
    4798:			; <UNDEFINED> instruction: 0xf10007d8
    479c:	bmi	ff7e4b40 <_ZdlPv@@Base+0xff7d927c>
    47a0:	ldmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
    47a4:			; <UNDEFINED> instruction: 0xf0402900
    47a8:			; <UNDEFINED> instruction: 0xf8d980cb
    47ac:	stmdbcs	r0, {r3, r4, r5, ip}
    47b0:	msrhi	CPSR_fx, r0
    47b4:			; <UNDEFINED> instruction: 0xf8da6851
    47b8:	stmdbcs	r0, {ip, sp}
    47bc:	msrhi	SPSR_xc, r0, asr #32
    47c0:	bcs	1ea10 <_ZdlPv@@Base+0x1314c>
    47c4:	cmphi	r8, r0	; <UNPREDICTABLE>
    47c8:	andcs	r4, r5, #13959168	; 0xd50000
    47cc:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    47d0:	b	ff3427d0 <_ZdlPv@@Base+0xff336f0c>
    47d4:			; <UNDEFINED> instruction: 0xf8c92300
    47d8:	stcvc	0, cr3, [fp], #-224	; 0xffffff20
    47dc:			; <UNDEFINED> instruction: 0xf1000799
    47e0:	blmi	ff424ab0 <_ZdlPv@@Base+0xff4191ec>
    47e4:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    47e8:			; <UNDEFINED> instruction: 0xf8d9b9f3
    47ec:	blcs	108e4 <_ZdlPv@@Base+0x5020>
    47f0:	tsthi	r1, r0, asr #32	; <UNPREDICTABLE>
    47f4:	mulsne	r2, r5, r9
    47f8:	mlascc	r4, r9, r9, pc	; <UNPREDICTABLE>
    47fc:	andle	r4, r6, fp, lsl #5
    4800:	strbmi	r2, [r8], -r0, lsl #4
    4804:	mrc2	7, 3, pc, cr0, cr15, {7}
    4808:			; <UNDEFINED> instruction: 0xf8897cab
    480c:			; <UNDEFINED> instruction: 0xf9953034
    4810:			; <UNDEFINED> instruction: 0xf9991011
    4814:	addmi	r3, fp, #53	; 0x35
    4818:	andcs	sp, r1, #6
    481c:			; <UNDEFINED> instruction: 0xf7ff4648
    4820:	stclvc	14, cr15, [fp], #-396	; 0xfffffe74
    4824:	eorscc	pc, r5, r9, lsl #17
    4828:	strbmi	r6, [r8], -r9, ror #17
    482c:	ldc2	7, cr15, [lr, #1020]	; 0x3fc
    4830:	stmdavs	r8!, {r0, r2, r3, r4, r5, r7, r8, r9, fp, lr}^
    4834:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    4838:			; <UNDEFINED> instruction: 0xf7fe6819
    483c:	strmi	lr, [r4], #-2700	; 0xfffff574
    4840:			; <UNDEFINED> instruction: 0xf0074628
    4844:	orrlt	pc, r6, pc, lsr r8	; <UNPREDICTABLE>
    4848:	ldmdavs	r6!, {r0, r2, r4, r5, r9, sl, lr}
    484c:	ldrbeq	r7, [r3], sl, lsr #24
    4850:	svcge	0x002bf57f
    4854:	strtmi	r6, [r8], -fp, ror #17
    4858:	svclt	0x00183b00
    485c:			; <UNDEFINED> instruction: 0xf8c92301
    4860:			; <UNDEFINED> instruction: 0xf0073040
    4864:	cdpcs	8, 0, cr15, cr0, cr15, {1}
    4868:	blmi	fec39028 <_ZdlPv@@Base+0xfec2d764>
    486c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    4870:			; <UNDEFINED> instruction: 0xf8d9b97b
    4874:	stmdblt	r3!, {r2, r3, r4, r5, ip, sp}
    4878:	ldrsbtcc	pc, [r8], -r9	; <UNPREDICTABLE>
    487c:			; <UNDEFINED> instruction: 0xf0002b00
    4880:	stmiami	fp!, {r0, r2, r4, r8, pc}
    4884:			; <UNDEFINED> instruction: 0xf8da2204
    4888:	mrscs	r3, (UNDEF: 1)
    488c:			; <UNDEFINED> instruction: 0xf7fe4478
    4890:	blls	7f250 <_ZdlPv@@Base+0x7398c>
    4894:			; <UNDEFINED> instruction: 0xf8da200a
    4898:	movwcc	r1, #4096	; 0x1000
    489c:	ldrmi	r9, [ip], -r1, lsl #6
    48a0:	b	6c28a0 <_ZdlPv@@Base+0x6b6fdc>
    48a4:	addsmi	r9, r4, #12288	; 0x3000
    48a8:	svcge	0x0044f43f
    48ac:	ldrdcc	pc, [r4], -r9	; <UNPREDICTABLE>
    48b0:	blmi	fe83e420 <_ZdlPv@@Base+0xfe832b5c>
    48b4:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    48b8:	bicle	r2, r1, r0, lsl #20
    48bc:	mulsne	r2, r5, r9
    48c0:	mlascc	r4, r9, r9, pc	; <UNPREDICTABLE>
    48c4:	andle	r4, r5, fp, lsl #5
    48c8:			; <UNDEFINED> instruction: 0xf7ff4648
    48cc:	stcvc	14, cr15, [fp], #52	; 0x34
    48d0:	eorscc	pc, r4, r9, lsl #17
    48d4:	mulsne	r1, r5, r9
    48d8:	mlascc	r5, r9, r9, pc	; <UNPREDICTABLE>
    48dc:	adcle	r4, pc, fp, lsl #5
    48e0:	strbmi	r2, [r8], -r1, lsl #4
    48e4:	mcr2	7, 0, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    48e8:			; <UNDEFINED> instruction: 0xf8897c6b
    48ec:			; <UNDEFINED> instruction: 0xe7a73035
    48f0:	vst2.32	{d20,d22}, [pc :64], r1
    48f4:	ldrbtmi	r7, [r9], #-58	; 0xffffffc6
    48f8:	blx	ffdc0908 <_ZdlPv@@Base+0xffdb5044>
    48fc:			; <UNDEFINED> instruction: 0xf002e748
    4900:	stmdbcs	r8, {r2, r3, r8}
    4904:			; <UNDEFINED> instruction: 0xf0004608
    4908:			; <UNDEFINED> instruction: 0xf0008091
    490c:	strdlt	r0, [r8, -pc]!
    4910:			; <UNDEFINED> instruction: 0xf0027c32
    4914:	addsmi	r0, r1, #12, 4	; 0xc0000000
    4918:	sbchi	pc, lr, r0
    491c:	ldrbtmi	r4, [sl], #-2695	; 0xfffff579
    4920:	bcs	1ef70 <_ZdlPv@@Base+0x136ac>
    4924:	mcrge	4, 6, pc, cr7, cr15, {3}	; <UNPREDICTABLE>
    4928:			; <UNDEFINED> instruction: 0xf0064628
    492c:	str	pc, [fp, fp, asr #31]
    4930:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx11
    4934:	andcs	r0, r5, #16, 20	; 0x10000
    4938:			; <UNDEFINED> instruction: 0xf7fe2101
    493c:	usat	lr, #1, r8, lsl #20
    4940:			; <UNDEFINED> instruction: 0xf57f079b
    4944:	stmdavs	sl!, {r0, r4, r5, r6, r8, r9, sl, fp, sp, pc}^
    4948:	stmiavs	r9!, {r3, r6, r9, sl, lr}^
    494c:	ldc2	7, cr15, [r2, #1020]	; 0x3fc
    4950:	ldmdavs	fp, {r1, r8, r9, fp, ip, pc}
    4954:			; <UNDEFINED> instruction: 0xf43f2b00
    4958:	strb	sl, [r5, -sp, asr #30]!
    495c:			; <UNDEFINED> instruction: 0x460b4878
    4960:	tstcs	r1, r5, lsl #4
    4964:			; <UNDEFINED> instruction: 0xf7fe4478
    4968:	strb	lr, [fp], r2, lsl #20
    496c:	strbmi	r6, [r8], -r9, ror #16
    4970:			; <UNDEFINED> instruction: 0xf8cef7ff
    4974:	ldr	r7, [r1, -fp, lsr #24]!
    4978:	tsteq	r8, r4, lsl r1	; <UNPREDICTABLE>
    497c:	andeq	pc, pc, #4, 2
    4980:			; <UNDEFINED> instruction: 0x460abf58
    4984:	andeq	pc, r7, #34	; 0x22
    4988:			; <UNDEFINED> instruction: 0xf73f429a
    498c:	blmi	1b70408 <_ZdlPv@@Base+0x1b64b44>
    4990:	svcmi	0x006d4614
    4994:	movwls	r4, #21627	; 0x547b
    4998:	ldrbtmi	r4, [pc], #-2924	; 49a0 <__printf_chk@plt+0x1b10>
    499c:	movwls	r4, #25723	; 0x647b
    49a0:	ldmdavs	fp!, {r0, r1, r2, r5, sp, lr, pc}
    49a4:	ldrdne	pc, [r0], -sl
    49a8:			; <UNDEFINED> instruction: 0xf8d9b99b
    49ac:	orrlt	r3, r3, r8, lsr r0
    49b0:	blcs	1eba4 <_ZdlPv@@Base+0x132e0>
    49b4:	ldmvs	fp!, {r3, r4, r6, r8, ip, lr, pc}
    49b8:	suble	r2, lr, r0, lsl #22
    49bc:	stmdals	r6, {r0, r1, r3, r9, sl, lr}
    49c0:	tstcs	r1, r5, lsl #4
    49c4:	ldmib	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    49c8:	ldrdne	pc, [r0], -sl
    49cc:			; <UNDEFINED> instruction: 0xf8c92300
    49d0:	andcs	r3, r9, r8, lsr r0
    49d4:	stmib	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    49d8:	tsteq	r8, r4, lsl r1	; <UNPREDICTABLE>
    49dc:	andeq	pc, pc, #4, 2
    49e0:	svclt	0x005868ab
    49e4:			; <UNDEFINED> instruction: 0xf022460a
    49e8:	addsmi	r0, r3, #1879048192	; 0x70000000
    49ec:	mcrge	6, 3, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    49f0:			; <UNDEFINED> instruction: 0xf8d94614
    49f4:	blcs	10afc <_ZdlPv@@Base+0x5238>
    49f8:	stmdavs	r9!, {r0, r1, r4, r6, r7, ip, lr, pc}^
    49fc:			; <UNDEFINED> instruction: 0xf7ff4648
    4a00:			; <UNDEFINED> instruction: 0xf8daf887
    4a04:	strb	r1, [r4, r0]!
    4a08:	ldrle	r0, [ip], #1946	; 0x79a
    4a0c:	ldrsbtcc	pc, [ip], -r9	; <UNPREDICTABLE>
    4a10:			; <UNDEFINED> instruction: 0xf43f2b00
    4a14:			; <UNDEFINED> instruction: 0xf8daaeef
    4a18:	andcs	r3, r5, #0
    4a1c:	tstcs	r1, r4, lsl #16
    4a20:	stmib	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4a24:			; <UNDEFINED> instruction: 0xf8c92300
    4a28:			; <UNDEFINED> instruction: 0xe791303c
    4a2c:			; <UNDEFINED> instruction: 0xf0017c31
    4a30:	svccs	0x0004070c
    4a34:	svcge	0x0069f47f
    4a38:			; <UNDEFINED> instruction: 0xf85b4b45
    4a3c:	ldmdavs	fp, {r0, r1, ip, sp}
    4a40:	eorsle	r2, ip, r0, lsl #22
    4a44:	bmi	10c8e98 <_ZdlPv@@Base+0x10bd5d4>
    4a48:	movweq	pc, #49155	; 0xc003	; <UNPREDICTABLE>
    4a4c:	bl	d5c3c <_ZdlPv@@Base+0xca378>
    4a50:			; <UNDEFINED> instruction: 0xf8521391
    4a54:	rscsvs	r3, r3, r3, lsr #32
    4a58:	strmi	lr, [fp], -r6, ror #14
    4a5c:	andcs	r9, r5, #327680	; 0x50000
    4a60:			; <UNDEFINED> instruction: 0xf7fe2101
    4a64:	str	lr, [pc, r4, lsl #19]!
    4a68:			; <UNDEFINED> instruction: 0x460b483b
    4a6c:	tstcs	r1, r5, lsl #4
    4a70:			; <UNDEFINED> instruction: 0xf7fe4478
    4a74:			; <UNDEFINED> instruction: 0xe7a7e97c
    4a78:	andcs	r4, r5, #56, 16	; 0x380000
    4a7c:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    4a80:	ldmdb	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4a84:	ldmdami	r6!, {r1, r2, r5, r7, r9, sl, sp, lr, pc}
    4a88:	tstcs	r1, r5, lsl #4
    4a8c:			; <UNDEFINED> instruction: 0xf7fe4478
    4a90:	ldr	lr, [pc], lr, ror #18
    4a94:			; <UNDEFINED> instruction: 0xf64f4b33
    4a98:	stmib	r9, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp, lr}^
    4a9c:	ldrbtmi	r5, [fp], #-1294	; 0xfffffaf2
    4aa0:	eorscs	pc, r4, r9, lsr #17
    4aa4:	blcs	1eb18 <_ZdlPv@@Base+0x13254>
    4aa8:	mrcge	4, 7, APSR_nzcv, cr3, cr15, {3}
    4aac:	ldrhtcc	pc, [r4], -r9	; <UNPREDICTABLE>
    4ab0:			; <UNDEFINED> instruction: 0xf47f3301
    4ab4:	strbt	sl, [ip], r6, ror #29
    4ab8:	rscsvs	r6, r3, fp, ror #17
    4abc:			; <UNDEFINED> instruction: 0x232be734
    4ac0:			; <UNDEFINED> instruction: 0xe73160f3
    4ac4:	stmdami	r9!, {r3, r5, r8, r9, fp, lr}
    4ac8:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    4acc:			; <UNDEFINED> instruction: 0x461a4478
    4ad0:			; <UNDEFINED> instruction: 0xf0034619
    4ad4:	ldmdavs	r5!, {r0, r1, r3, r4, r5, r7, fp, ip, sp, lr, pc}
    4ad8:	blmi	23e168 <_ZdlPv@@Base+0x2328a4>
    4adc:			; <UNDEFINED> instruction: 0xf85b200c
    4ae0:	ldmdavs	r9, {r0, r1, ip, sp}
    4ae4:	ldc	0, cr11, [sp], #36	; 0x24
    4ae8:	pop	{r1, r8, r9, fp, pc}
    4aec:			; <UNDEFINED> instruction: 0xf7fe4ff0
    4af0:	svclt	0x0000b8f1
    4af4:	andeq	ip, r1, lr, asr #16
    4af8:	andeq	r0, r0, r0, lsl #2
    4afc:	andeq	r0, r0, r4, ror r1
    4b00:	strdeq	r9, [r0], -r0
    4b04:	andeq	sp, r1, r6, ror #16
    4b08:	andeq	sp, r1, r6, lsr r8
    4b0c:			; <UNDEFINED> instruction: 0x000094b6
    4b10:	andeq	sp, r1, sl, lsl #16
    4b14:	andeq	r9, r0, r4, ror r4
    4b18:	muleq	r1, r2, r7
    4b1c:	andeq	sp, r1, r8, lsr #14
    4b20:	andeq	r9, r0, r6, ror r3
    4b24:	andeq	sp, r1, r4, ror #13
    4b28:	andeq	r0, r0, r4, ror #2
    4b2c:	andeq	sp, r1, ip, asr r6
    4b30:	andeq	r9, r0, ip, asr r2
    4b34:	andeq	sp, r1, r4, lsl r6
    4b38:	andeq	r8, r0, r6, lsr #31
    4b3c:	andeq	ip, r1, r6, ror #13
    4b40:	ldrdeq	r9, [r0], -r8
    4b44:			; <UNDEFINED> instruction: 0x000091b8
    4b48:	andeq	sp, r1, lr, lsr #10
    4b4c:	andeq	r9, r0, r8, lsr #3
    4b50:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    4b54:	muleq	r0, r8, r1
    4b58:	andeq	r9, r0, ip, asr #1
    4b5c:	andeq	r9, r0, lr, asr #1
    4b60:	strheq	r9, [r0], -r0
    4b64:	andeq	sp, r1, sl, lsr #8
    4b68:	andeq	r0, r0, ip, asr #2
    4b6c:	andeq	r9, r0, r8, lsr #32
    4b70:	subscs	fp, r0, r0, lsl r5
    4b74:	cdp2	0, 8, cr15, cr2, cr6, {0}
    4b78:			; <UNDEFINED> instruction: 0xf7fe4604
    4b7c:	qadd16mi	pc, r0, fp	; <UNPREDICTABLE>
    4b80:			; <UNDEFINED> instruction: 0x4620bd10
    4b84:	cdp2	0, 9, cr15, cr14, cr6, {0}
    4b88:	ldm	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4b8c:	svclt	0x00004770
    4b90:	cfstr32mi	mvfx11, [r9], {16}
    4b94:	ldrbtmi	r4, [ip], #-2313	; 0xfffff6f7
    4b98:	ldrbtmi	r4, [r9], #-2825	; 0xfffff4f7
    4b9c:	stmdavs	r2!, {r0, r3, fp, lr}
    4ba0:	bcc	55d88 <_ZdlPv@@Base+0x4a4c4>
    4ba4:	stmiapl	fp, {r1, r5, sp, lr}^
    4ba8:			; <UNDEFINED> instruction: 0x4619461a
    4bac:			; <UNDEFINED> instruction: 0xf876f003
    4bb0:	movwcc	r6, #6179	; 0x1823
    4bb4:	ldclt	0, cr6, [r0, #-140]	; 0xffffff74
    4bb8:	andeq	pc, r1, sl, asr r3	; <UNPREDICTABLE>
    4bbc:			; <UNDEFINED> instruction: 0x0001c2be
    4bc0:	andeq	r0, r0, ip, asr #2
    4bc4:	andeq	r9, r0, r0, lsr #1
    4bc8:			; <UNDEFINED> instruction: 0x4604b510
    4bcc:	andscs	r2, r0, r4, lsl #6
    4bd0:			; <UNDEFINED> instruction: 0xf7fe6023
    4bd4:	movwcs	lr, #2116	; 0x844
    4bd8:	andcc	lr, r1, r4, asr #19
    4bdc:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    4be0:			; <UNDEFINED> instruction: 0x4605b538
    4be4:			; <UNDEFINED> instruction: 0x460c4b11
    4be8:	cmnlt	r1, fp, ror r4
    4bec:	msrmi	SPSR_, #111	; 0x6f
    4bf0:	mlavs	r9, r9, r2, r4
    4bf4:			; <UNDEFINED> instruction: 0xf04fbf28
    4bf8:	movwle	r3, #61695	; 0xf0ff
    4bfc:	stmda	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4c00:	stmib	r5, {r8, r9, sp}^
    4c04:	strtmi	r3, [r8], -r1
    4c08:	bmi	2740f0 <_ZdlPv@@Base+0x26882c>
    4c0c:	ldmpl	fp, {r0, r3, fp, lr}
    4c10:			; <UNDEFINED> instruction: 0x461a4478
    4c14:			; <UNDEFINED> instruction: 0xf0034619
    4c18:	eorvs	pc, ip, r9, ror #16
    4c1c:			; <UNDEFINED> instruction: 0xf7fe00a0
    4c20:	movwcs	lr, #2078	; 0x81e
    4c24:	andcc	lr, r1, r5, asr #19
    4c28:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
    4c2c:	andeq	ip, r1, r0, ror r2
    4c30:	andeq	r0, r0, ip, asr #2
    4c34:	andeq	r9, r0, r4, asr r0
    4c38:			; <UNDEFINED> instruction: 0x4604b510
    4c3c:	smlabblt	r8, r0, r8, r6
    4c40:	ldmda	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4c44:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    4c48:	mvnsmi	lr, #737280	; 0xb4000
    4c4c:	ldmib	r0, {r2, r9, sl, lr}^
    4c50:	strmi	r0, [r9], r0, lsl #12
    4c54:	ldrdhi	pc, [r8], -r4
    4c58:	tstle	pc, #1610612744	; 0x60000008
    4c5c:			; <UNDEFINED> instruction: 0xf06f0043
    4c60:	addsmi	r4, r3, #96, 4
    4c64:	svclt	0x00346023
    4c68:			; <UNDEFINED> instruction: 0xf04f00c0
    4c6c:			; <UNDEFINED> instruction: 0xf7fd30ff
    4c70:	stmdavs	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
    4c74:	bl	216588 <_ZdlPv@@Base+0x20acc4>
    4c78:	svcne	0x00020786
    4c7c:			; <UNDEFINED> instruction: 0xb12e60a0
    4c80:	blpl	142dd4 <_ZdlPv@@Base+0x137510>
    4c84:			; <UNDEFINED> instruction: 0xf84242bb
    4c88:	mvnsle	r5, r4, lsl #30
    4c8c:	svceq	0x0000f1b8
    4c90:	strbmi	sp, [r0], -fp
    4c94:	ldmda	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4c98:	stmdavs	r1, {r2, r4, r6, r7, r8, fp, sp, lr, pc}
    4c9c:	eorls	pc, r6, r8, asr #16
    4ca0:	movwcc	r6, #6243	; 0x1863
    4ca4:	pop	{r0, r1, r5, r6, sp, lr}
    4ca8:			; <UNDEFINED> instruction: 0x468083f8
    4cac:	svclt	0x0000e7f6
    4cb0:			; <UNDEFINED> instruction: 0x4605b538
    4cb4:	strcs	r2, [r0], #-896	; 0xfffffc80
    4cb8:	vst4.8	{d22-d25}, [pc], r3
    4cbc:	rsbvs	r7, ip, r0
    4cc0:	svc	0x00ccf7fd
    4cc4:	tstvc	r0, r0, lsl #10	; <UNPREDICTABLE>
    4cc8:			; <UNDEFINED> instruction: 0xf8434603
    4ccc:	addsmi	r4, r9, #4, 22	; 0x1000
    4cd0:	strdvs	sp, [r8], fp	; <UNPREDICTABLE>
    4cd4:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
    4cd8:			; <UNDEFINED> instruction: 0x4604b510
    4cdc:	smlabblt	r8, r0, r8, r6
    4ce0:	stmda	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4ce4:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    4ce8:	mvnsmi	lr, #737280	; 0xb4000
    4cec:	ldmib	r0, {r0, r2, r9, sl, lr}^
    4cf0:	strmi	r0, [r9], r0, lsl #12
    4cf4:	ldrdhi	pc, [r8], -r5
    4cf8:			; <UNDEFINED> instruction: 0xd3294286
    4cfc:			; <UNDEFINED> instruction: 0xf06f0044
    4d00:	addsmi	r4, ip, #96, 6	; 0x80000001
    4d04:	svclt	0x0034602c
    4d08:			; <UNDEFINED> instruction: 0xf04f00c0
    4d0c:			; <UNDEFINED> instruction: 0xf7fd30ff
    4d10:	cdpne	15, 6, cr14, cr3, cr6, {5}
    4d14:	tstcs	r0, ip, asr pc
    4d18:	strle	r4, [r4], #-1538	; 0xfffff9fe
    4d1c:			; <UNDEFINED> instruction: 0xf8423b01
    4d20:	mrrcne	11, 0, r1, ip, cr4
    4d24:	stmdavs	lr!, {r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
    4d28:	strbmi	r1, [r3], -r2, lsl #30
    4d2c:	bl	21cfd4 <_ZdlPv@@Base+0x211710>
    4d30:	smlawblt	lr, r6, r7, r0
    4d34:	blmi	142e88 <_ZdlPv@@Base+0x1375c4>
    4d38:			; <UNDEFINED> instruction: 0xf84242bb
    4d3c:	mvnsle	r4, r4, lsl #30
    4d40:	svceq	0x0000f1b8
    4d44:	strbmi	sp, [r0], -sl
    4d48:	svc	0x00daf7fd
    4d4c:	stmdavs	r1, {r0, r2, r4, r6, r7, r8, fp, sp, lr, pc}
    4d50:	eorls	pc, r6, r8, asr #16
    4d54:	rsbvs	r3, lr, r1, lsl #12
    4d58:	mvnshi	lr, #12386304	; 0xbd0000
    4d5c:			; <UNDEFINED> instruction: 0xf8484680
    4d60:	strcc	r9, [r1], -r6, lsr #32
    4d64:	pop	{r1, r2, r3, r5, r6, sp, lr}
    4d68:	svclt	0x000083f8
    4d6c:			; <UNDEFINED> instruction: 0x4604b538
    4d70:	andcc	r6, r1, r0, asr #16
    4d74:	svc	0x0072f7fd
    4d78:	cmnlt	r5, r5, ror #16
    4d7c:	cdpne	8, 6, cr6, cr12, cr2, {5}
    4d80:	cdpne	4, 4, cr4, cr3, cr4, {0}
    4d84:			; <UNDEFINED> instruction: 0xf8523a04
    4d88:			; <UNDEFINED> instruction: 0xf8031f04
    4d8c:	adcmi	r1, r3, #1, 30
    4d90:	strmi	sp, [r5], #-505	; 0xfffffe07
    4d94:	eorvc	r2, fp, r0, lsl #6
    4d98:			; <UNDEFINED> instruction: 0x4605bd38
    4d9c:	eorvc	r2, fp, r0, lsl #6
    4da0:	svclt	0x0000bd38
    4da4:	subvs	r2, r3, r0, lsl #6
    4da8:	svclt	0x00004770
    4dac:	rsbsvc	pc, sl, r0, asr #11
    4db0:	bicspl	pc, r3, #68, 12	; 0x4400000
    4db4:	msreq	SPSR_x, #268435468	; 0x1000000c
    4db8:	blx	fe8c5dc2 <_ZdlPv@@Base+0xfe8ba4fe>
    4dbc:	stmibeq	r0, {ip, sp}
    4dc0:	svclt	0x00004770
    4dc4:	ldrlt	r4, [r0, #-2836]	; 0xfffff4ec
    4dc8:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
    4dcc:	smlalbblt	r6, r4, r4, r9
    4dd0:			; <UNDEFINED> instruction: 0xf0024620
    4dd4:			; <UNDEFINED> instruction: 0x4620f8b5
    4dd8:	ldc2l	0, cr15, [r4, #-24]!	; 0xffffffe8
    4ddc:	ldrbtmi	r4, [fp], #-2831	; 0xfffff4f1
    4de0:	stmibvs	r4, {r3, r4, r6, fp, sp, lr}^
    4de4:			; <UNDEFINED> instruction: 0x4620b174
    4de8:			; <UNDEFINED> instruction: 0xf8aaf002
    4dec:			; <UNDEFINED> instruction: 0xf0064620
    4df0:	blmi	30439c <_ZdlPv@@Base+0x2f8ad8>
    4df4:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
    4df8:	blmi	2b3280 <_ZdlPv@@Base+0x2a79bc>
    4dfc:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    4e00:	ldclt	0, cr6, [r0, #-360]	; 0xfffffe98
    4e04:	ldc2l	0, cr15, [lr, #-24]	; 0xffffffe8
    4e08:			; <UNDEFINED> instruction: 0x4620e7f7
    4e0c:	ldc2l	0, cr15, [sl, #-24]	; 0xffffffe8
    4e10:	svc	0x005af7fd
    4e14:	svclt	0x0000e7f9
    4e18:	andeq	pc, r1, r8, lsr #2
    4e1c:	andeq	pc, r1, r2, lsl r1	; <UNPREDICTABLE>
    4e20:	strdeq	pc, [r1], -ip
    4e24:	strdeq	pc, [r1], -r2
    4e28:			; <UNDEFINED> instruction: 0x46014a12
    4e2c:	ldrlt	r4, [r0, #-2834]!	; 0xfffff4ee
    4e30:	addlt	r4, r7, sl, ror r4
    4e34:	ldmpl	r3, {r0, r4, sl, fp, lr}^
    4e38:	ldrbtmi	r4, [ip], #-1645	; 0xfffff993
    4e3c:	ldmdavs	fp, {r3, r5, r9, sl, lr}
    4e40:			; <UNDEFINED> instruction: 0xf04f9305
    4e44:			; <UNDEFINED> instruction: 0xf0020300
    4e48:	bmi	3844bc <_ZdlPv@@Base+0x378bf8>
    4e4c:	stmdami	sp, {r0, r1, r5, r9, sl, lr}
    4e50:	stmiapl	r3!, {r0, r3, r5, r9, sl, lr}
    4e54:			; <UNDEFINED> instruction: 0x461a4478
    4e58:			; <UNDEFINED> instruction: 0xff48f002
    4e5c:	blmi	19768c <_ZdlPv@@Base+0x18bdc8>
    4e60:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4e64:	blls	15eed4 <_ZdlPv@@Base+0x153610>
    4e68:	qaddle	r4, sl, r1
    4e6c:	ldclt	0, cr11, [r0, #-28]!	; 0xffffffe4
    4e70:	svc	0x0024f7fd
    4e74:	andeq	ip, r1, r8, lsr #32
    4e78:	strdeq	r0, [r0], -ip
    4e7c:	andeq	ip, r1, lr, lsl r0
    4e80:	andeq	r0, r0, ip, asr #2
    4e84:	andeq	r8, r0, r0, asr #28
    4e88:	strdeq	fp, [r1], -r8
    4e8c:	cfstr32mi	mvfx11, [pc, #-448]	; 4cd4 <__printf_chk@plt+0x1e44>
    4e90:	ldrbtmi	r4, [sp], #-3599	; 0xfffff1f1
    4e94:	and	r4, r3, lr, ror r4
    4e98:	andle	r1, ip, r3, asr #24
    4e9c:	tstle	r8, r9, lsl #16
    4ea0:			; <UNDEFINED> instruction: 0xf7fd68a8
    4ea4:	stmdacs	sl, {r1, r2, r5, r8, r9, sl, fp, sp, lr, pc}
    4ea8:	andle	r4, r4, r4, lsl #12
    4eac:	stmdacs	r0!, {r2, r4, r5, r6, r7, r8, sl, fp, ip, lr, pc}
    4eb0:			; <UNDEFINED> instruction: 0x4620d0f6
    4eb4:	blmi	1f447c <_ZdlPv@@Base+0x1e8bb8>
    4eb8:	ldmpl	r3!, {r0, r1, r2, fp, lr}^
    4ebc:			; <UNDEFINED> instruction: 0x461a4478
    4ec0:			; <UNDEFINED> instruction: 0xf0024619
    4ec4:	strtmi	pc, [r0], -r3, asr #29
    4ec8:	svclt	0x0000bd70
    4ecc:	andeq	pc, r1, lr, asr r0	; <UNPREDICTABLE>
    4ed0:	andeq	fp, r1, r4, asr #31
    4ed4:	andeq	r0, r0, ip, asr #2
    4ed8:	andeq	r8, r0, r8, lsl #28
    4edc:	blmi	bd779c <_ZdlPv@@Base+0xbcbed8>
    4ee0:	ldrbtmi	fp, [sl], #-1520	; 0xfffffa10
    4ee4:	svcmi	0x002eb085
    4ee8:			; <UNDEFINED> instruction: 0x466c58d3
    4eec:			; <UNDEFINED> instruction: 0x4620447f
    4ef0:	movwls	r6, #14363	; 0x381b
    4ef4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4ef8:	mrc2	7, 6, pc, cr10, cr15, {7}
    4efc:			; <UNDEFINED> instruction: 0xffc6f7ff
    4f00:	cdpmi	13, 2, cr4, cr9, cr8, {1}
    4f04:	ldrbtmi	r4, [lr], #-1149	; 0xfffffb83
    4f08:	strtmi	lr, [r0], -r5
    4f0c:	mcr2	7, 7, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    4f10:			; <UNDEFINED> instruction: 0xf7fd68b0
    4f14:	mcrrne	14, 14, lr, r3, cr14
    4f18:	eorle	r4, r0, r1, lsl #12
    4f1c:	mvnsle	r2, sl, lsl #16
    4f20:	stmiavs	r8!, {r0, r1, r3, r5, fp, sp, lr}
    4f24:	eorvs	r3, fp, r1, lsl #6
    4f28:	mcr	7, 7, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
    4f2c:	strmi	r2, [r3], -fp, lsr #16
    4f30:	tstcs	sl, r4, lsl #2
    4f34:			; <UNDEFINED> instruction: 0xf7ff4620
    4f38:	ubfx	pc, r7, #29, #10
    4f3c:	andle	r3, lr, r1, lsl #6
    4f40:	ldrbtmi	r4, [fp], #-2842	; 0xfffff4e6
    4f44:			; <UNDEFINED> instruction: 0xf7fd6899
    4f48:			; <UNDEFINED> instruction: 0x3001eeb4
    4f4c:	blmi	639370 <_ZdlPv@@Base+0x62daac>
    4f50:	ldmpl	fp!, {r3, r4, fp, lr}^
    4f54:			; <UNDEFINED> instruction: 0x461a4478
    4f58:			; <UNDEFINED> instruction: 0xf0024619
    4f5c:	strtmi	pc, [r0], -r7, asr #29
    4f60:			; <UNDEFINED> instruction: 0xff04f7ff
    4f64:	strmi	r9, [r4], -r2, lsl #22
    4f68:			; <UNDEFINED> instruction: 0x4618b113
    4f6c:	mcr	7, 6, pc, cr8, cr13, {7}	; <UNPREDICTABLE>
    4f70:	blmi	2977bc <_ZdlPv@@Base+0x28bef8>
    4f74:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4f78:	blls	defe8 <_ZdlPv@@Base+0xd3724>
    4f7c:	qaddle	r4, sl, r2
    4f80:	andlt	r4, r5, r0, lsr #12
    4f84:			; <UNDEFINED> instruction: 0xf7fdbdf0
    4f88:	stmdals	r2, {r1, r3, r4, r7, r9, sl, fp, sp, lr, pc}
    4f8c:			; <UNDEFINED> instruction: 0xf7fdb108
    4f90:			; <UNDEFINED> instruction: 0xf7fdeeb8
    4f94:	svclt	0x0000ee9a
    4f98:	andeq	fp, r1, r6, ror pc
    4f9c:	strdeq	r0, [r0], -ip
    4fa0:	andeq	fp, r1, ip, ror #30
    4fa4:	andeq	lr, r1, ip, ror #31
    4fa8:	andeq	lr, r1, sl, ror #31
    4fac:	andeq	lr, r1, lr, lsr #31
    4fb0:	andeq	r0, r0, ip, asr #2
    4fb4:	andeq	r8, r0, r4, lsl #27
    4fb8:	andeq	fp, r1, r4, ror #29
    4fbc:	blmi	11978d8 <_ZdlPv@@Base+0x118c014>
    4fc0:	mvnsmi	lr, sp, lsr #18
    4fc4:	addlt	r4, r4, sl, ror r4
    4fc8:	ldmpl	r3, {r2, r6, r8, r9, sl, fp, lr}^
    4fcc:	ldrbtmi	r4, [pc], #-1768	; 4fd4 <__printf_chk@plt+0x2144>
    4fd0:	ldmdavs	fp, {r6, r9, sl, lr}
    4fd4:			; <UNDEFINED> instruction: 0xf04f9303
    4fd8:			; <UNDEFINED> instruction: 0xf7ff0300
    4fdc:			; <UNDEFINED> instruction: 0xf7fffe69
    4fe0:	stmdacs	sp!, {r0, r2, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    4fe4:	rsble	r4, r2, r4, lsl #12
    4fe8:	ldreq	pc, [r0, #-420]!	; 0xfffffe5c
    4fec:	ldmdale	r5, {r0, r3, r8, sl, fp, sp}^
    4ff0:	ldrbtmi	r4, [lr], #-3643	; 0xfffff1c5
    4ff4:	strtmi	lr, [r1], -r9
    4ff8:			; <UNDEFINED> instruction: 0xf7ff4640
    4ffc:	ldmvs	r0!, {r0, r2, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    5000:	mrc	7, 3, APSR_nzcv, cr6, cr13, {7}
    5004:	ldreq	pc, [r0, #-416]!	; 0xfffffe60
    5008:	stccs	6, cr4, [r9, #-16]
    500c:			; <UNDEFINED> instruction: 0x1c63d9f3
    5010:			; <UNDEFINED> instruction: 0x4640d133
    5014:	mcr2	7, 5, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    5018:			; <UNDEFINED> instruction: 0xf7fd4605
    501c:	smlattcs	r0, ip, lr, lr
    5020:	strmi	r2, [r4], -sl, lsl #4
    5024:	strtmi	r6, [r8], -r1
    5028:	stcl	7, cr15, [ip, #1012]!	; 0x3f4
    502c:			; <UNDEFINED> instruction: 0xf1a06822
    5030:	strmi	r4, [r4], -r0, lsl #6
    5034:			; <UNDEFINED> instruction: 0xf383fab3
    5038:	bcs	75ac <__printf_chk@plt+0x471c>
    503c:	movwcs	fp, #7960	; 0x1f18
    5040:	blmi	a31554 <_ZdlPv@@Base+0xa25c90>
    5044:	ldmpl	fp!, {r3, r5, fp, lr}^
    5048:			; <UNDEFINED> instruction: 0x461a4478
    504c:			; <UNDEFINED> instruction: 0xf0024619
    5050:	strcs	pc, [r0], #-3581	; 0xfffff203
    5054:			; <UNDEFINED> instruction: 0xf7fd4628
    5058:	stmdals	r2, {r2, r4, r6, r9, sl, fp, sp, lr, pc}
    505c:			; <UNDEFINED> instruction: 0xf7fdb108
    5060:	bmi	8c09a8 <_ZdlPv@@Base+0x8b50e4>
    5064:	ldrbtmi	r4, [sl], #-2844	; 0xfffff4e4
    5068:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    506c:	subsmi	r9, sl, r3, lsl #22
    5070:	strtmi	sp, [r0], -r8, lsr #2
    5074:	pop	{r2, ip, sp, pc}
    5078:	blmi	765840 <_ZdlPv@@Base+0x759f7c>
    507c:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
    5080:			; <UNDEFINED> instruction: 0xf7fd6899
    5084:	andcc	lr, r1, r6, lsl lr
    5088:	blmi	5b979c <_ZdlPv@@Base+0x5aded8>
    508c:	ldmpl	fp!, {r0, r3, r4, fp, lr}^
    5090:			; <UNDEFINED> instruction: 0x461a4478
    5094:			; <UNDEFINED> instruction: 0xf0024619
    5098:	ldr	pc, [sl, r9, lsr #28]!
    509c:	ldmdami	r6, {r0, r4, r8, r9, fp, lr}
    50a0:	ldrbtmi	r5, [r8], #-2299	; 0xfffff705
    50a4:			; <UNDEFINED> instruction: 0x4619461a
    50a8:	cdp2	0, 2, cr15, cr0, cr2, {0}
    50ac:	strmi	lr, [r1], -r0, lsr #15
    50b0:			; <UNDEFINED> instruction: 0xf7ff4640
    50b4:	blmi	484920 <_ZdlPv@@Base+0x47905c>
    50b8:	ldmvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    50bc:	mrc	7, 0, APSR_nzcv, cr8, cr13, {7}
    50c0:	ldr	r4, [r1, r4, lsl #12]
    50c4:	ldcl	7, cr15, [sl, #1012]!	; 0x3f4
    50c8:	tstlt	r8, r2, lsl #16
    50cc:	mrc	7, 0, APSR_nzcv, cr8, cr13, {7}
    50d0:	ldcl	7, cr15, [sl, #1012]!	; 0x3f4
    50d4:	muleq	r1, r4, lr
    50d8:	strdeq	r0, [r0], -ip
    50dc:	andeq	fp, r1, sl, lsl #29
    50e0:	strdeq	lr, [r1], -lr	; <UNPREDICTABLE>
    50e4:	andeq	r0, r0, ip, asr #2
    50e8:	andeq	r8, r0, r8, asr #25
    50ec:	strdeq	fp, [r1], -r2
    50f0:	andeq	lr, r1, r2, ror lr
    50f4:	andeq	r8, r0, r8, asr #24
    50f8:	andeq	r8, r0, r2, asr ip
    50fc:	andeq	lr, r1, r8, lsr lr
    5100:			; <UNDEFINED> instruction: 0xf7ffb508
    5104:	blmi	244e78 <_ZdlPv@@Base+0x2395b4>
    5108:			; <UNDEFINED> instruction: 0xf5b0447b
    510c:	stmdale	r0, {r7, r8, r9, sl, fp, ip, sp}
    5110:	bmi	1b4538 <_ZdlPv@@Base+0x1a8c74>
    5114:	ldmpl	fp, {r1, r2, fp, lr}
    5118:			; <UNDEFINED> instruction: 0x461a4478
    511c:			; <UNDEFINED> instruction: 0xf0024619
    5120:	mulcs	r0, r5, sp
    5124:	svclt	0x0000bd08
    5128:	andeq	fp, r1, r0, asr sp
    512c:	andeq	r0, r0, ip, asr #2
    5130:	andeq	r8, r0, r4, lsl ip
    5134:	blmi	a579dc <_ZdlPv@@Base+0xa4c118>
    5138:	ldrbtmi	fp, [sl], #-1392	; 0xfffffa90
    513c:	stcmi	0, cr11, [r8, #-528]!	; 0xfffffdf0
    5140:			; <UNDEFINED> instruction: 0x466c58d3
    5144:			; <UNDEFINED> instruction: 0x4620447d
    5148:	movwls	r6, #14363	; 0x381b
    514c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5150:	stc2	7, cr15, [lr, #1020]!	; 0x3fc
    5154:	mrc2	7, 4, pc, cr10, cr15, {7}
    5158:	stmdacs	r0!, {r1, r5, r9, sl, fp, lr}
    515c:	andle	r4, lr, lr, ror r4
    5160:	andle	r2, ip, r9, lsl #16
    5164:	andle	r2, sl, sl, lsl #16
    5168:	andle	r1, pc, r3, asr #24
    516c:	strtmi	r4, [r0], -r1, lsl #12
    5170:	ldc2	7, cr15, [sl, #1020]!	; 0x3fc
    5174:			; <UNDEFINED> instruction: 0xf7fd68b0
    5178:	stmdacs	r0!, {r2, r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}
    517c:	blmi	6b9944 <_ZdlPv@@Base+0x6ae080>
    5180:	ldmvs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    5184:	ldc	7, cr15, [r4, #1012]	; 0x3f4
    5188:	andsle	r3, r3, r1
    518c:			; <UNDEFINED> instruction: 0xf7ff4620
    5190:	blls	c494c <_ZdlPv@@Base+0xb9088>
    5194:	tstlt	r3, r4, lsl #12
    5198:			; <UNDEFINED> instruction: 0xf7fd4618
    519c:	bmi	50086c <_ZdlPv@@Base+0x4f4fa8>
    51a0:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
    51a4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    51a8:	subsmi	r9, sl, r3, lsl #22
    51ac:	strtmi	sp, [r0], -fp, lsl #2
    51b0:	ldcllt	0, cr11, [r0, #-16]!
    51b4:	stmdami	pc, {r1, r2, r3, r8, r9, fp, lr}	; <UNPREDICTABLE>
    51b8:	ldrbtmi	r5, [r8], #-2283	; 0xfffff715
    51bc:			; <UNDEFINED> instruction: 0x4619461a
    51c0:	ldc2	0, cr15, [r4, #8]
    51c4:			; <UNDEFINED> instruction: 0xf7fde7e2
    51c8:	stmdals	r2, {r1, r3, r4, r5, r6, r8, sl, fp, sp, lr, pc}
    51cc:			; <UNDEFINED> instruction: 0xf7fdb108
    51d0:			; <UNDEFINED> instruction: 0xf7fded98
    51d4:	svclt	0x0000ed7a
    51d8:	andeq	fp, r1, lr, lsl sp
    51dc:	strdeq	r0, [r0], -ip
    51e0:	andeq	fp, r1, r4, lsl sp
    51e4:	muleq	r1, r4, sp
    51e8:	andeq	lr, r1, r0, ror sp
    51ec:			; <UNDEFINED> instruction: 0x0001bcb6
    51f0:	andeq	r0, r0, ip, asr #2
    51f4:	andeq	r8, r0, lr, lsl fp
    51f8:	mvnsmi	lr, #737280	; 0xb4000
    51fc:	svcmi	0x00226846
    5200:	mvnslt	r4, pc, ror r4
    5204:	ldrdls	pc, [r4], pc	; <UNPREDICTABLE>
    5208:			; <UNDEFINED> instruction: 0xf8df4605
    520c:	ldrtmi	r8, [r3], -r4, lsl #1
    5210:	strcs	r4, [r0], #-1273	; 0xfffffb07
    5214:	strd	r4, [fp], -r8
    5218:			; <UNDEFINED> instruction: 0xf8d868aa
    521c:			; <UNDEFINED> instruction: 0xf8521004
    5220:	strcc	r0, [r2], #-36	; 0xffffffdc
    5224:	adcsmi	r6, r4, #9109504	; 0x8b0000
    5228:	addvs	r4, fp, r3, lsl #8
    522c:	stmdavs	fp!, {r2, r3, r9, ip, lr, pc}^
    5230:	mvnsle	r4, #156, 4	; 0xc0000009
    5234:			; <UNDEFINED> instruction: 0x46484b17
    5238:			; <UNDEFINED> instruction: 0x461a58fb
    523c:			; <UNDEFINED> instruction: 0xf0024619
    5240:	ubfx	pc, r5, #26, #10
    5244:	mvnshi	lr, #12386304	; 0xbd0000
    5248:	rscsle	r2, fp, r1, lsl #28
    524c:	ldrdls	pc, [r8], #-143	; 0xffffff71
    5250:			; <UNDEFINED> instruction: 0xf8df2401
    5254:	ldrbtmi	r8, [r9], #72	; 0x48
    5258:	strd	r4, [r9], -r8
    525c:	ldrdne	pc, [r4], -r8
    5260:	eoreq	pc, r4, r2, asr r8	; <UNPREDICTABLE>
    5264:	adcsmi	r3, r4, #33554432	; 0x2000000
    5268:	strmi	r6, [r3], #-2251	; 0xfffff735
    526c:	rscle	r6, r9, #203	; 0xcb
    5270:	adcmi	r6, r3, #7012352	; 0x6b0000
    5274:	blmi	1fb644 <_ZdlPv@@Base+0x1efd80>
    5278:	ldmpl	fp!, {r3, r6, r9, sl, lr}^
    527c:			; <UNDEFINED> instruction: 0x4619461a
    5280:	ldc2	0, cr15, [r4, #-8]!
    5284:	strb	r6, [r9, sl, lsr #17]!
    5288:	andeq	fp, r1, r8, asr ip
    528c:	andeq	r8, r0, r4, asr #22
    5290:	ldrdeq	lr, [r1], -ip
    5294:	andeq	r0, r0, ip, asr #2
    5298:	strdeq	r8, [r0], -lr
    529c:	muleq	r1, r8, ip
    52a0:			; <UNDEFINED> instruction: 0x4604b5f8
    52a4:	svcmi	0x00157803
    52a8:	ldrbtmi	r2, [pc], #-2861	; 52b0 <__printf_chk@plt+0x2420>
    52ac:	stmdavc	r3, {r0, r1, r2, r4, r8, ip, lr, pc}^
    52b0:			; <UNDEFINED> instruction: 0x4c13b9ab
    52b4:	ldrbtmi	r2, [ip], #-1297	; 0xfffffaef
    52b8:	ldrbtmi	r4, [fp], #-2834	; 0xfffff4ee
    52bc:	ldrdlt	r6, [r8, -r8]
    52c0:	stc	7, cr15, [r8], #1012	; 0x3f4
    52c4:	cfmsub32mi	mvax1, mvfx4, mvfx0, mvfx8
    52c8:	stcl	7, cr15, [r2, #-1012]!	; 0xfffffc0c
    52cc:	rscsvs	r4, r0, lr, ror r4
    52d0:			; <UNDEFINED> instruction: 0x462ab150
    52d4:	pop	{r0, r5, r9, sl, lr}
    52d8:			; <UNDEFINED> instruction: 0xf7fd40f8
    52dc:			; <UNDEFINED> instruction: 0x4620bd97
    52e0:	ldcl	7, cr15, [ip, #-1012]	; 0xfffffc0c
    52e4:	strb	r1, [r7, r5, asr #24]!
    52e8:	stmdami	r9, {r3, r8, r9, fp, lr}
    52ec:	ldrbtmi	r5, [r8], #-2299	; 0xfffff705
    52f0:			; <UNDEFINED> instruction: 0x4619461a
    52f4:	ldc2l	0, cr15, [sl], #8
    52f8:			; <UNDEFINED> instruction: 0xe7ea68f0
    52fc:	andeq	fp, r1, lr, lsr #23
    5300:			; <UNDEFINED> instruction: 0x00008ab2
    5304:	andeq	lr, r1, r6, lsr ip
    5308:	andeq	lr, r1, r4, lsr #24
    530c:	andeq	r0, r0, ip, asr #2
    5310:	andeq	r8, r0, lr, lsl #21
    5314:			; <UNDEFINED> instruction: 0x4604b5f8
    5318:	svcmi	0x00157803
    531c:	ldrbtmi	r2, [pc], #-2861	; 5324 <__printf_chk@plt+0x2494>
    5320:	stmdavc	r3, {r0, r1, r2, r4, r8, ip, lr, pc}^
    5324:			; <UNDEFINED> instruction: 0x4c13b9ab
    5328:	ldrbtmi	r2, [ip], #-1297	; 0xfffffaef
    532c:	ldrbtmi	r4, [fp], #-2834	; 0xfffff4ee
    5330:	tstlt	r8, r8, lsl r9
    5334:	stcl	7, cr15, [lr], #-1012	; 0xfffffc0c
    5338:	cfmsub32mi	mvax1, mvfx4, mvfx0, mvfx8
    533c:	stc	7, cr15, [r8, #-1012]!	; 0xfffffc0c
    5340:	teqvs	r0, lr, ror r4
    5344:			; <UNDEFINED> instruction: 0x462ab150
    5348:	pop	{r0, r5, r9, sl, lr}
    534c:			; <UNDEFINED> instruction: 0xf7fd40f8
    5350:			; <UNDEFINED> instruction: 0x4620bd5d
    5354:	stc	7, cr15, [r2, #-1012]!	; 0xfffffc0c
    5358:	strb	r1, [r7, r5, asr #24]!
    535c:	stmdami	r9, {r3, r8, r9, fp, lr}
    5360:	ldrbtmi	r5, [r8], #-2299	; 0xfffff705
    5364:			; <UNDEFINED> instruction: 0x4619461a
    5368:	stc2l	0, cr15, [r0], {2}
    536c:			; <UNDEFINED> instruction: 0xe7ea6930
    5370:	andeq	fp, r1, sl, lsr fp
    5374:	andeq	r8, r0, lr, lsr sl
    5378:	andeq	lr, r1, r2, asr #23
    537c:			; <UNDEFINED> instruction: 0x0001ebb0
    5380:	andeq	r0, r0, ip, asr #2
    5384:	andeq	r8, r0, sl, lsl sl
    5388:			; <UNDEFINED> instruction: 0x460ab530
    538c:	strmi	r4, [r1], -r6, lsl #24
    5390:	ldmdavs	r3, {r0, r1, r7, ip, sp, pc}^
    5394:	ldmvs	r2, {r2, r3, r4, r5, r6, sl, lr}
    5398:	stmdavs	r5!, {r5, r6, r8, fp, sp, lr}^
    539c:	strls	r6, [r0, #-2052]	; 0xfffff7fc
    53a0:	strmi	r6, [r0, r4, ror #17]!
    53a4:	ldclt	0, cr11, [r0, #-12]!
    53a8:	andeq	lr, r1, ip, asr fp
    53ac:	cfstr32mi	mvfx11, [fp], {16}
    53b0:	stmiavs	r0!, {r2, r3, r4, r5, r6, sl, lr}
    53b4:	ldc	7, cr15, [ip], {253}	; 0xfd
    53b8:	tstle	r5, sl, lsl #16
    53bc:	stmiavs	r0!, {r0, r1, r2, sp, lr, pc}
    53c0:	ldc	7, cr15, [r6], {253}	; 0xfd
    53c4:	andle	r2, r2, sl, lsl #16
    53c8:	mvnsle	r3, r1
    53cc:	bmi	134814 <_ZdlPv@@Base+0x128f50>
    53d0:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}
    53d4:	andsvs	r3, r3, r1, lsl #6
    53d8:	svclt	0x0000bd10
    53dc:	andeq	lr, r1, r0, asr #22
    53e0:	andeq	lr, r1, r0, lsr #22
    53e4:	cfstr32mi	mvfx11, [r7], #-224	; 0xffffff20
    53e8:	ldrbtmi	r4, [ip], #-3367	; 0xfffff2d9
    53ec:	stmiavs	r0!, {r0, r2, r3, r4, r5, r6, sl, lr}
    53f0:	ldcl	7, cr15, [lr], #-1012	; 0xfffffc0c
    53f4:	movweq	pc, #37280	; 0x91a0	; <UNPREDICTABLE>
    53f8:	ldmdale	fp!, {r1, r3, r4, r8, r9, fp, sp}
    53fc:			; <UNDEFINED> instruction: 0xf852a202
    5400:	ldrmi	r3, [sl], #-35	; 0xffffffdd
    5404:	svclt	0x00004710
    5408:			; <UNDEFINED> instruction: 0xffffffe7
    540c:	andeq	r0, r0, r5, ror r0
    5410:	andeq	r0, r0, sp, rrx
    5414:	andeq	r0, r0, sp, rrx
    5418:	andeq	r0, r0, sp, rrx
    541c:	andeq	r0, r0, sp, rrx
    5420:	andeq	r0, r0, sp, rrx
    5424:	andeq	r0, r0, sp, rrx
    5428:	andeq	r0, r0, sp, rrx
    542c:	andeq	r0, r0, sp, rrx
    5430:	andeq	r0, r0, sp, rrx
    5434:	andeq	r0, r0, sp, rrx
    5438:	andeq	r0, r0, sp, rrx
    543c:	andeq	r0, r0, sp, rrx
    5440:	andeq	r0, r0, sp, rrx
    5444:	andeq	r0, r0, sp, rrx
    5448:	andeq	r0, r0, sp, rrx
    544c:	andeq	r0, r0, sp, rrx
    5450:	andeq	r0, r0, sp, rrx
    5454:	andeq	r0, r0, sp, rrx
    5458:	andeq	r0, r0, sp, rrx
    545c:	andeq	r0, r0, sp, rrx
    5460:	andeq	r0, r0, sp, rrx
    5464:			; <UNDEFINED> instruction: 0xffffffe7
    5468:	andeq	r0, r0, sp, rrx
    546c:	andeq	r0, r0, sp, rrx
    5470:	andeq	r0, r0, pc, rrx
    5474:			; <UNDEFINED> instruction: 0xf7ffbd38
    5478:			; <UNDEFINED> instruction: 0xe7b8ff99
    547c:	movwcc	r6, #6187	; 0x182b
    5480:	ldr	r6, [r4, fp, lsr #32]!
    5484:	andeq	lr, r1, r6, lsl #22
    5488:	andeq	lr, r1, r4, lsl #22
    548c:	cfldr32mi	mvfx11, [r0], {16}
    5490:	stmiavs	r0!, {r2, r3, r4, r5, r6, sl, lr}
    5494:	stc	7, cr15, [ip], #-1012	; 0xfffffc0c
    5498:	svclt	0x00182820
    549c:	rscsle	r2, r8, r9, lsl #16
    54a0:	andle	r2, sp, sl, lsl #16
    54a4:	andle	r2, r7, r3, lsr #16
    54a8:	andle	r3, r3, r1
    54ac:			; <UNDEFINED> instruction: 0xff7ef7ff
    54b0:	ldclt	0, cr2, [r0, #-0]
    54b4:	ldclt	0, cr2, [r0, #-4]
    54b8:			; <UNDEFINED> instruction: 0xff78f7ff
    54bc:	ldclt	0, cr2, [r0, #-4]
    54c0:	andcs	r4, r1, r4, lsl #20
    54c4:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}
    54c8:	andsvs	r4, r3, r3, lsl #8
    54cc:	svclt	0x0000bd10
    54d0:	andeq	lr, r1, r0, ror #20
    54d4:	andeq	lr, r1, ip, lsr #20
    54d8:	ldrblt	r4, [r0, #-2838]!	; 0xfffff4ea
    54dc:			; <UNDEFINED> instruction: 0x4605447b
    54e0:			; <UNDEFINED> instruction: 0x200cb1b0
    54e4:			; <UNDEFINED> instruction: 0xf9caf006
    54e8:	strmi	r4, [r6], -r9, lsr #12
    54ec:	blx	1e434f2 <_ZdlPv@@Base+0x1e37c2e>
    54f0:	strcs	fp, [r0], #-333	; 0xfffffeb3
    54f4:	stc2l	7, cr15, [r2, #-1020]!	; 0xfffffc04
    54f8:	strmi	r3, [r1], -r1, lsl #8
    54fc:			; <UNDEFINED> instruction: 0xf7ff4630
    5500:	adcmi	pc, r5, #166912	; 0x28c00
    5504:			; <UNDEFINED> instruction: 0xf7ffd1f6
    5508:	cmplt	r0, r1, asr #31	; <UNPREDICTABLE>
    550c:	ldcllt	6, cr4, [r0, #-192]!	; 0xffffff40
    5510:	stmdami	sl, {r0, r3, r9, fp, lr}
    5514:	ldrbtmi	r5, [r8], #-2203	; 0xfffff765
    5518:			; <UNDEFINED> instruction: 0x4619461a
    551c:	blx	ff9c152e <_ZdlPv@@Base+0xff9b5c6a>
    5520:			; <UNDEFINED> instruction: 0xf7ffe7df
    5524:			; <UNDEFINED> instruction: 0x4630fb35
    5528:			; <UNDEFINED> instruction: 0x4630bd70
    552c:			; <UNDEFINED> instruction: 0xf9caf006
    5530:	bl	ff2c352c <_ZdlPv@@Base+0xff2b7c68>
    5534:	andeq	fp, r1, ip, ror r9
    5538:	andeq	r0, r0, ip, asr #2
    553c:	andeq	r8, r0, r6, lsl #17
    5540:			; <UNDEFINED> instruction: 0xf7ffb510
    5544:	blmi	2c53d8 <_ZdlPv@@Base+0x2b9b14>
    5548:	tstlt	r0, fp, ror r4
    554c:	stcmi	13, cr11, [r9], {16}
    5550:	ldrbtmi	r4, [ip], #-2569	; 0xfffff5f7
    5554:	stmdavs	r1!, {r0, r3, fp, lr}
    5558:	stmdbcc	r1, {r3, r4, r5, r6, sl, lr}
    555c:	ldmpl	fp, {r0, r5, sp, lr}
    5560:			; <UNDEFINED> instruction: 0x4619461a
    5564:	blx	1cc1576 <_ZdlPv@@Base+0x1cb5cb2>
    5568:	movwcc	r6, #6179	; 0x1823
    556c:	ldclt	0, cr6, [r0, #-140]	; 0xffffff74
    5570:	andeq	fp, r1, r0, lsl r9
    5574:	muleq	r1, lr, r9
    5578:	andeq	r0, r0, ip, asr #2
    557c:	andeq	r8, r0, r0, ror r8
    5580:			; <UNDEFINED> instruction: 0xf7ffb508
    5584:	smlabblt	r0, r3, pc, pc	; <UNPREDICTABLE>
    5588:	pop	{r3, r8, sl, fp, ip, sp, pc}
    558c:			; <UNDEFINED> instruction: 0xf7ff4008
    5590:	svclt	0x0000baff
    5594:			; <UNDEFINED> instruction: 0xf7ffb508
    5598:	tstlt	r0, r9, ror pc	; <UNPREDICTABLE>
    559c:	pop	{r3, r8, sl, fp, ip, sp, pc}
    55a0:			; <UNDEFINED> instruction: 0xf7ff4008
    55a4:	svclt	0x0000baf5
    55a8:	svclt	0x00f4f7ff
    55ac:	cfldr32mi	mvfx11, [r2], {112}	; 0x70
    55b0:	ldrbtmi	r4, [ip], #-3346	; 0xfffff2ee
    55b4:	stmiavs	r0!, {r0, r2, r3, r4, r5, r6, sl, lr}
    55b8:	bl	fe6c35b4 <_ZdlPv@@Base+0xfe6b7cf0>
    55bc:	tstle	r5, sl, lsl #16
    55c0:	stmiavs	r0!, {r0, r1, r2, sp, lr, pc}
    55c4:	bl	fe5435c0 <_ZdlPv@@Base+0xfe537cfc>
    55c8:	andle	r2, r2, sl, lsl #16
    55cc:	mvnsle	r3, r1
    55d0:	blmi	2f4b98 <_ZdlPv@@Base+0x2e92d4>
    55d4:	ldrbtmi	r2, [fp], #-10
    55d8:			; <UNDEFINED> instruction: 0xf7fd6899
    55dc:	andcc	lr, r1, sl, ror #22
    55e0:	blmi	239dc0 <_ZdlPv@@Base+0x22e4fc>
    55e4:	stmiapl	fp!, {r3, fp, lr}^
    55e8:	pop	{r3, r4, r5, r6, sl, lr}
    55ec:			; <UNDEFINED> instruction: 0x461a4070
    55f0:			; <UNDEFINED> instruction: 0xf0024619
    55f4:	svclt	0x0000bb7b
    55f8:	andeq	lr, r1, lr, lsr r9
    55fc:	andeq	fp, r1, r4, lsr #17
    5600:	andeq	lr, r1, sl, lsl r9
    5604:	andeq	r0, r0, ip, asr #2
    5608:	strdeq	r8, [r0], -r0
    560c:	blmi	fe598068 <_ZdlPv@@Base+0xfe58c7a4>
    5610:	svcmi	0x00f0e92d
    5614:	addlt	r4, r7, sl, ror r4
    5618:	subsls	pc, r0, #14614528	; 0xdf0000
    561c:	ldmpl	r3, {r1, r8, sl, fp, sp, pc}^
    5620:			; <UNDEFINED> instruction: 0x462844f9
    5624:	movwls	r6, #22555	; 0x581b
    5628:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    562c:	blx	1043632 <_ZdlPv@@Base+0x1037d6e>
    5630:	ldrbtmi	r4, [fp], #-2959	; 0xfffff471
    5634:			; <UNDEFINED> instruction: 0xf7fd6898
    5638:			; <UNDEFINED> instruction: 0x4604eb5c
    563c:			; <UNDEFINED> instruction: 0xf006200c
    5640:			; <UNDEFINED> instruction: 0x4607f91d
    5644:	andscs	r2, r0, r4, lsl #6
    5648:			; <UNDEFINED> instruction: 0xf7fd603b
    564c:			; <UNDEFINED> instruction: 0xf8dfeb08
    5650:	movwcs	r8, #548	; 0x224
    5654:	eorlt	pc, r0, #14614528	; 0xdf0000
    5658:	ldrbtmi	r4, [r8], #3720	; 0xe88
    565c:	ldrbtmi	r4, [fp], #2696	; 0xa88
    5660:	stmib	r7, {r1, r2, r3, r4, r5, r6, sl, lr}^
    5664:	ldrbtmi	r3, [sl], #-1
    5668:	sfmcs	f1, 1, [r0], #-0
    566c:	stccs	15, cr11, [r9], {24}
    5670:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5674:	tstle	r8, r3, lsl #6
    5678:	ldrdeq	pc, [r8], -r8
    567c:	bl	e43678 <_ZdlPv@@Base+0xe37db4>
    5680:	stccs	6, cr4, [r0], #-16
    5684:	stccs	15, cr11, [r9], {24}
    5688:	stccs	0, cr13, [sp], #-984	; 0xfffffc28
    568c:	rsb	sp, r1, r8, lsl #2
    5690:	strtmi	r4, [r8], -r1, lsr #12
    5694:	blx	a4369a <_ZdlPv@@Base+0xa37dd6>
    5698:			; <UNDEFINED> instruction: 0xf7fd68b0
    569c:	strmi	lr, [r4], -sl, lsr #22
    56a0:	teqeq	r0, #164, 2	; 0x29	; <UNPREDICTABLE>
    56a4:	ldmible	r3!, {r0, r3, r8, r9, fp, sp}^
    56a8:	blcs	2c2bc <_ZdlPv@@Base+0x209f8>
    56ac:	addshi	pc, lr, r0, asr #32
    56b0:	blcs	90c844 <_ZdlPv@@Base+0x900f80>
    56b4:	andge	sp, r2, #108, 16	; 0x6c0000
    56b8:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    56bc:			; <UNDEFINED> instruction: 0x4710441a
    56c0:	andeq	r0, r0, r3, ror #1
    56c4:	ldrdeq	r0, [r0], -r1
    56c8:	ldrdeq	r0, [r0], -r1
    56cc:	ldrdeq	r0, [r0], -r1
    56d0:	ldrdeq	r0, [r0], -r1
    56d4:	ldrdeq	r0, [r0], -r1
    56d8:	ldrdeq	r0, [r0], -r1
    56dc:	ldrdeq	r0, [r0], -r1
    56e0:	ldrdeq	r0, [r0], -r1
    56e4:	ldrdeq	r0, [r0], -r1
    56e8:			; <UNDEFINED> instruction: 0xffffffab
    56ec:	andeq	r0, r0, r9, lsl #2
    56f0:	ldrdeq	r0, [r0], -r1
    56f4:	ldrdeq	r0, [r0], -r1
    56f8:	ldrdeq	r0, [r0], -r1
    56fc:	ldrdeq	r0, [r0], -r1
    5700:	ldrdeq	r0, [r0], -r1
    5704:	ldrdeq	r0, [r0], -r1
    5708:	ldrdeq	r0, [r0], -r1
    570c:	ldrdeq	r0, [r0], -r1
    5710:	ldrdeq	r0, [r0], -r1
    5714:	ldrdeq	r0, [r0], -r1
    5718:	ldrdeq	r0, [r0], -r1
    571c:	ldrdeq	r0, [r0], -r1
    5720:	ldrdeq	r0, [r0], -r1
    5724:	ldrdeq	r0, [r0], -r1
    5728:	ldrdeq	r0, [r0], -r1
    572c:	ldrdeq	r0, [r0], -r1
    5730:	ldrdeq	r0, [r0], -r1
    5734:	ldrdeq	r0, [r0], -r1
    5738:	ldrdeq	r0, [r0], -r1
    573c:	ldrdeq	r0, [r0], -r1
    5740:	ldrdeq	r0, [r0], -r1
    5744:			; <UNDEFINED> instruction: 0xffffffab
    5748:	ldrdeq	r0, [r0], -r1
    574c:	ldrdeq	r0, [r0], -r1
    5750:	andeq	r0, r0, r3, lsl #2
    5754:	ldmvs	r8, {r8, r9, fp, ip, pc}
    5758:	b	ff2c3754 <_ZdlPv@@Base+0xff2b7e90>
    575c:	teqeq	r0, #160, 2	; 0x28	; <UNPREDICTABLE>
    5760:	blcs	257170 <_ZdlPv@@Base+0x24b8ac>
    5764:			; <UNDEFINED> instruction: 0xf1b0d96b
    5768:	strdle	r3, [pc], -pc	; <UNPREDICTABLE>
    576c:	ldrbtmi	r4, [fp], #-2885	; 0xfffff4bb
    5770:			; <UNDEFINED> instruction: 0xf7fd6899
    5774:	mulcc	r1, lr, sl
    5778:	blmi	10f9ba0 <_ZdlPv@@Base+0x10ee2dc>
    577c:			; <UNDEFINED> instruction: 0xf8594843
    5780:	ldrbtmi	r3, [r8], #-3
    5784:			; <UNDEFINED> instruction: 0x4619461a
    5788:	blx	fec41798 <_ZdlPv@@Base+0xfec35ed4>
    578c:	bllt	1aec3a0 <_ZdlPv@@Base+0x1ae0adc>
    5790:	ldmdami	pc!, {r0, r2, r3, r4, r5, r8, r9, fp, lr}	; <UNPREDICTABLE>
    5794:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    5798:			; <UNDEFINED> instruction: 0x461a4478
    579c:			; <UNDEFINED> instruction: 0xf0024619
    57a0:	stmdals	r4, {r0, r2, r4, r6, r9, fp, ip, sp, lr, pc}
    57a4:			; <UNDEFINED> instruction: 0xf7fdb108
    57a8:	bmi	ec0260 <_ZdlPv@@Base+0xeb499c>
    57ac:	ldrbtmi	r4, [sl], #-2862	; 0xfffff4d2
    57b0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    57b4:	subsmi	r9, sl, r5, lsl #22
    57b8:	ldrtmi	sp, [r8], -r7, asr #2
    57bc:	pop	{r0, r1, r2, ip, sp, pc}
    57c0:			; <UNDEFINED> instruction: 0xf7ff8ff0
    57c4:			; <UNDEFINED> instruction: 0xe7ecfef3
    57c8:	andcs	r4, sl, r3, lsr fp
    57cc:	ldmvs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    57d0:	b	1bc37cc <_ZdlPv@@Base+0x1bb7f08>
    57d4:	mvnle	r3, r1
    57d8:	ldmdami	r0!, {r0, r1, r3, r5, r8, r9, fp, lr}
    57dc:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    57e0:			; <UNDEFINED> instruction: 0x461a4478
    57e4:			; <UNDEFINED> instruction: 0xf0024619
    57e8:	ldrb	pc, [sl, r1, lsl #21]	; <UNPREDICTABLE>
    57ec:			; <UNDEFINED> instruction: 0xf7ff4628
    57f0:			; <UNDEFINED> instruction: 0x4682fabd
    57f4:	b	fffc37f0 <_ZdlPv@@Base+0xfffb7f2c>
    57f8:	andcs	r2, sl, #0, 2
    57fc:	andls	r6, r1, r1
    5800:			; <UNDEFINED> instruction: 0xf7fd4650
    5804:	blls	8000c <_ZdlPv@@Base+0x74748>
    5808:			; <UNDEFINED> instruction: 0xf1a0681a
    580c:	strmi	r4, [r1], -r0, lsl #6
    5810:			; <UNDEFINED> instruction: 0xf383fab3
    5814:	bcs	7d88 <__printf_chk@plt+0x4ef8>
    5818:	movwcs	fp, #7960	; 0x1f18
    581c:	blmi	6b1d30 <_ZdlPv@@Base+0x6a646c>
    5820:			; <UNDEFINED> instruction: 0xf8594658
    5824:	ldrmi	r3, [sl], -r3
    5828:			; <UNDEFINED> instruction: 0xf0024619
    582c:	tstcs	r0, pc, lsl #20	; <UNPREDICTABLE>
    5830:			; <UNDEFINED> instruction: 0xf7ff4638
    5834:	ldrbmi	pc, [r0], -r9, lsl #20	; <UNPREDICTABLE>
    5838:	b	18c3834 <_ZdlPv@@Base+0x18b7f70>
    583c:			; <UNDEFINED> instruction: 0x212de738
    5840:			; <UNDEFINED> instruction: 0xf7ff4628
    5844:			; <UNDEFINED> instruction: 0x4654fa51
    5848:			; <UNDEFINED> instruction: 0xf7fde72a
    584c:			; <UNDEFINED> instruction: 0x4638ea38
    5850:			; <UNDEFINED> instruction: 0xf838f006
    5854:	tstlt	r8, r4, lsl #16
    5858:	b	14c3854 <_ZdlPv@@Base+0x14b7f90>
    585c:	b	d43858 <_ZdlPv@@Base+0xd37f94>
    5860:	svclt	0x0000e7f8
    5864:	andeq	fp, r1, r4, asr #16
    5868:	strdeq	r0, [r0], -ip
    586c:	andeq	fp, r1, r8, lsr r8
    5870:			; <UNDEFINED> instruction: 0x0001e8be
    5874:	muleq	r1, r6, r8
    5878:	andeq	r8, r0, lr, ror r7
    587c:	muleq	r1, r0, r8
    5880:	andeq	lr, r1, sl, lsl #17
    5884:	andeq	lr, r1, r2, lsl #15
    5888:	andeq	r0, r0, ip, asr #2
    588c:	andeq	r8, r0, r6, asr r5
    5890:	andeq	r8, r0, ip, asr r5
    5894:	andeq	fp, r1, sl, lsr #13
    5898:	andeq	lr, r1, r4, lsr #14
    589c:	strdeq	r8, [r0], -r8	; <UNPREDICTABLE>
    58a0:			; <UNDEFINED> instruction: 0x4605b5f8
    58a4:	ldrbtmi	r4, [pc], #-3875	; 58ac <__printf_chk@plt+0x2a1c>
    58a8:	andcs	fp, ip, r0, asr #3
    58ac:			; <UNDEFINED> instruction: 0xffe6f005
    58b0:	strmi	r4, [r6], -r9, lsr #12
    58b4:			; <UNDEFINED> instruction: 0xf994f7ff
    58b8:	strcs	fp, [r0], #-349	; 0xfffffea3
    58bc:	blx	1fc38c2 <_ZdlPv@@Base+0x1fb7ffe>
    58c0:	strmi	r3, [r1], -r1, lsl #8
    58c4:			; <UNDEFINED> instruction: 0xf7ff4630
    58c8:	adcmi	pc, r5, #3129344	; 0x2fc000
    58cc:			; <UNDEFINED> instruction: 0x07ebd1f6
    58d0:			; <UNDEFINED> instruction: 0xf7ffd411
    58d4:	ldrsblt	pc, [r0, #-219]	; 0xffffff25	; <UNPREDICTABLE>
    58d8:	ldcllt	6, cr4, [r8, #192]!	; 0xc0
    58dc:	ldmdami	r7, {r1, r2, r4, r8, r9, fp, lr}
    58e0:	ldrbtmi	r5, [r8], #-2299	; 0xfffff705
    58e4:			; <UNDEFINED> instruction: 0x4619461a
    58e8:	blx	418f8 <_ZdlPv@@Base+0x36034>
    58ec:			; <UNDEFINED> instruction: 0xf7ffe7dd
    58f0:	ldrtmi	pc, [r0], -pc, asr #18	; <UNPREDICTABLE>
    58f4:			; <UNDEFINED> instruction: 0xf7ffbdf8
    58f8:	stmdavs	r3, {r0, r3, r7, r9, sl, fp, ip, sp, lr, pc}^
    58fc:	blcs	57114 <_ZdlPv@@Base+0x4b850>
    5900:	stmiavs	r0!, {r0, r1, r2, fp, ip, lr, pc}
    5904:			; <UNDEFINED> instruction: 0xf7fdb108
    5908:			; <UNDEFINED> instruction: 0x4620e9fc
    590c:			; <UNDEFINED> instruction: 0xffdaf005
    5910:	blmi	27f894 <_ZdlPv@@Base+0x273fd0>
    5914:	ldmpl	fp!, {r1, r3, fp, lr}^
    5918:			; <UNDEFINED> instruction: 0x461a4478
    591c:			; <UNDEFINED> instruction: 0xf0024619
    5920:	stmiavs	r0!, {r0, r2, r4, r7, r8, fp, ip, sp, lr, pc}
    5924:	mvnle	r2, r0, lsl #16
    5928:	ldrtmi	lr, [r0], -pc, ror #15
    592c:			; <UNDEFINED> instruction: 0xffcaf005
    5930:	stmib	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5934:			; <UNDEFINED> instruction: 0x0001b5b2
    5938:	andeq	r0, r0, ip, asr #2
    593c:			; <UNDEFINED> instruction: 0x000084ba
    5940:			; <UNDEFINED> instruction: 0x000084b0
    5944:			; <UNDEFINED> instruction: 0xf7ffb510
    5948:	bmi	4c52d4 <_ZdlPv@@Base+0x4b9a10>
    594c:	stmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5950:			; <UNDEFINED> instruction: 0xb1b34604
    5954:	strle	r0, [r4], #-2011	; 0xfffff825
    5958:	ldc2	7, cr15, [r8, #1020]	; 0x3fc
    595c:	strtmi	fp, [r0], -r8, ror #2
    5960:	blmi	374da8 <_ZdlPv@@Base+0x3694e4>
    5964:	ldmpl	r3, {r0, r2, r3, fp, lr}^
    5968:			; <UNDEFINED> instruction: 0x461a4478
    596c:			; <UNDEFINED> instruction: 0xf0024619
    5970:			; <UNDEFINED> instruction: 0xf7fff96d
    5974:	stmdacs	r0, {r0, r1, r3, r7, r8, sl, fp, ip, sp, lr, pc}
    5978:			; <UNDEFINED> instruction: 0xf7ffd1f1
    597c:	strtmi	pc, [r0], -r9, lsl #18
    5980:	blmi	174dc8 <_ZdlPv@@Base+0x169504>
    5984:	ldmpl	r3, {r1, r2, fp, lr}^
    5988:			; <UNDEFINED> instruction: 0x461a4478
    598c:			; <UNDEFINED> instruction: 0xf0024619
    5990:	ubfx	pc, sp, #18, #2
    5994:	andeq	fp, r1, ip, lsl #10
    5998:	andeq	r0, r0, ip, asr #2
    599c:	andeq	r8, r0, ip, lsr #9
    59a0:	andeq	r8, r0, r8, ror r4
    59a4:	blmi	e98290 <_ZdlPv@@Base+0xe8c9cc>
    59a8:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    59ac:	ldmpl	r3, {r0, r2, r3, r7, ip, sp, pc}^
    59b0:	ldcmi	6, cr4, [r8], #-20	; 0xffffffec
    59b4:	movwls	r6, #47131	; 0xb81b
    59b8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    59bc:	blx	19c39c0 <_ZdlPv@@Base+0x19b80fc>
    59c0:			; <UNDEFINED> instruction: 0xf1a0447c
    59c4:	blcs	3c6758 <_ZdlPv@@Base+0x3bae94>
    59c8:	ldm	pc, {r0, r3, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    59cc:	cdpcs	0, 1, cr15, cr15, cr3, {0}
    59d0:	ldmdaeq	r2!, {r3, fp}
    59d4:	ldmdaeq	r9!, {r3, fp}
    59d8:	stmdaeq	r8, {r3, fp}
    59dc:	stcge	13, cr4, [r6, #-32]	; 0xffffffe0
    59e0:	strtmi	r4, [r8], -r1, lsl #12
    59e4:			; <UNDEFINED> instruction: 0xffc4f001
    59e8:	stmdami	ip!, {r0, r1, r3, r5, r8, r9, fp, lr}
    59ec:	stmiapl	r3!, {r0, r3, r5, r9, sl, lr}^
    59f0:			; <UNDEFINED> instruction: 0x461a4478
    59f4:			; <UNDEFINED> instruction: 0xf92af002
    59f8:	blmi	9582a4 <_ZdlPv@@Base+0x94c9e0>
    59fc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5a00:	blls	2dfa70 <_ZdlPv@@Base+0x2d41ac>
    5a04:	teqle	lr, sl, asr r0
    5a08:	ldclt	0, cr11, [r0, #-52]!	; 0xffffffcc
    5a0c:	blx	1e43a12 <_ZdlPv@@Base+0x1e3814e>
    5a10:			; <UNDEFINED> instruction: 0xf7ff9004
    5a14:	andls	pc, r3, r5, ror fp	; <UNPREDICTABLE>
    5a18:	blx	1cc3a1e <_ZdlPv@@Base+0x1cb815a>
    5a1c:	ldrdcs	lr, [r3, -sp]
    5a20:	strtmi	r4, [r8], -r3, lsl #12
    5a24:	blx	141a32 <_ZdlPv@@Base+0x13616e>
    5a28:	strtmi	lr, [r8], -r6, ror #15
    5a2c:	blx	ffa41a38 <_ZdlPv@@Base+0xffa36174>
    5a30:			; <UNDEFINED> instruction: 0xf7ffe7e2
    5a34:	strmi	pc, [r1], -r5, ror #22
    5a38:			; <UNDEFINED> instruction: 0xf0014628
    5a3c:	ldrb	pc, [fp, r5, lsr #22]	; <UNPREDICTABLE>
    5a40:	blx	17c3a46 <_ZdlPv@@Base+0x17b8182>
    5a44:			; <UNDEFINED> instruction: 0xf7ff9005
    5a48:	andls	pc, r3, fp, asr fp	; <UNPREDICTABLE>
    5a4c:			; <UNDEFINED> instruction: 0xf7ff9004
    5a50:	andls	pc, r3, r7, asr fp	; <UNPREDICTABLE>
    5a54:	blx	1543a5a <_ZdlPv@@Base+0x1538196>
    5a58:	andcc	lr, r3, #3620864	; 0x374000
    5a5c:	andls	r9, r0, r5, lsl #18
    5a60:			; <UNDEFINED> instruction: 0xf0014628
    5a64:			; <UNDEFINED> instruction: 0xe7c7faf9
    5a68:	blx	12c3a6e <_ZdlPv@@Base+0x12b81aa>
    5a6c:			; <UNDEFINED> instruction: 0xf7ff9004
    5a70:	andls	pc, r3, r7, asr #22
    5a74:	blx	1143a7a <_ZdlPv@@Base+0x11381b6>
    5a78:	ldrdcs	lr, [r3, -sp]
    5a7c:	strtmi	r4, [r8], -r3, lsl #12
    5a80:	blx	ff0c1a8c <_ZdlPv@@Base+0xff0b61c8>
    5a84:			; <UNDEFINED> instruction: 0xf7fde7b8
    5a88:	svclt	0x0000e91a
    5a8c:			; <UNDEFINED> instruction: 0x0001b4b0
    5a90:	strdeq	r0, [r0], -ip
    5a94:	muleq	r1, r8, r4
    5a98:	andeq	r0, r0, ip, asr #2
    5a9c:	andeq	r8, r0, r8, asr #8
    5aa0:	andeq	fp, r1, ip, asr r4
    5aa4:	strdlt	fp, [r3], r0
    5aa8:			; <UNDEFINED> instruction: 0xf9f0f7ff
    5aac:	ldrbtmi	r4, [sp], #-3497	; 0xfffff257
    5ab0:	movteq	pc, #12704	; 0x31a0	; <UNPREDICTABLE>
    5ab4:	blcs	c572cc <_ZdlPv@@Base+0xc4ba08>
    5ab8:	ldm	pc, {r0, r1, r4, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    5abc:	addseq	pc, sl, r3, lsl r0	; <UNPREDICTABLE>
    5ac0:	subeq	r0, sp, r2, lsr r0
    5ac4:	eorseq	r0, r2, r7, lsl #2
    5ac8:	eorseq	r0, r2, r2, lsr r0
    5acc:	eorseq	r0, r2, r2, lsr r0
    5ad0:	eorseq	r0, r2, r2, lsr r0
    5ad4:	eorseq	r0, r2, r2, lsr r0
    5ad8:	eorseq	r0, r2, r0, ror r0
    5adc:	eorseq	r0, r2, r2, lsr r0
    5ae0:	eorseq	r0, r2, r2, lsr r0
    5ae4:	eorseq	r0, r2, r2, lsr r0
    5ae8:	eorseq	r0, r2, r2, lsr r0
    5aec:	eorseq	r0, r2, r2, lsr r0
    5af0:	eorseq	r0, r2, r2, lsr r0
    5af4:	eorseq	r0, r2, r2, lsr r0
    5af8:	rsbseq	r0, r5, r2, lsr r0
    5afc:	adcseq	r0, r6, r2, lsr r0
    5b00:	subeq	r0, sp, r2, lsr r0
    5b04:	eorseq	r0, r2, fp, asr #1
    5b08:	eorseq	r0, r2, r2, lsr r0
    5b0c:	eorseq	r0, r2, r2, lsr r0
    5b10:	ldrshteq	r0, [r2], -lr
    5b14:	eorseq	r0, r2, r2, lsr r0
    5b18:	eorseq	r0, r2, r0, ror r0
    5b1c:	eorseq	r0, r2, r2, lsr r0
    5b20:			; <UNDEFINED> instruction: 0xf7ff0091
    5b24:	cdpmi	15, 8, cr15, cr12, cr15, {0}
    5b28:	stmdavs	r3, {r1, r2, r3, r4, r5, r6, sl, lr}^
    5b2c:	stmvs	r2, {r0, r2, r9, sl, lr}
    5b30:	ldmdbvs	r0!, {r0, r5, r9, sl, lr}^
    5b34:	stmdavs	r4, {r1, r2, r4, r5, r6, fp, sp, lr}
    5b38:	stmiavs	r4!, {r9, sl, ip, pc}^
    5b3c:	strtmi	r4, [r8], -r0, lsr #15
    5b40:	blx	16c3b46 <_ZdlPv@@Base+0x16b8282>
    5b44:	smlatblt	r8, r8, r8, r6
    5b48:	ldm	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5b4c:	andlt	r4, r3, r8, lsr #12
    5b50:	ldrhtmi	lr, [r0], #141	; 0x8d
    5b54:	cdplt	0, 11, cr15, cr6, cr5, {0}
    5b58:	svcmi	0x00802002
    5b5c:	ldc2	7, cr15, [ip], #1020	; 0x3fc
    5b60:	ldrbtmi	r4, [pc], #-1569	; 5b68 <__printf_chk@plt+0x2cd8>
    5b64:	strmi	r6, [r6], -r3, asr #16
    5b68:	ldmdbvs	r8!, {r1, r7, fp, sp, lr}^
    5b6c:	stmdavs	r4, {r0, r1, r2, r3, r4, r5, r6, fp, sp, lr}
    5b70:	stmiavs	r4!, {r8, r9, sl, ip, pc}^
    5b74:	ldmdavs	r3!, {r5, r7, r8, r9, sl, lr}^
    5b78:			; <UNDEFINED> instruction: 0xf0002b00
    5b7c:	blmi	1e25ef4 <_ZdlPv@@Base+0x1e1a630>
    5b80:	ldrbtmi	r6, [fp], #-2224	; 0xfffff750
    5b84:	stmdavs	r1, {r1, r3, r4, r6, fp, sp, lr}
    5b88:	strmi	r6, [fp], #-2195	; 0xfffff76d
    5b8c:			; <UNDEFINED> instruction: 0xf7fd6093
    5b90:			; <UNDEFINED> instruction: 0x4630e8b8
    5b94:	pop	{r0, r1, ip, sp, pc}
    5b98:			; <UNDEFINED> instruction: 0xf00540f0
    5b9c:	mrcmi	14, 3, fp, cr1, cr3, {4}
    5ba0:	mrc2	7, 6, pc, cr0, cr15, {7}
    5ba4:			; <UNDEFINED> instruction: 0xe7c0447e
    5ba8:	stclmi	0, cr2, [pc, #-16]!	; 5ba0 <__printf_chk@plt+0x2d10>
    5bac:	ldc2	7, cr15, [r4], {255}	; 0xff
    5bb0:	ldrbtmi	r2, [sp], #-353	; 0xfffffe9f
    5bb4:	strmi	r6, [r4], -r3, asr #16
    5bb8:	stmdavs	lr!, {r3, r5, r6, r8, fp, sp, lr}^
    5bbc:	stmdavs	r5, {r1, r5, r7, fp, sp, lr}
    5bc0:	stmiavs	sp!, {r9, sl, ip, pc}^
    5bc4:	strtmi	r4, [r0], -r8, lsr #15
    5bc8:	blx	5c3bce <_ZdlPv@@Base+0x5b830a>
    5bcc:	smlatblt	r8, r0, r8, r6
    5bd0:	ldm	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5bd4:	andlt	r4, r3, r0, lsr #12
    5bd8:	ldrhtmi	lr, [r0], #141	; 0x8d
    5bdc:	cdplt	0, 7, cr15, cr2, cr5, {0}
    5be0:	stclmi	0, cr2, [r2, #-4]!
    5be4:	mrc2	7, 2, pc, cr12, cr15, {7}
    5be8:	ldrbtmi	r2, [sp], #-372	; 0xfffffe8c
    5bec:	strmi	r6, [r4], -r3, asr #16
    5bf0:	andcs	lr, r1, r2, ror #15
    5bf4:			; <UNDEFINED> instruction: 0xf7ff4e5e
    5bf8:	cmpcs	r3, r3, asr lr	; <UNPREDICTABLE>
    5bfc:	ldmdavs	r7!, {r1, r2, r3, r4, r5, r6, sl, lr}^
    5c00:	strmi	r6, [r4], -r3, asr #16
    5c04:	ldmdbvs	r0!, {r1, r7, fp, sp, lr}^
    5c08:	strls	r6, [r0, -r6, lsl #16]
    5c0c:			; <UNDEFINED> instruction: 0x47b068f6
    5c10:	blcs	1fda4 <_ZdlPv@@Base+0x144e0>
    5c14:	addhi	pc, r6, r0
    5c18:	ldrbtmi	r4, [fp], #-2902	; 0xfffff4aa
    5c1c:	ldmdavs	sl, {r5, r7, fp, sp, lr}^
    5c20:	ldmvs	r3, {r0, fp, sp, lr}
    5c24:	addsvs	r4, r3, fp, lsl #8
    5c28:	ldrdcs	lr, [r1], -r2
    5c2c:			; <UNDEFINED> instruction: 0xf7ff4e52
    5c30:	msrcs	SPSR_xc, r3, asr ip
    5c34:	ldmdavs	r7!, {r1, r2, r3, r4, r5, r6, sl, lr}^
    5c38:	strmi	r6, [r4], -r3, asr #16
    5c3c:	ldmdbvs	r0!, {r1, r7, fp, sp, lr}^
    5c40:	strls	r6, [r0, -r6, lsl #16]
    5c44:			; <UNDEFINED> instruction: 0x47b068f6
    5c48:	blcs	1fddc <_ZdlPv@@Base+0x14518>
    5c4c:	blmi	12f9dd8 <_ZdlPv@@Base+0x12ee514>
    5c50:			; <UNDEFINED> instruction: 0xe7e3447b
    5c54:			; <UNDEFINED> instruction: 0xf9b2f7ff
    5c58:	svcvc	0x007af5b0
    5c5c:	stmdble	r6, {r2, r9, sl, lr}^
    5c60:	ldrbtmi	r4, [fp], #-2887	; 0xfffff4b9
    5c64:	ldmibvs	sp, {r0, r1, r3, r4, r6, fp, sp, lr}^
    5c68:	strtmi	fp, [r8], -sp, lsr #2
    5c6c:			; <UNDEFINED> instruction: 0xf968f001
    5c70:			; <UNDEFINED> instruction: 0xf0054628
    5c74:	andscs	pc, ip, r7, lsr #28
    5c78:	cdp2	0, 0, cr15, cr0, cr5, {0}
    5c7c:	ldrbtmi	r4, [fp], #-2881	; 0xfffff4bf
    5c80:	ldmibvs	r9, {r0, r1, r3, r4, r6, fp, sp, lr}
    5c84:			; <UNDEFINED> instruction: 0xf0014605
    5c88:	blmi	1004204 <_ZdlPv@@Base+0xff8940>
    5c8c:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}^
    5c90:	ldfmis	f6, [lr, #-820]!	; 0xfffffccc
    5c94:	stmdbvs	r8!, {r0, r2, r3, r4, r5, r6, sl, lr}^
    5c98:	ldmdbvs	fp, {r0, r1, fp, sp, lr}^
    5c9c:			; <UNDEFINED> instruction: 0xf7ff4798
    5ca0:	stmdavs	fp!, {r0, r2, r3, r7, r8, fp, ip, sp, lr, pc}^
    5ca4:	strtmi	r6, [r0], #-2200	; 0xfffff768
    5ca8:			; <UNDEFINED> instruction: 0xf7ff6098
    5cac:	stmiblt	r0!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
    5cb0:	pop	{r0, r1, ip, sp, pc}
    5cb4:			; <UNDEFINED> instruction: 0xf7fe40f0
    5cb8:	andcs	fp, r2, fp, ror #30
    5cbc:			; <UNDEFINED> instruction: 0xf7ff4d34
    5cc0:	msrcs	SPSR_fs, fp, lsl #24
    5cc4:	stmdavs	r3, {r0, r2, r3, r4, r5, r6, sl, lr}^
    5cc8:	ldrb	r4, [r5, -r4, lsl #12]!
    5ccc:	ldrbtmi	r4, [ip], #-3121	; 0xfffff3cf
    5cd0:	ldmibvs	r8, {r0, r1, r5, r6, fp, sp, lr}^
    5cd4:	mcr2	7, 3, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    5cd8:	stmdavs	r1!, {r5, r6, r8, fp, sp, lr}^
    5cdc:	ldmdbvs	fp, {r0, r1, fp, sp, lr}^
    5ce0:			; <UNDEFINED> instruction: 0xf7ff4798
    5ce4:	stmdacs	r0, {r0, r1, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    5ce8:	andlt	sp, r3, r2, ror #1
    5cec:			; <UNDEFINED> instruction: 0xf5c0bdf0
    5cf0:			; <UNDEFINED> instruction: 0xf644717a
    5cf4:	vrsra.s64	<illegal reg q10.5>, <illegal reg q1.5>, #63
    5cf8:	stcmi	3, cr0, [r7, #-392]!	; 0xfffffe78
    5cfc:	ldrbtmi	r0, [sp], #-1033	; 0xfffffbf7
    5d00:	smlatbcc	r1, r3, fp, pc	; <UNPREDICTABLE>
    5d04:	ldmibvs	r8, {r0, r1, r3, r5, r6, fp, sp, lr}^
    5d08:			; <UNDEFINED> instruction: 0xf0010989
    5d0c:	stmdavs	r9!, {r0, r2, r3, r4, r5, r7, r8, fp, ip, sp, lr, pc}^
    5d10:	blmi	8bfc14 <_ZdlPv@@Base+0x8b4350>
    5d14:	stmiapl	fp!, {r1, r5, fp, lr}^
    5d18:			; <UNDEFINED> instruction: 0x461a4478
    5d1c:			; <UNDEFINED> instruction: 0xf0014619
    5d20:	ldr	pc, [r4, r5, ror #31]
    5d24:	ldmdami	pc, {r0, r2, r3, r4, r8, r9, fp, lr}	; <UNPREDICTABLE>
    5d28:	ldrbtmi	r5, [r8], #-2283	; 0xfffff715
    5d2c:			; <UNDEFINED> instruction: 0x4619461a
    5d30:			; <UNDEFINED> instruction: 0xffdcf001
    5d34:	blmi	67fafc <_ZdlPv@@Base+0x674238>
    5d38:	stmiapl	fp!, {r0, r1, r3, r4, fp, lr}^
    5d3c:			; <UNDEFINED> instruction: 0x461a4478
    5d40:			; <UNDEFINED> instruction: 0xf0014619
    5d44:			; <UNDEFINED> instruction: 0xe71affd3
    5d48:			; <UNDEFINED> instruction: 0xf0054628
    5d4c:			; <UNDEFINED> instruction: 0xf7fcfdbb
    5d50:			; <UNDEFINED> instruction: 0xe7f9efbc
    5d54:	andeq	fp, r1, sl, lsr #7
    5d58:	andeq	lr, r1, r8, asr #7
    5d5c:	andeq	lr, r1, lr, lsl #7
    5d60:	andeq	lr, r1, lr, ror #6
    5d64:	andeq	lr, r1, ip, asr #6
    5d68:	andeq	lr, r1, lr, lsr r3
    5d6c:	andeq	lr, r1, r6, lsl #6
    5d70:	strdeq	lr, [r1], -r4
    5d74:	ldrdeq	lr, [r1], -r6
    5d78:			; <UNDEFINED> instruction: 0x0001e2bc
    5d7c:	andeq	lr, r1, r0, lsr #5
    5d80:	andeq	lr, r1, lr, lsl #5
    5d84:	andeq	lr, r1, r2, ror r2
    5d88:	andeq	lr, r1, r4, ror #4
    5d8c:	andeq	lr, r1, ip, asr r2
    5d90:	andeq	lr, r1, ip, lsr #4
    5d94:	andeq	lr, r1, r2, lsr #4
    5d98:	strdeq	lr, [r1], -r2
    5d9c:	andeq	r0, r0, ip, asr #2
    5da0:	andeq	r8, r0, ip, lsr r0
    5da4:	andeq	r8, r0, sl, lsr #32
    5da8:	andeq	r8, r0, r8, lsl r0
    5dac:	blmi	fe0187b0 <_ZdlPv@@Base+0xfe00ceec>
    5db0:	push	{r1, r3, r4, r5, r6, sl, lr}
    5db4:	strdlt	r4, [r8], r0
    5db8:	svcmi	0x007e58d3
    5dbc:	movwls	r6, #30747	; 0x781b
    5dc0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5dc4:			; <UNDEFINED> instruction: 0xf9b6f7ff
    5dc8:	stmdavc	r1, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    5dcc:			; <UNDEFINED> instruction: 0xf1a14604
    5dd0:	blcs	bc6af0 <_ZdlPv@@Base+0xbbb22c>
    5dd4:	ldm	pc, {r3, r4, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    5dd8:	strbcc	pc, [r7, -r3]	; <UNPREDICTABLE>
    5ddc:			; <UNDEFINED> instruction: 0x37373754
    5de0:			; <UNDEFINED> instruction: 0x37373737
    5de4:	eorsvs	r3, r7, #14417920	; 0xdc0000
    5de8:	ldrcc	r3, [r7, -r9, ror #14]!
    5dec:			; <UNDEFINED> instruction: 0x37373775
    5df0:			; <UNDEFINED> instruction: 0x37373737
    5df4:			; <UNDEFINED> instruction: 0x37373737
    5df8:			; <UNDEFINED> instruction: 0x37963737
    5dfc:			; <UNDEFINED> instruction: 0x37371837
    5e00:			; <UNDEFINED> instruction: 0x37373737
    5e04:	cdpge	7, 10, cr3, cr10, cr0, {1}
    5e08:	stmdami	fp!, {r5, fp, ip, sp, pc}^
    5e0c:	ldrbtmi	r4, [r8], #-2923	; 0xfffff495
    5e10:			; <UNDEFINED> instruction: 0x461a58fb
    5e14:			; <UNDEFINED> instruction: 0xf0014619
    5e18:			; <UNDEFINED> instruction: 0xf7ffff19
    5e1c:	orrlt	pc, r0, r7, lsr fp	; <UNPREDICTABLE>
    5e20:	strtmi	r2, [r0], -r0, lsl #10
    5e24:	svc	0x006cf7fc
    5e28:	blmi	18587c4 <_ZdlPv@@Base+0x184cf00>
    5e2c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5e30:	blls	1dfea0 <_ZdlPv@@Base+0x1d45dc>
    5e34:			; <UNDEFINED> instruction: 0xf040405a
    5e38:			; <UNDEFINED> instruction: 0x462880b7
    5e3c:	pop	{r3, ip, sp, pc}
    5e40:			; <UNDEFINED> instruction: 0xf7fe81f0
    5e44:	strb	pc, [fp, r5, lsr #29]!	; <UNPREDICTABLE>
    5e48:	strcs	sl, [r0, #-3586]	; 0xfffff1fe
    5e4c:			; <UNDEFINED> instruction: 0xf0014630
    5e50:	blmi	16c54b4 <_ZdlPv@@Base+0x16b9bf0>
    5e54:			; <UNDEFINED> instruction: 0x4631485b
    5e58:	ldrbtmi	r5, [r8], #-2299	; 0xfffff705
    5e5c:			; <UNDEFINED> instruction: 0xf001461a
    5e60:			; <UNDEFINED> instruction: 0xf7ffff1d
    5e64:	ldrb	pc, [ip, r3, lsr #21]	; <UNPREDICTABLE>
    5e68:			; <UNDEFINED> instruction: 0xf838f7ff
    5e6c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    5e70:	addhi	pc, r5, r0
    5e74:	blx	13c3e78 <_ZdlPv@@Base+0x13b85b4>
    5e78:			; <UNDEFINED> instruction: 0xf7fc4628
    5e7c:	strcs	lr, [r0, #-3906]	; 0xfffff0be
    5e80:	ldclmi	7, cr14, [r1, #-828]	; 0xfffffcc4
    5e84:	stmdavs	lr!, {r0, r2, r3, r4, r5, r6, sl, lr}^
    5e88:			; <UNDEFINED> instruction: 0xf898f7ff
    5e8c:	ldmdavs	sl, {r0, r1, r3, r5, r6, fp, sp, lr}^
    5e90:	ldmdbvs	r9, {r4, r5, r8, sp, lr}
    5e94:	svclt	0x00044291
    5e98:	tstvs	sl, r0, lsl #4
    5e9c:	blmi	12ffd98 <_ZdlPv@@Base+0x12f44d4>
    5ea0:	ldmdavs	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    5ea4:			; <UNDEFINED> instruction: 0xf88af7ff
    5ea8:	ldr	r6, [r6, r8, ror #2]!
    5eac:	strcs	r4, [r0, #-2883]	; 0xfffff4bd
    5eb0:	ldmpl	fp!, {r0, r1, r2, r6, fp, lr}^
    5eb4:			; <UNDEFINED> instruction: 0x461a4478
    5eb8:			; <UNDEFINED> instruction: 0xf0014619
    5ebc:			; <UNDEFINED> instruction: 0xf7fffec7
    5ec0:			; <UNDEFINED> instruction: 0xe7aefa75
    5ec4:			; <UNDEFINED> instruction: 0xf80af7ff
    5ec8:	ldrbtmi	r4, [fp], #-2882	; 0xfffff4be
    5ecc:	bcs	2053c <_ZdlPv@@Base+0x14c78>
    5ed0:	ldclle	6, cr4, [sp, #-20]	; 0xffffffec
    5ed4:	ldmdavs	pc, {r1, r2, r3, r4, r6, r8, fp, sp, lr}^	; <UNPREDICTABLE>
    5ed8:	ldrdhi	pc, [r0], -r6
    5edc:	suble	r2, r3, r0, lsl #16
    5ee0:	andcs	r4, r7, #999424	; 0xf4000
    5ee4:			; <UNDEFINED> instruction: 0xf7fc4479
    5ee8:	stmdacs	r0, {r2, r3, r4, r7, r9, sl, fp, sp, lr, pc}
    5eec:			; <UNDEFINED> instruction: 0xf8d8d13c
    5ef0:	ldrtmi	r8, [sl], -ip, lsr #32
    5ef4:	cmncs	r0, #48, 12	; 0x3000000
    5ef8:	strbmi	r4, [r0, r9, lsr #12]
    5efc:	strcs	r4, [r0, #-1576]	; 0xfffff9d8
    5f00:	mrc	7, 7, APSR_nzcv, cr14, cr12, {7}
    5f04:			; <UNDEFINED> instruction: 0xf7ffe78d
    5f08:	andls	pc, r1, r9, asr r8	; <UNPREDICTABLE>
    5f0c:			; <UNDEFINED> instruction: 0xf912f7ff
    5f10:	stmdbls	r1, {r1, r4, r5, r8, r9, fp, lr}
    5f14:			; <UNDEFINED> instruction: 0x4605447b
    5f18:	ldmdbvs	r8, {r1, r9, sl, lr}^
    5f1c:	cdp2	0, 5, cr15, cr0, cr0, {0}
    5f20:			; <UNDEFINED> instruction: 0xf43f2d00
    5f24:	qsub16mi	sl, r8, sl
    5f28:	mcr	7, 7, pc, cr10, cr12, {7}	; <UNPREDICTABLE>
    5f2c:	stmdami	ip!, {r0, r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    5f30:	ldrbtmi	r4, [r8], #-2850	; 0xfffff4de
    5f34:			; <UNDEFINED> instruction: 0xf7ffe76c
    5f38:	strmi	pc, [r5], -r9, lsr #21
    5f3c:			; <UNDEFINED> instruction: 0xf47f2800
    5f40:			; <UNDEFINED> instruction: 0xf7feaf70
    5f44:	strcs	pc, [r1, #-3621]	; 0xfffff1db
    5f48:			; <UNDEFINED> instruction: 0xf7ffe76b
    5f4c:	bmi	984320 <_ZdlPv@@Base+0x978a5c>
    5f50:	ldrbtmi	r2, [sl], #-885	; 0xfffffc8b
    5f54:	strmi	r4, [r1], -r5, lsl #12
    5f58:	ldmdavs	r2, {r4, r6, r8, fp, sp, lr}^
    5f5c:	bvs	fed9ff7c <_ZdlPv@@Base+0xfed946b8>
    5f60:	stccs	7, cr4, [r0, #-704]	; 0xfffffd40
    5f64:	smmls	r8, pc, r1, sp	; <UNPREDICTABLE>
    5f68:	ldrdhi	pc, [r8], -r8	; <UNPREDICTABLE>
    5f6c:			; <UNDEFINED> instruction: 0x4630463a
    5f70:			; <UNDEFINED> instruction: 0x46292370
    5f74:	stccs	7, cr4, [r0, #-768]	; 0xfffffd00
    5f78:	svcge	0x0052f43f
    5f7c:	blmi	3ffe7c <_ZdlPv@@Base+0x3f45b8>
    5f80:	ldmpl	fp!, {r0, r3, r4, fp, lr}^
    5f84:			; <UNDEFINED> instruction: 0x461a4478
    5f88:			; <UNDEFINED> instruction: 0xf0014619
    5f8c:	strb	pc, [r8, -r7, lsl #29]	; <UNPREDICTABLE>
    5f90:	ldmdami	r6, {r1, r3, r8, r9, fp, lr}
    5f94:	ldrbtmi	r5, [r8], #-2299	; 0xfffff705
    5f98:			; <UNDEFINED> instruction: 0x4619461a
    5f9c:	cdp2	0, 5, cr15, cr6, cr1, {0}
    5fa0:			; <UNDEFINED> instruction: 0xf43f2d00
    5fa4:			; <UNDEFINED> instruction: 0xe7a9af3d
    5fa8:	mcr	7, 4, pc, cr8, cr12, {7}	; <UNPREDICTABLE>
    5fac:	andeq	fp, r1, r8, lsr #1
    5fb0:	strdeq	r0, [r0], -ip
    5fb4:	muleq	r1, r0, r0
    5fb8:	andeq	r8, r0, sl, rrx
    5fbc:	andeq	r0, r0, ip, asr #2
    5fc0:	andeq	fp, r1, ip, lsr #32
    5fc4:	andeq	r8, r0, r6, lsr #1
    5fc8:	andeq	lr, r1, ip, rrx
    5fcc:	andeq	lr, r1, r0, asr r0
    5fd0:	strdeq	r7, [r0], -ip
    5fd4:	andeq	lr, r1, r6, lsr #32
    5fd8:	andeq	r8, r0, r4, lsl r0
    5fdc:	ldrdeq	sp, [r1], -ip
    5fe0:	andeq	r7, r0, r2, ror #30
    5fe4:	muleq	r1, lr, pc	; <UNPREDICTABLE>
    5fe8:	ldrdeq	r7, [r0], -r0
    5fec:	andeq	r7, r0, r2, lsr pc
    5ff0:	svcmi	0x00f0e92d
    5ff4:			; <UNDEFINED> instruction: 0xf8df4604
    5ff8:	addlt	r5, r9, r0, ror r8
    5ffc:	stmdaeq	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    6000:	ldrbtmi	r2, [sp], #-513	; 0xfffffdff
    6004:	stmdacc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    6008:			; <UNDEFINED> instruction: 0xf8df2100
    600c:	stmdapl	r8!, {r3, r5, r6, fp, sp, lr}
    6010:	ldrbtmi	r4, [lr], #-1147	; 0xfffffb85
    6014:	andls	r6, r7, r0, lsl #16
    6018:	andeq	pc, r0, pc, asr #32
    601c:	mulsvs	sl, r9, r1
    6020:	bcs	b640b0 <_ZdlPv@@Base+0xb587ec>
    6024:	bichi	pc, r4, r0, asr #32
    6028:	bcs	241b8 <_ZdlPv@@Base+0x188f4>
    602c:	bichi	pc, r0, r0, asr #32
    6030:	stmdacs	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    6034:	ldmdavs	r2, {r1, r4, r5, r7, fp, ip, lr}
    6038:			; <UNDEFINED> instruction: 0x4620609a
    603c:			; <UNDEFINED> instruction: 0xf930f7ff
    6040:	ldmdacc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    6044:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    6048:			; <UNDEFINED> instruction: 0xf7feb10b
    604c:	strhtcs	pc, [r0], -fp	; <UNPREDICTABLE>
    6050:	stmdapl	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    6054:	ldc2	0, cr15, [r2], {5}
    6058:	stmdacc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    605c:	strcs	r4, [r0], #-1149	; 0xfffffb83
    6060:	rsbvs	r4, sl, r2, lsl #12
    6064:			; <UNDEFINED> instruction: 0x201c58f7
    6068:	ldrdhi	pc, [r0], -r7
    606c:	stc2	0, cr15, [r6], {5}
    6070:	ldmdavs	pc!, {r1, r3, r5, r6, fp, sp, lr}	; <UNPREDICTABLE>
    6074:			; <UNDEFINED> instruction: 0xf8c04603
    6078:	andsvs	r8, ip, r8, lsl r0
    607c:	orrsvs	r2, r3, ip, lsl r0
    6080:	blx	fff4209e <_ZdlPv@@Base+0xfff367da>
    6084:			; <UNDEFINED> instruction: 0xf04f686b
    6088:	strdvs	r3, [r7, pc]
    608c:	stmib	r3, {r2, sp, lr}^
    6090:	stmib	r3, {sl, sp}^
    6094:	bicsvs	r2, r8, r2, lsl #4
    6098:	strmi	lr, [r4], #-2499	; 0xfffff63d
    609c:			; <UNDEFINED> instruction: 0xf9a2f7ff
    60a0:			; <UNDEFINED> instruction: 0xf0001c42
    60a4:	ldmdacs	r8!, {r0, r2, r3, r5, r7, r8, pc}^
    60a8:	bichi	pc, r3, r0, asr #32
    60ac:			; <UNDEFINED> instruction: 0xf842f7ff
    60b0:	strmi	r7, [r4], -r3, lsl #16
    60b4:			; <UNDEFINED> instruction: 0xf0402b54
    60b8:			; <UNDEFINED> instruction: 0x462081b1
    60bc:	mcr	7, 1, pc, cr0, cr12, {7}	; <UNPREDICTABLE>
    60c0:			; <UNDEFINED> instruction: 0xf838f7ff
    60c4:			; <UNDEFINED> instruction: 0x37c0f8df
    60c8:	ldmdbvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
    60cc:	bcs	178e4 <_ZdlPv@@Base+0xc020>
    60d0:	orrhi	pc, r5, #0
    60d4:	stmdacs	r0, {r3, r4, r6, r7, r8, fp, sp, lr}
    60d8:	cmphi	r2, #0	; <UNPREDICTABLE>
    60dc:			; <UNDEFINED> instruction: 0xf7fc4621
    60e0:	stmdacs	r0, {r2, r7, r9, sl, fp, sp, lr, pc}
    60e4:	cmnhi	r2, #64	; 0x40	; <UNPREDICTABLE>
    60e8:			; <UNDEFINED> instruction: 0xf7fc4620
    60ec:			; <UNDEFINED> instruction: 0xf7ffee0a
    60f0:	stmdacs	r0, {r0, r2, r3, r6, r7, r8, fp, ip, sp, lr, pc}
    60f4:	cmphi	r4, #0	; <UNPREDICTABLE>
    60f8:			; <UNDEFINED> instruction: 0x1790f8df
    60fc:			; <UNDEFINED> instruction: 0xf8df230a
    6100:	ldmdapl	r1!, {r4, r7, r8, r9, sl, sp}^
    6104:	ldmdavs	r2, {r1, r3, r4, r5, r6, sl, lr}^
    6108:	blx	e0136 <_ZdlPv@@Base+0xd4872>
    610c:	subsvs	pc, r3, r1, lsl #6
    6110:			; <UNDEFINED> instruction: 0xf968f7ff
    6114:	andle	r2, r9, r8, ror r8
    6118:			; <UNDEFINED> instruction: 0x3778f8df
    611c:			; <UNDEFINED> instruction: 0x0778f8df
    6120:	ldrbtmi	r5, [r8], #-2291	; 0xfffff70d
    6124:			; <UNDEFINED> instruction: 0x4619461a
    6128:	stc2l	0, cr15, [r0, #4]!
    612c:			; <UNDEFINED> instruction: 0xf802f7ff
    6130:	strmi	r7, [r4], -r3, lsl #16
    6134:	andle	r2, r9, r2, ror fp
    6138:	smmlscc	r8, pc, r8, pc	; <UNPREDICTABLE>
    613c:	smmlseq	ip, pc, r8, pc	; <UNPREDICTABLE>
    6140:	ldrbtmi	r5, [r8], #-2291	; 0xfffff70d
    6144:			; <UNDEFINED> instruction: 0x4619461a
    6148:	ldc2l	0, cr15, [r0, #4]
    614c:			; <UNDEFINED> instruction: 0xf7fc4620
    6150:			; <UNDEFINED> instruction: 0xf7feedd8
    6154:			; <UNDEFINED> instruction: 0xf8dfff33
    6158:	ldmpl	r3!, {r3, r6, r8, r9, sl, ip, sp}^
    615c:	addsmi	r6, r8, #1769472	; 0x1b0000
    6160:			; <UNDEFINED> instruction: 0xf8dfd009
    6164:			; <UNDEFINED> instruction: 0xf8df3730
    6168:	ldmpl	r3!, {r2, r3, r4, r5, r8, r9, sl}^
    616c:			; <UNDEFINED> instruction: 0x461a4478
    6170:			; <UNDEFINED> instruction: 0xf0014619
    6174:			; <UNDEFINED> instruction: 0xf7fefdbb
    6178:			; <UNDEFINED> instruction: 0xf8dfff21
    617c:	ldmpl	r3!, {r2, r3, r5, r8, r9, sl, ip, sp}^
    6180:	addmi	r6, r3, #1769472	; 0x1b0000
    6184:			; <UNDEFINED> instruction: 0xf8dfd009
    6188:			; <UNDEFINED> instruction: 0xf8df370c
    618c:	ldmpl	r3!, {r5, r8, r9, sl}^
    6190:			; <UNDEFINED> instruction: 0x461a4478
    6194:			; <UNDEFINED> instruction: 0xf0014619
    6198:			; <UNDEFINED> instruction: 0xf7fefda9
    619c:			; <UNDEFINED> instruction: 0xf8dfff0f
    61a0:	ldmpl	r3!, {r4, r8, r9, sl, ip, sp}^
    61a4:	addmi	r6, r3, #1769472	; 0x1b0000
    61a8:			; <UNDEFINED> instruction: 0xf8dfd009
    61ac:			; <UNDEFINED> instruction: 0xf8df36e8
    61b0:	ldmpl	r3!, {r2, r8, r9, sl}^
    61b4:			; <UNDEFINED> instruction: 0x461a4478
    61b8:			; <UNDEFINED> instruction: 0xf0014619
    61bc:			; <UNDEFINED> instruction: 0xf7fffd97
    61c0:	stmdacs	r0, {r0, r2, r5, r6, r8, fp, ip, sp, lr, pc}
    61c4:	tsthi	sp, #0	; <UNPREDICTABLE>
    61c8:			; <UNDEFINED> instruction: 0xf90cf7ff
    61cc:	andle	r2, r9, r8, ror r8
    61d0:			; <UNDEFINED> instruction: 0x36c0f8df
    61d4:	usateq	pc, #0, pc, asr #17	; <UNPREDICTABLE>
    61d8:	ldrbtmi	r5, [r8], #-2291	; 0xfffff70d
    61dc:			; <UNDEFINED> instruction: 0x4619461a
    61e0:	stc2	0, cr15, [r4, #4]
    61e4:			; <UNDEFINED> instruction: 0xffa6f7fe
    61e8:	strmi	r7, [r4], -r3, lsl #16
    61ec:	andle	r2, r9, r9, ror #22
    61f0:	ssatcc	pc, #1, pc, asr #17	; <UNPREDICTABLE>
    61f4:			; <UNDEFINED> instruction: 0x06c4f8df
    61f8:	ldrbtmi	r5, [r8], #-2291	; 0xfffff70d
    61fc:			; <UNDEFINED> instruction: 0x4619461a
    6200:	ldc2l	0, cr15, [r4, #-4]!
    6204:			; <UNDEFINED> instruction: 0xf7fc4620
    6208:			; <UNDEFINED> instruction: 0xf7ffed7c
    620c:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r8, fp, ip, sp, lr, pc}
    6210:	rscshi	pc, r4, #0
    6214:	ssatmi	pc, #9, pc, asr #17	; <UNPREDICTABLE>
    6218:	stmdbvs	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    621c:			; <UNDEFINED> instruction: 0xf0002b00
    6220:			; <UNDEFINED> instruction: 0xf8df831c
    6224:			; <UNDEFINED> instruction: 0xf8dfb6a0
    6228:			; <UNDEFINED> instruction: 0xf8df96a0
    622c:	ldrbtmi	r3, [fp], #1696	; 0x6a0
    6230:	ldrbtmi	r4, [fp], #-1273	; 0xfffffb07
    6234:			; <UNDEFINED> instruction: 0xf7ff9301
    6238:	mcrrne	8, 13, pc, r3, cr5	; <UNPREDICTABLE>
    623c:			; <UNDEFINED> instruction: 0xf0004604
    6240:			; <UNDEFINED> instruction: 0xf1a0811f
    6244:	blcs	1546ed8 <_ZdlPv@@Base+0x153b614>
    6248:	mrshi	pc, SP_usr	; <UNPREDICTABLE>
    624c:			; <UNDEFINED> instruction: 0xf852a202
    6250:	ldrmi	r3, [sl], #-35	; 0xffffffdd
    6254:	svclt	0x00004710
    6258:	andeq	r0, r0, r9, lsl r2
    625c:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    6260:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    6264:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    6268:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    626c:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    6270:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    6274:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    6278:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    627c:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    6280:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    6284:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    6288:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    628c:			; <UNDEFINED> instruction: 0x000003bf
    6290:			; <UNDEFINED> instruction: 0x000003bf
    6294:			; <UNDEFINED> instruction: 0x000003bf
    6298:			; <UNDEFINED> instruction: 0x000003bf
    629c:			; <UNDEFINED> instruction: 0x000003bf
    62a0:			; <UNDEFINED> instruction: 0x000003bf
    62a4:			; <UNDEFINED> instruction: 0x000003bf
    62a8:			; <UNDEFINED> instruction: 0x000003bf
    62ac:			; <UNDEFINED> instruction: 0x000003bf
    62b0:			; <UNDEFINED> instruction: 0x000003bf
    62b4:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    62b8:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    62bc:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    62c0:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    62c4:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    62c8:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    62cc:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    62d0:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    62d4:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    62d8:	muleq	r0, r5, r3
    62dc:	andeq	r0, r0, r3, lsl #7
    62e0:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    62e4:	andeq	r0, r0, fp, ror #6
    62e8:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    62ec:	strdeq	r0, [r0], -sp
    62f0:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    62f4:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    62f8:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    62fc:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    6300:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    6304:	andeq	r0, r0, sp, lsr r4
    6308:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    630c:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    6310:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    6314:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    6318:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    631c:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    6320:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    6324:	andeq	r0, r0, r3, ror #8
    6328:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    632c:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    6330:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    6334:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    6338:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    633c:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    6340:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    6344:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    6348:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    634c:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    6350:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    6354:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    6358:	andeq	r0, r0, r5, lsl r3
    635c:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    6360:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    6364:	ldrdeq	r0, [r0], -r7
    6368:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    636c:	andeq	r0, r0, r5, asr #9
    6370:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    6374:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    6378:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    637c:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    6380:	andeq	r0, r0, r5, ror #9
    6384:	andeq	r0, r0, r9, asr #6
    6388:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    638c:	andeq	r0, r0, fp, lsl #9
    6390:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    6394:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    6398:	andeq	r0, r0, pc, ror #8
    639c:	ldrdeq	r0, [r0], -r3
    63a0:	andeq	r0, r0, r7, lsl #5
    63a4:	andeq	r0, r0, r7, ror r2
    63a8:			; <UNDEFINED> instruction: 0xffffffdf
    63ac:	andeq	r0, r0, sp, lsr #4
    63b0:	stc	7, cr15, [r0, #-1008]!	; 0xfffffc10
    63b4:	ldrne	pc, [r8, #-2271]	; 0xfffff721
    63b8:	ldrbtmi	r2, [r9], #-768	; 0xfffffd00
    63bc:	strtmi	r4, [r0], -r5, lsl #12
    63c0:			; <UNDEFINED> instruction: 0xf7fc602b
    63c4:	stmdavs	r9!, {r2, r4, r5, r8, sl, fp, sp, lr, pc}
    63c8:	strcs	pc, [r8, #-2271]	; 0xfffff721
    63cc:	blx	fec175bc <_ZdlPv@@Base+0xfec0bcf8>
    63d0:	addsvs	pc, r0, r0, lsl #7
    63d4:	stmdbcs	r0, {r0, r1, r3, r4, r6, r8, fp}
    63d8:	movwcs	fp, #7960	; 0x1f18
    63dc:			; <UNDEFINED> instruction: 0xf43f2b00
    63e0:	strtmi	sl, [r1], -ip, lsr #28
    63e4:	strtmi	sl, [r0], -r2, lsl #24
    63e8:	blx	fecc23f4 <_ZdlPv@@Base+0xfecb6b30>
    63ec:	strtcc	pc, [r4], #2271	; 0x8df
    63f0:	strbteq	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    63f4:	ldmpl	r3!, {r0, r5, r9, sl, lr}^
    63f8:			; <UNDEFINED> instruction: 0x461a4478
    63fc:	stc2	0, cr15, [r6], #-4
    6400:	ldrbcs	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    6404:	strbtcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    6408:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    640c:	blls	1e047c <_ZdlPv@@Base+0x1d4bb8>
    6410:			; <UNDEFINED> instruction: 0xf040405a
    6414:	andlt	r8, r9, r6, lsr #4
    6418:	svchi	0x00f0e8bd
    641c:	ldrbtcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    6420:	ldrteq	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    6424:	ldrbtmi	r5, [r8], #-2291	; 0xfffff70d
    6428:			; <UNDEFINED> instruction: 0x4619461a
    642c:	mrrc2	0, 0, pc, lr, cr1	; <UNPREDICTABLE>
    6430:			; <UNDEFINED> instruction: 0xf8dfe643
    6434:			; <UNDEFINED> instruction: 0xf8df3460
    6438:	ldmpl	r3!, {r2, r3, r5, r7, sl}^
    643c:			; <UNDEFINED> instruction: 0x461a4478
    6440:			; <UNDEFINED> instruction: 0xf0014619
    6444:			; <UNDEFINED> instruction: 0xf7fefc53
    6448:	stmdavc	r3, {r0, r2, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    644c:	blcs	1517c64 <_ZdlPv@@Base+0x150c3a0>
    6450:	mrcge	4, 1, APSR_nzcv, cr3, cr15, {1}
    6454:	stcge	7, cr14, [r2, #-904]	; 0xfffffc78
    6458:	strtmi	fp, [r8], -r1, asr #5
    645c:	blx	fe442468 <_ZdlPv@@Base+0xfe436ba4>
    6460:	ldrtcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    6464:	ldrbmi	r4, [r8], -r9, lsr #12
    6468:			; <UNDEFINED> instruction: 0x461a58f3
    646c:	ldc2	0, cr15, [r6], {1}
    6470:			; <UNDEFINED> instruction: 0xff9cf7fe
    6474:			; <UNDEFINED> instruction: 0xffb6f7fe
    6478:	strmi	r1, [r4], -r3, asr #24
    647c:	mcrge	4, 7, pc, cr1, cr15, {3}	; <UNPREDICTABLE>
    6480:	and	r2, r5, r0, lsl #8
    6484:	ldc2	7, cr15, [r2], {255}	; 0xff
    6488:			; <UNDEFINED> instruction: 0xf43f2800
    648c:			; <UNDEFINED> instruction: 0x4604aed4
    6490:	ldrbpl	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    6494:	ldmib	r5, {r0, r2, r3, r4, r5, r6, sl, lr}^
    6498:	blcs	70b4 <__printf_chk@plt+0x4224>
    649c:	stmdavs	r3, {r0, r2, r8, sl, fp, ip, lr, pc}
    64a0:	ldmibvs	fp, {r1, r3, r5, r6, fp, sp, lr}^
    64a4:			; <UNDEFINED> instruction: 0x479868d1
    64a8:	tstlt	r0, r8, ror #18
    64ac:	ldmdavs	fp, {r0, r1, fp, sp, lr}^
    64b0:			; <UNDEFINED> instruction: 0xf8df4798
    64b4:	andcs	r3, r0, #56, 8	; 0x38000000
    64b8:	ldmvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    64bc:			; <UNDEFINED> instruction: 0xf7fc615a
    64c0:	stccs	12, cr14, [r0], {122}	; 0x7a
    64c4:	movhi	pc, r0
    64c8:	ldc2l	7, cr15, [ip], #-1016	; 0xfffffc08
    64cc:			; <UNDEFINED> instruction: 0xf7fee798
    64d0:			; <UNDEFINED> instruction: 0xf8d9fd75
    64d4:	ldmvs	r3, {r2, sp}^
    64d8:	sbcsvs	r4, r0, r8, lsl r4
    64dc:			; <UNDEFINED> instruction: 0xf8dfe6ab
    64e0:	ldrbtmi	r3, [fp], #-1040	; 0xfffffbf0
    64e4:	blcs	20b58 <_ZdlPv@@Base+0x15294>
    64e8:			; <UNDEFINED> instruction: 0x81b3f340
    64ec:	stc2l	7, cr15, [r6, #-1016]!	; 0xfffffc08
    64f0:			; <UNDEFINED> instruction: 0xf7fe4680
    64f4:	stmdavc	r1, {r0, r1, r2, r3, r4, r9, sl, fp, ip, sp, lr, pc}
    64f8:	orrslt	r4, r1, r2, lsl #13
    64fc:	stcge	12, cr4, [r2, #-1012]	; 0xfffffc0c
    6500:	ldrbtmi	r4, [ip], #-1543	; 0xfffff9f9
    6504:	strtmi	r6, [fp], -r2, ror #16
    6508:			; <UNDEFINED> instruction: 0xf0006960
    650c:	stmdavs	r2!, {r0, r4, r5, r6, sl, fp, ip, sp, lr, pc}^
    6510:	ldmvs	r1, {r1, r8, r9, fp, ip, pc}
    6514:	ldrmi	r4, [r9], #-1091	; 0xfffffbbd
    6518:			; <UNDEFINED> instruction: 0xf8176091
    651c:	stmdbcs	r0, {r0, r8, r9, sl, fp, ip}
    6520:			; <UNDEFINED> instruction: 0x4650d1f1
    6524:	bl	ffb4451c <_ZdlPv@@Base+0xffb38c58>
    6528:	blmi	ffcfff44 <_ZdlPv@@Base+0xffcf4680>
    652c:	ldmibvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    6530:	vqrdmulh.s<illegal width 8>	d18, d0, d0
    6534:			; <UNDEFINED> instruction: 0xf7fe818a
    6538:	stmdavc	r1, {r0, r2, r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    653c:	orrlt	r4, r9, r0, lsl #13
    6540:	stcge	12, cr4, [r2, #-952]	; 0xfffffc48
    6544:	ldrbtmi	r4, [ip], #-1543	; 0xfffff9f9
    6548:	strtmi	r6, [fp], -r2, ror #16
    654c:			; <UNDEFINED> instruction: 0xf0006960
    6550:	stmdavs	r2!, {r0, r1, r2, r3, r6, sl, fp, ip, sp, lr, pc}^
    6554:	ldmvs	r1, {r1, r8, r9, fp, ip, pc}
    6558:	addsvs	r4, r1, r9, lsl r4
    655c:	svcne	0x0001f817
    6560:	mvnsle	r2, r0, lsl #18
    6564:			; <UNDEFINED> instruction: 0xf7fc4640
    6568:	strbt	lr, [r4], -ip, asr #23
    656c:	ldrbtmi	r4, [fp], #-3044	; 0xfffff41c
    6570:	blcs	20be4 <_ZdlPv@@Base+0x15320>
    6574:	msrhi	(UNDEF: 117), r0
    6578:	stc2	7, cr15, [r8], {254}	; 0xfe
    657c:	svccc	0x00fff1b0
    6580:	stmdacs	sl, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    6584:	movwcs	fp, #7948	; 0x1f0c
    6588:			; <UNDEFINED> instruction: 0xf0402300
    658c:	blmi	ff066954 <_ZdlPv@@Base+0xff05b090>
    6590:	ldmpl	r3!, {r2, r3, r4, r6, r7, fp, lr}^
    6594:			; <UNDEFINED> instruction: 0x461a4478
    6598:			; <UNDEFINED> instruction: 0xf0014619
    659c:			; <UNDEFINED> instruction: 0xe64afb57
    65a0:	ldrbtmi	r4, [fp], #-3033	; 0xfffff427
    65a4:	blcs	20c18 <_ZdlPv@@Base+0x15354>
    65a8:	cmphi	r7, r0, asr #6	; <UNPREDICTABLE>
    65ac:	ldrbtmi	r4, [fp], #-3031	; 0xfffff429
    65b0:	stmdavs	r3, {r3, r4, r6, r8, fp, sp, lr}
    65b4:			; <UNDEFINED> instruction: 0x47986a5b
    65b8:	stc2	7, cr15, [r0, #-1016]	; 0xfffffc08
    65bc:	ldc2l	7, cr15, [lr], #1016	; 0x3f8
    65c0:			; <UNDEFINED> instruction: 0xf7fee639
    65c4:	strmi	pc, [r4], -fp, lsl #25
    65c8:	mcr2	7, 5, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    65cc:			; <UNDEFINED> instruction: 0xf43f2c00
    65d0:			; <UNDEFINED> instruction: 0x4620ae32
    65d4:	bl	fe5445cc <_ZdlPv@@Base+0xfe538d08>
    65d8:	blmi	ff37fe94 <_ZdlPv@@Base+0xff3745d0>
    65dc:	ldmibvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    65e0:	vqrdmulh.s<illegal width 8>	d18, d0, d0
    65e4:			; <UNDEFINED> instruction: 0xf7ff8126
    65e8:			; <UNDEFINED> instruction: 0xe624fa5d
    65ec:	ldrbtmi	r4, [fp], #-3017	; 0xfffff437
    65f0:	blcs	20c64 <_ZdlPv@@Base+0x153a0>
    65f4:	tsthi	r9, r0, asr #6	; <UNPREDICTABLE>
    65f8:	ldc2	7, cr15, [ip, #1016]	; 0x3f8
    65fc:	movwcs	r4, #2758	; 0xac6
    6600:			; <UNDEFINED> instruction: 0x4604447a
    6604:	ldrmi	r4, [r0], -r1, lsl #12
    6608:	stmdbvs	r0, {r1, r4, r6, fp, sp, lr}^
    660c:	stc2	0, cr15, [ip], #-0
    6610:	bicsle	r2, lr, r0, lsl #24
    6614:			; <UNDEFINED> instruction: 0xf7fee60f
    6618:	blmi	ff045704 <_ZdlPv@@Base+0xff039e40>
    661c:	ldrbtmi	fp, [fp], #-740	; 0xfffffd1c
    6620:	blcs	20c94 <_ZdlPv@@Base+0x153d0>
    6624:	vmax.u8	d20, d0, d5
    6628:			; <UNDEFINED> instruction: 0xf1a580fc
    662c:	blcs	2472f4 <_ZdlPv@@Base+0x23ba30>
    6630:	rsclt	fp, sp, #152, 30	; 0x260
    6634:	sbchi	pc, r0, r0, lsl #4
    6638:			; <UNDEFINED> instruction: 0xf88d2700
    663c:			; <UNDEFINED> instruction: 0xf88d4018
    6640:			; <UNDEFINED> instruction: 0xf88d5019
    6644:			; <UNDEFINED> instruction: 0xf7fc701a
    6648:	andcs	lr, sl, #219136	; 0x35800
    664c:			; <UNDEFINED> instruction: 0x46044639
    6650:	stmdage	r6, {r0, r1, r2, sp, lr}
    6654:	b	ff5c464c <_ZdlPv@@Base+0xff5b8d88>
    6658:	strmi	r6, [r4], -r2, lsr #16
    665c:			; <UNDEFINED> instruction: 0xf0402a00
    6660:	stcmi	0, cr8, [pc, #648]!	; 68f0 <__printf_chk@plt+0x3a60>
    6664:	stmdavs	sl!, {r0, r2, r3, r4, r5, r6, sl, lr}^
    6668:	strtmi	r6, [r3], #-2195	; 0xfffff76d
    666c:			; <UNDEFINED> instruction: 0xf7fe6093
    6670:			; <UNDEFINED> instruction: 0xf1b0fc0d
    6674:	svclt	0x00183fff
    6678:	svclt	0x000c280a
    667c:	movwcs	r2, #769	; 0x301
    6680:	blmi	fe13ac44 <_ZdlPv@@Base+0xfe12f380>
    6684:	ldmpl	r3!, {r0, r1, r2, r5, r7, fp, lr}^
    6688:			; <UNDEFINED> instruction: 0x461a4478
    668c:			; <UNDEFINED> instruction: 0xf0014619
    6690:	ldrb	pc, [r0, #2781]	; 0xadd	; <UNPREDICTABLE>
    6694:	ldrbtmi	r4, [fp], #-2980	; 0xfffff45c
    6698:	blcs	20d0c <_ZdlPv@@Base+0x15448>
    669c:	adcshi	pc, sp, r0, asr #6
    66a0:	ldrbtmi	r4, [sp], #-3490	; 0xfffff25e
    66a4:	stmdavs	r3!, {r2, r3, r5, r6, r8, fp, sp, lr}
    66a8:			; <UNDEFINED> instruction: 0xf7fe689f
    66ac:	stmdavs	sl!, {r0, r1, r2, r7, sl, fp, ip, sp, lr, pc}^
    66b0:	strmi	r2, [r1], -r0, lsl #6
    66b4:	ldrmi	r4, [r8, r0, lsr #12]!
    66b8:	blls	7fdb4 <_ZdlPv@@Base+0x744f0>
    66bc:			; <UNDEFINED> instruction: 0xf7fe685c
    66c0:	rscvs	pc, r0, sp, ror ip	; <UNPREDICTABLE>
    66c4:	cfldr32mi	mvfx14, [sl], {183}	; 0xb7
    66c8:	stmdavs	r5!, {r2, r3, r4, r5, r6, sl, lr}^
    66cc:	ldc2l	7, cr15, [r6], #-1016	; 0xfffffc08
    66d0:	ldmdbvs	r9, {r0, r1, r5, r6, fp, sp, lr}
    66d4:	ldmdavs	sl, {r3, r5, r6, sp, lr}^
    66d8:	svclt	0x00044291
    66dc:	tstvs	sl, r0, lsl #4
    66e0:	cfldr32mi	mvfx14, [r4], {169}	; 0xa9
    66e4:	ldmib	r4, {r2, r3, r4, r5, r6, sl, lr}^
    66e8:	blcs	1b304 <_ZdlPv@@Base+0xfa40>
    66ec:	stcle	8, cr6, [r7, #-168]	; 0xffffff58
    66f0:	strtmi	r6, [r8], -r1, ror #16
    66f4:	stmiavs	r9, {r0, r1, r4, r6, r7, r8, fp, sp, lr}^
    66f8:	ldmib	r4, {r3, r4, r7, r8, r9, sl, lr}^
    66fc:	stmdavs	sl!, {r0, r2, r8, r9, ip, lr}
    6700:	movwcc	r4, #7309	; 0x1c8d
    6704:	ldrbtmi	r6, [ip], #-2455	; 0xfffff669
    6708:			; <UNDEFINED> instruction: 0xf7fe61a3
    670c:			; <UNDEFINED> instruction: 0x4601fc57
    6710:	ldrmi	r4, [r8, r8, lsr #12]!
    6714:	andcs	r6, r0, #6488064	; 0x630000
    6718:	str	r6, [ip, #218]	; 0xda
    671c:	mcrr2	7, 15, pc, lr, cr14	; <UNPREDICTABLE>
    6720:	ldrbtmi	r4, [fp], #-2950	; 0xfffff47a
    6724:	ldmvs	r3, {r1, r3, r4, r6, fp, sp, lr}
    6728:	addsvs	r4, r0, r8, lsl r4
    672c:	blmi	fe13fd40 <_ZdlPv@@Base+0xfe13447c>
    6730:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}^
    6734:	mcrr2	7, 15, pc, r2, cr14	; <UNPREDICTABLE>
    6738:	ldrb	r6, [ip, #-32]!	; 0xffffffe0
    673c:	ldrbtmi	r4, [ip], #-3201	; 0xfffff37f
    6740:	ldmibvs	r8, {r0, r1, r5, r6, fp, sp, lr}
    6744:			; <UNDEFINED> instruction: 0xf92ef7ff
    6748:	stmdavs	r1!, {r5, r6, r8, fp, sp, lr}^
    674c:	ldmdbvs	fp, {r0, r1, fp, sp, lr}
    6750:	ldrb	r4, [r0, #-1944]!	; 0xfffff868
    6754:	ldrbtmi	r4, [fp], #-2940	; 0xfffff484
    6758:			; <UNDEFINED> instruction: 0xf7fe685c
    675c:	adcvs	pc, r0, pc, lsr #24
    6760:	sbclt	lr, r1, #440401920	; 0x1a400000
    6764:	stmdbvs	r8!, {r1, r3, r5, r6, fp, sp, lr}^
    6768:	blx	10c2772 <_ZdlPv@@Base+0x10b6eae>
    676c:	bmi	1dffd00 <_ZdlPv@@Base+0x1df443c>
    6770:	ldrbtmi	fp, [sl], #-705	; 0xfffffd3f
    6774:	ldmdavs	r2, {r4, r9, sl, lr}^
    6778:			; <UNDEFINED> instruction: 0xf0006940
    677c:	ldrb	pc, [sl, #-2873]	; 0xfffff4c7	; <UNPREDICTABLE>
    6780:	ldmdami	r3!, {r2, r6, r8, r9, fp, lr}^
    6784:	ldrbtmi	r5, [r8], #-2291	; 0xfffff70d
    6788:			; <UNDEFINED> instruction: 0x4619461a
    678c:	blx	febc2798 <_ZdlPv@@Base+0xfebb6ed4>
    6790:			; <UNDEFINED> instruction: 0xf47f2c00
    6794:			; <UNDEFINED> instruction: 0xf7feaca9
    6798:	stmdacs	r0, {r0, r3, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    679c:	cfstrsge	mvf15, [ip], #508	; 0x1fc
    67a0:			; <UNDEFINED> instruction: 0xf9f6f7fe
    67a4:	blmi	effa4c <_ZdlPv@@Base+0xef4188>
    67a8:	ldmpl	r3!, {r1, r3, r5, r6, fp, lr}^
    67ac:			; <UNDEFINED> instruction: 0x461a4478
    67b0:			; <UNDEFINED> instruction: 0xf0014619
    67b4:	ldrb	pc, [r4, -fp, asr #20]	; <UNPREDICTABLE>
    67b8:	strcs	r4, [r0, #-2870]	; 0xfffff4ca
    67bc:	ldmpl	r3!, {r1, r2, r5, r6, fp, lr}^
    67c0:			; <UNDEFINED> instruction: 0x461a4478
    67c4:			; <UNDEFINED> instruction: 0xf0014619
    67c8:	ldr	pc, [r5, -r1, asr #20]!
    67cc:	stmdami	r3!, {r0, r4, r5, r8, r9, fp, lr}^
    67d0:	ldrbtmi	r5, [r8], #-2291	; 0xfffff70d
    67d4:			; <UNDEFINED> instruction: 0x4619461a
    67d8:	blx	fe2427e4 <_ZdlPv@@Base+0xfe236f20>
    67dc:	bicsvs	lr, r8, r4, lsl #9
    67e0:			; <UNDEFINED> instruction: 0xf832f003
    67e4:			; <UNDEFINED> instruction: 0xf47f2800
    67e8:	blmi	ab19f8 <_ZdlPv@@Base+0xaa6134>
    67ec:	ldmpl	r3!, {r2, r3, r4, r6, fp, lr}^
    67f0:			; <UNDEFINED> instruction: 0x461a4478
    67f4:			; <UNDEFINED> instruction: 0xf0014619
    67f8:	ldrbt	pc, [r8], #-2681	; 0xfffff587	; <UNPREDICTABLE>
    67fc:			; <UNDEFINED> instruction: 0xf9c8f7fe
    6800:			; <UNDEFINED> instruction: 0xf7fee508
    6804:	ldrb	pc, [pc], #2501	; 680c <__printf_chk@plt+0x397c>	; <UNPREDICTABLE>
    6808:	ldmdami	r6, {r1, r5, r8, r9, fp, lr}^
    680c:	ldrbtmi	r5, [r8], #-2291	; 0xfffff70d
    6810:			; <UNDEFINED> instruction: 0x4619461a
    6814:	blx	10c2820 <_ZdlPv@@Base+0x10b6f5c>
    6818:	subcs	lr, lr, r6, asr r6
    681c:	blx	14481e <_ZdlPv@@Base+0x138f5a>
    6820:			; <UNDEFINED> instruction: 0x4620e73e
    6824:	blx	44826 <_ZdlPv@@Base+0x38f62>
    6828:	strdcs	lr, [r3], #-111	; 0xffffff91
    682c:	blx	fff4482c <_ZdlPv@@Base+0xfff38f68>
    6830:	subcs	lr, r4, r2, ror #13
    6834:	blx	ffe44834 <_ZdlPv@@Base+0xffe38f70>
    6838:	ldrdcs	lr, [lr], #-101	; 0xffffff9b	; <UNPREDICTABLE>
    683c:	blx	ffd4483c <_ZdlPv@@Base+0xffd38f78>
    6840:	strhtcs	lr, [r3], #-100	; 0xffffff9c
    6844:	blx	ffc44844 <_ZdlPv@@Base+0xffc38f80>
    6848:			; <UNDEFINED> instruction: 0x2074e696
    684c:	blx	ffb4484c <_ZdlPv@@Base+0xffb38f88>
    6850:	rsbscs	lr, r5, r1, ror r6
    6854:	blx	ffa44854 <_ZdlPv@@Base+0xffa38f90>
    6858:			; <UNDEFINED> instruction: 0xf7fee648
    685c:	msrvs	SPSR_, r9, lsl #19
    6860:			; <UNDEFINED> instruction: 0xf7fce4df
    6864:	svclt	0x0000ea2c
    6868:	andeq	sl, r1, r6, asr lr
    686c:	strdeq	r0, [r0], -ip
    6870:	andeq	sp, r1, r0, ror #29
    6874:	andeq	sl, r1, r6, asr #28
    6878:	andeq	r0, r0, r8, ror #1
    687c:	andeq	sp, r1, ip, lsr #29
    6880:	muleq	r1, r4, lr
    6884:	andeq	r0, r0, r8, lsr #2
    6888:	andeq	sp, r1, r8, lsr #28
    688c:	muleq	r0, r4, r1
    6890:	andeq	sp, r1, ip, ror #27
    6894:	andeq	r0, r0, ip, asr #2
    6898:	andeq	r7, r0, sl, ror lr
    689c:	andeq	r7, r0, sl, asr lr
    68a0:	andeq	r0, r0, ip, ror #1
    68a4:	andeq	r7, r0, r4, asr lr
    68a8:	andeq	r0, r0, r4, ror #2
    68ac:	andeq	r7, r0, ip, asr #28
    68b0:	andeq	r0, r0, r0, lsl #2
    68b4:	andeq	r7, r0, r4, asr lr
    68b8:	andeq	r7, r0, r6, asr lr
    68bc:	andeq	r7, r0, r6, lsr lr
    68c0:	ldrdeq	sp, [r1], -r8
    68c4:	andeq	r7, r0, lr, lsl #29
    68c8:	andeq	sp, r1, r0, asr #25
    68cc:			; <UNDEFINED> instruction: 0x0001dcbe
    68d0:	andeq	r7, r0, r6, lsr r9
    68d4:	andeq	sp, r1, r4, lsr #22
    68d8:	andeq	r7, r0, r0, lsr #22
    68dc:	andeq	sl, r1, r0, asr sl
    68e0:	andeq	r7, r0, sl, lsl #22
    68e4:	strdeq	r7, [r0], -r4
    68e8:	andeq	sp, r1, ip, asr sl
    68ec:	andeq	sp, r1, r8, lsr sl
    68f0:	andeq	sp, r1, lr, lsl #20
    68f4:	andeq	sp, r1, lr, ror #19
    68f8:	andeq	sp, r1, r4, asr #19
    68fc:	andeq	sp, r1, sl, lsr #19
    6900:	andeq	sp, r1, r2, lsl #19
    6904:	andeq	r7, r0, r8, lsl #22
    6908:	andeq	sp, r1, lr, asr #18
    690c:	andeq	sp, r1, r2, asr #18
    6910:	andeq	sp, r1, r4, lsl r9
    6914:	andeq	sp, r1, r2, lsl #18
    6918:	strdeq	sp, [r1], -r0
    691c:	ldrdeq	sp, [r1], -r2
    6920:	andeq	sp, r1, ip, lsl #17
    6924:	strdeq	r7, [r0], -r8
    6928:	andeq	sp, r1, sl, asr r8
    692c:	andeq	sp, r1, lr, asr #16
    6930:	andeq	sp, r1, r8, lsr #16
    6934:	andeq	sp, r1, ip, lsl #16
    6938:	andeq	sp, r1, sl, ror #15
    693c:	andeq	sp, r1, lr, asr #15
    6940:	andeq	sp, r1, r0, asr #15
    6944:			; <UNDEFINED> instruction: 0x0001d7b2
    6948:	muleq	r1, sl, r7
    694c:	andeq	sp, r1, lr, ror r7
    6950:	strdeq	r7, [r0], -r2
    6954:			; <UNDEFINED> instruction: 0x000078b8
    6958:	muleq	r0, r4, r8
    695c:	andeq	r7, r0, r6, lsr #15
    6960:	andeq	r7, r0, r0, ror #14
    6964:	andeq	r7, r0, sl, asr #17
    6968:	svclt	0x00004770
    696c:	svclt	0x00004770
    6970:	svclt	0x00004770
    6974:	svclt	0x00004770
    6978:	strmi	r2, [r8], -r0, lsl #4
    697c:			; <UNDEFINED> instruction: 0xf0024611
    6980:	svclt	0x0000bf3f
    6984:	mvnsmi	lr, #737280	; 0xb4000
    6988:	bmi	f981e4 <_ZdlPv@@Base+0xf8c920>
    698c:	blmi	f983f4 <_ZdlPv@@Base+0xf8cb30>
    6990:	ldrbtmi	fp, [sl], #-143	; 0xffffff71
    6994:	strmi	r4, [r8], -r4, lsl #12
    6998:	ldmpl	r3, {r1, r2, r3, r9, sl, lr}^
    699c:	ldrdls	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
    69a0:	movwls	r6, #55323	; 0xd81b
    69a4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    69a8:	cdp2	0, 10, cr15, cr6, cr4, {0}
    69ac:	ldrbtmi	r6, [r9], #2090	; 0x82a
    69b0:	blle	b911b8 <_ZdlPv@@Base+0xb858f4>
    69b4:	addsmi	r6, r3, #14876672	; 0xe30000
    69b8:	stmiavs	r3!, {r0, r1, r3, r5, r8, sl, fp, ip, lr, pc}
    69bc:	eorvc	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    69c0:	eorsle	r2, r5, r0, lsl #30
    69c4:	andls	r4, r3, r1, lsl #12
    69c8:			; <UNDEFINED> instruction: 0xf0014638
    69cc:	stmdbls	r3, {r0, r1, r4, r6, r7, sl, fp, ip, sp, lr, pc}
    69d0:	eorsle	r2, ip, r0, lsl #16
    69d4:	ldrtmi	r6, [r8], -sl, ror #16
    69d8:			; <UNDEFINED> instruction: 0xf0019103
    69dc:	stmdbls	r3, {r0, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    69e0:	svceq	0x0000f1b8
    69e4:			; <UNDEFINED> instruction: 0xf8c8d001
    69e8:	stmdavs	r6!, {}	; <UNPREDICTABLE>
    69ec:	andls	r4, r0, fp, lsr #12
    69f0:	strtmi	r2, [r0], -r0, lsl #10
    69f4:	ldrtmi	r9, [sl], -r1, lsl #10
    69f8:			; <UNDEFINED> instruction: 0x47a06b34
    69fc:	blmi	899294 <_ZdlPv@@Base+0x88d9d0>
    6a00:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6a04:	blls	360a74 <_ZdlPv@@Base+0x3551b0>
    6a08:	teqle	r8, sl, asr r0
    6a0c:	pop	{r0, r1, r2, r3, ip, sp, pc}
    6a10:	stcge	3, cr8, [r8], {240}	; 0xf0
    6a14:			; <UNDEFINED> instruction: 0x46204611
    6a18:			; <UNDEFINED> instruction: 0xffaaf000
    6a1c:	ldmdami	lr, {r0, r2, r3, r4, r8, r9, fp, lr}
    6a20:			; <UNDEFINED> instruction: 0xf8594621
    6a24:	ldrbtmi	r3, [r8], #-3
    6a28:			; <UNDEFINED> instruction: 0xf001461a
    6a2c:	strb	pc, [r5, pc, lsl #18]!	; <UNPREDICTABLE>
    6a30:	ldrmi	sl, [r1], -r8, lsl #24
    6a34:			; <UNDEFINED> instruction: 0xf0004620
    6a38:	blmi	5c68ac <_ZdlPv@@Base+0x5bafe8>
    6a3c:			; <UNDEFINED> instruction: 0x46214817
    6a40:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    6a44:			; <UNDEFINED> instruction: 0x461a4478
    6a48:			; <UNDEFINED> instruction: 0xf900f001
    6a4c:			; <UNDEFINED> instruction: 0x4638e7d6
    6a50:			; <UNDEFINED> instruction: 0xf002ac04
    6a54:	strmi	pc, [r1], -pc, asr #16
    6a58:			; <UNDEFINED> instruction: 0xf0004620
    6a5c:	bge	246848 <_ZdlPv@@Base+0x23af84>
    6a60:	andls	r4, r3, #51380224	; 0x3100000
    6a64:			; <UNDEFINED> instruction: 0xf0004610
    6a68:	blmi	2c687c <_ZdlPv@@Base+0x2bafb8>
    6a6c:	strtmi	r4, [r1], -ip, lsl #16
    6a70:			; <UNDEFINED> instruction: 0xf8599a03
    6a74:	ldrbtmi	r3, [r8], #-3
    6a78:			; <UNDEFINED> instruction: 0xf8e8f001
    6a7c:			; <UNDEFINED> instruction: 0xf7fce7be
    6a80:	svclt	0x0000e91e
    6a84:	andeq	sl, r1, r6, asr #9
    6a88:	strdeq	r0, [r0], -ip
    6a8c:	andeq	sl, r1, sl, lsr #9
    6a90:	andeq	sl, r1, r8, asr r4
    6a94:	andeq	r0, r0, ip, asr #2
    6a98:	andeq	r7, r0, lr, asr #13
    6a9c:	andeq	r7, r0, r8, asr #13
    6aa0:	andeq	r7, r0, lr, lsr #13
    6aa4:	andne	lr, r0, #192, 18	; 0x300000
    6aa8:	svclt	0x00004770
    6aac:	tstcs	r0, r4, lsl #20
    6ab0:	smlabtne	r2, r0, r9, lr
    6ab4:	andcc	r4, r8, #2046820352	; 0x7a000000
    6ab8:	smlabtcs	r0, r0, r9, lr
    6abc:	svclt	0x00004770
    6ac0:	strdeq	sl, [r1], -r0
    6ac4:			; <UNDEFINED> instruction: 0x4605b570
    6ac8:	stmvs	r0, {r0, r1, r2, r4, r8, r9, fp, lr}
    6acc:	ldrbtmi	r4, [fp], #-3607	; 0xfffff1e9
    6ad0:	eorvs	r3, fp, r8, lsl #6
    6ad4:	smclt	33870	; 0x844e
    6ad8:	ldmdb	r2, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6adc:	ldmib	r4, {r1, r3, sp, lr, pc}^
    6ae0:	ldrmi	r3, [r8], -r0, lsl #4
    6ae4:	tstlt	r3, sl, rrx
    6ae8:	ldmdavs	fp, {r0, r1, r3, r4, fp, sp, lr}^
    6aec:			; <UNDEFINED> instruction: 0x46204798
    6af0:	cdp2	0, 14, cr15, cr8, cr4, {0}
    6af4:	stccs	8, cr6, [r0], {108}	; 0x6c
    6af8:	blmi	37b2c4 <_ZdlPv@@Base+0x36fa00>
    6afc:	stmdavs	r0!, {r2, r4, r5, r6, r7, fp, ip, lr}
    6b00:	ldmdb	r6, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6b04:	stmdavs	r0!, {r4, r5, r8, fp, ip, sp, pc}
    6b08:	stmib	sl, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6b0c:	blle	50b14 <_ZdlPv@@Base+0x45250>
    6b10:	ldcllt	6, cr4, [r0, #-160]!	; 0xffffff60
    6b14:	stmdami	r8, {r0, r1, r2, r8, r9, fp, lr}
    6b18:	ldrbtmi	r5, [r8], #-2291	; 0xfffff70d
    6b1c:			; <UNDEFINED> instruction: 0x4619461a
    6b20:			; <UNDEFINED> instruction: 0xf8e4f001
    6b24:	ldcllt	6, cr4, [r0, #-160]!	; 0xffffff60
    6b28:	ldrdeq	sl, [r1], -r6
    6b2c:	andeq	sl, r1, r4, lsl #7
    6b30:	andeq	r0, r0, r4, ror r1
    6b34:	andeq	r0, r0, ip, asr #2
    6b38:	andeq	r7, r0, lr, lsr r6
    6b3c:			; <UNDEFINED> instruction: 0x4604b510
    6b40:			; <UNDEFINED> instruction: 0xffc0f7ff
    6b44:			; <UNDEFINED> instruction: 0xf0044620
    6b48:			; <UNDEFINED> instruction: 0x4620febd
    6b4c:			; <UNDEFINED> instruction: 0x4620bd10
    6b50:	cdp2	0, 11, cr15, cr8, cr4, {0}
    6b54:	ldm	r8!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6b58:			; <UNDEFINED> instruction: 0x4606b5f8
    6b5c:	strmi	r6, [sp], -r4, asr #16
    6b60:	ldrbtmi	r4, [pc], #-3860	; 6b68 <__printf_chk@plt+0x3cd8>
    6b64:	and	fp, ip, r4, lsl r9
    6b68:	cmplt	r4, r4, ror #16
    6b6c:			; <UNDEFINED> instruction: 0xf0016820
    6b70:	strtmi	pc, [r9], -r1, asr #31
    6b74:	ldmdb	r8!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6b78:	mvnsle	r2, r0, lsl #16
    6b7c:	strtmi	r6, [r0], -r4, lsr #16
    6b80:	ldmdavs	r3!, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    6b84:	ldrtmi	r4, [r0], -r9, lsr #12
    6b88:			; <UNDEFINED> instruction: 0x47986a1b
    6b8c:	cmplt	r0, r4, lsl #12
    6b90:			; <UNDEFINED> instruction: 0xf0042008
    6b94:	ldmdavs	r3!, {r0, r1, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}^
    6b98:	rsbsvs	r6, r0, r4
    6b9c:	strtmi	r6, [r0], -r3, asr #32
    6ba0:	blmi	176388 <_ZdlPv@@Base+0x16aac4>
    6ba4:	ldmpl	fp!, {r0, r2, fp, lr}^
    6ba8:			; <UNDEFINED> instruction: 0x461a4478
    6bac:			; <UNDEFINED> instruction: 0xf0014619
    6bb0:			; <UNDEFINED> instruction: 0xe7edf89d
    6bb4:	strdeq	sl, [r1], -r6
    6bb8:	andeq	r0, r0, ip, asr #2
    6bbc:	andeq	r7, r0, r0, asr #11
    6bc0:	mvnsmi	lr, sp, lsr #18
    6bc4:	strmi	r1, [r5], -lr, lsl #28
    6bc8:	blle	171842c <_ZdlPv@@Base+0x170cb68>
    6bcc:	adcsmi	r6, r4, #236, 16	; 0xec0000
    6bd0:	stccs	12, cr13, [r0], {52}	; 0x34
    6bd4:	bl	fedbacc8 <_ZdlPv@@Base+0xfedaf404>
    6bd8:	b	13ca8f0 <_ZdlPv@@Base+0x13bf02c>
    6bdc:	svclt	0x00a80044
    6be0:			; <UNDEFINED> instruction: 0xf06f1c70
    6be4:	addsmi	r4, r8, #96, 6	; 0x80000001
    6be8:	svclt	0x003860e8
    6bec:			; <UNDEFINED> instruction: 0xf8d50080
    6bf0:	svclt	0x00288008
    6bf4:	rscscc	pc, pc, pc, asr #32
    6bf8:	ldmda	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6bfc:	svclt	0x00c22c00
    6c00:	vstmiaeq	r4, {d14-d17}
    6c04:	svcne	0x00014643
    6c08:	stcle	0, cr6, [r5, #-672]	; 0xfffffd60
    6c0c:	blcs	144d60 <_ZdlPv@@Base+0x13949c>
    6c10:			; <UNDEFINED> instruction: 0xf8414563
    6c14:	mvnsle	r2, r4, lsl #30
    6c18:	addsmi	r6, r4, #15335424	; 0xea0000
    6c1c:	bl	3d444 <_ZdlPv@@Base+0x31b80>
    6c20:	bl	7a38 <__printf_chk@plt+0x4ba8>
    6c24:	andcs	r0, r0, #130	; 0x82
    6c28:	blcs	144d3c <_ZdlPv@@Base+0x139478>
    6c2c:	mvnsle	r4, r3, lsl #5
    6c30:	svceq	0x0000f1b8
    6c34:	strbmi	sp, [r0], -r2
    6c38:	stmda	r2!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6c3c:			; <UNDEFINED> instruction: 0x46284639
    6c40:			; <UNDEFINED> instruction: 0xff8af7ff
    6c44:			; <UNDEFINED> instruction: 0xf84368ab
    6c48:	pop	{r1, r2, r5}
    6c4c:	fltcs<illegal precision>z	f1, r8
    6c50:	ldrdcs	fp, [sl], -ip
    6c54:	ldcle	0, cr6, [ip, #-928]	; 0xfffffc60
    6c58:			; <UNDEFINED> instruction: 0xf06f1c70
    6c5c:	addsmi	r4, r8, #96, 6	; 0x80000001
    6c60:	svclt	0x00a860e8
    6c64:	rscscc	pc, pc, pc, asr #32
    6c68:			; <UNDEFINED> instruction: 0xf7fbdb13
    6c6c:	stmiavs	fp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
    6c70:	adcvs	r2, r8, r0, lsl #22
    6c74:	bl	3e404 <_ZdlPv@@Base+0x32b40>
    6c78:	andcs	r0, r0, #201326594	; 0xc000002
    6c7c:	blcs	144d84 <_ZdlPv@@Base+0x1394c0>
    6c80:	mvnsle	r4, r3, lsl #5
    6c84:	stmdbmi	r4, {r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    6c88:	ldrbtmi	r2, [r9], #-100	; 0xffffff9c
    6c8c:			; <UNDEFINED> instruction: 0xf92cf000
    6c90:	umulleq	lr, r0, ip, r7
    6c94:	svclt	0x0000e7e9
    6c98:	strdeq	r7, [r0], -r6
    6c9c:	ldrbmi	lr, [r0, sp, lsr #18]!
    6ca0:	bmi	1298504 <_ZdlPv@@Base+0x128cc40>
    6ca4:	blmi	129870c <_ZdlPv@@Base+0x128ce48>
    6ca8:	ldrbtmi	fp, [sl], #-140	; 0xffffff74
    6cac:	tstls	r1, r5, lsl #12
    6cb0:	ldmpl	r3, {r3, r9, sl, lr}^
    6cb4:			; <UNDEFINED> instruction: 0xf8dd460e
    6cb8:	ldmdavs	fp, {r4, r6, sp, pc}
    6cbc:			; <UNDEFINED> instruction: 0xf04f930b
    6cc0:			; <UNDEFINED> instruction: 0xf0040300
    6cc4:	ldmdavs	r9!, {r0, r2, r4, r6, r8, sl, fp, ip, sp, lr, pc}
    6cc8:	ldrdls	pc, [r8, -pc]
    6ccc:	ldrbtmi	r2, [r9], #2304	; 0x900
    6cd0:	stmiavs	fp!, {r2, r6, r8, r9, fp, ip, lr, pc}^
    6cd4:	sfmle	f4, 2, [r1, #-556]	; 0xfffffdd4
    6cd8:	strmi	r6, [r4], -fp, lsr #17
    6cdc:	eoreq	pc, r1, r3, asr r8	; <UNPREDICTABLE>
    6ce0:	andeq	pc, r0, sl, asr #17
    6ce4:	suble	r2, r8, r0, lsl #16
    6ce8:			; <UNDEFINED> instruction: 0xf0014621
    6cec:	asrslt	pc, r3, #22	; <UNPREDICTABLE>
    6cf0:			; <UNDEFINED> instruction: 0x4621687a
    6cf4:	ldrdeq	pc, [r0], -sl
    6cf8:	cdp2	0, 0, cr15, cr10, cr1, {0}
    6cfc:	svceq	0x0000f1b8
    6d00:			; <UNDEFINED> instruction: 0xf8c8d001
    6d04:	bmi	d06d0c <_ZdlPv@@Base+0xcfb448>
    6d08:	ldrbtmi	r4, [sl], #-2865	; 0xfffff4cf
    6d0c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6d10:	subsmi	r9, sl, fp, lsl #22
    6d14:			; <UNDEFINED> instruction: 0x4620d157
    6d18:	pop	{r2, r3, ip, sp, pc}
    6d1c:	ldmdavc	r3!, {r4, r5, r6, r7, r8, r9, sl, pc}
    6d20:	ldrdeq	pc, [r0], -sl
    6d24:	ldmdavc	r4!, {r0, r1, r4, r8, ip, sp, pc}^
    6d28:	eorsle	r2, r5, r0, lsl #24
    6d2c:	cdp2	0, 14, cr15, cr2, cr1, {0}
    6d30:	strcs	sl, [r0], #-3330	; 0xfffff2fe
    6d34:	strtmi	r4, [r8], -r1, lsl #12
    6d38:	cdp2	0, 0, cr15, cr10, cr0, {0}
    6d3c:	ldrtmi	sl, [r1], -r6, lsl #20
    6d40:	ldrmi	r9, [r0], -r1, lsl #4
    6d44:	cdp2	0, 0, cr15, cr4, cr0, {0}
    6d48:	stmdami	r5!, {r2, r5, r8, r9, fp, lr}
    6d4c:	bls	585f8 <_ZdlPv@@Base+0x4cd34>
    6d50:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    6d54:			; <UNDEFINED> instruction: 0xf0004478
    6d58:			; <UNDEFINED> instruction: 0xe7d4ff79
    6d5c:	strcs	sl, [r0], #-3334	; 0xfffff2fa
    6d60:			; <UNDEFINED> instruction: 0xf0004628
    6d64:	blmi	786580 <_ZdlPv@@Base+0x77acbc>
    6d68:			; <UNDEFINED> instruction: 0x4629481e
    6d6c:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    6d70:			; <UNDEFINED> instruction: 0x461a4478
    6d74:			; <UNDEFINED> instruction: 0xff6af000
    6d78:	stcge	7, cr14, [r6, #-788]	; 0xfffffcec
    6d7c:	strtmi	r4, [r8], -r4, lsl #12
    6d80:	ldc2l	0, cr15, [r6]
    6d84:	ldmdami	r8, {r0, r2, r4, r8, r9, fp, lr}
    6d88:			; <UNDEFINED> instruction: 0xf8594629
    6d8c:	ldrbtmi	r3, [r8], #-3
    6d90:			; <UNDEFINED> instruction: 0xf000461a
    6d94:	sbfx	pc, fp, #30, #23
    6d98:	cdp2	0, 10, cr15, cr12, cr1, {0}
    6d9c:	strmi	sl, [r1], -r2, lsl #26
    6da0:			; <UNDEFINED> instruction: 0xf0004628
    6da4:	bge	1c6500 <_ZdlPv@@Base+0x1bac3c>
    6da8:			; <UNDEFINED> instruction: 0x46107831
    6dac:			; <UNDEFINED> instruction: 0xf0009201
    6db0:	blmi	2c6554 <_ZdlPv@@Base+0x2bac90>
    6db4:	strtmi	r4, [r9], -sp, lsl #16
    6db8:			; <UNDEFINED> instruction: 0xf8599a01
    6dbc:	ldrbtmi	r3, [r8], #-3
    6dc0:			; <UNDEFINED> instruction: 0xff44f000
    6dc4:			; <UNDEFINED> instruction: 0xf7fbe79f
    6dc8:	svclt	0x0000ef7a
    6dcc:	andeq	sl, r1, lr, lsr #3
    6dd0:	strdeq	r0, [r0], -ip
    6dd4:	andeq	sl, r1, sl, lsl #3
    6dd8:	andeq	sl, r1, lr, asr #2
    6ddc:	andeq	r0, r0, ip, asr #2
    6de0:	andeq	r7, r0, r4, lsl #9
    6de4:	andeq	r7, r0, r4, lsl #7
    6de8:	andeq	r7, r0, lr, ror r3
    6dec:	andeq	r7, r0, sl, ror #7
    6df0:	mvnsmi	lr, sp, lsr #18
    6df4:	svcmi	0x0019b086
    6df8:			; <UNDEFINED> instruction: 0xf88d460e
    6dfc:	stmdbge	r3, {r4, sp, lr}
    6e00:	ldrbtmi	r4, [pc], #-3607	; 6e08 <__printf_chk@plt+0x3f78>
    6e04:	ldrmi	r9, [sp], -r0, lsl #2
    6e08:	blge	b1220 <_ZdlPv@@Base+0xa595c>
    6e0c:			; <UNDEFINED> instruction: 0x460459be
    6e10:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    6e14:			; <UNDEFINED> instruction: 0x96056836
    6e18:	streq	pc, [r0], -pc, asr #32
    6e1c:			; <UNDEFINED> instruction: 0xf88d4616
    6e20:			; <UNDEFINED> instruction: 0xf7ff8011
    6e24:	stmdavs	r7!, {r0, r1, r3, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    6e28:			; <UNDEFINED> instruction: 0xf8cd4633
    6e2c:	strmi	r8, [r1], -r4
    6e30:	ldmib	sp, {r5, r9, sl, lr}^
    6e34:	strls	r4, [r0], #-514	; 0xfffffdfe
    6e38:			; <UNDEFINED> instruction: 0x47a06b3c
    6e3c:	blls	b3278 <_ZdlPv@@Base+0xa79b4>
    6e40:	bmi	21eef4 <_ZdlPv@@Base+0x213630>
    6e44:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    6e48:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6e4c:	subsmi	r9, sl, r5, lsl #22
    6e50:	andlt	sp, r6, r2, lsl #2
    6e54:	ldrhhi	lr, [r0, #141]!	; 0x8d
    6e58:	svc	0x0030f7fb
    6e5c:	andeq	sl, r1, r6, asr r0
    6e60:	strdeq	r0, [r0], -ip
    6e64:	andeq	sl, r1, r2, lsl r0
    6e68:	strdlt	fp, [r7], r0
    6e6c:			; <UNDEFINED> instruction: 0x461d4e15
    6e70:	blge	d9ecc <_ZdlPv@@Base+0xce608>
    6e74:	movwls	r4, #1150	; 0x47e
    6e78:	strmi	sl, [pc], -r4, lsl #22
    6e7c:			; <UNDEFINED> instruction: 0x46165934
    6e80:	strls	r6, [r5], #-2084	; 0xfffff7dc
    6e84:	streq	pc, [r0], #-79	; 0xffffffb1
    6e88:			; <UNDEFINED> instruction: 0xf7ff4604
    6e8c:	msrlt	SPSR_irq, r7
    6e90:	ldrtmi	r9, [r3], -r4, lsl #20
    6e94:	strmi	r6, [r1], -r6, lsr #16
    6e98:	strtmi	r9, [r0], -r1, lsl #14
    6e9c:	bls	eb6a4 <_ZdlPv@@Base+0xdfde0>
    6ea0:			; <UNDEFINED> instruction: 0x47a06b34
    6ea4:	blls	1332e0 <_ZdlPv@@Base+0x127a1c>
    6ea8:	bmi	21ef5c <_ZdlPv@@Base+0x213698>
    6eac:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    6eb0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6eb4:	subsmi	r9, sl, r5, lsl #22
    6eb8:	andlt	sp, r7, r1, lsl #2
    6ebc:			; <UNDEFINED> instruction: 0xf7fbbdf0
    6ec0:	svclt	0x0000eefe
    6ec4:	andeq	r9, r1, r4, ror #31
    6ec8:	strdeq	r0, [r0], -ip
    6ecc:	andeq	r9, r1, sl, lsr #31
    6ed0:	blle	1912d8 <_ZdlPv@@Base+0x185a14>
    6ed4:	addmi	r6, fp, #12779520	; 0xc30000
    6ed8:	stmvs	r3, {r0, r1, r8, sl, fp, ip, lr, pc}
    6edc:	eoreq	pc, r1, r3, asr r8	; <UNPREDICTABLE>
    6ee0:	andcs	r4, r0, r0, ror r7
    6ee4:	svclt	0x00004770
    6ee8:			; <UNDEFINED> instruction: 0x460bb530
    6eec:	addlt	r4, r3, pc, lsl #26
    6ef0:	strmi	r4, [r4], -pc, lsl #20
    6ef4:	stmiapl	sl!, {r0, r2, r3, r4, r5, r6, sl, lr}
    6ef8:	orrslt	r6, sl, r2, lsl r8
    6efc:	tstls	r1, sp, lsl #16
    6f00:	stmdapl	sp!, {r0, r2, r3, r8, fp, lr}
    6f04:	stmdavs	r8!, {r0, r3, r4, r5, r6, sl, lr}
    6f08:	blx	ff042f24 <_ZdlPv@@Base+0xff037660>
    6f0c:	stmdbmi	fp, {r0, r8, r9, fp, ip, pc}
    6f10:	stmdavs	r8!, {r1, r5, r9, sl, lr}
    6f14:			; <UNDEFINED> instruction: 0xf0054479
    6f18:	stmdavs	r8!, {r0, r3, r4, r5, r7, r9, fp, ip, sp, lr, pc}
    6f1c:	svc	0x0080f7fb
    6f20:	mcr	7, 5, pc, cr2, cr11, {7}	; <UNPREDICTABLE>
    6f24:	stmiapl	sp!, {r0, r1, r9, fp, lr}
    6f28:	svclt	0x0000e7f1
    6f2c:	andeq	r9, r1, r4, ror #30
    6f30:	andeq	r0, r0, r0, lsr #2
    6f34:	andeq	r0, r0, r0, asr #2
    6f38:	andeq	r7, r0, r4, lsl r3
    6f3c:	andeq	r7, r0, ip, lsl #6
    6f40:	svclt	0x00004770
    6f44:	andcs	fp, r0, #240, 8	; 0xf0000000
    6f48:	orrvs	r6, r2, pc, lsl #16
    6f4c:	ldmib	r1, {r1, r3, r7, r8, fp, sp, lr}^
    6f50:	orrvs	r6, r2, r1, lsl #10
    6f54:	andmi	lr, r3, #3424256	; 0x344000
    6f58:	strvc	lr, [r0], -r0, asr #19
    6f5c:	strpl	lr, [r2], #-2496	; 0xfffff640
    6f60:	ldflte	f6, [r0], #8
    6f64:	svclt	0x00004770
    6f68:	stmdavs	sl, {r0, r1, fp, sp, lr}
    6f6c:			; <UNDEFINED> instruction: 0xd10e4293
    6f70:	blcs	d5b7c <_ZdlPv@@Base+0xca2b8>
    6f74:	ldm	pc, {r1, r2, r3, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    6f78:	andeq	pc, ip, #3
    6f7c:	stmdavs	r2, {r2, r3, r8, r9, fp, ip}^
    6f80:	addsmi	r6, sl, #4915200	; 0x4b0000
    6f84:	stmvs	r2, {r0, r1, r8, ip, lr, pc}
    6f88:	addsmi	r6, sl, #9109504	; 0x8b0000
    6f8c:	andcs	sp, r0, r7, lsl r0
    6f90:	stmdavs	r2, {r4, r5, r6, r8, r9, sl, lr}^
    6f94:	addsmi	r6, sl, #4915200	; 0x4b0000
    6f98:	stmvs	r2, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    6f9c:	addsmi	r6, sl, #9109504	; 0x8b0000
    6fa0:	stmiavs	r0, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    6fa4:	bne	ff0212d8 <_ZdlPv@@Base+0xff015a14>
    6fa8:			; <UNDEFINED> instruction: 0xf080fab0
    6fac:	ldrbmi	r0, [r0, -r0, asr #18]!
    6fb0:	stmdavs	fp, {r6, fp, sp, lr}^
    6fb4:	blx	fec0dabc <_ZdlPv@@Base+0xfec021f8>
    6fb8:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    6fbc:	stmiavs	r2, {r4, r5, r6, r8, r9, sl, lr}^
    6fc0:	addsmi	r6, sl, #13303808	; 0xcb0000
    6fc4:	stmdbvs	r0, {r0, r1, r5, r6, r7, r8, ip, lr, pc}
    6fc8:	bne	ff0213fc <_ZdlPv@@Base+0xff015b38>
    6fcc:			; <UNDEFINED> instruction: 0xf080fab0
    6fd0:	ldrbmi	r0, [r0, -r0, asr #18]!
    6fd4:	ldrbmi	r2, [r0, -r1]!
    6fd8:			; <UNDEFINED> instruction: 0xf7ffb508
    6fdc:	blx	fec46ef8 <_ZdlPv@@Base+0xfec3b634>
    6fe0:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    6fe4:	svclt	0x0000bd08
    6fe8:	ldmib	r0, {r0, r1, r9, sl, lr}^
    6fec:	andvs	r0, sl, r0, lsl #4
    6ff0:	umaalvs	r6, sl, sl, r8
    6ff4:	ldrdvs	r6, [sl], sl
    6ff8:	sbcvs	r6, fp, fp, lsl r9
    6ffc:	svclt	0x00004770
    7000:	andvs	r2, r3, r0, lsl #6
    7004:	svclt	0x00004770
    7008:	strcs	fp, [r3], #-1040	; 0xfffffbf0
    700c:			; <UNDEFINED> instruction: 0xf64f6004
    7010:	adcmi	r7, r1, #-16777216	; 0xff000000
    7014:	strtmi	fp, [r1], -r8, lsr #30
    7018:	subvs	r4, r1, r2, lsr #5
    701c:	strtmi	fp, [r2], -r8, lsr #30
    7020:	svclt	0x002842a3
    7024:			; <UNDEFINED> instruction: 0xf85d4623
    7028:	stmib	r0, {r2, r8, r9, fp, lr}^
    702c:	ldrbmi	r2, [r0, -r2, lsl #6]!
    7030:	strcs	fp, [r1], #-1040	; 0xfffffbf0
    7034:			; <UNDEFINED> instruction: 0xf64f6004
    7038:	adcmi	r7, r1, #-16777216	; 0xff000000
    703c:	strtmi	fp, [r1], -r8, lsr #30
    7040:	subvs	r4, r1, r2, lsr #5
    7044:	strtmi	fp, [r2], -r8, lsr #30
    7048:	svclt	0x002842a3
    704c:			; <UNDEFINED> instruction: 0xf85d4623
    7050:	stmib	r0, {r2, r8, r9, fp, lr}^
    7054:	ldrbmi	r2, [r0, -r2, lsl #6]!
    7058:	strcs	fp, [r2], #-1072	; 0xfffffbd0
    705c:			; <UNDEFINED> instruction: 0xf64f6004
    7060:	adcmi	r7, r1, #-16777216	; 0xff000000
    7064:	svclt	0x00289d02
    7068:	adcmi	r4, r2, #34603008	; 0x2100000
    706c:	strtmi	fp, [r2], -r8, lsr #30
    7070:	stmib	r0, {r0, r1, r5, r7, r9, lr}^
    7074:	svclt	0x00281201
    7078:	adcmi	r4, ip, #36700160	; 0x2300000
    707c:	strtmi	fp, [ip], -r8, lsr #30
    7080:	strcc	lr, [r3], #-2496	; 0xfffff640
    7084:			; <UNDEFINED> instruction: 0x4770bc30
    7088:	mvnsvc	pc, #82837504	; 0x4f00000
    708c:			; <UNDEFINED> instruction: 0xf04f4299
    7090:	andvs	r0, r2, r4, lsl #4
    7094:	ldrmi	fp, [r9], -r8, lsr #30
    7098:	ldrbmi	r6, [r0, -r1, asr #32]!
    709c:	svcmi	0x00f0e92d
    70a0:	andvs	fp, r1, r3, lsl #1
    70a4:			; <UNDEFINED> instruction: 0xf8df7851
    70a8:	stmdbcs	r3!, {r5, r7, lr, pc}
    70ac:	ldrbtmi	r9, [ip], #1
    70b0:	mrrcne	15, 1, fp, r7, cr5
    70b4:			; <UNDEFINED> instruction: 0xf04f1c97
    70b8:			; <UNDEFINED> instruction: 0xf04f0e02
    70bc:	blcs	a8d4 <__printf_chk@plt+0x7a44>
    70c0:	bmi	8bb1b4 <_ZdlPv@@Base+0x8af8f0>
    70c4:			; <UNDEFINED> instruction: 0xf85c2601
    70c8:	andcs	r8, r0, #2
    70cc:	ldmibcc	pc!, {r0, r1, r2, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    70d0:			; <UNDEFINED> instruction: 0xf8194615
    70d4:	tsteq	r4, r1, lsl #30
    70d8:	eorseq	pc, r0, #164, 2	; 0x29
    70dc:	ldrsbtlt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    70e0:			; <UNDEFINED> instruction: 0xf818440a
    70e4:			; <UNDEFINED> instruction: 0xf1baa001
    70e8:	eorle	r0, r8, r0, lsl #30
    70ec:	andeq	pc, fp, ip, asr r8	; <UNPREDICTABLE>
    70f0:	andge	pc, r1, r0, lsl r8	; <UNPREDICTABLE>
    70f4:	svceq	0x0000f1ba
    70f8:			; <UNDEFINED> instruction: 0xf8dfd10d
    70fc:			; <UNDEFINED> instruction: 0xf1a4a058
    7100:	strmi	r0, [sl], #-599	; 0xfffffda9
    7104:			; <UNDEFINED> instruction: 0xf85c3c37
    7108:			; <UNDEFINED> instruction: 0xf810000a
    710c:			; <UNDEFINED> instruction: 0xf1baa001
    7110:	andle	r0, r0, r0, lsl #30
    7114:	strcc	r1, [r1, #-2146]	; 0xfffff79e
    7118:	bicsle	r4, sl, lr, lsr #11
    711c:	svceq	0x0002f1be
    7120:	bl	bb52c <_ZdlPv@@Base+0xafc68>
    7124:	stmdbls	r1, {r1, r9, sp}
    7128:	strtmi	r4, [pc], #-670	; 7130 <__printf_chk@plt+0x42a0>
    712c:	eorcs	pc, r6, r1, asr #16
    7130:	andeq	pc, r1, #-2147483647	; 0x80000001
    7134:	ldrmi	sp, [r6], -r1
    7138:			; <UNDEFINED> instruction: 0xf04fe7c7
    713c:	ldrbmi	r0, [r0], -r1, lsl #20
    7140:	pop	{r0, r1, ip, sp, pc}
    7144:	svclt	0x00008ff0
    7148:	andeq	r9, r1, sl, lsr #27
    714c:	andeq	r0, r0, r8, ror r1
    7150:	andeq	r0, r0, r0, asr r1
    7154:	andeq	r0, r0, r8, asr #2
    7158:	strmi	r2, [sl], -r3, lsl #6
    715c:			; <UNDEFINED> instruction: 0xf7ff4619
    7160:	svclt	0x0000bf9d
    7164:	movwcs	r4, #13834	; 0x360a
    7168:			; <UNDEFINED> instruction: 0xf7ff2101
    716c:	svclt	0x0000bf97
    7170:	movwcs	r4, #17930	; 0x460a
    7174:			; <UNDEFINED> instruction: 0xf7ff2102
    7178:	svclt	0x0000bf91
    717c:	movwcs	r4, #5642	; 0x160a
    7180:			; <UNDEFINED> instruction: 0xf7ff2104
    7184:	svclt	0x0000bf8b
    7188:	stmdavs	r4, {r4, r5, r6, r7, sl, ip, sp, pc}
    718c:	stccs	12, cr3, [r3], {1}
    7190:	ldm	pc, {r0, r4, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    7194:	strne	pc, [r8, #-4]
    7198:	stmdavs	r0, {r3, r6, r9}^
    719c:			; <UNDEFINED> instruction: 0x6018bcf0
    71a0:	andvs	r6, r8, r0, lsl r0
    71a4:	stmdavs	r5, {r4, r5, r6, r8, r9, sl, lr}^
    71a8:	ldrbtvc	pc, [pc], #1615	; 71b0 <__printf_chk@plt+0x4320>	; <UNPREDICTABLE>
    71ac:	andvs	r1, sp, r5, ror #22
    71b0:	bne	18613bc <_ZdlPv@@Base+0x1855af8>
    71b4:	stmiavs	r2, {r0, r4, sp, lr}^
    71b8:	andsvs	r1, ip, r4, lsr #21
    71bc:			; <UNDEFINED> instruction: 0x4770bcf0
    71c0:			; <UNDEFINED> instruction: 0xf64f6905
    71c4:	stmdavs	r7, {r0, r1, r2, r3, r4, r5, r6, r7, sl, ip, sp, lr}^
    71c8:	streq	pc, [r1], -r8, asr #4
    71cc:			; <UNDEFINED> instruction: 0x0c05eba4
    71d0:	streq	pc, [r0], -r8, asr #5
    71d4:			; <UNDEFINED> instruction: 0xf70cfb07
    71d8:	strgt	pc, [r7, -r6, lsr #23]
    71dc:	ldrbcc	lr, [r7, #2821]	; 0xb05
    71e0:	svclt	0x009442a5
    71e4:	blne	94df80 <_ZdlPv@@Base+0x9426bc>
    71e8:	stmdbvs	r1, {r0, r2, r3, sp, lr}
    71ec:	bne	19e1408 <_ZdlPv@@Base+0x19d5b44>
    71f0:			; <UNDEFINED> instruction: 0xf507fb05
    71f4:	strvc	pc, [r5, #-2982]	; 0xfffff45a
    71f8:	bicscc	lr, r5, r1, lsl #22
    71fc:	svclt	0x009442a1
    7200:	blne	84db8c <_ZdlPv@@Base+0x8422c8>
    7204:	ldmib	r0, {r0, r4, sp, lr}^
    7208:	bne	180f61c <_ZdlPv@@Base+0x1803d58>
    720c:	vqdmulh.s<illegal width 8>	d15, d0, d2
    7210:	andeq	pc, r2, #169984	; 0x29800
    7214:	sbcscc	lr, r2, #1024	; 0x400
    7218:	svclt	0x009442a2
    721c:	blne	90dcb4 <_ZdlPv@@Base+0x9023f0>
    7220:	ldcllt	0, cr6, [r0], #112	; 0x70
    7224:	stmdavs	r4, {r4, r5, r6, r8, r9, sl, lr}^
    7228:	stmvs	r1, {r2, r3, sp, lr}
    722c:			; <UNDEFINED> instruction: 0x6011bcf0
    7230:	andsvs	r6, sl, r2, asr #17
    7234:	stmdbmi	r3, {r4, r5, r6, r8, r9, sl, lr}
    7238:	addvc	pc, r0, pc, asr #8
    723c:	ldrbtmi	fp, [r9], #-3312	; 0xfffff310
    7240:	mrclt	7, 2, APSR_nzcv, cr2, cr15, {7}
    7244:	andeq	r7, r0, lr
    7248:	stmdavs	r4, {r4, r5, r6, r7, sl, ip, sp, pc}
    724c:	stccs	12, cr3, [r3], {1}
    7250:	ldm	pc, {r0, r4, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    7254:	movwne	pc, #45060	; 0xb004	; <UNPREDICTABLE>
    7258:	stmdavs	r0, {r0, r1, r6, r9}^
    725c:			; <UNDEFINED> instruction: 0xf5c0bcf0
    7260:	rscscc	r4, pc, pc, ror r0	; <UNPREDICTABLE>
    7264:	andsvs	r6, r0, r8, lsl r0
    7268:	ldrbmi	r6, [r0, -r8]!
    726c:	andvs	r6, ip, r4, asr #16
    7270:	ldcllt	8, cr6, [r0], #516	; 0x204
    7274:	stmiavs	r2, {r0, r4, sp, lr}^
    7278:			; <UNDEFINED> instruction: 0x4770601a
    727c:			; <UNDEFINED> instruction: 0xf64f6905
    7280:	stmdavs	r7, {r0, r1, r2, r3, r4, r5, r6, r7, sl, ip, sp, lr}^
    7284:	streq	pc, [r1], -r8, asr #4
    7288:			; <UNDEFINED> instruction: 0x0c05eba4
    728c:	streq	pc, [r0], -r8, asr #5
    7290:			; <UNDEFINED> instruction: 0xf70cfb07
    7294:	strgt	pc, [r7, -r6, lsr #23]
    7298:	ldrbcc	lr, [r7, #2821]	; 0xb05
    729c:	svclt	0x002842a5
    72a0:	andvs	r4, sp, r5, lsr #12
    72a4:	stmvs	r5, {r0, r8, fp, sp, lr}
    72a8:	blx	14dc4e <_ZdlPv@@Base+0x14238a>
    72ac:	blx	fe9c46d2 <_ZdlPv@@Base+0xfe9b8e0e>
    72b0:	bl	646cc <_ZdlPv@@Base+0x58e08>
    72b4:	adcmi	r3, r1, #1073741877	; 0x40000035
    72b8:	strtmi	fp, [r1], -r8, lsr #30
    72bc:	ldmib	r0, {r0, r4, sp, lr}^
    72c0:	bne	fe80bad4 <_ZdlPv@@Base+0xfe800210>
    72c4:			; <UNDEFINED> instruction: 0xf100fb01
    72c8:	smlatbeq	r1, r6, fp, pc	; <UNPREDICTABLE>
    72cc:	sbcscc	lr, r1, #2048	; 0x800
    72d0:	svclt	0x002842a2
    72d4:	andsvs	r4, sl, r2, lsr #12
    72d8:			; <UNDEFINED> instruction: 0x4770bcf0
    72dc:			; <UNDEFINED> instruction: 0xf64f6845
    72e0:	blne	19646e4 <_ZdlPv@@Base+0x1958e20>
    72e4:	stmvs	r1, {r0, r2, r3, sp, lr}
    72e8:	andsvs	r1, r1, r1, ror #20
    72ec:	bne	fe9215fc <_ZdlPv@@Base+0xfe915d38>
    72f0:	ldcllt	0, cr6, [r0], #112	; 0x70
    72f4:	stmdbmi	r3, {r4, r5, r6, r8, r9, sl, lr}
    72f8:	andsne	pc, pc, r0, asr #4
    72fc:	ldrbtmi	fp, [r9], #-3312	; 0xfffff310
    7300:	ldcllt	7, cr15, [r2, #1020]!	; 0x3fc
    7304:	andeq	r6, r0, lr, asr #30
    7308:	mvnsmi	lr, #737280	; 0xb4000
    730c:	stmdavs	r0, {r2, r9, sl, lr}
    7310:			; <UNDEFINED> instruction: 0xf8dd460d
    7314:	ldrmi	r8, [r6], -r0, lsr #32
    7318:	ldrmi	r3, [pc], -r1, lsl #16
    731c:	vadd.i8	d2, d0, d3
    7320:	ldm	pc, {r0, r1, r2, r4, r7, pc}^	; <UNPREDICTABLE>
    7324:	cdpcc	0, 0, cr15, cr14, cr0, {0}
    7328:	movwcs	r0, #585	; 0x249
    732c:	eorsvs	r6, r3, fp, lsr r0
    7330:	stmdavs	r3!, {r0, r1, r3, sp, lr}^
    7334:	cmnmi	pc, #817889280	; 0x30c00000	; <UNPREDICTABLE>
    7338:			; <UNDEFINED> instruction: 0xf8c833ff
    733c:	pop	{ip, sp}
    7340:	ldmib	r4, {r3, r4, r5, r6, r7, r8, r9, pc}^
    7344:			; <UNDEFINED> instruction: 0xf64f2002
    7348:	stmdavs	r3!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, fp, ip, sp, lr}^
    734c:	svclt	0x00284293
    7350:	addsmi	r4, r8, #19922944	; 0x1300000
    7354:	ldrmi	fp, [r8], -r8, lsr #30
    7358:			; <UNDEFINED> instruction: 0xf8c84548
    735c:	rsbsle	r0, r0, r0
    7360:	bl	fea614f4 <_ZdlPv@@Base+0xfea55c30>
    7364:	bne	60776c <_ZdlPv@@Base+0x5fbea8>
    7368:	andmi	lr, r0, r0, asr #23
    736c:	stcl	7, cr15, [r6], #1004	; 0x3ec
    7370:			; <UNDEFINED> instruction: 0xf8d86028
    7374:	stmiavs	r0!, {ip, sp}
    7378:	smlatbeq	r3, r9, fp, lr
    737c:	bl	ff00de84 <_ZdlPv@@Base+0xff0025c0>
    7380:			; <UNDEFINED> instruction: 0xf7fb4000
    7384:	ldrsbtvs	lr, [r0], -ip
    7388:	ldrdcc	pc, [r0], -r8
    738c:	bl	fea61714 <_ZdlPv@@Base+0xfea55e50>
    7390:	bne	ff0077a4 <_ZdlPv@@Base+0xfeffbee0>
    7394:	andmi	lr, r0, r0, asr #23
    7398:	ldcl	7, cr15, [r0], {251}	; 0xfb
    739c:	pop	{r3, r4, r5, sp, lr}
    73a0:	stmdavs	r3!, {r3, r4, r5, r6, r7, r8, r9, pc}^
    73a4:	stmiavs	r3!, {r0, r1, r3, sp, lr}
    73a8:	stmiavs	r3!, {r0, r1, r4, r5, sp, lr}^
    73ac:	stmdbvs	r3!, {r0, r1, r3, r4, r5, sp, lr}
    73b0:	andcc	pc, r0, r8, asr #17
    73b4:	mvnshi	lr, #12386304	; 0xbd0000
    73b8:	andne	lr, r2, #212, 18	; 0x350000
    73bc:	ldmibvc	pc!, {r0, r1, r2, r3, r6, r9, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    73c0:	bl	fea61554 <_ZdlPv@@Base+0xfea55c90>
    73c4:	bl	fea477d0 <_ZdlPv@@Base+0xfea3bf0c>
    73c8:	bl	fea47bd8 <_ZdlPv@@Base+0xfea3c314>
    73cc:	addsmi	r0, r9, #201326592	; 0xc000000
    73d0:	ldrmi	fp, [r9], -r8, lsr #30
    73d4:	svclt	0x0028428a
    73d8:	strbmi	r4, [sl, #-1546]	; 0xfffff9f6
    73dc:	andcs	pc, r0, r8, asr #17
    73e0:	stmdavs	r0!, {r0, r1, r2, r3, r5, ip, lr, pc}^
    73e4:	smlatbeq	r2, r9, fp, lr
    73e8:	mvnsvc	pc, #1862270976	; 0x6f000000
    73ec:	bl	fe818434 <_ZdlPv@@Base+0xfe80cb70>
    73f0:			; <UNDEFINED> instruction: 0xf5a04000
    73f4:	ldrmi	r3, [r8], #-255	; 0xffffff01
    73f8:	stc	7, cr15, [r0], #1004	; 0x3ec
    73fc:	rscsvc	pc, pc, #1862270976	; 0x6f000000
    7400:	stmiavs	r3!, {r3, r5, sp, lr}
    7404:	ldrdeq	pc, [r0], -r8
    7408:	smlatbeq	r0, r9, fp, lr
    740c:	bl	fe818474 <_ZdlPv@@Base+0xfe80cbb0>
    7410:			; <UNDEFINED> instruction: 0xf5a04000
    7414:	ldrmi	r3, [r0], #-255	; 0xffffff01
    7418:	ldc	7, cr15, [r0], {251}	; 0xfb
    741c:	stmiavs	r3!, {r4, r5, sp, lr}^
    7420:	ldrbtvc	pc, [pc], #1135	; 7428 <__printf_chk@plt+0x4598>	; <UNPREDICTABLE>
    7424:	ldrdeq	pc, [r0], -r8
    7428:	smlatbeq	r0, r9, fp, lr
    742c:	bl	fe818494 <_ZdlPv@@Base+0xfe80cbd0>
    7430:			; <UNDEFINED> instruction: 0xf5a04000
    7434:	strtmi	r3, [r0], #-255	; 0xffffff01
    7438:	stc	7, cr15, [r0], {251}	; 0xfb
    743c:	pop	{r3, r4, r5, sp, lr}
    7440:			; <UNDEFINED> instruction: 0xf64f83f8
    7444:	strdvs	r7, [fp], -pc	; <UNPREDICTABLE>
    7448:	eorsvs	r6, fp, r3, lsr r0
    744c:	mvnshi	lr, #12386304	; 0xbd0000
    7450:	vmla.i8	d20, d0, d3
    7454:	pop	{r0, r4, r6, ip}
    7458:	ldrbtmi	r4, [r9], #-1016	; 0xfffffc08
    745c:	stcllt	7, cr15, [r4, #-1020]	; 0xfffffc04
    7460:	strdeq	r6, [r0], -r2
    7464:	ldrbtlt	r6, [r0], #-2051	; 0xfffff7fd
    7468:	blcs	d6074 <_ZdlPv@@Base+0xca7b0>
    746c:	ldm	pc, {r1, r2, r4, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    7470:	andcs	pc, r6, r3
    7474:	stmdavs	r3, {r1, r2, r3, r4, r5, r9}^
    7478:	andvs	fp, fp, r0, ror ip
    747c:	stmvs	r5, {r4, r5, r6, r8, r9, sl, lr}
    7480:	strbcs	pc, [r3], #576	; 0x240	; <UNPREDICTABLE>
    7484:	ldrbcs	r6, [lr], r3, asr #16
    7488:	blx	12179a <_ZdlPv@@Base+0x115ed6>
    748c:	strbcs	pc, [r7, #-5]	; <UNPREDICTABLE>
    7490:	movweq	pc, #15110	; 0x3b06	; <UNPREDICTABLE>
    7494:	ldrbpl	pc, [r3], #1604	; 0x644	; <UNPREDICTABLE>
    7498:	strbteq	pc, [r2], #-705	; 0xfffffd3f	; <UNPREDICTABLE>
    749c:	rscsvc	pc, pc, pc, asr #12
    74a0:	movwcc	pc, #11013	; 0x2b05	; <UNPREDICTABLE>
    74a4:	movwcs	pc, #15268	; 0x3ba4	; <UNPREDICTABLE>
    74a8:	bl	fe836670 <_ZdlPv@@Base+0xfe82adac>
    74ac:	mulvs	fp, r3, r3
    74b0:	stmvs	r4, {r4, r5, r6, r8, r9, sl, lr}
    74b4:	biccs	pc, r3, #64, 4
    74b8:	ldrbcs	r6, [lr, #2114]	; 0x842
    74bc:	blx	d0de2 <_ZdlPv@@Base+0xc551e>
    74c0:	stmiavs	r4, {r2, r8, r9, ip, sp, lr, pc}^
    74c4:	andcc	pc, r2, #5120	; 0x1400
    74c8:	ldrbpl	pc, [r3, #1604]	; 0x644	; <UNPREDICTABLE>
    74cc:	strbeq	pc, [r2, #-705]!	; 0xfffffd3f	; <UNPREDICTABLE>
    74d0:			; <UNDEFINED> instruction: 0xf64f6903
    74d4:	bne	ff0e38d8 <_ZdlPv@@Base+0xff0d8014>
    74d8:	andcs	pc, r4, #6144	; 0x1800
    74dc:	andmi	pc, r2, #168960	; 0x29400
    74e0:	bl	fe8366a8 <_ZdlPv@@Base+0xfe82ade4>
    74e4:	blx	cbf36 <_ZdlPv@@Base+0xc0672>
    74e8:	andvs	pc, fp, r2, lsl #6
    74ec:	stmvs	r6, {r4, r5, r6, r8, r9, sl, lr}
    74f0:	strbcs	pc, [r3], #576	; 0x240	; <UNPREDICTABLE>
    74f4:	ldrbcs	r6, [lr, #2115]	; 0x843
    74f8:	blx	12180a <_ZdlPv@@Base+0x115f46>
    74fc:	strbcs	pc, [r7], #-6	; <UNPREDICTABLE>
    7500:	movweq	pc, #15109	; 0x3b05	; <UNPREDICTABLE>
    7504:	sbcspl	pc, r3, r4, asr #12
    7508:	rsbeq	pc, r2, r1, asr #5
    750c:	movwcc	pc, #11012	; 0x2b04	; <UNPREDICTABLE>
    7510:	blx	fe8366da <_ZdlPv@@Base+0xfe82ae16>
    7514:	ldmibeq	fp, {r0, r1, r8, r9, sp}
    7518:	ldrbmi	r6, [r0, -fp]!
    751c:	vst2.8	{d20,d22}, [pc], r3
    7520:	ldcllt	0, cr7, [r0], #-724	; 0xfffffd2c
    7524:			; <UNDEFINED> instruction: 0xf7ff4479
    7528:	svclt	0x0000bcdf
    752c:	andeq	r6, r0, r8, lsr #26
    7530:			; <UNDEFINED> instruction: 0x4604b530
    7534:	andscs	fp, lr, r9, lsl #1
    7538:	bl	fe44552c <_ZdlPv@@Base+0xfe439c68>
    753c:	strmi	r6, [r5], -r3, lsr #16
    7540:	stmdale	r5!, {r2, r8, r9, fp, sp}
    7544:			; <UNDEFINED> instruction: 0xf003e8df
    7548:	stclvs	3, cr0, [r2, #-232]	; 0xffffff18
    754c:	ldc	0, cr0, [r4, #156]	; 0x9c
    7550:	andscs	r4, lr, #12288	; 0x3000
    7554:	tstcs	r1, ip, lsr fp
    7558:	bpl	c2bb0 <_ZdlPv@@Base+0xb72ec>
    755c:	mrc	4, 5, r4, cr8, cr11, {3}
    7560:	vldr	d4, [r4, #272]	; 0x110
    7564:	strtmi	r6, [r8], -r1, lsl #20
    7568:	blvc	d82bec <_ZdlPv@@Base+0xd77328>
    756c:	blpl	1183054 <_ZdlPv@@Base+0x1177790>
    7570:	blvs	11c3058 <_ZdlPv@@Base+0x11b7794>
    7574:	blcc	202f8c <_ZdlPv@@Base+0x1f76c8>
    7578:	blmi	202f94 <_ZdlPv@@Base+0x1f76d0>
    757c:	blpl	202f9c <_ZdlPv@@Base+0x1f76d8>
    7580:	blcc	142bbc <_ZdlPv@@Base+0x1372f8>
    7584:	blmi	c2bc0 <_ZdlPv@@Base+0xb72fc>
    7588:	blpl	42bc4 <_ZdlPv@@Base+0x37300>
    758c:	mrrc	7, 15, pc, r4, cr11	; <UNPREDICTABLE>
    7590:	andlt	r4, r9, r8, lsr #12
    7594:	ldc	13, cr11, [r4, #192]	; 0xc0
    7598:	andscs	r7, lr, #4096	; 0x1000
    759c:	tstcs	r1, fp, lsr #22
    75a0:	blpl	a02c24 <_ZdlPv@@Base+0x9f7360>
    75a4:	mrc	4, 5, r4, cr8, cr11, {3}
    75a8:			; <UNDEFINED> instruction: 0xee877b47
    75ac:	vstr	d6, [sp, #20]
    75b0:			; <UNDEFINED> instruction: 0xf7fb6b00
    75b4:	strtmi	lr, [r8], -r2, asr #24
    75b8:	ldclt	0, cr11, [r0, #-36]!	; 0xffffffdc
    75bc:	ldrbtmi	r4, [fp], #-2852	; 0xfffff4dc
    75c0:	eorvs	ip, r8, r3, lsl #22
    75c4:	rsbvs	r4, r9, r8, lsr #12
    75c8:	ldclt	0, cr11, [r0, #-36]!	; 0xffffffdc
    75cc:	bcc	142c24 <_ZdlPv@@Base+0x137360>
    75d0:	blmi	80fe50 <_ZdlPv@@Base+0x80458c>
    75d4:	ldfs	f2, [r4, #4]
    75d8:	ldrbtmi	r4, [fp], #-2563	; 0xfffff5fd
    75dc:	bpl	c2c34 <_ZdlPv@@Base+0xb7370>
    75e0:	bvs	82c38 <_ZdlPv@@Base+0x77374>
    75e4:	blcc	11030cc <_ZdlPv@@Base+0x10f7808>
    75e8:	blvc	582c6c <_ZdlPv@@Base+0x5773a8>
    75ec:	blvs	11c30d4 <_ZdlPv@@Base+0x11b7810>
    75f0:	blmi	11430d8 <_ZdlPv@@Base+0x1137814>
    75f4:	blpl	11830dc <_ZdlPv@@Base+0x1177818>
    75f8:	blcs	20300c <_ZdlPv@@Base+0x1f7748>
    75fc:	blcc	203014 <_ZdlPv@@Base+0x1f7750>
    7600:	blmi	20301c <_ZdlPv@@Base+0x1f7758>
    7604:	blpl	203024 <_ZdlPv@@Base+0x1f7760>
    7608:	blcs	1c2c44 <_ZdlPv@@Base+0x1b7380>
    760c:	blcc	142c48 <_ZdlPv@@Base+0x137384>
    7610:	blmi	c2c4c <_ZdlPv@@Base+0xb7388>
    7614:	blpl	42c50 <_ZdlPv@@Base+0x3738c>
    7618:	stc	7, cr15, [lr], {251}	; 0xfb
    761c:	andlt	r4, r9, r8, lsr #12
    7620:	ldc	13, cr11, [r4, #192]	; 0xc0
    7624:	andscs	r4, lr, #12288	; 0x3000
    7628:	tstcs	r1, fp, lsl #22
    762c:	bpl	c2c84 <_ZdlPv@@Base+0xb73c0>
    7630:	mrc	4, 5, r4, cr8, cr11, {3}
    7634:	vldr	d4, [r4, #272]	; 0x110
    7638:	ldr	r6, [r4, r1, lsl #20]
    763c:	andhi	pc, r0, pc, lsr #7
    7640:	andeq	r0, r0, r0
    7644:	rscmi	pc, pc, r0, ror #31
    7648:	andeq	r6, r0, r4, lsr sp
    764c:	andeq	r6, r0, r4, lsr #26
    7650:			; <UNDEFINED> instruction: 0x00006cb2
    7654:	andeq	r6, r0, lr, asr #25
    7658:	andeq	r6, r0, r8, asr #24
    765c:	svcmi	0x00f0e92d
    7660:	stmibmi	r3, {r0, r3, r7, ip, sp, pc}
    7664:	stmmi	r3, {sl, sp}
    7668:	stceq	0, cr15, [r1], {79}	; 0x4f
    766c:	ldrbtmi	r4, [r9], #-2946	; 0xfffff47e
    7670:	ldrbtmi	r4, [r8], #-3458	; 0xfffff27e
    7674:	andlt	pc, r8, #14614528	; 0xdf0000
    7678:	ldrbtmi	r4, [sp], #-1147	; 0xfffffb85
    767c:	ldrbtmi	r9, [fp], #1287	; 0x507
    7680:	andvc	pc, r4, #268435456	; 0x10000000
    7684:			; <UNDEFINED> instruction: 0xf50b4f7f
    7688:	andls	r7, r2, #532480	; 0x82000
    768c:	andvc	pc, r4, #0, 4
    7690:			; <UNDEFINED> instruction: 0xf6039203
    7694:	blls	1c7eac <_ZdlPv@@Base+0x1bc5e8>
    7698:			; <UNDEFINED> instruction: 0xf50b447f
    769c:			; <UNDEFINED> instruction: 0xf50b7601
    76a0:	vmla.i8	<illegal reg q3.5>, <illegal reg q5.5>, <illegal reg q0.5>
    76a4:	vrshl.s8	d4, d4, d11
    76a8:			; <UNDEFINED> instruction: 0xf6035804
    76ac:	strls	r1, [r6, -r4, lsl #6]
    76b0:	vhsub.s8	d9, d11, d4
    76b4:	movwls	r6, #22276	; 0x5704
    76b8:	blgt	1057ec <_ZdlPv@@Base+0xf9f28>
    76bc:			; <UNDEFINED> instruction: 0xf0349700
    76c0:	cmnle	ip, pc, ror r3
    76c4:			; <UNDEFINED> instruction: 0xf7fb9101
    76c8:	stmdbls	r1, {r3, r5, r8, r9, fp, sp, lr, pc}
    76cc:	stmdavs	r2, {r0, r1, r5, r6}
    76d0:	andscs	pc, r4, r2, lsr r8	; <UNPREDICTABLE>
    76d4:	addvs	pc, r0, #301989888	; 0x12000000
    76d8:	andcs	fp, r1, #28, 30	; 0x70
    76dc:	andcs	pc, r0, sl, lsl #17
    76e0:			; <UNDEFINED> instruction: 0xf88ad101
    76e4:	stmdavs	r2, {sp}
    76e8:			; <UNDEFINED> instruction: 0xf4125ad2
    76ec:	svclt	0x000e7280
    76f0:	andcs	r7, r1, #50	; 0x32
    76f4:	stmdavs	r2, {r1, r4, r5, ip, sp, lr}
    76f8:			; <UNDEFINED> instruction: 0xf4125ad2
    76fc:	svclt	0x000e7200
    7700:	andcs	pc, r0, r9, lsl #17
    7704:			; <UNDEFINED> instruction: 0xf8892201
    7708:			; <UNDEFINED> instruction: 0xf1a42000
    770c:	bcs	247fd4 <_ZdlPv@@Base+0x23c710>
    7710:	adchi	pc, sl, r0, asr #4
    7714:	eorvc	r2, sl, r0, lsl #4
    7718:	bpl	ff4a1728 <_ZdlPv@@Base+0xff495e64>
    771c:	addpl	pc, r0, #301989888	; 0x12000000
    7720:	addhi	pc, sp, r0, asr #32
    7724:	ldrdgt	pc, [r0, #-143]!	; 0xffffff71
    7728:	vqshl.s8	q2, q14, q14
    772c:			; <UNDEFINED> instruction: 0xf80c7c04
    7730:	stmdavs	r2, {r2, sp}
    7734:			; <UNDEFINED> instruction: 0xf4125ad2
    7738:			; <UNDEFINED> instruction: 0xf0405200
    773c:			; <UNDEFINED> instruction: 0xf8888089
    7740:	stmdavs	r2, {sp}
    7744:			; <UNDEFINED> instruction: 0xf0125ad2
    7748:	cmnle	ip, r4, lsl #4
    774c:	teqgt	ip, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
    7750:			; <UNDEFINED> instruction: 0xf60c44fc
    7754:			; <UNDEFINED> instruction: 0xf80c0c04
    7758:	stmdavs	r2, {r2, sp}
    775c:			; <UNDEFINED> instruction: 0xf0125ad2
    7760:	cmnle	r8, r8, lsl #4
    7764:	eorsvc	r9, sl, r0, lsl #30
    7768:	bpl	ff4a1778 <_ZdlPv@@Base+0xff495eb4>
    776c:	cfstrsmi	mvf15, [r0], {18}
    7770:			; <UNDEFINED> instruction: 0xf8dfd14a
    7774:	ldrbtmi	lr, [lr], #284	; 0x11c
    7778:	andne	pc, r4, #14680064	; 0xe00000
    777c:	andgt	pc, r4, r2, lsl #16
    7780:	cdppl	8, 13, cr6, cr2, cr2, {0}
    7784:	svclt	0x00a42a00
    7788:	cfmadd32cs	mvax0, mvfx15, mvfx4, mvfx14
    778c:	andgt	pc, r4, lr, lsl #16
    7790:	stmdavs	r2, {r1, r5, r6, r8, r9, fp, ip, lr, pc}
    7794:			; <UNDEFINED> instruction: 0xf10a3401
    7798:	strcc	r0, [r1], -r1, lsl #20
    779c:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    77a0:	bpl	ff4d4bac <_ZdlPv@@Base+0xff4c92e8>
    77a4:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    77a8:	vmlsl.u8	<illegal reg q12.5>, d3, d0
    77ac:			; <UNDEFINED> instruction: 0xf80b0340
    77b0:			; <UNDEFINED> instruction: 0xf0343f01
    77b4:			; <UNDEFINED> instruction: 0xf102037f
    77b8:	andls	r0, r0, #268435456	; 0x10000000
    77bc:	svcls	0x0002d082
    77c0:	andcs	pc, r4, #1048576	; 0x100000
    77c4:	stceq	6, cr15, [r4], {1}
    77c8:	andne	pc, r4, r1, lsl #12
    77cc:	strtpl	r2, [r3], #768	; 0x300
    77d0:	andcc	pc, ip, r4, lsl #16
    77d4:	strbpl	r9, [r3, #2560]!	; 0xa00
    77d8:	strcc	r5, [r1], #-1059	; 0xfffffbdd
    77dc:	svcvc	0x0080f5b4
    77e0:	blcc	857f0 <_ZdlPv@@Base+0x79f2c>
    77e4:	blcc	85814 <_ZdlPv@@Base+0x79f50>
    77e8:	blcc	85808 <_ZdlPv@@Base+0x79f44>
    77ec:	blcc	85818 <_ZdlPv@@Base+0x79f54>
    77f0:	blcc	8580c <_ZdlPv@@Base+0x79f48>
    77f4:	blcc	8581c <_ZdlPv@@Base+0x79f58>
    77f8:			; <UNDEFINED> instruction: 0xf80b9200
    77fc:			; <UNDEFINED> instruction: 0xf47f3f01
    7800:	andlt	sl, r9, lr, asr pc
    7804:	svchi	0x00f0e8bd
    7808:	andcs	r9, r1, #5, 30
    780c:	stmdavs	r2, {r1, r3, r4, r5, r8, sl, ip, lr}
    7810:	bcs	1f360 <_ZdlPv@@Base+0x13a9c>
    7814:	bls	1fe49c <_ZdlPv@@Base+0x1f2bd8>
    7818:	stceq	0, cr15, [r0], {79}	; 0x4f
    781c:	andcs	pc, r4, #2097152	; 0x200000
    7820:	andgt	pc, r4, r2, lsl #16
    7824:	svcls	0x0004e7b5
    7828:	ldrpl	r2, [sl, #-513]!	; 0xfffffdff
    782c:	bpl	ff4a183c <_ZdlPv@@Base+0xff495f78>
    7830:	andeq	pc, r8, #18
    7834:	svcls	0x0000d096
    7838:	eorsvc	r2, sl, r1, lsl #4
    783c:	svcls	0x0003e794
    7840:	ldrpl	r2, [sl, #-513]!	; 0xfffffdff
    7844:	bpl	ff4a1854 <_ZdlPv@@Base+0xff495f90>
    7848:	andpl	pc, r0, #301989888	; 0x12000000
    784c:	svcge	0x0077f43f
    7850:			; <UNDEFINED> instruction: 0xf8882201
    7854:	ldrb	r2, [r4, -r0]!
    7858:			; <UNDEFINED> instruction: 0xf04f9a06
    785c:			; <UNDEFINED> instruction: 0xf6020c01
    7860:			; <UNDEFINED> instruction: 0xf8022204
    7864:	ldr	ip, [r4, r4]
    7868:	eorvc	r2, sl, r1, lsl #4
    786c:	svclt	0x0000e754
    7870:	andeq	ip, r1, r2, asr #17
    7874:			; <UNDEFINED> instruction: 0x0001c8be
    7878:			; <UNDEFINED> instruction: 0x0001c8b8
    787c:			; <UNDEFINED> instruction: 0x0001c8b6
    7880:			; <UNDEFINED> instruction: 0x0001c8b2
    7884:	muleq	r1, r8, r8
    7888:	andeq	ip, r1, r8, lsl #16
    788c:	andeq	ip, r1, r0, ror #15
    7890:			; <UNDEFINED> instruction: 0x0001c7ba
    7894:			; <UNDEFINED> instruction: 0xf1001e43
    7898:	strdcs	r0, [r0, -pc]
    789c:	svcne	0x0001f803
    78a0:			; <UNDEFINED> instruction: 0xd1fb4293
    78a4:	svclt	0x00004770
    78a8:			; <UNDEFINED> instruction: 0xf1001e43
    78ac:	strdcs	r0, [r0, -pc]
    78b0:	svcne	0x0001f803
    78b4:			; <UNDEFINED> instruction: 0xd1fb4293
    78b8:	svclt	0x00004770
    78bc:	mcrne	4, 2, fp, cr3, cr0, {0}
    78c0:	ldrbteq	pc, [pc], #256	; 78c8 <__printf_chk@plt+0x4a38>	; <UNPREDICTABLE>
    78c4:			; <UNDEFINED> instruction: 0xf8032200
    78c8:	adcmi	r2, r3, #1, 30
    78cc:	stmdavc	fp, {r0, r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    78d0:	andcs	fp, r1, #-1073741814	; 0xc000000a
    78d4:			; <UNDEFINED> instruction: 0xf81154c2
    78d8:	blcs	174e4 <_ZdlPv@@Base+0xbc20>
    78dc:			; <UNDEFINED> instruction: 0xf85dd1fa
    78e0:	ldrbmi	r4, [r0, -r4, lsl #22]!
    78e4:	mcrne	4, 2, fp, cr3, cr0, {0}
    78e8:	ldrbteq	pc, [pc], #256	; 78f0 <__printf_chk@plt+0x4a60>	; <UNPREDICTABLE>
    78ec:			; <UNDEFINED> instruction: 0xf8032200
    78f0:	adcmi	r2, r3, #1, 30
    78f4:	stmdavc	fp, {r0, r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    78f8:	andcs	fp, r1, #-1073741814	; 0xc000000a
    78fc:			; <UNDEFINED> instruction: 0xf81154c2
    7900:	blcs	1750c <_ZdlPv@@Base+0xbc48>
    7904:			; <UNDEFINED> instruction: 0xf85dd1fa
    7908:	ldrbmi	r4, [r0, -r4, lsl #22]!
    790c:	svclt	0x00004770
    7910:	stmdbcc	r1, {r4, r5, sl, ip, sp, pc}
    7914:	strvc	pc, [r0], #1280	; 0x500
    7918:	strcs	r4, [r1, #-1539]	; 0xfffff9fd
    791c:	svccs	0x0001f811
    7920:	andsvc	fp, sp, r2, lsl #2
    7924:	adcmi	r3, r3, #67108864	; 0x4000000
    7928:	ldfltd	f5, [r0], #-992	; 0xfffffc20
    792c:	svclt	0x00004770
    7930:	ldrbtmi	r4, [fp], #-2822	; 0xfffff4fa
    7934:	stmdblt	r3, {r0, r1, r3, r4, fp, sp, lr}^
    7938:	addlt	fp, r3, r0, lsl #10
    793c:			; <UNDEFINED> instruction: 0xf7ff9001
    7940:	stmdals	r1, {r0, r2, r3, r7, r9, sl, fp, ip, sp, lr, pc}
    7944:			; <UNDEFINED> instruction: 0xf85db003
    7948:	ldrbmi	pc, [r0, -r4, lsl #22]!	; <UNPREDICTABLE>
    794c:	strdeq	ip, [r1], -lr
    7950:	andvs	r2, r3, r1, lsl #6
    7954:	addvs	fp, r1, r9, lsl #2
    7958:	stmdbmi	r2, {r4, r5, r6, r8, r9, sl, lr}
    795c:	addvs	r4, r1, r9, ror r4
    7960:	svclt	0x00004770
    7964:	andeq	r6, r0, r8, ror r9
    7968:	andvs	r2, r2, r0, lsl #4
    796c:	svclt	0x00004770
    7970:	addvs	r2, r1, r3, lsl #4
    7974:	ldrbmi	r6, [r0, -r2]!
    7978:	addvs	r2, r1, r4, lsl #4
    797c:	ldrbmi	r6, [r0, -r2]!
    7980:	andvc	r2, r1, #536870912	; 0x20000000
    7984:	ldrbmi	r6, [r0, -r2]!
    7988:	sfm	f2, 4, [r0, #20]
    798c:	andvs	r0, r2, r2, lsl #22
    7990:	svclt	0x00004770
    7994:	blx	fec2199c <_ZdlPv@@Base+0xfec160d8>
    7998:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    799c:	svclt	0x00004770
    79a0:	ldrblt	r6, [r0, #-2051]!	; 0xfffff7fd
    79a4:			; <UNDEFINED> instruction: 0x4c193b01
    79a8:	blcs	118ba0 <_ZdlPv@@Base+0x10d2dc>
    79ac:	ldm	pc, {r0, r2, r3, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    79b0:	strne	pc, [lr], -r3
    79b4:	andeq	r2, r3, lr, lsl r8
    79b8:	ldmib	r0, {r0, r2, r4, r8, sl, fp, lr}^
    79bc:	ldmdbmi	r5, {r1, r8, r9, sp}
    79c0:	ldrbtmi	r5, [r9], #-2400	; 0xfffff6a0
    79c4:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    79c8:			; <UNDEFINED> instruction: 0xf0046800
    79cc:	blmi	436f50 <_ZdlPv@@Base+0x42b68c>
    79d0:	stmiapl	r3!, {r7, fp, sp, lr}^
    79d4:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    79d8:			; <UNDEFINED> instruction: 0xf7fb6819
    79dc:	blmi	3362b0 <_ZdlPv@@Base+0x32a9ec>
    79e0:	stmiapl	r3!, {r9, fp, ip, sp, lr}^
    79e4:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    79e8:			; <UNDEFINED> instruction: 0xf7fb6819
    79ec:	stmvs	r0, {r0, r1, r4, r5, r6, r8, fp, ip, sp, pc}
    79f0:	blx	ff4c3a04 <_ZdlPv@@Base+0xff4b8140>
    79f4:	stmiapl	r3!, {r1, r2, r8, r9, fp, lr}^
    79f8:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    79fc:			; <UNDEFINED> instruction: 0xf7fb6819
    7a00:	stmvs	r0, {r0, r5, r9, fp, ip, sp, pc}
    7a04:	blx	c3a1a <_ZdlPv@@Base+0xb8156>
    7a08:	ldcllt	7, cr14, [r0, #-976]!	; 0xfffffc30
    7a0c:			; <UNDEFINED> instruction: 0x000194b0
    7a10:	andeq	r0, r0, r0, asr #2
    7a14:	andeq	r6, r0, sl, lsl r9
    7a18:	svcmi	0x00f0e92d
    7a1c:	ldcmi	0, cr11, [r5, #-524]!	; 0xfffffdf4
    7a20:	movwls	r4, #5636	; 0x1604
    7a24:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, sl, lr}
    7a28:			; <UNDEFINED> instruction: 0x4698d05d
    7a2c:			; <UNDEFINED> instruction: 0xf8134603
    7a30:			; <UNDEFINED> instruction: 0xb3200b01
    7a34:	ldrdls	pc, [r0], #143	; 0x8f
    7a38:			; <UNDEFINED> instruction: 0xf8df460e
    7a3c:	ldrmi	fp, [r7], -r0, asr #1
    7a40:	ldrsbtge	pc, [ip], pc	; <UNPREDICTABLE>
    7a44:	ldrbtmi	r4, [fp], #1273	; 0x4f9
    7a48:	stmdacs	r5!, {r1, r3, r4, r5, r6, r7, sl, lr}
    7a4c:	stmdavc	r3!, {r2, r4, r5, r8, ip, lr, pc}^
    7a50:	blcc	954a60 <_ZdlPv@@Base+0x94919c>
    7a54:	stmdale	r9, {r1, r2, r3, r8, r9, fp, sp}
    7a58:			; <UNDEFINED> instruction: 0xf003e8df
    7a5c:	stmdaeq	r8, {r0, r1, r2, r5, fp}
    7a60:	stmdaeq	r8, {r3, fp}
    7a64:	stmdaeq	r8, {r3, fp}
    7a68:	andseq	r1, r4, r1, lsr #22
    7a6c:	rsbscs	r4, r8, r9, asr #12
    7a70:	blx	ec5a74 <_ZdlPv@@Base+0xeba1b0>
    7a74:			; <UNDEFINED> instruction: 0xf8134623
    7a78:	stmdacs	r0, {r0, r8, r9, fp}
    7a7c:	andlt	sp, r3, r5, ror #3
    7a80:	svchi	0x00f0e8bd
    7a84:	ldrdcc	pc, [r0], -r8
    7a88:	strbmi	fp, [r0], -fp, ror #3
    7a8c:			; <UNDEFINED> instruction: 0xff88f7ff
    7a90:	ldmdavs	fp!, {r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    7a94:			; <UNDEFINED> instruction: 0x4638b313
    7a98:			; <UNDEFINED> instruction: 0xff82f7ff
    7a9c:	ldmdavs	r3!, {r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    7aa0:			; <UNDEFINED> instruction: 0x4630b1b3
    7aa4:			; <UNDEFINED> instruction: 0xff7cf7ff
    7aa8:	blmi	5c1a40 <_ZdlPv@@Base+0x5b617c>
    7aac:	stmiapl	fp!, {r0, r2, r5, sp}^
    7ab0:			; <UNDEFINED> instruction: 0xf7fb6819
    7ab4:			; <UNDEFINED> instruction: 0xe7dde956
    7ab8:			; <UNDEFINED> instruction: 0x461c4a12
    7abc:	ldmdavs	r9, {r0, r1, r3, r5, r7, fp, ip, lr}
    7ac0:	stmdb	sl, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7ac4:			; <UNDEFINED> instruction: 0x4659e7d6
    7ac8:			; <UNDEFINED> instruction: 0xf7ff2074
    7acc:	ldrb	pc, [ip, sp, lsl #20]	; <UNPREDICTABLE>
    7ad0:	rsbcs	r4, ip, sp, lsl #18
    7ad4:			; <UNDEFINED> instruction: 0xf7ff4479
    7ad8:	strb	pc, [r2, r7, lsl #20]!	; <UNPREDICTABLE>
    7adc:	rsbscs	r4, r0, r1, asr r6
    7ae0:	blx	c5ae4 <_ZdlPv@@Base+0xba220>
    7ae4:	stmdbmi	r9, {r0, r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    7ae8:	ldrbtmi	r2, [r9], #-98	; 0xffffff9e
    7aec:			; <UNDEFINED> instruction: 0xf9fcf7ff
    7af0:	cdple	8, 15, cr7, cr15, cr3, {1}
    7af4:	andeq	r9, r1, r4, lsr r4
    7af8:	muleq	r0, ip, r8
    7afc:	muleq	r0, sl, r8
    7b00:	muleq	r0, r8, r8
    7b04:	andeq	r0, r0, r0, asr #2
    7b08:	andeq	r6, r0, ip, lsl #16
    7b0c:	strdeq	r6, [r0], -r6	; <UNPREDICTABLE>
    7b10:	svcmi	0x00f0e92d
    7b14:	mcrrmi	0, 8, fp, r4, cr5
    7b18:			; <UNDEFINED> instruction: 0xf8df4617
    7b1c:	bicsmi	ip, r2, #16, 2
    7b20:	svceq	0x00d2447c
    7b24:	stmdacs	r0, {r1, r2, r3, r4, r9, sl, lr}
    7b28:	sadd16mi	fp, r3, r4
    7b2c:			; <UNDEFINED> instruction: 0xf8542300
    7b30:	ldmib	sp, {r2, r3, ip, lr}^
    7b34:	ldmib	sp, {r1, r2, r3, r8, fp, pc}^
    7b38:	strls	sl, [r2, #-2832]	; 0xfffff4f0
    7b3c:	bls	99358 <_ZdlPv@@Base+0x8da94>
    7b40:	ldmdavs	r2, {r0, r1, r8, ip, pc}
    7b44:	subsle	r2, r9, r0, lsl #20
    7b48:	movwls	r4, #10297	; 0x2839
    7b4c:	stmdapl	r4!, {r0, r3, r4, r5, r8, fp, lr}
    7b50:	stmdavs	r0!, {r0, r3, r4, r5, r6, sl, lr}
    7b54:	ldc2	0, cr15, [sl], {4}
    7b58:	orrlt	r9, r3, r2, lsl #22
    7b5c:	blcs	b65c10 <_ZdlPv@@Base+0xb5a34c>
    7b60:	stmdavc	fp!, {r0, r1, r8, ip, lr, pc}^
    7b64:			; <UNDEFINED> instruction: 0x4d34b90b
    7b68:	blls	d8d64 <_ZdlPv@@Base+0xcd4a0>
    7b6c:	blcs	21bf4 <_ZdlPv@@Base+0x16330>
    7b70:	ldmdbmi	r2!, {r1, r2, r3, r6, ip, lr, pc}
    7b74:	strls	r4, [r0, -sl, lsr #12]
    7b78:			; <UNDEFINED> instruction: 0xf0044479
    7b7c:	stmdavs	r1!, {r0, r1, r2, r7, sl, fp, ip, sp, lr, pc}
    7b80:			; <UNDEFINED> instruction: 0xf7fb2020
    7b84:	mvnslt	lr, lr, ror #17
    7b88:			; <UNDEFINED> instruction: 0xd1272e02
    7b8c:	andcs	r4, ip, #44, 16	; 0x2c0000
    7b90:	tstcs	r1, r3, lsr #16
    7b94:			; <UNDEFINED> instruction: 0xf7fb4478
    7b98:	stmdavs	r1!, {r1, r3, r5, r6, r7, fp, sp, lr, pc}
    7b9c:			; <UNDEFINED> instruction: 0xf7fb2020
    7ba0:	ldrbmi	lr, [fp], -r0, ror #17
    7ba4:			; <UNDEFINED> instruction: 0x46494652
    7ba8:			; <UNDEFINED> instruction: 0xf7ff4640
    7bac:	stmdavs	r1!, {r0, r2, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    7bb0:			; <UNDEFINED> instruction: 0xf7fb200a
    7bb4:	stmdavs	r0!, {r1, r2, r4, r6, r7, fp, sp, lr, pc}
    7bb8:	ldmdb	r2!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7bbc:	pop	{r0, r2, ip, sp, pc}
    7bc0:			; <UNDEFINED> instruction: 0xf0004ff0
    7bc4:	ldmdami	pc, {r0, r1, r3, r5, r6, r7, fp, ip, sp, pc}	; <UNPREDICTABLE>
    7bc8:	stmdavs	r3!, {r0, r8, sp}
    7bcc:	ldrbtmi	r2, [r8], #-520	; 0xfffffdf8
    7bd0:	stmia	ip, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7bd4:	eorcs	r6, r0, r1, lsr #16
    7bd8:	stmia	r2, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7bdc:			; <UNDEFINED> instruction: 0x4652465b
    7be0:	strbmi	r4, [r0], -r9, asr #12
    7be4:			; <UNDEFINED> instruction: 0xff18f7ff
    7be8:	andcs	r6, sl, r1, lsr #16
    7bec:	ldm	r8!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7bf0:	andlt	r6, r5, r0, lsr #16
    7bf4:	svcmi	0x00f0e8bd
    7bf8:	ldmdblt	r0, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7bfc:	blmi	336050 <_ZdlPv@@Base+0x32a78c>
    7c00:	strb	r5, [r0, r4, ror #17]
    7c04:	stmiapl	r4!, {r1, r3, r8, r9, fp, lr}^
    7c08:	blcs	b65cbc <_ZdlPv@@Base+0xb5a3f8>
    7c0c:	str	sp, [r8, sp, lsr #3]!
    7c10:	ldrtmi	r4, [fp], -sp, lsl #18
    7c14:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
    7c18:	ldc2	0, cr15, [r8], #-16
    7c1c:	eorcs	r6, r0, r1, lsr #16
    7c20:	ldm	lr, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7c24:	svclt	0x0000e7af
    7c28:	andeq	r9, r1, r8, lsr r3
    7c2c:	andeq	r0, r0, r0, lsr #2
    7c30:	andeq	r0, r0, r0, asr #2
    7c34:			; <UNDEFINED> instruction: 0x000067b4
    7c38:	andeq	r6, r0, r0, lsl #4
    7c3c:	muleq	r0, r0, r7
    7c40:	andeq	r6, r0, r8, lsl #15
    7c44:	andeq	r6, r0, lr, asr r7
    7c48:	strdeq	r6, [r0], -lr
    7c4c:			; <UNDEFINED> instruction: 0x4605b5f0
    7c50:	strmi	r4, [lr], -lr, lsl #24
    7c54:	ldrmi	r4, [r7], -lr, lsl #16
    7c58:	ldrbtmi	r4, [ip], #-2318	; 0xfffff6f2
    7c5c:	ldrsbt	pc, [r8], -pc	; <UNPREDICTABLE>
    7c60:	strtmi	fp, [r2], -r7, lsl #1
    7c64:	ldmdapl	r0, {r2, r3, r4, r7, r9, sl, lr}
    7c68:	ldmdapl	r2, {r0, r8, r9, sp}^
    7c6c:	andmi	pc, lr, r4, asr r8	; <UNPREDICTABLE>
    7c70:	andls	r6, r5, #65536	; 0x10000
    7c74:	stmdavs	r2!, {r0, r2, fp, ip, pc}
    7c78:	stmib	sp, {fp, sp, lr}^
    7c7c:	stmib	sp, {r1, sl, fp, ip, sp, lr}^
    7c80:			; <UNDEFINED> instruction: 0xf7ff5600
    7c84:	andlt	pc, r7, r5, asr #30
    7c88:	svclt	0x0000bdf0
    7c8c:	strdeq	r9, [r1], -lr
    7c90:	andeq	r0, r0, r0, ror r1
    7c94:	andeq	r0, r0, r0, ror #2
    7c98:	andeq	r0, r0, r4, lsl r1
    7c9c:			; <UNDEFINED> instruction: 0x4605b5f0
    7ca0:	strmi	r4, [lr], -lr, lsl #24
    7ca4:	ldrmi	r4, [r7], -lr, lsl #16
    7ca8:	ldrbtmi	r4, [ip], #-2318	; 0xfffff6f2
    7cac:	ldrsbt	pc, [r8], -pc	; <UNPREDICTABLE>
    7cb0:	strtmi	fp, [r2], -r7, lsl #1
    7cb4:	ldmdapl	r0, {r2, r3, r4, r7, r9, sl, lr}
    7cb8:	ldmdapl	r2, {r8, r9, sp}^
    7cbc:	andmi	pc, lr, r4, asr r8	; <UNPREDICTABLE>
    7cc0:	andls	r6, r5, #65536	; 0x10000
    7cc4:	stmdavs	r2!, {r0, r2, fp, ip, pc}
    7cc8:	stmib	sp, {fp, sp, lr}^
    7ccc:	stmib	sp, {r1, sl, fp, ip, sp, lr}^
    7cd0:			; <UNDEFINED> instruction: 0xf7ff5600
    7cd4:	andlt	pc, r7, sp, lsl pc	; <UNPREDICTABLE>
    7cd8:	svclt	0x0000bdf0
    7cdc:	andeq	r9, r1, lr, lsr #3
    7ce0:	andeq	r0, r0, r0, ror r1
    7ce4:	andeq	r0, r0, r0, ror #2
    7ce8:	andeq	r0, r0, r4, lsl r1
    7cec:			; <UNDEFINED> instruction: 0x4605b5f0
    7cf0:	strmi	r4, [lr], -lr, lsl #24
    7cf4:	ldrmi	r4, [r7], -lr, lsl #16
    7cf8:	ldrbtmi	r4, [ip], #-2318	; 0xfffff6f2
    7cfc:	ldrsbt	pc, [r8], -pc	; <UNPREDICTABLE>
    7d00:	strtmi	fp, [r2], -r7, lsl #1
    7d04:	ldmdapl	r0, {r2, r3, r4, r7, r9, sl, lr}
    7d08:	ldmdapl	r2, {r1, r8, r9, sp}^
    7d0c:	andmi	pc, lr, r4, asr r8	; <UNPREDICTABLE>
    7d10:	andls	r6, r5, #65536	; 0x10000
    7d14:	stmdavs	r2!, {r0, r2, fp, ip, pc}
    7d18:	stmib	sp, {fp, sp, lr}^
    7d1c:	stmib	sp, {r1, sl, fp, ip, sp, lr}^
    7d20:			; <UNDEFINED> instruction: 0xf7ff5600
    7d24:	strdlt	pc, [r7], -r5
    7d28:	svclt	0x0000bdf0
    7d2c:	andeq	r9, r1, lr, asr r1
    7d30:	andeq	r0, r0, r0, ror r1
    7d34:	andeq	r0, r0, r0, ror #2
    7d38:	andeq	r0, r0, r4, lsl r1
    7d3c:	addlt	fp, r5, r0, lsr r5
    7d40:	strpl	lr, [r8], #-2525	; 0xfffff623
    7d44:	strmi	r9, [sl], -r0, lsl #4
    7d48:	stmib	sp, {r8, sp}^
    7d4c:	movwcs	r3, #5377	; 0x1501
    7d50:			; <UNDEFINED> instruction: 0xf7ff9403
    7d54:	ldrdlt	pc, [r5], -sp
    7d58:	svclt	0x0000bd30
    7d5c:	addlt	fp, r5, r0, lsr r5
    7d60:	strpl	lr, [r8], #-2525	; 0xfffff623
    7d64:	movwcs	r9, #769	; 0x301
    7d68:	strmi	r9, [sl], -r0, lsl #4
    7d6c:	ldrmi	r9, [r9], -r2, lsl #10
    7d70:			; <UNDEFINED> instruction: 0xf7ff9403
    7d74:	andlt	pc, r5, sp, asr #29
    7d78:	svclt	0x0000bd30
    7d7c:	addlt	fp, r5, r0, lsr r5
    7d80:	strpl	lr, [r8], #-2525	; 0xfffff623
    7d84:	strmi	r9, [sl], -r0, lsl #4
    7d88:	stmib	sp, {r8, sp}^
    7d8c:	movwcs	r3, #9473	; 0x2501
    7d90:			; <UNDEFINED> instruction: 0xf7ff9403
    7d94:			; <UNDEFINED> instruction: 0xb005febd
    7d98:	svclt	0x0000bd30
    7d9c:	strlt	r2, [r8, #-3]
    7da0:	svc	0x004af7fa
    7da4:	andeq	r0, r0, r0
    7da8:	svclt	0x00004770
    7dac:	ldrblt	r6, [r8, #2945]!	; 0xb81
    7db0:	blmi	9121b8 <_ZdlPv@@Base+0x9068f4>
    7db4:	blvs	10995d4 <_ZdlPv@@Base+0x108dd10>
    7db8:			; <UNDEFINED> instruction: 0xf103447b
    7dbc:	andvs	r0, r3, r8, lsl #6
    7dc0:	strcs	sp, [r0], #-3340	; 0xfffff2f4
    7dc4:	blx	15125e <_ZdlPv@@Base+0x14599a>
    7dc8:	strcc	r2, [r1], #-772	; 0xfffffcfc
    7dcc:	tstlt	r8, r8, lsl sl
    7dd0:	svc	0x0096f7fa
    7dd4:	ldrdcs	lr, [sp, -r6]
    7dd8:	lfmle	f4, 2, [r4], #644	; 0x284
    7ddc:			; <UNDEFINED> instruction: 0x4610b112
    7de0:	svc	0x008ef7fa
    7de4:	strdlt	r6, [r8, -r0]
    7de8:	svc	0x008af7fa
    7dec:			; <UNDEFINED> instruction: 0xb18868b0
    7df0:	vrshl.s8	d18, d0, d0
    7df4:	stmdbpl	r4, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr}^
    7df8:			; <UNDEFINED> instruction: 0x4620b134
    7dfc:			; <UNDEFINED> instruction: 0xf00368e4
    7e00:	stccs	13, cr15, [r0], {97}	; 0x61
    7e04:	ldmvs	r0!, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    7e08:	adcsmi	r3, sp, #4, 10	; 0x1000000
    7e0c:	strdlt	sp, [r8, -r3]
    7e10:	svc	0x0076f7fa
    7e14:	tstlt	r8, r0, ror r9
    7e18:	svc	0x0072f7fa
    7e1c:	ldrhlt	r6, [r8, #-144]	; 0xffffff70
    7e20:	svc	0x006ef7fa
    7e24:	stmdavs	r3!, {r3, sp, lr, pc}
    7e28:	ldrtvs	r6, [r3], #-2208	; 0xfffff760
    7e2c:			; <UNDEFINED> instruction: 0xf7fab108
    7e30:	strtmi	lr, [r0], -r8, ror #30
    7e34:	stc2l	0, cr15, [r6, #-12]
    7e38:	stccs	12, cr6, [r0], {52}	; 0x34
    7e3c:			; <UNDEFINED> instruction: 0x4630d1f3
    7e40:	svclt	0x0000bdf8
    7e44:	andeq	r8, r1, r0, ror lr
    7e48:			; <UNDEFINED> instruction: 0x4604b510
    7e4c:			; <UNDEFINED> instruction: 0xffaef7ff
    7e50:			; <UNDEFINED> instruction: 0xf0034620
    7e54:			; <UNDEFINED> instruction: 0x4620fd37
    7e58:	svclt	0x0000bd10
    7e5c:	mvnsmi	lr, sp, lsr #18
    7e60:			; <UNDEFINED> instruction: 0x460c1e16
    7e64:	svclt	0x00cc4680
    7e68:	movwcs	r2, #769	; 0x301
    7e6c:	svclt	0x00b42900
    7e70:			; <UNDEFINED> instruction: 0xf0032300
    7e74:	movtlt	r0, #13057	; 0x3301
    7e78:	orrslt	r4, ip, r0, lsr #12
    7e7c:	ldrbvc	lr, [r6, #2822]	; 0xb06
    7e80:	svceq	0x0000f1b8
    7e84:	strbeq	lr, [r5, #-2639]!	; 0xfffff5b1
    7e88:			; <UNDEFINED> instruction: 0xf06fdb0e
    7e8c:	strtmi	r4, [r1], -r0
    7e90:			; <UNDEFINED> instruction: 0xf7fa1b40
    7e94:	strbmi	lr, [r0, #-3936]	; 0xfffff0a0
    7e98:	blx	23eb16 <_ZdlPv@@Base+0x233252>
    7e9c:	ldrtmi	r5, [r1], -r4
    7ea0:	svc	0x0058f7fa
    7ea4:	ldrhhi	lr, [r0, #141]!	; 0x8d
    7ea8:	andmi	pc, r0, r5, asr #3
    7eac:			; <UNDEFINED> instruction: 0xf7fa4621
    7eb0:			; <UNDEFINED> instruction: 0xf1c8ef46
    7eb4:	addmi	r0, r7, #0, 14
    7eb8:	blx	23df5e <_ZdlPv@@Base+0x23269a>
    7ebc:	ldrtmi	pc, [r1], -r4	; <UNPREDICTABLE>
    7ec0:			; <UNDEFINED> instruction: 0xf7fa1b40
    7ec4:	pop	{r3, r6, r8, r9, sl, fp, sp, lr, pc}
    7ec8:	ldmdbmi	sp, {r4, r5, r6, r7, r8, pc}
    7ecc:	ldrbtmi	r2, [r9], #-234	; 0xffffff16
    7ed0:			; <UNDEFINED> instruction: 0xf80af7ff
    7ed4:	mcr	7, 0, lr, cr7, cr0, {6}
    7ed8:			; <UNDEFINED> instruction: 0xeeb88a90
    7edc:	vmls.f64	d6, d23, d23
    7ee0:			; <UNDEFINED> instruction: 0xeeb84a90
    7ee4:	vnmul.f64	d7, d22, d23
    7ee8:	vmla.f64	d6, d7, d7
    7eec:			; <UNDEFINED> instruction: 0xeeb86a90
    7ef0:			; <UNDEFINED> instruction: 0xee865be7
    7ef4:	vmov.f64	d7, #101	; 0x3f280000  0.6562500
    7ef8:	vadd.f64	d6, d7, d0
    7efc:	vmov.f64	d23, #214	; 0xbeb00000 -0.3437500
    7f00:	vnmla.f64	d7, d23, d7
    7f04:	pop	{r4, r7, r9, fp}
    7f08:	fltdz	f7, r8
    7f0c:			; <UNDEFINED> instruction: 0xeeb88a90
    7f10:	vmls.f64	d6, d23, d23
    7f14:			; <UNDEFINED> instruction: 0xeeb84a90
    7f18:	vnmul.f64	d7, d22, d23
    7f1c:	vmla.f64	d6, d7, d7
    7f20:			; <UNDEFINED> instruction: 0xeeb86a90
    7f24:			; <UNDEFINED> instruction: 0xee865be7
    7f28:	vmov.f64	d7, #101	; 0x3f280000  0.6562500
    7f2c:	vadd.f64	d6, d7, d0
    7f30:	vcvtr.s32.f64	s15, d6
    7f34:	vnmla.f64	d7, d23, d7
    7f38:	pop	{r4, r7, r9, fp}
    7f3c:	svclt	0x000081f0
    7f40:	andeq	r6, r0, sl, ror #8
    7f44:	mrcne	5, 0, fp, cr7, cr8, {7}
    7f48:	strcs	fp, [r1], #-4044	; 0xfffff034
    7f4c:	cfmulsne	mvf2, mvf14, mvf0
    7f50:	streq	pc, [r1, #-4]
    7f54:	svclt	0x00d8460c
    7f58:	stmdbcs	r0, {r8, sl, sp}
    7f5c:			; <UNDEFINED> instruction: 0x2100bfb4
    7f60:	tsteq	r1, r5	; <UNPREDICTABLE>
    7f64:	stmdblt	r1!, {r0, r2, r9, sl, lr}
    7f68:	rscscs	r4, ip, r9, lsl r9
    7f6c:			; <UNDEFINED> instruction: 0xf7fe4479
    7f70:			; <UNDEFINED> instruction: 0x4620ffbb
    7f74:	cdp	3, 0, cr11, cr7, cr12, {1}
    7f78:	vstrcs	s10, [r0, #-576]	; 0xfffffdc0
    7f7c:	blcc	4c3600 <_ZdlPv@@Base+0x4b7d3c>
    7f80:	blmi	ffa03a68 <_ZdlPv@@Base+0xff9f81a4>
    7f84:	bmi	fe4437a8 <_ZdlPv@@Base+0xfe437ee4>
    7f88:	blvc	ffa03a70 <_ZdlPv@@Base+0xff9f81ac>
    7f8c:	blmi	203824 <_ZdlPv@@Base+0x1f7f60>
    7f90:	bvc	fe4437b4 <_ZdlPv@@Base+0xfe437ef0>
    7f94:	blpl	ffa03a7c <_ZdlPv@@Base+0xff9f81b8>
    7f98:	bvs	fe4437bc <_ZdlPv@@Base+0xfe437ef8>
    7f9c:	blvs	ffa03a84 <_ZdlPv@@Base+0xff9f81c0>
    7fa0:	blvc	1839b8 <_ZdlPv@@Base+0x1780f4>
    7fa4:	blpl	1039c4 <_ZdlPv@@Base+0xf8100>
    7fa8:	blvs	43a88 <_ZdlPv@@Base+0x381c4>
    7fac:	blvc	183850 <_ZdlPv@@Base+0x177f8c>
    7fb0:	cdp	15, 3, cr11, cr7, cr12, {5}
    7fb4:	vadd.f64	d7, d7, d6
    7fb8:	vcvtr.s32.f64	s15, d6
    7fbc:	vnmla.f64	d7, d23, d7
    7fc0:			; <UNDEFINED> instruction: 0xbdf80a90
    7fc4:	andhi	pc, r0, pc, lsr #7
    7fc8:	andeq	r0, r0, r0
    7fcc:	addmi	r4, pc, r0
    7fd0:	andeq	r6, r0, ip, asr #7
    7fd4:			; <UNDEFINED> instruction: 0x4604b538
    7fd8:	bmi	4dac28 <_ZdlPv@@Base+0x4cf364>
    7fdc:	stmdavc	r1, {r0, r1, r3, r4, r5, r6, sl, lr}
    7fe0:	stclpl	8, cr5, [fp], #-628	; 0xfffffd8c
    7fe4:			; <UNDEFINED> instruction: 0xf814b123
    7fe8:	stclpl	15, cr3, [fp], #4
    7fec:	mvnsle	r2, r0, lsl #22
    7ff0:			; <UNDEFINED> instruction: 0xf7fa4620
    7ff4:	stmdane	r3!, {r2, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    7ff8:	stmdble	sl, {r0, r1, r5, r7, r9, lr}
    7ffc:	and	r4, r1, sl, lsl r6
    8000:	mulle	sl, r4, r2
    8004:	bcc	59858 <_ZdlPv@@Base+0x4df94>
    8008:	stcne	8, cr15, [r1], {19}
    800c:	stmdbcs	r0, {r0, r3, r5, r6, sl, fp, ip, lr}
    8010:	andcs	sp, r0, #-2147483587	; 0x8000003d
    8014:	andsvc	r4, sl, r0, lsr #12
    8018:			; <UNDEFINED> instruction: 0x4623bd38
    801c:	strtmi	r2, [r0], -r0, lsl #4
    8020:	ldclt	0, cr7, [r8, #-104]!	; 0xffffff98
    8024:	andeq	r8, r1, ip, ror lr
    8028:	andeq	r0, r0, r4, asr #2
    802c:	addlt	fp, r3, r0, lsr r5
    8030:			; <UNDEFINED> instruction: 0x460a4615
    8034:	movwls	r9, #3078	; 0xc06
    8038:	ldmib	r0, {r0, r1, r3, r5, r9, sl, lr}^
    803c:	strls	r0, [r1], #-257	; 0xfffffeff
    8040:	mrc2	7, 3, pc, cr12, cr15, {7}
    8044:	ldclt	0, cr11, [r0, #-12]!
    8048:	tstcs	r1, r1
    804c:	andcs	r6, r0, #66	; 0x42
    8050:	stmib	r0, {r0, r8, sp, lr}^
    8054:	stmib	r0, {r1, r9, sp}^
    8058:	ldrbmi	r2, [r0, -r5, lsl #4]!
    805c:			; <UNDEFINED> instruction: 0x4604b510
    8060:	smlabblt	r8, r0, r9, r6
    8064:	mcr	7, 2, pc, cr12, cr10, {7}	; <UNPREDICTABLE>
    8068:			; <UNDEFINED> instruction: 0xf7fa6860
    806c:	stmdavs	r0!, {r2, r4, r6, r7, r8, sl, fp, sp, lr, pc}
    8070:			; <UNDEFINED> instruction: 0xf7fab108
    8074:	strtmi	lr, [r0], -r0, lsr #29
    8078:	svclt	0x0000bd10
    807c:	blmi	121a9a0 <_ZdlPv@@Base+0x120f0dc>
    8080:	push	{r1, r3, r4, r5, r6, sl, lr}
    8084:			; <UNDEFINED> instruction: 0x46054ff0
    8088:	addlt	r6, r9, r0, lsl #16
    808c:	svcmi	0x004558d3
    8090:	movwls	r6, #30747	; 0x781b
    8094:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8098:	tstlt	r0, #2130706432	; 0x7f000000
    809c:	blcs	22750 <_ZdlPv@@Base+0x16e8c>
    80a0:			; <UNDEFINED> instruction: 0xf8dfd070
    80a4:	ldrbtmi	r9, [r9], #260	; 0x104
    80a8:	mcr	7, 1, pc, cr2, cr10, {7}	; <UNPREDICTABLE>
    80ac:	stmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    80b0:	mcrrne	6, 0, r2, r3, cr0
    80b4:	andsle	r4, r3, r4, lsl #12
    80b8:	blle	9d20c0 <_ZdlPv@@Base+0x9c67fc>
    80bc:	ldmpl	fp!, {r0, r1, r3, r4, r5, r8, r9, fp, lr}^
    80c0:	tstlt	fp, #6912	; 0x1b00
    80c4:	strbmi	r4, [r0], -r1, lsl #12
    80c8:	mrrc2	7, 15, pc, r2, cr15	; <UNPREDICTABLE>
    80cc:			; <UNDEFINED> instruction: 0xb1a3696b
    80d0:	stmdavs	r8!, {r0, r1, r4, r5, r7, r9, sl, lr}
    80d4:			; <UNDEFINED> instruction: 0xf7fa465e
    80d8:	mcrrne	14, 0, lr, r3, cr12
    80dc:	mvnle	r4, r4, lsl #12
    80e0:	andcs	fp, r0, r6, lsl #22
    80e4:	blmi	b9a9b4 <_ZdlPv@@Base+0xb8f0f0>
    80e8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    80ec:	blls	1e215c <_ZdlPv@@Base+0x1d6898>
    80f0:	cmple	r0, sl, asr r0
    80f4:	pop	{r0, r3, ip, sp, pc}
    80f8:	blmi	bac0c0 <_ZdlPv@@Base+0xba07fc>
    80fc:	strbmi	r4, [r9], -r2, asr #12
    8100:	ldmpl	fp!, {r3, r5, r9, sl, lr}^
    8104:			; <UNDEFINED> instruction: 0xf7ff9300
    8108:			; <UNDEFINED> instruction: 0xe7e1ff91
    810c:			; <UNDEFINED> instruction: 0xf10668e8
    8110:			; <UNDEFINED> instruction: 0xf8d50b01
    8114:	strmi	sl, [r3, #24]
    8118:			; <UNDEFINED> instruction: 0x2c0ada21
    811c:	andmi	pc, r6, sl, lsl #16
    8120:			; <UNDEFINED> instruction: 0x465ed1d7
    8124:			; <UNDEFINED> instruction: 0xf04f69ab
    8128:	stmdbmi	r3!, {r9}
    812c:	stmiavs	fp!, {r1, r3, r4, r7, r8, sl, ip, lr}
    8130:	movwcc	r6, #6570	; 0x19aa
    8134:	ldmdapl	r8!, {r0, r1, r3, r5, r7, sp, lr}^
    8138:	stclpl	8, cr7, [r1], {19}
    813c:			; <UNDEFINED> instruction: 0xf812b121
    8140:	stclpl	15, cr3, [r1], {1}
    8144:	mvnsle	r2, r0, lsl #18
    8148:	blcc	8f463c <_ZdlPv@@Base+0x8e8d78>
    814c:	svclt	0x0018692a
    8150:	bcs	10d5c <_ZdlPv@@Base+0x5498>
    8154:	movwcs	fp, #7944	; 0x1f08
    8158:	stmdavs	r8!, {r0, r1, r4, r7, r8, fp, ip, sp, pc}
    815c:	subeq	lr, r0, r4, lsr #15
    8160:	ldcl	7, cr15, [ip, #-1000]!	; 0xfffffc18
    8164:	stmiavs	sl!, {r0, r4, r6, r9, sl, lr}^
    8168:			; <UNDEFINED> instruction: 0xf7fa61a8
    816c:	ldrbmi	lr, [r0], -r6, lsl #28
    8170:	stcl	7, cr15, [r6, #1000]	; 0x3e8
    8174:			; <UNDEFINED> instruction: 0xf8d568eb
    8178:	subseq	sl, fp, r8, lsl r0
    817c:	strb	r6, [ip, fp, ror #1]
    8180:	str	r2, [pc, r1]!
    8184:			; <UNDEFINED> instruction: 0xf7fa2080
    8188:	orrcs	lr, r0, #6784	; 0x1a80
    818c:	strmi	r6, [r2], -fp, ror #1
    8190:			; <UNDEFINED> instruction: 0x61aa6828
    8194:			; <UNDEFINED> instruction: 0xf7fae785
    8198:	svclt	0x0000ed92
    819c:	ldrdeq	r8, [r1], -r8	; <UNPREDICTABLE>
    81a0:	strdeq	r0, [r0], -ip
    81a4:	andeq	r8, r1, r0, asr #27
    81a8:			; <UNDEFINED> instruction: 0x000062b6
    81ac:	muleq	r0, r8, r1
    81b0:	andeq	r8, r1, r0, ror sp
    81b4:	andeq	r0, r0, ip, asr #2
    81b8:	andeq	r0, r0, r4, asr #2
    81bc:	stmdbvs	r4, {r4, sl, ip, sp, pc}^
    81c0:			; <UNDEFINED> instruction: 0xf85db114
    81c4:	ldrbmi	r4, [r0, -r4, lsl #22]!
    81c8:	blmi	146344 <_ZdlPv@@Base+0x13aa80>
    81cc:	svclt	0x0000e72e
    81d0:	blmi	e5aab8 <_ZdlPv@@Base+0xe4f1f4>
    81d4:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
    81d8:	ldmpl	r3, {r2, r7, ip, sp, pc}^
    81dc:	movwls	r6, #14363	; 0x381b
    81e0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    81e4:	blx	ec41fa <_ZdlPv@@Base+0xeb8936>
    81e8:	subsle	r2, lr, r0, lsl #16
    81ec:	strmi	r7, [r4], -r3, lsl #16
    81f0:	tstle	r2, r3, ror #22
    81f4:	blcs	1a26308 <_ZdlPv@@Base+0x1a1aa44>
    81f8:			; <UNDEFINED> instruction: 0x4620d030
    81fc:			; <UNDEFINED> instruction: 0xf8f2f004
    8200:	stfnep	f3, [r0], #-448	; 0xfffffe40
    8204:	andscs	sl, r0, #16384	; 0x4000
    8208:	ldcl	7, cr15, [ip], #1000	; 0x3e8
    820c:	blmi	a9aac0 <_ZdlPv@@Base+0xa8f1fc>
    8210:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8214:	blls	e2284 <_ZdlPv@@Base+0xd69c0>
    8218:	qdaddle	r4, sl, r9
    821c:	ldclt	0, cr11, [r0, #-16]
    8220:	ldrbtmi	r4, [fp], #-2855	; 0xfffff4d9
    8224:			; <UNDEFINED> instruction: 0xf8ad681b
    8228:	ldceq	0, cr3, [fp], {8}
    822c:	andcc	pc, sl, sp, lsl #17
    8230:	ldmdblt	fp, {r0, r1, r5, r6, fp, ip, sp, lr}
    8234:	stcge	8, cr7, [r2], {35}	; 0x23
    8238:	andcc	pc, r9, sp, lsl #17
    823c:			; <UNDEFINED> instruction: 0xf0024620
    8240:			; <UNDEFINED> instruction: 0x4604fe9f
    8244:	eorsle	r2, r0, r0, lsl #16
    8248:			; <UNDEFINED> instruction: 0xf7fa215f
    824c:	bllt	1843aac <_ZdlPv@@Base+0x18381e8>
    8250:	strtmi	sl, [r0], -r1, lsl #18
    8254:			; <UNDEFINED> instruction: 0xf7fa2210
    8258:			; <UNDEFINED> instruction: 0xe7d7ecd6
    825c:	blcs	1866470 <_ZdlPv@@Base+0x185abac>
    8260:	stmiavc	r3, {r0, r1, r3, r6, r7, r8, ip, lr, pc}^
    8264:	bicle	r2, r8, r2, ror fp
    8268:	ldmdacc	r0!, {r8, fp, ip, sp, lr}
    826c:	blcs	274d80 <_ZdlPv@@Base+0x2694bc>
    8270:	stmdbvc	r3!, {r0, r1, r6, r7, fp, ip, lr, pc}^
    8274:	sbcle	r2, r9, r0, lsl #22
    8278:	adcsle	r2, lr, r0, lsl #16
    827c:	sbcslt	r3, sl, #48, 22	; 0xc000
    8280:	ldmle	sl!, {r0, r3, r9, fp, sp}
    8284:	smlatbcs	sl, r2, r9, r7
    8288:	andcc	pc, r0, r1, lsl #22
    828c:	adcsle	r2, sp, r0, lsl #20
    8290:	teqeq	r0, #-2147483608	; 0x80000028	; <UNPREDICTABLE>
    8294:	bcs	274e04 <_ZdlPv@@Base+0x269540>
    8298:	stmibvc	r2!, {r0, r1, r2, r3, r5, r7, fp, ip, lr, pc}^
    829c:	andcc	pc, r0, r1, lsl #22
    82a0:			; <UNDEFINED> instruction: 0xd1aa2a00
    82a4:	stcle	8, cr2, [r8], #508	; 0x1fc
    82a8:			; <UNDEFINED> instruction: 0xf04fe7b0
    82ac:			; <UNDEFINED> instruction: 0xe7ad30ff
    82b0:	stc	7, cr15, [r4, #-1000]	; 0xfffffc18
    82b4:	andeq	r8, r1, r4, lsl #25
    82b8:	strdeq	r0, [r0], -ip
    82bc:	andeq	r8, r1, r8, asr #24
    82c0:	andeq	r6, r0, r2, asr #15
    82c4:	ldrlt	r4, [r0, #-2834]!	; 0xfffff4ee
    82c8:			; <UNDEFINED> instruction: 0x4604447b
    82cc:	strcs	fp, [r0, #-131]	; 0xffffff7d
    82d0:	stmib	r0, {r3, r8, r9, ip, sp}^
    82d4:	strmi	r3, [r8], -r0, lsl #10
    82d8:	strpl	lr, [r2, #-2500]	; 0xfffff63c
    82dc:	stmib	r4, {r0, r2, r5, r8, sp, lr}^
    82e0:	stmib	r4, {r0, r1, r3, r8, sl, ip, lr}^
    82e4:	stmib	r4, {r0, r2, r3, r8, sl, ip, lr}^
    82e8:	tstls	r1, pc, lsl #10
    82ec:	ldcl	7, cr15, [r6, #-1000]	; 0xfffffc18
    82f0:			; <UNDEFINED> instruction: 0xf7fa3001
    82f4:	stmdbls	r1, {r2, r4, r5, r7, sl, fp, sp, lr, pc}
    82f8:			; <UNDEFINED> instruction: 0xf7fa6160
    82fc:	andcs	lr, r0, #52736	; 0xce00
    8300:	strtmi	r2, [r0], -r0, lsl #6
    8304:	adcvs	r6, r5, #1073741865	; 0x40000029
    8308:	movwcs	lr, #35268	; 0x89c4
    830c:	ldclt	0, cr11, [r0, #-12]!
    8310:	andeq	r8, r1, r0, ror #18
    8314:	strlt	r2, [r8, #-2409]	; 0xfffff697
    8318:	andsle	r4, sp, r3, lsl #12
    831c:	ldmdbcs	r0, {r0, r2, r3, fp, ip, lr, pc}^
    8320:	stmdbcs	r3!, {r0, r1, r2, r4, ip, lr, pc}^
    8324:	blvc	3c39a8 <_ZdlPv@@Base+0x3b80e4>
    8328:	ldfd	f5, [r3, #44]	; 0x2c
    832c:	andcs	r5, r1, r0, lsl #22
    8330:	blvs	203d4c <_ZdlPv@@Base+0x1f8488>
    8334:	blvs	43948 <_ZdlPv@@Base+0x38084>
    8338:	ldmdbcs	r0!, {r3, r8, sl, fp, ip, sp, pc}^
    833c:	blvc	2c39c0 <_ZdlPv@@Base+0x2b80fc>
    8340:	stmdbmi	fp, {r0, r1, r4, r5, r6, r7, ip, lr, pc}
    8344:	andsne	pc, pc, r0, asr #4
    8348:			; <UNDEFINED> instruction: 0xf7fe4479
    834c:	andcs	pc, r0, sp, asr #27
    8350:	cdp	13, 11, cr11, cr1, cr8, {0}
    8354:	strb	r7, [r8, r8, lsl #22]!
    8358:	blvc	43e3c <_ZdlPv@@Base+0x38578>
    835c:	svclt	0x0000e7e5
    8360:	ldrhi	fp, [lr, #-2130]	; 0xfffff7ae
    8364:	andmi	r5, r4, fp, ror #3
    8368:	andeq	r0, r0, r0
    836c:	subsmi	r0, r2, r0
    8370:	strdeq	r5, [r0], -r0
    8374:			; <UNDEFINED> instruction: 0x460db5f8
    8378:	strmi	r6, [r4], -lr, lsl #16
    837c:	mcrcs	15, 0, r4, cr0, cr1, {0}
    8380:	blle	5d9584 <_ZdlPv@@Base+0x5cdcc0>
    8384:	adcsmi	r6, r3, #35840	; 0x8c00
    8388:	bvs	ff8ff7a0 <_ZdlPv@@Base+0xff8f3edc>
    838c:	eorcc	pc, r6, r3, asr r8	; <UNPREDICTABLE>
    8390:	ble	352f98 <_ZdlPv@@Base+0x3476d4>
    8394:	ldmpl	fp!, {r2, r3, r8, r9, fp, lr}^
    8398:	stmdblt	r0, {r3, r4, fp, sp, lr}
    839c:			; <UNDEFINED> instruction: 0x4628bdf8
    83a0:			; <UNDEFINED> instruction: 0xff16f7ff
    83a4:	ble	d23ac <_ZdlPv@@Base+0xc6ae8>
    83a8:	bicmi	r6, r0, #104, 16	; 0x680000
    83ac:	ldcllt	15, cr0, [r8, #768]!	; 0x300
    83b0:	ldcllt	0, cr2, [r8, #4]!
    83b4:	vst2.8	{d20,d22}, [pc], r5
    83b8:	ldrbtmi	r7, [r9], #-153	; 0xffffff67
    83bc:	ldc2	7, cr15, [r4, #1016]	; 0x3f8
    83c0:	svclt	0x0000e7e0
    83c4:	ldrdeq	r8, [r1], -r8	; <UNPREDICTABLE>
    83c8:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    83cc:	andeq	r5, r0, lr, ror pc
    83d0:	ldrbmi	r6, [r0, -r0, lsl #18]!
    83d4:			; <UNDEFINED> instruction: 0x4614b538
    83d8:	rsbmi	pc, r0, #111	; 0x6f
    83dc:			; <UNDEFINED> instruction: 0x46054294
    83e0:	subvs	r6, r1, r3
    83e4:	adceq	fp, r0, r4, lsr pc
    83e8:	rscscc	pc, pc, pc, asr #32
    83ec:	ldc	7, cr15, [r6], #-1000	; 0xfffffc18
    83f0:	strmi	r2, [r3], -r0, lsl #24
    83f4:	stcle	0, cr6, [r7, #-672]	; 0xfffffd60
    83f8:	addeq	lr, r4, #0, 22
    83fc:	mvnscc	pc, pc, asr #32
    8400:	blne	146514 <_ZdlPv@@Base+0x13ac50>
    8404:			; <UNDEFINED> instruction: 0xd1fb4293
    8408:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
    840c:			; <UNDEFINED> instruction: 0x4604b510
    8410:	smlabblt	r8, r0, r8, r6
    8414:	ldcl	7, cr15, [r4], #-1000	; 0xfffffc18
    8418:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    841c:	mvnsmi	lr, sp, lsr #18
    8420:	stmdavs	sp, {r2, r9, sl, lr}
    8424:	svcmi	0x00184616
    8428:	ldrbtmi	r2, [pc], #-3328	; 8430 <__printf_chk@plt+0x55a0>
    842c:	blvs	8ff0ac <_ZdlPv@@Base+0x8f37e8>
    8430:	lfmle	f4, 4, [r4, #-684]	; 0xfffffd54
    8434:			; <UNDEFINED> instruction: 0xf8536ae3
    8438:	stmdbcs	r0, {r0, r2, r5, ip}
    843c:	blvs	183f080 <_ZdlPv@@Base+0x18337bc>
    8440:	bmi	4918d8 <_ZdlPv@@Base+0x486014>
    8444:	blx	162eda <_ZdlPv@@Base+0x157616>
    8448:	ldmpl	sl!, {r0, r8}
    844c:	stmiavs	r8, {r1, r4, fp, sp, lr}^
    8450:	addsmi	fp, r6, #2539520	; 0x26c000
    8454:	ldrtmi	sp, [r1], -r8
    8458:	ldrhmi	lr, [r0, #141]!	; 0x8d
    845c:	blmi	34185c <_ZdlPv@@Base+0x335f98>
    8460:	ldmpl	fp!, {sp}^
    8464:	cmnlt	r3, fp, lsl r8
    8468:	ldrhhi	lr, [r0, #141]!	; 0x8d
    846c:	vst2.8	{d20,d22}, [pc], r9
    8470:	ldrbtmi	r7, [r9], #-200	; 0xffffff38
    8474:	ldc2	7, cr15, [r8, #-1016]!	; 0xfffffc08
    8478:			; <UNDEFINED> instruction: 0x4631e7d9
    847c:	ldrhmi	lr, [r0, #141]!	; 0x8d
    8480:			; <UNDEFINED> instruction: 0xf7fae560
    8484:	svclt	0x0000ebf2
    8488:	andeq	r8, r1, lr, lsr #20
    848c:	strdeq	r0, [r0], -r4
    8490:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    8494:	andeq	r5, r0, r6, asr #29
    8498:			; <UNDEFINED> instruction: 0x4604b510
    849c:	blhi	c3958 <_ZdlPv@@Base+0xb8094>
    84a0:	bcc	443cc8 <_ZdlPv@@Base+0x438404>
    84a4:			; <UNDEFINED> instruction: 0xffbaf7ff
    84a8:	bleq	243b00 <_ZdlPv@@Base+0x23823c>
    84ac:	blvc	ff243f94 <_ZdlPv@@Base+0xff2386d0>
    84b0:	blvs	383b34 <_ZdlPv@@Base+0x378270>
    84b4:	blvc	43d98 <_ZdlPv@@Base+0x384d4>
    84b8:	bleq	383b3c <_ZdlPv@@Base+0x378278>
    84bc:	blvc	1c3d60 <_ZdlPv@@Base+0x1b849c>
    84c0:	beq	443ce8 <_ZdlPv@@Base+0x438424>
    84c4:	blhi	ff243fac <_ZdlPv@@Base+0xff2386e8>
    84c8:	bleq	43eec <_ZdlPv@@Base+0x38628>
    84cc:	mrrc	7, 15, pc, sl, cr10	; <UNPREDICTABLE>
    84d0:	blvc	43fb0 <_ZdlPv@@Base+0x386ec>
    84d4:	blvc	43cfc <_ZdlPv@@Base+0x38438>
    84d8:	blhi	c37d4 <_ZdlPv@@Base+0xb7f10>
    84dc:	blvc	ff2040d8 <_ZdlPv@@Base+0xff1f8814>
    84e0:	beq	fe443d44 <_ZdlPv@@Base+0xfe438480>
    84e4:	svclt	0x0000bd10
    84e8:	strbpl	r2, [r4], #-3352	; 0xfffff2e8
    84ec:	strdmi	r2, [r9], -fp
    84f0:	andeq	r0, r0, r0
    84f4:	rsbmi	r8, r6, r0
    84f8:	mvnsmi	lr, sp, lsr #18
    84fc:	stmdavs	sp, {r2, r9, sl, lr}
    8500:	svcmi	0x00184616
    8504:	ldrbtmi	r2, [pc], #-3328	; 850c <__printf_chk@plt+0x567c>
    8508:	blvs	8ff188 <_ZdlPv@@Base+0x8f38c4>
    850c:	lfmle	f4, 4, [r4, #-684]	; 0xfffffd54
    8510:			; <UNDEFINED> instruction: 0xf8536ae3
    8514:	stmdbcs	r0, {r0, r2, r5, ip}
    8518:	blvs	183f15c <_ZdlPv@@Base+0x1833898>
    851c:	bmi	4919b4 <_ZdlPv@@Base+0x4860f0>
    8520:	blx	162fb6 <_ZdlPv@@Base+0x1576f2>
    8524:	ldmpl	sl!, {r0, r8}
    8528:	stmdbvs	r8, {r1, r4, fp, sp, lr}
    852c:	addsmi	fp, r6, #2539520	; 0x26c000
    8530:	ldrtmi	sp, [r1], -r8
    8534:	ldrhmi	lr, [r0, #141]!	; 0x8d
    8538:	blmi	341780 <_ZdlPv@@Base+0x335ebc>
    853c:	ldmpl	fp!, {sp}^
    8540:	cmnlt	r3, fp, lsl r8
    8544:	ldrhhi	lr, [r0, #141]!	; 0x8d
    8548:	vmla.i8	d20, d0, d9
    854c:	ldrbtmi	r1, [r9], #-159	; 0xffffff61
    8550:	stc2l	7, cr15, [sl], {254}	; 0xfe
    8554:			; <UNDEFINED> instruction: 0x4631e7d9
    8558:	ldrhmi	lr, [r0, #141]!	; 0x8d
    855c:			; <UNDEFINED> instruction: 0xf7fae4f2
    8560:	svclt	0x0000eb84
    8564:	andeq	r8, r1, r2, asr r9
    8568:	strdeq	r0, [r0], -r4
    856c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    8570:	andeq	r5, r0, sl, ror #27
    8574:	mvnsmi	lr, sp, lsr #18
    8578:	stmdavs	sp, {r2, r9, sl, lr}
    857c:	svcmi	0x00184616
    8580:	ldrbtmi	r2, [pc], #-3328	; 8588 <__printf_chk@plt+0x56f8>
    8584:	blvs	8ff204 <_ZdlPv@@Base+0x8f3940>
    8588:	lfmle	f4, 4, [r4, #-684]	; 0xfffffd54
    858c:			; <UNDEFINED> instruction: 0xf8536ae3
    8590:	stmdbcs	r0, {r0, r2, r5, ip}
    8594:	blvs	183f1d8 <_ZdlPv@@Base+0x1833914>
    8598:	bmi	491a30 <_ZdlPv@@Base+0x48616c>
    859c:	blx	163032 <_ZdlPv@@Base+0x15776e>
    85a0:	ldmpl	sl!, {r0, r8}
    85a4:	stmibvs	r8, {r1, r4, fp, sp, lr}
    85a8:	addsmi	fp, r6, #2539520	; 0x26c000
    85ac:	ldrtmi	sp, [r1], -r8
    85b0:	ldrhmi	lr, [r0, #141]!	; 0x8d
    85b4:	blmi	341704 <_ZdlPv@@Base+0x335e40>
    85b8:	ldmpl	fp!, {sp}^
    85bc:	cmnlt	r3, fp, lsl r8
    85c0:	ldrhhi	lr, [r0, #141]!	; 0x8d
    85c4:	vst2.8	{d20,d22}, [pc], r9
    85c8:	ldrbtmi	r7, [r9], #-215	; 0xffffff29
    85cc:	stc2	7, cr15, [ip], {254}	; 0xfe
    85d0:			; <UNDEFINED> instruction: 0x4631e7d9
    85d4:	ldrhmi	lr, [r0, #141]!	; 0x8d
    85d8:			; <UNDEFINED> instruction: 0xf7fae4b4
    85dc:	svclt	0x0000eb46
    85e0:	ldrdeq	r8, [r1], -r6
    85e4:	strdeq	r0, [r0], -r4
    85e8:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    85ec:	andeq	r5, r0, lr, ror #26
    85f0:	mvnsmi	lr, sp, lsr #18
    85f4:	stmdavs	sp, {r2, r9, sl, lr}
    85f8:	svcmi	0x00184616
    85fc:	ldrbtmi	r2, [pc], #-3328	; 8604 <__printf_chk@plt+0x5774>
    8600:	blvs	8ff280 <_ZdlPv@@Base+0x8f39bc>
    8604:	lfmle	f4, 4, [r4, #-684]	; 0xfffffd54
    8608:			; <UNDEFINED> instruction: 0xf8536ae3
    860c:	stmdbcs	r0, {r0, r2, r5, ip}
    8610:	blvs	183f254 <_ZdlPv@@Base+0x1833990>
    8614:	bmi	491aac <_ZdlPv@@Base+0x4861e8>
    8618:	blx	1630ae <_ZdlPv@@Base+0x1577ea>
    861c:	ldmpl	sl!, {r0, r8}
    8620:	stmdbvs	r8, {r1, r4, fp, sp, lr}^
    8624:	addsmi	fp, r6, #2539520	; 0x26c000
    8628:	ldrtmi	sp, [r1], -r8
    862c:	ldrhmi	lr, [r0, #141]!	; 0x8d
    8630:	blmi	341688 <_ZdlPv@@Base+0x335dc4>
    8634:	ldmpl	fp!, {sp}^
    8638:	cmnlt	r3, fp, lsl r8
    863c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    8640:	vmla.i8	d20, d0, d9
    8644:	ldrbtmi	r1, [r9], #-189	; 0xffffff43
    8648:	mcrr2	7, 15, pc, lr, cr14	; <UNPREDICTABLE>
    864c:			; <UNDEFINED> instruction: 0x4631e7d9
    8650:	ldrhmi	lr, [r0, #141]!	; 0x8d
    8654:			; <UNDEFINED> instruction: 0xf7fae476
    8658:	svclt	0x0000eb08
    865c:	andeq	r8, r1, sl, asr r8
    8660:	strdeq	r0, [r0], -r4
    8664:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    8668:	strdeq	r5, [r0], -r2
    866c:	mvnsmi	lr, sp, lsr #18
    8670:	stmdavs	sp, {r2, r9, sl, lr}
    8674:	svcmi	0x00184616
    8678:	ldrbtmi	r2, [pc], #-3328	; 8680 <__printf_chk@plt+0x57f0>
    867c:	blvs	8ff300 <_ZdlPv@@Base+0x8f3a3c>
    8680:	lfmle	f4, 4, [r5, #-684]	; 0xfffffd54
    8684:			; <UNDEFINED> instruction: 0xf8536ae3
    8688:	stmdbcs	r0, {r0, r2, r5, ip}
    868c:	blvs	183f2d4 <_ZdlPv@@Base+0x1833a10>
    8690:	bmi	491b28 <_ZdlPv@@Base+0x486264>
    8694:	blx	16312a <_ZdlPv@@Base+0x157866>
    8698:	ldmpl	sl!, {r0, r8}
    869c:	stmibvs	r8, {r1, r4, fp, sp, lr}^
    86a0:	addsmi	fp, r6, #2670592	; 0x28c000
    86a4:	ldrtmi	sp, [r1], -r9
    86a8:	ldrhmi	lr, [r0, #141]!	; 0x8d
    86ac:	bllt	ff5c66b0 <_ZdlPv@@Base+0xff5badec>
    86b0:	andcs	r4, r0, fp, lsl #22
    86b4:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    86b8:	pop	{r0, r1, r5, r6, r8, ip, sp, pc}
    86bc:	stmdbmi	r9, {r4, r5, r6, r7, r8, pc}
    86c0:	rscvc	pc, r6, pc, asr #8
    86c4:			; <UNDEFINED> instruction: 0xf7fe4479
    86c8:	ldrb	pc, [r8, pc, lsl #24]	; <UNPREDICTABLE>
    86cc:	pop	{r0, r4, r5, r9, sl, lr}
    86d0:	ldrt	r4, [r7], #-496	; 0xfffffe10
    86d4:	b	ff2466c4 <_ZdlPv@@Base+0xff23ae00>
    86d8:	ldrdeq	r8, [r1], -lr
    86dc:	strdeq	r0, [r0], -r4
    86e0:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    86e4:	andeq	r5, r0, r4, ror ip
    86e8:	mcrne	5, 0, fp, cr12, cr8, {1}
    86ec:	blle	159f08 <_ZdlPv@@Base+0x14e644>
    86f0:	svcvc	0x007af5b4
    86f4:	strcs	fp, [r0], #-3848	; 0xfffff0f8
    86f8:	lfmlt	f6, 4, [r8, #-688]!	; 0xfffffd50
    86fc:	vst2.8	{d20,d22}, [pc], r3
    8700:	ldrbtmi	r7, [r9], #-237	; 0xffffff13
    8704:	blx	ffc46706 <_ZdlPv@@Base+0xffc3ae42>
    8708:	lfmlt	f6, 4, [r8, #-688]!	; 0xfffffd50
    870c:	andeq	r5, r0, r6, lsr ip
    8710:	ldrbmi	r6, [r0, -r0, lsl #21]!
    8714:	ldrtlt	r4, [r0], #-2568	; 0xfffff5f8
    8718:	cfstrsmi	mvf4, [r8], {122}	; 0x7a
    871c:	stmiavs	r0, {r0, r1, r7, r9, fp, sp, lr}^
    8720:	ldmdavs	r2, {r1, r4, r8, fp, ip, lr}
    8724:	addsmi	fp, r1, #835584	; 0xcc000
    8728:	ldfltd	f5, [r0], #-4
    872c:	ldclt	7, cr4, [r0], #-448	; 0xfffffe40
    8730:	bllt	fe546734 <_ZdlPv@@Base+0xfe53ae70>
    8734:	str	fp, [r5], #-3120	; 0xfffff3d0
    8738:	andeq	r8, r1, r0, asr #14
    873c:	strdeq	r0, [r0], -r4
    8740:	cfstrsls	mvf11, [r2, #-192]	; 0xffffff40
    8744:	andne	lr, r0, #192, 18	; 0x300000
    8748:	strcc	lr, [r2, #-2496]	; 0xfffff640
    874c:			; <UNDEFINED> instruction: 0x4770bc30
    8750:	svcmi	0x00f8e92d
    8754:			; <UNDEFINED> instruction: 0xf8d0468a
    8758:	ldrmi	r8, [r1], r8
    875c:			; <UNDEFINED> instruction: 0xf1b8461f
    8760:	eorle	r0, r3, r0, lsl #30
    8764:	ldrdcc	pc, [r0], -sl
    8768:	rsbvs	pc, r1, #68, 12	; 0x4400000
    876c:	ldrdmi	pc, [r0], -r9
    8770:	subcs	pc, sl, #200, 4	; 0x8000000c
    8774:	mvnsne	pc, r0, asr #4
    8778:	bl	1107c0 <_ZdlPv@@Base+0x104efc>
    877c:	blx	fe091592 <_ZdlPv@@Base+0xfe085cce>
    8780:	ldrbne	r4, [ip, r3, lsl #4]
    8784:	bl	ff1197f4 <_ZdlPv@@Base+0xff10df30>
    8788:	blx	5181a <_ZdlPv@@Base+0x45f56>
    878c:	cfstrscs	mvf3, [r0], {20}
    8790:	rsbmi	fp, r4, #184, 30	; 0x2e0
    8794:			; <UNDEFINED> instruction: 0xf872f003
    8798:	eorcc	pc, r4, r8, asr r8	; <UNPREDICTABLE>
    879c:	stmdbge	r0, {r6, r7, r8, fp, sp, lr, pc}
    87a0:	movwvc	lr, #10688	; 0x29c0
    87a4:	eoreq	pc, r4, r8, asr #16
    87a8:	svchi	0x00f8e8bd
    87ac:	vmax.s8	d20, d16, d3
    87b0:			; <UNDEFINED> instruction: 0xf7fa70dc
    87b4:	strcs	lr, [r0, #-2644]	; 0xfffff5ac
    87b8:			; <UNDEFINED> instruction: 0xf5001f04
    87bc:			; <UNDEFINED> instruction: 0x468066fb
    87c0:	andeq	pc, r8, fp, asr #17
    87c4:	svcpl	0x0004f844
    87c8:	mvnsle	r4, r6, lsr #5
    87cc:	svclt	0x0000e7ca
    87d0:	stmvs	r4, {r4, r5, r6, r7, r8, sl, ip, sp, pc}
    87d4:	ldrbtmi	r4, [pc], #-3868	; 87dc <__printf_chk@plt+0x594c>
    87d8:	stmdavs	sp, {r2, r4, r5, r6, r8, r9, ip, sp, pc}
    87dc:	ldmdavs	r3, {r1, r2, r3, r4, r9, sl, lr}
    87e0:	stclvs	6, cr15, [r1], #-272	; 0xfffffef0
    87e4:	sfmcs	f7, 3, [sl], {200}	; 0xc8
    87e8:	cdpne	2, 15, cr15, cr7, cr0, {2}
    87ec:	orrcs	lr, r5, #3072	; 0xc00
    87f0:			; <UNDEFINED> instruction: 0x5c03fb8c
    87f4:	ldrmi	r1, [ip], #2013	; 0x7dd
    87f8:	strcs	lr, [ip, #-3013]!	; 0xfffff43b
    87fc:	ldrcc	pc, [r5, #-2830]	; 0xfffff4f2
    8800:	svclt	0x00b82d00
    8804:			; <UNDEFINED> instruction: 0xf854426d
    8808:	ldmdblt	r4, {r0, r2, r5, lr}
    880c:	stmiavs	r4!, {r2, r4, sp, lr, pc}^
    8810:	stmdavs	r5!, {r2, r4, r7, r8, ip, sp, pc}
    8814:	mvnsle	r4, sp, lsl #5
    8818:	addsmi	r6, r5, #6619136	; 0x650000
    881c:	bmi	2fd000 <_ZdlPv@@Base+0x2f173c>
    8820:	stmiavs	r0!, {r0, r1, r7, r9, fp, sp, lr}
    8824:	ldmdavs	r2, {r1, r3, r4, r5, r7, fp, ip, lr}
    8828:	adcsmi	fp, r2, #1097728	; 0x10c000
    882c:	ldrtmi	sp, [r1], -r5
    8830:	ldrhtmi	lr, [r0], #141	; 0x8d
    8834:	bllt	4c6838 <_ZdlPv@@Base+0x4baf74>
    8838:	ldcllt	6, cr4, [r0, #128]!	; 0x80
    883c:	pop	{r0, r4, r5, r9, sl, lr}
    8840:			; <UNDEFINED> instruction: 0xf7ff40f0
    8844:	svclt	0x0000bb7f
    8848:	andeq	r8, r1, r2, lsl #13
    884c:	strdeq	r0, [r0], -r4
    8850:	andmi	r6, r8, r0, asr #16
    8854:	svclt	0x00004770
    8858:			; <UNDEFINED> instruction: 0x4604b570
    885c:	cdpmi	8, 1, cr6, cr0, cr13, {0}
    8860:	ldrbtmi	r2, [lr], #-3328	; 0xfffff300
    8864:	blvs	8ff4c0 <_ZdlPv@@Base+0x8f3bfc>
    8868:	sfmle	f4, 4, [sl, #-684]	; 0xfffffd54
    886c:			; <UNDEFINED> instruction: 0xf8536ae3
    8870:	blcs	1490c <_ZdlPv@@Base+0x9048>
    8874:	eorcs	sp, r4, #5120	; 0x1400
    8878:	blx	a3606 <_ZdlPv@@Base+0x97d42>
    887c:	stclpl	3, cr15, [r8], {3}
    8880:	blmi	237e48 <_ZdlPv@@Base+0x22c584>
    8884:	ldmpl	r3!, {sp}^
    8888:	blcs	228fc <_ZdlPv@@Base+0x17038>
    888c:			; <UNDEFINED> instruction: 0xf7fad1f8
    8890:	stmdbmi	r5, {r2, r3, r5, r6, r7, r8, fp, sp, lr, pc}
    8894:	andscs	pc, r5, r0, asr #4
    8898:			; <UNDEFINED> instruction: 0xf7fe4479
    889c:	strb	pc, [r2, r5, lsr #22]!	; <UNPREDICTABLE>
    88a0:	strdeq	r8, [r1], -r6
    88a4:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    88a8:	andeq	r5, r0, r0, lsr #21
    88ac:			; <UNDEFINED> instruction: 0x460cb5f8
    88b0:	strmi	r6, [r5], -lr, lsl #16
    88b4:	mcrcs	15, 0, r4, cr0, cr3, {0}
    88b8:	blle	719abc <_ZdlPv@@Base+0x70e1f8>
    88bc:	adcsmi	r6, r3, #44032	; 0xac00
    88c0:	bvs	ffaffcd8 <_ZdlPv@@Base+0xffaf4414>
    88c4:	eorcc	pc, r6, r3, asr r8	; <UNPREDICTABLE>
    88c8:	ble	3934d0 <_ZdlPv@@Base+0x387c0c>
    88cc:	ldmpl	fp!, {r1, r2, r3, r8, r9, fp, lr}^
    88d0:	cmplt	r3, fp, lsl r8
    88d4:			; <UNDEFINED> instruction: 0xf7ff4620
    88d8:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, sl, fp, ip, sp, lr, pc}
    88dc:			; <UNDEFINED> instruction: 0xbdf8db00
    88e0:	stmdacs	r0, {r5, r6, fp, sp, lr}
    88e4:			; <UNDEFINED> instruction: 0xf7fadafb
    88e8:	blvs	1ac2ff0 <_ZdlPv@@Base+0x1ab772c>
    88ec:	blx	50d86 <_ZdlPv@@Base+0x454c2>
    88f0:	ldmdavs	r8, {r0, r1, r8, r9, sp}^
    88f4:	stmdbmi	r5, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    88f8:	andvc	pc, r9, pc, asr #8
    88fc:			; <UNDEFINED> instruction: 0xf7fe4479
    8900:			; <UNDEFINED> instruction: 0xe7dbfaf3
    8904:	andeq	r8, r1, r0, lsr #11
    8908:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    890c:	andeq	r5, r0, ip, lsr sl
    8910:	ldrbmi	lr, [r0, sp, lsr #18]!
    8914:			; <UNDEFINED> instruction: 0xf8d14688
    8918:	addlt	sl, r2, r0
    891c:	ldrdls	pc, [r0, #143]	; 0x8f
    8920:			; <UNDEFINED> instruction: 0xf1ba4606
    8924:	ldrmi	r0, [r7], -r0, lsl #30
    8928:			; <UNDEFINED> instruction: 0xf2c044f9
    892c:	bvs	fed28b6c <_ZdlPv@@Base+0xfed1d2a8>
    8930:			; <UNDEFINED> instruction: 0xb1ac463d
    8934:	andvs	pc, fp, pc, asr #12
    8938:			; <UNDEFINED> instruction: 0xf6c74621
    893c:			; <UNDEFINED> instruction: 0xf7fa70ff
    8940:	adcsmi	lr, r8, #40960	; 0xa000
    8944:	blx	1ff6f6 <_ZdlPv@@Base+0x1f3e32>
    8948:			; <UNDEFINED> instruction: 0xf644f404
    894c:	vshl.s64	<illegal reg q10.5>, <illegal reg q1.5>, #1
    8950:			; <UNDEFINED> instruction: 0xf5040562
    8954:	blx	fe165d46 <_ZdlPv@@Base+0xfe15a482>
    8958:	strbne	r3, [r4, r4, lsl #10]!
    895c:	strne	lr, [r5, #3012]!	; 0xbc4
    8960:	ldrbmi	r6, [r3, #-2867]	; 0xfffff4cd
    8964:	bvs	ffcffe38 <_ZdlPv@@Base+0xffcf4574>
    8968:	eorge	pc, sl, r3, asr r8	; <UNPREDICTABLE>
    896c:	svceq	0x0000f1ba
    8970:	blmi	173f62c <_ZdlPv@@Base+0x1733d68>
    8974:	andhi	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    8978:	ldrdcc	pc, [r0], -r8
    897c:	rsbsle	r4, r1, fp, lsr #5
    8980:			; <UNDEFINED> instruction: 0xf8594b59
    8984:	ldmdavs	fp, {r0, r1, ip, sp}
    8988:	cmnle	fp, r0, lsl #22
    898c:	stccs	12, cr6, [r0], {52}	; 0x34
    8990:	addhi	pc, r8, r0
    8994:	adcmi	r6, fp, #6488064	; 0x630000
    8998:	ands	sp, r0, r3, lsl #2
    899c:	adcmi	r6, fp, #6488064	; 0x630000
    89a0:	strtmi	sp, [r2], -r9, rrx
    89a4:	stccs	8, cr6, [r0], {36}	; 0x24
    89a8:	strdcs	sp, [ip], -r8
    89ac:			; <UNDEFINED> instruction: 0xff66f002
    89b0:	movwcs	lr, #63958	; 0xf9d6
    89b4:	strmi	r4, [r4], -r9, lsr #12
    89b8:	stc2	7, cr15, [ip, #-1020]	; 0xfffffc04
    89bc:	stmiavs	r4!, {r2, r4, r5, sl, sp, lr}
    89c0:	eoreq	pc, sl, r4, asr r8	; <UNPREDICTABLE>
    89c4:	blle	17129cc <_ZdlPv@@Base+0x1707108>
    89c8:	pop	{r1, ip, sp, pc}
    89cc:	blmi	11ea994 <_ZdlPv@@Base+0x11df0d0>
    89d0:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    89d4:	blcs	22a48 <_ZdlPv@@Base+0x17184>
    89d8:			; <UNDEFINED> instruction: 0x4641d078
    89dc:			; <UNDEFINED> instruction: 0xf7ff4630
    89e0:			; <UNDEFINED> instruction: 0xf7faff65
    89e4:	stmdacs	r1, {r1, r2, r3, r6, r8, fp, sp, lr, pc}
    89e8:	tstcs	r8, #808	; 0x328
    89ec:	cmpmi	r8, #24
    89f0:			; <UNDEFINED> instruction: 0xf8594b3c
    89f4:	ldmdavs	sl, {r0, r1, ip, sp}
    89f8:	rscle	r4, r5, sl, lsr #5
    89fc:			; <UNDEFINED> instruction: 0xf8594b3a
    8a00:	ldmdavs	fp, {r0, r1, ip, sp}
    8a04:	bicsle	r2, pc, r0, lsl #22
    8a08:	bllt	ae34dc <_ZdlPv@@Base+0xad7c18>
    8a0c:	ldrhle	r4, [fp], #42	; 0x2a
    8a10:	andlt	r4, r2, r9, lsr r6
    8a14:			; <UNDEFINED> instruction: 0x47f0e8bd
    8a18:	blt	846a1c <_ZdlPv@@Base+0x83b158>
    8a1c:	bmi	fe444240 <_ZdlPv@@Base+0xfe43897c>
    8a20:	bvc	fe444240 <_ZdlPv@@Base+0xfe43897c>
    8a24:	blvc	ffa0450c <_ZdlPv@@Base+0xff9f8c48>
    8a28:	blmi	b040ac <_ZdlPv@@Base+0xaf87e8>
    8a2c:	blvs	ff9c4514 <_ZdlPv@@Base+0xff9b8c50>
    8a30:	blvc	2042d0 <_ZdlPv@@Base+0x1f8a0c>
    8a34:	blpl	44514 <_ZdlPv@@Base+0x38c50>
    8a38:	blvs	14445c <_ZdlPv@@Base+0x138b98>
    8a3c:	blvs	18431c <_ZdlPv@@Base+0x178a58>
    8a40:	blvc	ff1c463c <_ZdlPv@@Base+0xff1b8d78>
    8a44:	bpl	fe4442a8 <_ZdlPv@@Base+0xfe4389e4>
    8a48:	stmdbmi	r9!, {r1, r3, r7, r8, r9, sl, sp, lr, pc}
    8a4c:	adcvc	pc, ip, pc, asr #8
    8a50:			; <UNDEFINED> instruction: 0xf7fe4479
    8a54:	strb	pc, [sl, -r9, asr #20]!	; <UNPREDICTABLE>
    8a58:	andlt	r4, r2, r9, lsr r6
    8a5c:			; <UNDEFINED> instruction: 0x47f0e8bd
    8a60:	blt	1c46a64 <_ZdlPv@@Base+0x1c3b1a0>
    8a64:			; <UNDEFINED> instruction: 0x23246b72
    8a68:	bcs	2c767c <_ZdlPv@@Base+0x2bbdb8>
    8a6c:	ldrdeq	pc, [r8], -sl
    8a70:	pop	{r1, ip, sp, pc}
    8a74:	stmdavs	r3!, {r4, r5, r6, r7, r8, r9, sl, pc}
    8a78:	ldcvs	0, cr6, [r3], #-76	; 0xffffffb4
    8a7c:	ldrtvs	r6, [r4], #-35	; 0xffffffdd
    8a80:	blvs	1c428fc <_ZdlPv@@Base+0x1c37038>
    8a84:	bvs	fecd0f1c <_ZdlPv@@Base+0xfecc5658>
    8a88:	ldrdcs	pc, [r0], -r8
    8a8c:	tsteq	sl, r1, lsl #22	; <UNPREDICTABLE>
    8a90:	ldmiblt	r3, {r3, r7, fp, sp, lr}
    8a94:	mulle	r2, r7, r2
    8a98:			; <UNDEFINED> instruction: 0xf7ff4639
    8a9c:			; <UNDEFINED> instruction: 0xf844f9df
    8aa0:	ldr	r0, [r1, sl, lsr #32]
    8aa4:	movwls	r2, #4108	; 0x100c
    8aa8:	cdp2	0, 14, cr15, cr8, cr2, {0}
    8aac:	blvs	ffcaf6b8 <_ZdlPv@@Base+0xffca3df4>
    8ab0:	strmi	r4, [r4], -r9, lsr #12
    8ab4:	stc2	7, cr15, [lr], {255}	; 0xff
    8ab8:	ldrtmi	lr, [r9], -r0, lsl #15
    8abc:	blx	10c6ac0 <_ZdlPv@@Base+0x10bb1fc>
    8ac0:	strtmi	lr, [r0], -sp, ror #15
    8ac4:	cdp2	0, 15, cr15, cr14, cr2, {0}
    8ac8:	ldm	lr!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8acc:	stmia	ip, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8ad0:	svclt	0x0000e7f7
    8ad4:	andhi	pc, r0, pc, lsr #7
    8ad8:	andeq	r0, r0, r0
    8adc:	addmi	r4, pc, r0
    8ae0:	andeq	r8, r1, r0, lsr r5
    8ae4:	strdeq	r0, [r0], -r4
    8ae8:	andeq	r0, r0, r8, lsl #2
    8aec:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    8af0:	andeq	r5, r0, r8, ror #17
    8af4:	ldrbmi	r6, [r0, -r0, asr #18]!
    8af8:	ldrbmi	r6, [r0, -r0, lsl #19]!
    8afc:			; <UNDEFINED> instruction: 0x4604b570
    8b00:	cdpmi	8, 1, cr6, cr0, cr13, {0}
    8b04:	ldrbtmi	r2, [lr], #-3328	; 0xfffff300
    8b08:	blvs	8ff764 <_ZdlPv@@Base+0x8f3ea0>
    8b0c:	sfmle	f4, 4, [sl, #-684]	; 0xfffffd54
    8b10:			; <UNDEFINED> instruction: 0xf8536ae3
    8b14:	blcs	14bb0 <_ZdlPv@@Base+0x92ec>
    8b18:	blvs	18bf734 <_ZdlPv@@Base+0x18b3e70>
    8b1c:	blx	50fb6 <_ZdlPv@@Base+0x456f2>
    8b20:	bvs	611734 <_ZdlPv@@Base+0x605e70>
    8b24:	blmi	2380ec <_ZdlPv@@Base+0x22c828>
    8b28:	ldmpl	r3!, {sp}^
    8b2c:	blcs	22ba0 <_ZdlPv@@Base+0x172dc>
    8b30:			; <UNDEFINED> instruction: 0xf7fad1f8
    8b34:	stmdbmi	r5, {r1, r3, r4, r7, fp, sp, lr, pc}
    8b38:	subcs	pc, r5, r0, asr #4
    8b3c:			; <UNDEFINED> instruction: 0xf7fe4479
    8b40:	ubfx	pc, r3, #19, #3
    8b44:	andeq	r8, r1, r2, asr r3
    8b48:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    8b4c:	strdeq	r5, [r0], -ip
    8b50:	bmi	db760 <_ZdlPv@@Base+0xcfe9c>
    8b54:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    8b58:			; <UNDEFINED> instruction: 0x47706818
    8b5c:	andeq	r8, r1, r4, lsl #6
    8b60:	andeq	r0, r0, r8, lsl r1
    8b64:	mvnsmi	lr, sp, lsr #18
    8b68:	blvs	1da384 <_ZdlPv@@Base+0x1ceac0>
    8b6c:	ldmdbcs	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, fp, ip, sp, pc}^	; <UNPREDICTABLE>
    8b70:	ldrdcs	fp, [r0, ip]
    8b74:	stclle	3, cr6, [r5, #-4]
    8b78:			; <UNDEFINED> instruction: 0xf06f310a
    8b7c:	addsmi	r4, r9, #96, 6	; 0x80000001
    8b80:	svclt	0x00a86301
    8b84:	rscscc	pc, pc, pc, asr #32
    8b88:			; <UNDEFINED> instruction: 0xf7fadb3c
    8b8c:	blvs	ac2d34 <_ZdlPv@@Base+0xab7470>
    8b90:	rscvs	r2, r8, #0, 20
    8b94:	bl	3ffb8 <_ZdlPv@@Base+0x346f4>
    8b98:			; <UNDEFINED> instruction: 0xf04f0382
    8b9c:			; <UNDEFINED> instruction: 0xf84032ff
    8ba0:	addsmi	r2, r8, #4, 22	; 0x1000
    8ba4:	pop	{r0, r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    8ba8:	bl	fec69370 <_ZdlPv@@Base+0xfec5daac>
    8bac:	b	13cc8d0 <_ZdlPv@@Base+0x13c100c>
    8bb0:	svclt	0x00a80047
    8bb4:	andeq	pc, sl, r1, lsl #2
    8bb8:	msrmi	SPSR_, #111	; 0x6f
    8bbc:			; <UNDEFINED> instruction: 0x63284298
    8bc0:	addeq	fp, r0, r8, lsr pc
    8bc4:	ldrdhi	pc, [ip], -r5	; <UNPREDICTABLE>
    8bc8:			; <UNDEFINED> instruction: 0xf04fbf28
    8bcc:	ldrshteq	r3, [ip], pc
    8bd0:	stmda	r4, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8bd4:	strbmi	r4, [r1], -r2, lsr #12
    8bd8:	strmi	r6, [r6], -r8, ror #5
    8bdc:	stmia	ip, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8be0:	addmi	r6, r7, #40, 22	; 0xa000
    8be4:	ldmdbne	r2!, {r1, r2, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, pc}
    8be8:	addeq	lr, r0, r6, lsl #22
    8bec:	mvnscc	pc, #79	; 0x4f
    8bf0:			; <UNDEFINED> instruction: 0xf842da03
    8bf4:	addmi	r3, r2, #4, 22	; 0x1000
    8bf8:			; <UNDEFINED> instruction: 0x4640d1fb
    8bfc:	ldrhmi	lr, [r0, #141]!	; 0x8d
    8c00:	ldmdalt	ip!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8c04:	strb	r0, [r0, r8, lsl #1]
    8c08:			; <UNDEFINED> instruction: 0x4604b570
    8c0c:	bicslt	r6, r5, r5, asr #22
    8c10:			; <UNDEFINED> instruction: 0xf6436bc6
    8c14:	vqdmlal.s<illegal width 8>	q8, d16, d3[4]
    8c18:	rsbseq	r3, r0, lr, lsl #7
    8c1c:	addsmi	r6, r8, #224, 6	; 0x80000003
    8c20:			; <UNDEFINED> instruction: 0x2324bf96
    8c24:	rscscc	pc, pc, pc, asr #32
    8c28:			; <UNDEFINED> instruction: 0xf7fa4358
    8c2c:	eorcs	lr, r4, #24, 16	; 0x180000
    8c30:	vqdmulh.s<illegal width 8>	d15, d6, d2
    8c34:	cmnvs	r0, #42991616	; 0x2900000
    8c38:	ldm	lr, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8c3c:	pop	{r3, r5, r9, sl, lr}
    8c40:			; <UNDEFINED> instruction: 0xf7fa4070
    8c44:	tstcs	r0, #5963776	; 0x5b0000
    8c48:	andsvc	pc, r0, pc, asr #8
    8c4c:			; <UNDEFINED> instruction: 0xf7fa63e3
    8c50:	cmnvs	r0, #393216	; 0x60000
    8c54:	svclt	0x0000bd70
    8c58:			; <UNDEFINED> instruction: 0x4605b5f8
    8c5c:	vmlane.f64	d22, d3, d0
    8c60:	bvs	ffbbdce4 <_ZdlPv@@Base+0xffbb2420>
    8c64:	addeq	lr, r0, #6144	; 0x1800
    8c68:	blcc	80c74 <_ZdlPv@@Base+0x753b0>
    8c6c:			; <UNDEFINED> instruction: 0xf852d338
    8c70:	stccs	13, cr4, [r0], {4}
    8c74:	mrrcne	11, 15, sp, ip, cr9
    8c78:	lfmle	f4, 4, [r2, #-640]	; 0xfffffd80
    8c7c:			; <UNDEFINED> instruction: 0xf06f00a7
    8c80:	addmi	r4, r4, #96	; 0x60
    8c84:	shasxmi	fp, r8, r4
    8c88:	rscscc	pc, pc, pc, asr #32
    8c8c:	svc	0x00e6f7f9
    8c90:			; <UNDEFINED> instruction: 0x4631463a
    8c94:			; <UNDEFINED> instruction: 0xf7fa62e8
    8c98:			; <UNDEFINED> instruction: 0x4630e870
    8c9c:	ldmda	r0!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8ca0:	ldmib	r5, {r2, r3, r5, r8, r9, sp, lr}^
    8ca4:	addsmi	r0, r8, #939524096	; 0x38000000
    8ca8:			; <UNDEFINED> instruction: 0xf643da19
    8cac:	vqdmlal.s<illegal width 8>	q8, d16, d3[4]
    8cb0:	addsmi	r3, r8, #939524098	; 0x38000002
    8cb4:	svclt	0x00966b6c
    8cb8:			; <UNDEFINED> instruction: 0xf04f2324
    8cbc:	cmpmi	r8, #255	; 0xff
    8cc0:	svc	0x00ccf7f9
    8cc4:	eorcs	r6, r4, #175104	; 0x2ac00
    8cc8:	blx	9a556 <_ZdlPv@@Base+0x8ec92>
    8ccc:	msrvs	SPSR_f, #805306368	; 0x30000000
    8cd0:	ldmda	r2, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8cd4:			; <UNDEFINED> instruction: 0xf7fa4620
    8cd8:	blvs	feb02d30 <_ZdlPv@@Base+0xfeaf746c>
    8cdc:	ldcllt	3, cr6, [r8, #940]!	; 0x3ac
    8ce0:	ldclle	8, cr2, [lr]
    8ce4:	ldrtmi	r2, [ip], -r0, lsl #14
    8ce8:			; <UNDEFINED> instruction: 0xe7cf4638
    8cec:			; <UNDEFINED> instruction: 0x4606b5f8
    8cf0:	ldrmi	r6, [r5], -pc, lsl #16
    8cf4:	blle	6148fc <_ZdlPv@@Base+0x609038>
    8cf8:	adcsmi	r6, fp, #52224	; 0xcc00
    8cfc:	ldmib	r6, {r1, r2, r3, r4, r8, sl, fp, ip, lr, pc}^
    8d00:			; <UNDEFINED> instruction: 0xf103320e
    8d04:	ldrmi	r0, [r4, #3073]	; 0xc01
    8d08:	blvs	1c7f5bc <_ZdlPv@@Base+0x1c73cf8>
    8d0c:	bvs	ffc91da4 <_ZdlPv@@Base+0xffc864e0>
    8d10:	strne	pc, [r3], #-2820	; 0xfffff4fc
    8d14:	eorcc	pc, r7, r2, asr #16
    8d18:			; <UNDEFINED> instruction: 0xf8c6cd0f
    8d1c:	strgt	ip, [pc], #-56	; 8d24 <__printf_chk@plt+0x5e94>
    8d20:	strgt	ip, [pc], #-3343	; 8d28 <__printf_chk@plt+0x5e98>
    8d24:	eorvs	r6, r3, fp, lsr #16
    8d28:	ldmdbmi	r7, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    8d2c:	addscs	pc, r6, r0, asr #4
    8d30:			; <UNDEFINED> instruction: 0xf7fe4479
    8d34:	blvs	d070a0 <_ZdlPv@@Base+0xcfb7dc>
    8d38:	sfmle	f4, 2, [r0], #748	; 0x2ec
    8d3c:			; <UNDEFINED> instruction: 0x46304639
    8d40:			; <UNDEFINED> instruction: 0xff10f7ff
    8d44:	adcsmi	r6, fp, #52224	; 0xcc00
    8d48:	ldmdbmi	r0, {r0, r3, r4, r6, r7, sl, fp, ip, lr, pc}
    8d4c:	addscs	pc, r9, r0, asr #4
    8d50:			; <UNDEFINED> instruction: 0xf7fe4479
    8d54:	ldmib	r6, {r0, r3, r6, r7, fp, ip, sp, lr, pc}^
    8d58:			; <UNDEFINED> instruction: 0xf103320e
    8d5c:	ldrmi	r0, [r4, #3073]	; 0xc01
    8d60:			; <UNDEFINED> instruction: 0x4630dbd3
    8d64:			; <UNDEFINED> instruction: 0xff50f7ff
    8d68:	andcc	lr, lr, #3506176	; 0x358000
    8d6c:	stfeqd	f7, [r1], {3}
    8d70:	blle	ff29a3c8 <_ZdlPv@@Base+0xff28eb04>
    8d74:	vst2.8	{d20,d22}, [pc], r6
    8d78:	ldrbtmi	r7, [r9], #-39	; 0xffffffd9
    8d7c:			; <UNDEFINED> instruction: 0xf8b4f7fe
    8d80:			; <UNDEFINED> instruction: 0xf1036bb3
    8d84:	strb	r0, [r0, r1, lsl #24]
    8d88:	andeq	r5, r0, r8, lsl #12
    8d8c:	andeq	r5, r0, r8, ror #11
    8d90:			; <UNDEFINED> instruction: 0x000055be
    8d94:			; <UNDEFINED> instruction: 0x4604b570
    8d98:	ldmdavs	r6, {r0, r2, r3, fp, sp, lr}
    8d9c:	svclt	0x00a82e00
    8da0:	blle	2941a8 <_ZdlPv@@Base+0x2888e4>
    8da4:	adcsmi	r6, r3, #3072	; 0xc00
    8da8:	addsmi	sp, sp, #448	; 0x1c0
    8dac:	bvs	ff8ff5ec <_ZdlPv@@Base+0xff8f3d28>
    8db0:	eorcs	pc, r6, r3, asr r8	; <UNPREDICTABLE>
    8db4:	eorcs	pc, r5, r3, asr #16
    8db8:	stmdbmi	r9, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    8dbc:	adccs	pc, r5, r0, asr #4
    8dc0:			; <UNDEFINED> instruction: 0xf7fe4479
    8dc4:	blvs	907010 <_ZdlPv@@Base+0x8fb74c>
    8dc8:	blle	ffc19844 <_ZdlPv@@Base+0xffc0df80>
    8dcc:	strtmi	r4, [r0], -r9, lsr #12
    8dd0:	mcr2	7, 6, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    8dd4:			; <UNDEFINED> instruction: 0xf8536ae3
    8dd8:			; <UNDEFINED> instruction: 0xf8432026
    8ddc:	ldcllt	0, cr2, [r0, #-148]!	; 0xffffff6c
    8de0:	andeq	r5, r0, r8, ror r5
    8de4:	svcmi	0x00f0e92d
    8de8:	mrcmi	0, 2, fp, cr13, cr1, {6}
    8dec:	ldclmi	6, cr4, [sp, #-516]	; 0xfffffdfc
    8df0:	ldrbtmi	r4, [lr], #-1567	; 0xfffff9e1
    8df4:	ldrsbge	pc, [r0, #-143]!	; 0xffffff71	; <UNPREDICTABLE>
    8df8:	movwcs	r4, #7260	; 0x1c5c
    8dfc:	ldrbtmi	r5, [sl], #2421	; 0x975
    8e00:	stmdavs	sp!, {r4, r7, r9, sl, lr}
    8e04:			; <UNDEFINED> instruction: 0xf04f954f
    8e08:	cfldr64mi	mvdx0, [r9, #-0]
    8e0c:	strls	r4, [r6, #-1149]	; 0xfffffb83
    8e10:	andeq	pc, r4, sl, asr r8	; <UNPREDICTABLE>
    8e14:	tstls	r4, sp, asr #12
    8e18:	andls	r9, r3, r5, lsl #6
    8e1c:	andls	sl, r7, pc, lsl #16
    8e20:	bls	e6ed4 <_ZdlPv@@Base+0xdb610>
    8e24:	stccs	12, cr5, [r0], {212}	; 0xd4
    8e28:	blmi	14bd38c <_ZdlPv@@Base+0x14b1ac8>
    8e2c:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    8e30:	movwls	r4, #9883	; 0x269b
    8e34:	strcc	lr, [r1], #-4
    8e38:	bleq	64526c <_ZdlPv@@Base+0x6399a8>
    8e3c:	eorle	r2, sl, r9, lsr #24
    8e40:	ldrdvs	pc, [r0], -fp
    8e44:	ldrtmi	r4, [r0], -r9, lsr #12
    8e48:	mrc	7, 6, APSR_nzcv, cr6, cr9, {7}
    8e4c:	mvnsle	r2, r0, lsl #16
    8e50:	svceq	0x0000f1b8
    8e54:	bls	bce78 <_ZdlPv@@Base+0xb15b4>
    8e58:	blx	d1ac2 <_ZdlPv@@Base+0xc61fe>
    8e5c:	ldmib	r3, {r2, r8, r9, sp}^
    8e60:	stmib	r8, {r1, r8}^
    8e64:	teqlt	pc, r0, lsl #2
    8e68:	tstcs	r8, #8192	; 0x2000
    8e6c:	strcs	pc, [r4], #-2819	; 0xfffff4fd
    8e70:	ldrdeq	lr, [r4, -r4]
    8e74:	smlabteq	r0, r7, r9, lr
    8e78:	tstlt	r3, r4, lsl #22
    8e7c:	andcs	r6, r1, lr, lsl r0
    8e80:	blmi	e1b77c <_ZdlPv@@Base+0xe0feb8>
    8e84:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8e88:	blls	13e2ef8 <_ZdlPv@@Base+0x13d7634>
    8e8c:	qdsuble	r4, sl, r5
    8e90:	pop	{r0, r4, r6, ip, sp, pc}
    8e94:	blls	16ce5c <_ZdlPv@@Base+0x161598>
    8e98:	stmdbls	r6, {r0, r1, r3, r5, r6, r7, r8, ip, sp, pc}
    8e9c:			; <UNDEFINED> instruction: 0xf7f94648
    8ea0:	strmi	lr, [r4], -r6, asr #31
    8ea4:	mcrls	1, 0, fp, cr7, cr8, {5}
    8ea8:	mvnscs	r4, r2, lsl #12
    8eac:			; <UNDEFINED> instruction: 0x46354630
    8eb0:	svc	0x004af7f9
    8eb4:			; <UNDEFINED> instruction: 0xf7f94620
    8eb8:	shsub16mi	lr, r0, lr
    8ebc:	svc	0x006ef7f9
    8ec0:	movwls	r2, #21248	; 0x5300
    8ec4:			; <UNDEFINED> instruction: 0xf8104430
    8ec8:	blcs	297ed4 <_ZdlPv@@Base+0x28c610>
    8ecc:	movwcs	fp, #3844	; 0xf04
    8ed0:	stccc	8, cr15, [r1], {-0}
    8ed4:	andcs	lr, r0, r4, lsr #15
    8ed8:	stmdbmi	r8!, {r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    8edc:	beq	d45318 <_ZdlPv@@Base+0xd39a54>
    8ee0:	stmdbeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
    8ee4:	stcge	6, cr4, [sl], {40}	; 0x28
    8ee8:	ldrbtmi	sl, [r9], #-3342	; 0xfffff2f2
    8eec:			; <UNDEFINED> instruction: 0x464a4653
    8ef0:	strls	r9, [r0], #-1281	; 0xfffffaff
    8ef4:	svc	0x0084f7f9
    8ef8:	mvnle	r2, r4, lsl #16
    8efc:	blvc	44568 <_ZdlPv@@Base+0x38ca4>
    8f00:	blvc	ff0449dc <_ZdlPv@@Base+0xff039118>
    8f04:	blx	444ad0 <_ZdlPv@@Base+0x43920c>
    8f08:	ldc	13, cr13, [r4, #916]	; 0x394
    8f0c:	vmov.f64	d7, #80	; 0x3e800000  0.250
    8f10:	vsqrt.f64	d23, d0
    8f14:	vldrle	s31, [lr, #64]	; 0x40
    8f18:	mulne	r0, sl, r8
    8f1c:			; <UNDEFINED> instruction: 0xf7ff4648
    8f20:	stmdacs	r0, {r0, r3, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    8f24:	stmdavc	r9!, {r0, r1, r2, r4, r6, r7, ip, lr, pc}
    8f28:			; <UNDEFINED> instruction: 0xf7ff4620
    8f2c:	stmdacs	r0, {r0, r1, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    8f30:			; <UNDEFINED> instruction: 0xf1b8d0d1
    8f34:	andle	r0, r3, r0, lsl #30
    8f38:	movwcs	lr, #2521	; 0x9d9
    8f3c:	movwcs	lr, #2504	; 0x9c8
    8f40:	ldmib	r4, {r0, r1, r2, r3, r4, r8, ip, sp, pc}^
    8f44:	stmib	r7, {r8, r9, sp}^
    8f48:	blls	111b50 <_ZdlPv@@Base+0x10628c>
    8f4c:	addsle	r2, r6, r0, lsl #22
    8f50:	andcs	r9, r1, r4, lsl #20
    8f54:	ldrbtmi	r4, [fp], #-2826	; 0xfffff4f6
    8f58:			; <UNDEFINED> instruction: 0xe7916013
    8f5c:	mcr	7, 5, pc, cr14, cr9, {7}	; <UNPREDICTABLE>
    8f60:	andeq	r8, r1, r6, rrx
    8f64:	strdeq	r0, [r0], -ip
    8f68:	andeq	r8, r1, sl, asr r0
    8f6c:	andeq	r0, r0, r0, asr r1
    8f70:	andeq	r4, r0, r4, ror #29
    8f74:	strdeq	r0, [r0], -r8
    8f78:	ldrdeq	r7, [r1], -r4
    8f7c:	muleq	r0, r6, r4
    8f80:	andeq	r5, r0, r2, asr #8
    8f84:	svcmi	0x00f0e92d
    8f88:	stc	6, cr4, [sp, #-48]!	; 0xffffffd0
    8f8c:	strmi	r8, [r7], -r2, lsl #22
    8f90:	ldrcc	pc, [r4], #2271	; 0x8df
    8f94:			; <UNDEFINED> instruction: 0xf8df6945
    8f98:	umlallt	r1, r7, r4, r4
    8f9c:			; <UNDEFINED> instruction: 0x46284479
    8fa0:			; <UNDEFINED> instruction: 0xf8df9204
    8fa4:	ldrbtmi	r2, [sl], #-1164	; 0xfffffb74
    8fa8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    8fac:			; <UNDEFINED> instruction: 0xf04f9325
    8fb0:			; <UNDEFINED> instruction: 0xf8df0300
    8fb4:	ldrbtmi	r3, [fp], #-1152	; 0xfffffb80
    8fb8:			; <UNDEFINED> instruction: 0xf7f99305
    8fbc:	ldmiblt	r0!, {r1, r2, r4, r8, r9, sl, fp, sp, lr, pc}
    8fc0:			; <UNDEFINED> instruction: 0xf0002c00
    8fc4:	strcs	r8, [r0], -r0, lsr #1
    8fc8:	eorvs	r2, r3, r1, lsl #6
    8fcc:	strbtcs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    8fd0:	ldrbcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    8fd4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8fd8:	blls	963048 <_ZdlPv@@Base+0x957784>
    8fdc:			; <UNDEFINED> instruction: 0xf040405a
    8fe0:			; <UNDEFINED> instruction: 0x463083de
    8fe4:	ldc	0, cr11, [sp], #156	; 0x9c
    8fe8:	pop	{r1, r8, r9, fp, pc}
    8fec:	stmdbge	r9, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    8ff0:			; <UNDEFINED> instruction: 0xf0014628
    8ff4:	stmdacs	r0, {r0, r2, r3, r5, r8, fp, ip, sp, lr, pc}
    8ff8:	sbchi	pc, r8, r0
    8ffc:	movwcs	r9, #2569	; 0xa09
    9000:	vldrge.16	s18, [r5, #-8]	; <UNPREDICTABLE>
    9004:	ldrthi	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    9008:	ldrtls	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    900c:	ldrtge	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    9010:			; <UNDEFINED> instruction: 0xf8df44f8
    9014:	ldrbtmi	fp, [r9], #1076	; 0x434
    9018:	tstcs	r6, #3358720	; 0x334000
    901c:	tstls	r8, #-100663296	; 0xfa000000
    9020:	tstls	fp, #-83886080	; 0xfb000000
    9024:	andsls	r2, r5, r1, lsl #6
    9028:	tstls	r9, #-2147483642	; 0x80000006
    902c:	strbmi	lr, [r1], -r8
    9030:			; <UNDEFINED> instruction: 0xf7f9981b
    9034:	strbmi	lr, [r9], -lr, lsl #28
    9038:			; <UNDEFINED> instruction: 0xf7f94604
    903c:	stmiblt	r8!, {r1, r2, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    9040:			; <UNDEFINED> instruction: 0xf7ff4628
    9044:	stmdacs	r0, {r0, r1, r3, r4, fp, ip, sp, lr, pc}
    9048:			; <UNDEFINED> instruction: 0xf8dfd1f1
    904c:	bls	156054 <_ZdlPv@@Base+0x14a790>
    9050:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    9054:			; <UNDEFINED> instruction: 0xf0402b00
    9058:	blls	6a9310 <_ZdlPv@@Base+0x69da4c>
    905c:			; <UNDEFINED> instruction: 0xf0002b00
    9060:	strcs	r8, [r0], -r5, asr #1
    9064:			; <UNDEFINED> instruction: 0xf7fe4628
    9068:			; <UNDEFINED> instruction: 0xe7affff9
    906c:			; <UNDEFINED> instruction: 0x46204651
    9070:	mrc	7, 5, APSR_nzcv, cr10, cr9, {7}
    9074:	stmdacs	r0, {r1, r2, r9, sl, lr}
    9078:	ldmibmi	r5!, {r2, r4, r5, r6, ip, lr, pc}^
    907c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    9080:	mrc	7, 5, APSR_nzcv, cr2, cr9, {7}
    9084:	stmdacs	r0, {r1, r2, r9, sl, lr}
    9088:	ldmibmi	r2!, {r3, r6, ip, lr, pc}^
    908c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    9090:	mcr	7, 5, pc, cr10, cr9, {7}	; <UNPREDICTABLE>
    9094:			; <UNDEFINED> instruction: 0xf0002800
    9098:	stmibmi	pc!, {r0, r4, r9, pc}^	; <UNPREDICTABLE>
    909c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    90a0:	mcr	7, 5, pc, cr2, cr9, {7}	; <UNPREDICTABLE>
    90a4:			; <UNDEFINED> instruction: 0xf0002800
    90a8:	stmibmi	ip!, {r3, r4, r5, r6, r9, pc}^
    90ac:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    90b0:	mrc	7, 4, APSR_nzcv, cr10, cr9, {7}
    90b4:			; <UNDEFINED> instruction: 0xf0002800
    90b8:	stmibmi	r9!, {r1, r2, r4, r7, pc}^
    90bc:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    90c0:	mrc	7, 4, APSR_nzcv, cr2, cr9, {7}
    90c4:			; <UNDEFINED> instruction: 0xf0002800
    90c8:	stmibmi	r6!, {r2, r3, r4, r7, pc}^
    90cc:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    90d0:	mcr	7, 4, pc, cr10, cr9, {7}	; <UNPREDICTABLE>
    90d4:			; <UNDEFINED> instruction: 0xf0002800
    90d8:	stmibmi	r3!, {r2, r4, r7, pc}^
    90dc:	ldrbtmi	r2, [r9], #-0
    90e0:	ldc	7, cr15, [r6, #996]!	; 0x3e4
    90e4:	ldmvs	lr, {r0, r1, r3, r4, r5, fp, sp, lr}
    90e8:			; <UNDEFINED> instruction: 0xf7feb108
    90ec:	blmi	ff808ec0 <_ZdlPv@@Base+0xff7fd5fc>
    90f0:	addsmi	r4, lr, #2063597568	; 0x7b000000
    90f4:	strtmi	sp, [r1], -r4, lsr #1
    90f8:			; <UNDEFINED> instruction: 0x46029c17
    90fc:			; <UNDEFINED> instruction: 0x46389b16
    9100:	ldrmi	r9, [r0, r0, lsl #8]!
    9104:	bls	182f7c <_ZdlPv@@Base+0x1776b8>
    9108:	blmi	ff65a928 <_ZdlPv@@Base+0xff64f064>
    910c:	ldmpl	r3, {r0, r3, r4, r6, r7, fp, lr}^
    9110:			; <UNDEFINED> instruction: 0x461a4478
    9114:			; <UNDEFINED> instruction: 0xf7fe4619
    9118:			; <UNDEFINED> instruction: 0xe757fd99
    911c:			; <UNDEFINED> instruction: 0xf7f94641
    9120:			; <UNDEFINED> instruction: 0x4604ed98
    9124:			; <UNDEFINED> instruction: 0xf0002800
    9128:	ldmibmi	r3, {r0, r1, r3, r7, r9, pc}^
    912c:	ldrbtmi	sl, [r9], #-2576	; 0xfffff5f0
    9130:	mcr	7, 3, pc, cr6, cr9, {7}	; <UNPREDICTABLE>
    9134:			; <UNDEFINED> instruction: 0xf0402801
    9138:	lfm	f0, 1, [pc, #524]	; 934c <__printf_chk@plt+0x64bc>
    913c:	vldr	d6, [sp, #732]	; 0x2dc
    9140:	vmov.32	r7, d4[1]
    9144:	vsqrt.f64	d23, d6
    9148:	vmov.i16	d15, #0	; 0x0000
    914c:	lfm	f0, 1, [pc, #484]	; 9338 <__printf_chk@plt+0x64a8>
    9150:	vmov.u16	r6, d20[2]
    9154:	vsqrt.f64	d23, d6
    9158:	vpmin.s8	d31, d0, d0
    915c:	sfm	f0, 1, [r7, #452]	; 0x1c4
    9160:	strb	r7, [sp, -r8, lsl #22]!
    9164:			; <UNDEFINED> instruction: 0xf7f94641
    9168:	stmdacs	r0, {r2, r4, r5, r6, r8, sl, fp, sp, lr, pc}
    916c:	subshi	pc, r9, #0
    9170:	bge	71b880 <_ZdlPv@@Base+0x70ffbc>
    9174:			; <UNDEFINED> instruction: 0xf7f94479
    9178:	stmdacs	r1, {r2, r6, r9, sl, fp, sp, lr, pc}
    917c:	subshi	pc, r1, #64	; 0x40
    9180:	blcs	2fdf8 <_ZdlPv@@Base+0x24534>
    9184:	subhi	pc, sp, #64, 6
    9188:	smmlsr	r9, fp, r0, r6
    918c:			; <UNDEFINED> instruction: 0xf47f2c00
    9190:	qadd16mi	sl, r6, sl
    9194:	ldmdbvs	r9!, {r2, r3, r4, sl, fp, sp, pc}^
    9198:			; <UNDEFINED> instruction: 0xf7fe4620
    919c:	bls	188108 <_ZdlPv@@Base+0x17c844>
    91a0:			; <UNDEFINED> instruction: 0x46214bb3
    91a4:	ldmpl	r3, {r1, r2, r4, r5, r7, fp, lr}^
    91a8:			; <UNDEFINED> instruction: 0x461a4478
    91ac:	stc2l	7, cr15, [lr, #-1016]	; 0xfffffc08
    91b0:	ldmvs	fp!, {r2, r3, r8, r9, sl, sp, lr, pc}^
    91b4:			; <UNDEFINED> instruction: 0x9c05b9ab
    91b8:	ldmmi	r2!, {r3, r4, r6, r7, r9, sp}
    91bc:	ldmibmi	r3!, {r1, r4, r5, r7, r8, r9, fp, lr}
    91c0:	stmdapl	r1!, {r5, fp, ip, lr}^
    91c4:	stmiapl	r4!, {r1, r2, fp, sp, lr}^
    91c8:	stmdavs	r8, {r0, r1, r3, r4, r5, r7, r9, fp, sp, lr}
    91cc:	vqdmulh.s<illegal width 8>	d15, d6, d2
    91d0:	blcs	2325c <_ZdlPv@@Base+0x17998>
    91d4:	andshi	pc, r9, #0
    91d8:	mrc2	7, 5, pc, cr4, cr14, {7}
    91dc:	rscsvs	r2, r8, r1, lsl #12
    91e0:	strcs	lr, [r1], -r0, asr #14
    91e4:	movwcs	lr, #5950	; 0x173e
    91e8:			; <UNDEFINED> instruction: 0xe729613b
    91ec:	strtmi	r4, [r8], -r8, lsr #19
    91f0:	ldrbtmi	r4, [r9], #-2975	; 0xfffff461
    91f4:	ldmpl	r3, {r0, r2, r9, fp, ip, pc}^
    91f8:	movwls	r4, #1562	; 0x61a
    91fc:			; <UNDEFINED> instruction: 0xff16f7fe
    9200:	bmi	fe942ec4 <_ZdlPv@@Base+0xfe937600>
    9204:			; <UNDEFINED> instruction: 0xf8df2300
    9208:	ldrbtmi	sl, [sl], #-656	; 0xfffffd70
    920c:	movwls	r9, #29465	; 0x7319
    9210:	blmi	fe89a600 <_ZdlPv@@Base+0xfe88ed3c>
    9214:	bcs	444a3c <_ZdlPv@@Base+0x439178>
    9218:	movwls	r4, #25723	; 0x647b
    921c:	bne	444a84 <_ZdlPv@@Base+0x4391c0>
    9220:			; <UNDEFINED> instruction: 0xf7f94620
    9224:	stmdacs	r0, {r1, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    9228:	blls	13d714 <_ZdlPv@@Base+0x131e50>
    922c:	bicsle	r2, r8, r0, lsl #22
    9230:	rsbls	pc, ip, #14614528	; 0xdf0000
    9234:	rsblt	pc, ip, #14614528	; 0xdf0000
    9238:	ldrbtmi	r4, [fp], #1273	; 0x4f9
    923c:			; <UNDEFINED> instruction: 0xf7fe4628
    9240:	stmdacs	r0, {r0, r2, r3, r4, r8, r9, sl, fp, ip, sp, lr, pc}
    9244:	bichi	pc, r9, r0
    9248:			; <UNDEFINED> instruction: 0x4649981b
    924c:	stc	7, cr15, [r0, #-996]	; 0xfffffc1c
    9250:	stmdacs	r0, {r2, r9, sl, lr}
    9254:			; <UNDEFINED> instruction: 0x4649d0f2
    9258:			; <UNDEFINED> instruction: 0xf7f92000
    925c:			; <UNDEFINED> instruction: 0x4606ecfa
    9260:	sbcsle	r2, fp, r0, lsl #16
    9264:	andcs	r4, r0, r9, asr #12
    9268:	ldcl	7, cr15, [r2], #996	; 0x3e4
    926c:	stmdacs	r0, {r7, r9, sl, lr}
    9270:	cmnhi	r6, r0	; <UNPREDICTABLE>
    9274:			; <UNDEFINED> instruction: 0x4659aa10
    9278:	stcl	7, cr15, [r2, #996]	; 0x3e4
    927c:			; <UNDEFINED> instruction: 0xf0402801
    9280:			; <UNDEFINED> instruction: 0x46208178
    9284:	blx	1d45294 <_ZdlPv@@Base+0x1d399d0>
    9288:	ldrtmi	r4, [r0], -r4, lsl #12
    928c:	blx	1c4529c <_ZdlPv@@Base+0x1c399d8>
    9290:	blls	41aaa0 <_ZdlPv@@Base+0x40f1dc>
    9294:	ldrtmi	r4, [r8], -r1, lsr #12
    9298:	blx	16c729c <_ZdlPv@@Base+0x16bb9d8>
    929c:	stmibmi	r2, {r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    92a0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    92a4:	stc	7, cr15, [r0, #996]!	; 0x3e4
    92a8:			; <UNDEFINED> instruction: 0xf0402800
    92ac:	blls	129b88 <_ZdlPv@@Base+0x11e2c4>
    92b0:	orrsle	r2, r6, r0, lsl #22
    92b4:			; <UNDEFINED> instruction: 0x4628461e
    92b8:	mcr2	7, 7, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    92bc:			; <UNDEFINED> instruction: 0xf0002800
    92c0:	ldmdals	fp, {r0, r3, r7, r8, pc}
    92c4:			; <UNDEFINED> instruction: 0xf7f94651
    92c8:	strmi	lr, [r4], -r4, asr #25
    92cc:	rscsle	r2, r2, r0, lsl #16
    92d0:	andcs	r4, r0, r1, asr r6
    92d4:	ldc	7, cr15, [ip], #996	; 0x3e4
    92d8:			; <UNDEFINED> instruction: 0xf0002800
    92dc:	stmdavc	r3, {r1, r4, r7, r8, pc}
    92e0:	tstle	r3, r2, lsr #22
    92e4:			; <UNDEFINED> instruction: 0xf0002e00
    92e8:	ldmdbmi	r0!, {r3, r6, r7, r8, pc}^
    92ec:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    92f0:	ldcl	7, cr15, [sl, #-996]!	; 0xfffffc1c
    92f4:			; <UNDEFINED> instruction: 0xf0002800
    92f8:			; <UNDEFINED> instruction: 0x462081b7
    92fc:	blx	e4530c <_ZdlPv@@Base+0xe39a48>
    9300:	ldrtmi	r4, [r2], -r1, lsl #12
    9304:			; <UNDEFINED> instruction: 0xf7ff4638
    9308:	ldrb	pc, [r4, r5, asr #26]	; <UNPREDICTABLE>
    930c:	bge	833fa0 <_ZdlPv@@Base+0x8286dc>
    9310:	blge	86df24 <_ZdlPv@@Base+0x862660>
    9314:	bge	7adb1c <_ZdlPv@@Base+0x7a2258>
    9318:	blge	8adf28 <_ZdlPv@@Base+0x8a2664>
    931c:	strcs	r9, [r0], -r6, lsl #18
    9320:	blge	7edf2c <_ZdlPv@@Base+0x7e2668>
    9324:	ldrvs	lr, [pc], -sp, asr #19
    9328:	strtvs	lr, [r1], -sp, asr #19
    932c:			; <UNDEFINED> instruction: 0xf7f99623
    9330:	adcsmi	lr, r0, #104, 26	; 0x1a00
    9334:	mvnhi	pc, r0, asr #6
    9338:			; <UNDEFINED> instruction: 0x46304651
    933c:	stc	7, cr15, [r8], {249}	; 0xf9
    9340:			; <UNDEFINED> instruction: 0xf0002800
    9344:	ldmdbmi	sl, {r0, r2, r3, r6, r7, r8, pc}^
    9348:	ldrbtmi	sl, [r9], #-2570	; 0xfffff5f6
    934c:	ldcl	7, cr15, [r8, #-996]	; 0xfffffc1c
    9350:			; <UNDEFINED> instruction: 0xf0402801
    9354:	blls	2a9a38 <_ZdlPv@@Base+0x29e174>
    9358:	vpadd.i8	q1, q8, <illegal reg q15.5>
    935c:	ldrbmi	r8, [r1], -r5, lsr #3
    9360:			; <UNDEFINED> instruction: 0xf88d4630
    9364:			; <UNDEFINED> instruction: 0xf7f93070
    9368:	sxtab16mi	lr, r0, r4, ror #24
    936c:			; <UNDEFINED> instruction: 0xf0002800
    9370:	stmdbge	fp, {r0, r2, r3, r7, r8, pc}
    9374:			; <UNDEFINED> instruction: 0xf7f94632
    9378:	andsls	lr, sp, r6, asr #24
    937c:	blls	2f77e4 <_ZdlPv@@Base+0x2ebf20>
    9380:			; <UNDEFINED> instruction: 0xf0004543
    9384:	blmi	c69ae8 <_ZdlPv@@Base+0xc5e224>
    9388:	ldmpl	r3, {r0, r2, r9, fp, ip, pc}^
    938c:	blcs	23400 <_ZdlPv@@Base+0x17b3c>
    9390:	stmdbmi	r8, {r1, r3, r4, r5, r8, ip, lr, pc}^
    9394:	ldrbtmi	r2, [r9], #-0
    9398:	mrrc	7, 15, pc, sl, cr9	; <UNPREDICTABLE>
    939c:	tstlt	r8, #6291456	; 0x600000
    93a0:	blcs	b673b4 <_ZdlPv@@Base+0xb5baf0>
    93a4:			; <UNDEFINED> instruction: 0x4630d01a
    93a8:	ldcl	7, cr15, [r8], #996	; 0x3e4
    93ac:			; <UNDEFINED> instruction: 0xf7f93001
    93b0:			; <UNDEFINED> instruction: 0x4631ec56
    93b4:			; <UNDEFINED> instruction: 0xf7f94606
    93b8:			; <UNDEFINED> instruction: 0x9624ec70
    93bc:			; <UNDEFINED> instruction: 0x4620493e
    93c0:			; <UNDEFINED> instruction: 0xf7f94479
    93c4:	ldmiblt	r0, {r1, r4, r8, sl, fp, sp, lr, pc}
    93c8:			; <UNDEFINED> instruction: 0xf002981d
    93cc:			; <UNDEFINED> instruction: 0x4606f995
    93d0:			; <UNDEFINED> instruction: 0x4638aa1c
    93d4:			; <UNDEFINED> instruction: 0xf7ff4631
    93d8:	strb	pc, [ip, -r9, lsl #25]!	; <UNPREDICTABLE>
    93dc:	blcs	b674f0 <_ZdlPv@@Base+0xb5bc2c>
    93e0:	stmvc	r3, {r0, r5, r6, r7, r8, ip, lr, pc}
    93e4:	bicsle	r2, lr, r0, lsl #22
    93e8:			; <UNDEFINED> instruction: 0x93242300
    93ec:	strtmi	lr, [r0], -r6, ror #15
    93f0:			; <UNDEFINED> instruction: 0xf9bef002
    93f4:	bge	71ac14 <_ZdlPv@@Base+0x70f350>
    93f8:			; <UNDEFINED> instruction: 0x46314638
    93fc:	ldc2l	7, cr15, [r6], #-1020	; 0xfffffc04
    9400:			; <UNDEFINED> instruction: 0xf002981d
    9404:			; <UNDEFINED> instruction: 0xe77bf979
    9408:	ldc	7, cr15, [sl], #-996	; 0xfffffc1c
    940c:	svclt	0x00c22801
    9410:	cmpmi	r8, #30720	; 0x7800
    9414:			; <UNDEFINED> instruction: 0xe7bc901e
    9418:	andeq	r0, r0, r0
    941c:	subsmi	r8, r6, r0
    9420:	andeq	r0, r0, r0
    9424:	subsgt	r8, r6, r0
    9428:	strdeq	r0, [r0], -ip
    942c:	andeq	r5, r0, r4, lsl #8
    9430:			; <UNDEFINED> instruction: 0x00017eb2
    9434:	andeq	r7, r1, r2, lsr #29
    9438:	andeq	r7, r1, r4, lsl #29
    943c:	ldrdeq	r5, [r0], -ip
    9440:			; <UNDEFINED> instruction: 0x000053b2
    9444:	ldrdeq	r5, [r0], -r8
    9448:	andeq	r5, r0, r4, asr #8
    944c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    9450:	andeq	r5, r0, sl, lsr #7
    9454:	andeq	r5, r0, sl, asr #7
    9458:	andeq	r5, r0, sl, ror #7
    945c:	andeq	r5, r0, r6, lsl r4
    9460:	andeq	r5, r0, lr, lsl #8
    9464:	andeq	r5, r0, sl, lsl #8
    9468:	andeq	r5, r0, r2, lsr #21
    946c:			; <UNDEFINED> instruction: 0xffffecb5
    9470:	andeq	r0, r0, ip, asr #2
    9474:	muleq	r0, r8, r2
    9478:	andeq	r5, r0, r2, lsl #6
    947c:	ldrdeq	r4, [r0], -r0
    9480:	andeq	r5, r0, r8, lsr #4
    9484:	muleq	r0, r4, r1
    9488:	andeq	r0, r0, ip, ror #1
    948c:	strdeq	r0, [r0], -r4
    9490:	andeq	r5, r0, lr, ror #5
    9494:	andeq	r5, r0, r2, asr #5
    9498:	ldrdeq	r5, [r0], -ip
    949c:	andeq	r5, r0, ip, asr r3
    94a0:			; <UNDEFINED> instruction: 0x000051b4
    94a4:	andeq	r4, r0, sl, lsl #16
    94a8:	andeq	r5, r0, r6, lsr r2
    94ac:	andeq	r5, r0, sl, asr r2
    94b0:	strdeq	r4, [r0], -sl
    94b4:	andeq	r5, r0, r6, asr r0
    94b8:	andeq	r5, r0, r8, lsl #3
    94bc:	mcr	12, 0, r4, cr8, cr11, {5}
    94c0:	blmi	feedfd08 <_ZdlPv@@Base+0xfeed4444>
    94c4:	ldrbtmi	r4, [fp], #-1148	; 0xfffffb84
    94c8:	strtmi	r9, [r5], -r6, lsl #6
    94cc:			; <UNDEFINED> instruction: 0x4607463c
    94d0:	andcs	r4, r0, r9, lsr #12
    94d4:	bl	fef474c0 <_ZdlPv@@Base+0xfef3bbfc>
    94d8:	biclt	r4, r0, r6, lsl #12
    94dc:	blcs	c274f0 <_ZdlPv@@Base+0xc1bc2c>
    94e0:	stmdavc	r3, {r0, r8, ip, lr, pc}^
    94e4:	ldmdavc	r3!, {r0, r1, r3, r4, r7, r8, ip, sp, pc}
    94e8:	andsle	r2, r4, r6, ror #22
    94ec:			; <UNDEFINED> instruction: 0x46304659
    94f0:	ldcl	7, cr15, [sl], #-996	; 0xfffffc1c
    94f4:	cmnle	r1, r0, lsl #16
    94f8:	strtmi	r6, [r9], -r3, ror #16
    94fc:			; <UNDEFINED> instruction: 0xf0432000
    9500:	rsbvs	r0, r3, r8, lsl #6
    9504:	bl	fe9474f0 <_ZdlPv@@Base+0xfe93bc2c>
    9508:	stmdacs	r0, {r1, r2, r9, sl, lr}
    950c:	mnf<illegal precision>z	f5, f6
    9510:			; <UNDEFINED> instruction: 0x46275a10
    9514:	ldmdavc	r2!, {r2, r4, r7, r8, sl, sp, lr, pc}^
    9518:	andsle	r2, r1, r6, ror #20
    951c:	mvnle	r2, r6, ror #22
    9520:	bcs	1a676f0 <_ZdlPv@@Base+0x1a5be2c>
    9524:	blcs	19bd57c <_ZdlPv@@Base+0x19b1cb8>
    9528:	ldmdavc	r3!, {r5, r6, r7, r8, ip, lr, pc}^
    952c:	bicsle	r2, sp, ip, ror #22
    9530:	blcs	27804 <_ZdlPv@@Base+0x1bf40>
    9534:	stmdavs	r3!, {r1, r3, r4, r6, r7, r8, ip, lr, pc}^
    9538:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
    953c:	strb	r6, [r7, r3, rrx]
    9540:	bcs	27810 <_ZdlPv@@Base+0x1bf4c>
    9544:	stmdavs	r3!, {r1, r3, r5, r6, r7, r8, ip, lr, pc}^
    9548:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    954c:	ldr	r6, [pc, r3, rrx]!
    9550:	bcs	27820 <_ZdlPv@@Base+0x1bf5c>
    9554:	stmdavs	r3!, {r0, r1, r2, r5, r6, r7, r8, ip, lr, pc}^
    9558:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    955c:	ldr	r6, [r7, r3, rrx]!
    9560:	blcs	301d0 <_ZdlPv@@Base+0x2490c>
    9564:	cfldrdge	mvd15, [sp, #-508]!	; 0xfffffe04
    9568:			; <UNDEFINED> instruction: 0x46284992
    956c:	ldrbtmi	r4, [r9], #-2962	; 0xfffff46e
    9570:	svcge	0x001ce640
    9574:	ldrtmi	r4, [r8], -r1, asr #12
    9578:			; <UNDEFINED> instruction: 0xf9eaf7fe
    957c:	blcs	301ec <_ZdlPv@@Base+0x24928>
    9580:	cfstrdge	mvd15, [pc, #-508]!	; 938c <__printf_chk@plt+0x64fc>
    9584:	ldrtmi	r4, [sl], -sp, lsl #19
    9588:	ldrbtmi	r4, [r9], #-2955	; 0xfffff475
    958c:	strtmi	r9, [r8], -r5, lsl #24
    9590:	movwls	r5, #2275	; 0x8e3
    9594:	stc2l	7, cr15, [sl, #-1016]	; 0xfffffc08
    9598:	strbmi	lr, [r1], -r3, ror #10
    959c:	bl	1647588 <_ZdlPv@@Base+0x163bcc4>
    95a0:	stmdacs	r0, {r2, r9, sl, lr}
    95a4:	rscshi	pc, r2, r0
    95a8:	bl	ffe47594 <_ZdlPv@@Base+0xffe3bcd0>
    95ac:			; <UNDEFINED> instruction: 0xf7f93001
    95b0:			; <UNDEFINED> instruction: 0x4621eb56
    95b4:			; <UNDEFINED> instruction: 0xf7f961b8
    95b8:	strb	lr, [r1, #-2928]	; 0xfffff490
    95bc:	ldrtmi	r9, [r0], -r6, lsl #18
    95c0:	ldc	7, cr15, [r2], {249}	; 0xf9
    95c4:			; <UNDEFINED> instruction: 0xf0402800
    95c8:	stmdavs	r3!, {r0, r1, r2, r3, r6, r7, pc}^
    95cc:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
    95d0:	ldrb	r6, [sp, -r3, rrx]!
    95d4:	movwcs	fp, #4582	; 0x11e6
    95d8:	ldrtmi	r9, [r8], -r7, lsl #6
    95dc:	blx	f475e2 <_ZdlPv@@Base+0xf3bd1e>
    95e0:	blmi	1defdfc <_ZdlPv@@Base+0x1de4538>
    95e4:	bls	1df938 <_ZdlPv@@Base+0x1d4074>
    95e8:	tstmi	r3, #1769472	; 0x1b0000
    95ec:	cfstrdge	mvd15, [r1, #508]!	; 0x1fc
    95f0:	blcs	30260 <_ZdlPv@@Base+0x2499c>
    95f4:	cfldrsge	mvf15, [r5, #-508]!	; 0xfffffe04
    95f8:			; <UNDEFINED> instruction: 0x46284972
    95fc:	ldrbtmi	r4, [r9], #-2926	; 0xfffff492
    9600:	strdlt	lr, [lr, -r8]!
    9604:	movwls	r2, #29441	; 0x7301
    9608:			; <UNDEFINED> instruction: 0xf7fee608
    960c:	strb	pc, [r5, #3111]!	; 0xc27	; <UNPREDICTABLE>
    9610:	blcs	30280 <_ZdlPv@@Base+0x249bc>
    9614:	cfstrsge	mvf15, [r5, #-508]!	; 0xfffffe04
    9618:	strtmi	r4, [r8], -fp, ror #18
    961c:	ldrbtmi	r4, [r9], #-2918	; 0xfffff49a
    9620:	blls	6c2dc8 <_ZdlPv@@Base+0x6b7504>
    9624:			; <UNDEFINED> instruction: 0xf47f2b00
    9628:	bls	174aa4 <_ZdlPv@@Base+0x1691e0>
    962c:	blmi	189aed4 <_ZdlPv@@Base+0x188f610>
    9630:	ldmpl	r3, {r1, r2, r5, r6, r8, fp, lr}^
    9634:			; <UNDEFINED> instruction: 0x461a4479
    9638:			; <UNDEFINED> instruction: 0xf7fe9300
    963c:	ldr	pc, [r1, #-3319]	; 0xfffff309
    9640:	qadd16mi	sl, r1, ip
    9644:			; <UNDEFINED> instruction: 0xf7fe4638
    9648:	blls	6c7c5c <_ZdlPv@@Base+0x6bc398>
    964c:			; <UNDEFINED> instruction: 0xf47f2b00
    9650:	ldmdbmi	pc, {r0, r3, r8, sl, fp, sp, pc}^	; <UNPREDICTABLE>
    9654:	blmi	161af44 <_ZdlPv@@Base+0x160f680>
    9658:	cfstrsls	mvf4, [r5], {121}	; 0x79
    965c:	stmiapl	r3!, {r3, r5, r9, sl, lr}^
    9660:			; <UNDEFINED> instruction: 0xf7fe9300
    9664:	ldrbt	pc, [sp], #3299	; 0xce3	; <UNPREDICTABLE>
    9668:	blcs	302d8 <_ZdlPv@@Base+0x24a14>
    966c:	cfldrdge	mvd15, [r9], #508	; 0x1fc
    9670:			; <UNDEFINED> instruction: 0x46284958
    9674:	ldrbtmi	r4, [r9], #-2896	; 0xfffff4b0
    9678:	blls	6c2d70 <_ZdlPv@@Base+0x6b74ac>
    967c:			; <UNDEFINED> instruction: 0xf47f2b00
    9680:	ldmdbmi	r5, {r4, r5, r6, r7, sl, fp, sp, pc}^
    9684:	blmi	131af2c <_ZdlPv@@Base+0x130f668>
    9688:	ldr	r4, [r3, #1145]!	; 0x479
    968c:			; <UNDEFINED> instruction: 0x4621ae10
    9690:			; <UNDEFINED> instruction: 0xf7fe4630
    9694:	blls	6c7c10 <_ZdlPv@@Base+0x6bc34c>
    9698:			; <UNDEFINED> instruction: 0xf47f2b00
    969c:	stmdbmi	pc, {r1, r5, r6, r7, sl, fp, sp, pc}^	; <UNPREDICTABLE>
    96a0:	blmi	115af70 <_ZdlPv@@Base+0x114f6ac>
    96a4:			; <UNDEFINED> instruction: 0xe7714479
    96a8:			; <UNDEFINED> instruction: 0x4619ae10
    96ac:			; <UNDEFINED> instruction: 0xf7fe4630
    96b0:	blls	6c7c34 <_ZdlPv@@Base+0x6bc370>
    96b4:			; <UNDEFINED> instruction: 0xf47f2b00
    96b8:	stmdbmi	r9, {r2, r4, r6, r7, sl, fp, sp, pc}^
    96bc:	blmi	f9af8c <_ZdlPv@@Base+0xf8f6c8>
    96c0:			; <UNDEFINED> instruction: 0xe7634479
    96c4:			; <UNDEFINED> instruction: 0x4621ae10
    96c8:			; <UNDEFINED> instruction: 0xf7fe4630
    96cc:	blls	6c7bd8 <_ZdlPv@@Base+0x6bc314>
    96d0:			; <UNDEFINED> instruction: 0xf47f2b00
    96d4:	stmdbmi	r3, {r1, r2, r6, r7, sl, fp, sp, pc}^
    96d8:	blmi	ddafa8 <_ZdlPv@@Base+0xdcf6e4>
    96dc:			; <UNDEFINED> instruction: 0xe7554479
    96e0:			; <UNDEFINED> instruction: 0x4621ae10
    96e4:			; <UNDEFINED> instruction: 0xf7fe4630
    96e8:	blls	6c7bbc <_ZdlPv@@Base+0x6bc2f8>
    96ec:			; <UNDEFINED> instruction: 0xf47f2b00
    96f0:	ldmdbmi	sp!, {r3, r4, r5, r7, sl, fp, sp, pc}
    96f4:	blmi	c1afc4 <_ZdlPv@@Base+0xc0f700>
    96f8:	smlsldx	r4, r7, r9, r4
    96fc:			; <UNDEFINED> instruction: 0x4621ae10
    9700:			; <UNDEFINED> instruction: 0xf7fe4630
    9704:	blls	6c7ba0 <_ZdlPv@@Base+0x6bc2dc>
    9708:			; <UNDEFINED> instruction: 0xf47f2b00
    970c:	ldmdbmi	r7!, {r1, r3, r5, r7, sl, fp, sp, pc}
    9710:	blmi	a5afe0 <_ZdlPv@@Base+0xa4f71c>
    9714:			; <UNDEFINED> instruction: 0xe7394479
    9718:	qadd16mi	sl, r1, ip
    971c:			; <UNDEFINED> instruction: 0xf7fe4638
    9720:	blls	6c7b84 <_ZdlPv@@Base+0x6bc2c0>
    9724:			; <UNDEFINED> instruction: 0xf47f2b00
    9728:	ldmdbmi	r1!, {r2, r3, r4, r7, sl, fp, sp, pc}
    972c:	blmi	89b01c <_ZdlPv@@Base+0x88f758>
    9730:			; <UNDEFINED> instruction: 0xe72b4479
    9734:	strbmi	sl, [r1], -ip, lsl #30
    9738:			; <UNDEFINED> instruction: 0xf7fe4638
    973c:	vnmlsge.f16	s30, s0, s18	; <UNPREDICTABLE>
    9740:	ldrtmi	r4, [r0], -r1, lsr #12
    9744:			; <UNDEFINED> instruction: 0xf904f7fe
    9748:	blcs	303b8 <_ZdlPv@@Base+0x24af4>
    974c:	cfstrsge	mvf15, [r9], {127}	; 0x7f
    9750:			; <UNDEFINED> instruction: 0x46334819
    9754:	ldrtmi	r9, [sl], -r5, lsl #24
    9758:	stmdapl	r4!, {r1, r2, r5, r8, fp, lr}
    975c:			; <UNDEFINED> instruction: 0x46284479
    9760:			; <UNDEFINED> instruction: 0xf7fe9400
    9764:	ldrbt	pc, [ip], #-3171	; 0xfffff39d	; <UNPREDICTABLE>
    9768:			; <UNDEFINED> instruction: 0x463e4633
    976c:	sadd16mi	sl, r9, ip
    9770:	bpl	444fd8 <_ZdlPv@@Base+0x439714>
    9774:			; <UNDEFINED> instruction: 0xf7fe4638
    9778:	blls	6c7b2c <_ZdlPv@@Base+0x6bc268>
    977c:			; <UNDEFINED> instruction: 0xf47f2b00
    9780:	ldmdbmi	sp, {r0, r4, r5, r6, sl, fp, sp, pc}
    9784:	blmi	31b074 <_ZdlPv@@Base+0x30f7b0>
    9788:			; <UNDEFINED> instruction: 0xe7664479
    978c:	blcs	303fc <_ZdlPv@@Base+0x24b38>
    9790:	cfstrdge	mvd15, [r7], #-508	; 0xfffffe04
    9794:			; <UNDEFINED> instruction: 0x46284919
    9798:	ldrbtmi	r4, [r9], #-2823	; 0xfffff4f9
    979c:			; <UNDEFINED> instruction: 0xf7f9e52a
    97a0:	strtmi	lr, [r8], -lr, lsl #21
    97a4:	mrrc2	7, 15, pc, sl, cr14	; <UNPREDICTABLE>
    97a8:	b	fe3c7794 <_ZdlPv@@Base+0xfe3bbed0>
    97ac:	andeq	r4, r0, r8, lsr #30
    97b0:	andeq	r4, r0, r2, lsr #31
    97b4:	andeq	r4, r0, sl, lsl #31
    97b8:	andeq	r0, r0, ip, asr #2
    97bc:	andeq	r4, r0, r2, lsl #31
    97c0:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    97c4:	andeq	r5, r0, r6, lsr #1
    97c8:	andeq	r5, r0, sl, lsl r0
    97cc:	andeq	r4, r0, ip, asr #27
    97d0:	ldrdeq	r4, [r0], -ip
    97d4:	ldrdeq	r4, [r0], -r6
    97d8:	muleq	r0, ip, lr
    97dc:	andeq	r4, r0, r8, asr pc
    97e0:	andeq	r4, r0, r8, lsl pc
    97e4:	andeq	r4, r0, r0, ror #29
    97e8:	andeq	r4, r0, r4, lsr #29
    97ec:	andeq	r4, r0, r4, ror lr
    97f0:	andeq	r4, r0, r0, lsr pc
    97f4:			; <UNDEFINED> instruction: 0x00004eb8
    97f8:	andeq	r4, r0, r4, ror #25
    97fc:	strdeq	r4, [r0], -lr
    9800:	addlt	fp, r2, r0, ror r5
    9804:	ldrmi	r4, [r6], -sp, lsl #12
    9808:	subcs	r9, r8, r1
    980c:			; <UNDEFINED> instruction: 0xf836f002
    9810:	strmi	r9, [r4], -r1, lsl #18
    9814:	ldc2l	7, cr15, [r6, #-1016]	; 0xfffffc08
    9818:			; <UNDEFINED> instruction: 0x46294632
    981c:			; <UNDEFINED> instruction: 0xf7ff4620
    9820:			; <UNDEFINED> instruction: 0x4603fbb1
    9824:			; <UNDEFINED> instruction: 0x4620b110
    9828:	ldcllt	0, cr11, [r0, #-8]!
    982c:	strtmi	r6, [r0], -r2, lsr #16
    9830:	ldmdavs	r3, {r2, r3, r4, r9, sl, lr}^
    9834:			; <UNDEFINED> instruction: 0x46204798
    9838:	ldcllt	0, cr11, [r0, #-8]!
    983c:			; <UNDEFINED> instruction: 0xf0024620
    9840:			; <UNDEFINED> instruction: 0xf7f9f841
    9844:	svclt	0x0000ea42
    9848:	svcmi	0x00f0e92d
    984c:	stc	6, cr2, [sp, #-0]
    9850:			; <UNDEFINED> instruction: 0xf8df8b04
    9854:			; <UNDEFINED> instruction: 0xf8df28a0
    9858:	ldrbtmi	r3, [sl], #-2208	; 0xfffff760
    985c:	ldmeq	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    9860:			; <UNDEFINED> instruction: 0xf8dfb099
    9864:	ldmpl	r3, {r2, r3, r4, r7, fp, pc}^
    9868:	ldrbtmi	sl, [r8], #-2312	; 0xfffff6f8
    986c:	ldmdavs	fp, {r3, r4, r5, r6, r7, sl, lr}
    9870:			; <UNDEFINED> instruction: 0xf04f9317
    9874:	strls	r0, [r7], -r0, lsl #6
    9878:	stc2l	0, cr15, [sl]
    987c:			; <UNDEFINED> instruction: 0xf0002800
    9880:	mrc	2, 5, r8, cr6, cr14, {0}
    9884:	andcs	r8, r1, #0, 22
    9888:	svcge	0x00109908
    988c:			; <UNDEFINED> instruction: 0xf8df9214
    9890:			; <UNDEFINED> instruction: 0xf8df3874
    9894:			; <UNDEFINED> instruction: 0xf8df2874
    9898:	ldrbtmi	r5, [sl], #-2164	; 0xfffff78c
    989c:	stmib	sp, {r4, ip, pc}^
    98a0:	ldrbtmi	r6, [sp], #-1554	; 0xfffff9ee
    98a4:	ldrvs	lr, [r5], -sp, asr #19
    98a8:	bcs	4450d4 <_ZdlPv@@Base+0x439810>
    98ac:			; <UNDEFINED> instruction: 0xf8589111
    98b0:	movwls	r3, #12291	; 0x3003
    98b4:			; <UNDEFINED> instruction: 0x4638601e
    98b8:	blx	ff8478ba <_ZdlPv@@Base+0xff83bff6>
    98bc:			; <UNDEFINED> instruction: 0xf0002800
    98c0:			; <UNDEFINED> instruction: 0xf8df81db
    98c4:			; <UNDEFINED> instruction: 0xf04f184c
    98c8:	ldmdals	r6, {r8, fp}
    98cc:			; <UNDEFINED> instruction: 0xf7f94479
    98d0:			; <UNDEFINED> instruction: 0xf8dfe9c0
    98d4:	ldrbtmi	r2, [sl], #-2112	; 0xfffff7c0
    98d8:	ldrmi	r4, [r0], -r2, lsl #13
    98dc:			; <UNDEFINED> instruction: 0xf855e002
    98e0:			; <UNDEFINED> instruction: 0x46990033
    98e4:			; <UNDEFINED> instruction: 0xf7f94651
    98e8:			; <UNDEFINED> instruction: 0xf109ea80
    98ec:	blx	fec0a4f8 <_ZdlPv@@Base+0xfebfec34>
    98f0:	strmi	pc, [r4], -r0, lsl #13
    98f4:	blcs	24bed4 <_ZdlPv@@Base+0x240610>
    98f8:			; <UNDEFINED> instruction: 0xf046bf88
    98fc:	cfmadd32cs	mvax0, mvfx0, mvfx0, mvfx1
    9900:	movtlt	sp, #33005	; 0x80ed
    9904:	ldmdaeq	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    9908:	ldrbtmi	r4, [r8], #-1617	; 0xfffff9af
    990c:	b	1b478f8 <_ZdlPv@@Base+0x1b3c034>
    9910:	suble	r2, pc, r0, lsl #16
    9914:	stmdaeq	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    9918:	ldrbtmi	r4, [r8], #-1617	; 0xfffff9af
    991c:	b	1947908 <_ZdlPv@@Base+0x193c044>
    9920:	stmdacs	r0, {r2, r9, sl, lr}
    9924:	addshi	pc, r8, r0
    9928:	ubfxeq	pc, pc, #17, #21
    992c:	ldrbtmi	r4, [r8], #-1617	; 0xfffff9af
    9930:	b	16c791c <_ZdlPv@@Base+0x16bc058>
    9934:			; <UNDEFINED> instruction: 0xf0002800
    9938:			; <UNDEFINED> instruction: 0xf8df810b
    993c:	ldrbmi	r0, [r1], -r8, ror #15
    9940:			; <UNDEFINED> instruction: 0xf7f94478
    9944:	stmdacs	r0, {r1, r4, r6, r9, fp, sp, lr, pc}
    9948:			; <UNDEFINED> instruction: 0xf8dfd14c
    994c:	andcs	r3, r1, #220, 14	; 0x3700000
    9950:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    9954:			; <UNDEFINED> instruction: 0xe7ae601a
    9958:			; <UNDEFINED> instruction: 0x17d0f8df
    995c:			; <UNDEFINED> instruction: 0xf7f94479
    9960:			; <UNDEFINED> instruction: 0x4606e978
    9964:			; <UNDEFINED> instruction: 0xf0002800
    9968:			; <UNDEFINED> instruction: 0xf8df82fc
    996c:			; <UNDEFINED> instruction: 0xf8df37c4
    9970:	ldrbtmi	r1, [fp], #-1988	; 0xfffff83c
    9974:	stmibeq	r9, {r0, r1, r8, r9, fp, sp, lr, pc}^
    9978:			; <UNDEFINED> instruction: 0xf8d94479
    997c:			; <UNDEFINED> instruction: 0xf7f92004
    9980:	stmdacs	r1, {r6, r9, fp, sp, lr, pc}
    9984:			; <UNDEFINED> instruction: 0xf10dd097
    9988:			; <UNDEFINED> instruction: 0x46310930
    998c:			; <UNDEFINED> instruction: 0xf7fd4648
    9990:	blls	589914 <_ZdlPv@@Base+0x57e050>
    9994:			; <UNDEFINED> instruction: 0xf0402b00
    9998:			; <UNDEFINED> instruction: 0xf8df80a6
    999c:			; <UNDEFINED> instruction: 0x464a379c
    99a0:			; <UNDEFINED> instruction: 0x1798f8df
    99a4:			; <UNDEFINED> instruction: 0xf8584638
    99a8:	ldrbtmi	r3, [r9], #-3
    99ac:			; <UNDEFINED> instruction: 0xf7fe9300
    99b0:	adds	pc, r8, sp, lsr fp	; <UNPREDICTABLE>
    99b4:			; <UNDEFINED> instruction: 0x1788f8df
    99b8:			; <UNDEFINED> instruction: 0xf7f94479
    99bc:	strmi	lr, [r4], -sl, asr #18
    99c0:			; <UNDEFINED> instruction: 0xf0002800
    99c4:			; <UNDEFINED> instruction: 0xf7f982e3
    99c8:	andcc	lr, r1, sl, ror #19
    99cc:	stmdb	r6, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    99d0:	strmi	r4, [r4], -r1, lsr #12
    99d4:	stmdb	r0!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    99d8:			; <UNDEFINED> instruction: 0x3768f8df
    99dc:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    99e0:			; <UNDEFINED> instruction: 0xe768601c
    99e4:			; <UNDEFINED> instruction: 0x0760f8df
    99e8:	ldrbtmi	r4, [r8], #-1617	; 0xfffff9af
    99ec:	ldmib	ip!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    99f0:			; <UNDEFINED> instruction: 0xf8dfb930
    99f4:	andcs	r3, r1, #88, 14	; 0x1600000
    99f8:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    99fc:	smmla	sl, sl, r0, r6
    9a00:			; <UNDEFINED> instruction: 0x074cf8df
    9a04:	ldrbtmi	r4, [r8], #-1617	; 0xfffff9af
    9a08:	stmib	lr!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9a0c:	stmdacs	r0, {r2, r9, sl, lr}
    9a10:	sbcshi	pc, r3, r0
    9a14:			; <UNDEFINED> instruction: 0x073cf8df
    9a18:	ldrbtmi	r4, [r8], #-1617	; 0xfffff9af
    9a1c:	stmib	r4!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9a20:			; <UNDEFINED> instruction: 0xf0002800
    9a24:			; <UNDEFINED> instruction: 0xf8df818c
    9a28:			; <UNDEFINED> instruction: 0x46510730
    9a2c:			; <UNDEFINED> instruction: 0xf7f94478
    9a30:	stmdacs	r0, {r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    9a34:	adcshi	pc, sl, r0
    9a38:			; <UNDEFINED> instruction: 0x0720f8df
    9a3c:	ldrbtmi	r4, [r8], #-1617	; 0xfffff9af
    9a40:	ldmib	r2, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9a44:			; <UNDEFINED> instruction: 0xf0402800
    9a48:			; <UNDEFINED> instruction: 0xf8df8147
    9a4c:	andcs	r3, r1, #20, 14	; 0x500000
    9a50:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    9a54:			; <UNDEFINED> instruction: 0xe72e601a
    9a58:			; <UNDEFINED> instruction: 0x1708f8df
    9a5c:			; <UNDEFINED> instruction: 0xf7f94479
    9a60:			; <UNDEFINED> instruction: 0x4606e8f8
    9a64:			; <UNDEFINED> instruction: 0xf0002800
    9a68:			; <UNDEFINED> instruction: 0xf8df82a0
    9a6c:	bge	1cf664 <_ZdlPv@@Base+0x1c3da0>
    9a70:			; <UNDEFINED> instruction: 0xf7f94479
    9a74:	stmdacs	r1, {r1, r2, r6, r7, r8, fp, sp, lr, pc}
    9a78:	addshi	pc, r7, #64	; 0x40
    9a7c:	stmdacs	r0, {r0, r1, r2, fp, ip, pc}
    9a80:	addshi	pc, r3, #64, 6
    9a84:			; <UNDEFINED> instruction: 0xf06f3001
    9a88:	addsmi	r4, r8, #96, 6	; 0x80000001
    9a8c:			; <UNDEFINED> instruction: 0xf04fbfa8
    9a90:	ble	15e94 <_ZdlPv@@Base+0xa5d0>
    9a94:			; <UNDEFINED> instruction: 0xf7f90080
    9a98:			; <UNDEFINED> instruction: 0xf8dfe8e2
    9a9c:	bls	1d75e4 <_ZdlPv@@Base+0x1cbd20>
    9aa0:	andge	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    9aa4:			; <UNDEFINED> instruction: 0xf8ca2a00
    9aa8:	stclle	0, cr0, [r2, #-0]
    9aac:			; <UNDEFINED> instruction: 0xb6c0f8df
    9ab0:			; <UNDEFINED> instruction: 0x96c0f8df
    9ab4:	ldrbtmi	r4, [r9], #1275	; 0x4fb
    9ab8:	andcs	r4, r0, r9, asr r6
    9abc:	stmia	r8, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9ac0:	teqlt	r0, r6, lsl #12
    9ac4:	ldmdals	r6, {r0, r1, r5, sp, lr, pc}
    9ac8:			; <UNDEFINED> instruction: 0xf7f94649
    9acc:	strmi	lr, [r6], -r2, asr #17
    9ad0:	ldrtmi	fp, [r8], -r8, ror #19
    9ad4:	blx	ff4c7ad4 <_ZdlPv@@Base+0xff4bc210>
    9ad8:	mvnsle	r2, r0, lsl #16
    9adc:	blcs	30738 <_ZdlPv@@Base+0x24e74>
    9ae0:	rschi	pc, r0, r0
    9ae4:	ldrtmi	r2, [r8], -r0, lsl #8
    9ae8:	blx	fee47ae8 <_ZdlPv@@Base+0xfee3c224>
    9aec:	pkhtbcs	pc, r8, pc, asr #17	; <UNPREDICTABLE>
    9af0:			; <UNDEFINED> instruction: 0x3604f8df
    9af4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9af8:	blls	5e3b68 <_ZdlPv@@Base+0x5d82a4>
    9afc:			; <UNDEFINED> instruction: 0xf040405a
    9b00:			; <UNDEFINED> instruction: 0x462082df
    9b04:	ldc	0, cr11, [sp], #100	; 0x64
    9b08:	pop	{r2, r8, r9, fp, pc}
    9b0c:	shsub8mi	r8, r0, r0
    9b10:	stmdb	r4, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9b14:			; <UNDEFINED> instruction: 0xf7f93001
    9b18:	ldrtmi	lr, [r1], -r2, lsr #17
    9b1c:			; <UNDEFINED> instruction: 0xf7f94606
    9b20:			; <UNDEFINED> instruction: 0xf8dae8bc
    9b24:	blls	1d1b2c <_ZdlPv@@Base+0x1c6268>
    9b28:	eorvs	pc, r4, r2, asr #16
    9b2c:	adcmi	r3, r3, #16777216	; 0x1000000
    9b30:			; <UNDEFINED> instruction: 0xf8dfdcc2
    9b34:	andcs	r1, r0, r8, asr #12
    9b38:			; <UNDEFINED> instruction: 0xf7f94479
    9b3c:	stmdacs	r0, {r1, r3, r7, fp, sp, lr, pc}
    9b40:	adchi	pc, pc, #64	; 0x40
    9b44:	ldrdcc	pc, [r0], -sl
    9b48:			; <UNDEFINED> instruction: 0xf8439a07
    9b4c:	ldrt	r0, [r2], r2, lsr #32
    9b50:			; <UNDEFINED> instruction: 0x162cf8df
    9b54:			; <UNDEFINED> instruction: 0xf7f94479
    9b58:	stmdacs	r0, {r2, r3, r4, r5, r6, fp, sp, lr, pc}
    9b5c:	subshi	pc, r6, #0
    9b60:			; <UNDEFINED> instruction: 0x3620f8df
    9b64:	ldmdbeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
    9b68:			; <UNDEFINED> instruction: 0xa61cf8df
    9b6c:			; <UNDEFINED> instruction: 0xf858ac0a
    9b70:	ldrbtmi	r6, [sl], #3
    9b74:	strbmi	r4, [sl], -r3, lsr #12
    9b78:			; <UNDEFINED> instruction: 0xf7ff4631
    9b7c:	stmdacs	r0, {r0, r1, r4, r5, r8, fp, ip, sp, lr, pc}
    9b80:			; <UNDEFINED> instruction: 0x4651d154
    9b84:	stmda	r4!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9b88:	mvnsle	r2, r0, lsl #16
    9b8c:	blcs	307e8 <_ZdlPv@@Base+0x24f24>
    9b90:			; <UNDEFINED> instruction: 0xf8dfd1a8
    9b94:	ldrtmi	r3, [r8], -r4, lsr #11
    9b98:	ldrbne	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
    9b9c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    9ba0:			; <UNDEFINED> instruction: 0x461a4479
    9ba4:			; <UNDEFINED> instruction: 0xf7fe9300
    9ba8:	ldr	pc, [fp, r1, asr #20]
    9bac:	strbcc	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
    9bb0:			; <UNDEFINED> instruction: 0xf8582201
    9bb4:	andsvs	r3, sl, r3
    9bb8:	subcs	lr, r0, sp, ror r6
    9bbc:	stmda	lr, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9bc0:	ldrbcc	pc, [r0, #2271]	; 0x8df	; <UNPREDICTABLE>
    9bc4:	bleq	85d08 <_ZdlPv@@Base+0x7a444>
    9bc8:	strbcs	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
    9bcc:	ldmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    9bd0:			; <UNDEFINED> instruction: 0xf858447a
    9bd4:	cdp	0, 0, cr3, cr9, cr3, {0}
    9bd8:	movwls	r2, #19088	; 0x4a90
    9bdc:	mrc	0, 0, r6, cr9, cr8, {0}
    9be0:	mulcs	r0, r0, sl
    9be4:	ldmda	r4!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9be8:	smlalbblt	r4, r8, r2, r6
    9bec:	mnfem	f6, f3
    9bf0:	ldmdals	r6, {r4, r9, fp, ip}
    9bf4:	stmda	ip!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9bf8:	stmdacs	r0, {r1, r7, r9, sl, lr}
    9bfc:	teqhi	fp, r0, asr #32	; <UNPREDICTABLE>
    9c00:			; <UNDEFINED> instruction: 0xf7fe4638
    9c04:	stmdacs	r0, {r0, r1, r3, r4, r5, r9, fp, ip, sp, lr, pc}
    9c08:	blls	57e3d4 <_ZdlPv@@Base+0x572b10>
    9c0c:			; <UNDEFINED> instruction: 0xf47f2b00
    9c10:			; <UNDEFINED> instruction: 0xf8dfaf6a
    9c14:	ldrtmi	r3, [r8], -r4, lsr #10
    9c18:	strne	pc, [r0, #2271]	; 0x8df
    9c1c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    9c20:			; <UNDEFINED> instruction: 0x461a4479
    9c24:			; <UNDEFINED> instruction: 0xf7fe9300
    9c28:	ldrb	pc, [ip, -r1, lsl #20]	; <UNPREDICTABLE>
    9c2c:	vmov.f64	d9, #3	; 0x40180000  2.375
    9c30:	vldr	d4, [sp, #288]	; 0x120
    9c34:			; <UNDEFINED> instruction: 0xf8df6b0a
    9c38:	ldmdavs	fp, {r3, r5, r6, r8, sl, sp}
    9c3c:	blpl	3452b8 <_ZdlPv@@Base+0x3399f4>
    9c40:	cdp	3, 0, cr9, cr7, cr4, {0}
    9c44:			; <UNDEFINED> instruction: 0xf8583a90
    9c48:			; <UNDEFINED> instruction: 0xf8df2002
    9c4c:	mrc	5, 5, r3, cr8, cr8, {2}
    9c50:	vmls.f64	d7, d23, d23
    9c54:	vmov.f64	d4, #6	; 0x40300000  2.750
    9c58:	vmov.f64	d6, d4
    9c5c:	vmls.f64	d4, d7, d8
    9c60:	vmov.f64	d4, #213	; 0xbea80000 -0.3281250
    9c64:	vstr	d6, [r2, #792]	; 0x318
    9c68:	vmov.f32	s12, #208	; 0xbe800000 -0.250
    9c6c:			; <UNDEFINED> instruction: 0xf8587bc4
    9c70:	stc	0, cr3, [r3, #12]
    9c74:	ldr	r7, [lr], -r0, lsl #20
    9c78:	ldmdavs	fp, {r0, r1, r8, r9, fp, ip, pc}
    9c7c:			; <UNDEFINED> instruction: 0xf0402b00
    9c80:	blls	569f84 <_ZdlPv@@Base+0x55e6c0>
    9c84:			; <UNDEFINED> instruction: 0xf47f2b00
    9c88:			; <UNDEFINED> instruction: 0xf8dfaf2d
    9c8c:	ldrtmi	r3, [r8], -ip, lsr #9
    9c90:	ldrne	pc, [r4, #-2271]	; 0xfffff721
    9c94:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    9c98:			; <UNDEFINED> instruction: 0x461a4479
    9c9c:			; <UNDEFINED> instruction: 0xf7fe9300
    9ca0:	ldr	pc, [pc, -r5, asr #19]
    9ca4:	ldrcc	pc, [r0], #2271	; 0x8df
    9ca8:			; <UNDEFINED> instruction: 0xf8df4638
    9cac:			; <UNDEFINED> instruction: 0xf8581500
    9cb0:	ldrbtmi	r3, [r9], #-3
    9cb4:	movwls	r4, #1562	; 0x61a
    9cb8:			; <UNDEFINED> instruction: 0xf9b8f7fe
    9cbc:			; <UNDEFINED> instruction: 0xf8dfe712
    9cc0:			; <UNDEFINED> instruction: 0x46043478
    9cc4:	strbteq	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    9cc8:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    9ccc:			; <UNDEFINED> instruction: 0x461a4478
    9cd0:			; <UNDEFINED> instruction: 0xf7fd4619
    9cd4:			; <UNDEFINED> instruction: 0xe709ffbb
    9cd8:	ldrbeq	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    9cdc:	ldrbtmi	r4, [r8], #-1617	; 0xfffff9af
    9ce0:	stm	r2, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9ce4:			; <UNDEFINED> instruction: 0xf0002800
    9ce8:			; <UNDEFINED> instruction: 0xf8df810e
    9cec:	ldrbmi	r0, [r1], -ip, asr #9
    9cf0:			; <UNDEFINED> instruction: 0xf7f94478
    9cf4:	stmdacs	r0, {r1, r3, r4, r5, r6, fp, sp, lr, pc}
    9cf8:	msrhi	SPSR_fs, r0
    9cfc:	ldrteq	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    9d00:	ldrbtmi	r4, [r8], #-1617	; 0xfffff9af
    9d04:	ldmda	r0!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9d08:	adcsle	r2, r5, r0, lsl #16
    9d0c:	ldrtcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    9d10:	andmi	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    9d14:	blcs	23da8 <_ZdlPv@@Base+0x184e4>
    9d18:	cfstrdge	mvd15, [sp, #252]	; 0xfc
    9d1c:	strtne	pc, [r4], #2271	; 0x8df
    9d20:	ldrbtmi	r2, [r9], #-0
    9d24:	svc	0x0094f7f8
    9d28:	strmi	r6, [r1], -r4, lsr #16
    9d2c:			; <UNDEFINED> instruction: 0xf7feb110
    9d30:			; <UNDEFINED> instruction: 0x4601f951
    9d34:	tstcs	r1, #3620864	; 0x374000
    9d38:	sbfxmi	r4, r0, #12, #1
    9d3c:			; <UNDEFINED> instruction: 0x2014e5bb
    9d40:	svc	0x008cf7f8
    9d44:	strcs	pc, [r0], #2271	; 0x8df
    9d48:			; <UNDEFINED> instruction: 0xf8df2300
    9d4c:	ldrmi	r1, [sl], r0, lsl #9
    9d50:			; <UNDEFINED> instruction: 0xf8582605
    9d54:	ldrbtmi	r2, [r9], #-2
    9d58:	movwcc	lr, #2496	; 0x9c0
    9d5c:	bne	fe445588 <_ZdlPv@@Base+0xfe439cc4>
    9d60:	movwcc	lr, #10688	; 0x29c0
    9d64:	andsvs	r9, r0, r4, lsl #4
    9d68:	and	r6, lr, r3, lsl #2
    9d6c:			; <UNDEFINED> instruction: 0xf7f94648
    9d70:	andcc	lr, r1, r6, lsl r8
    9d74:	svc	0x0072f7f8
    9d78:	strmi	r4, [r4], -r9, asr #12
    9d7c:	svc	0x008cf7f8
    9d80:	ldmdavs	fp, {r2, r8, r9, fp, ip, pc}
    9d84:	eormi	pc, sl, r3, asr #16
    9d88:	mrc	6, 0, r4, cr9, cr10, {6}
    9d8c:	mulcs	r0, r0, sl
    9d90:	svc	0x005ef7f8
    9d94:	pkhtbmi	r4, r1, r4, asr #12
    9d98:			; <UNDEFINED> instruction: 0xf43f2800
    9d9c:			; <UNDEFINED> instruction: 0xf10aad8c
    9da0:	ldrbmi	r0, [lr, #-2817]	; 0xfffff4ff
    9da4:	blls	141134 <_ZdlPv@@Base+0x135870>
    9da8:	ldmdavs	fp, {r1, r2, r4, r5, r6}
    9dac:			; <UNDEFINED> instruction: 0xf06f9305
    9db0:	addsmi	r4, lr, #96, 6	; 0x80000001
    9db4:	ldrhteq	fp, [r0], r4
    9db8:	rscscc	pc, pc, pc, asr #32
    9dbc:	svc	0x004ef7f8
    9dc0:	andsvs	r9, r8, r4, lsl #22
    9dc4:	svceq	0x0000f1ba
    9dc8:	blls	17ddfc <_ZdlPv@@Base+0x172538>
    9dcc:	bl	d19dc <_ZdlPv@@Base+0xc6118>
    9dd0:			; <UNDEFINED> instruction: 0xf8530c8a
    9dd4:	strbmi	r1, [r3, #-2820]!	; 0xfffff4fc
    9dd8:	svcne	0x0004f842
    9ddc:	ldrmi	sp, [r2, #505]!	; 0x1f9
    9de0:	bl	40604 <_ZdlPv@@Base+0x34d40>
    9de4:	strcc	r0, [r1], #-900	; 0xfffffc7c
    9de8:	adcmi	r2, r6, #0, 4
    9dec:	blcs	147f00 <_ZdlPv@@Base+0x13c63c>
    9df0:	blls	1811dc <_ZdlPv@@Base+0x175918>
    9df4:	adcsle	r2, r9, r0, lsl #22
    9df8:			; <UNDEFINED> instruction: 0xf7f89805
    9dfc:	ldr	lr, [r5, r2, lsl #31]!
    9e00:			; <UNDEFINED> instruction: 0xf8584bf3
    9e04:	ldmdavs	fp, {r0, r1, ip, sp}
    9e08:			; <UNDEFINED> instruction: 0xf0002b00
    9e0c:	blmi	ff5ea01c <_ZdlPv@@Base+0xff5de758>
    9e10:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    9e14:	blcs	23e88 <_ZdlPv@@Base+0x185c4>
    9e18:	rschi	pc, r9, r0
    9e1c:			; <UNDEFINED> instruction: 0xf8584bdd
    9e20:	ldmdavs	fp, {r0, r1, ip, sp}
    9e24:			; <UNDEFINED> instruction: 0xf0002b00
    9e28:	blmi	ffaaa2a8 <_ZdlPv@@Base+0xffa9e9e4>
    9e2c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    9e30:	blcs	23ea4 <_ZdlPv@@Base+0x185e0>
    9e34:	tsthi	r8, r0, asr #6	; <UNPREDICTABLE>
    9e38:			; <UNDEFINED> instruction: 0xf8584be7
    9e3c:	ldmdavs	fp, {r0, r1, ip, sp}
    9e40:	vqrdmulh.s<illegal width 8>	d18, d0, d0
    9e44:	blmi	ff96a214 <_ZdlPv@@Base+0xff95e950>
    9e48:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    9e4c:	blcs	23ec0 <_ZdlPv@@Base+0x185fc>
    9e50:	strcs	fp, [r1], #-4040	; 0xfffff038
    9e54:	mcrge	7, 2, pc, cr7, cr15, {1}	; <UNPREDICTABLE>
    9e58:	blcs	30ab4 <_ZdlPv@@Base+0x251f0>
    9e5c:	mcrge	4, 2, pc, cr2, cr15, {3}	; <UNPREDICTABLE>
    9e60:			; <UNDEFINED> instruction: 0x46384bb5
    9e64:			; <UNDEFINED> instruction: 0xf85849de
    9e68:	ldrbtmi	r3, [r9], #-3
    9e6c:	movwls	r4, #1562	; 0x61a
    9e70:			; <UNDEFINED> instruction: 0xf8dcf7fe
    9e74:	ldmibmi	fp, {r1, r2, r4, r5, r9, sl, sp, lr, pc}^
    9e78:	bge	274aa8 <_ZdlPv@@Base+0x2691e4>
    9e7c:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    9e80:	svc	0x00bef7f8
    9e84:	rsble	r2, r8, r1, lsl #16
    9e88:	cmple	r1, r2, lsl #16
    9e8c:	andcc	lr, r9, #3620864	; 0x374000
    9e90:	svclt	0x00b4429a
    9e94:	andcs	r2, r1, #0, 4
    9e98:	svclt	0x00b42b00
    9e9c:			; <UNDEFINED> instruction: 0xf0022200
    9ea0:	bcs	a6ac <__printf_chk@plt+0x781c>
    9ea4:	bls	13dfbc <_ZdlPv@@Base+0x1326f8>
    9ea8:			; <UNDEFINED> instruction: 0xf8d245cb
    9eac:	blle	771eb4 <_ZdlPv@@Base+0x7665f0>
    9eb0:	movteq	lr, #39503	; 0x9a4f
    9eb4:			; <UNDEFINED> instruction: 0xf06f9305
    9eb8:	bl	fecdac40 <_ZdlPv@@Base+0xfeccf37c>
    9ebc:	svclt	0x00cc0f49
    9ec0:	sbceq	lr, r9, pc, asr #20
    9ec4:	rscscc	pc, pc, pc, asr #32
    9ec8:	mcr	7, 6, pc, cr8, cr8, {7}	; <UNPREDICTABLE>
    9ecc:	b	13f0ae4 <_ZdlPv@@Base+0x13e5220>
    9ed0:	ldrbmi	r0, [r1], -r9, lsl #5
    9ed4:			; <UNDEFINED> instruction: 0xf7f86018
    9ed8:	usaxmi	lr, r0, r0
    9edc:	svc	0x0010f7f8
    9ee0:			; <UNDEFINED> instruction: 0xf8dd9b04
    9ee4:			; <UNDEFINED> instruction: 0xf8d39014
    9ee8:	blls	271ef0 <_ZdlPv@@Base+0x26662c>
    9eec:	addeq	lr, fp, #10240	; 0x2800
    9ef0:	stccc	8, cr15, [r4], {66}	; 0x42
    9ef4:			; <UNDEFINED> instruction: 0xf0002b00
    9ef8:	blls	2aa294 <_ZdlPv@@Base+0x29e9d0>
    9efc:	eorcc	pc, fp, sl, asr #16
    9f00:	bleq	c6334 <_ZdlPv@@Base+0xbaa70>
    9f04:	blmi	fee438b8 <_ZdlPv@@Base+0xfee37ff4>
    9f08:			; <UNDEFINED> instruction: 0xf8582201
    9f0c:	andsvs	r3, sl, r3
    9f10:	blls	58325c <_ZdlPv@@Base+0x577998>
    9f14:			; <UNDEFINED> instruction: 0xf47f2b00
    9f18:	blmi	fe1f56b4 <_ZdlPv@@Base+0xfe1e9df0>
    9f1c:	ldmibmi	r3!, {r3, r4, r5, r9, sl, lr}
    9f20:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    9f24:			; <UNDEFINED> instruction: 0x461a4479
    9f28:			; <UNDEFINED> instruction: 0xf7fe9300
    9f2c:	ldrb	pc, [r9, #2175]	; 0x87f	; <UNPREDICTABLE>
    9f30:	ldmdbeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
    9f34:			; <UNDEFINED> instruction: 0x46484651
    9f38:	stc2	7, cr15, [sl, #-1012]	; 0xfffffc0c
    9f3c:	blcs	30b98 <_ZdlPv@@Base+0x252d4>
    9f40:	cfldrdge	mvd15, [r1, #508]	; 0x1fc
    9f44:			; <UNDEFINED> instruction: 0x464a4b7c
    9f48:	ldrtmi	r4, [r8], -r9, lsr #19
    9f4c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    9f50:	movwls	r4, #1145	; 0x479
    9f54:			; <UNDEFINED> instruction: 0xf86af7fe
    9f58:	blls	283674 <_ZdlPv@@Base+0x277db0>
    9f5c:	movwls	r4, #42546	; 0xa632
    9f60:			; <UNDEFINED> instruction: 0xf10de79a
    9f64:			; <UNDEFINED> instruction: 0x46510930
    9f68:			; <UNDEFINED> instruction: 0xf7fd4648
    9f6c:	blls	589338 <_ZdlPv@@Base+0x57da74>
    9f70:			; <UNDEFINED> instruction: 0xf47f2b00
    9f74:	blmi	1c3565c <_ZdlPv@@Base+0x1c29d98>
    9f78:	ldmibmi	lr, {r1, r3, r6, r9, sl, lr}
    9f7c:			; <UNDEFINED> instruction: 0xf8584638
    9f80:	ldrbtmi	r3, [r9], #-3
    9f84:			; <UNDEFINED> instruction: 0xf7fe9300
    9f88:	str	pc, [ip, #2129]!	; 0x851
    9f8c:	blcs	30be8 <_ZdlPv@@Base+0x25324>
    9f90:	cfstrsge	mvf15, [r8, #508]!	; 0x1fc
    9f94:	ldrtmi	r4, [r8], -r8, ror #22
    9f98:			; <UNDEFINED> instruction: 0xf8584997
    9f9c:	ldrbtmi	r3, [r9], #-3
    9fa0:	movwls	r4, #1562	; 0x61a
    9fa4:			; <UNDEFINED> instruction: 0xf842f7fe
    9fa8:			; <UNDEFINED> instruction: 0xf10de59c
    9fac:			; <UNDEFINED> instruction: 0x46310930
    9fb0:			; <UNDEFINED> instruction: 0xf7fd4648
    9fb4:	blls	5892f0 <_ZdlPv@@Base+0x57da2c>
    9fb8:			; <UNDEFINED> instruction: 0xf47f2b00
    9fbc:	blmi	17b5614 <_ZdlPv@@Base+0x17a9d50>
    9fc0:	stmibmi	lr, {r1, r3, r6, r9, sl, lr}
    9fc4:			; <UNDEFINED> instruction: 0xf8584638
    9fc8:	ldrbtmi	r3, [r9], #-3
    9fcc:			; <UNDEFINED> instruction: 0xf7fe9300
    9fd0:	str	pc, [r8, #2093]	; 0x82d
    9fd4:	ldrbtmi	r4, [r9], #-2442	; 0xfffff676
    9fd8:	mrc	7, 1, APSR_nzcv, cr10, cr8, {7}
    9fdc:	subsle	r2, r1, r0, lsl #16
    9fe0:			; <UNDEFINED> instruction: 0xf830f002
    9fe4:			; <UNDEFINED> instruction: 0xf8584b87
    9fe8:	andsvs	r3, r8, r3
    9fec:	blls	583180 <_ZdlPv@@Base+0x5778bc>
    9ff0:			; <UNDEFINED> instruction: 0xf47f2b00
    9ff4:	blmi	14355d8 <_ZdlPv@@Base+0x1429d14>
    9ff8:	stmibmi	r3, {r3, r4, r5, r9, sl, lr}
    9ffc:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    a000:			; <UNDEFINED> instruction: 0x461a4479
    a004:			; <UNDEFINED> instruction: 0xf7fe9300
    a008:	strb	pc, [fp, #-2065]!	; 0xfffff7ef	; <UNPREDICTABLE>
    a00c:	blcs	30c68 <_ZdlPv@@Base+0x253a4>
    a010:	cfstrdge	mvd15, [r8, #-508]!	; 0xfffffe04
    a014:	ldrtmi	r4, [r8], -r8, asr #22
    a018:			; <UNDEFINED> instruction: 0xf858497c
    a01c:	ldrbtmi	r3, [r9], #-3
    a020:	movwls	r4, #1562	; 0x61a
    a024:			; <UNDEFINED> instruction: 0xf802f7fe
    a028:	blls	5835a0 <_ZdlPv@@Base+0x577cdc>
    a02c:			; <UNDEFINED> instruction: 0xf47f2b00
    a030:	blmi	107559c <_ZdlPv@@Base+0x1069cd8>
    a034:	ldmdbmi	r6!, {r3, r4, r5, r9, sl, lr}^
    a038:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    a03c:			; <UNDEFINED> instruction: 0x461a4479
    a040:			; <UNDEFINED> instruction: 0xf7fd9300
    a044:	strb	pc, [sp, #-4083]	; 0xfffff00d	; <UNPREDICTABLE>
    a048:	blcs	30ca4 <_ZdlPv@@Base+0x253e0>
    a04c:	cfstrdge	mvd15, [sl, #-508]	; 0xfffffe04
    a050:			; <UNDEFINED> instruction: 0x46384b39
    a054:			; <UNDEFINED> instruction: 0xf858496f
    a058:	ldrbtmi	r3, [r9], #-3
    a05c:	movwls	r4, #1562	; 0x61a
    a060:			; <UNDEFINED> instruction: 0xffe4f7fd
    a064:	blls	583564 <_ZdlPv@@Base+0x577ca0>
    a068:			; <UNDEFINED> instruction: 0xf47f2b00
    a06c:	blmi	cb5560 <_ZdlPv@@Base+0xca9c9c>
    a070:	stmdbmi	r9!, {r3, r4, r5, r9, sl, lr}^
    a074:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    a078:			; <UNDEFINED> instruction: 0x461a4479
    a07c:			; <UNDEFINED> instruction: 0xf7fd9300
    a080:	str	pc, [pc, #-4053]!	; 90b3 <__printf_chk@plt+0x6223>
    a084:	blcs	30ce0 <_ZdlPv@@Base+0x2541c>
    a088:	cfstrsge	mvf15, [ip, #-508]!	; 0xfffffe04
    a08c:	ldrtmi	r4, [r8], -sl, lsr #22
    a090:			; <UNDEFINED> instruction: 0xf8584962
    a094:	ldrbtmi	r3, [r9], #-3
    a098:	movwls	r4, #1562	; 0x61a
    a09c:			; <UNDEFINED> instruction: 0xffc6f7fd
    a0a0:	blls	583528 <_ZdlPv@@Base+0x577c64>
    a0a4:			; <UNDEFINED> instruction: 0xf47f2b00
    a0a8:	blmi	8f5524 <_ZdlPv@@Base+0x8e9c60>
    a0ac:	ldmdbmi	ip, {r3, r4, r5, r9, sl, lr}^
    a0b0:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    a0b4:			; <UNDEFINED> instruction: 0x461a4479
    a0b8:			; <UNDEFINED> instruction: 0xf7fd9300
    a0bc:	ldr	pc, [r1, #-4023]	; 0xfffff049
    a0c0:	ldcl	7, cr15, [ip, #992]!	; 0x3e0
    a0c4:	svceq	0x0001f1bb
    a0c8:	blge	ffd872cc <_ZdlPv@@Base+0xffd7ba08>
    a0cc:	blcs	30d28 <_ZdlPv@@Base+0x25464>
    a0d0:	cfstrsge	mvf15, [r8, #-508]	; 0xfffffe04
    a0d4:			; <UNDEFINED> instruction: 0x46384b18
    a0d8:			; <UNDEFINED> instruction: 0xf8584952
    a0dc:	ldrbtmi	r3, [r9], #-3
    a0e0:	movwls	r4, #1562	; 0x61a
    a0e4:			; <UNDEFINED> instruction: 0xffa2f7fd
    a0e8:			; <UNDEFINED> instruction: 0x4638e4fc
    a0ec:			; <UNDEFINED> instruction: 0xffb6f7fd
    a0f0:	stcl	7, cr15, [sl, #992]!	; 0x3e0
    a0f4:	strdeq	r7, [r1], -lr
    a0f8:	strdeq	r0, [r0], -ip
    a0fc:	andeq	r4, r0, r6, lsr fp
    a100:	andeq	r7, r1, ip, ror #11
    a104:	andeq	r0, r0, ip, ror #1
    a108:	andeq	r4, r0, r2, asr fp
    a10c:	andeq	r7, r1, r6, asr #8
    a110:	andeq	r4, r0, r0, lsr #22
    a114:	andeq	r4, r0, sl, ror #27
    a118:	andeq	r4, r0, r2, lsl #28
    a11c:	andeq	r4, r0, r6, lsl #29
    a120:	andeq	r4, r0, sl, ror lr
    a124:	andeq	r4, r0, ip, lsr #29
    a128:	andeq	r0, r0, r8, lsl #2
    a12c:	muleq	r0, r0, sl
    a130:	andeq	r7, r1, r6, ror r3
    a134:	andeq	r4, r0, ip, asr #1
    a138:	andeq	r0, r0, ip, asr #2
    a13c:	andeq	r4, r0, r2, asr sp
    a140:	andeq	r4, r0, r4, lsr sl
    a144:	andeq	r0, r0, r0, lsr r1
    a148:	andeq	r4, r0, r6, lsl lr
    a14c:	muleq	r0, ip, r1
    a150:	andeq	r4, r0, sl, lsl #28
    a154:	andeq	r4, r0, sl, asr lr
    a158:	andeq	r4, r0, r0, asr lr
    a15c:	andeq	r4, r0, sl, asr #28
    a160:	andeq	r0, r0, r4, asr r1
    a164:	muleq	r0, r0, r9
    a168:	ldrdeq	r3, [r0], -r4
    a16c:	andeq	r0, r0, ip, lsr r1
    a170:	andeq	r4, r0, r8, lsr r9
    a174:	andeq	r4, r0, r6, lsr r9
    a178:	andeq	r7, r1, r4, ror #6
    a17c:			; <UNDEFINED> instruction: 0x000048b4
    a180:	muleq	r0, r8, r8
    a184:	andeq	r0, r0, ip, lsl r1
    a188:	andeq	r4, r0, sl, ror r8
    a18c:	andeq	r4, r0, ip, lsr ip
    a190:	andeq	r0, r0, ip, asr r1
    a194:	andeq	r0, r0, ip, lsr #2
    a198:	andeq	r4, r0, ip, lsl r8
    a19c:	strdeq	r4, [r0], -r8
    a1a0:	andeq	r0, r0, ip, lsl #2
    a1a4:	andeq	r0, r0, ip, ror #2
    a1a8:	andeq	r4, r0, r4, asr ip
    a1ac:	andeq	r4, r0, r2, lsr #21
    a1b0:	strdeq	r4, [r0], -r8
    a1b4:	andeq	r4, r0, r6, asr #23
    a1b8:			; <UNDEFINED> instruction: 0x00004bbc
    a1bc:	ldrdeq	r4, [r0], -r6
    a1c0:	andeq	r0, r0, r4, lsl #3
    a1c4:	andeq	r4, r0, lr, asr lr
    a1c8:	andeq	r0, r0, r8, lsr r1
    a1cc:	muleq	r0, r6, r6
    a1d0:	strdeq	r0, [r0], -r4
    a1d4:	muleq	r0, r4, r1
    a1d8:	andeq	r0, r0, r4, ror #2
    a1dc:	andeq	r0, r0, r0, lsl #2
    a1e0:	andeq	r4, r0, lr, lsl #22
    a1e4:	andeq	r4, r0, r2, asr #19
    a1e8:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    a1ec:	andeq	r4, r0, r0, ror #19
    a1f0:	strdeq	r4, [r0], -r8
    a1f4:	andeq	r4, r0, sl, asr r7
    a1f8:	andeq	r4, r0, r6, ror r7
    a1fc:	andeq	r4, r0, lr, ror #14
    a200:	andeq	r4, r0, r6, lsl r4
    a204:	andeq	r0, r0, r8, lsl r1
    a208:	andeq	r4, r0, r0, lsr #18
    a20c:	muleq	r0, r6, r7
    a210:	andeq	r4, r0, ip, lsr #18
    a214:	strdeq	r4, [r0], -r6
    a218:	andeq	r4, r0, r0, asr #17
    a21c:	andeq	r4, r0, r6, lsr #16
    a220:	andeq	r4, r0, r8, asr #13
    a224:	andeq	r4, r0, lr, ror r7
    a228:	bmi	11ce3c <_ZdlPv@@Base+0x111578>
    a22c:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    a230:	andsvs	r6, r8, sl, lsl r8
    a234:			; <UNDEFINED> instruction: 0x47704610
    a238:	andeq	r6, r1, ip, lsr #24
    a23c:	andeq	r0, r0, r4, lsl #3
    a240:	stmdami	r2, {r0, r9, sl, lr}
    a244:			; <UNDEFINED> instruction: 0xf0014478
    a248:	svclt	0x0000bd39
    a24c:	andeq	sl, r1, r8, lsl #16
    a250:	strdlt	fp, [r3], r0
    a254:	strmi	r4, [r7], -lr, lsl #12
    a258:	stc	7, cr15, [r0, #992]!	; 0x3e0
    a25c:	bmi	4dd6ac <_ZdlPv@@Base+0x4d1de8>
    a260:			; <UNDEFINED> instruction: 0x462b447d
    a264:	strmi	r5, [r4], -sp, lsr #17
    a268:			; <UNDEFINED> instruction: 0xf7f86828
    a26c:	strtmi	lr, [r0], #-3480	; 0xfffff268
    a270:			; <UNDEFINED> instruction: 0xf7f83005
    a274:	stmdavs	sp!, {r2, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    a278:			; <UNDEFINED> instruction: 0xf04f4b0d
    a27c:	strdcs	r3, [r1, -pc]
    a280:	ldrbtmi	r9, [fp], #-1793	; 0xfffff8ff
    a284:	strmi	r9, [r4], -r0, lsl #10
    a288:	ldcl	7, cr15, [r6, #992]	; 0x3e0
    a28c:	ldrtmi	r4, [r2], -r9, lsl #16
    a290:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    a294:	ldc2l	0, cr15, [lr, #-4]
    a298:	strtmi	r4, [r0], -r5, lsl #12
    a29c:	ldc	7, cr15, [r0, #-992]!	; 0xfffffc20
    a2a0:	andlt	r4, r3, r8, lsr #12
    a2a4:	svclt	0x0000bdf0
    a2a8:	strdeq	r6, [r1], -r8
    a2ac:	andeq	r0, r0, r4, lsr #2
    a2b0:	andeq	r4, r0, lr, ror #14
    a2b4:			; <UNDEFINED> instruction: 0x0001a7ba
    a2b8:	svcmi	0x00f0e92d
    a2bc:	ldmib	r1, {r0, r1, r3, r7, r9, sl, lr}^
    a2c0:			; <UNDEFINED> instruction: 0xf8d18608
    a2c4:	ldrmi	lr, [r0, #0]!
    a2c8:	ldrbmi	fp, [r6, #-4024]!	; 0xfffff048
    a2cc:	bl	3a1cc <_ZdlPv@@Base+0x2e908>
    a2d0:	ldrbtmi	r0, [r7], -r6, lsl #25
    a2d4:	ble	79bbe8 <_ZdlPv@@Base+0x790324>
    a2d8:	bl	fe9911c8 <_ZdlPv@@Base+0xfe985904>
    a2dc:	strbmi	r0, [sl, #-2307]	; 0xfffff6fd
    a2e0:	bl	fea01770 <_ZdlPv@@Base+0xfe9f5eac>
    a2e4:	ldrmi	r0, [r9], #1801	; 0x709
    a2e8:	addeq	lr, r3, #0, 22
    a2ec:	stmibeq	r9, {r8, r9, fp, sp, lr, pc}
    a2f0:	streq	lr, [r7], #2816	; 0xb00
    a2f4:	ldmdavs	r5, {r0, r5, fp, sp, lr}
    a2f8:	blne	148408 <_ZdlPv@@Base+0x13cb44>
    a2fc:			; <UNDEFINED> instruction: 0xf8444591
    a300:	mvnsle	r5, r4, lsl #22
    a304:	svclt	0x00d442b7
    a308:	andcs	r2, r1, #0, 4
    a30c:	svclt	0x00a842b3
    a310:	bcs	12b18 <_ZdlPv@@Base+0x7254>
    a314:	bl	febbea9c <_ZdlPv@@Base+0xfebb31d8>
    a318:			; <UNDEFINED> instruction: 0xf8cb0606
    a31c:	strbmi	lr, [r6], #-36	; 0xffffffdc
    a320:	eorvs	pc, r0, fp, asr #17
    a324:	svchi	0x00f0e8bd
    a328:	beq	104f38 <_ZdlPv@@Base+0xf9674>
    a32c:	orreq	lr, r3, #0, 22
    a330:	bl	1bcc0 <_ZdlPv@@Base+0x103fc>
    a334:	ldmdavs	r4, {r1, r3, r7, r8, fp}
    a338:			; <UNDEFINED> instruction: 0xf843681d
    a33c:	ldrmi	r4, [r9, #2820]	; 0xb04
    a340:	blpl	148450 <_ZdlPv@@Base+0x13cb8c>
    a344:			; <UNDEFINED> instruction: 0x4653d1f7
    a348:	svclt	0x0000e7dc
    a34c:	svcmi	0x00f0e92d
    a350:			; <UNDEFINED> instruction: 0x4692b091
    a354:	ldcls	8, cr7, [sp], {18}
    a358:	movwls	r2, #14906	; 0x3a3a
    a35c:	stmdavs	r5!, {r1, r8, ip, pc}^
    a360:	movwcs	fp, #3852	; 0xf0c
    a364:	cfmadd32ne	mvax1, mvfx4, mvfx6, mvfx11
    a368:			; <UNDEFINED> instruction: 0xf8df9304
    a36c:	ldrbtmi	r3, [fp], #-1920	; 0xfffff880
    a370:	vcgt.u8	d25, d0, d5
    a374:	stmdavs	r3!, {r2, r6, r7, pc}
    a378:	rscvs	r2, r2, r0, lsl #4
    a37c:	cmple	r5, r0, lsl #22
    a380:	eorvs	r2, r3, r1, lsl #6
    a384:	andcs	r6, r0, #805306374	; 0x30000006
    a388:	blls	722c1c <_ZdlPv@@Base+0x717358>
    a38c:	blcs	2291c <_ZdlPv@@Base+0x17058>
    a390:	addshi	pc, r7, r0
    a394:	mvnvs	r2, r1, lsl #6
    a398:	mulne	r0, sl, r8
    a39c:			; <UNDEFINED> instruction: 0xf000292d
    a3a0:	stmdbcs	fp!, {r0, r1, r2, r5, r7, r8, pc}
    a3a4:			; <UNDEFINED> instruction: 0x61a2bf1c
    a3a8:	tstle	r3, r3, lsr #2
    a3ac:	beq	867dc <_ZdlPv@@Base+0x7af18>
    a3b0:			; <UNDEFINED> instruction: 0x612361a2
    a3b4:	bvs	18e4444 <_ZdlPv@@Base+0x18d8b80>
    a3b8:	bvs	8dae0c <_ZdlPv@@Base+0x8cf548>
    a3bc:	rsbvs	fp, r2, #200, 30	; 0x320
    a3c0:	stmibvs	r3!, {r1, r3, r4, r7, r9, lr}
    a3c4:	eorvs	fp, r2, #184, 30	; 0x2e0
    a3c8:			; <UNDEFINED> instruction: 0xf0002b01
    a3cc:	addsmi	r8, r6, #155	; 0x9b
    a3d0:	addshi	pc, r0, r0
    a3d4:			; <UNDEFINED> instruction: 0xf8509802
    a3d8:	stmdavc	fp!, {r1, r5, ip, lr}
    a3dc:	cmnle	r2, sp, lsr #22
    a3e0:	blcs	b68594 <_ZdlPv@@Base+0xb5ccd0>
    a3e4:	stmiavc	fp!, {r0, r1, r2, r3, r4, r6, r8, ip, lr, pc}
    a3e8:	cmple	ip, r0, lsl #22
    a3ec:	andcc	r6, r1, #143360	; 0x23000
    a3f0:	eorvs	r6, r2, r1, ror #20
    a3f4:			; <UNDEFINED> instruction: 0xf000428b
    a3f8:	addmi	r8, sl, #0, 4
    a3fc:	strtmi	sp, [r1], -r3
    a400:			; <UNDEFINED> instruction: 0xff5af7ff
    a404:	rsbvs	r6, r6, #143360	; 0x23000
    a408:	rsbs	r6, r5, r6, lsr #32
    a40c:	bcs	2489c <_ZdlPv@@Base+0x18fd8>
    a410:	stmdbvs	r5!, {r3, r4, r5, r7, ip, lr, pc}^
    a414:	sbcle	r2, sp, r0, lsl #26
    a418:	blcs	284cc <_ZdlPv@@Base+0x1cc08>
    a41c:	blls	fe74c <_ZdlPv@@Base+0xf2e88>
    a420:	stmdavs	r3!, {r0, r1, r4, r6, r7, r8, ip, sp, pc}
    a424:	movwls	r9, #31234	; 0x7a02
    a428:	eorcs	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    a42c:	stmib	sp, {r0, r4, r6, fp, ip, sp, lr}^
    a430:	addseq	r3, fp, r9, lsl #4
    a434:	movwls	r2, #59693	; 0xe92d
    a438:	ldrmi	r9, [r3], -r8, lsl #2
    a43c:	mrshi	pc, (UNDEF: 1)	; <UNPREDICTABLE>
    a440:	cmplt	sl, fp, lsl sl
    a444:	blcs	286b8 <_ZdlPv@@Base+0x1cdf4>
    a448:	rscshi	pc, fp, r0, asr #32
    a44c:			; <UNDEFINED> instruction: 0xf7f84650
    a450:	stmdacs	r0, {r2, r4, r8, sl, fp, sp, lr, pc}
    a454:	rscshi	pc, r5, r0
    a458:	cmnvs	r7, pc, ror #24
    a45c:	mulhi	r0, r5, r8
    a460:			; <UNDEFINED> instruction: 0x46414650
    a464:			; <UNDEFINED> instruction: 0xf7f846c1
    a468:	stmdavc	fp!, {r3, r8, sl, fp, sp, lr, pc}^
    a46c:	rsbsle	r2, fp, r0, lsl #22
    a470:	svceq	0x003af1b8
    a474:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    a478:	mrshi	pc, (UNDEF: 78)	; <UNPREDICTABLE>
    a47c:	stmdavc	r3, {r1, fp, ip, sp, lr}^
    a480:	rsbsle	r2, r5, r7, asr sl
    a484:	tstle	r8, sl, lsr fp
    a488:	stmdavc	sl!, {r0, r1, r7, fp, ip, sp, lr}^
    a48c:			; <UNDEFINED> instruction: 0xf0002b3a
    a490:	stmdavs	r3!, {r1, r2, r3, r5, r7, r8, pc}
    a494:			; <UNDEFINED> instruction: 0xf0002a00
    a498:	movwcc	r8, #4547	; 0x11c3
    a49c:	eorvs	r6, r3, r7, ror #1
    a4a0:	cmnvs	r3, r0, lsl #6
    a4a4:	stmdavc	fp!, {r0, r3, sp, lr, pc}
    a4a8:	suble	r2, sp, sp, lsr #22
    a4ac:	teqlt	r3, #2670592	; 0x28c000
    a4b0:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    a4b4:	rscvs	r3, r5, r1, lsl #4
    a4b8:	strbmi	r6, [r8], -r2, lsr #32
    a4bc:	pop	{r0, r4, ip, sp, pc}
    a4c0:			; <UNDEFINED> instruction: 0xf8df8ff0
    a4c4:	ldrbtmi	r0, [r8], #-1580	; 0xfffff9d4
    a4c8:	stcl	7, cr15, [r4], {248}	; 0xf8
    a4cc:			; <UNDEFINED> instruction: 0xf0002800
    a4d0:	movwcs	r8, #4257	; 0x10a1
    a4d4:			; <UNDEFINED> instruction: 0xf89a61e3
    a4d8:	stmdbvs	r5!, {ip, sp}^
    a4dc:			; <UNDEFINED> instruction: 0xf0002b2d
    a4e0:	blcs	aea794 <_ZdlPv@@Base+0xadeed0>
    a4e4:	blls	73a15c <_ZdlPv@@Base+0x72e898>
    a4e8:			; <UNDEFINED> instruction: 0xf00061a3
    a4ec:	movwcs	r8, #4256	; 0x10a0
    a4f0:	str	r6, [pc, r3, lsr #2]
    a4f4:			; <UNDEFINED> instruction: 0x3608e9d4
    a4f8:	svclt	0x001842b3
    a4fc:			; <UNDEFINED> instruction: 0xf04f6023
    a500:			; <UNDEFINED> instruction: 0xe7da39ff
    a504:	movwne	lr, #35284	; 0x89d4
    a508:			; <UNDEFINED> instruction: 0xd07e4299
    a50c:	mulle	r4, sl, r2
    a510:	strtmi	r9, [r1], -r2, lsl #16
    a514:	mrc2	7, 6, pc, cr0, cr15, {7}
    a518:	addsmi	r6, lr, #2293760	; 0x230000
    a51c:	rschi	pc, lr, r0, asr #6
    a520:	bl	b0d30 <_ZdlPv@@Base+0xa546c>
    a524:	and	r0, r4, r3, lsl #3
    a528:	eorvs	r3, r3, r1, lsl #6
    a52c:			; <UNDEFINED> instruction: 0xf00042b3
    a530:			; <UNDEFINED> instruction: 0xf85180e5
    a534:	ldmdavc	r0, {r2, r8, r9, fp, sp}
    a538:	mvnsle	r2, sp, lsr #16
    a53c:	bcs	2868c <_ZdlPv@@Base+0x1cdc8>
    a540:	stmdavs	r2!, {r1, r4, r5, r6, r7, ip, lr, pc}
    a544:	strb	r6, [r2, -r3, ror #4]
    a548:	blcs	286fc <_ZdlPv@@Base+0x1ce38>
    a54c:			; <UNDEFINED> instruction: 0xf1a3d0ae
    a550:	bls	cb20c <_ZdlPv@@Base+0xbf948>
    a554:			; <UNDEFINED> instruction: 0xf383fab3
    a558:	bcs	cacc <_ZdlPv@@Base+0x1208>
    a55c:	movwcs	fp, #3848	; 0xf08
    a560:	ldrmi	r3, [sp], #-769	; 0xfffffcff
    a564:	ldrb	r6, [sl, -r5, ror #2]
    a568:	movwcc	r6, #6179	; 0x1823
    a56c:	ldrb	r6, [pc, -r3, lsr #32]!
    a570:	orrle	r2, r7, fp, lsr fp
    a574:	stmdavs	r3!, {r1, r3, r5, r6, fp, ip, sp, lr}
    a578:			; <UNDEFINED> instruction: 0xf0002a00
    a57c:	movwcc	r8, #4502	; 0x1196
    a580:	eorvs	r6, r3, r7, ror #1
    a584:	ldmdavc	sp!, {r0, r1, r2, r5, r6, r8, sp, lr}
    a588:	svclt	0x00182d00
    a58c:			; <UNDEFINED> instruction: 0xf0002d3d
    a590:			; <UNDEFINED> instruction: 0x463b823e
    a594:	svcpl	0x0001f813
    a598:	svclt	0x00182d00
    a59c:	mvnsle	r2, sp, lsr sp
    a5a0:	stmdbls	r3, {r1, r2, r8, r9, ip, pc}
    a5a4:	blcs	245d8 <_ZdlPv@@Base+0x18d14>
    a5a8:	eorshi	pc, r3, #0
    a5ac:			; <UNDEFINED> instruction: 0xf04f9a06
    a5b0:	ldrls	r0, [sp], #-2048	; 0xfffff800
    a5b4:	blne	ff49bfe0 <_ZdlPv@@Base+0xff49071c>
    a5b8:	strls	r9, [r8], -r7, lsl #10
    a5bc:			; <UNDEFINED> instruction: 0xf8cd461d
    a5c0:	strbmi	sl, [r6], -r4, lsr #32
    a5c4:	ldrsbtlt	pc, [r4], #-141	; 0xffffff73	; <UNPREDICTABLE>
    a5c8:			; <UNDEFINED> instruction: 0x46444692
    a5cc:	andhi	pc, ip, sp, asr #17
    a5d0:	strcs	lr, [r1], -r7
    a5d4:	svcpl	0x0010f859
    a5d8:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    a5dc:			; <UNDEFINED> instruction: 0xf0002d00
    a5e0:			; <UNDEFINED> instruction: 0x4639813a
    a5e4:			; <UNDEFINED> instruction: 0x46284652
    a5e8:	bl	6c85d0 <_ZdlPv@@Base+0x6bcd0c>
    a5ec:	strtmi	r4, [r8], -r1, lsl #12
    a5f0:	mvnle	r2, r0, lsl #18
    a5f4:	bl	ff4c85dc <_ZdlPv@@Base+0xff4bcd18>
    a5f8:			; <UNDEFINED> instruction: 0xf0004550
    a5fc:	stfcsd	f0, [r0], {193}	; 0xc1
    a600:	strbmi	sp, [ip], -r7, ror #3
    a604:	andhi	pc, ip, sp, asr #17
    a608:	addsmi	lr, sl, #228, 14	; 0x3900000
    a60c:	ldrmi	sp, [r3], -r5, lsl #1
    a610:	str	r6, [r2, r2, lsr #4]
    a614:	stmdbvs	r5!, {r2, r3, r4, r8, r9, fp, ip, pc}^
    a618:			; <UNDEFINED> instruction: 0xf89a61e3
    a61c:	blcs	b56624 <_ZdlPv@@Base+0xb4ad60>
    a620:	blcs	afe650 <_ZdlPv@@Base+0xaf2d8c>
    a624:	movwcs	fp, #7964	; 0x1f1c
    a628:			; <UNDEFINED> instruction: 0xf47f61a3
    a62c:	movwcs	sl, #3936	; 0xf60
    a630:	beq	86a60 <_ZdlPv@@Base+0x7b19c>
    a634:	ldrb	r6, [sl, -r3, lsr #3]
    a638:			; <UNDEFINED> instruction: 0xf10a2302
    a63c:			; <UNDEFINED> instruction: 0x61a30a01
    a640:	stmdavc	fp!, {r0, r2, r4, r6, r8, r9, sl, sp, lr, pc}
    a644:	blcs	1c0f0 <_ZdlPv@@Base+0x1082c>
    a648:	blcs	f7a2b0 <_ZdlPv@@Base+0xf6e9ec>
    a64c:	andle	r9, r5, pc, lsl #6
    a650:	svccc	0x0001f819
    a654:	svclt	0x00182b00
    a658:	mvnsle	r2, sp, lsr fp
    a65c:	ldmdavs	pc, {r0, r1, r8, r9, fp, ip, pc}	; <UNPREDICTABLE>
    a660:			; <UNDEFINED> instruction: 0xf0002f00
    a664:	bl	fea6a8d0 <_ZdlPv@@Base+0xfea5f00c>
    a668:			; <UNDEFINED> instruction: 0xf04f0205
    a66c:	ldrmi	r0, [fp], r0, lsl #16
    a670:	strls	lr, [fp], -sp, asr #19
    a674:	mvnscc	pc, #79	; 0x4f
    a678:	eorsge	pc, r4, sp, asr #17
    a67c:			; <UNDEFINED> instruction: 0x4646941d
    a680:			; <UNDEFINED> instruction: 0x46444692
    a684:	and	r9, ip, r6, lsl #6
    a688:	stmdblt	r3!, {r0, r1, r3, r4, r8, r9, fp, ip, pc}
    a68c:			; <UNDEFINED> instruction: 0xf8db6860
    a690:	addmi	r1, r8, #4
    a694:			; <UNDEFINED> instruction: 0x2601d034
    a698:	svcvc	0x0010f85b
    a69c:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    a6a0:			; <UNDEFINED> instruction: 0x4652b1b7
    a6a4:	ldrtmi	r4, [r8], -r9, lsr #12
    a6a8:	b	feec8690 <_ZdlPv@@Base+0xfeebcdcc>
    a6ac:	mvnsle	r2, r0, lsl #16
    a6b0:			; <UNDEFINED> instruction: 0xf7f84638
    a6b4:	ldrbmi	lr, [r0, #-2932]	; 0xfffff48c
    a6b8:	stccs	0, cr13, [r0], {68}	; 0x44
    a6bc:	ldrbmi	sp, [ip], -r4, ror #3
    a6c0:	svcvc	0x0010f85b
    a6c4:	andshi	pc, r8, sp, asr #17
    a6c8:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    a6cc:	mvnle	r2, r0, lsl #30
    a6d0:			; <UNDEFINED> instruction: 0x46224633
    a6d4:			; <UNDEFINED> instruction: 0x960be9dd
    a6d8:	ldrsbtge	pc, [r4], -sp	; <UNPREDICTABLE>
    a6dc:	blcs	31758 <_ZdlPv@@Base+0x25e94>
    a6e0:	addhi	pc, lr, r0, asr #32
    a6e4:	subsle	r2, r7, r0, lsl #20
    a6e8:			; <UNDEFINED> instruction: 0x8018f8dd
    a6ec:	eor	r4, pc, r7, lsl r6	; <UNPREDICTABLE>
    a6f0:			; <UNDEFINED> instruction: 0xf10a6123
    a6f4:	movwcs	r0, #10753	; 0x2a01
    a6f8:	ldrb	r6, [fp], -r3, lsr #3
    a6fc:			; <UNDEFINED> instruction: 0xe721461a
    a700:			; <UNDEFINED> instruction: 0xf8db68a0
    a704:	addmi	r1, r8, #8
    a708:	stmiavs	r0!, {r0, r2, r6, r7, r8, ip, lr, pc}^
    a70c:	ldrdne	pc, [ip], -fp
    a710:	svclt	0x00184288
    a714:	ldr	r2, [pc, r1, lsl #12]!
    a718:	cmnlt	r3, r4, lsl #22
    a71c:	blmi	ffd70738 <_ZdlPv@@Base+0xffd64e74>
    a720:	stmibvs	r1!, {r1, r9, fp, ip, pc}^
    a724:	ldmdavs	r2, {r0, r1, r6, r7, fp, ip, lr}
    a728:			; <UNDEFINED> instruction: 0x46436818
    a72c:			; <UNDEFINED> instruction: 0xf0002900
    a730:	ldmibmi	r1!, {r0, r7, pc}^
    a734:			; <UNDEFINED> instruction: 0xf0014479
    a738:			; <UNDEFINED> instruction: 0xf8c4fea9
    a73c:			; <UNDEFINED> instruction: 0xf04f8008
    a740:			; <UNDEFINED> instruction: 0xe6ba093f
    a744:			; <UNDEFINED> instruction: 0x960be9dd
    a748:			; <UNDEFINED> instruction: 0xf8dd465f
    a74c:	ldcls	0, cr10, [sp], {52}	; 0x34
    a750:	ldmdavs	sl!, {r0, r1, r2, r8, r9, fp, ip, pc}^
    a754:	eorvs	r3, r3, r1, lsl #6
    a758:	mulne	r0, r9, r8
    a75c:	bcs	78e08 <_ZdlPv@@Base+0x6d544>
    a760:	strtmi	sp, [r8], -sp, rrx
    a764:	bl	6c874c <_ZdlPv@@Base+0x6bce88>
    a768:	strtmi	r9, [r8], #-2842	; 0xfffff4e6
    a76c:	tstlt	fp, r0, ror #2
    a770:	andhi	pc, r0, r3, asr #17
    a774:			; <UNDEFINED> instruction: 0xf8d768bb
    a778:	blcs	2e7b0 <_ZdlPv@@Base+0x22eec>
    a77c:	mrcge	4, 4, APSR_nzcv, cr13, cr15, {1}
    a780:	andls	pc, r0, r3, asr #17
    a784:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    a788:	bcs	441ec <_ZdlPv@@Base+0x38928>
    a78c:	adchi	pc, r6, r0
    a790:	movweq	pc, #4361	; 0x1109	; <UNPREDICTABLE>
    a794:	strb	r6, [r4, r3, ror #1]!
    a798:	blcs	3140c <_ZdlPv@@Base+0x25b48>
    a79c:	adcshi	pc, pc, r0
    a7a0:	blcs	b713c8 <_ZdlPv@@Base+0xb65b04>
    a7a4:	tsthi	r5, r0	; <UNPREDICTABLE>
    a7a8:	ldrbmi	r9, [r0], -pc, lsl #18
    a7ac:	bl	1948794 <_ZdlPv@@Base+0x193ced0>
    a7b0:			; <UNDEFINED> instruction: 0xf47f2800
    a7b4:	blls	136100 <_ZdlPv@@Base+0x12a83c>
    a7b8:	stmibmi	lr, {r0, r1, r4, r5, r6, r8, ip, sp, pc}^
    a7bc:	blls	2b07d8 <_ZdlPv@@Base+0x2a4f14>
    a7c0:	stmdapl	r0, {r1, r9, fp, ip, pc}^
    a7c4:	ldmdavc	fp, {r0, r2, r3, r6, r7, r8, fp, lr}
    a7c8:	ldrbtmi	r6, [r9], #-2066	; 0xfffff7ee
    a7cc:	stmdavs	r0, {r8, sl, ip, pc}
    a7d0:	cdp2	0, 5, cr15, cr12, cr1, {0}
    a7d4:	movwls	r6, #38947	; 0x9823
    a7d8:	andcs	r4, r0, #205824	; 0x32400
    a7dc:			; <UNDEFINED> instruction: 0xf04f9909
    a7e0:	ldrbtmi	r0, [fp], #-2367	; 0xfffff6c1
    a7e4:	smlatbcc	r1, r2, r0, r6
    a7e8:	eorvs	r6, r1, r3, ror #2
    a7ec:	mvnslt	lr, r5, ror #12
    a7f0:	rscvs	r6, r7, r3, lsr #16
    a7f4:	eorvs	r3, r3, r1, lsl #6
    a7f8:			; <UNDEFINED> instruction: 0x4613e652
    a7fc:	str	r6, [r2], -r2, lsr #4
    a800:	blcs	31418 <_ZdlPv@@Base+0x25b54>
    a804:			; <UNDEFINED> instruction: 0x4628d15b
    a808:	ldmdbeq	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}	; <UNPREDICTABLE>
    a80c:	b	ff1c87f4 <_ZdlPv@@Base+0xff1bcf30>
    a810:	movwcc	r9, #6919	; 0x1b07
    a814:	movwcs	r6, #35	; 0x23
    a818:	strtmi	r6, [r8], #-163	; 0xffffff5d
    a81c:	strb	r6, [ip], -r0, ror #2
    a820:			; <UNDEFINED> instruction: 0xf000429e
    a824:	bls	aaaa8 <_ZdlPv@@Base+0x9f1e4>
    a828:	eorcs	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    a82c:	eorvs	r3, r3, r1, lsl #6
    a830:	ldrt	r6, [r5], -r2, ror #1
    a834:	ldrbtmi	r4, [r9], #-2483	; 0xfffff64d
    a838:	cdp2	0, 2, cr15, cr8, cr1, {0}
    a83c:	adcsmi	lr, r3, #32768000	; 0x1f40000
    a840:	adchi	pc, r7, r0, lsl #5
    a844:	blls	b1084 <_ZdlPv@@Base+0xa57c0>
    a848:	bls	1db89c <_ZdlPv@@Base+0x1cffd8>
    a84c:	andcc	r6, r2, #5963776	; 0x5b0000
    a850:	rscvs	r6, r3, r2, lsr #32
    a854:			; <UNDEFINED> instruction: 0xf8cde785
    a858:			; <UNDEFINED> instruction: 0x4633b074
    a85c:	ldmib	sp, {r0, r1, r5, r7, r9, sl, lr}^
    a860:			; <UNDEFINED> instruction: 0xf8dd5607
    a864:	ldcls	0, cr10, [sp], {36}	; 0x24
    a868:			; <UNDEFINED> instruction: 0xf0402b00
    a86c:			; <UNDEFINED> instruction: 0xf1bb80a4
    a870:			; <UNDEFINED> instruction: 0xf0000f00
    a874:			; <UNDEFINED> instruction: 0xf8db80ce
    a878:	stccs	0, cr3, [r0, #-16]
    a87c:	blcs	3ea18 <_ZdlPv@@Base+0x33154>
    a880:	sbcshi	pc, r3, r0
    a884:	movwcc	r9, #6918	; 0x1b06
    a888:	ldrtmi	r6, [r8], -r3, ror #1
    a88c:	b	fe1c8874 <_ZdlPv@@Base+0xfe1bcfb0>
    a890:	ldrtmi	r9, [r8], #-2842	; 0xfffff4e6
    a894:	tstlt	r3, r0, ror #2
    a898:	blls	dc108 <_ZdlPv@@Base+0xd0844>
    a89c:	ldmib	fp, {r0, r1, r4, sp, lr}^
    a8a0:	blcs	18cb0 <_ZdlPv@@Base+0xd3ec>
    a8a4:	svcge	0x006cf47f
    a8a8:	addsmi	lr, lr, #7340032	; 0x700000
    a8ac:	addshi	pc, r5, r0
    a8b0:			; <UNDEFINED> instruction: 0xf8529a02
    a8b4:	movwcc	r7, #4131	; 0x1023
    a8b8:	rscvs	r6, r7, r3, lsr #32
    a8bc:	stcls	6, cr14, [r5, #-392]	; 0xfffffe78
    a8c0:	bls	9caf8 <_ZdlPv@@Base+0x91234>
    a8c4:	stmdapl	r8!, {r4, r7, r8, fp, lr}
    a8c8:	ldrbtmi	r9, [r9], #-2826	; 0xfffff4f6
    a8cc:	stmdavs	r0, {r1, r4, fp, sp, lr}
    a8d0:	ldc2l	0, cr15, [ip, #4]
    a8d4:	stmdbvs	r5!, {r0, r1, r5, fp, sp, lr}^
    a8d8:	ldr	r9, [r4, r7, lsl #6]
    a8dc:			; <UNDEFINED> instruction: 0xb1a39b04
    a8e0:	stmdals	r7, {r1, r9, fp, ip, pc}
    a8e4:	stmdbls	r5, {r0, r1, r7, r8, r9, fp, lr}
    a8e8:	eorpl	pc, r0, r2, asr r8	; <UNPREDICTABLE>
    a8ec:	stmiapl	r8, {r1, r4, fp, sp, lr}^
    a8f0:	ldmdavs	r9!, {r0, r1, r3, r5, r6, fp, ip, sp, lr}
    a8f4:	stmdavs	r0, {r0, r2, r3, r5, r8, r9, fp, sp}
    a8f8:	addshi	pc, r0, r0
    a8fc:	tstls	r0, fp, lsr #16
    a900:	ldrbtmi	r4, [r9], #-2434	; 0xfffff67e
    a904:	stc2l	0, cr15, [r2, #4]
    a908:	strtmi	r6, [r8], -r5, ror #18
    a90c:	ldmdbeq	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}	; <UNPREDICTABLE>
    a910:	b	11488f8 <_ZdlPv@@Base+0x113d034>
    a914:	strdvs	r6, [r3], fp	; <UNPREDICTABLE>
    a918:	cmnvs	r0, r8, lsr #8
    a91c:	blls	144058 <_ZdlPv@@Base+0x138794>
    a920:			; <UNDEFINED> instruction: 0xf43f2b00
    a924:	blls	236690 <_ZdlPv@@Base+0x22adcc>
    a928:			; <UNDEFINED> instruction: 0xf47f2b2d
    a92c:	strtmi	sl, [fp], -r6, asr #30
    a930:	stcls	8, cr4, [r5, #-448]	; 0xfffffe40
    a934:	ldmdbmi	r6!, {r1, r9, fp, ip, pc}^
    a938:	ldmdavs	r2, {r3, r5, fp, ip, lr}
    a93c:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    a940:	stc2	0, cr15, [r4, #4]!
    a944:	movwls	r6, #38947	; 0x9823
    a948:	blcs	84668 <_ZdlPv@@Base+0x78da4>
    a94c:	stmdavs	r3!, {r0, r2, r3, r4, r7, r8, ip, lr, pc}
    a950:	vrshr.s64	d4, d19, #64
    a954:	bls	aaba8 <_ZdlPv@@Base+0x9f2e4>
    a958:	eorcs	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    a95c:	eorvs	r3, r3, r1, lsl #6
    a960:	ldr	r6, [r2, r2, ror #1]
    a964:	blcs	3157c <_ZdlPv@@Base+0x25cb8>
    a968:			; <UNDEFINED> instruction: 0xf8c4d145
    a96c:			; <UNDEFINED> instruction: 0xf89a8008
    a970:	blcs	e96978 <_ZdlPv@@Base+0xe8b0b4>
    a974:			; <UNDEFINED> instruction: 0xf04fbf0c
    a978:			; <UNDEFINED> instruction: 0xf04f093a
    a97c:	str	r0, [pc, #2367]	; b2c3 <__printf_chk@plt+0x8433>
    a980:	ldmib	sp, {r2, r3, r4, r6, r9, sl, lr}^
    a984:			; <UNDEFINED> instruction: 0xf8dd5607
    a988:	strbmi	sl, [fp], r4, lsr #32
    a98c:	andhi	pc, ip, sp, asr #17
    a990:	blls	14475c <_ZdlPv@@Base+0x138e98>
    a994:	cmple	r3, r0, lsl #22
    a998:			; <UNDEFINED> instruction: 0xf7f84628
    a99c:	ldmvs	fp!, {r9, fp, sp, lr, pc}^
    a9a0:	strtmi	r6, [r8], #-163	; 0xffffff5d
    a9a4:			; <UNDEFINED> instruction: 0xf89a6160
    a9a8:	blcs	e969b0 <_ZdlPv@@Base+0xe8b0ec>
    a9ac:	mcrge	4, 6, pc, cr7, cr15, {3}	; <UNPREDICTABLE>
    a9b0:	ldmdbeq	sl!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    a9b4:	blls	143fc0 <_ZdlPv@@Base+0x1386fc>
    a9b8:	cmple	r0, r0, lsl #22
    a9bc:			; <UNDEFINED> instruction: 0xf04f4638
    a9c0:			; <UNDEFINED> instruction: 0xf7f8093f
    a9c4:	stmdavs	r3!, {r2, r3, r5, r6, r7, r8, fp, sp, lr, pc}
    a9c8:	eorvs	r3, r3, r1, lsl #6
    a9cc:	cmnvs	r0, r8, lsr r4
    a9d0:	blls	143fa4 <_ZdlPv@@Base+0x1386e0>
    a9d4:			; <UNDEFINED> instruction: 0xd1aa2b00
    a9d8:	blls	1445d8 <_ZdlPv@@Base+0x138d14>
    a9dc:	cmple	fp, r0, lsl #22
    a9e0:	andhi	pc, r8, r4, asr #17
    a9e4:	mulcc	r0, sl, r8
    a9e8:	svclt	0x000c2b3a
    a9ec:	ldmdbeq	sl!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    a9f0:	ldmdbeq	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}	; <UNPREDICTABLE>
    a9f4:	cfstr32ls	mvfx14, [r5, #-388]	; 0xfffffe7c
    a9f8:	ldmdami	lr!, {r0, r1, r6, r9, sl, lr}
    a9fc:	stmdbmi	r5, {r1, r9, fp, ip, pc}^
    aa00:	ldmdavs	r2, {r3, r5, fp, ip, lr}
    aa04:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    aa08:	stc2l	0, cr15, [r0, #-4]
    aa0c:	strls	lr, [r6, -sp, lsr #15]
    aa10:	movwcs	lr, #1479	; 0x5c7
    aa14:	ldmdbeq	r7, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
    aa18:	strb	r6, [lr, #-355]	; 0xfffffe9d
    aa1c:	ldmdbmi	lr!, {r0, r1, r3, r9, sl, lr}
    aa20:			; <UNDEFINED> instruction: 0xf0014479
    aa24:	stmdbvs	r5!, {r0, r1, r4, r5, r8, sl, fp, ip, sp, lr, pc}^
    aa28:	blls	1447ec <_ZdlPv@@Base+0x138f28>
    aa2c:	teqle	pc, r0, lsl #22
    aa30:			; <UNDEFINED> instruction: 0xf04f4638
    aa34:			; <UNDEFINED> instruction: 0xf7f8093f
    aa38:	ldrtmi	lr, [r8], #-2482	; 0xfffff64e
    aa3c:	ldr	r6, [ip, #-352]!	; 0xfffffea0
    aa40:	stmdals	r7, {r1, r9, fp, ip, pc}
    aa44:			; <UNDEFINED> instruction: 0xf852492b
    aa48:	stmdals	r5, {r5, ip, sp}
    aa4c:	stmdapl	r0, {r1, r4, fp, sp, lr}^
    aa50:	stmdavs	r0, {r1, r4, r5, r8, fp, lr}
    aa54:			; <UNDEFINED> instruction: 0xf0014479
    aa58:	stmdbvs	r5!, {r0, r3, r4, r8, sl, fp, ip, sp, lr, pc}^
    aa5c:	blmi	9848d4 <_ZdlPv@@Base+0x979010>
    aa60:	stmdavs	r1!, {r0, r2, fp, ip, pc}
    aa64:	stmiapl	r0, {r1, r8, sl, fp, ip, pc}^
    aa68:	eorcc	pc, r1, r5, asr r8	; <UNPREDICTABLE>
    aa6c:	stmdavs	sl!, {r2, r3, r5, r8, fp, lr}
    aa70:	ldrbtmi	r6, [r9], #-2048	; 0xfffff800
    aa74:	stc2	0, cr15, [sl, #-4]
    aa78:	ldr	r6, [pc, r7, ror #18]
    aa7c:	bllt	ab1294 <_ZdlPv@@Base+0xaa59d0>
    aa80:	strtmi	r6, [r8], -r5, ror #18
    aa84:	stmib	sl, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    aa88:	cmnvs	r0, r8, lsr #8
    aa8c:	mulcc	r0, sl, r8
    aa90:			; <UNDEFINED> instruction: 0xf47f2b3a
    aa94:			; <UNDEFINED> instruction: 0xe78bae54
    aa98:	strbmi	r9, [r3], -r5, lsl #26
    aa9c:	bls	9caf8 <_ZdlPv@@Base+0x91234>
    aaa0:	stmdapl	r8!, {r5, r8, fp, lr}
    aaa4:	ldrbtmi	r6, [r9], #-2066	; 0xfffff7ee
    aaa8:			; <UNDEFINED> instruction: 0xf0016800
    aaac:	ldr	pc, [r7, pc, ror #25]
    aab0:	stmdals	r5, {r4, r8, fp, lr}
    aab4:			; <UNDEFINED> instruction: 0xf8db9a02
    aab8:	stmdapl	r0, {ip, sp}^
    aabc:	ldmdavs	r2, {r1, r3, r4, r8, fp, lr}
    aac0:	ldrbtmi	r6, [r9], #-2048	; 0xfffff800
    aac4:	stc2l	0, cr15, [r2], #4
    aac8:	ldr	r6, [r1, r7, ror #18]!
    aacc:			; <UNDEFINED> instruction: 0xf1034909
    aad0:	stmdals	r5, {r7, r8, r9, lr}
    aad4:	vstrls	d3, [r2, #-4]
    aad8:	ldmdbmi	r4, {r6, fp, ip, lr}
    aadc:			; <UNDEFINED> instruction: 0xf855682a
    aae0:	ldrbtmi	r3, [r9], #-35	; 0xffffffdd
    aae4:			; <UNDEFINED> instruction: 0xf0016800
    aae8:			; <UNDEFINED> instruction: 0xe7c9fcd1
    aaec:	andeq	r6, r1, sl, ror #21
    aaf0:	andeq	r4, r0, lr, lsl #11
    aaf4:	andeq	r0, r0, r0, asr #2
    aaf8:	andeq	r4, r0, r8, lsl r4
    aafc:	andeq	r4, r0, r2, ror #6
    ab00:	andeq	r3, r0, r6, ror #20
    ab04:	andeq	r4, r0, r2, lsr r3
    ab08:	muleq	r0, sl, r1
    ab0c:			; <UNDEFINED> instruction: 0x000041b2
    ab10:	ldrdeq	r4, [r0], -r0
    ab14:	andeq	r4, r0, r0, lsl #3
    ab18:	andeq	r4, r0, r4, rrx
    ab1c:	muleq	r0, r0, r0
    ab20:	andeq	r4, r0, sl, lsr r1
    ab24:	ldrdeq	r4, [r0], -lr
    ab28:	andeq	r4, r0, lr, lsl #2
    ab2c:	andeq	r4, r0, r2
    ab30:	mvnsmi	lr, sp, lsr #18
    ab34:			; <UNDEFINED> instruction: 0xf8dfb084
    ab38:	svcls	0x000a8044
    ab3c:	ldrbtmi	r9, [r8], #3339	; 0xd0b
    ab40:			; <UNDEFINED> instruction: 0xf8d84c0f
    ab44:	ldrbtmi	r6, [ip], #-0
    ab48:	strls	r9, [r3], #-1792	; 0xfffff900
    ab4c:	svcls	0x000c9501
    ab50:	ldrdpl	pc, [r4], -r8
    ab54:	stmib	r4, {r1, r8, r9, sl, ip, pc}^
    ab58:			; <UNDEFINED> instruction: 0xf7ff6500
    ab5c:	bmi	289b40 <_ZdlPv@@Base+0x27e27c>
    ab60:	blmi	264bec <_ZdlPv@@Base+0x259328>
    ab64:	stmiavs	r5!, {r1, r3, r4, r5, r6, sl, lr}
    ab68:	andne	pc, r0, r8, asr #17
    ab6c:	ldmpl	r3, {r0, r5, r6, r7, fp, sp, lr}^
    ab70:	andpl	pc, r8, r8, asr #17
    ab74:	andlt	r6, r4, r9, lsl r0
    ab78:	ldrhhi	lr, [r0, #141]!	; 0x8d
    ab7c:	andeq	r6, r1, lr, ror #9
    ab80:	andeq	r9, r1, r6, asr pc
    ab84:	strdeq	r6, [r1], -r4
    ab88:	andeq	r0, r0, r0, lsl r1
    ab8c:	addlt	fp, r4, r0, lsl r5
    ab90:	strcs	r2, [r1], #-768	; 0xfffffd00
    ab94:	movwcc	lr, #2509	; 0x9cd
    ab98:			; <UNDEFINED> instruction: 0xf7ff9402
    ab9c:	andlt	pc, r4, r9, asr #31
    aba0:	svclt	0x0000bd10
    aba4:	addlt	fp, r5, r0, lsr r5
    aba8:	cfstrsls	mvf2, [r8, #-0]
    abac:	strmi	lr, [r1], #-2509	; 0xfffff633
    abb0:			; <UNDEFINED> instruction: 0xf7ff9500
    abb4:			; <UNDEFINED> instruction: 0xb005ffbd
    abb8:	svclt	0x0000bd30
    abbc:	addlt	fp, r4, r0, ror r5
    abc0:	cfcpysls	mvf2, mvf8
    abc4:	strls	r9, [r2], #-3337	; 0xfffff2f7
    abc8:	strls	r9, [r3, #-1536]	; 0xfffffa00
    abcc:			; <UNDEFINED> instruction: 0xf7ff9401
    abd0:			; <UNDEFINED> instruction: 0xb004fbbd
    abd4:	svclt	0x0000bd70
    abd8:	addlt	fp, r5, r0, lsr r5
    abdc:	stceq	0, cr15, [r0], {79}	; 0x4f
    abe0:	cfstr32ls	mvfx2, [r8], {1}
    abe4:			; <UNDEFINED> instruction: 0x5c01e9cd
    abe8:			; <UNDEFINED> instruction: 0xf7ff9400
    abec:	andlt	pc, r5, r1, lsr #31
    abf0:	svclt	0x0000bd30
    abf4:	addlt	fp, r4, r0, ror r5
    abf8:	stcls	6, cr2, [r8], {-0}
    abfc:	strls	r9, [r2], -r9, lsl #26
    ac00:	strcs	r9, [r1], #-1024	; 0xfffffc00
    ac04:	strls	r9, [r1], #-1283	; 0xfffffafd
    ac08:	blx	fe848c0e <_ZdlPv@@Base+0xfe83d34a>
    ac0c:	ldcllt	0, cr11, [r0, #-16]!
    ac10:			; <UNDEFINED> instruction: 0x4605b538
    ac14:	cmplt	fp, r3, asr #16
    ac18:	stmdavs	fp!, {sl, sp}
    ac1c:	eorseq	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    ac20:			; <UNDEFINED> instruction: 0xf7f73401
    ac24:	stmdavs	fp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
    ac28:	ldmle	r6!, {r0, r1, r5, r7, r9, lr}^
    ac2c:	tstlt	r8, r8, lsr #16
    ac30:	stmda	r6!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ac34:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
    ac38:	stmib	r0, {r9, sp}^
    ac3c:	ldrbmi	r2, [r0, -r0, lsl #4]!
    ac40:			; <UNDEFINED> instruction: 0x4604b510
    ac44:	addcs	r2, r8, r1, lsl r3
    ac48:			; <UNDEFINED> instruction: 0xf7f86063
    ac4c:	andcs	lr, r0, #8, 16	; 0x80000
    ac50:	orreq	pc, r8, r0, lsl #2
    ac54:	stmib	r3, {r0, r1, r9, sl, lr}^
    ac58:	movwcc	r2, #33280	; 0x8200
    ac5c:			; <UNDEFINED> instruction: 0xd1fa4299
    ac60:	strtmi	r6, [r0], -r0, lsr #32
    ac64:	ldclt	0, cr6, [r0, #-648]	; 0xfffffd78
    ac68:	svcmi	0x00f0e92d
    ac6c:	addlt	r4, r3, r1, lsl #13
    ac70:			; <UNDEFINED> instruction: 0x460e4692
    ac74:	subsle	r2, r9, r0, lsl #18
    ac78:			; <UNDEFINED> instruction: 0xf0004630
    ac7c:			; <UNDEFINED> instruction: 0xf8d9ff4b
    ac80:	strbmi	r8, [r1], -r4
    ac84:			; <UNDEFINED> instruction: 0xf7f79001
    ac88:			; <UNDEFINED> instruction: 0xf8d9efd2
    ac8c:			; <UNDEFINED> instruction: 0xf8555000
    ac90:	sbceq	fp, sl, r1, lsr r0
    ac94:	strmi	r1, [ip], -pc, lsr #17
    ac98:	svceq	0x0000f1bb
    ac9c:	ands	sp, r7, r9, lsl #2
    aca0:	ldrbtcc	pc, [pc], #264	; aca8 <__printf_chk@plt+0x7e18>	; <UNPREDICTABLE>
    aca4:	eorslt	pc, r4, r5, asr r8	; <UNPREDICTABLE>
    aca8:	stmiane	pc!, {r1, r5, r6, r7}	; <UNPREDICTABLE>
    acac:	svceq	0x0000f1bb
    acb0:	ldrtmi	sp, [r1], -lr
    acb4:			; <UNDEFINED> instruction: 0xf7f84658
    acb8:	orrlt	lr, r8, #152, 16	; 0x980000
    acbc:	rscle	r2, pc, r0, lsl #24
    acc0:			; <UNDEFINED> instruction: 0xf8553c01
    acc4:	rsceq	fp, r2, r4, lsr r0
    acc8:			; <UNDEFINED> instruction: 0xf1bb18af
    accc:	mvnsle	r0, r0, lsl #30
    acd0:	svceq	0x0000f1ba
    acd4:	addshi	pc, ip, r0
    acd8:	ldrdcc	pc, [r8], -r9
    acdc:	svceq	0x0083ebb8
    ace0:	ldrmi	fp, [r4], -r8, lsl #31
    ace4:	ldrtmi	sp, [r0], -r8, lsr #18
    ace8:	ldmda	r8, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    acec:	andls	r1, r1, #16896	; 0x4200
    acf0:			; <UNDEFINED> instruction: 0xf7f84610
    acf4:	bls	84e34 <_ZdlPv@@Base+0x79570>
    acf8:			; <UNDEFINED> instruction: 0x46834631
    acfc:	ldmda	ip!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ad00:	ldrdne	pc, [r0], -r9
    ad04:	ldrdcs	pc, [r8], -r9
    ad08:			; <UNDEFINED> instruction: 0xf8411908
    ad0c:	andcc	fp, r1, #4
    ad10:	andge	pc, r4, r0, asr #17
    ad14:	andcs	pc, r8, r9, asr #17
    ad18:	andlt	r4, r3, r8, asr r6
    ad1c:	svchi	0x00f0e8bd
    ad20:			; <UNDEFINED> instruction: 0xf8c74658
    ad24:	andlt	sl, r3, r4
    ad28:	svchi	0x00f0e8bd
    ad2c:	andscs	r4, pc, r9, lsr r9	; <UNPREDICTABLE>
    ad30:			; <UNDEFINED> instruction: 0xf7fc4479
    ad34:			; <UNDEFINED> instruction: 0xe79ff8d9
    ad38:			; <UNDEFINED> instruction: 0xf0004640
    ad3c:			; <UNDEFINED> instruction: 0xf1b0ff09
    ad40:	strmi	r5, [r4], -r0, lsl #31
    ad44:	andeq	pc, r4, r9, asr #17
    ad48:	sbceq	fp, r0, r4, lsr pc
    ad4c:	rscscc	pc, pc, pc, asr #32
    ad50:	svc	0x0084f7f7
    ad54:	svclt	0x00581e62
    ad58:	strmi	r2, [r7], -r0, lsl #2
    ad5c:			; <UNDEFINED> instruction: 0x4603bf58
    ad60:	bcc	7fd80 <_ZdlPv@@Base+0x744bc>
    ad64:	smlabtne	r0, r3, r9, lr
    ad68:			; <UNDEFINED> instruction: 0xf1031c50
    ad6c:	mvnsle	r0, r8, lsl #6
    ad70:	andvc	pc, r0, r9, asr #17
    ad74:	svceq	0x0000f1b8
    ad78:	bl	17ee34 <_ZdlPv@@Base+0x173570>
    ad7c:	strtmi	r0, [ip], -r8, asr #17
    ad80:			; <UNDEFINED> instruction: 0xf7f7e004
    ad84:	strcc	lr, [r8], #-3912	; 0xfffff0b8
    ad88:	eorle	r4, r2, r0, lsr #11
    ad8c:	stmdacs	r0, {r5, fp, sp, lr}
    ad90:	stmdavs	r3!, {r0, r3, r4, r5, r6, r7, ip, lr, pc}^
    ad94:	rscsle	r2, r4, r0, lsl #22
    ad98:	cdp2	0, 11, cr15, cr12, cr0, {0}
    ad9c:	ldrdvc	pc, [r4], -r9
    ada0:			; <UNDEFINED> instruction: 0xf7f74639
    ada4:			; <UNDEFINED> instruction: 0xf8d9ef44
    ada8:			; <UNDEFINED> instruction: 0xf8522000
    adac:	bl	96e78 <_ZdlPv@@Base+0x8b5b4>
    adb0:	teqlt	fp, r1, asr #1
    adb4:	vsubne.f64	d27, d9, d1
    adb8:	eorscc	pc, r1, r2, asr r8	; <UNPREDICTABLE>
    adbc:	sbceq	lr, r1, r2, lsl #22
    adc0:	mvnsle	r2, r0, lsl #22
    adc4:	movwcs	lr, #2516	; 0x9d4
    adc8:	strmi	r3, [r0, #1032]!	; 0x408
    adcc:	movwcs	lr, #2496	; 0x9c0
    add0:			; <UNDEFINED> instruction: 0xf8d9d1dc
    add4:			; <UNDEFINED> instruction: 0xf8d97000
    add8:	stmdals	r1, {r2, pc}
    addc:			; <UNDEFINED> instruction: 0xf7f74641
    ade0:			; <UNDEFINED> instruction: 0xf857ef26
    ade4:	sbceq	r3, ip, r1, lsr r0
    ade8:	ldmdblt	r9!, {r0, r1, r3, r4, r5, r8, ip, sp, pc}^
    adec:	mvnscc	pc, r8, lsl #2
    adf0:	eorscc	pc, r1, r7, asr r8	; <UNPREDICTABLE>
    adf4:	blcs	b12c <__printf_chk@plt+0x829c>
    adf8:	stfcsd	f5, [r0, #-988]	; 0xfffffc24
    adfc:	svcge	0x0073f43f
    ae00:			; <UNDEFINED> instruction: 0xf7f74628
    ae04:			; <UNDEFINED> instruction: 0xe76eef7e
    ae08:	ldrb	r3, [r5, r1, lsl #18]
    ae0c:	strb	r3, [pc, r1, lsl #18]!
    ae10:			; <UNDEFINED> instruction: 0xe78146d3
    ae14:	ldrdeq	r3, [r0], -r0
    ae18:	mvnsmi	lr, sp, lsr #18
    ae1c:	strmi	r4, [lr], -r4, lsl #12
    ae20:	ldrtmi	fp, [r0], -r1, asr #6
    ae24:	cdp2	0, 7, cr15, cr6, cr0, {0}
    ae28:	ldrdhi	pc, [r4], -r4
    ae2c:			; <UNDEFINED> instruction: 0xf7f74641
    ae30:	stmdavs	r5!, {r1, r2, r3, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    ae34:	eorseq	pc, r1, r5, asr r8	; <UNPREDICTABLE>
    ae38:	strbeq	lr, [r1, r5, lsl #22]
    ae3c:	ldmdblt	r8!, {r2, r3, r9, sl, lr}
    ae40:			; <UNDEFINED> instruction: 0xf108e013
    ae44:			; <UNDEFINED> instruction: 0xf85534ff
    ae48:	bl	14af20 <_ZdlPv@@Base+0x13f65c>
    ae4c:	smulbtlt	r0, r4, r7
    ae50:			; <UNDEFINED> instruction: 0xf7f74631
    ae54:	cmplt	r0, sl, asr #31
    ae58:	rscsle	r2, r2, r0, lsl #24
    ae5c:			; <UNDEFINED> instruction: 0xf8553c01
    ae60:	bl	14af38 <_ZdlPv@@Base+0x13f674>
    ae64:	stmdacs	r0, {r2, r6, r7, r8, r9, sl}
    ae68:	pop	{r1, r4, r5, r6, r7, r8, ip, lr, pc}
    ae6c:	ldmdavs	r8!, {r4, r5, r6, r7, r8, pc}^
    ae70:	ldrhhi	lr, [r0, #141]!	; 0x8d
    ae74:	andscs	r4, pc, r2, lsl #18
    ae78:			; <UNDEFINED> instruction: 0xf7fc4479
    ae7c:			; <UNDEFINED> instruction: 0xe7d0f835
    ae80:	andeq	r3, r0, r8, lsl #27
    ae84:	ldrbmi	lr, [r0, sp, lsr #18]!
    ae88:	stmdavs	pc, {r0, r3, r7, r9, sl, lr}	; <UNPREDICTABLE>
    ae8c:	cmnlt	r7, #4, 12	; 0x400000
    ae90:			; <UNDEFINED> instruction: 0xf0004638
    ae94:			; <UNDEFINED> instruction: 0xf8d4fe3f
    ae98:	strbmi	r8, [r1], -r4
    ae9c:	mcr	7, 6, pc, cr6, cr7, {7}	; <UNPREDICTABLE>
    aea0:			; <UNDEFINED> instruction: 0xf8566826
    aea4:	bl	19ef70 <_ZdlPv@@Base+0x1936ac>
    aea8:	strmi	r0, [ip], -r1, asr #21
    aeac:	ands	fp, r4, sp, lsr r9
    aeb0:	ldrbtcc	pc, [pc], #264	; aeb8 <__printf_chk@plt+0x8028>	; <UNPREDICTABLE>
    aeb4:	eorspl	pc, r4, r6, asr r8	; <UNPREDICTABLE>
    aeb8:	beq	ff145ad8 <_ZdlPv@@Base+0xff13a214>
    aebc:	ldrtmi	fp, [r9], -sp, ror #2
    aec0:			; <UNDEFINED> instruction: 0xf7f74628
    aec4:			; <UNDEFINED> instruction: 0xb158ef92
    aec8:	rscsle	r2, r1, r0, lsl #24
    aecc:			; <UNDEFINED> instruction: 0xf8563c01
    aed0:	bl	19efa8 <_ZdlPv@@Base+0x1936e4>
    aed4:	vstrcs	s0, [r0, #-784]	; 0xfffffcf0
    aed8:			; <UNDEFINED> instruction: 0x4628d1f1
    aedc:			; <UNDEFINED> instruction: 0x87f0e8bd
    aee0:	andpl	pc, r0, r9, asr #17
    aee4:	ldrdpl	pc, [r4], -sl
    aee8:	pop	{r3, r5, r9, sl, lr}
    aeec:	stmdbmi	r3, {r4, r5, r6, r7, r8, r9, sl, pc}
    aef0:	ldrbtmi	r2, [r9], #-31	; 0xffffffe1
    aef4:			; <UNDEFINED> instruction: 0xfff8f7fb
    aef8:	svclt	0x0000e7ca
    aefc:	andeq	r3, r0, lr, lsl #26
    af00:	stmib	r0, {r9, sp}^
    af04:	ldrbmi	r1, [r0, -r0, lsl #4]!
    af08:			; <UNDEFINED> instruction: 0x4606b4f0
    af0c:	ldmdavs	r3!, {fp, sp, lr}^
    af10:			; <UNDEFINED> instruction: 0x0700e9d0
    af14:	svclt	0x003842bb
    af18:	strbeq	lr, [r3, #2816]	; 0xb00
    af1c:	ands	sp, r0, r5, lsl #6
    af20:			; <UNDEFINED> instruction: 0xf105429f
    af24:	rsbsvs	r0, r3, r8, lsl #10
    af28:			; <UNDEFINED> instruction: 0xf850d00b
    af2c:	movwcc	r4, #4147	; 0x1033
    af30:	rscsle	r2, r5, r0, lsl #24
    af34:	andcs	r6, r1, sp, ror #16
    af38:	andsvs	r6, r5, ip
    af3c:	ldcllt	0, cr6, [r0], #460	; 0x1cc
    af40:	andcs	r4, r0, r0, ror r7
    af44:			; <UNDEFINED> instruction: 0x4770bcf0
    af48:			; <UNDEFINED> instruction: 0x4607b5f8
    af4c:	cdpmi	12, 0, cr4, cr11, cr10, {0}
    af50:	ldrbtmi	r4, [lr], #-1148	; 0xfffffb84
    af54:	ldrbvs	pc, [r8, #-1284]	; 0xfffffafc	; <UNPREDICTABLE>
    af58:			; <UNDEFINED> instruction: 0xf7f72004
    af5c:	stmdavs	r3!, {r7, r9, sl, fp, sp, lr, pc}^
    af60:	blne	2490b8 <_ZdlPv@@Base+0x23d7f4>
    af64:	ldrtmi	r4, [r0], -r2, lsl #12
    af68:			; <UNDEFINED> instruction: 0xf7ff6013
    af6c:	adcmi	pc, ip, #2000	; 0x7d0
    af70:			; <UNDEFINED> instruction: 0x4638d1f2
    af74:	svclt	0x0000bdf8
    af78:	andeq	r6, r1, r8, ror #1
    af7c:	andeq	r9, r1, r2, ror fp
    af80:	stmdami	r4, {r0, r9, sl, lr}
    af84:	ldrbtmi	fp, [r8], #-1288	; 0xfffffaf8
    af88:			; <UNDEFINED> instruction: 0xff46f7ff
    af8c:	stmdavs	r0, {r8, ip, sp, pc}
    af90:	svclt	0x0000bd08
    af94:	andeq	r9, r1, lr, lsr fp
    af98:	ldrbtlt	r1, [r0], #-3587	; 0xfffff1fd
    af9c:			; <UNDEFINED> instruction: 0x4c19da1c
    afa0:	strbvs	pc, [r7, #-582]!	; 0xfffffdba	; <UNPREDICTABLE>
    afa4:	strbvs	pc, [r6, #-710]!	; 0xfffffd3a	; <UNPREDICTABLE>
    afa8:	ldrbtmi	r2, [ip], #-1546	; 0xfffff9f6
    afac:	blx	fe158006 <_ZdlPv@@Base+0xfe14c742>
    afb0:	ldrbne	r2, [sl, r3, lsl #2]
    afb4:	bl	ff09c83c <_ZdlPv@@Base+0xff090f78>
    afb8:	blx	18ba46 <_ZdlPv@@Base+0x180182>
    afbc:			; <UNDEFINED> instruction: 0x46133112
    afc0:	eorseq	pc, r0, #1073741872	; 0x40000030
    afc4:	stccs	8, cr15, [r1, #-16]
    afc8:	mvnsle	r2, r0, lsl #22
    afcc:			; <UNDEFINED> instruction: 0x232d3802
    afd0:	stccc	8, cr15, [r1], {4}
    afd4:			; <UNDEFINED> instruction: 0x4770bc70
    afd8:			; <UNDEFINED> instruction: 0xf64c480b
    afdc:			; <UNDEFINED> instruction: 0xf6cc44cd
    afe0:	strcs	r4, [sl, #-1228]	; 0xfffffb34
    afe4:	andscc	r4, r4, r8, ror r4
    afe8:	andne	pc, r3, #164, 22	; 0x29000
    afec:	blx	14d33e <_ZdlPv@@Base+0x141a7a>
    aff0:			; <UNDEFINED> instruction: 0x46133112
    aff4:	eorseq	pc, r0, #1073741824	; 0x40000000
    aff8:	stccs	8, cr15, [r1, #-0]
    affc:	mvnsle	r2, r0, lsl #22
    b000:			; <UNDEFINED> instruction: 0x4770bc70
    b004:	andeq	r9, r1, sl, lsr #22
    b008:	strdeq	r9, [r1], -r0
    b00c:	ldrbtlt	r4, [r0], #-2316	; 0xfffff6f4
    b010:			; <UNDEFINED> instruction: 0xf64c4479
    b014:	smlawtcc	ip, sp, r5, r4
    b018:	strbmi	pc, [ip, #1740]	; 0x6cc	; <UNPREDICTABLE>
    b01c:	blx	fe95484e <_ZdlPv@@Base+0xfe948f8a>
    b020:	strmi	r2, [r4], -r0, lsl #6
    b024:	b	13d6050 <_ZdlPv@@Base+0x13ca78c>
    b028:	blx	18bf7e <_ZdlPv@@Base+0x1806ba>
    b02c:			; <UNDEFINED> instruction: 0x46180213
    b030:	teqeq	r0, #-2147483648	; 0x80000000	; <UNPREDICTABLE>
    b034:	stccc	8, cr15, [r1, #-4]
    b038:			; <UNDEFINED> instruction: 0x4608d8f1
    b03c:			; <UNDEFINED> instruction: 0x4770bc70
    b040:	andeq	r9, r1, r4, asr #21
    b044:	stmib	r0, {r9, sp}^
    b048:	ldrbmi	r2, [r0, -r0, lsl #4]!
    b04c:			; <UNDEFINED> instruction: 0x4604b510
    b050:	addcs	r2, r8, r1, lsl r3
    b054:			; <UNDEFINED> instruction: 0xf7f76063
    b058:	andcs	lr, r0, #2, 28
    b05c:	orreq	pc, r8, r0, lsl #2
    b060:	stmib	r3, {r0, r1, r9, sl, lr}^
    b064:	movwcc	r2, #33280	; 0x8200
    b068:			; <UNDEFINED> instruction: 0xd1fa4299
    b06c:	strtmi	r6, [r0], -r0, lsr #32
    b070:	ldclt	0, cr6, [r0, #-648]	; 0xfffffd78
    b074:			; <UNDEFINED> instruction: 0x4605b538
    b078:	cmplt	fp, r3, asr #16
    b07c:	stmdavs	fp!, {sl, sp}
    b080:	eorseq	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    b084:			; <UNDEFINED> instruction: 0xf7f73401
    b088:	stmdavs	fp!, {r1, r2, r6, r7, r8, sl, fp, sp, lr, pc}^
    b08c:	ldmle	r6!, {r0, r1, r5, r7, r9, lr}^
    b090:	tstlt	r8, r8, lsr #16
    b094:	mrc	7, 1, APSR_nzcv, cr4, cr7, {7}
    b098:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
    b09c:	svcmi	0x00f0e92d
    b0a0:	addlt	r4, r3, r1, lsl #13
    b0a4:			; <UNDEFINED> instruction: 0x460e4692
    b0a8:	subsle	r2, r9, r0, lsl #18
    b0ac:			; <UNDEFINED> instruction: 0xf0004630
    b0b0:			; <UNDEFINED> instruction: 0xf8d9fd31
    b0b4:	strbmi	r8, [r1], -r4
    b0b8:			; <UNDEFINED> instruction: 0xf7f79001
    b0bc:			; <UNDEFINED> instruction: 0xf8d9edb8
    b0c0:			; <UNDEFINED> instruction: 0xf8555000
    b0c4:	sbceq	fp, sl, r1, lsr r0
    b0c8:	strmi	r1, [ip], -pc, lsr #17
    b0cc:	svceq	0x0000f1bb
    b0d0:	ands	sp, r7, r9, lsl #2
    b0d4:	ldrbtcc	pc, [pc], #264	; b0dc <__printf_chk@plt+0x824c>	; <UNPREDICTABLE>
    b0d8:	eorslt	pc, r4, r5, asr r8	; <UNPREDICTABLE>
    b0dc:	stmiane	pc!, {r1, r5, r6, r7}	; <UNPREDICTABLE>
    b0e0:	svceq	0x0000f1bb
    b0e4:	ldrtmi	sp, [r1], -lr
    b0e8:			; <UNDEFINED> instruction: 0xf7f74658
    b0ec:	orrlt	lr, r8, #2016	; 0x7e0
    b0f0:	rscle	r2, pc, r0, lsl #24
    b0f4:			; <UNDEFINED> instruction: 0xf8553c01
    b0f8:	rsceq	fp, r2, r4, lsr r0
    b0fc:			; <UNDEFINED> instruction: 0xf1bb18af
    b100:	mvnsle	r0, r0, lsl #30
    b104:	svceq	0x0000f1ba
    b108:	addshi	pc, ip, r0
    b10c:	ldrdcc	pc, [r8], -r9
    b110:	svceq	0x0083ebb8
    b114:	ldrmi	fp, [r4], -r8, lsl #31
    b118:	ldrtmi	sp, [r0], -r8, lsr #18
    b11c:	mrc	7, 1, APSR_nzcv, cr14, cr7, {7}
    b120:	andls	r1, r1, #16896	; 0x4200
    b124:			; <UNDEFINED> instruction: 0xf7f74610
    b128:	bls	86a00 <_ZdlPv@@Base+0x7b13c>
    b12c:			; <UNDEFINED> instruction: 0x46834631
    b130:	mcr	7, 1, pc, cr2, cr7, {7}	; <UNPREDICTABLE>
    b134:	ldrdne	pc, [r0], -r9
    b138:	ldrdcs	pc, [r8], -r9
    b13c:			; <UNDEFINED> instruction: 0xf8411908
    b140:	andcc	fp, r1, #4
    b144:	andge	pc, r4, r0, asr #17
    b148:	andcs	pc, r8, r9, asr #17
    b14c:	andlt	r4, r3, r8, asr r6
    b150:	svchi	0x00f0e8bd
    b154:			; <UNDEFINED> instruction: 0xf8c74658
    b158:	andlt	sl, r3, r4
    b15c:	svchi	0x00f0e8bd
    b160:	eorcs	r4, r8, r9, lsr r9
    b164:			; <UNDEFINED> instruction: 0xf7fb4479
    b168:			; <UNDEFINED> instruction: 0xe79ffebf
    b16c:			; <UNDEFINED> instruction: 0xf0004640
    b170:			; <UNDEFINED> instruction: 0xf1b0fcef
    b174:	strmi	r5, [r4], -r0, lsl #31
    b178:	andeq	pc, r4, r9, asr #17
    b17c:	sbceq	fp, r0, r4, lsr pc
    b180:	rscscc	pc, pc, pc, asr #32
    b184:	stcl	7, cr15, [sl, #-988]!	; 0xfffffc24
    b188:	svclt	0x00581e62
    b18c:	strmi	r2, [r7], -r0, lsl #2
    b190:			; <UNDEFINED> instruction: 0x4603bf58
    b194:	bcc	801b4 <_ZdlPv@@Base+0x748f0>
    b198:	smlabtne	r0, r3, r9, lr
    b19c:			; <UNDEFINED> instruction: 0xf1031c50
    b1a0:	mvnsle	r0, r8, lsl #6
    b1a4:	andvc	pc, r0, r9, asr #17
    b1a8:	svceq	0x0000f1b8
    b1ac:	bl	17f268 <_ZdlPv@@Base+0x1739a4>
    b1b0:	strtmi	r0, [ip], -r8, asr #17
    b1b4:			; <UNDEFINED> instruction: 0xf7f7e004
    b1b8:	strcc	lr, [r8], #-3374	; 0xfffff2d2
    b1bc:	eorle	r4, r2, r0, lsr #11
    b1c0:	stmdacs	r0, {r5, fp, sp, lr}
    b1c4:	stmdavs	r3!, {r0, r3, r4, r5, r6, r7, ip, lr, pc}^
    b1c8:	rscsle	r2, r4, r0, lsl #22
    b1cc:	stc2	0, cr15, [r2]
    b1d0:	ldrdvc	pc, [r4], -r9
    b1d4:			; <UNDEFINED> instruction: 0xf7f74639
    b1d8:			; <UNDEFINED> instruction: 0xf8d9ed2a
    b1dc:			; <UNDEFINED> instruction: 0xf8522000
    b1e0:	bl	972ac <_ZdlPv@@Base+0x8b9e8>
    b1e4:	teqlt	fp, r1, asr #1
    b1e8:	vsubne.f64	d27, d9, d1
    b1ec:	eorscc	pc, r1, r2, asr r8	; <UNPREDICTABLE>
    b1f0:	sbceq	lr, r1, r2, lsl #22
    b1f4:	mvnsle	r2, r0, lsl #22
    b1f8:	movwcs	lr, #2516	; 0x9d4
    b1fc:	strmi	r3, [r0, #1032]!	; 0x408
    b200:	movwcs	lr, #2496	; 0x9c0
    b204:			; <UNDEFINED> instruction: 0xf8d9d1dc
    b208:			; <UNDEFINED> instruction: 0xf8d97000
    b20c:	stmdals	r1, {r2, pc}
    b210:			; <UNDEFINED> instruction: 0xf7f74641
    b214:			; <UNDEFINED> instruction: 0xf857ed0c
    b218:	sbceq	r3, ip, r1, lsr r0
    b21c:	ldmdblt	r9!, {r0, r1, r3, r4, r5, r8, ip, sp, pc}^
    b220:	mvnscc	pc, r8, lsl #2
    b224:	eorscc	pc, r1, r7, asr r8	; <UNPREDICTABLE>
    b228:	blcs	b560 <__printf_chk@plt+0x86d0>
    b22c:	stfcsd	f5, [r0, #-988]	; 0xfffffc24
    b230:	svcge	0x0073f43f
    b234:			; <UNDEFINED> instruction: 0xf7f74628
    b238:	strb	lr, [lr, -r4, ror #26]!
    b23c:	ldrb	r3, [r5, r1, lsl #18]
    b240:	strb	r3, [pc, r1, lsl #18]!
    b244:			; <UNDEFINED> instruction: 0xe78146d3
    b248:	andeq	r4, r0, ip, ror lr
    b24c:	mvnsmi	lr, sp, lsr #18
    b250:	strmi	r4, [lr], -r4, lsl #12
    b254:	ldrtmi	fp, [r0], -r1, asr #6
    b258:	mrrc2	0, 0, pc, ip, cr0	; <UNPREDICTABLE>
    b25c:	ldrdhi	pc, [r4], -r4
    b260:			; <UNDEFINED> instruction: 0xf7f74641
    b264:	stmdavs	r5!, {r2, r5, r6, r7, sl, fp, sp, lr, pc}
    b268:	eorseq	pc, r1, r5, asr r8	; <UNPREDICTABLE>
    b26c:	strbeq	lr, [r1, r5, lsl #22]
    b270:	ldmdblt	r8!, {r2, r3, r9, sl, lr}
    b274:			; <UNDEFINED> instruction: 0xf108e013
    b278:			; <UNDEFINED> instruction: 0xf85534ff
    b27c:	bl	14b354 <_ZdlPv@@Base+0x13fa90>
    b280:	smulbtlt	r0, r4, r7
    b284:			; <UNDEFINED> instruction: 0xf7f74631
    b288:	ldrhlt	lr, [r0, #-208]	; 0xffffff30
    b28c:	rscsle	r2, r2, r0, lsl #24
    b290:			; <UNDEFINED> instruction: 0xf8553c01
    b294:	bl	14b36c <_ZdlPv@@Base+0x13faa8>
    b298:	stmdacs	r0, {r2, r6, r7, r8, r9, sl}
    b29c:	pop	{r1, r4, r5, r6, r7, r8, ip, lr, pc}
    b2a0:	ldmdavs	r8!, {r4, r5, r6, r7, r8, pc}^
    b2a4:	ldrhhi	lr, [r0, #141]!	; 0x8d
    b2a8:	eorcs	r4, r8, r2, lsl #18
    b2ac:			; <UNDEFINED> instruction: 0xf7fb4479
    b2b0:	bfi	pc, fp, (invalid: 28:16)	; <UNPREDICTABLE>
    b2b4:	andeq	r4, r0, r4, lsr sp
    b2b8:	ldrbmi	lr, [r0, sp, lsr #18]!
    b2bc:	stmdavs	pc, {r0, r3, r7, r9, sl, lr}	; <UNPREDICTABLE>
    b2c0:	cmnlt	r7, #4, 12	; 0x400000
    b2c4:			; <UNDEFINED> instruction: 0xf0004638
    b2c8:			; <UNDEFINED> instruction: 0xf8d4fc25
    b2cc:	strbmi	r8, [r1], -r4
    b2d0:	stc	7, cr15, [ip], #988	; 0x3dc
    b2d4:			; <UNDEFINED> instruction: 0xf8566826
    b2d8:	bl	19f3a4 <_ZdlPv@@Base+0x193ae0>
    b2dc:	strmi	r0, [ip], -r1, asr #21
    b2e0:	ands	fp, r4, sp, lsr r9
    b2e4:	ldrbtcc	pc, [pc], #264	; b2ec <__printf_chk@plt+0x845c>	; <UNPREDICTABLE>
    b2e8:	eorspl	pc, r4, r6, asr r8	; <UNPREDICTABLE>
    b2ec:	beq	ff145f0c <_ZdlPv@@Base+0xff13a648>
    b2f0:	ldrtmi	fp, [r9], -sp, ror #2
    b2f4:			; <UNDEFINED> instruction: 0xf7f74628
    b2f8:	cmplt	r8, r8, ror sp
    b2fc:	rscsle	r2, r1, r0, lsl #24
    b300:			; <UNDEFINED> instruction: 0xf8563c01
    b304:	bl	19f3dc <_ZdlPv@@Base+0x193b18>
    b308:	vstrcs	s0, [r0, #-784]	; 0xfffffcf0
    b30c:			; <UNDEFINED> instruction: 0x4628d1f1
    b310:			; <UNDEFINED> instruction: 0x87f0e8bd
    b314:	andpl	pc, r0, r9, asr #17
    b318:	ldrdpl	pc, [r4], -sl
    b31c:	pop	{r3, r5, r9, sl, lr}
    b320:	stmdbmi	r3, {r4, r5, r6, r7, r8, r9, sl, pc}
    b324:	ldrbtmi	r2, [r9], #-40	; 0xffffffd8
    b328:	ldc2l	7, cr15, [lr, #1004]	; 0x3ec
    b32c:	svclt	0x0000e7ca
    b330:			; <UNDEFINED> instruction: 0x00004cba
    b334:	stmib	r0, {r9, sp}^
    b338:	ldrbmi	r1, [r0, -r0, lsl #4]!
    b33c:			; <UNDEFINED> instruction: 0x4606b4f0
    b340:	ldmdavs	r3!, {fp, sp, lr}^
    b344:			; <UNDEFINED> instruction: 0x0700e9d0
    b348:	svclt	0x003842bb
    b34c:	strbeq	lr, [r3, #2816]	; 0xb00
    b350:	ands	sp, r0, r5, lsl #6
    b354:			; <UNDEFINED> instruction: 0xf105429f
    b358:	rsbsvs	r0, r3, r8, lsl #10
    b35c:			; <UNDEFINED> instruction: 0xf850d00b
    b360:	movwcc	r4, #4147	; 0x1033
    b364:	rscsle	r2, r5, r0, lsl #24
    b368:	andcs	r6, r1, sp, ror #16
    b36c:	andsvs	r6, r5, ip
    b370:	ldcllt	0, cr6, [r0], #460	; 0x1cc
    b374:	andcs	r4, r0, r0, ror r7
    b378:			; <UNDEFINED> instruction: 0x4770bcf0
    b37c:	mvnscc	pc, pc, asr #32
    b380:	stmib	r0, {r9, sp}^
    b384:	ldrbmi	r1, [r0, -r0, lsl #4]!
    b388:			; <UNDEFINED> instruction: 0x4605b538
    b38c:	addcs	r2, r8, r1, lsl r3
    b390:			; <UNDEFINED> instruction: 0xf7f7606b
    b394:			; <UNDEFINED> instruction: 0xf04fec64
    b398:	andcs	r3, r0, #-1073741761	; 0xc000003f
    b39c:	streq	pc, [r8], #256	; 0x100
    b3a0:	stmib	r3, {r0, r1, r9, sl, lr}^
    b3a4:	movwcc	r1, #33280	; 0x8200
    b3a8:			; <UNDEFINED> instruction: 0xd1fa429c
    b3ac:	strtmi	r6, [r8], -r8, lsr #32
    b3b0:	ldclt	0, cr6, [r8, #-680]!	; 0xfffffd58
    b3b4:	ldrdcs	lr, [r0, -r0]
    b3b8:			; <UNDEFINED> instruction: 0x4605b538
    b3bc:	strcs	fp, [r0], #-345	; 0xfffffea7
    b3c0:	biceq	lr, r4, #2048	; 0x800
    b3c4:	ldmdavs	r8, {r0, sl, ip, sp}^
    b3c8:			; <UNDEFINED> instruction: 0xf7f7b118
    b3cc:	ldmib	r5, {r1, r3, r4, r7, sl, fp, sp, lr, pc}^
    b3d0:	adcmi	r2, r1, #0, 2
    b3d4:			; <UNDEFINED> instruction: 0xb112d8f4
    b3d8:			; <UNDEFINED> instruction: 0xf7f74610
    b3dc:			; <UNDEFINED> instruction: 0x4628ec92
    b3e0:	svclt	0x0000bd38
    b3e4:			; <UNDEFINED> instruction: 0x4604b510
    b3e8:	addvs	pc, r2, r0, lsl #10
    b3ec:			; <UNDEFINED> instruction: 0xffe2f7ff
    b3f0:			; <UNDEFINED> instruction: 0xf7ff1d20
    b3f4:			; <UNDEFINED> instruction: 0x4620fe3f
    b3f8:	svclt	0x0000bd10
    b3fc:	svcmi	0x00f0e92d
    b400:	addlt	r1, r3, lr, lsl #28
    b404:	ldrmi	r4, [r7], -r1, lsl #13
    b408:			; <UNDEFINED> instruction: 0xf8d9db3d
    b40c:	ldrtmi	r8, [r0], -r4
    b410:			; <UNDEFINED> instruction: 0xf7f74641
    b414:			; <UNDEFINED> instruction: 0xf8d9ec0c
    b418:			; <UNDEFINED> instruction: 0xf8555000
    b41c:	sbceq	r3, ip, r1, lsr r0
    b420:	blcs	118d0 <_ZdlPv@@Base+0x600c>
    b424:	ands	sp, r2, r8, lsl #20
    b428:	mvnscc	pc, r8, lsl #2
    b42c:	eorscc	pc, r1, r5, asr r8	; <UNPREDICTABLE>
    b430:	stmdbne	sl!, {r2, r3, r6, r7}
    b434:	blle	29603c <_ZdlPv@@Base+0x28a778>
    b438:	mulsle	r9, lr, r2
    b43c:	rscsle	r2, r3, r0, lsl #18
    b440:			; <UNDEFINED> instruction: 0xf8553901
    b444:	sbceq	r3, ip, r1, lsr r0
    b448:	blcs	118f8 <_ZdlPv@@Base+0x6034>
    b44c:	strdlt	sp, [r7, #-164]!	; 0xffffff5c
    b450:	ldrdcc	pc, [r8], -r9
    b454:	subeq	lr, r3, #3072	; 0xc00
    b458:	svceq	0x0048ebb2
    b45c:	stmdbne	sl!, {r0, r3, r4, r9, ip, lr, pc}
    b460:	movwcc	r5, #4398	; 0x112e
    b464:			; <UNDEFINED> instruction: 0xf8c96057
    b468:	andlt	r3, r3, r8
    b46c:	svchi	0x00f0e8bd
    b470:			; <UNDEFINED> instruction: 0xb1206850
    b474:	mcrr	7, 15, pc, r4, cr7	; <UNPREDICTABLE>
    b478:	ldrdpl	pc, [r0], -r9
    b47c:	subsvs	r1, r7, sl, lsr #18
    b480:	pop	{r0, r1, ip, sp, pc}
    b484:	ldmdbmi	lr!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    b488:	ldrbtmi	r2, [r9], #-44	; 0xffffffd4
    b48c:	stc2	7, cr15, [ip, #-1004]!	; 0xfffffc14
    b490:			; <UNDEFINED> instruction: 0x4640e7bb
    b494:	blx	174749e <_ZdlPv@@Base+0x173bbda>
    b498:	svcpl	0x0080f1b0
    b49c:			; <UNDEFINED> instruction: 0xf8c94604
    b4a0:	svclt	0x00340004
    b4a4:			; <UNDEFINED> instruction: 0xf04f00c0
    b4a8:			; <UNDEFINED> instruction: 0xf7f730ff
    b4ac:	vmovne.8	d18[6], lr
    b4b0:	tstcs	r0, r8, asr pc
    b4b4:	svclt	0x005c4682
    b4b8:			; <UNDEFINED> instruction: 0xf04f4603
    b4bc:	strle	r3, [r6], #-255	; 0xffffff01
    b4c0:	stmib	r3, {r0, r9, fp, ip, sp}^
    b4c4:	ldfnee	f0, [r4], {-0}
    b4c8:	movweq	pc, #33027	; 0x8103	; <UNPREDICTABLE>
    b4cc:	bl	17fcb4 <_ZdlPv@@Base+0x1743f0>
    b4d0:			; <UNDEFINED> instruction: 0xf8d904c8
    b4d4:			; <UNDEFINED> instruction: 0xf1053004
    b4d8:	strcc	r0, [r4], #-2820	; 0xfffff4fc
    b4dc:	andge	pc, r0, r9, asr #17
    b4e0:	svceq	0x0000f1b8
    b4e4:	eor	sp, r8, r4, lsl #2
    b4e8:	bleq	24791c <_ZdlPv@@Base+0x23c058>
    b4ec:	eorle	r4, r4, r3, lsr #11
    b4f0:	stchi	8, cr15, [r4], {91}	; 0x5b
    b4f4:	svceq	0x0000f1b8
    b4f8:			; <UNDEFINED> instruction: 0xf8dbdbf6
    b4fc:	andls	r2, r0, #0
    b500:	rscsle	r2, r1, r0, lsl #20
    b504:			; <UNDEFINED> instruction: 0x46404619
    b508:			; <UNDEFINED> instruction: 0xf7f79301
    b50c:	ldmib	sp, {r4, r7, r8, r9, fp, sp, lr, pc}^
    b510:			; <UNDEFINED> instruction: 0xf85a2300
    b514:	bl	28b5e0 <_ZdlPv@@Base+0x27fd1c>
    b518:	stmdacs	r0, {r0, r6, r7, sl, fp}
    b51c:	bllt	e82140 <_ZdlPv@@Base+0xe7687c>
    b520:			; <UNDEFINED> instruction: 0xf85a1e59
    b524:	bl	28b5f0 <_ZdlPv@@Base+0x27fd2c>
    b528:	stmdacs	r0, {r0, r6, r7, sl, fp}
    b52c:			; <UNDEFINED> instruction: 0xf10bdaf7
    b530:	stmib	ip, {r3, r8, r9, fp}^
    b534:	strmi	r8, [r3, #512]!	; 0x200
    b538:			; <UNDEFINED> instruction: 0x4619d1da
    b53c:	movwls	r4, #1584	; 0x630
    b540:	bl	1d49524 <_ZdlPv@@Base+0x1d3dc60>
    b544:			; <UNDEFINED> instruction: 0xf85a9b00
    b548:	sbceq	r2, ip, r1, lsr r0
    b54c:	blle	195d54 <_ZdlPv@@Base+0x18a490>
    b550:	vnmlsne.f16	s23, s19, s2	; <UNPREDICTABLE>
    b554:	eorscs	pc, r1, sl, asr r8	; <UNPREDICTABLE>
    b558:	bcs	b890 <_Znwj@@Base+0x14>
    b55c:	ldrshlt	sp, [sp, #-168]	; 0xffffff58
    b560:			; <UNDEFINED> instruction: 0xf7f74628
    b564:			; <UNDEFINED> instruction: 0xf8d9ebce
    b568:			; <UNDEFINED> instruction: 0xf8d95000
    b56c:	ldrb	r3, [r6, -r8]!
    b570:	ldrb	r3, [r6, r1, lsl #18]
    b574:	strb	r3, [sp, r1, lsl #18]!
    b578:	ldrdcc	pc, [r8], -r9
    b57c:			; <UNDEFINED> instruction: 0xe76e4655
    b580:	andeq	r4, r0, r6, asr fp
    b584:	cfrshl64ne	mvdx12, mvdx0, fp
    b588:	blle	89cda8 <_ZdlPv@@Base+0x8914e4>
    b58c:			; <UNDEFINED> instruction: 0x46206875
    b590:			; <UNDEFINED> instruction: 0xf7f74629
    b594:	ldmdavs	r2!, {r2, r3, r6, r8, r9, fp, sp, lr, pc}
    b598:	eorscc	pc, r1, r2, asr r8	; <UNPREDICTABLE>
    b59c:	sbceq	lr, r1, r2, lsl #22
    b5a0:	ble	1d61a8 <_ZdlPv@@Base+0x1ca8e4>
    b5a4:	mcrne	0, 3, lr, cr9, cr1, {0}
    b5a8:	eorscc	pc, r1, r2, asr r8	; <UNPREDICTABLE>
    b5ac:	sbceq	lr, r1, r2, lsl #22
    b5b0:	blle	2961b8 <_ZdlPv@@Base+0x28a8f4>
    b5b4:	mulle	sl, ip, r2
    b5b8:	rscsle	r2, r4, r0, lsl #18
    b5bc:			; <UNDEFINED> instruction: 0xf8523901
    b5c0:	bl	9768c <_ZdlPv@@Base+0x8bdc8>
    b5c4:	blcs	b8d0 <_ZdlPv@@Base+0xc>
    b5c8:	strdcs	sp, [r0], -r4
    b5cc:	stmdavs	r0, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
    b5d0:	stmdbmi	r3, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    b5d4:	ldrbtmi	r2, [r9], #-44	; 0xffffffd4
    b5d8:	stc2	7, cr15, [r6], {251}	; 0xfb
    b5dc:	svclt	0x0000e7d6
    b5e0:	andeq	r4, r0, sl, lsl #20
    b5e4:	stmib	r0, {r9, sp}^
    b5e8:	ldrbmi	r1, [r0, -r0, lsl #4]!
    b5ec:			; <UNDEFINED> instruction: 0x4605b470
    b5f0:	movwmi	lr, #2512	; 0x9d0
    b5f4:	ldrdvs	lr, [r0], -r4
    b5f8:	stmdale	r3, {r3, r4, r7, r9, lr}
    b5fc:	addmi	lr, r3, #18
    b600:	andle	r6, pc, fp, rrx
    b604:	eorsmi	pc, r3, r6, asr r8	; <UNPREDICTABLE>
    b608:	stccs	3, cr3, [r0], {1}
    b60c:	strdvs	sp, [ip], -r7
    b610:	stmdavs	fp!, {r0, sp}^
    b614:	bl	191680 <_ZdlPv@@Base+0x185dbc>
    b618:	ldmdavs	r3!, {r0, r1, r6, r7, r9, sl}^
    b61c:	rsbvs	r6, r9, r3, lsl r0
    b620:			; <UNDEFINED> instruction: 0x4770bc70
    b624:	ldcllt	0, cr2, [r0], #-0
    b628:	svclt	0x00004770
    b62c:			; <UNDEFINED> instruction: 0x4605b538
    b630:	strmi	r2, [r4], -r0, lsl #6
    b634:	blcc	149750 <_ZdlPv@@Base+0x13de8c>
    b638:			; <UNDEFINED> instruction: 0xf7ff4628
    b63c:			; <UNDEFINED> instruction: 0xf504fd07
    b640:			; <UNDEFINED> instruction: 0xf7ff6082
    b644:			; <UNDEFINED> instruction: 0xf104fea1
    b648:	vcgt.s8	d0, d4, d12
    b64c:	andcs	r4, r0, #12, 2
    b650:	svccs	0x0004f843
    b654:	mvnsle	r4, fp, lsl #5
    b658:	orrvs	pc, r3, #4, 10	; 0x1000000
    b65c:	tsteq	r8, r4, lsl #12	; <UNPREDICTABLE>
    b660:			; <UNDEFINED> instruction: 0xf8432200
    b664:	addmi	r2, fp, #4, 30
    b668:			; <UNDEFINED> instruction: 0x4620d1fb
    b66c:			; <UNDEFINED> instruction: 0x4628bd38
    b670:	stc2	7, cr15, [r0, #-1020]	; 0xfffffc04
    b674:	bl	a49658 <_ZdlPv@@Base+0xa3dd94>
    b678:	ldrblt	r4, [r0, #-2588]!	; 0xfffff5e4
    b67c:	streq	lr, [r1], r0, lsl #22
    b680:	ldrbtmi	r4, [sl], #-2843	; 0xfffff4e5
    b684:	addlt	r6, r4, r5, lsr r9
    b688:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    b68c:			; <UNDEFINED> instruction: 0xf04f9303
    b690:	cmplt	r5, r0, lsl #6
    b694:	blmi	59def8 <_ZdlPv@@Base+0x592634>
    b698:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    b69c:	blls	e570c <_ZdlPv@@Base+0xd9e48>
    b6a0:	qsuble	r4, sl, r1
    b6a4:	andlt	r4, r4, r8, lsr #12
    b6a8:			; <UNDEFINED> instruction: 0x4604bd70
    b6ac:			; <UNDEFINED> instruction: 0xf6464608
    b6b0:	vqdmlal.s<illegal width 8>	q8, d7, d3[4]
    b6b4:	movwls	r2, #4961	; 0x1361
    b6b8:	stc2l	7, cr15, [lr], #-1020	; 0xfffffc04
    b6bc:	strmi	r2, [r1], -r4, lsl #4
    b6c0:			; <UNDEFINED> instruction: 0xf7f7a802
    b6c4:	andcs	lr, ip, r0, lsl fp
    b6c8:			; <UNDEFINED> instruction: 0xf8d8f000
    b6cc:			; <UNDEFINED> instruction: 0xf04f6823
    b6d0:			; <UNDEFINED> instruction: 0x460532ff
    b6d4:	rsbvs	sl, sl, r1, lsl #16
    b6d8:	eorvs	r1, fp, sl, asr ip
    b6dc:			; <UNDEFINED> instruction: 0xf0006022
    b6e0:	teqvs	r5, r1	; <illegal shifter operand>	; <UNPREDICTABLE>
    b6e4:	ldrb	r6, [r5, r8, lsr #1]
    b6e8:	b	ffa496cc <_ZdlPv@@Base+0xffa3de08>
    b6ec:	ldrdeq	r5, [r1], -r6
    b6f0:	strdeq	r0, [r0], -ip
    b6f4:	andeq	r5, r1, r0, asr #15
    b6f8:	ldrblt	r2, [r8, #2303]!	; 0x8ff
    b6fc:	stmdale	r9, {r2, r9, sl, lr}
    b700:			; <UNDEFINED> instruction: 0xf5004f19
    b704:	ldrbtmi	r7, [pc], #-1411	; b70c <__printf_chk@plt+0x887c>
    b708:	streq	lr, [r5, #2823]	; 0xb07
    b70c:	mvnlt	r6, lr, ror #16
    b710:	ldcllt	6, cr4, [r8, #192]!	; 0xc0
    b714:			; <UNDEFINED> instruction: 0x46014d15
    b718:			; <UNDEFINED> instruction: 0xf505447d
    b71c:	ldrtmi	r6, [r8], -r2, lsl #15
    b720:			; <UNDEFINED> instruction: 0xff30f7ff
    b724:	stmdacs	r0, {r1, r2, r9, sl, lr}
    b728:	strdcs	sp, [ip], -r2
    b72c:	b	fe5c9710 <_ZdlPv@@Base+0xfe5bde4c>
    b730:	andcs	r6, r0, #2818048	; 0x2b0000
    b734:	strmi	r4, [r6], -r1, lsr #12
    b738:	eorsvs	r6, r3, r4, asr #32
    b73c:	adcsvs	r4, r2, r8, lsr r6
    b740:	movwcc	r4, #5682	; 0x1632
    b744:			; <UNDEFINED> instruction: 0xf7ff602b
    b748:	ubfx	pc, r9, #28, #2
    b74c:			; <UNDEFINED> instruction: 0xf000200c
    b750:	ldmdavs	fp!, {r0, r2, r4, r7, fp, ip, sp, lr, pc}
    b754:	ldfnee	f2, [sl], {-0}
    b758:			; <UNDEFINED> instruction: 0x4606603a
    b75c:	rsbvs	r6, r8, r4, asr #32
    b760:	andvs	r6, r3, r1, lsl #1
    b764:	svclt	0x0000e7d4
    b768:	strdeq	r9, [r1], -lr
    b76c:	andeq	r9, r1, ip, ror #7
    b770:	blmi	d1e044 <_ZdlPv@@Base+0xd12780>
    b774:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    b778:	ldmpl	r3, {r2, r7, ip, sp, pc}^
    b77c:	ldmdavs	fp, {r2, r9, sl, lr}
    b780:			; <UNDEFINED> instruction: 0xf04f9303
    b784:	tstlt	r8, r0, lsl #6
    b788:			; <UNDEFINED> instruction: 0xf0117801
    b78c:	ldrdle	r0, [r5, -pc]
    b790:	addscs	r4, r6, sp, lsr #18
    b794:			; <UNDEFINED> instruction: 0xf7fb4479
    b798:	stmdavc	r1!, {r0, r1, r2, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    b79c:	ldmdblt	fp!, {r0, r1, r5, r6, fp, ip, sp, lr}^
    b7a0:	ldrbtmi	r4, [r8], #-2090	; 0xfffff7d6
    b7a4:			; <UNDEFINED> instruction: 0xff68f7ff
    b7a8:	bmi	a5cfc0 <_ZdlPv@@Base+0xa516fc>
    b7ac:	ldrbtmi	r4, [sl], #-2853	; 0xfffff4db
    b7b0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b7b4:	subsmi	r9, sl, r3, lsl #22
    b7b8:			; <UNDEFINED> instruction: 0x4620d13f
    b7bc:	ldcllt	0, cr11, [r0, #-16]!
    b7c0:	svclt	0x00082b68
    b7c4:	strls	r2, [r1], #-2403	; 0xfffff69d
    b7c8:	stcmi	0, cr13, [r2, #-108]!	; 0xffffff94
    b7cc:	ldrbtmi	sl, [sp], #-2305	; 0xfffff6ff
    b7d0:	ldrtmi	r1, [r0], -lr, lsr #26
    b7d4:	ldc2l	7, cr15, [r0, #-1020]!	; 0xfffffc04
    b7d8:	stmdacs	r0, {r2, r9, sl, lr}
    b7dc:	andcs	sp, ip, r5, ror #3
    b7e0:	b	f497c4 <_ZdlPv@@Base+0xf3df00>
    b7e4:			; <UNDEFINED> instruction: 0xf04f682b
    b7e8:	stmdbls	r1, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}
    b7ec:	ldrtmi	r4, [r0], -r4, lsl #12
    b7f0:	strtmi	r6, [r2], -r2, rrx
    b7f4:	movwcc	r6, #4131	; 0x1023
    b7f8:			; <UNDEFINED> instruction: 0xf7ff602b
    b7fc:	adcvs	pc, r0, pc, asr #24
    b800:	stmiavc	r3!, {r0, r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    b804:	mvnle	r2, r1, ror #22
    b808:	blcs	1ca9b9c <_ZdlPv@@Base+0x1c9e2d8>
    b80c:	andcs	sp, sl, #1073741879	; 0x40000037
    b810:	stmdbge	r2, {r5, r8, sl, fp, ip}
    b814:	ldmib	r6!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b818:	andcc	lr, r1, #3620864	; 0x374000
    b81c:	addsmi	r3, sl, #4, 6	; 0x10000000
    b820:	ldmdavc	r3, {r0, r1, r4, r6, r7, ip, lr, pc}
    b824:	bicsle	r2, r0, r0, lsl #22
    b828:	stmiale	lr, {r0, r1, r2, r3, r4, r5, r6, r7, fp, sp}^
    b82c:	stmdami	sl, {r0, r6, r7, r9, ip, sp, pc}
    b830:			; <UNDEFINED> instruction: 0xf7ff4478
    b834:	strmi	pc, [r4], -r1, lsr #30
    b838:			; <UNDEFINED> instruction: 0xf7f7e7b7
    b83c:	svclt	0x0000ea40
    b840:	andeq	r5, r1, r4, ror #13
    b844:	strdeq	r0, [r0], -ip
    b848:	andeq	r4, r0, ip, asr #16
    b84c:	andeq	r9, r1, r2, ror #6
    b850:	andeq	r5, r1, sl, lsr #13
    b854:	andeq	r9, r1, r6, lsr r3
    b858:	ldrdeq	r9, [r1], -r4
    b85c:	ldrbmi	r6, [r0, -r0, lsl #17]!
    b860:	addlt	fp, r3, r0, lsl #10
    b864:			; <UNDEFINED> instruction: 0xf7f79001
    b868:	stmdbls	r1, {r1, r3, r4, r7, r9, fp, sp, lr, pc}
    b86c:	andcs	r4, r2, r2, lsl #12
    b870:			; <UNDEFINED> instruction: 0xf85db003
    b874:			; <UNDEFINED> instruction: 0xf7f7eb04
    b878:	svclt	0x0000baa3

0000b87c <_Znwj@@Base>:
    b87c:	cmp	r0, #1
    b87e:	push	{r3, lr}
    b880:	it	cc
    b882:	movcc	r0, #1
    b884:	blx	2d90 <malloc@plt>
    b888:	ldr	r3, [pc, #40]	; (b8b4 <_Znwj@@Base+0x38>)
    b88a:	add	r3, pc
    b88c:	cbz	r0, b890 <_Znwj@@Base+0x14>
    b88e:	pop	{r3, pc}
    b890:	ldr	r2, [pc, #36]	; (b8b8 <_Znwj@@Base+0x3c>)
    b892:	ldr	r3, [r3, r2]
    b894:	ldr	r0, [r3, #0]
    b896:	cbz	r0, b8a4 <_Znwj@@Base+0x28>
    b898:	bl	b860 <__printf_chk@plt+0x89d0>
    b89c:	ldr	r0, [pc, #28]	; (b8bc <_Znwj@@Base+0x40>)
    b89e:	add	r0, pc
    b8a0:	bl	b860 <__printf_chk@plt+0x89d0>
    b8a4:	ldr	r0, [pc, #24]	; (b8c0 <_Znwj@@Base+0x44>)
    b8a6:	add	r0, pc
    b8a8:	bl	b860 <__printf_chk@plt+0x89d0>
    b8ac:	mov.w	r0, #4294967295	; 0xffffffff
    b8b0:	blx	2ddc <_exit@plt>
    b8b4:	strb	r6, [r1, r7]
    b8b6:	movs	r1, r0
    b8b8:	lsls	r0, r4, #4
    b8ba:	movs	r0, r0
    b8bc:	bx	sp
    b8be:	movs	r0, r0
    b8c0:	bx	ip
	...

0000b8c4 <_ZdlPv@@Base>:
    b8c4:	cbz	r0, b8ca <_ZdlPv@@Base+0x6>
    b8c6:	b.w	2c10 <free@plt>
    b8ca:	bx	lr
    b8cc:	cbz	r0, b8d2 <_ZdlPv@@Base+0xe>
    b8ce:	b.w	2c10 <free@plt>
    b8d2:	bx	lr
    b8d4:	movs	r0, r0
    b8d6:	movs	r0, r0
    b8d8:	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    b8dc:	movs	r5, #24
    b8de:	ldr	r4, [pc, #120]	; (b958 <_ZdlPv@@Base+0x94>)
    b8e0:	mov	r7, r0
    b8e2:	vpush	{d8}
    b8e6:	mov	r6, r3
    b8e8:	add	r4, pc
    b8ea:	mov.w	r9, #48	; 0x30
    b8ee:	mov.w	r8, #0
    b8f2:	vldr	d8, [pc, #92]	; b950 <_ZdlPv@@Base+0x8c>
    b8f6:	mla	r5, r5, r1, r4
    b8fa:	mov	r4, r2
    b8fc:	movs	r0, #3
    b8fe:	adds	r5, #24
    b900:	blx	2c5c <_Znaj@plt>
    b904:	vmov	s13, r6
    b908:	vmov	s15, r4
    b90c:	add.w	r2, r9, #1
    b910:	vcvt.f64.s32	d5, s13
    b914:	add.w	r3, r4, r4, lsr #31
    b918:	mov	r4, r6
    b91a:	asrs	r6, r3, #1
    b91c:	vcvt.f64.s32	d7, s15
    b920:	vdiv.f64	d6, d7, d8
    b924:	vdiv.f64	d7, d5, d8
    b928:	strb.w	r9, [r0, #1]
    b92c:	uxtb.w	r9, r2
    b930:	str.w	r0, [r5, #-24]
    b934:	cmp.w	r9, #56	; 0x38
    b938:	strb	r7, [r0, #0]
    b93a:	strb.w	r8, [r0, #2]
    b93e:	vstr	d6, [r5, #-16]
    b942:	vstr	d7, [r5, #-8]
    b946:	bne.n	b8fc <_ZdlPv@@Base+0x38>
    b948:	vpop	{d8}
    b94c:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    b950:	str	r6, [r4, #100]	; 0x64
    b952:	str	r6, [r4, #100]	; 0x64
    b954:	str	r6, [r4, #100]	; 0x64
    b956:	ands	r1, r7
    b958:	ldr	r2, [sp, #240]	; 0xf0
    b95a:	movs	r1, r0
    b95c:	push	{r4, r5, lr}
    b95e:	mov	r5, r1
    b960:	vpush	{d8-d9}
    b964:	vmov.f64	d9, d0
    b968:	sub	sp, #12
    b96a:	str	r0, [sp, #4]
    b96c:	vmov.f64	d8, d1
    b970:	blx	2d9c <strlen@plt>
    b974:	adds	r0, #1
    b976:	blx	2c5c <_Znaj@plt>
    b97a:	ldr	r1, [sp, #4]
    b97c:	mov	r4, r0
    b97e:	blx	2c98 <strcpy@plt>
    b982:	movs	r3, #24
    b984:	ldr	r2, [pc, #24]	; (b9a0 <_ZdlPv@@Base+0xdc>)
    b986:	mul.w	r1, r3, r5
    b98a:	add	r2, pc
    b98c:	adds	r3, r2, r1
    b98e:	str	r4, [r2, r1]
    b990:	vstr	d9, [r3, #8]
    b994:	vstr	d8, [r3, #16]
    b998:	add	sp, #12
    b99a:	vpop	{d8-d9}
    b99e:	pop	{r4, r5, pc}
    b9a0:	ldr	r1, [sp, #616]	; 0x268
    b9a2:	movs	r1, r0
    b9a4:	push	{r3, r4, r5, lr}
    b9a6:	movw	r2, #1189	; 0x4a5
    b9aa:	vpush	{d8-d11}
    b9ae:	movw	r3, #841	; 0x349
    b9b2:	ldr	r4, [pc, #276]	; (bac8 <_ZdlPv@@Base+0x204>)
    b9b4:	movs	r1, #0
    b9b6:	movs	r0, #97	; 0x61
    b9b8:	movs	r5, #1
    b9ba:	vmov.f64	d8, #33	; 0x41080000  8.5
    b9be:	add	r4, pc
    b9c0:	str.w	r5, [r4, #984]	; 0x3d8
    b9c4:	bl	b8d8 <_ZdlPv@@Base+0x14>
    b9c8:	mov.w	r3, #1000	; 0x3e8
    b9cc:	movw	r2, #1414	; 0x586
    b9d0:	movs	r1, #8
    b9d2:	movs	r0, #98	; 0x62
    b9d4:	bl	b8d8 <_ZdlPv@@Base+0x14>
    b9d8:	movw	r3, #917	; 0x395
    b9dc:	movw	r2, #1297	; 0x511
    b9e0:	movs	r1, #16
    b9e2:	movs	r0, #99	; 0x63
    b9e4:	bl	b8d8 <_ZdlPv@@Base+0x14>
    b9e8:	movw	r3, #771	; 0x303
    b9ec:	movw	r2, #1090	; 0x442
    b9f0:	movs	r1, #24
    b9f2:	vmov.f64	d9, #38	; 0x41300000  11.0
    b9f6:	movs	r0, #100	; 0x64
    b9f8:	bl	b8d8 <_ZdlPv@@Base+0x14>
    b9fc:	ldr	r0, [pc, #204]	; (bacc <_ZdlPv@@Base+0x208>)
    b9fe:	movs	r1, #32
    ba00:	add	r0, pc
    ba02:	vmov.f64	d11, #49	; 0x41880000  17.0
    ba06:	vmov.f64	d1, d8
    ba0a:	vmov.f64	d0, d9
    ba0e:	bl	b95c <_ZdlPv@@Base+0x98>
    ba12:	ldr	r0, [pc, #188]	; (bad0 <_ZdlPv@@Base+0x20c>)
    ba14:	movs	r1, #33	; 0x21
    ba16:	add	r0, pc
    ba18:	vmov.f64	d1, d8
    ba1c:	vmov.f64	d0, #44	; 0x41600000  14.0
    ba20:	bl	b95c <_ZdlPv@@Base+0x98>
    ba24:	ldr	r0, [pc, #172]	; (bad4 <_ZdlPv@@Base+0x210>)
    ba26:	movs	r1, #34	; 0x22
    ba28:	add	r0, pc
    ba2a:	vmov.f64	d10, #30	; 0x40f00000  7.5
    ba2e:	vmov.f64	d1, d9
    ba32:	vmov.f64	d0, d11
    ba36:	bl	b95c <_ZdlPv@@Base+0x98>
    ba3a:	ldr	r0, [pc, #156]	; (bad8 <_ZdlPv@@Base+0x214>)
    ba3c:	movs	r1, #35	; 0x23
    ba3e:	add	r0, pc
    ba40:	vmov.f64	d1, d11
    ba44:	vmov.f64	d0, d9
    ba48:	bl	b95c <_ZdlPv@@Base+0x98>
    ba4c:	ldr	r0, [pc, #140]	; (badc <_ZdlPv@@Base+0x218>)
    ba4e:	movs	r1, #36	; 0x24
    ba50:	add	r0, pc
    ba52:	vmov.f64	d0, d8
    ba56:	vmov.f64	d1, #22	; 0x40b00000  5.5
    ba5a:	bl	b95c <_ZdlPv@@Base+0x98>
    ba5e:	ldr	r0, [pc, #128]	; (bae0 <_ZdlPv@@Base+0x21c>)
    ba60:	movs	r1, #37	; 0x25
    ba62:	add	r0, pc
    ba64:	vmov.f64	d1, d10
    ba68:	vmov.f64	d0, #36	; 0x41200000  10.0
    ba6c:	bl	b95c <_ZdlPv@@Base+0x98>
    ba70:	ldr	r0, [pc, #112]	; (bae4 <_ZdlPv@@Base+0x220>)
    ba72:	vldr	d1, [pc, #60]	; bab0 <_ZdlPv@@Base+0x1ec>
    ba76:	movs	r1, #38	; 0x26
    ba78:	add	r0, pc
    ba7a:	vmov.f64	d0, #35	; 0x41180000  9.5
    ba7e:	bl	b95c <_ZdlPv@@Base+0x98>
    ba82:	ldr	r0, [pc, #100]	; (bae8 <_ZdlPv@@Base+0x224>)
    ba84:	movs	r1, #39	; 0x27
    ba86:	add	r0, pc
    ba88:	vmov.f64	d0, d10
    ba8c:	vmov.f64	d1, #15	; 0x40780000  3.875
    ba90:	bl	b95c <_ZdlPv@@Base+0x98>
    ba94:	vpop	{d8-d11}
    ba98:	movs	r1, #40	; 0x28
    ba9a:	ldr	r0, [pc, #80]	; (baec <_ZdlPv@@Base+0x228>)
    ba9c:	vldr	d1, [pc, #24]	; bab8 <_ZdlPv@@Base+0x1f4>
    baa0:	add	r0, pc
    baa2:	ldmia.w	sp!, {r3, r4, r5, lr}
    baa6:	vldr	d0, [pc, #24]	; bac0 <_ZdlPv@@Base+0x1fc>
    baaa:	b.n	b95c <_ZdlPv@@Base+0x98>
    baac:	nop.w
    bab0:	movs	r0, r0
    bab2:	movs	r0, r0
    bab4:	strh	r0, [r0, #0]
    bab6:	ands	r0, r2
    bab8:	cmp	r2, #85	; 0x55
    baba:	ldr	r2, [pc, #596]	; (bd10 <_ZdlPv@@Base+0x44c>)
    babc:	strh	r5, [r4, r2]
    babe:	ands	r1, r2
    bac0:	cmp	r2, #85	; 0x55
    bac2:	ldr	r2, [pc, #596]	; (bd18 <_ZdlPv@@Base+0x454>)
    bac4:	strh	r5, [r4, r2]
    bac6:	ands	r1, r4
    bac8:	ldr	r1, [sp, #408]	; 0x198
    baca:	movs	r1, r0
    bacc:	mov	r4, r3
    bace:	movs	r0, r0
    bad0:	mov	r6, r1
    bad2:	movs	r0, r0
    bad4:	mov	r4, r0
    bad6:	movs	r0, r0
    bad8:	cmp	lr, lr
    bada:	movs	r0, r0
    badc:	cmp	ip, sp
    bade:	movs	r0, r0
    bae0:	cmp	lr, ip
    bae2:	movs	r0, r0
    bae4:	cmp	ip, fp
    bae6:	movs	r0, r0
    bae8:	cmp	lr, sl
    baea:	movs	r0, r0
    baec:	cmp	ip, r8
    baee:	movs	r0, r0
    baf0:	ldr	r3, [pc, #28]	; (bb10 <_ZdlPv@@Base+0x24c>)
    baf2:	add	r3, pc
    baf4:	ldr.w	r3, [r3, #984]	; 0x3d8
    baf8:	cbz	r3, bafc <_ZdlPv@@Base+0x238>
    bafa:	bx	lr
    bafc:	push	{lr}
    bafe:	sub	sp, #12
    bb00:	str	r0, [sp, #4]
    bb02:	bl	b9a4 <_ZdlPv@@Base+0xe0>
    bb06:	ldr	r0, [sp, #4]
    bb08:	add	sp, #12
    bb0a:	ldr.w	pc, [sp], #4
    bb0e:	nop
    bb10:	ldr	r0, [sp, #200]	; 0xc8
    bb12:	movs	r1, r0
    bb14:	push	{r4, lr}
    bb16:	mov	r4, r0
    bb18:	cbz	r0, bb3e <_ZdlPv@@Base+0x27a>
    bb1a:	ldrb	r0, [r4, #0]
    bb1c:	mov	r2, r4
    bb1e:	cbnz	r0, bb34 <_ZdlPv@@Base+0x270>
    bb20:	b.n	bb3c <_ZdlPv@@Base+0x278>
    bb22:	add.w	r0, r3, r0, lsl #4
    bb26:	ands.w	r1, r0, #4026531840	; 0xf0000000
    bb2a:	bic.w	r3, r0, #4026531840	; 0xf0000000
    bb2e:	it	ne
    bb30:	eorne.w	r0, r3, r1, lsr #24
    bb34:	ldrb.w	r3, [r2, #1]!
    bb38:	cmp	r3, #0
    bb3a:	bne.n	bb22 <_ZdlPv@@Base+0x25e>
    bb3c:	pop	{r4, pc}
    bb3e:	ldr	r1, [pc, #12]	; (bb4c <_ZdlPv@@Base+0x288>)
    bb40:	movs	r0, #27
    bb42:	add	r1, pc
    bb44:	bl	6ee8 <__printf_chk@plt+0x4058>
    bb48:	b.n	bb1a <_ZdlPv@@Base+0x256>
    bb4a:	nop
    bb4c:	cmp	r6, r4
    bb4e:	movs	r0, r0
    bb50:	push	{r3, r4, r5, r6, r7, lr}
    bb52:	cmp	r0, #100	; 0x64
    bb54:	ldr	r6, [pc, #52]	; (bb8c <_ZdlPv@@Base+0x2c8>)
    bb56:	add	r6, pc
    bb58:	bls.n	bb86 <_ZdlPv@@Base+0x2c2>
    bb5a:	ldr	r4, [pc, #52]	; (bb90 <_ZdlPv@@Base+0x2cc>)
    bb5c:	mov	r5, r0
    bb5e:	ldr	r7, [pc, #52]	; (bb94 <_ZdlPv@@Base+0x2d0>)
    bb60:	movw	r0, #503	; 0x1f7
    bb64:	add	r4, pc
    bb66:	add	r7, pc
    bb68:	adds	r4, #8
    bb6a:	b.n	bb80 <_ZdlPv@@Base+0x2bc>
    bb6c:	cbnz	r0, bb7c <_ZdlPv@@Base+0x2b8>
    bb6e:	ldr	r3, [pc, #40]	; (bb98 <_ZdlPv@@Base+0x2d4>)
    bb70:	mov	r0, r7
    bb72:	ldr	r3, [r6, r3]
    bb74:	mov	r2, r3
    bb76:	mov	r1, r3
    bb78:	bl	7cec <__printf_chk@plt+0x4e5c>
    bb7c:	ldr.w	r0, [r4], #4
    bb80:	cmp	r5, r0
    bb82:	bcs.n	bb6c <_ZdlPv@@Base+0x2a8>
    bb84:	pop	{r3, r4, r5, r6, r7, pc}
    bb86:	movs	r0, #101	; 0x65
    bb88:	pop	{r3, r4, r5, r6, r7, pc}
    bb8a:	nop
    bb8c:	strh	r2, [r0, r4]
    bb8e:	movs	r1, r0
    bb90:	cmp	r4, r7
    bb92:	movs	r0, r0
    bb94:	cmp	r6, r4
    bb96:	movs	r0, r0
    bb98:	lsls	r4, r1, #5
    bb9a:	movs	r0, r0
    bb9c:	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    bba0:	mov	r8, r0
    bba2:	ldr.w	r9, [sp, #40]	; 0x28
    bba6:	mov	r5, r1
    bba8:	mov	r7, r2
    bbaa:	mov	r4, r3
    bbac:	cmp	r3, #0
    bbae:	bne.n	bc40 <_ZdlPv@@Base+0x37c>
    bbb0:	cbz	r5, bbca <_ZdlPv@@Base+0x306>
    bbb2:	mov	r0, r5
    bbb4:	blx	2e54 <getenv@plt>
    bbb8:	mov	r6, r0
    bbba:	cbz	r0, bbca <_ZdlPv@@Base+0x306>
    bbbc:	ldrb	r3, [r0, #0]
    bbbe:	movs	r5, #1
    bbc0:	cbz	r3, bbce <_ZdlPv@@Base+0x30a>
    bbc2:	blx	2d9c <strlen@plt>
    bbc6:	adds	r5, r0, #2
    bbc8:	b.n	bbce <_ZdlPv@@Base+0x30a>
    bbca:	movs	r5, #1
    bbcc:	movs	r6, #0
    bbce:	cmp.w	r9, #0
    bbd2:	mov	sl, r4
    bbd4:	ite	ne
    bbd6:	movne.w	fp, #2
    bbda:	moveq.w	fp, #0
    bbde:	cbz	r4, bbe6 <_ZdlPv@@Base+0x322>
    bbe0:	ldrb	r0, [r4, #0]
    bbe2:	mov	sl, r0
    bbe4:	cbnz	r0, bc34 <_ZdlPv@@Base+0x370>
    bbe6:	add	r5, fp
    bbe8:	mov	r0, r7
    bbea:	cbz	r7, bbf0 <_ZdlPv@@Base+0x32c>
    bbec:	ldrb	r0, [r7, #0]
    bbee:	cbnz	r0, bc2c <_ZdlPv@@Base+0x368>
    bbf0:	add	r5, sl
    bbf2:	add	r0, r5
    bbf4:	blx	2c5c <_Znaj@plt>
    bbf8:	movs	r3, #0
    bbfa:	mov	r5, r0
    bbfc:	str.w	r0, [r8]
    bc00:	strb	r3, [r0, #0]
    bc02:	cbz	r6, bc08 <_ZdlPv@@Base+0x344>
    bc04:	ldrb	r3, [r6, #0]
    bc06:	cbnz	r3, bc62 <_ZdlPv@@Base+0x39e>
    bc08:	cmp.w	r9, #0
    bc0c:	bne.n	bc4c <_ZdlPv@@Base+0x388>
    bc0e:	cbz	r4, bc14 <_ZdlPv@@Base+0x350>
    bc10:	ldrb	r3, [r4, #0]
    bc12:	cbnz	r3, bc82 <_ZdlPv@@Base+0x3be>
    bc14:	cbz	r7, bc1a <_ZdlPv@@Base+0x356>
    bc16:	ldrb	r3, [r7, #0]
    bc18:	cbnz	r3, bc78 <_ZdlPv@@Base+0x3b4>
    bc1a:	mov	r0, r5
    bc1c:	blx	2d9c <strlen@plt>
    bc20:	mov	r3, r0
    bc22:	mov	r0, r8
    bc24:	str.w	r3, [r8, #4]
    bc28:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    bc2c:	mov	r0, r7
    bc2e:	blx	2d9c <strlen@plt>
    bc32:	b.n	bbf0 <_ZdlPv@@Base+0x32c>
    bc34:	mov	r0, r4
    bc36:	blx	2d9c <strlen@plt>
    bc3a:	add.w	sl, r0, #1
    bc3e:	b.n	bbe6 <_ZdlPv@@Base+0x322>
    bc40:	ldr	r0, [pc, #88]	; (bc9c <_ZdlPv@@Base+0x3d8>)
    bc42:	add	r0, pc
    bc44:	blx	2e54 <getenv@plt>
    bc48:	mov	r4, r0
    bc4a:	b.n	bbb0 <_ZdlPv@@Base+0x2ec>
    bc4c:	mov	r0, r5
    bc4e:	blx	2d9c <strlen@plt>
    bc52:	ldr	r3, [pc, #76]	; (bca0 <_ZdlPv@@Base+0x3dc>)
    bc54:	movs	r2, #46	; 0x2e
    bc56:	add	r3, pc
    bc58:	ldrh	r3, [r3, #0]
    bc5a:	strb	r2, [r5, r0]
    bc5c:	adds	r0, #1
    bc5e:	strh	r3, [r5, r0]
    bc60:	b.n	bc0e <_ZdlPv@@Base+0x34a>
    bc62:	mov	r1, r6
    bc64:	blx	2c44 <stpcpy@plt>
    bc68:	ldr	r3, [pc, #56]	; (bca4 <_ZdlPv@@Base+0x3e0>)
    bc6a:	add	r3, pc
    bc6c:	ldrh	r3, [r3, #0]
    bc6e:	strh	r3, [r0, #0]
    bc70:	cmp.w	r9, #0
    bc74:	beq.n	bc0e <_ZdlPv@@Base+0x34a>
    bc76:	b.n	bc4c <_ZdlPv@@Base+0x388>
    bc78:	mov	r1, r7
    bc7a:	mov	r0, r5
    bc7c:	blx	2ca4 <strcat@plt>
    bc80:	b.n	bc1a <_ZdlPv@@Base+0x356>
    bc82:	mov	r0, r5
    bc84:	blx	2d9c <strlen@plt>
    bc88:	mov	r1, r4
    bc8a:	add	r0, r5
    bc8c:	blx	2c44 <stpcpy@plt>
    bc90:	ldr	r3, [pc, #20]	; (bca8 <_ZdlPv@@Base+0x3e4>)
    bc92:	add	r3, pc
    bc94:	ldrh	r3, [r3, #0]
    bc96:	strh	r3, [r0, #0]
    bc98:	b.n	bc14 <_ZdlPv@@Base+0x350>
    bc9a:	nop
    bc9c:	add	lr, r6
    bc9e:	movs	r0, r0
    bca0:	adds	r0, #250	; 0xfa
    bca2:	movs	r0, r0
    bca4:	adds	r0, #230	; 0xe6
    bca6:	movs	r0, r0
    bca8:	adds	r0, #190	; 0xbe
    bcaa:	movs	r0, r0
    bcac:	push	{r4, lr}
    bcae:	mov	r4, r0
    bcb0:	ldr	r0, [r0, #0]
    bcb2:	cbz	r0, bcb8 <_ZdlPv@@Base+0x3f4>
    bcb4:	blx	2d00 <_ZdaPv@plt+0x4>
    bcb8:	mov	r0, r4
    bcba:	pop	{r4, pc}
    bcbc:	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    bcc0:	mov	r5, r0
    bcc2:	ldr.w	r8, [r0]
    bcc6:	mov	sl, r1
    bcc8:	mov	r0, r8
    bcca:	blx	2d9c <strlen@plt>
    bcce:	mov	r4, r0
    bcd0:	mov	r0, sl
    bcd2:	blx	2d9c <strlen@plt>
    bcd6:	mov	r6, r0
    bcd8:	adds	r0, r4, r0
    bcda:	adds	r0, #2
    bcdc:	blx	2c5c <_Znaj@plt>
    bce0:	ldr.w	r9, [r5, #4]
    bce4:	mov	r1, r8
    bce6:	sub.w	r4, r4, r9
    bcea:	mov	r2, r4
    bcec:	str	r0, [r5, #0]
    bcee:	add.w	fp, r0, r4
    bcf2:	mov	r7, r0
    bcf4:	blx	2d78 <memcpy@plt>
    bcf8:	cmp.w	r9, #0
    bcfc:	beq.n	bd32 <_ZdlPv@@Base+0x46e>
    bcfe:	add.w	r5, fp, r6
    bd02:	mov	r1, sl
    bd04:	adds	r5, #1
    bd06:	mov	r2, r6
    bd08:	mov	r0, fp
    bd0a:	blx	2d78 <memcpy@plt>
    bd0e:	movs	r3, #58	; 0x3a
    bd10:	strb.w	r3, [fp, r6]
    bd14:	add.w	r6, r5, r9
    bd18:	add.w	r1, r8, r4
    bd1c:	mov	r2, r9
    bd1e:	mov	r0, r5
    bd20:	blx	2d78 <memcpy@plt>
    bd24:	movs	r3, #0
    bd26:	mov	r0, r8
    bd28:	strb	r3, [r6, #0]
    bd2a:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    bd2e:	b.w	2cfc <_ZdaPv@plt>
    bd32:	add.w	fp, fp, #1
    bd36:	mov	r2, r6
    bd38:	add	r6, fp
    bd3a:	mov	r1, sl
    bd3c:	mov	r0, fp
    bd3e:	movs	r5, #58	; 0x3a
    bd40:	strb	r5, [r7, r4]
    bd42:	blx	2d78 <memcpy@plt>
    bd46:	movs	r3, #0
    bd48:	mov	r0, r8
    bd4a:	strb	r3, [r6, #0]
    bd4c:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    bd50:	b.w	2cfc <_ZdaPv@plt>
    bd54:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    bd58:	sub	sp, #12
    bd5a:	mov	r4, r0
    bd5c:	mov	r7, r1
    bd5e:	str	r2, [sp, #4]
    bd60:	cmp	r1, #0
    bd62:	beq.n	be42 <_ZdlPv@@Base+0x57e>
    bd64:	ldrb	r3, [r7, #0]
    bd66:	cmp	r3, #47	; 0x2f
    bd68:	beq.n	bdfc <_ZdlPv@@Base+0x538>
    bd6a:	ldr	r6, [r4, #0]
    bd6c:	ldrb	r3, [r6, #0]
    bd6e:	cmp	r3, #0
    bd70:	beq.n	bdfc <_ZdlPv@@Base+0x538>
    bd72:	mov	r0, r7
    bd74:	ldr.w	fp, [pc, #248]	; be70 <_ZdlPv@@Base+0x5ac>
    bd78:	blx	2d9c <strlen@plt>
    bd7c:	ldr.w	sl, [pc, #244]	; be74 <_ZdlPv@@Base+0x5b0>
    bd80:	add	fp, pc
    bd82:	add	sl, pc
    bd84:	add.w	r8, r0, #1
    bd88:	b.n	bde4 <_ZdlPv@@Base+0x520>
    bd8a:	cmp	r6, r4
    bd8c:	sub.w	r9, r4, r6
    bd90:	mov	r0, fp
    bd92:	bcs.n	bda0 <_ZdlPv@@Base+0x4dc>
    bd94:	ldrb.w	r1, [r4, #-1]
    bd98:	blx	2e78 <strchr@plt>
    bd9c:	cmp	r0, #0
    bd9e:	beq.n	be1e <_ZdlPv@@Base+0x55a>
    bda0:	add.w	r0, r8, r9
    bda4:	blx	2c5c <_Znaj@plt>
    bda8:	mov	r1, r6
    bdaa:	mov	r2, r9
    bdac:	mov	r5, r0
    bdae:	blx	2d78 <memcpy@plt>
    bdb2:	mov	r1, r7
    bdb4:	add.w	r0, r5, r9
    bdb8:	blx	2c98 <strcpy@plt>
    bdbc:	mov	r0, r5
    bdbe:	bl	c044 <_ZdlPv@@Base+0x780>
    bdc2:	adds	r6, r4, #1
    bdc4:	mov	r9, r0
    bdc6:	mov	r0, r5
    bdc8:	blx	2d00 <_ZdaPv@plt+0x4>
    bdcc:	mov	r1, sl
    bdce:	mov	r0, r9
    bdd0:	blx	2e2c <fopen64@plt>
    bdd4:	mov	r5, r0
    bdd6:	mov	r0, r9
    bdd8:	cmp	r5, #0
    bdda:	bne.n	be58 <_ZdlPv@@Base+0x594>
    bddc:	blx	2c14 <free@plt+0x4>
    bde0:	ldrb	r3, [r4, #0]
    bde2:	cbz	r3, be4e <_ZdlPv@@Base+0x58a>
    bde4:	movs	r1, #58	; 0x3a
    bde6:	mov	r0, r6
    bde8:	blx	2e78 <strchr@plt>
    bdec:	mov	r4, r0
    bdee:	cmp	r0, #0
    bdf0:	bne.n	bd8a <_ZdlPv@@Base+0x4c6>
    bdf2:	mov	r0, r6
    bdf4:	blx	2d9c <strlen@plt>
    bdf8:	adds	r4, r6, r0
    bdfa:	b.n	bd8a <_ZdlPv@@Base+0x4c6>
    bdfc:	ldr	r1, [pc, #120]	; (be78 <_ZdlPv@@Base+0x5b4>)
    bdfe:	mov	r0, r7
    be00:	add	r1, pc
    be02:	blx	2e2c <fopen64@plt>
    be06:	mov	r5, r0
    be08:	cbz	r0, be4e <_ZdlPv@@Base+0x58a>
    be0a:	ldr	r4, [sp, #4]
    be0c:	cbz	r4, be16 <_ZdlPv@@Base+0x552>
    be0e:	mov	r0, r7
    be10:	bl	c044 <_ZdlPv@@Base+0x780>
    be14:	str	r0, [r4, #0]
    be16:	mov	r0, r5
    be18:	add	sp, #12
    be1a:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    be1e:	add.w	r3, r9, #1
    be22:	str	r3, [sp, #0]
    be24:	add.w	r0, r3, r8
    be28:	blx	2c5c <_Znaj@plt>
    be2c:	mov	r1, r6
    be2e:	mov	r2, r9
    be30:	mov	r5, r0
    be32:	blx	2d78 <memcpy@plt>
    be36:	ldr	r3, [sp, #0]
    be38:	movs	r1, #47	; 0x2f
    be3a:	strb.w	r1, [r5, r9]
    be3e:	mov	r9, r3
    be40:	b.n	bdb2 <_ZdlPv@@Base+0x4ee>
    be42:	ldr	r1, [pc, #56]	; (be7c <_ZdlPv@@Base+0x5b8>)
    be44:	movs	r0, #97	; 0x61
    be46:	add	r1, pc
    be48:	bl	6ee8 <__printf_chk@plt+0x4058>
    be4c:	b.n	bd64 <_ZdlPv@@Base+0x4a0>
    be4e:	movs	r5, #0
    be50:	mov	r0, r5
    be52:	add	sp, #12
    be54:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    be58:	ldr	r3, [sp, #4]
    be5a:	cbz	r3, be68 <_ZdlPv@@Base+0x5a4>
    be5c:	mov	r0, r5
    be5e:	str.w	r9, [r3]
    be62:	add	sp, #12
    be64:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    be68:	blx	2c14 <free@plt+0x4>
    be6c:	b.n	be16 <_ZdlPv@@Base+0x552>
    be6e:	nop
    be70:	cmp	r7, #84	; 0x54
    be72:	movs	r0, r0
    be74:	subs	r6, r5, #5
    be76:	movs	r0, r0
    be78:	subs	r0, r6, #3
    be7a:	movs	r0, r0
    be7c:	cmp	r2, r7
    be7e:	movs	r0, r0
    be80:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    be84:	mov	r7, r0
    be86:	vpush	{d8}
    be8a:	mov	r5, r1
    be8c:	ldr.w	r9, [pc, #408]	; c028 <_ZdlPv@@Base+0x764>
    be90:	mov	r8, r2
    be92:	mov	r6, r3
    be94:	add	r9, pc
    be96:	sub	sp, #12
    be98:	cmp	r3, #0
    be9a:	beq.w	bfc4 <_ZdlPv@@Base+0x700>
    be9e:	movs	r1, #114	; 0x72
    bea0:	mov	r0, r6
    bea2:	blx	2e78 <strchr@plt>
    bea6:	mov	r4, r0
    bea8:	cmp	r5, #0
    beaa:	beq.n	bf6c <_ZdlPv@@Base+0x6a8>
    beac:	ldrb	r3, [r5, #0]
    beae:	cmp	r3, #45	; 0x2d
    beb0:	beq.n	bf66 <_ZdlPv@@Base+0x6a2>
    beb2:	cmp	r4, #0
    beb4:	beq.n	bf9a <_ZdlPv@@Base+0x6d6>
    beb6:	ldrb	r3, [r5, #0]
    beb8:	cmp	r3, #47	; 0x2f
    beba:	beq.n	bf9a <_ZdlPv@@Base+0x6d6>
    bebc:	ldr.w	sl, [r7]
    bec0:	ldrb.w	r2, [sl]
    bec4:	cmp	r2, #0
    bec6:	beq.n	bf9a <_ZdlPv@@Base+0x6d6>
    bec8:	ldr	r3, [pc, #352]	; (c02c <_ZdlPv@@Base+0x768>)
    beca:	mov	r0, r5
    becc:	mov	r7, sl
    bece:	add	r3, pc
    bed0:	vmov	s16, r3
    bed4:	blx	2d9c <strlen@plt>
    bed8:	str.w	r8, [sp, #4]
    bedc:	add.w	r9, r0, #1
    bee0:	b.n	bf4e <_ZdlPv@@Base+0x68a>
    bee2:	cmp	r7, r4
    bee4:	sub.w	r8, r4, r7
    bee8:	bcs.n	befa <_ZdlPv@@Base+0x636>
    beea:	vmov	r0, s16
    beee:	ldrb.w	r1, [r4, #-1]
    bef2:	blx	2e78 <strchr@plt>
    bef6:	cmp	r0, #0
    bef8:	beq.n	bfca <_ZdlPv@@Base+0x706>
    befa:	add.w	r0, r9, r8
    befe:	blx	2c5c <_Znaj@plt>
    bf02:	mov	r1, r7
    bf04:	mov	r2, r8
    bf06:	mov	sl, r0
    bf08:	blx	2d78 <memcpy@plt>
    bf0c:	mov	r1, r5
    bf0e:	add.w	r0, sl, r8
    bf12:	blx	2c98 <strcpy@plt>
    bf16:	mov	r0, sl
    bf18:	bl	c044 <_ZdlPv@@Base+0x780>
    bf1c:	mov	r7, r0
    bf1e:	mov	r0, sl
    bf20:	blx	2d00 <_ZdaPv@plt+0x4>
    bf24:	mov	r1, r6
    bf26:	mov	r0, r7
    bf28:	blx	2e2c <fopen64@plt>
    bf2c:	mov	sl, r0
    bf2e:	cmp	r0, #0
    bf30:	bne.n	c00e <_ZdlPv@@Base+0x74a>
    bf32:	blx	2df4 <__errno_location@plt>
    bf36:	mov	r8, r0
    bf38:	mov	r0, r7
    bf3a:	ldr.w	r7, [r8]
    bf3e:	blx	2c14 <free@plt+0x4>
    bf42:	cmp	r7, #2
    bf44:	bne.n	c008 <_ZdlPv@@Base+0x744>
    bf46:	ldrb	r2, [r4, #0]
    bf48:	cmp	r2, #0
    bf4a:	beq.n	c008 <_ZdlPv@@Base+0x744>
    bf4c:	adds	r7, r4, #1
    bf4e:	movs	r1, #58	; 0x3a
    bf50:	mov	r0, r7
    bf52:	blx	2e78 <strchr@plt>
    bf56:	mov	r4, r0
    bf58:	cmp	r0, #0
    bf5a:	bne.n	bee2 <_ZdlPv@@Base+0x61e>
    bf5c:	mov	r0, r7
    bf5e:	blx	2d9c <strlen@plt>
    bf62:	adds	r4, r7, r0
    bf64:	b.n	bee2 <_ZdlPv@@Base+0x61e>
    bf66:	ldrb	r3, [r5, #1]
    bf68:	cmp	r3, #0
    bf6a:	bne.n	beb2 <_ZdlPv@@Base+0x5ee>
    bf6c:	cmp.w	r8, #0
    bf70:	beq.n	bf82 <_ZdlPv@@Base+0x6be>
    bf72:	cmp	r4, #0
    bf74:	beq.n	c002 <_ZdlPv@@Base+0x73e>
    bf76:	ldr	r0, [pc, #184]	; (c030 <_ZdlPv@@Base+0x76c>)
    bf78:	add	r0, pc
    bf7a:	bl	c044 <_ZdlPv@@Base+0x780>
    bf7e:	str.w	r0, [r8]
    bf82:	cbz	r4, bfec <_ZdlPv@@Base+0x728>
    bf84:	ldr	r3, [pc, #172]	; (c034 <_ZdlPv@@Base+0x770>)
    bf86:	ldr.w	r3, [r9, r3]
    bf8a:	ldr.w	sl, [r3]
    bf8e:	mov	r0, sl
    bf90:	add	sp, #12
    bf92:	vpop	{d8}
    bf96:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    bf9a:	mov	r1, r6
    bf9c:	mov	r0, r5
    bf9e:	blx	2e2c <fopen64@plt>
    bfa2:	mov	sl, r0
    bfa4:	cmp	r0, #0
    bfa6:	beq.n	bf8e <_ZdlPv@@Base+0x6ca>
    bfa8:	cmp.w	r8, #0
    bfac:	beq.n	bf8e <_ZdlPv@@Base+0x6ca>
    bfae:	mov	r0, r5
    bfb0:	bl	c044 <_ZdlPv@@Base+0x780>
    bfb4:	str.w	r0, [r8]
    bfb8:	mov	r0, sl
    bfba:	add	sp, #12
    bfbc:	vpop	{d8}
    bfc0:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    bfc4:	ldr	r6, [pc, #112]	; (c038 <_ZdlPv@@Base+0x774>)
    bfc6:	add	r6, pc
    bfc8:	b.n	be9e <_ZdlPv@@Base+0x5da>
    bfca:	add.w	fp, r8, #1
    bfce:	add.w	r0, fp, r9
    bfd2:	blx	2c5c <_Znaj@plt>
    bfd6:	mov	r2, r8
    bfd8:	mov	r1, r7
    bfda:	mov	sl, r0
    bfdc:	blx	2d78 <memcpy@plt>
    bfe0:	mov.w	r3, #47	; 0x2f
    bfe4:	strb.w	r3, [sl, r8]
    bfe8:	mov	r8, fp
    bfea:	b.n	bf0c <_ZdlPv@@Base+0x648>
    bfec:	ldr	r3, [pc, #76]	; (c03c <_ZdlPv@@Base+0x778>)
    bfee:	ldr.w	r3, [r9, r3]
    bff2:	ldr.w	sl, [r3]
    bff6:	mov	r0, sl
    bff8:	add	sp, #12
    bffa:	vpop	{d8}
    bffe:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    c002:	ldr	r0, [pc, #60]	; (c040 <_ZdlPv@@Base+0x77c>)
    c004:	add	r0, pc
    c006:	b.n	bf7a <_ZdlPv@@Base+0x6b6>
    c008:	str.w	r7, [r8]
    c00c:	b.n	bf8e <_ZdlPv@@Base+0x6ca>
    c00e:	ldr.w	r8, [sp, #4]
    c012:	cmp.w	r8, #0
    c016:	beq.n	c01e <_ZdlPv@@Base+0x75a>
    c018:	str.w	r7, [r8]
    c01c:	b.n	bf8e <_ZdlPv@@Base+0x6ca>
    c01e:	mov	r0, r7
    c020:	blx	2c14 <free@plt+0x4>
    c024:	b.n	bf8e <_ZdlPv@@Base+0x6ca>
    c026:	nop
    c028:	ldr	r7, [pc, #784]	; (c33c <_ZdlPv@@Base+0xa78>)
    c02a:	movs	r1, r0
    c02c:	cmp	r6, #6
    c02e:	movs	r0, r0
    c030:	sbcs	r0, r6
    c032:	movs	r0, r0
    c034:	lsls	r0, r5, #3
    c036:	movs	r0, r0
    c038:	adds	r2, r5, #4
    c03a:	movs	r0, r0
    c03c:	lsls	r4, r6, #5
    c03e:	movs	r0, r0
    c040:	asrs	r4, r5
    c042:	movs	r0, r0
    c044:	push	{r4, lr}
    c046:	mov	r4, r0
    c048:	sub	sp, #8
    c04a:	cbz	r0, c064 <_ZdlPv@@Base+0x7a0>
    c04c:	blx	2d9c <strlen@plt>
    c050:	adds	r2, r0, #1
    c052:	str	r2, [sp, #4]
    c054:	mov	r0, r2
    c056:	blx	2d90 <malloc@plt>
    c05a:	mov	r1, r4
    c05c:	ldr	r2, [sp, #4]
    c05e:	mov	r4, r0
    c060:	blx	2d78 <memcpy@plt>
    c064:	mov	r0, r4
    c066:	add	sp, #8
    c068:	pop	{r4, pc}
    c06a:	nop
    c06c:	movs	r0, r0
    c06e:	movs	r0, r0
    c070:	push	{r4, lr}
    c072:	mov	r3, r1
    c074:	mov	r4, r0
    c076:	cbz	r1, c088 <_ZdlPv@@Base+0x7c4>
    c078:	ldrb	r3, [r1, #0]
    c07a:	cbz	r3, c084 <_ZdlPv@@Base+0x7c0>
    c07c:	bl	c094 <_ZdlPv@@Base+0x7d0>
    c080:	mov	r0, r4
    c082:	pop	{r4, pc}
    c084:	ldr	r3, [pc, #8]	; (c090 <_ZdlPv@@Base+0x7cc>)
    c086:	add	r3, pc
    c088:	mov	r0, r4
    c08a:	str	r3, [r4, #0]
    c08c:	pop	{r4, pc}
    c08e:	nop
    c090:	movs	r1, #194	; 0xc2
    c092:	movs	r0, r0
    c094:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    c098:	sub	sp, #20
    c09a:	ldr	r7, [pc, #644]	; (c320 <_ZdlPv@@Base+0xa5c>)
    c09c:	mov	r9, r0
    c09e:	str	r2, [sp, #4]
    c0a0:	mov	r4, r1
    c0a2:	ldr	r2, [pc, #640]	; (c324 <_ZdlPv@@Base+0xa60>)
    c0a4:	add	r7, pc
    c0a6:	ldr	r3, [pc, #640]	; (c328 <_ZdlPv@@Base+0xa64>)
    c0a8:	add	r2, pc
    c0aa:	ldr	r5, [r7, #0]
    c0ac:	ldr.w	fp, [pc, #636]	; c32c <_ZdlPv@@Base+0xa68>
    c0b0:	ldr	r3, [r2, r3]
    c0b2:	add	fp, pc
    c0b4:	ldr	r3, [r3, #0]
    c0b6:	str	r3, [sp, #12]
    c0b8:	mov.w	r3, #0
    c0bc:	cmp	r5, #0
    c0be:	beq.w	c2ca <_ZdlPv@@Base+0xa06>
    c0c2:	ldr	r3, [r7, #4]
    c0c4:	str	r3, [sp, #0]
    c0c6:	ldrb	r7, [r4, #0]
    c0c8:	mov	sl, r5
    c0ca:	cbz	r7, c0e0 <_ZdlPv@@Base+0x81c>
    c0cc:	ldrb	r2, [r4, #1]
    c0ce:	cmp	r2, #0
    c0d0:	bne.w	c2ae <_ZdlPv@@Base+0x9ea>
    c0d4:	ldr	r1, [sp, #0]
    c0d6:	mov	r0, r7
    c0d8:	blx	2c2c <__aeabi_uidivmod@plt>
    c0dc:	add.w	sl, r5, r1, lsl #2
    c0e0:	ldr.w	r6, [sl]
    c0e4:	cbz	r6, c12e <_ZdlPv@@Base+0x86a>
    c0e6:	ldr	r3, [sp, #0]
    c0e8:	add.w	r8, r3, #1073741824	; 0x40000000
    c0ec:	add.w	r8, r8, #4294967295	; 0xffffffff
    c0f0:	mov.w	r8, r8, lsl #2
    c0f4:	b.n	c106 <_ZdlPv@@Base+0x842>
    c0f6:	cmp	sl, r5
    c0f8:	ite	eq
    c0fa:	addeq	sl, r8
    c0fc:	subne.w	sl, sl, #4
    c100:	ldr.w	r6, [sl]
    c104:	cbz	r6, c12e <_ZdlPv@@Base+0x86a>
    c106:	mov	r1, r6
    c108:	mov	r0, r4
    c10a:	blx	2de8 <strcmp@plt>
    c10e:	cmp	r0, #0
    c110:	bne.n	c0f6 <_ZdlPv@@Base+0x832>
    c112:	str.w	r6, [r9]
    c116:	ldr	r2, [pc, #536]	; (c330 <_ZdlPv@@Base+0xa6c>)
    c118:	ldr	r3, [pc, #524]	; (c328 <_ZdlPv@@Base+0xa64>)
    c11a:	add	r2, pc
    c11c:	ldr	r3, [r2, r3]
    c11e:	ldr	r2, [r3, #0]
    c120:	ldr	r3, [sp, #12]
    c122:	eors	r2, r3
    c124:	bne.w	c312 <_ZdlPv@@Base+0xa4e>
    c128:	add	sp, #20
    c12a:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    c12e:	ldr	r3, [sp, #4]
    c130:	cmp	r3, #2
    c132:	itt	eq
    c134:	moveq	r3, #0
    c136:	streq.w	r3, [r9]
    c13a:	beq.n	c116 <_ZdlPv@@Base+0x852>
    c13c:	ldr	r1, [pc, #500]	; (c334 <_ZdlPv@@Base+0xa70>)
    c13e:	ldr	r3, [sp, #0]
    c140:	add	r1, pc
    c142:	subs	r2, r3, #1
    c144:	ldr	r0, [r1, #8]
    c146:	cmp	r2, r0
    c148:	ble.n	c16c <_ZdlPv@@Base+0x8a8>
    c14a:	vldr	s15, [sp]
    c14e:	vldr	d6, [pc, #456]	; c318 <_ZdlPv@@Base+0xa54>
    c152:	vcvt.f64.s32	d7, s15
    c156:	vmul.f64	d7, d7, d6
    c15a:	vmov	s13, r0
    c15e:	vcvt.f64.s32	d6, s13
    c162:	vcmpe.f64	d6, d7
    c166:	vmrs	APSR_nzcv, fpscr
    c16a:	blt.n	c246 <_ZdlPv@@Base+0x982>
    c16c:	ldr	r6, [sp, #0]
    c16e:	cmp.w	r6, #502	; 0x1f6
    c172:	bls.w	c2fe <_ZdlPv@@Base+0xa3a>
    c176:	ldr.w	r8, [pc, #448]	; c338 <_ZdlPv@@Base+0xa74>
    c17a:	movw	r3, #1009	; 0x3f1
    c17e:	ldr.w	sl, [pc, #444]	; c33c <_ZdlPv@@Base+0xa78>
    c182:	add	r8, pc
    c184:	add	sl, pc
    c186:	add.w	r8, r8, #12
    c18a:	b.n	c1a2 <_ZdlPv@@Base+0x8de>
    c18c:	cbnz	r3, c19e <_ZdlPv@@Base+0x8da>
    c18e:	ldr	r3, [pc, #432]	; (c340 <_ZdlPv@@Base+0xa7c>)
    c190:	mov	r0, sl
    c192:	ldr.w	r3, [fp, r3]
    c196:	mov	r2, r3
    c198:	mov	r1, r3
    c19a:	bl	7cec <__printf_chk@plt+0x4e5c>
    c19e:	ldr.w	r3, [r8], #4
    c1a2:	cmp	r3, r6
    c1a4:	bls.n	c18c <_ZdlPv@@Base+0x8c8>
    c1a6:	ldr	r2, [pc, #412]	; (c344 <_ZdlPv@@Base+0xa80>)
    c1a8:	mvn.w	r1, #3758096384	; 0xe0000000
    c1ac:	cmp	r3, r1
    c1ae:	mov.w	r0, #0
    c1b2:	add	r2, pc
    c1b4:	strd	r3, r0, [r2, #4]
    c1b8:	ite	cc
    c1ba:	lslcc	r0, r3, #2
    c1bc:	movcs.w	r0, #4294967295	; 0xffffffff
    c1c0:	blx	2c5c <_Znaj@plt>
    c1c4:	ldr	r2, [pc, #384]	; (c348 <_ZdlPv@@Base+0xa84>)
    c1c6:	add	r2, pc
    c1c8:	ldr	r3, [r2, #4]
    c1ca:	cmp	r3, #0
    c1cc:	str	r0, [r2, #0]
    c1ce:	itt	gt
    c1d0:	addgt.w	r3, r0, r3, lsl #2
    c1d4:	movgt	r2, #0
    c1d6:	ble.n	c1e0 <_ZdlPv@@Base+0x91c>
    c1d8:	str.w	r2, [r0], #4
    c1dc:	cmp	r3, r0
    c1de:	bne.n	c1d8 <_ZdlPv@@Base+0x914>
    c1e0:	ldr	r3, [sp, #0]
    c1e2:	add.w	r6, r3, #1073741824	; 0x40000000
    c1e6:	subs	r6, #1
    c1e8:	add.w	r6, r5, r6, lsl #2
    c1ec:	cmp	r6, r5
    c1ee:	it	cs
    c1f0:	addcs.w	r8, sp, #8
    c1f4:	bcc.n	c206 <_ZdlPv@@Base+0x942>
    c1f6:	ldr.w	r1, [r6], #-4
    c1fa:	movs	r2, #1
    c1fc:	mov	r0, r8
    c1fe:	bl	c070 <_ZdlPv@@Base+0x7ac>
    c202:	cmp	r6, r5
    c204:	bcs.n	c1f6 <_ZdlPv@@Base+0x932>
    c206:	ldr	r6, [pc, #324]	; (c34c <_ZdlPv@@Base+0xa88>)
    c208:	mov	r0, r5
    c20a:	blx	2d00 <_ZdaPv@plt+0x4>
    c20e:	mov	r0, r7
    c210:	add	r6, pc
    c212:	mov	r7, r6
    c214:	ldrd	r5, r6, [r6]
    c218:	mov	r1, r6
    c21a:	blx	2c2c <__aeabi_uidivmod@plt>
    c21e:	ldr	r0, [r7, #8]
    c220:	ldr.w	r2, [r5, r1, lsl #2]
    c224:	add.w	sl, r5, r1, lsl #2
    c228:	cbz	r2, c246 <_ZdlPv@@Base+0x982>
    c22a:	add.w	r2, r6, #1073741824	; 0x40000000
    c22e:	subs	r2, #1
    c230:	lsls	r1, r2, #2
    c232:	cmp	r5, sl
    c234:	ite	eq
    c236:	addeq.w	sl, r5, r1
    c23a:	subne.w	sl, sl, #4
    c23e:	ldr.w	r3, [sl]
    c242:	cmp	r3, #0
    c244:	bne.n	c232 <_ZdlPv@@Base+0x96e>
    c246:	ldr	r6, [pc, #264]	; (c350 <_ZdlPv@@Base+0xa8c>)
    c248:	adds	r0, #1
    c24a:	ldr	r3, [sp, #4]
    c24c:	add	r6, pc
    c24e:	cmp	r3, #1
    c250:	str	r0, [r6, #8]
    c252:	itt	eq
    c254:	streq.w	r4, [sl]
    c258:	streq.w	r4, [r9]
    c25c:	beq.w	c116 <_ZdlPv@@Base+0x852>
    c260:	mov	r0, r4
    c262:	blx	2d9c <strlen@plt>
    c266:	ldr	r2, [r6, #12]
    c268:	adds	r5, r0, #1
    c26a:	cbz	r2, c272 <_ZdlPv@@Base+0x9ae>
    c26c:	ldr	r1, [r6, #16]
    c26e:	cmp	r5, r1
    c270:	ble.n	c28c <_ZdlPv@@Base+0x9c8>
    c272:	ldr	r6, [pc, #224]	; (c354 <_ZdlPv@@Base+0xa90>)
    c274:	cmp.w	r5, #1024	; 0x400
    c278:	mov	r0, r5
    c27a:	add	r6, pc
    c27c:	it	lt
    c27e:	movlt.w	r0, #1024	; 0x400
    c282:	str	r0, [r6, #16]
    c284:	blx	2c5c <_Znaj@plt>
    c288:	mov	r2, r0
    c28a:	str	r0, [r6, #12]
    c28c:	mov	r1, r4
    c28e:	mov	r0, r2
    c290:	blx	2c98 <strcpy@plt>
    c294:	ldr	r1, [pc, #192]	; (c358 <_ZdlPv@@Base+0xa94>)
    c296:	add	r1, pc
    c298:	ldrd	r2, r0, [r1, #12]
    c29c:	subs	r0, r0, r5
    c29e:	add	r5, r2
    c2a0:	str.w	r2, [sl]
    c2a4:	str.w	r2, [r9]
    c2a8:	strd	r5, r0, [r1, #12]
    c2ac:	b.n	c116 <_ZdlPv@@Base+0x852>
    c2ae:	ldrb	r3, [r4, #2]
    c2b0:	add.w	r7, r2, r7, lsl #7
    c2b4:	adds	r2, r4, #2
    c2b6:	cmp	r3, #0
    c2b8:	beq.w	c0d4 <_ZdlPv@@Base+0x810>
    c2bc:	add.w	r7, r3, r7, lsl #4
    c2c0:	ldrb.w	r3, [r2, #1]!
    c2c4:	cmp	r3, #0
    c2c6:	bne.n	c2bc <_ZdlPv@@Base+0x9f8>
    c2c8:	b.n	c0d4 <_ZdlPv@@Base+0x810>
    c2ca:	mov.w	r0, #404	; 0x194
    c2ce:	movs	r3, #101	; 0x65
    c2d0:	str	r3, [r7, #4]
    c2d2:	blx	2c5c <_Znaj@plt>
    c2d6:	ldr	r3, [r7, #4]
    c2d8:	cmp	r3, #0
    c2da:	str	r3, [sp, #0]
    c2dc:	mov	r5, r0
    c2de:	str	r0, [r7, #0]
    c2e0:	ble.n	c2f4 <_ZdlPv@@Base+0xa30>
    c2e2:	ldr	r3, [sp, #0]
    c2e4:	movs	r2, #0
    c2e6:	add.w	r1, r0, r3, lsl #2
    c2ea:	mov	r3, r0
    c2ec:	str.w	r2, [r3], #4
    c2f0:	cmp	r1, r3
    c2f2:	bne.n	c2ec <_ZdlPv@@Base+0xa28>
    c2f4:	ldr	r3, [pc, #100]	; (c35c <_ZdlPv@@Base+0xa98>)
    c2f6:	movs	r2, #0
    c2f8:	add	r3, pc
    c2fa:	str	r2, [r3, #8]
    c2fc:	b.n	c0c6 <_ZdlPv@@Base+0x802>
    c2fe:	ldr	r3, [pc, #96]	; (c360 <_ZdlPv@@Base+0xa9c>)
    c300:	movw	r1, #503	; 0x1f7
    c304:	movs	r2, #0
    c306:	movw	r0, #2012	; 0x7dc
    c30a:	add	r3, pc
    c30c:	strd	r1, r2, [r3, #4]
    c310:	b.n	c1c0 <_ZdlPv@@Base+0x8fc>
    c312:	blx	2cbc <__stack_chk_fail@plt>
    c316:	nop
    c318:	adds	r3, #51	; 0x33
    c31a:	adds	r3, #51	; 0x33
    c31c:	adds	r3, #51	; 0x33
    c31e:	subs	r7, #211	; 0xd3
    c320:	str	r6, [sp, #384]	; 0x180
    c322:	movs	r1, r0
    c324:	ldr	r5, [pc, #704]	; (c5e8 <_ZdlPv@@Base+0xd24>)
    c326:	movs	r1, r0
    c328:	lsls	r4, r7, #3
    c32a:	movs	r0, r0
    c32c:	ldr	r5, [pc, #664]	; (c5c8 <_ZdlPv@@Base+0xd04>)
    c32e:	movs	r1, r0
    c330:	ldr	r5, [pc, #248]	; (c42c <_ZdlPv@@Base+0xb68>)
    c332:	movs	r1, r0
    c334:	str	r5, [sp, #784]	; 0x310
    c336:	movs	r1, r0
    c338:	subs	r7, #202	; 0xca
    c33a:	movs	r0, r0
    c33c:	subs	r7, #180	; 0xb4
    c33e:	movs	r0, r0
    c340:	lsls	r4, r1, #5
    c342:	movs	r0, r0
    c344:	str	r5, [sp, #328]	; 0x148
    c346:	movs	r1, r0
    c348:	str	r5, [sp, #248]	; 0xf8
    c34a:	movs	r1, r0
    c34c:	str	r4, [sp, #976]	; 0x3d0
    c34e:	movs	r1, r0
    c350:	str	r4, [sp, #736]	; 0x2e0
    c352:	movs	r1, r0
    c354:	str	r4, [sp, #552]	; 0x228
    c356:	movs	r1, r0
    c358:	str	r4, [sp, #440]	; 0x1b8
    c35a:	movs	r1, r0
    c35c:	str	r4, [sp, #48]	; 0x30
    c35e:	movs	r1, r0
    c360:	str	r3, [sp, #1000]	; 0x3e8
    c362:	movs	r1, r0
    c364:	ldr	r2, [pc, #108]	; (c3d4 <_ZdlPv@@Base+0xb10>)
    c366:	ldr	r3, [pc, #112]	; (c3d8 <_ZdlPv@@Base+0xb14>)
    c368:	add	r2, pc
    c36a:	push	{r4, r5, lr}
    c36c:	sub	sp, #20
    c36e:	ldr	r3, [r2, r3]
    c370:	mov	r5, r1
    c372:	ldr	r3, [r3, #0]
    c374:	str	r3, [sp, #12]
    c376:	mov.w	r3, #0
    c37a:	str	r0, [sp, #4]
    c37c:	blx	2d9c <strlen@plt>
    c380:	mov	r4, r0
    c382:	mov	r0, r5
    c384:	blx	2d9c <strlen@plt>
    c388:	add	r0, r4
    c38a:	adds	r0, #1
    c38c:	blx	2c5c <_Znaj@plt>
    c390:	ldr	r1, [sp, #4]
    c392:	mov	r4, r0
    c394:	blx	2c44 <stpcpy@plt>
    c398:	mov	r1, r5
    c39a:	blx	2c98 <strcpy@plt>
    c39e:	ldrb	r3, [r4, #0]
    c3a0:	cbz	r3, c3c8 <_ZdlPv@@Base+0xb04>
    c3a2:	add	r0, sp, #8
    c3a4:	movs	r2, #0
    c3a6:	mov	r1, r4
    c3a8:	bl	c094 <_ZdlPv@@Base+0x7d0>
    c3ac:	mov	r0, r4
    c3ae:	blx	2d00 <_ZdaPv@plt+0x4>
    c3b2:	ldr	r2, [pc, #40]	; (c3dc <_ZdlPv@@Base+0xb18>)
    c3b4:	ldr	r3, [pc, #32]	; (c3d8 <_ZdlPv@@Base+0xb14>)
    c3b6:	add	r2, pc
    c3b8:	ldr	r0, [sp, #8]
    c3ba:	ldr	r3, [r2, r3]
    c3bc:	ldr	r2, [r3, #0]
    c3be:	ldr	r3, [sp, #12]
    c3c0:	eors	r2, r3
    c3c2:	bne.n	c3d0 <_ZdlPv@@Base+0xb0c>
    c3c4:	add	sp, #20
    c3c6:	pop	{r4, r5, pc}
    c3c8:	ldr	r3, [pc, #20]	; (c3e0 <_ZdlPv@@Base+0xb1c>)
    c3ca:	add	r3, pc
    c3cc:	str	r3, [sp, #8]
    c3ce:	b.n	c3ac <_ZdlPv@@Base+0xae8>
    c3d0:	blx	2cbc <__stack_chk_fail@plt>
    c3d4:	ldr	r2, [pc, #960]	; (c798 <_ZdlPv@@Base+0xed4>)
    c3d6:	movs	r1, r0
    c3d8:	lsls	r4, r7, #3
    c3da:	movs	r0, r0
    c3dc:	ldr	r2, [pc, #648]	; (c668 <_ZdlPv@@Base+0xda4>)
    c3de:	movs	r1, r0
    c3e0:	subs	r6, r7, #1
    c3e2:	movs	r0, r0
    c3e4:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    c3e8:	ldrb	r3, [r0, #0]
    c3ea:	ldr	r6, [pc, #144]	; (c47c <_ZdlPv@@Base+0xbb8>)
    c3ec:	cmp	r3, #117	; 0x75
    c3ee:	add	r6, pc
    c3f0:	bne.n	c44a <_ZdlPv@@Base+0xb86>
    c3f2:	ldr	r3, [pc, #140]	; (c480 <_ZdlPv@@Base+0xbbc>)
    c3f4:	adds	r0, #1
    c3f6:	mov	r8, r0
    c3f8:	ldr.w	lr, [r6, r3]
    c3fc:	ldrb.w	r9, [r8]
    c400:	mov	r1, r8
    c402:	movs	r2, #0
    c404:	mov	r3, r9
    c406:	b.n	c420 <_ZdlPv@@Base+0xb5c>
    c408:	add.w	r2, sl, r2, lsl #4
    c40c:	cmp.w	r2, #1114112	; 0x110000
    c410:	add.w	r4, r1, #1
    c414:	bge.n	c44a <_ZdlPv@@Base+0xb86>
    c416:	ldrb	r3, [r1, #1]
    c418:	cbz	r3, c450 <_ZdlPv@@Base+0xb8c>
    c41a:	cmp	r3, #95	; 0x5f
    c41c:	beq.n	c450 <_ZdlPv@@Base+0xb8c>
    c41e:	mov	r1, r4
    c420:	ldrb.w	r4, [lr, r3]
    c424:	sub.w	r7, r3, #55	; 0x37
    c428:	ldr	r5, [pc, #88]	; (c484 <_ZdlPv@@Base+0xbc0>)
    c42a:	sub.w	sl, r3, #48	; 0x30
    c42e:	ldr.w	ip, [pc, #88]	; c488 <_ZdlPv@@Base+0xbc4>
    c432:	cbz	r4, c44a <_ZdlPv@@Base+0xb86>
    c434:	ldr	r4, [r6, r5]
    c436:	ldrb	r4, [r4, r3]
    c438:	cmp	r4, #0
    c43a:	bne.n	c408 <_ZdlPv@@Base+0xb44>
    c43c:	ldr.w	r4, [r6, ip]
    c440:	add.w	r2, r7, r2, lsl #4
    c444:	ldrb	r3, [r4, r3]
    c446:	cmp	r3, #0
    c448:	bne.n	c40c <_ZdlPv@@Base+0xb48>
    c44a:	movs	r0, #0
    c44c:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    c450:	sub.w	r5, r2, #55296	; 0xd800
    c454:	cmp.w	r5, #2048	; 0x800
    c458:	bcc.n	c44a <_ZdlPv@@Base+0xb86>
    c45a:	cmp.w	r2, #65536	; 0x10000
    c45e:	blt.n	c470 <_ZdlPv@@Base+0xbac>
    c460:	cmp.w	r9, #48	; 0x30
    c464:	beq.n	c44a <_ZdlPv@@Base+0xb86>
    c466:	cmp	r3, #0
    c468:	beq.n	c44c <_ZdlPv@@Base+0xb88>
    c46a:	add.w	r8, r1, #2
    c46e:	b.n	c3fc <_ZdlPv@@Base+0xb38>
    c470:	sub.w	r8, r4, r8
    c474:	cmp.w	r8, #4
    c478:	beq.n	c466 <_ZdlPv@@Base+0xba2>
    c47a:	b.n	c44a <_ZdlPv@@Base+0xb86>
    c47c:	ldr	r2, [pc, #424]	; (c628 <_ZdlPv@@Base+0xd64>)
    c47e:	movs	r1, r0
    c480:	lsls	r0, r7, #5
    c482:	movs	r0, r0
    c484:	lsls	r0, r2, #5
    c486:	movs	r0, r0
    c488:	lsls	r0, r1, #5
    c48a:	movs	r0, r0
    c48c:	push	{r1, r2, r3}
    c48e:	ldr.w	ip, [pc, #192]	; c550 <_ZdlPv@@Base+0xc8c>
    c492:	push	{r4, r5, r6, r7, lr}
    c494:	sub.w	sp, sp, #2016	; 0x7e0
    c498:	addw	r3, sp, #2036	; 0x7f4
    c49c:	ldr	r5, [pc, #180]	; (c554 <_ZdlPv@@Base+0xc90>)
    c49e:	add	ip, pc
    c4a0:	add	r4, sp, #4
    c4a2:	ldr.w	r2, [r3], #4
    c4a6:	add	r7, sp, #12
    c4a8:	ldr.w	r5, [ip, r5]
    c4ac:	mov	r1, r4
    c4ae:	mov	r6, r0
    c4b0:	mov	r0, r7
    c4b2:	ldr	r5, [r5, #0]
    c4b4:	str.w	r5, [sp, #2012]	; 0x7dc
    c4b8:	mov.w	r5, #0
    c4bc:	mov.w	r5, #2000	; 0x7d0
    c4c0:	str	r3, [sp, #8]
    c4c2:	str	r5, [sp, #4]
    c4c4:	bl	c568 <_ZdlPv@@Base+0xca4>
    c4c8:	ldr	r4, [r4, #0]
    c4ca:	cbz	r0, c528 <_ZdlPv@@Base+0xc64>
    c4cc:	mov	r3, r6
    c4ce:	mov	r2, r4
    c4d0:	movs	r1, #1
    c4d2:	mov	r5, r0
    c4d4:	blx	2d6c <fwrite@plt>
    c4d8:	cmp	r0, r4
    c4da:	bcc.n	c508 <_ZdlPv@@Base+0xc44>
    c4dc:	cmp	r5, r7
    c4de:	beq.n	c4e6 <_ZdlPv@@Base+0xc22>
    c4e0:	mov	r0, r5
    c4e2:	blx	2c14 <free@plt+0x4>
    c4e6:	subs	r0, r4, #0
    c4e8:	blt.n	c534 <_ZdlPv@@Base+0xc70>
    c4ea:	ldr	r2, [pc, #108]	; (c558 <_ZdlPv@@Base+0xc94>)
    c4ec:	ldr	r3, [pc, #100]	; (c554 <_ZdlPv@@Base+0xc90>)
    c4ee:	add	r2, pc
    c4f0:	ldr	r3, [r2, r3]
    c4f2:	ldr	r2, [r3, #0]
    c4f4:	ldr.w	r3, [sp, #2012]	; 0x7dc
    c4f8:	eors	r2, r3
    c4fa:	bne.n	c54a <_ZdlPv@@Base+0xc86>
    c4fc:	add.w	sp, sp, #2016	; 0x7e0
    c500:	ldmia.w	sp!, {r4, r5, r6, r7, lr}
    c504:	add	sp, #12
    c506:	bx	lr
    c508:	cmp	r5, r7
    c50a:	it	eq
    c50c:	moveq.w	r0, #4294967295	; 0xffffffff
    c510:	beq.n	c4ea <_ZdlPv@@Base+0xc26>
    c512:	blx	2df4 <__errno_location@plt>
    c516:	mov	r4, r0
    c518:	mov	r0, r5
    c51a:	ldr	r5, [r4, #0]
    c51c:	blx	2c14 <free@plt+0x4>
    c520:	mov.w	r0, #4294967295	; 0xffffffff
    c524:	str	r5, [r4, #0]
    c526:	b.n	c4ea <_ZdlPv@@Base+0xc26>
    c528:	mov	r0, r6
    c52a:	bl	c55c <_ZdlPv@@Base+0xc98>
    c52e:	mov.w	r0, #4294967295	; 0xffffffff
    c532:	b.n	c4ea <_ZdlPv@@Base+0xc26>
    c534:	blx	2df4 <__errno_location@plt>
    c538:	movs	r2, #75	; 0x4b
    c53a:	mov	r3, r0
    c53c:	mov	r0, r6
    c53e:	str	r2, [r3, #0]
    c540:	bl	c55c <_ZdlPv@@Base+0xc98>
    c544:	mov.w	r0, #4294967295	; 0xffffffff
    c548:	b.n	c4ea <_ZdlPv@@Base+0xc26>
    c54a:	blx	2cbc <__stack_chk_fail@plt>
    c54e:	nop
    c550:	ldr	r1, [pc, #744]	; (c83c <_ZdlPv@@Base+0xf78>)
    c552:	movs	r1, r0
    c554:	lsls	r4, r7, #3
    c556:	movs	r0, r0
    c558:	ldr	r1, [pc, #424]	; (c704 <_ZdlPv@@Base+0xe40>)
    c55a:	movs	r1, r0
    c55c:	ldr	r3, [r0, #0]
    c55e:	orr.w	r3, r3, #32
    c562:	str	r3, [r0, #0]
    c564:	bx	lr
    c566:	nop
    c568:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    c56c:	sub.w	sp, sp, #572	; 0x23c
    c570:	add	r7, sp, #32
    c572:	mov	r6, r2
    c574:	add.w	r5, r7, #208	; 0xd0
    c578:	add.w	r4, r7, #88	; 0x58
    c57c:	str	r5, [r7, #28]
    c57e:	mov	r5, r0
    c580:	str	r5, [r7, #40]	; 0x28
    c582:	mov	r0, r2
    c584:	ldr.w	r5, [pc, #2556]	; cf84 <_ZdlPv@@Base+0x16c0>
    c588:	str	r4, [r7, #60]	; 0x3c
    c58a:	mov	r4, r1
    c58c:	str	r4, [r7, #20]
    c58e:	mov	r4, r3
    c590:	ldr.w	r3, [pc, #2548]	; cf88 <_ZdlPv@@Base+0x16c4>
    c594:	add	r5, pc
    c596:	ldr.w	r8, [r7, #60]	; 0x3c
    c59a:	ldr	r1, [r7, #28]
    c59c:	ldr	r3, [r5, r3]
    c59e:	mov	r2, r8
    c5a0:	ldr	r3, [r3, #0]
    c5a2:	str.w	r3, [r7, #532]	; 0x214
    c5a6:	mov.w	r3, #0
    c5aa:	bl	d040 <_ZdlPv@@Base+0x177c>
    c5ae:	cmp	r0, #0
    c5b0:	blt.w	ca14 <_ZdlPv@@Base+0x1150>
    c5b4:	mov	r0, r4
    c5b6:	mov	r1, r8
    c5b8:	bl	cf90 <_ZdlPv@@Base+0x16cc>
    c5bc:	ldr	r3, [r7, #28]
    c5be:	cmp	r0, #0
    c5c0:	blt.w	ce66 <_ZdlPv@@Base+0x15a2>
    c5c4:	ldr	r2, [r3, #8]
    c5c6:	ldr	r3, [r3, #12]
    c5c8:	adds	r2, #7
    c5ca:	it	cs
    c5cc:	movcs.w	r2, #4294967295	; 0xffffffff
    c5d0:	adds	r3, r3, r2
    c5d2:	bcs.w	c9fa <_ZdlPv@@Base+0x1136>
    c5d6:	movs	r0, #6
    c5d8:	adds	r0, r3, r0
    c5da:	bcs.w	c9fa <_ZdlPv@@Base+0x1136>
    c5de:	cmp.w	r0, #4000	; 0xfa0
    c5e2:	bcc.w	c784 <_ZdlPv@@Base+0xec0>
    c5e6:	adds	r5, r0, #1
    c5e8:	beq.w	c9fa <_ZdlPv@@Base+0x1136>
    c5ec:	blx	2d90 <malloc@plt>
    c5f0:	str	r0, [r7, #52]	; 0x34
    c5f2:	cmp	r0, #0
    c5f4:	beq.w	c9fa <_ZdlPv@@Base+0x1136>
    c5f8:	ldr	r3, [r7, #40]	; 0x28
    c5fa:	str	r0, [r7, #16]
    c5fc:	cmp	r3, #0
    c5fe:	beq.w	c79e <_ZdlPv@@Base+0xeda>
    c602:	ldr	r3, [r7, #20]
    c604:	ldr.w	r9, [r3]
    c608:	ldr	r3, [r7, #28]
    c60a:	movs	r4, #0
    c60c:	ldr	r5, [r7, #40]	; 0x28
    c60e:	str	r4, [r7, #24]
    c610:	ldr.w	fp, [r3, #4]
    c614:	ldr.w	r3, [fp]
    c618:	cmp	r3, r6
    c61a:	beq.w	c96e <_ZdlPv@@Base+0x10aa>
    c61e:	sub.w	r8, r3, r6
    c622:	adds.w	sl, r4, r8
    c626:	it	cs
    c628:	movcs.w	sl, #4294967295	; 0xffffffff
    c62c:	cmp	r9, sl
    c62e:	bcs.n	c68a <_ZdlPv@@Base+0xdc6>
    c630:	cmp.w	r9, #0
    c634:	beq.w	c9e2 <_ZdlPv@@Base+0x111e>
    c638:	blt.w	c97a <_ZdlPv@@Base+0x10b6>
    c63c:	mov.w	r9, r9, lsl #1
    c640:	cmp	r9, sl
    c642:	it	cc
    c644:	movcc	r9, sl
    c646:	cmp.w	r9, #4294967295	; 0xffffffff
    c64a:	beq.w	c97a <_ZdlPv@@Base+0x10b6>
    c64e:	ldr	r2, [r7, #40]	; 0x28
    c650:	subs	r3, r5, r2
    c652:	cmp	r5, r2
    c654:	it	ne
    c656:	cmpne	r5, #0
    c658:	clz	r3, r3
    c65c:	mov.w	r3, r3, lsr #5
    c660:	str	r3, [r7, #68]	; 0x44
    c662:	bne.w	c9e8 <_ZdlPv@@Base+0x1124>
    c666:	mov	r0, r9
    c668:	blx	2d90 <malloc@plt>
    c66c:	ldr	r3, [r7, #68]	; 0x44
    c66e:	cmp	r0, #0
    c670:	beq.w	c97a <_ZdlPv@@Base+0x10b6>
    c674:	cmp	r4, #0
    c676:	it	eq
    c678:	moveq	r3, #0
    c67a:	cmp	r3, #0
    c67c:	beq.w	ce62 <_ZdlPv@@Base+0x159e>
    c680:	mov	r1, r5
    c682:	mov	r2, r4
    c684:	mov	r5, r0
    c686:	blx	2d78 <memcpy@plt>
    c68a:	adds	r0, r5, r4
    c68c:	mov	r2, r8
    c68e:	mov	r1, r6
    c690:	blx	2d78 <memcpy@plt>
    c694:	ldr	r3, [r7, #28]
    c696:	ldr	r2, [r7, #24]
    c698:	ldr	r3, [r3, #0]
    c69a:	cmp	r3, r2
    c69c:	beq.w	cea4 <_ZdlPv@@Base+0x15e0>
    c6a0:	ldrb.w	r2, [fp, #36]	; 0x24
    c6a4:	ldr.w	r3, [fp, #40]	; 0x28
    c6a8:	cmp	r2, #37	; 0x25
    c6aa:	beq.w	c8ec <_ZdlPv@@Base+0x1028>
    c6ae:	adds	r4, r3, #1
    c6b0:	beq.w	cf80 <_ZdlPv@@Base+0x16bc>
    c6b4:	ldr	r1, [r7, #60]	; 0x3c
    c6b6:	lsls	r3, r3, #4
    c6b8:	cmp	r2, #110	; 0x6e
    c6ba:	ldr	r6, [r1, #4]
    c6bc:	add.w	r1, r6, r3
    c6c0:	ldr	r4, [r6, r3]
    c6c2:	beq.w	c8da <_ZdlPv@@Base+0x1016>
    c6c6:	ldr.w	r3, [fp, #8]
    c6ca:	movs	r2, #37	; 0x25
    c6cc:	ldr	r1, [r7, #52]	; 0x34
    c6ce:	lsls	r0, r3, #31
    c6d0:	strb	r2, [r1, #0]
    c6d2:	itete	pl
    c6d4:	addpl	r2, r1, #1
    c6d6:	ldrmi	r1, [r7, #52]	; 0x34
    c6d8:	strpl	r2, [r7, #64]	; 0x40
    c6da:	addmi	r2, r1, #2
    c6dc:	ittt	mi
    c6de:	strmi	r2, [r7, #64]	; 0x40
    c6e0:	movmi	r2, #39	; 0x27
    c6e2:	strbmi	r2, [r1, #1]
    c6e4:	lsls	r1, r3, #30
    c6e6:	itttt	mi
    c6e8:	ldrmi	r2, [r7, #64]	; 0x40
    c6ea:	movmi	r1, #45	; 0x2d
    c6ec:	strbmi.w	r1, [r2], #1
    c6f0:	strmi	r2, [r7, #64]	; 0x40
    c6f2:	lsls	r2, r3, #29
    c6f4:	itttt	mi
    c6f6:	ldrmi	r2, [r7, #64]	; 0x40
    c6f8:	movmi	r1, #43	; 0x2b
    c6fa:	strbmi.w	r1, [r2], #1
    c6fe:	strmi	r2, [r7, #64]	; 0x40
    c700:	lsls	r0, r3, #28
    c702:	itttt	mi
    c704:	ldrmi	r2, [r7, #64]	; 0x40
    c706:	movmi	r1, #32
    c708:	strbmi.w	r1, [r2], #1
    c70c:	strmi	r2, [r7, #64]	; 0x40
    c70e:	lsls	r1, r3, #27
    c710:	itttt	mi
    c712:	ldrmi	r2, [r7, #64]	; 0x40
    c714:	movmi	r1, #35	; 0x23
    c716:	strbmi.w	r1, [r2], #1
    c71a:	strmi	r2, [r7, #64]	; 0x40
    c71c:	lsls	r2, r3, #25
    c71e:	itttt	mi
    c720:	ldrmi	r2, [r7, #64]	; 0x40
    c722:	movmi	r1, #73	; 0x49
    c724:	strbmi.w	r1, [r2], #1
    c728:	strmi	r2, [r7, #64]	; 0x40
    c72a:	lsls	r0, r3, #26
    c72c:	ittt	mi
    c72e:	ldrmi	r3, [r7, #64]	; 0x40
    c730:	movmi	r2, #48	; 0x30
    c732:	strbmi.w	r2, [r3], #1
    c736:	ldrd	r1, r2, [fp, #12]
    c73a:	it	mi
    c73c:	strmi	r3, [r7, #64]	; 0x40
    c73e:	cmp	r1, r2
    c740:	beq.n	c750 <_ZdlPv@@Base+0xe8c>
    c742:	ldr	r3, [r7, #64]	; 0x40
    c744:	subs	r2, r2, r1
    c746:	mov	r0, r3
    c748:	add	r3, r2
    c74a:	str	r3, [r7, #64]	; 0x40
    c74c:	blx	2d78 <memcpy@plt>
    c750:	ldrd	r1, r2, [fp, #24]
    c754:	cmp	r1, r2
    c756:	beq.n	c766 <_ZdlPv@@Base+0xea2>
    c758:	ldr	r3, [r7, #64]	; 0x40
    c75a:	subs	r2, r2, r1
    c75c:	mov	r0, r3
    c75e:	add	r3, r2
    c760:	str	r3, [r7, #64]	; 0x40
    c762:	blx	2d78 <memcpy@plt>
    c766:	subs	r3, r4, #7
    c768:	cmp	r3, #9
    c76a:	bhi.n	c7b8 <_ZdlPv@@Base+0xef4>
    c76c:	tbh	[pc, r3, lsl #1]
    c770:	movs	r7, r3
    c772:	movs	r7, r3
    c774:	movs	r2, r3
    c776:	movs	r2, r3
    c778:	movs	r4, r4
    c77a:	lsls	r6, r0, #11
    c77c:	movs	r4, r4
    c77e:	movs	r7, r3
    c780:	movs	r4, r4
    c782:	movs	r7, r3
    c784:	adds	r3, #13
    c786:	movs	r2, #0
    c788:	bic.w	r3, r3, #7
    c78c:	str	r2, [r7, #16]
    c78e:	sub.w	sp, sp, r3
    c792:	add	r3, sp, #32
    c794:	str	r3, [r7, #52]	; 0x34
    c796:	ldr	r3, [r7, #40]	; 0x28
    c798:	cmp	r3, #0
    c79a:	bne.w	c602 <_ZdlPv@@Base+0xd3e>
    c79e:	ldr.w	r9, [r7, #40]	; 0x28
    c7a2:	b.n	c608 <_ZdlPv@@Base+0xd44>
    c7a4:	ldr	r3, [r7, #64]	; 0x40
    c7a6:	movs	r2, #108	; 0x6c
    c7a8:	strb.w	r2, [r3], #1
    c7ac:	str	r3, [r7, #64]	; 0x40
    c7ae:	ldr	r3, [r7, #64]	; 0x40
    c7b0:	movs	r2, #108	; 0x6c
    c7b2:	strb.w	r2, [r3], #1
    c7b6:	str	r3, [r7, #64]	; 0x40
    c7b8:	ldrb.w	r3, [fp, #36]	; 0x24
    c7bc:	mov.w	r0, #0
    c7c0:	ldr	r2, [r7, #64]	; 0x40
    c7c2:	strb	r0, [r2, #1]
    c7c4:	strb	r3, [r2, #0]
    c7c6:	ldr.w	r3, [fp, #20]
    c7ca:	adds	r1, r3, #1
    c7cc:	beq.w	ca0e <_ZdlPv@@Base+0x114a>
    c7d0:	lsls	r3, r3, #4
    c7d2:	adds	r2, r6, r3
    c7d4:	ldr	r3, [r6, r3]
    c7d6:	cmp	r3, #5
    c7d8:	bne.w	cf80 <_ZdlPv@@Base+0x16bc>
    c7dc:	ldr	r2, [r2, #8]
    c7de:	mov.w	r8, #1
    c7e2:	str	r2, [r7, #80]	; 0x50
    c7e4:	ldr.w	r3, [fp, #32]
    c7e8:	adds	r2, r3, #1
    c7ea:	beq.n	c806 <_ZdlPv@@Base+0xf42>
    c7ec:	lsls	r3, r3, #4
    c7ee:	adds	r2, r6, r3
    c7f0:	ldr	r3, [r6, r3]
    c7f2:	cmp	r3, #5
    c7f4:	bne.w	cf80 <_ZdlPv@@Base+0x16bc>
    c7f8:	ldr	r2, [r2, #8]
    c7fa:	add.w	r3, r7, #80	; 0x50
    c7fe:	str.w	r2, [r3, r8, lsl #2]
    c802:	add.w	r8, r8, #1
    c806:	movs	r3, #2
    c808:	adds.w	r3, sl, r3
    c80c:	str	r3, [r7, #36]	; 0x24
    c80e:	bcs.w	c972 <_ZdlPv@@Base+0x10ae>
    c812:	cmp	r9, r3
    c814:	bcs.w	cdfa <_ZdlPv@@Base+0x1536>
    c818:	cmp.w	r9, #0
    c81c:	bne.w	ccd4 <_ZdlPv@@Base+0x1410>
    c820:	ldr	r3, [r7, #36]	; 0x24
    c822:	cmp	r3, #12
    c824:	it	ls
    c826:	movls.w	r9, #12
    c82a:	bhi.w	cce4 <_ZdlPv@@Base+0x1420>
    c82e:	ldr	r2, [r7, #40]	; 0x28
    c830:	subs	r3, r5, r2
    c832:	cmp	r5, r2
    c834:	it	ne
    c836:	cmpne	r5, #0
    c838:	clz	r3, r3
    c83c:	mov.w	r3, r3, lsr #5
    c840:	str	r3, [r7, #68]	; 0x44
    c842:	bne.w	cde8 <_ZdlPv@@Base+0x1524>
    c846:	mov	r0, r9
    c848:	blx	2d90 <malloc@plt>
    c84c:	ldr	r3, [r7, #68]	; 0x44
    c84e:	mov	r6, r0
    c850:	cmp	r0, #0
    c852:	beq.w	c97a <_ZdlPv@@Base+0x10b6>
    c856:	cmp.w	sl, #0
    c85a:	it	eq
    c85c:	moveq	r3, #0
    c85e:	cbz	r3, c868 <_ZdlPv@@Base+0xfa4>
    c860:	mov	r1, r5
    c862:	mov	r2, sl
    c864:	blx	2d78 <memcpy@plt>
    c868:	mov.w	r3, #0
    c86c:	strb.w	r3, [r6, sl]
    c870:	subs	r3, r4, #1
    c872:	str	r3, [r7, #44]	; 0x2c
    c874:	blx	2df4 <__errno_location@plt>
    c878:	add.w	r4, r7, #76	; 0x4c
    c87c:	sub.w	r5, r9, sl
    c880:	str.w	fp, [r7, #48]	; 0x30
    c884:	str	r5, [r7, #68]	; 0x44
    c886:	ldr	r3, [r0, #0]
    c888:	str	r0, [r7, #56]	; 0x38
    c88a:	str	r3, [r7, #12]
    c88c:	add.w	r3, r7, #80	; 0x50
    c890:	str	r3, [r7, #32]
    c892:	mov.w	r3, #4294967295	; 0xffffffff
    c896:	str	r3, [r4, #0]
    c898:	ldr	r3, [r7, #56]	; 0x38
    c89a:	ldr	r1, [r7, #68]	; 0x44
    c89c:	mov	r2, r3
    c89e:	cmp	r1, #0
    c8a0:	mov.w	r3, #0
    c8a4:	str	r3, [r2, #0]
    c8a6:	ldr	r3, [r7, #44]	; 0x2c
    c8a8:	it	lt
    c8aa:	mvnlt.w	r1, #2147483648	; 0x80000000
    c8ae:	cmp	r3, #16
    c8b0:	bhi.w	cf80 <_ZdlPv@@Base+0x16bc>
    c8b4:	tbh	[pc, r3, lsl #1]
    c8b8:	lsls	r7, r7, #7
    c8ba:	lsls	r1, r6, #7
    c8bc:	lsls	r3, r1, #7
    c8be:	lsls	r5, r5, #6
    c8c0:	lsls	r6, r0, #3
    c8c2:	lsls	r6, r0, #3
    c8c4:	lsls	r6, r0, #3
    c8c6:	lsls	r6, r0, #3
    c8c8:	lsls	r0, r7, #4
    c8ca:	lsls	r0, r7, #4
    c8cc:	lsls	r6, r1, #6
    c8ce:	lsls	r6, r1, #6
    c8d0:	lsls	r6, r0, #3
    c8d2:	lsls	r6, r0, #3
    c8d4:	lsls	r6, r0, #3
    c8d6:	lsls	r6, r0, #3
    c8d8:	lsls	r6, r0, #3
    c8da:	subs	r4, #18
    c8dc:	cmp	r4, #4
    c8de:	bhi.w	cf80 <_ZdlPv@@Base+0x16bc>
    c8e2:	tbb	[pc, r4]
    c8e6:	add	r5, pc, #680	; (adr r5, cb90 <_ZdlPv@@Base+0x12cc>)
    c8e8:	ldr	r1, [sp, #612]	; 0x264
    c8ea:	lsls	r6, r3, #2
    c8ec:	adds	r3, #1
    c8ee:	bne.w	cf80 <_ZdlPv@@Base+0x16bc>
    c8f2:	movs	r4, #1
    c8f4:	adds.w	r4, sl, r4
    c8f8:	it	cs
    c8fa:	movcs.w	r4, #4294967295	; 0xffffffff
    c8fe:	cmp	r9, r4
    c900:	bcs.n	c950 <_ZdlPv@@Base+0x108c>
    c902:	cmp.w	r9, #0
    c906:	bne.w	ccf2 <_ZdlPv@@Base+0x142e>
    c90a:	mov.w	r9, #12
    c90e:	cmp	r9, r4
    c910:	it	cc
    c912:	movcc	r9, r4
    c914:	cmp.w	r9, #4294967295	; 0xffffffff
    c918:	beq.n	c97a <_ZdlPv@@Base+0x10b6>
    c91a:	ldr	r3, [r7, #40]	; 0x28
    c91c:	subs	r6, r5, r3
    c91e:	cmp	r5, r3
    c920:	it	ne
    c922:	cmpne	r5, #0
    c924:	clz	r6, r6
    c928:	mov.w	r6, r6, lsr #5
    c92c:	bne.w	ce50 <_ZdlPv@@Base+0x158c>
    c930:	mov	r0, r9
    c932:	blx	2d90 <malloc@plt>
    c936:	cbz	r0, c97a <_ZdlPv@@Base+0x10b6>
    c938:	cmp.w	sl, #0
    c93c:	it	eq
    c93e:	moveq	r6, #0
    c940:	cmp	r6, #0
    c942:	beq.w	cea0 <_ZdlPv@@Base+0x15dc>
    c946:	mov	r1, r5
    c948:	mov	r2, sl
    c94a:	mov	r5, r0
    c94c:	blx	2d78 <memcpy@plt>
    c950:	movs	r3, #37	; 0x25
    c952:	strb.w	r3, [r5, sl]
    c956:	ldr.w	r6, [fp, #4]
    c95a:	add.w	fp, fp, #44	; 0x2c
    c95e:	ldr	r3, [r7, #24]
    c960:	adds	r3, #1
    c962:	str	r3, [r7, #24]
    c964:	ldr.w	r3, [fp]
    c968:	cmp	r3, r6
    c96a:	bne.w	c61e <_ZdlPv@@Base+0xd5a>
    c96e:	mov	sl, r4
    c970:	b.n	c694 <_ZdlPv@@Base+0xdd0>
    c972:	cmp.w	r9, #4294967295	; 0xffffffff
    c976:	beq.w	cdfa <_ZdlPv@@Base+0x1536>
    c97a:	blx	2df4 <__errno_location@plt>
    c97e:	str	r0, [r7, #56]	; 0x38
    c980:	ldr	r3, [r7, #40]	; 0x28
    c982:	cmp	r5, r3
    c984:	it	ne
    c986:	cmpne	r5, #0
    c988:	bne.w	cd0e <_ZdlPv@@Base+0x144a>
    c98c:	ldr	r3, [r7, #16]
    c98e:	cbz	r3, c996 <_ZdlPv@@Base+0x10d2>
    c990:	mov	r0, r3
    c992:	blx	2c14 <free@plt+0x4>
    c996:	ldr	r3, [r7, #28]
    c998:	ldr	r0, [r3, #4]
    c99a:	add.w	r3, r7, #224	; 0xe0
    c99e:	cmp	r0, r3
    c9a0:	beq.n	c9a6 <_ZdlPv@@Base+0x10e2>
    c9a2:	blx	2c14 <free@plt+0x4>
    c9a6:	ldr	r3, [r7, #60]	; 0x3c
    c9a8:	ldr	r0, [r3, #4]
    c9aa:	add.w	r3, r7, #96	; 0x60
    c9ae:	cmp	r0, r3
    c9b0:	beq.n	c9b6 <_ZdlPv@@Base+0x10f2>
    c9b2:	blx	2c14 <free@plt+0x4>
    c9b6:	ldr	r2, [r7, #56]	; 0x38
    c9b8:	movs	r5, #0
    c9ba:	movs	r3, #12
    c9bc:	str	r3, [r2, #0]
    c9be:	ldr.w	r2, [pc, #1484]	; cf8c <_ZdlPv@@Base+0x16c8>
    c9c2:	ldr.w	r3, [pc, #1476]	; cf88 <_ZdlPv@@Base+0x16c4>
    c9c6:	add	r2, pc
    c9c8:	ldr	r3, [r2, r3]
    c9ca:	ldr	r2, [r3, #0]
    c9cc:	ldr.w	r3, [r7, #532]	; 0x214
    c9d0:	eors	r2, r3
    c9d2:	bne.w	cf7c <_ZdlPv@@Base+0x16b8>
    c9d6:	mov	r0, r5
    c9d8:	add.w	r7, r7, #540	; 0x21c
    c9dc:	mov	sp, r7
    c9de:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    c9e2:	mov.w	r9, #12
    c9e6:	b.n	c640 <_ZdlPv@@Base+0xd7c>
    c9e8:	mov	r1, r9
    c9ea:	mov	r0, r5
    c9ec:	blx	2c8c <realloc@plt>
    c9f0:	cmp	r0, #0
    c9f2:	beq.w	cd08 <_ZdlPv@@Base+0x1444>
    c9f6:	mov	r5, r0
    c9f8:	b.n	c68a <_ZdlPv@@Base+0xdc6>
    c9fa:	blx	2df4 <__errno_location@plt>
    c9fe:	ldr	r3, [r7, #28]
    ca00:	str	r0, [r7, #56]	; 0x38
    ca02:	ldr	r0, [r3, #4]
    ca04:	add.w	r3, r7, #224	; 0xe0
    ca08:	cmp	r0, r3
    ca0a:	bne.n	c9a2 <_ZdlPv@@Base+0x10de>
    ca0c:	b.n	c9a6 <_ZdlPv@@Base+0x10e2>
    ca0e:	mov.w	r8, #0
    ca12:	b.n	c7e4 <_ZdlPv@@Base+0xf20>
    ca14:	movs	r5, #0
    ca16:	b.n	c9be <_ZdlPv@@Base+0x10fa>
    ca18:	ldr	r3, [r1, #8]
    ca1a:	mov	r4, sl
    ca1c:	str.w	sl, [r3]
    ca20:	b.n	c956 <_ZdlPv@@Base+0x1092>
    ca22:	ldr	r3, [r1, #8]
    ca24:	movs	r2, #0
    ca26:	mov	r4, sl
    ca28:	str.w	sl, [r3]
    ca2c:	str	r2, [r3, #4]
    ca2e:	b.n	c956 <_ZdlPv@@Base+0x1092>
    ca30:	ldr	r3, [r1, #8]
    ca32:	mov	r4, sl
    ca34:	strh.w	sl, [r3]
    ca38:	b.n	c956 <_ZdlPv@@Base+0x1092>
    ca3a:	ldr	r3, [r1, #8]
    ca3c:	mov	r4, sl
    ca3e:	strb.w	sl, [r3]
    ca42:	b.n	c956 <_ZdlPv@@Base+0x1092>
    ca44:	ldr	r3, [r7, #48]	; 0x30
    ca46:	cmp.w	r8, #1
    ca4a:	add.w	r0, r6, sl
    ca4e:	ldr	r2, [r3, #40]	; 0x28
    ca50:	ldr	r3, [r7, #60]	; 0x3c
    ca52:	ldr	r3, [r3, #4]
    ca54:	add.w	r3, r3, r2, lsl #4
    ca58:	ldr	r2, [r3, #8]
    ca5a:	beq.w	cc2c <_ZdlPv@@Base+0x1368>
    ca5e:	cmp.w	r8, #2
    ca62:	beq.w	cc70 <_ZdlPv@@Base+0x13ac>
    ca66:	strd	r2, r4, [sp, #4]
    ca6a:	mov.w	r3, #4294967295	; 0xffffffff
    ca6e:	ldr	r2, [r7, #52]	; 0x34
    ca70:	str	r1, [r7, #8]
    ca72:	str	r2, [sp, #0]
    ca74:	movs	r2, #1
    ca76:	blx	2da8 <__snprintf_chk@plt>
    ca7a:	ldr	r1, [r7, #8]
    ca7c:	ldr	r2, [r4, #0]
    ca7e:	cmp	r2, #0
    ca80:	blt.n	cb6e <_ZdlPv@@Base+0x12aa>
    ca82:	cmp	r2, r1
    ca84:	mov	r3, r2
    ca86:	bcs.n	ca98 <_ZdlPv@@Base+0x11d4>
    ca88:	add.w	ip, r6, r2
    ca8c:	ldrb.w	ip, [ip, sl]
    ca90:	cmp.w	ip, #0
    ca94:	bne.w	cf80 <_ZdlPv@@Base+0x16bc>
    ca98:	cmp	r2, r0
    ca9a:	bge.n	caa0 <_ZdlPv@@Base+0x11dc>
    ca9c:	mov	r3, r0
    ca9e:	str	r0, [r4, #0]
    caa0:	adds	r2, r3, #1
    caa2:	cmp	r2, r1
    caa4:	bcc.w	cdfe <_ZdlPv@@Base+0x153a>
    caa8:	mvn.w	r2, #2147483648	; 0x80000000
    caac:	cmp	r1, r2
    caae:	beq.w	ce12 <_ZdlPv@@Base+0x154e>
    cab2:	ldr	r2, [r7, #36]	; 0x24
    cab4:	add	r3, r2
    cab6:	cmp	sl, r3
    cab8:	it	hi
    caba:	movhi.w	r3, #4294967295	; 0xffffffff
    cabe:	cmp.w	r9, #0
    cac2:	blt.w	cd16 <_ZdlPv@@Base+0x1452>
    cac6:	mov.w	r2, r9, lsl #1
    caca:	cmp	r3, r2
    cacc:	it	cc
    cace:	movcc	r3, r2
    cad0:	cmp	r9, r3
    cad2:	bcs.w	c892 <_ZdlPv@@Base+0xfce>
    cad6:	cmp	r2, r3
    cad8:	it	cc
    cada:	movcc	r2, r3
    cadc:	cmp.w	r2, #4294967295	; 0xffffffff
    cae0:	mov	r9, r2
    cae2:	beq.w	cd1e <_ZdlPv@@Base+0x145a>
    cae6:	ldr	r3, [r7, #40]	; 0x28
    cae8:	subs	r5, r6, r3
    caea:	cmp	r6, r3
    caec:	it	ne
    caee:	cmpne	r6, #0
    caf0:	clz	r5, r5
    caf4:	mov.w	r5, r5, lsr #5
    caf8:	bne.w	cd22 <_ZdlPv@@Base+0x145e>
    cafc:	mov	r0, r2
    cafe:	blx	2d90 <malloc@plt>
    cb02:	cmp	r0, #0
    cb04:	beq.w	cd1e <_ZdlPv@@Base+0x145a>
    cb08:	cmp.w	sl, #0
    cb0c:	it	eq
    cb0e:	moveq	r5, #0
    cb10:	cmp	r5, #0
    cb12:	beq.w	cd42 <_ZdlPv@@Base+0x147e>
    cb16:	mov	r1, r6
    cb18:	mov	r2, sl
    cb1a:	mov	r6, r0
    cb1c:	blx	2d78 <memcpy@plt>
    cb20:	sub.w	r3, r9, sl
    cb24:	str	r3, [r7, #68]	; 0x44
    cb26:	b.n	c892 <_ZdlPv@@Base+0xfce>
    cb28:	ldr	r3, [r7, #48]	; 0x30
    cb2a:	cmp.w	r8, #1
    cb2e:	add.w	r0, r6, sl
    cb32:	ldr	r2, [r3, #40]	; 0x28
    cb34:	ldr	r3, [r7, #60]	; 0x3c
    cb36:	ldr	r3, [r3, #4]
    cb38:	add.w	r3, r3, r2, lsl #4
    cb3c:	ldrd	r2, r3, [r3, #8]
    cb40:	mov	fp, r2
    cb42:	mov	ip, r3
    cb44:	beq.w	cdc4 <_ZdlPv@@Base+0x1500>
    cb48:	cmp.w	r8, #2
    cb4c:	beq.w	cd98 <_ZdlPv@@Base+0x14d4>
    cb50:	strd	r2, r3, [sp, #8]
    cb54:	mov.w	r3, #4294967295	; 0xffffffff
    cb58:	ldr	r2, [r7, #52]	; 0x34
    cb5a:	str	r4, [sp, #16]
    cb5c:	str	r1, [r7, #8]
    cb5e:	str	r2, [sp, #0]
    cb60:	movs	r2, #1
    cb62:	blx	2da8 <__snprintf_chk@plt>
    cb66:	ldr	r2, [r4, #0]
    cb68:	ldr	r1, [r7, #8]
    cb6a:	cmp	r2, #0
    cb6c:	bge.n	ca82 <_ZdlPv@@Base+0x11be>
    cb6e:	ldr	r3, [r7, #64]	; 0x40
    cb70:	ldrb	r3, [r3, #1]
    cb72:	cmp	r3, #0
    cb74:	bne.w	cd38 <_ZdlPv@@Base+0x1474>
    cb78:	cmp	r0, #0
    cb7a:	bge.n	ca9c <_ZdlPv@@Base+0x11d8>
    cb7c:	ldr	r3, [r7, #56]	; 0x38
    cb7e:	ldr.w	fp, [r7, #48]	; 0x30
    cb82:	ldr	r4, [r3, #0]
    cb84:	cbnz	r4, cb96 <_ZdlPv@@Base+0x12d2>
    cb86:	ldrb.w	r3, [fp, #36]	; 0x24
    cb8a:	and.w	r3, r3, #239	; 0xef
    cb8e:	cmp	r3, #99	; 0x63
    cb90:	ite	eq
    cb92:	moveq	r4, #84	; 0x54
    cb94:	movne	r4, #22
    cb96:	ldr	r3, [r7, #40]	; 0x28
    cb98:	cmp	r6, r3
    cb9a:	it	ne
    cb9c:	cmpne	r6, #0
    cb9e:	bne.w	ce90 <_ZdlPv@@Base+0x15cc>
    cba2:	ldr	r3, [r7, #16]
    cba4:	cbz	r3, cbac <_ZdlPv@@Base+0x12e8>
    cba6:	mov	r0, r3
    cba8:	blx	2c14 <free@plt+0x4>
    cbac:	ldr	r3, [r7, #28]
    cbae:	ldr	r0, [r3, #4]
    cbb0:	add.w	r3, r7, #224	; 0xe0
    cbb4:	cmp	r0, r3
    cbb6:	beq.n	cbbc <_ZdlPv@@Base+0x12f8>
    cbb8:	blx	2c14 <free@plt+0x4>
    cbbc:	ldr	r3, [r7, #60]	; 0x3c
    cbbe:	ldr	r0, [r3, #4]
    cbc0:	add.w	r3, r7, #96	; 0x60
    cbc4:	cmp	r0, r3
    cbc6:	beq.n	cbcc <_ZdlPv@@Base+0x1308>
    cbc8:	blx	2c14 <free@plt+0x4>
    cbcc:	ldr	r3, [r7, #56]	; 0x38
    cbce:	movs	r5, #0
    cbd0:	str	r4, [r3, #0]
    cbd2:	b.n	c9be <_ZdlPv@@Base+0x10fa>
    cbd4:	ldr	r3, [r7, #48]	; 0x30
    cbd6:	cmp.w	r8, #1
    cbda:	add.w	r0, r6, sl
    cbde:	ldr	r2, [r3, #40]	; 0x28
    cbe0:	ldr	r3, [r7, #60]	; 0x3c
    cbe2:	ldr	r3, [r3, #4]
    cbe4:	add.w	r3, r3, r2, lsl #4
    cbe8:	vldr	d7, [r3, #8]
    cbec:	beq.w	cd74 <_ZdlPv@@Base+0x14b0>
    cbf0:	cmp.w	r8, #2
    cbf4:	beq.w	cd4c <_ZdlPv@@Base+0x1488>
    cbf8:	ldr	r2, [r7, #52]	; 0x34
    cbfa:	mov.w	r3, #4294967295	; 0xffffffff
    cbfe:	vstr	d7, [sp, #8]
    cc02:	str	r4, [sp, #16]
    cc04:	str	r2, [sp, #0]
    cc06:	movs	r2, #1
    cc08:	str	r1, [r7, #8]
    cc0a:	blx	2da8 <__snprintf_chk@plt>
    cc0e:	ldr	r1, [r7, #8]
    cc10:	b.n	ca7c <_ZdlPv@@Base+0x11b8>
    cc12:	ldr	r3, [r7, #48]	; 0x30
    cc14:	cmp.w	r8, #1
    cc18:	add.w	r0, r6, sl
    cc1c:	ldr	r2, [r3, #40]	; 0x28
    cc1e:	ldr	r3, [r7, #60]	; 0x3c
    cc20:	ldr	r3, [r3, #4]
    cc22:	add.w	r3, r3, r2, lsl #4
    cc26:	ldrh	r2, [r3, #8]
    cc28:	bne.w	ca5e <_ZdlPv@@Base+0x119a>
    cc2c:	ldr	r3, [r7, #32]
    cc2e:	str	r1, [r7, #4]
    cc30:	ldr	r5, [r3, #0]
    cc32:	mov.w	r3, #4294967295	; 0xffffffff
    cc36:	str	r2, [sp, #8]
    cc38:	mov	r2, r8
    cc3a:	str	r4, [sp, #12]
    cc3c:	str	r5, [r7, #8]
    cc3e:	ldr	r5, [r7, #52]	; 0x34
    cc40:	str	r5, [sp, #0]
    cc42:	ldr	r5, [r7, #8]
    cc44:	str	r5, [sp, #4]
    cc46:	blx	2da8 <__snprintf_chk@plt>
    cc4a:	ldr	r1, [r7, #4]
    cc4c:	b.n	ca7c <_ZdlPv@@Base+0x11b8>
    cc4e:	ldr	r3, [r7, #48]	; 0x30
    cc50:	cmp.w	r8, #1
    cc54:	add.w	r0, r6, sl
    cc58:	ldr	r2, [r3, #40]	; 0x28
    cc5a:	ldr	r3, [r7, #60]	; 0x3c
    cc5c:	ldr	r3, [r3, #4]
    cc5e:	add.w	r3, r3, r2, lsl #4
    cc62:	ldrsh.w	r2, [r3, #8]
    cc66:	beq.n	cc2c <_ZdlPv@@Base+0x1368>
    cc68:	cmp.w	r8, #2
    cc6c:	bne.w	ca66 <_ZdlPv@@Base+0x11a2>
    cc70:	ldr	r3, [r7, #32]
    cc72:	ldr	r5, [r3, #4]
    cc74:	ldr	r3, [r3, #0]
    cc76:	strd	r2, r4, [sp, #12]
    cc7a:	movs	r2, #1
    cc7c:	str	r5, [r7, #8]
    cc7e:	ldr	r5, [r7, #52]	; 0x34
    cc80:	str	r3, [r7, #4]
    cc82:	mov.w	r3, #4294967295	; 0xffffffff
    cc86:	str	r5, [sp, #0]
    cc88:	ldr	r5, [r7, #8]
    cc8a:	str	r1, [r7, #8]
    cc8c:	str	r5, [sp, #8]
    cc8e:	ldr	r5, [r7, #4]
    cc90:	str	r5, [sp, #4]
    cc92:	blx	2da8 <__snprintf_chk@plt>
    cc96:	ldr	r1, [r7, #8]
    cc98:	b.n	ca7c <_ZdlPv@@Base+0x11b8>
    cc9a:	ldr	r3, [r7, #48]	; 0x30
    cc9c:	cmp.w	r8, #1
    cca0:	add.w	r0, r6, sl
    cca4:	ldr	r2, [r3, #40]	; 0x28
    cca6:	ldr	r3, [r7, #60]	; 0x3c
    cca8:	ldr	r3, [r3, #4]
    ccaa:	add.w	r3, r3, r2, lsl #4
    ccae:	ldrb	r2, [r3, #8]
    ccb0:	bne.w	ca5e <_ZdlPv@@Base+0x119a>
    ccb4:	b.n	cc2c <_ZdlPv@@Base+0x1368>
    ccb6:	ldr	r3, [r7, #48]	; 0x30
    ccb8:	cmp.w	r8, #1
    ccbc:	add.w	r0, r6, sl
    ccc0:	ldr	r2, [r3, #40]	; 0x28
    ccc2:	ldr	r3, [r7, #60]	; 0x3c
    ccc4:	ldr	r3, [r3, #4]
    ccc6:	add.w	r3, r3, r2, lsl #4
    ccca:	ldrsb.w	r2, [r3, #8]
    ccce:	bne.w	ca5e <_ZdlPv@@Base+0x119a>
    ccd2:	b.n	cc2c <_ZdlPv@@Base+0x1368>
    ccd4:	blt.w	c97a <_ZdlPv@@Base+0x10b6>
    ccd8:	ldr	r3, [r7, #36]	; 0x24
    ccda:	mov.w	r9, r9, lsl #1
    ccde:	cmp	r9, r3
    cce0:	bcs.w	c82e <_ZdlPv@@Base+0xf6a>
    cce4:	ldr	r3, [r7, #36]	; 0x24
    cce6:	adds	r3, #1
    cce8:	beq.w	c97a <_ZdlPv@@Base+0x10b6>
    ccec:	ldr.w	r9, [r7, #36]	; 0x24
    ccf0:	b.n	c82e <_ZdlPv@@Base+0xf6a>
    ccf2:	blt.w	c97a <_ZdlPv@@Base+0x10b6>
    ccf6:	mov.w	r9, r9, lsl #1
    ccfa:	b.n	c90e <_ZdlPv@@Base+0x104a>
    ccfc:	ldr	r3, [r7, #64]	; 0x40
    ccfe:	movs	r2, #76	; 0x4c
    cd00:	strb.w	r2, [r3], #1
    cd04:	str	r3, [r7, #64]	; 0x40
    cd06:	b.n	c7b8 <_ZdlPv@@Base+0xef4>
    cd08:	blx	2df4 <__errno_location@plt>
    cd0c:	str	r0, [r7, #56]	; 0x38
    cd0e:	mov	r0, r5
    cd10:	blx	2c14 <free@plt+0x4>
    cd14:	b.n	c98c <_ZdlPv@@Base+0x10c8>
    cd16:	cmp.w	r9, #4294967295	; 0xffffffff
    cd1a:	beq.w	c892 <_ZdlPv@@Base+0xfce>
    cd1e:	mov	r5, r6
    cd20:	b.n	c980 <_ZdlPv@@Base+0x10bc>
    cd22:	mov	r1, r9
    cd24:	mov	r0, r6
    cd26:	blx	2c8c <realloc@plt>
    cd2a:	cmp	r0, #0
    cd2c:	beq.n	cd1e <_ZdlPv@@Base+0x145a>
    cd2e:	sub.w	r3, r9, sl
    cd32:	mov	r6, r0
    cd34:	str	r3, [r7, #68]	; 0x44
    cd36:	b.n	c892 <_ZdlPv@@Base+0xfce>
    cd38:	ldr	r3, [r7, #64]	; 0x40
    cd3a:	mov.w	r2, #0
    cd3e:	strb	r2, [r3, #1]
    cd40:	b.n	c892 <_ZdlPv@@Base+0xfce>
    cd42:	sub.w	r3, r9, sl
    cd46:	mov	r6, r0
    cd48:	str	r3, [r7, #68]	; 0x44
    cd4a:	b.n	c892 <_ZdlPv@@Base+0xfce>
    cd4c:	ldr	r3, [r7, #32]
    cd4e:	ldr	r2, [r7, #52]	; 0x34
    cd50:	str	r1, [r7, #4]
    cd52:	ldr	r5, [r3, #4]
    cd54:	ldr	r3, [r3, #0]
    cd56:	str	r2, [sp, #0]
    cd58:	movs	r2, #1
    cd5a:	str	r5, [sp, #8]
    cd5c:	str	r3, [r7, #8]
    cd5e:	mov.w	r3, #4294967295	; 0xffffffff
    cd62:	ldr	r5, [r7, #8]
    cd64:	vstr	d7, [sp, #16]
    cd68:	str	r4, [sp, #24]
    cd6a:	str	r5, [sp, #4]
    cd6c:	blx	2da8 <__snprintf_chk@plt>
    cd70:	ldr	r1, [r7, #4]
    cd72:	b.n	ca7c <_ZdlPv@@Base+0x11b8>
    cd74:	ldr	r3, [r7, #32]
    cd76:	mov	r2, r8
    cd78:	str	r1, [r7, #4]
    cd7a:	ldr	r5, [r3, #0]
    cd7c:	mov.w	r3, #4294967295	; 0xffffffff
    cd80:	vstr	d7, [sp, #8]
    cd84:	str	r4, [sp, #16]
    cd86:	str	r5, [r7, #8]
    cd88:	ldr	r5, [r7, #52]	; 0x34
    cd8a:	str	r5, [sp, #0]
    cd8c:	ldr	r5, [r7, #8]
    cd8e:	str	r5, [sp, #4]
    cd90:	blx	2da8 <__snprintf_chk@plt>
    cd94:	ldr	r1, [r7, #4]
    cd96:	b.n	ca7c <_ZdlPv@@Base+0x11b8>
    cd98:	ldr	r3, [r7, #32]
    cd9a:	mov	r2, fp
    cd9c:	str	r1, [r7, #4]
    cd9e:	ldr	r5, [r3, #4]
    cda0:	ldr	r3, [r3, #0]
    cda2:	str	r4, [sp, #24]
    cda4:	str	r5, [sp, #8]
    cda6:	str	r3, [r7, #8]
    cda8:	mov	r3, ip
    cdaa:	ldr	r5, [r7, #8]
    cdac:	strd	r2, r3, [sp, #16]
    cdb0:	mov.w	r3, #4294967295	; 0xffffffff
    cdb4:	ldr	r2, [r7, #52]	; 0x34
    cdb6:	str	r5, [sp, #4]
    cdb8:	str	r2, [sp, #0]
    cdba:	movs	r2, #1
    cdbc:	blx	2da8 <__snprintf_chk@plt>
    cdc0:	ldr	r1, [r7, #4]
    cdc2:	b.n	ca7c <_ZdlPv@@Base+0x11b8>
    cdc4:	ldr	r3, [r7, #32]
    cdc6:	mov	r2, r8
    cdc8:	str	r1, [r7, #4]
    cdca:	ldr	r5, [r3, #0]
    cdcc:	mov.w	r3, #4294967295	; 0xffffffff
    cdd0:	str	r4, [sp, #16]
    cdd2:	strd	fp, ip, [sp, #8]
    cdd6:	str	r5, [r7, #8]
    cdd8:	ldr	r5, [r7, #52]	; 0x34
    cdda:	str	r5, [sp, #0]
    cddc:	ldr	r5, [r7, #8]
    cdde:	str	r5, [sp, #4]
    cde0:	blx	2da8 <__snprintf_chk@plt>
    cde4:	ldr	r1, [r7, #4]
    cde6:	b.n	ca7c <_ZdlPv@@Base+0x11b8>
    cde8:	mov	r1, r9
    cdea:	mov	r0, r5
    cdec:	blx	2c8c <realloc@plt>
    cdf0:	mov	r6, r0
    cdf2:	cmp	r0, #0
    cdf4:	bne.w	c868 <_ZdlPv@@Base+0xfa4>
    cdf8:	b.n	c97a <_ZdlPv@@Base+0x10b6>
    cdfa:	mov	r6, r5
    cdfc:	b.n	c868 <_ZdlPv@@Base+0xfa4>
    cdfe:	add.w	r4, sl, r3
    ce02:	ldr	r3, [r7, #56]	; 0x38
    ce04:	ldr.w	fp, [r7, #48]	; 0x30
    ce08:	mov	r5, r6
    ce0a:	mov	r2, r3
    ce0c:	ldr	r3, [r7, #12]
    ce0e:	str	r3, [r2, #0]
    ce10:	b.n	c956 <_ZdlPv@@Base+0x1092>
    ce12:	ldr	r3, [r7, #40]	; 0x28
    ce14:	cmp	r6, r3
    ce16:	it	ne
    ce18:	cmpne	r6, #0
    ce1a:	bne.n	ce98 <_ZdlPv@@Base+0x15d4>
    ce1c:	ldr	r3, [r7, #16]
    ce1e:	cbz	r3, ce26 <_ZdlPv@@Base+0x1562>
    ce20:	mov	r0, r3
    ce22:	blx	2c14 <free@plt+0x4>
    ce26:	ldr	r3, [r7, #28]
    ce28:	ldr	r0, [r3, #4]
    ce2a:	add.w	r3, r7, #224	; 0xe0
    ce2e:	cmp	r0, r3
    ce30:	beq.n	ce36 <_ZdlPv@@Base+0x1572>
    ce32:	blx	2c14 <free@plt+0x4>
    ce36:	ldr	r3, [r7, #60]	; 0x3c
    ce38:	ldr	r0, [r3, #4]
    ce3a:	add.w	r3, r7, #96	; 0x60
    ce3e:	cmp	r0, r3
    ce40:	beq.n	ce46 <_ZdlPv@@Base+0x1582>
    ce42:	blx	2c14 <free@plt+0x4>
    ce46:	ldr	r2, [r7, #56]	; 0x38
    ce48:	movs	r3, #75	; 0x4b
    ce4a:	movs	r5, #0
    ce4c:	str	r3, [r2, #0]
    ce4e:	b.n	c9be <_ZdlPv@@Base+0x10fa>
    ce50:	mov	r1, r9
    ce52:	mov	r0, r5
    ce54:	blx	2c8c <realloc@plt>
    ce58:	cmp	r0, #0
    ce5a:	beq.w	cd08 <_ZdlPv@@Base+0x1444>
    ce5e:	mov	r5, r0
    ce60:	b.n	c950 <_ZdlPv@@Base+0x108c>
    ce62:	mov	r5, r0
    ce64:	b.n	c68a <_ZdlPv@@Base+0xdc6>
    ce66:	ldr	r0, [r3, #4]
    ce68:	add.w	r3, r7, #224	; 0xe0
    ce6c:	cmp	r0, r3
    ce6e:	beq.n	ce74 <_ZdlPv@@Base+0x15b0>
    ce70:	blx	2c14 <free@plt+0x4>
    ce74:	ldr	r3, [r7, #60]	; 0x3c
    ce76:	ldr	r0, [r3, #4]
    ce78:	add.w	r3, r7, #96	; 0x60
    ce7c:	cmp	r0, r3
    ce7e:	beq.n	ce84 <_ZdlPv@@Base+0x15c0>
    ce80:	blx	2c14 <free@plt+0x4>
    ce84:	blx	2df4 <__errno_location@plt>
    ce88:	movs	r5, #0
    ce8a:	movs	r3, #22
    ce8c:	str	r3, [r0, #0]
    ce8e:	b.n	c9be <_ZdlPv@@Base+0x10fa>
    ce90:	mov	r0, r6
    ce92:	blx	2c14 <free@plt+0x4>
    ce96:	b.n	cba2 <_ZdlPv@@Base+0x12de>
    ce98:	mov	r0, r6
    ce9a:	blx	2c14 <free@plt+0x4>
    ce9e:	b.n	ce1c <_ZdlPv@@Base+0x1558>
    cea0:	mov	r5, r0
    cea2:	b.n	c950 <_ZdlPv@@Base+0x108c>
    cea4:	movs	r4, #1
    cea6:	adds.w	r4, sl, r4
    ceaa:	bcs.n	cf74 <_ZdlPv@@Base+0x16b0>
    ceac:	cmp	r9, r4
    ceae:	bcs.n	cef6 <_ZdlPv@@Base+0x1632>
    ceb0:	cmp.w	r9, #0
    ceb4:	bne.n	cf5a <_ZdlPv@@Base+0x1696>
    ceb6:	cmp	r4, #12
    ceb8:	it	ls
    ceba:	movls.w	r9, #12
    cebe:	bhi.n	cf66 <_ZdlPv@@Base+0x16a2>
    cec0:	ldr	r3, [r7, #40]	; 0x28
    cec2:	subs	r6, r5, r3
    cec4:	cmp	r5, r3
    cec6:	it	ne
    cec8:	cmpne	r5, #0
    ceca:	clz	r6, r6
    cece:	mov.w	r6, r6, lsr #5
    ced2:	bne.n	cf48 <_ZdlPv@@Base+0x1684>
    ced4:	mov	r0, r9
    ced6:	blx	2d90 <malloc@plt>
    ceda:	cmp	r0, #0
    cedc:	beq.w	c97a <_ZdlPv@@Base+0x10b6>
    cee0:	cmp.w	sl, #0
    cee4:	it	eq
    cee6:	moveq	r6, #0
    cee8:	cmp	r6, #0
    ceea:	beq.n	cf70 <_ZdlPv@@Base+0x16ac>
    ceec:	mov	r1, r5
    ceee:	mov	r2, sl
    cef0:	mov	r5, r0
    cef2:	blx	2d78 <memcpy@plt>
    cef6:	movs	r3, #0
    cef8:	strb.w	r3, [r5, sl]
    cefc:	ldr	r3, [r7, #40]	; 0x28
    cefe:	cmp	r5, r3
    cf00:	it	ne
    cf02:	cmpne	r9, r4
    cf04:	bhi.n	cf38 <_ZdlPv@@Base+0x1674>
    cf06:	ldr	r3, [r7, #16]
    cf08:	cbz	r3, cf10 <_ZdlPv@@Base+0x164c>
    cf0a:	mov	r0, r3
    cf0c:	blx	2c14 <free@plt+0x4>
    cf10:	ldr	r3, [r7, #28]
    cf12:	ldr	r0, [r3, #4]
    cf14:	add.w	r3, r7, #224	; 0xe0
    cf18:	cmp	r0, r3
    cf1a:	beq.n	cf20 <_ZdlPv@@Base+0x165c>
    cf1c:	blx	2c14 <free@plt+0x4>
    cf20:	ldr	r3, [r7, #60]	; 0x3c
    cf22:	ldr	r0, [r3, #4]
    cf24:	add.w	r3, r7, #96	; 0x60
    cf28:	cmp	r0, r3
    cf2a:	beq.n	cf30 <_ZdlPv@@Base+0x166c>
    cf2c:	blx	2c14 <free@plt+0x4>
    cf30:	ldr	r3, [r7, #20]
    cf32:	str.w	sl, [r3]
    cf36:	b.n	c9be <_ZdlPv@@Base+0x10fa>
    cf38:	mov	r0, r5
    cf3a:	mov	r1, r4
    cf3c:	blx	2c8c <realloc@plt>
    cf40:	cmp	r0, #0
    cf42:	it	ne
    cf44:	movne	r5, r0
    cf46:	b.n	cf06 <_ZdlPv@@Base+0x1642>
    cf48:	mov	r1, r9
    cf4a:	mov	r0, r5
    cf4c:	blx	2c8c <realloc@plt>
    cf50:	cmp	r0, #0
    cf52:	beq.w	cd08 <_ZdlPv@@Base+0x1444>
    cf56:	mov	r5, r0
    cf58:	b.n	cef6 <_ZdlPv@@Base+0x1632>
    cf5a:	blt.w	c97a <_ZdlPv@@Base+0x10b6>
    cf5e:	mov.w	r9, r9, lsl #1
    cf62:	cmp	r9, r4
    cf64:	bcs.n	cec0 <_ZdlPv@@Base+0x15fc>
    cf66:	adds	r3, r4, #1
    cf68:	it	ne
    cf6a:	movne	r9, r4
    cf6c:	bne.n	cec0 <_ZdlPv@@Base+0x15fc>
    cf6e:	b.n	c97a <_ZdlPv@@Base+0x10b6>
    cf70:	mov	r5, r0
    cf72:	b.n	cef6 <_ZdlPv@@Base+0x1632>
    cf74:	cmp.w	r9, #4294967295	; 0xffffffff
    cf78:	beq.n	cef6 <_ZdlPv@@Base+0x1632>
    cf7a:	b.n	c97a <_ZdlPv@@Base+0x10b6>
    cf7c:	blx	2cbc <__stack_chk_fail@plt>
    cf80:	blx	2c68 <abort@plt>
    cf84:	ldr	r0, [pc, #784]	; (d298 <_ZdlPv@@Base+0x19d4>)
    cf86:	movs	r1, r0
    cf88:	lsls	r4, r7, #3
    cf8a:	movs	r0, r0
    cf8c:	add	sl, r2
    cf8e:	movs	r1, r0
    cf90:	ldrd	r3, r2, [r1]
    cf94:	cmp	r3, #0
    cf96:	beq.n	d02c <_ZdlPv@@Base+0x1768>
    cf98:	push	{r4, r5, r6, r7}
    cf9a:	adds	r2, #8
    cf9c:	ldr	r5, [pc, #152]	; (d038 <_ZdlPv@@Base+0x1774>)
    cf9e:	movs	r4, #0
    cfa0:	ldr.w	ip, [pc, #152]	; d03c <_ZdlPv@@Base+0x1778>
    cfa4:	add	r5, pc
    cfa6:	add	ip, pc
    cfa8:	ldr.w	r3, [r2, #-8]
    cfac:	subs	r3, #1
    cfae:	cmp	r3, #21
    cfb0:	bhi.n	d030 <_ZdlPv@@Base+0x176c>
    cfb2:	tbb	[pc, r3]
    cfb6:	movs	r2, #34	; 0x22
    cfb8:	subs	r6, r3, #0
    cfba:	lsrs	r3, r1, #12
    cfbc:	lsrs	r3, r1, #12
    cfbe:	asrs	r6, r2, #24
    cfc0:	movs	r6, #38	; 0x26
    cfc2:	lsrs	r3, r1, #12
    cfc4:	adds	r5, #46	; 0x2e
    cfc6:	lsrs	r3, r1, #12
    cfc8:	lsrs	r3, r1, #12
    cfca:	lsrs	r3, r1, #12
    cfcc:	ldr.w	r3, [r0], #4
    cfd0:	str	r3, [r2, #0]
    cfd2:	ldr	r3, [r1, #0]
    cfd4:	adds	r4, #1
    cfd6:	adds	r2, #16
    cfd8:	cmp	r3, r4
    cfda:	bhi.n	cfa8 <_ZdlPv@@Base+0x16e4>
    cfdc:	movs	r0, #0
    cfde:	pop	{r4, r5, r6, r7}
    cfe0:	bx	lr
    cfe2:	adds	r0, #7
    cfe4:	bic.w	r0, r0, #7
    cfe8:	ldrd	r6, r7, [r0], #8
    cfec:	strd	r6, r7, [r2]
    cff0:	b.n	cfd2 <_ZdlPv@@Base+0x170e>
    cff2:	ldr.w	r3, [r0], #4
    cff6:	strh	r3, [r2, #0]
    cff8:	b.n	cfd2 <_ZdlPv@@Base+0x170e>
    cffa:	ldr.w	r3, [r0], #4
    cffe:	strb	r3, [r2, #0]
    d000:	b.n	cfd2 <_ZdlPv@@Base+0x170e>
    d002:	adds	r0, #7
    d004:	bic.w	r0, r0, #7
    d008:	ldrd	r6, r7, [r0], #8
    d00c:	strd	r6, r7, [r2]
    d010:	b.n	cfd2 <_ZdlPv@@Base+0x170e>
    d012:	ldr.w	r3, [r0], #4
    d016:	cmp	r3, #0
    d018:	bne.n	cfd0 <_ZdlPv@@Base+0x170c>
    d01a:	str.w	ip, [r2]
    d01e:	b.n	cfd2 <_ZdlPv@@Base+0x170e>
    d020:	ldr.w	r3, [r0], #4
    d024:	cmp	r3, #0
    d026:	bne.n	cfd0 <_ZdlPv@@Base+0x170c>
    d028:	str	r5, [r2, #0]
    d02a:	b.n	cfd2 <_ZdlPv@@Base+0x170e>
    d02c:	movs	r0, #0
    d02e:	bx	lr
    d030:	mov.w	r0, #4294967295	; 0xffffffff
    d034:	b.n	cfde <_ZdlPv@@Base+0x171a>
    d036:	nop
    d038:	adds	r2, #4
    d03a:	movs	r0, r0
    d03c:	adds	r1, #250	; 0xfa
    d03e:	movs	r0, r0
    d040:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    d044:	mov	fp, r2
    d046:	sub	sp, #52	; 0x34
    d048:	movs	r2, #0
    d04a:	mov	r3, r1
    d04c:	mov	r7, r1
    d04e:	mov	r8, r0
    d050:	mov	r0, fp
    d052:	str.w	r2, [r3], #16
    d056:	movs	r1, #7
    d058:	str	r3, [r7, #4]
    d05a:	mov	r6, r2
    d05c:	str.w	r2, [r0], #8
    d060:	mov	sl, r2
    d062:	str	r1, [sp, #4]
    d064:	str	r2, [sp, #24]
    d066:	strd	r0, r2, [sp, #8]
    d06a:	str	r2, [sp, #28]
    d06c:	movw	r2, #39321	; 0x9999
    d070:	str	r1, [sp, #20]
    d072:	movt	r2, #6553	; 0x1999
    d076:	movw	r1, #29789	; 0x745d
    d07a:	str	r3, [sp, #32]
    d07c:	movt	r1, #1489	; 0x5d1
    d080:	str.w	r0, [fp, #4]
    d084:	str	r2, [sp, #36]	; 0x24
    d086:	str	r1, [sp, #40]	; 0x28
    d088:	b.n	d08e <_ZdlPv@@Base+0x17ca>
    d08a:	cmp	r0, #37	; 0x25
    d08c:	beq.n	d0b0 <_ZdlPv@@Base+0x17ec>
    d08e:	mov	r2, r8
    d090:	ldrb.w	r0, [r8], #1
    d094:	mov	r5, r8
    d096:	cmp	r0, #0
    d098:	bne.n	d08a <_ZdlPv@@Base+0x17c6>
    d09a:	movs	r1, #44	; 0x2c
    d09c:	mul.w	r1, r1, r6
    d0a0:	str	r2, [r3, r1]
    d0a2:	ldr	r3, [sp, #12]
    d0a4:	str	r3, [r7, #8]
    d0a6:	ldr	r3, [sp, #24]
    d0a8:	str	r3, [r7, #12]
    d0aa:	add	sp, #52	; 0x34
    d0ac:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    d0b0:	movs	r1, #44	; 0x2c
    d0b2:	mul.w	r0, r1, r6
    d0b6:	mov.w	r1, #4294967295	; 0xffffffff
    d0ba:	adds	r6, r3, r0
    d0bc:	str	r2, [r3, r0]
    d0be:	strd	sl, sl, [r6, #8]
    d0c2:	str.w	sl, [r6, #16]
    d0c6:	strd	sl, sl, [r6, #24]
    d0ca:	str	r1, [r6, #20]
    d0cc:	str	r1, [r6, #32]
    d0ce:	str	r1, [r6, #40]	; 0x28
    d0d0:	ldrb.w	r4, [r8]
    d0d4:	sub.w	r0, r4, #48	; 0x30
    d0d8:	uxtb	r3, r0
    d0da:	cmp	r3, #9
    d0dc:	bls.w	d44e <_ZdlPv@@Base+0x1b8a>
    d0e0:	mov.w	r9, #4294967295	; 0xffffffff
    d0e4:	b.n	d10a <_ZdlPv@@Base+0x1846>
    d0e6:	cmp	r4, #45	; 0x2d
    d0e8:	beq.n	d11c <_ZdlPv@@Base+0x1858>
    d0ea:	cmp	r4, #43	; 0x2b
    d0ec:	beq.n	d126 <_ZdlPv@@Base+0x1862>
    d0ee:	cmp	r4, #32
    d0f0:	beq.n	d130 <_ZdlPv@@Base+0x186c>
    d0f2:	cmp	r4, #35	; 0x23
    d0f4:	beq.n	d13a <_ZdlPv@@Base+0x1876>
    d0f6:	cmp	r4, #48	; 0x30
    d0f8:	beq.n	d144 <_ZdlPv@@Base+0x1880>
    d0fa:	cmp	r4, #73	; 0x49
    d0fc:	bne.n	d14e <_ZdlPv@@Base+0x188a>
    d0fe:	ldr	r3, [r6, #8]
    d100:	orr.w	r3, r3, #64	; 0x40
    d104:	str	r3, [r6, #8]
    d106:	ldrb	r4, [r1, #0]
    d108:	mov	r5, r1
    d10a:	cmp	r4, #39	; 0x27
    d10c:	add.w	r1, r5, #1
    d110:	bne.n	d0e6 <_ZdlPv@@Base+0x1822>
    d112:	ldr	r3, [r6, #8]
    d114:	orr.w	r3, r3, #1
    d118:	str	r3, [r6, #8]
    d11a:	b.n	d106 <_ZdlPv@@Base+0x1842>
    d11c:	ldr	r3, [r6, #8]
    d11e:	orr.w	r3, r3, #2
    d122:	str	r3, [r6, #8]
    d124:	b.n	d106 <_ZdlPv@@Base+0x1842>
    d126:	ldr	r3, [r6, #8]
    d128:	orr.w	r3, r3, #4
    d12c:	str	r3, [r6, #8]
    d12e:	b.n	d106 <_ZdlPv@@Base+0x1842>
    d130:	ldr	r3, [r6, #8]
    d132:	orr.w	r3, r3, #8
    d136:	str	r3, [r6, #8]
    d138:	b.n	d106 <_ZdlPv@@Base+0x1842>
    d13a:	ldr	r3, [r6, #8]
    d13c:	orr.w	r3, r3, #16
    d140:	str	r3, [r6, #8]
    d142:	b.n	d106 <_ZdlPv@@Base+0x1842>
    d144:	ldr	r3, [r6, #8]
    d146:	orr.w	r3, r3, #32
    d14a:	str	r3, [r6, #8]
    d14c:	b.n	d106 <_ZdlPv@@Base+0x1842>
    d14e:	cmp	r4, #42	; 0x2a
    d150:	beq.w	d25e <_ZdlPv@@Base+0x199a>
    d154:	sub.w	r3, r4, #48	; 0x30
    d158:	cmp	r3, #9
    d15a:	bls.w	d666 <_ZdlPv@@Base+0x1da2>
    d15e:	cmp	r4, #46	; 0x2e
    d160:	beq.w	d30e <_ZdlPv@@Base+0x1a4a>
    d164:	adds	r5, #1
    d166:	movs	r3, #0
    d168:	movs	r1, #1
    d16a:	b.n	d170 <_ZdlPv@@Base+0x18ac>
    d16c:	ldrb.w	r4, [r5], #1
    d170:	cmp	r4, #104	; 0x68
    d172:	mov	r8, r5
    d174:	ittt	eq
    d176:	andeq.w	r2, r3, #1
    d17a:	lsleq.w	r2, r1, r2
    d17e:	orreq	r3, r2
    d180:	beq.n	d16c <_ZdlPv@@Base+0x18a8>
    d182:	cmp	r4, #76	; 0x4c
    d184:	it	eq
    d186:	orreq.w	r3, r3, #4
    d18a:	beq.n	d16c <_ZdlPv@@Base+0x18a8>
    d18c:	cmp	r4, #108	; 0x6c
    d18e:	it	eq
    d190:	addeq	r3, #8
    d192:	beq.n	d16c <_ZdlPv@@Base+0x18a8>
    d194:	cmp	r4, #106	; 0x6a
    d196:	it	eq
    d198:	addeq	r3, #16
    d19a:	beq.n	d16c <_ZdlPv@@Base+0x18a8>
    d19c:	and.w	r2, r4, #223	; 0xdf
    d1a0:	cmp	r2, #90	; 0x5a
    d1a2:	beq.n	d16c <_ZdlPv@@Base+0x18a8>
    d1a4:	cmp	r4, #116	; 0x74
    d1a6:	beq.n	d16c <_ZdlPv@@Base+0x18a8>
    d1a8:	sub.w	r2, r4, #37	; 0x25
    d1ac:	cmp	r2, #83	; 0x53
    d1ae:	bhi.w	d49e <_ZdlPv@@Base+0x1bda>
    d1b2:	tbh	[pc, r2, lsl #1]
    d1b6:	lsls	r6, r3, #4
    d1b8:	lsls	r4, r6, #5
    d1ba:	lsls	r4, r6, #5
    d1bc:	lsls	r4, r6, #5
    d1be:	lsls	r4, r6, #5
    d1c0:	lsls	r4, r6, #5
    d1c2:	lsls	r4, r6, #5
    d1c4:	lsls	r4, r6, #5
    d1c6:	lsls	r4, r6, #5
    d1c8:	lsls	r4, r6, #5
    d1ca:	lsls	r4, r6, #5
    d1cc:	lsls	r4, r6, #5
    d1ce:	lsls	r4, r6, #5
    d1d0:	lsls	r4, r6, #5
    d1d2:	lsls	r4, r6, #5
    d1d4:	lsls	r4, r6, #5
    d1d6:	lsls	r4, r6, #5
    d1d8:	lsls	r4, r6, #5
    d1da:	lsls	r4, r6, #5
    d1dc:	lsls	r4, r6, #5
    d1de:	lsls	r4, r6, #5
    d1e0:	lsls	r4, r6, #5
    d1e2:	lsls	r4, r6, #5
    d1e4:	lsls	r4, r6, #5
    d1e6:	lsls	r4, r6, #5
    d1e8:	lsls	r4, r6, #5
    d1ea:	lsls	r4, r6, #5
    d1ec:	lsls	r4, r6, #5
    d1ee:	lsls	r6, r3, #6
    d1f0:	lsls	r4, r6, #5
    d1f2:	lsls	r6, r3, #8
    d1f4:	lsls	r4, r6, #5
    d1f6:	lsls	r6, r3, #6
    d1f8:	lsls	r6, r3, #6
    d1fa:	lsls	r6, r3, #6
    d1fc:	lsls	r4, r6, #5
    d1fe:	lsls	r4, r6, #5
    d200:	lsls	r4, r6, #5
    d202:	lsls	r4, r6, #5
    d204:	lsls	r4, r6, #5
    d206:	lsls	r4, r6, #5
    d208:	lsls	r4, r6, #5
    d20a:	lsls	r4, r6, #5
    d20c:	lsls	r4, r6, #5
    d20e:	lsls	r4, r6, #5
    d210:	lsls	r4, r6, #5
    d212:	lsls	r1, r4, #11
    d214:	lsls	r4, r6, #5
    d216:	lsls	r4, r6, #5
    d218:	lsls	r4, r6, #5
    d21a:	lsls	r4, r6, #5
    d21c:	lsls	r6, r4, #7
    d21e:	lsls	r4, r6, #5
    d220:	lsls	r4, r6, #5
    d222:	lsls	r4, r6, #5
    d224:	lsls	r4, r6, #5
    d226:	lsls	r4, r6, #5
    d228:	lsls	r4, r6, #5
    d22a:	lsls	r4, r6, #5
    d22c:	lsls	r4, r6, #5
    d22e:	lsls	r6, r3, #6
    d230:	lsls	r4, r6, #5
    d232:	lsls	r0, r3, #8
    d234:	lsls	r7, r7, #7
    d236:	lsls	r6, r3, #6
    d238:	lsls	r6, r3, #6
    d23a:	lsls	r6, r3, #6
    d23c:	lsls	r4, r6, #5
    d23e:	lsls	r7, r7, #7
    d240:	lsls	r4, r6, #5
    d242:	lsls	r4, r6, #5
    d244:	lsls	r4, r6, #5
    d246:	lsls	r4, r6, #5
    d248:	lsls	r3, r4, #3
    d24a:	lsls	r6, r4, #7
    d24c:	lsls	r6, r3, #11
    d24e:	lsls	r4, r6, #5
    d250:	lsls	r4, r6, #5
    d252:	lsls	r2, r4, #8
    d254:	lsls	r4, r6, #5
    d256:	lsls	r6, r4, #7
    d258:	lsls	r4, r6, #5
    d25a:	lsls	r4, r6, #5
    d25c:	lsls	r6, r4, #7
    d25e:	ldr	r3, [sp, #12]
    d260:	str	r5, [r6, #12]
    d262:	str	r1, [r6, #16]
    d264:	cmp	r3, #1
    d266:	ldrb	r2, [r5, #1]
    d268:	it	cc
    d26a:	movcc	r3, #1
    d26c:	str	r3, [sp, #12]
    d26e:	subs	r2, #48	; 0x30
    d270:	uxtb	r3, r2
    d272:	cmp	r3, #9
    d274:	bls.w	d52e <_ZdlPv@@Base+0x1c6a>
    d278:	ldr	r2, [sp, #28]
    d27a:	adds	r3, r2, #1
    d27c:	str	r2, [r6, #20]
    d27e:	adds	r2, #1
    d280:	beq.w	d49e <_ZdlPv@@Base+0x1bda>
    d284:	mov	r5, r1
    d286:	ldr	r4, [sp, #28]
    d288:	str	r3, [sp, #28]
    d28a:	ldr	r2, [sp, #4]
    d28c:	ldr.w	r3, [fp, #4]
    d290:	cmp	r2, r4
    d292:	bhi.w	d738 <_ZdlPv@@Base+0x1e74>
    d296:	ldr	r2, [sp, #4]
    d298:	lsls	r2, r2, #1
    d29a:	str	r2, [sp, #4]
    d29c:	cmp	r2, r4
    d29e:	itt	ls
    d2a0:	addls	r2, r4, #1
    d2a2:	strls	r2, [sp, #4]
    d2a4:	ldr	r2, [sp, #4]
    d2a6:	cmp.w	r2, #268435456	; 0x10000000
    d2aa:	bcs.w	d7f2 <_ZdlPv@@Base+0x1f2e>
    d2ae:	lsls	r1, r2, #4
    d2b0:	ldr	r2, [sp, #8]
    d2b2:	cmp	r2, r3
    d2b4:	beq.w	d73e <_ZdlPv@@Base+0x1e7a>
    d2b8:	mov	r0, r3
    d2ba:	blx	2c8c <realloc@plt>
    d2be:	ldr.w	r1, [fp, #4]
    d2c2:	mov	r3, r0
    d2c4:	cmp	r0, #0
    d2c6:	beq.w	d7f0 <_ZdlPv@@Base+0x1f2c>
    d2ca:	ldr	r0, [sp, #8]
    d2cc:	ldr.w	r2, [fp]
    d2d0:	cmp	r0, r1
    d2d2:	beq.w	d750 <_ZdlPv@@Base+0x1e8c>
    d2d6:	str.w	r3, [fp, #4]
    d2da:	cmp	r2, r4
    d2dc:	bhi.n	d2f4 <_ZdlPv@@Base+0x1a30>
    d2de:	sub.w	r0, r3, #16
    d2e2:	adds	r2, #1
    d2e4:	cmp	r2, r4
    d2e6:	mov.w	r1, r2, lsl #4
    d2ea:	str.w	sl, [r0, r1]
    d2ee:	bls.n	d2e2 <_ZdlPv@@Base+0x1a1e>
    d2f0:	str.w	r2, [fp]
    d2f4:	lsls	r4, r4, #4
    d2f6:	ldr	r2, [r3, r4]
    d2f8:	cmp	r2, #0
    d2fa:	bne.w	d694 <_ZdlPv@@Base+0x1dd0>
    d2fe:	mov	r1, r5
    d300:	movs	r2, #5
    d302:	str	r2, [r3, r4]
    d304:	ldrb.w	r4, [r1], #1
    d308:	cmp	r4, #46	; 0x2e
    d30a:	bne.w	d164 <_ZdlPv@@Base+0x18a0>
    d30e:	ldrb	r3, [r5, #1]
    d310:	str	r5, [r6, #24]
    d312:	cmp	r3, #42	; 0x2a
    d314:	bne.w	d4ca <_ZdlPv@@Base+0x1c06>
    d318:	ldr	r3, [sp, #24]
    d31a:	adds	r1, r5, #2
    d31c:	str	r1, [r6, #28]
    d31e:	cmp	r3, #2
    d320:	mov	r8, r1
    d322:	it	cc
    d324:	movcc	r3, #2
    d326:	str	r3, [sp, #24]
    d328:	ldrb	r3, [r5, #2]
    d32a:	subs	r3, #48	; 0x30
    d32c:	uxtb	r2, r3
    d32e:	cmp	r2, #9
    d330:	bls.w	d792 <_ZdlPv@@Base+0x1ece>
    d334:	ldr	r4, [r6, #32]
    d336:	adds	r5, r4, #1
    d338:	beq.w	d780 <_ZdlPv@@Base+0x1ebc>
    d33c:	ldr	r2, [sp, #4]
    d33e:	ldr.w	r3, [fp, #4]
    d342:	cmp	r2, r4
    d344:	bls.w	d6fc <_ZdlPv@@Base+0x1e38>
    d348:	ldr.w	r2, [fp]
    d34c:	cmp	r2, r4
    d34e:	bhi.n	d366 <_ZdlPv@@Base+0x1aa2>
    d350:	sub.w	r0, r3, #16
    d354:	adds	r2, #1
    d356:	cmp	r2, r4
    d358:	mov.w	r1, r2, lsl #4
    d35c:	str.w	sl, [r0, r1]
    d360:	bls.n	d354 <_ZdlPv@@Base+0x1a90>
    d362:	str.w	r2, [fp]
    d366:	lsls	r4, r4, #4
    d368:	ldr	r2, [r3, r4]
    d36a:	cmp	r2, #0
    d36c:	bne.w	d6ee <_ZdlPv@@Base+0x1e2a>
    d370:	movs	r2, #5
    d372:	mov	r5, r8
    d374:	str	r2, [r3, r4]
    d376:	ldrb.w	r4, [r8]
    d37a:	b.n	d164 <_ZdlPv@@Base+0x18a0>
    d37c:	cmp	r3, #15
    d37e:	bgt.w	d766 <_ZdlPv@@Base+0x1ea2>
    d382:	lsls	r1, r3, #29
    d384:	bmi.w	d766 <_ZdlPv@@Base+0x1ea2>
    d388:	cmp	r3, #7
    d38a:	itt	gt
    d38c:	movgt	r3, #21
    d38e:	strgt	r3, [sp, #16]
    d390:	bgt.n	d3a6 <_ZdlPv@@Base+0x1ae2>
    d392:	lsls	r2, r3, #30
    d394:	itt	mi
    d396:	movmi	r3, #18
    d398:	strmi	r3, [sp, #16]
    d39a:	bmi.n	d3a6 <_ZdlPv@@Base+0x1ae2>
    d39c:	and.w	r3, r3, #1
    d3a0:	rsb	r3, r3, #20
    d3a4:	str	r3, [sp, #16]
    d3a6:	cmp.w	r9, #4294967295	; 0xffffffff
    d3aa:	it	ne
    d3ac:	strne.w	r9, [r6, #40]	; 0x28
    d3b0:	beq.w	d652 <_ZdlPv@@Base+0x1d8e>
    d3b4:	ldr	r2, [sp, #4]
    d3b6:	ldr.w	r3, [fp, #4]
    d3ba:	cmp	r2, r9
    d3bc:	bls.w	d606 <_ZdlPv@@Base+0x1d42>
    d3c0:	ldr.w	r2, [fp]
    d3c4:	cmp	r2, r9
    d3c6:	bhi.n	d3de <_ZdlPv@@Base+0x1b1a>
    d3c8:	sub.w	r0, r3, #16
    d3cc:	adds	r2, #1
    d3ce:	cmp	r2, r9
    d3d0:	mov.w	r1, r2, lsl #4
    d3d4:	str.w	sl, [r0, r1]
    d3d8:	bls.n	d3cc <_ZdlPv@@Base+0x1b08>
    d3da:	str.w	r2, [fp]
    d3de:	mov.w	r9, r9, lsl #4
    d3e2:	ldr.w	r2, [r3, r9]
    d3e6:	cmp	r2, #0
    d3e8:	bne.w	d648 <_ZdlPv@@Base+0x1d84>
    d3ec:	ldr	r2, [sp, #16]
    d3ee:	str.w	r2, [r3, r9]
    d3f2:	strb.w	r4, [r6, #36]	; 0x24
    d3f6:	ldr	r3, [r7, #0]
    d3f8:	str	r5, [r6, #4]
    d3fa:	adds	r6, r3, #1
    d3fc:	ldr	r3, [sp, #20]
    d3fe:	str	r6, [r7, #0]
    d400:	cmp	r3, r6
    d402:	it	hi
    d404:	ldrhi	r3, [r7, #4]
    d406:	bhi.w	d08e <_ZdlPv@@Base+0x17ca>
    d40a:	ldr	r3, [sp, #20]
    d40c:	cmp	r3, #0
    d40e:	blt.w	d81c <_ZdlPv@@Base+0x1f58>
    d412:	ldr	r3, [sp, #20]
    d414:	ldr	r2, [sp, #40]	; 0x28
    d416:	cmp.w	r2, r3, lsl #1
    d41a:	mov.w	r4, r3, lsl #1
    d41e:	bcc.w	d81c <_ZdlPv@@Base+0x1f58>
    d422:	movs	r1, #88	; 0x58
    d424:	ldr	r5, [r7, #4]
    d426:	mul.w	r1, r1, r3
    d42a:	ldr	r3, [sp, #32]
    d42c:	cmp	r3, r5
    d42e:	beq.n	d50c <_ZdlPv@@Base+0x1c48>
    d430:	mov	r0, r5
    d432:	blx	2c8c <realloc@plt>
    d436:	mov	r3, r0
    d438:	cmp	r0, #0
    d43a:	beq.w	d81c <_ZdlPv@@Base+0x1f58>
    d43e:	ldrd	r6, r5, [r7]
    d442:	ldr	r2, [sp, #32]
    d444:	cmp	r2, r5
    d446:	beq.n	d51a <_ZdlPv@@Base+0x1c56>
    d448:	str	r4, [sp, #20]
    d44a:	str	r3, [r7, #4]
    d44c:	b.n	d08e <_ZdlPv@@Base+0x17ca>
    d44e:	mov	r2, r8
    d450:	ldrb.w	r3, [r2, #1]!
    d454:	sub.w	r1, r3, #48	; 0x30
    d458:	cmp	r1, #9
    d45a:	bls.n	d450 <_ZdlPv@@Base+0x1b8c>
    d45c:	cmp	r3, #36	; 0x24
    d45e:	bne.w	d0e0 <_ZdlPv@@Base+0x181c>
    d462:	ldr	r5, [sp, #36]	; 0x24
    d464:	movs	r3, #0
    d466:	movs	r1, #10
    d468:	b.n	d472 <_ZdlPv@@Base+0x1bae>
    d46a:	uxtb	r4, r0
    d46c:	cmp	r4, #9
    d46e:	bhi.w	d7de <_ZdlPv@@Base+0x1f1a>
    d472:	cmp	r3, r5
    d474:	mov	r2, r8
    d476:	ite	ls
    d478:	mulls	r3, r1
    d47a:	movhi.w	r3, #4294967295	; 0xffffffff
    d47e:	adds.w	r9, r0, r3
    d482:	ldrb.w	r0, [r8, #1]
    d486:	add.w	r8, r8, #1
    d48a:	sub.w	r0, r0, #48	; 0x30
    d48e:	mov	r3, r9
    d490:	bcc.n	d46a <_ZdlPv@@Base+0x1ba6>
    d492:	uxtb	r4, r0
    d494:	mov.w	r3, #4294967295	; 0xffffffff
    d498:	cmp	r4, #9
    d49a:	mov	r2, r8
    d49c:	bls.n	d47e <_ZdlPv@@Base+0x1bba>
    d49e:	ldr.w	r3, [fp, #4]
    d4a2:	ldr	r2, [sp, #8]
    d4a4:	cmp	r2, r3
    d4a6:	beq.n	d4ae <_ZdlPv@@Base+0x1bea>
    d4a8:	mov	r0, r3
    d4aa:	blx	2c14 <free@plt+0x4>
    d4ae:	ldr	r0, [r7, #4]
    d4b0:	ldr	r3, [sp, #32]
    d4b2:	cmp	r3, r0
    d4b4:	beq.n	d4ba <_ZdlPv@@Base+0x1bf6>
    d4b6:	blx	2c14 <free@plt+0x4>
    d4ba:	blx	2df4 <__errno_location@plt>
    d4be:	movs	r2, #22
    d4c0:	mov	r3, r0
    d4c2:	mov.w	r0, #4294967295	; 0xffffffff
    d4c6:	str	r2, [r3, #0]
    d4c8:	b.n	d0aa <_ZdlPv@@Base+0x17e6>
    d4ca:	ldrb	r3, [r5, #1]
    d4cc:	subs	r3, #48	; 0x30
    d4ce:	cmp	r3, #9
    d4d0:	bhi.w	d830 <_ZdlPv@@Base+0x1f6c>
    d4d4:	ldrb.w	r3, [r1, #1]!
    d4d8:	subs	r3, #48	; 0x30
    d4da:	cmp	r3, #9
    d4dc:	bls.n	d4d4 <_ZdlPv@@Base+0x1c10>
    d4de:	subs	r3, r1, r5
    d4e0:	mov	r5, r1
    d4e2:	ldr	r2, [sp, #24]
    d4e4:	str	r1, [r6, #28]
    d4e6:	cmp	r2, r3
    d4e8:	ldrb	r4, [r1, #0]
    d4ea:	it	cc
    d4ec:	movcc	r2, r3
    d4ee:	str	r2, [sp, #24]
    d4f0:	b.n	d164 <_ZdlPv@@Base+0x18a0>
    d4f2:	cmp	r3, #15
    d4f4:	itt	gt
    d4f6:	movgt	r3, #12
    d4f8:	strgt	r3, [sp, #16]
    d4fa:	bgt.w	d3a6 <_ZdlPv@@Base+0x1ae2>
    d4fe:	tst.w	r3, #4
    d502:	ite	ne
    d504:	movne	r3, #12
    d506:	moveq	r3, #11
    d508:	str	r3, [sp, #16]
    d50a:	b.n	d3a6 <_ZdlPv@@Base+0x1ae2>
    d50c:	mov	r0, r1
    d50e:	blx	2d90 <malloc@plt>
    d512:	mov	r3, r0
    d514:	cmp	r0, #0
    d516:	beq.w	d6be <_ZdlPv@@Base+0x1dfa>
    d51a:	movs	r2, #44	; 0x2c
    d51c:	mov	r0, r3
    d51e:	mul.w	r2, r2, r6
    d522:	mov	r1, r5
    d524:	blx	2d78 <memcpy@plt>
    d528:	ldr	r6, [r7, #0]
    d52a:	mov	r3, r0
    d52c:	b.n	d448 <_ZdlPv@@Base+0x1b84>
    d52e:	mov	r0, r1
    d530:	ldrb.w	r3, [r0, #1]!
    d534:	sub.w	r4, r3, #48	; 0x30
    d538:	cmp	r4, #9
    d53a:	bls.n	d530 <_ZdlPv@@Base+0x1c6c>
    d53c:	cmp	r3, #36	; 0x24
    d53e:	bne.w	d278 <_ZdlPv@@Base+0x19b4>
    d542:	mov	r3, r1
    d544:	movs	r0, #10
    d546:	movs	r1, #0
    d548:	b.n	d556 <_ZdlPv@@Base+0x1c92>
    d54a:	uxtb.w	ip, r2
    d54e:	cmp.w	ip, #9
    d552:	bhi.w	d822 <_ZdlPv@@Base+0x1f5e>
    d556:	ldr	r4, [sp, #36]	; 0x24
    d558:	mov	r5, r3
    d55a:	cmp	r1, r4
    d55c:	ite	ls
    d55e:	mulls	r1, r0
    d560:	movhi.w	r1, #4294967295	; 0xffffffff
    d564:	adds	r4, r2, r1
    d566:	ldrb	r2, [r3, #1]
    d568:	add.w	r3, r3, #1
    d56c:	sub.w	r2, r2, #48	; 0x30
    d570:	mov	r1, r4
    d572:	bcc.n	d54a <_ZdlPv@@Base+0x1c86>
    d574:	uxtb	r4, r2
    d576:	mov.w	r1, #4294967295	; 0xffffffff
    d57a:	cmp	r4, #9
    d57c:	mov	r5, r3
    d57e:	bls.n	d564 <_ZdlPv@@Base+0x1ca0>
    d580:	b.n	d49e <_ZdlPv@@Base+0x1bda>
    d582:	cmp	r3, #15
    d584:	bgt.w	d760 <_ZdlPv@@Base+0x1e9c>
    d588:	lsls	r2, r3, #29
    d58a:	bmi.w	d760 <_ZdlPv@@Base+0x1e9c>
    d58e:	cmp	r3, #7
    d590:	itt	gt
    d592:	movgt	r3, #8
    d594:	strgt	r3, [sp, #16]
    d596:	bgt.w	d3a6 <_ZdlPv@@Base+0x1ae2>
    d59a:	lsls	r0, r3, #30
    d59c:	itt	mi
    d59e:	movmi	r3, #2
    d5a0:	strmi	r3, [sp, #16]
    d5a2:	bmi.w	d3a6 <_ZdlPv@@Base+0x1ae2>
    d5a6:	tst.w	r3, #1
    d5aa:	ite	ne
    d5ac:	movne	r3, #4
    d5ae:	moveq	r3, #6
    d5b0:	str	r3, [sp, #16]
    d5b2:	b.n	d3a6 <_ZdlPv@@Base+0x1ae2>
    d5b4:	cmp	r3, #15
    d5b6:	bgt.w	d76c <_ZdlPv@@Base+0x1ea8>
    d5ba:	lsls	r0, r3, #29
    d5bc:	bmi.w	d76c <_ZdlPv@@Base+0x1ea8>
    d5c0:	cmp	r3, #7
    d5c2:	itt	gt
    d5c4:	movgt	r3, #7
    d5c6:	strgt	r3, [sp, #16]
    d5c8:	bgt.w	d3a6 <_ZdlPv@@Base+0x1ae2>
    d5cc:	lsls	r1, r3, #30
    d5ce:	itt	mi
    d5d0:	movmi	r3, #1
    d5d2:	strmi	r3, [sp, #16]
    d5d4:	bmi.w	d3a6 <_ZdlPv@@Base+0x1ae2>
    d5d8:	tst.w	r3, #1
    d5dc:	ite	ne
    d5de:	movne	r3, #3
    d5e0:	moveq	r3, #5
    d5e2:	str	r3, [sp, #16]
    d5e4:	b.n	d3a6 <_ZdlPv@@Base+0x1ae2>
    d5e6:	cmp	r3, #7
    d5e8:	ite	gt
    d5ea:	movgt	r3, #14
    d5ec:	movle	r3, #13
    d5ee:	str	r3, [sp, #16]
    d5f0:	b.n	d3a6 <_ZdlPv@@Base+0x1ae2>
    d5f2:	movs	r3, #14
    d5f4:	movs	r4, #99	; 0x63
    d5f6:	str	r3, [sp, #16]
    d5f8:	b.n	d3a6 <_ZdlPv@@Base+0x1ae2>
    d5fa:	cmp	r3, #7
    d5fc:	ite	gt
    d5fe:	movgt	r3, #16
    d600:	movle	r3, #15
    d602:	str	r3, [sp, #16]
    d604:	b.n	d3a6 <_ZdlPv@@Base+0x1ae2>
    d606:	ldr	r2, [sp, #4]
    d608:	lsls	r2, r2, #1
    d60a:	str	r2, [sp, #4]
    d60c:	cmp	r2, r9
    d60e:	itt	ls
    d610:	addls.w	r2, r9, #1
    d614:	strls	r2, [sp, #4]
    d616:	ldr	r2, [sp, #4]
    d618:	cmp.w	r2, #268435456	; 0x10000000
    d61c:	bcs.w	d7f2 <_ZdlPv@@Base+0x1f2e>
    d620:	lsls	r1, r2, #4
    d622:	ldr	r2, [sp, #8]
    d624:	cmp	r2, r3
    d626:	beq.n	d6a2 <_ZdlPv@@Base+0x1dde>
    d628:	mov	r0, r3
    d62a:	blx	2c8c <realloc@plt>
    d62e:	mov	r3, r0
    d630:	cmp	r0, #0
    d632:	beq.w	d81c <_ZdlPv@@Base+0x1f58>
    d636:	ldr.w	r2, [fp, #4]
    d63a:	ldr	r1, [sp, #8]
    d63c:	cmp	r1, r2
    d63e:	beq.w	d84a <_ZdlPv@@Base+0x1f86>
    d642:	str.w	r3, [fp, #4]
    d646:	b.n	d3c0 <_ZdlPv@@Base+0x1afc>
    d648:	ldr	r1, [sp, #16]
    d64a:	cmp	r2, r1
    d64c:	beq.w	d3f2 <_ZdlPv@@Base+0x1b2e>
    d650:	b.n	d4a2 <_ZdlPv@@Base+0x1bde>
    d652:	ldr	r2, [sp, #28]
    d654:	adds	r3, r2, #1
    d656:	str	r2, [r6, #40]	; 0x28
    d658:	adds	r2, #1
    d65a:	beq.w	d49e <_ZdlPv@@Base+0x1bda>
    d65e:	ldr.w	r9, [sp, #28]
    d662:	str	r3, [sp, #28]
    d664:	b.n	d3b4 <_ZdlPv@@Base+0x1af0>
    d666:	str	r5, [r6, #12]
    d668:	mov	r0, r5
    d66a:	ldrb	r3, [r5, #0]
    d66c:	subs	r3, #48	; 0x30
    d66e:	cmp	r3, #9
    d670:	bhi.n	d680 <_ZdlPv@@Base+0x1dbc>
    d672:	mov	r3, r0
    d674:	ldrb.w	r2, [r0, #1]!
    d678:	subs	r2, #48	; 0x30
    d67a:	cmp	r2, #9
    d67c:	bls.n	d672 <_ZdlPv@@Base+0x1dae>
    d67e:	adds	r1, r3, #2
    d680:	ldr	r3, [sp, #12]
    d682:	subs	r5, r0, r5
    d684:	str	r0, [r6, #16]
    d686:	cmp	r3, r5
    d688:	ldrb	r4, [r0, #0]
    d68a:	it	cc
    d68c:	movcc	r3, r5
    d68e:	mov	r5, r0
    d690:	str	r3, [sp, #12]
    d692:	b.n	d15e <_ZdlPv@@Base+0x189a>
    d694:	cmp	r2, #5
    d696:	bne.w	d4a2 <_ZdlPv@@Base+0x1bde>
    d69a:	mov	r1, r5
    d69c:	ldrb.w	r4, [r1], #1
    d6a0:	b.n	d15e <_ZdlPv@@Base+0x189a>
    d6a2:	mov	r0, r1
    d6a4:	str	r3, [sp, #44]	; 0x2c
    d6a6:	blx	2d90 <malloc@plt>
    d6aa:	ldr	r3, [sp, #44]	; 0x2c
    d6ac:	cbz	r0, d6ce <_ZdlPv@@Base+0x1e0a>
    d6ae:	ldr.w	r2, [fp]
    d6b2:	mov	r1, r3
    d6b4:	lsls	r2, r2, #4
    d6b6:	blx	2d78 <memcpy@plt>
    d6ba:	mov	r3, r0
    d6bc:	b.n	d642 <_ZdlPv@@Base+0x1d7e>
    d6be:	ldr.w	r3, [fp, #4]
    d6c2:	ldr	r2, [sp, #8]
    d6c4:	cmp	r2, r3
    d6c6:	beq.n	d6da <_ZdlPv@@Base+0x1e16>
    d6c8:	mov	r0, r3
    d6ca:	blx	2c14 <free@plt+0x4>
    d6ce:	ldr	r0, [r7, #4]
    d6d0:	ldr	r3, [sp, #32]
    d6d2:	cmp	r3, r0
    d6d4:	beq.n	d6da <_ZdlPv@@Base+0x1e16>
    d6d6:	blx	2c14 <free@plt+0x4>
    d6da:	blx	2df4 <__errno_location@plt>
    d6de:	movs	r2, #12
    d6e0:	mov	r3, r0
    d6e2:	mov.w	r0, #4294967295	; 0xffffffff
    d6e6:	str	r2, [r3, #0]
    d6e8:	add	sp, #52	; 0x34
    d6ea:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    d6ee:	cmp	r2, #5
    d6f0:	bne.w	d4a2 <_ZdlPv@@Base+0x1bde>
    d6f4:	ldrb.w	r4, [r8]
    d6f8:	mov	r5, r8
    d6fa:	b.n	d164 <_ZdlPv@@Base+0x18a0>
    d6fc:	ldr	r2, [sp, #4]
    d6fe:	lsls	r2, r2, #1
    d700:	str	r2, [sp, #4]
    d702:	cmp	r2, r4
    d704:	itt	ls
    d706:	addls	r2, r4, #1
    d708:	strls	r2, [sp, #4]
    d70a:	ldr	r2, [sp, #4]
    d70c:	cmp.w	r2, #268435456	; 0x10000000
    d710:	bcs.n	d7f2 <_ZdlPv@@Base+0x1f2e>
    d712:	lsls	r1, r2, #4
    d714:	ldr	r2, [sp, #8]
    d716:	cmp	r2, r3
    d718:	beq.n	d7fc <_ZdlPv@@Base+0x1f38>
    d71a:	mov	r0, r3
    d71c:	blx	2c8c <realloc@plt>
    d720:	mov	r3, r0
    d722:	cmp	r0, #0
    d724:	beq.n	d81c <_ZdlPv@@Base+0x1f58>
    d726:	ldr.w	r2, [fp, #4]
    d72a:	ldr	r1, [sp, #8]
    d72c:	cmp	r1, r2
    d72e:	beq.w	d846 <_ZdlPv@@Base+0x1f82>
    d732:	str.w	r3, [fp, #4]
    d736:	b.n	d348 <_ZdlPv@@Base+0x1a84>
    d738:	ldr.w	r2, [fp]
    d73c:	b.n	d2da <_ZdlPv@@Base+0x1a16>
    d73e:	mov	r0, r1
    d740:	blx	2d90 <malloc@plt>
    d744:	cmp	r0, #0
    d746:	beq.n	d6ce <_ZdlPv@@Base+0x1e0a>
    d748:	ldr.w	r2, [fp]
    d74c:	mov	r3, r0
    d74e:	ldr	r1, [sp, #8]
    d750:	lsls	r2, r2, #4
    d752:	mov	r0, r3
    d754:	blx	2d78 <memcpy@plt>
    d758:	ldr.w	r2, [fp]
    d75c:	mov	r3, r0
    d75e:	b.n	d2d6 <_ZdlPv@@Base+0x1a12>
    d760:	movs	r3, #10
    d762:	str	r3, [sp, #16]
    d764:	b.n	d3a6 <_ZdlPv@@Base+0x1ae2>
    d766:	movs	r3, #22
    d768:	str	r3, [sp, #16]
    d76a:	b.n	d3a6 <_ZdlPv@@Base+0x1ae2>
    d76c:	movs	r3, #9
    d76e:	str	r3, [sp, #16]
    d770:	b.n	d3a6 <_ZdlPv@@Base+0x1ae2>
    d772:	movs	r3, #17
    d774:	str	r3, [sp, #16]
    d776:	b.n	d3a6 <_ZdlPv@@Base+0x1ae2>
    d778:	movs	r3, #16
    d77a:	movs	r4, #115	; 0x73
    d77c:	str	r3, [sp, #16]
    d77e:	b.n	d3a6 <_ZdlPv@@Base+0x1ae2>
    d780:	ldr	r2, [sp, #28]
    d782:	adds	r3, r2, #1
    d784:	str	r2, [r6, #32]
    d786:	adds	r2, #1
    d788:	beq.w	d49e <_ZdlPv@@Base+0x1bda>
    d78c:	ldr	r4, [sp, #28]
    d78e:	str	r3, [sp, #28]
    d790:	b.n	d33c <_ZdlPv@@Base+0x1a78>
    d792:	mov	r0, r1
    d794:	ldrb.w	r2, [r0, #1]!
    d798:	sub.w	r4, r2, #48	; 0x30
    d79c:	cmp	r4, #9
    d79e:	bls.n	d794 <_ZdlPv@@Base+0x1ed0>
    d7a0:	cmp	r2, #36	; 0x24
    d7a2:	bne.w	d334 <_ZdlPv@@Base+0x1a70>
    d7a6:	movs	r2, #0
    d7a8:	movs	r0, #10
    d7aa:	b.n	d7b2 <_ZdlPv@@Base+0x1eee>
    d7ac:	uxtb	r5, r3
    d7ae:	cmp	r5, #9
    d7b0:	bhi.n	d836 <_ZdlPv@@Base+0x1f72>
    d7b2:	ldr	r4, [sp, #36]	; 0x24
    d7b4:	mov	ip, r1
    d7b6:	cmp	r2, r4
    d7b8:	ite	ls
    d7ba:	mulls	r2, r0
    d7bc:	movhi.w	r2, #4294967295	; 0xffffffff
    d7c0:	adds	r4, r3, r2
    d7c2:	ldrb	r3, [r1, #1]
    d7c4:	add.w	r1, r1, #1
    d7c8:	sub.w	r3, r3, #48	; 0x30
    d7cc:	mov	r2, r4
    d7ce:	bcc.n	d7ac <_ZdlPv@@Base+0x1ee8>
    d7d0:	uxtb	r4, r3
    d7d2:	mov.w	r2, #4294967295	; 0xffffffff
    d7d6:	cmp	r4, #9
    d7d8:	mov	ip, r1
    d7da:	bls.n	d7c0 <_ZdlPv@@Base+0x1efc>
    d7dc:	b.n	d49e <_ZdlPv@@Base+0x1bda>
    d7de:	add.w	r9, r9, #4294967295	; 0xffffffff
    d7e2:	cmn.w	r9, #3
    d7e6:	bhi.w	d49e <_ZdlPv@@Base+0x1bda>
    d7ea:	ldrb	r4, [r2, #2]
    d7ec:	adds	r5, r2, #2
    d7ee:	b.n	d10a <_ZdlPv@@Base+0x1846>
    d7f0:	mov	r3, r1
    d7f2:	ldr	r2, [sp, #8]
    d7f4:	cmp	r2, r3
    d7f6:	bne.w	d6c8 <_ZdlPv@@Base+0x1e04>
    d7fa:	b.n	d6ce <_ZdlPv@@Base+0x1e0a>
    d7fc:	mov	r0, r1
    d7fe:	str	r3, [sp, #16]
    d800:	blx	2d90 <malloc@plt>
    d804:	ldr	r3, [sp, #16]
    d806:	cmp	r0, #0
    d808:	beq.w	d6ce <_ZdlPv@@Base+0x1e0a>
    d80c:	ldr.w	r2, [fp]
    d810:	mov	r1, r3
    d812:	lsls	r2, r2, #4
    d814:	blx	2d78 <memcpy@plt>
    d818:	mov	r3, r0
    d81a:	b.n	d732 <_ZdlPv@@Base+0x1e6e>
    d81c:	ldr.w	r3, [fp, #4]
    d820:	b.n	d7f2 <_ZdlPv@@Base+0x1f2e>
    d822:	subs	r4, #1
    d824:	adds	r2, r4, #3
    d826:	bhi.w	d49e <_ZdlPv@@Base+0x1bda>
    d82a:	adds	r5, #2
    d82c:	str	r4, [r6, #20]
    d82e:	b.n	d28a <_ZdlPv@@Base+0x19c6>
    d830:	mov	r5, r1
    d832:	movs	r3, #1
    d834:	b.n	d4e2 <_ZdlPv@@Base+0x1c1e>
    d836:	subs	r4, #1
    d838:	adds	r3, r4, #3
    d83a:	bhi.w	d49e <_ZdlPv@@Base+0x1bda>
    d83e:	add.w	r8, ip, #2
    d842:	str	r4, [r6, #32]
    d844:	b.n	d33c <_ZdlPv@@Base+0x1a78>
    d846:	mov	r3, r1
    d848:	b.n	d80c <_ZdlPv@@Base+0x1f48>
    d84a:	mov	r3, r1
    d84c:	b.n	d6ae <_ZdlPv@@Base+0x1dea>
    d84e:	nop
    d850:	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    d854:	mov	r7, r0
    d856:	ldr	r6, [pc, #48]	; (d888 <_ZdlPv@@Base+0x1fc4>)
    d858:	mov	r8, r1
    d85a:	ldr	r5, [pc, #48]	; (d88c <_ZdlPv@@Base+0x1fc8>)
    d85c:	mov	r9, r2
    d85e:	add	r6, pc
    d860:	blx	2bc8 <__aeabi_atexit@plt-0x20>
    d864:	add	r5, pc
    d866:	subs	r6, r6, r5
    d868:	asrs	r6, r6, #2
    d86a:	beq.n	d882 <_ZdlPv@@Base+0x1fbe>
    d86c:	subs	r5, #4
    d86e:	movs	r4, #0
    d870:	ldr.w	r3, [r5, #4]!
    d874:	adds	r4, #1
    d876:	mov	r2, r9
    d878:	mov	r1, r8
    d87a:	mov	r0, r7
    d87c:	blx	r3
    d87e:	cmp	r6, r4
    d880:	bne.n	d870 <_ZdlPv@@Base+0x1fac>
    d882:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    d886:	nop
    d888:	adds	r3, #150	; 0x96
    d88a:	movs	r1, r0
    d88c:	adds	r3, #100	; 0x64
    d88e:	movs	r1, r0
    d890:	bx	lr
    d892:	nop

Disassembly of section .fini:

0000d894 <.fini>:
    d894:	push	{r3, lr}
    d898:	pop	{r3, pc}
