# FPGA_code

File Name  :   Function

Dither    :    Dither (arbitrary) phase lock

  constrs_1/imports/.Xilinx

      Nexys4_Master.xdc : Pin constraint file

  sources_1
  
      imports/new
      
          APD_counter_synchronized_triangle.vhd	: Count signal from APD. Count timing is synchronized with sine/triangle wave generated by FPGA
          ASCII_integer.vhd	: Convert ASCII code to integer
          FPGA_PC_read.vhd	: Transmit data from FPGA to PC          
          PCsent_integer_to_ASCII.vhd	: 	          
          Pmod3.vhd	: DAC          
          UARAT_receiver.vhd	: Decode ASCII code from PC          
          UART.vhd	: Decode ASCII code from PC	          
          clk_UART_receiver.vhd	: Generate clock signal for UART communication	          
          control_PID.vhd	: 	          
          divja.vhd	: Generate 50MHz clock	          
          segment.vhd	: Display on Nexys4	          
          setexpectedcount.vhd	: Set expected count
      
      new
      
        Arbitrary_lock.vhd : Arbitrary phase lock
        DitherLock.vhd : Dither phase lock (Not used if Arbitrary_lock.vhd is used)
        main_Lock.vhd : Main module
        sine_wave.vhd : Generate sine wave for modulation
        std_vector_to_floating.vhd : Convert std logic vector to floating point

Dolinar   :    Dolinar project

    constrs_1/imports/.Xilinx
    
        Nexys4_Master.xdc : Pin constraint file
        
    sources_1    
        
        imports/new
            
            AMPMOD_lock.vhd	FPGA code	6 days ago
            ASCII_integer.vhd	FPGA code	6 days ago
            DAC_AMPMOD.vhd	FPGA code	6 days ago
            DAC_AMPMOD_LOCK.vhd	FPGA code	6 days ago
            FPGA_PC_read.vhd	FPGA code	a day ago
            PCsent_integer_to_ASCII.vhd	FPGA code	a day ago
            Pmod3.vhd	FPGA code	6 days ago
            UART.vhd	FPGA code	a day ago
            clk_UART_receiver.vhd	FPGA code	a day ago
            control_PID.vhd	FPGA code	a day ago
            divja.vhd	FPGA code	6 days ago
            integer_ASCII.vhd	FPGA code	6 days ago
            phase_lock.vhd	FPGA code	6 days ago
            segment.vhd	FPGA code	a day ago
            triangle_wave.vhd
            
        
        
        
        
