{
  "design": {
    "design_info": {
      "boundary_crc": "0x64D450F7C889D708",
      "device": "xczu47dr-ffve1156-2LVI-i",
      "gen_directory": "../../../../som_207sar_nvme.gen/sources_1/bd/tt_axi_gen",
      "name": "tt_axi_gen",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.2",
      "validated": "true"
    },
    "design_tree": {
      "axi_bram_ctrl_0": "",
      "axi_traffic_gen_0": ""
    },
    "interface_ports": {
      "BRAM_PORTA": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:bram_rtl:1.0",
        "parameters": {
          "MASTER_TYPE": {
            "value": "BRAM_CTRL"
          },
          "MEM_ECC": {
            "value": "NONE",
            "value_src": "user_prop"
          },
          "MEM_SIZE": {
            "value": "16777216",
            "value_src": "ip_prop"
          },
          "MEM_WIDTH": {
            "value": "32",
            "value_src": "ip_prop"
          },
          "READ_LATENCY": {
            "value": "1",
            "value_src": "user_prop"
          }
        }
      }
    },
    "ports": {
      "s_axi_aclk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "s_axi_aresetn",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "tt_axi_gen_s_axi_aclk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "s_axi_aresetn": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "core_ext_start": {
        "direction": "I"
      },
      "irq_out": {
        "type": "intr",
        "direction": "O",
        "parameters": {
          "PortWidth": {
            "value": "1",
            "value_src": "default"
          },
          "SENSITIVITY": {
            "value": "LEVEL_HIGH",
            "value_src": "const_prop"
          }
        }
      }
    },
    "components": {
      "axi_bram_ctrl_0": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "tt_axi_gen_axi_bram_ctrl_0_0",
        "xci_path": "ip\\tt_axi_gen_axi_bram_ctrl_0_0\\tt_axi_gen_axi_bram_ctrl_0_0.xci",
        "inst_hier_path": "axi_bram_ctrl_0",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      },
      "axi_traffic_gen_0": {
        "vlnv": "xilinx.com:ip:axi_traffic_gen:3.0",
        "xci_name": "tt_axi_gen_axi_traffic_gen_0_0",
        "xci_path": "ip\\tt_axi_gen_axi_traffic_gen_0_0\\tt_axi_gen_axi_traffic_gen_0_0.xci",
        "inst_hier_path": "axi_traffic_gen_0",
        "parameters": {
          "ATG_OPTIONS": {
            "value": "High Level Traffic"
          },
          "DATA_SIZE_AVG": {
            "value": "4"
          },
          "DATA_TRAFFIC_PATTERN": {
            "value": "Fixed"
          },
          "DATA_TRANS_TYPE": {
            "value": "Write_Only"
          },
          "MASTER_BASE_ADDRESS": {
            "value": "0x82100000"
          },
          "MASTER_HIGH_ADDRESS": {
            "value": "0x821FFFFF"
          },
          "TRAFFIC_PROFILE": {
            "value": "Data"
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "4G",
              "width": "32"
            }
          }
        },
        "interface_ports": {
          "M_AXI": {
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        }
      }
    },
    "interface_nets": {
      "axi_traffic_gen_0_M_AXI": {
        "interface_ports": [
          "axi_traffic_gen_0/M_AXI",
          "axi_bram_ctrl_0/S_AXI"
        ]
      },
      "axi_bram_ctrl_0_BRAM_PORTA": {
        "interface_ports": [
          "BRAM_PORTA",
          "axi_bram_ctrl_0/BRAM_PORTA"
        ]
      }
    },
    "nets": {
      "s_axi_aclk_0_1": {
        "ports": [
          "s_axi_aclk",
          "axi_traffic_gen_0/s_axi_aclk",
          "axi_bram_ctrl_0/s_axi_aclk"
        ]
      },
      "s_axi_aresetn_0_1": {
        "ports": [
          "s_axi_aresetn",
          "axi_traffic_gen_0/s_axi_aresetn",
          "axi_bram_ctrl_0/s_axi_aresetn"
        ]
      },
      "core_ext_start_0_1": {
        "ports": [
          "core_ext_start",
          "axi_traffic_gen_0/core_ext_start"
        ]
      },
      "axi_traffic_gen_0_irq_out": {
        "ports": [
          "axi_traffic_gen_0/irq_out",
          "irq_out"
        ]
      }
    },
    "addressing": {
      "/axi_traffic_gen_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x82000000",
                "range": "16M"
              }
            }
          }
        }
      }
    }
  }
}