Cadence Genus(TM) Synthesis Solution.
Copyright 2016 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: GENUS15.21 - 15.20-s010_1, built Tue Feb 09 2016
Options: -no_gui -files synth.tcl 
Date:    Thu Apr 07 23:04:19 2016
Host:    ice08 (x86_64 w/Linux 2.6.32-573.12.1.el6.x86_64) (4*Intel(R) Core(TM) i7-4770 CPU @ 3.40GHz 8192KB)
OS:      CentOS release 6.7 (Final)

Checking out license: Genus_Synthesis

Loading tool scripts...
Finished loading tool scripts (4 seconds elapsed).

Sourcing synth.tcl ...
model name	: Intel(R) Core(TM) i7-4770 CPU @ 3.40GHz
model name	: Intel(R) Core(TM) i7-4770 CPU @ 3.40GHz
model name	: Intel(R) Core(TM) i7-4770 CPU @ 3.40GHz
model name	: Intel(R) Core(TM) i7-4770 CPU @ 3.40GHz
model name	: Intel(R) Core(TM) i7-4770 CPU @ 3.40GHz
model name	: Intel(R) Core(TM) i7-4770 CPU @ 3.40GHz
model name	: Intel(R) Core(TM) i7-4770 CPU @ 3.40GHz
model name	: Intel(R) Core(TM) i7-4770 CPU @ 3.40GHz
cpu MHz		: 800.000
cpu MHz		: 800.000
cpu MHz		: 800.000
cpu MHz		: 800.000
cpu MHz		: 800.000
cpu MHz		: 800.000
cpu MHz		: 3401.000
cpu MHz		: 800.000
Hostname : ice08.ee.cooper.edu
  Setting attribute of root '/': 'init_lib_search_path' = . /afs/ee.cooper.edu/courses/ece447/gpdk/GPDK045/gsclib045_svt_v4.4/gsclib045
  Setting attribute of root '/': 'script_search_path' = .
  Setting attribute of root '/': 'init_hdl_search_path' = ../../RTL/ 
  Setting attribute of root '/': 'max_cpus_per_server' = 4
  Setting attribute of root '/': 'information_level' = 11
            Reading file '/afs/ee.cooper.edu/courses/ece447/gpdk/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib'
    Loading library timing/slow_vdd1v0_basicCells.lib
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'CON' of cell 'ACHCONX2' is not defined in the library.
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX1' is not defined in the library.
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX1' is not defined in the library.
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX2' is not defined in the library.
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX2' is not defined in the library.
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX4' is not defined in the library.
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX4' is not defined in the library.
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHXL' is not defined in the library.
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHXL' is not defined in the library.
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX1' is not defined in the library.
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX1' is not defined in the library.
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX2' is not defined in the library.
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX2' is not defined in the library.
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX4' is not defined in the library.
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX4' is not defined in the library.
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFXL' is not defined in the library.
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFXL' is not defined in the library.
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDHX1' is not defined in the library.
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDHX1' is not defined in the library.
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDHX2' is not defined in the library.
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : (slow_vdd1v0_basicCells.lib, block starting at: 67517)  Functionality is missing at pin (Y) for the cell (HOLDX1).

  Message Summary for Library timing/slow_vdd1v0_basicCells.lib:
  **************************************************************
  Could not find an attribute in the library. [LBR-436]: 574
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  **************************************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'slow_vdd1v0_basicCells.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
        : Add the missing output pin(s), then reload the library. Otherwise, the library cell will be marked as unusable and as timing model.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'HOLDX1/Y' has no function.
        : If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model (because one of its outputs does not have a valid function.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP7' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP7' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP9' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP9' must have an output pin.
  Setting attribute of root '/': 'library' = timing/slow_vdd1v0_basicCells.lib
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2_M1_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2_M1_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2_M1_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2_M1_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2_M1_2x1_HV_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2_M1_2x1_HV_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2_M1_1x2_HV_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2_M1_1x2_HV_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M3_M2_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M3_M2_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M3_M2_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M3_M2_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M3_M2_M_NH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M3_M2_M_SH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M3_M2_2x1_VH_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M3_M2_2x1_VH_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M3_M2_1x2_VH_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M3_M2_1x2_VH_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M4_M3_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M4_M3_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M4_M3_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M4_M3_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M4_M3_M_EV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M4_M3_M_WV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M4_M3_2x1_HV_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M4_M3_2x1_HV_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M4_M3_1x2_HV_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M4_M3_1x2_HV_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M5_M4_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M5_M4_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M5_M4_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M5_M4_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M5_M4_M_NH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M5_M4_M_SH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M5_M4_2x1_VH_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M5_M4_2x1_VH_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M5_M4_1x2_VH_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M5_M4_1x2_VH_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M6_M5_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M6_M5_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M6_M5_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M6_M5_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M6_M5_M_EV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M6_M5_M_WV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M6_M5_2x1_HV_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M6_M5_2x1_HV_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M6_M5_1x2_HV_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M6_M5_1x2_HV_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M7_M6_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M7_M6_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M7_M6_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M7_M6_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M7_M6_M_NH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M7_M6_M_SH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M7_M6_2x1_VH_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M7_M6_2x1_VH_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M7_M6_1x2_VH_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M7_M6_1x2_VH_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M8_M7_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M8_M7_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M8_M7_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M8_M7_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M8_M7_M_EV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M8_M7_M_WV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M8_M7_2x1_HV_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M8_M7_2x1_HV_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M8_M7_1x2_HV_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M8_M7_1x2_HV_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M9_M8_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M9_M8_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M9_M8_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M9_M8_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M9_M8_M_NH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M9_M8_M_SH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M9_M8_2x1_VH_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M9_M8_2x1_VH_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M9_M8_1x2_VH_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M9_M8_1x2_VH_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M10_M9_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M10_M9_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M10_M9_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M10_M9_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M10_M9_2x1_HV_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M10_M9_2x1_HV_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M10_M9_1x2_HV_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M10_M9_1x2_HV_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_M_NH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_M_SH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_2x1_VH_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_2x1_VH_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_1x2_VH_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_1x2_VH_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2_M1_2x1_HH_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2_M1_2x1_HH_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2_M1_2x1_HH_C' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2_M1_1x2_VV_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2_M1_1x2_VV_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2_M1_1x2_VV_C' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2_M1_2x2_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M3_M2_2x2_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M4_M3_2x2_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M5_M4_2x2_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M6_M5_2x2_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M7_M6_2x2_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M8_M7_2x2_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M9_M8_2x2_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M10_M9_2x2_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_VH_NEW' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_HH_NEW' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_HV_NEW' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_VV_NEW' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_M_NH_NEW' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_M_SH_NEW' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_1x2_VH_N_NEW' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_1x2_VH_S_NEW' has no resistance value.

  According to lef_library, there are total 11 routing layers [ V(5) / H(6) ]

Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
        : The 'timing_sense' attribute will be respected.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX1'.
        : Setting the 'timing_sense' to non_unate.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX1'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX1'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX2'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX2'.
Info    : Setting the maximum print count of this message to 10 if information_level is less than 9. [LBR-161]
        : To print all the warning messages, set the information_level to 9.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX2'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX4'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX4'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX4'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHXL' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHXL' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX4'.
  Library has 324 usable logic and 128 usable sequential lib-cells.
  Setting attribute of root '/': 'lef_library' = /afs/ee.cooper.edu/courses/ece447/gpdk/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_tech.lef /afs/ee.cooper.edu/courses/ece447/gpdk/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_macro.lef

  According to qrc_tech_file, there are total 11 routing layers [ V(5) / H(6) ]

  Setting attribute of root '/': 'qrc_tech_file' = /afs/ee.cooper.edu/courses/ece447/gpdk/GPDK045/gsclib045_svt_v4.4/gsclib045_tech/qrc/qx/gpdk045.tch
  Setting attribute of root '/': 'lp_insert_clock_gating' = true
  Setting attribute of root '/': 'hdl_preserve_unused_registers' = true
  Setting attribute of root '/': 'boundary_optimize_feedthrough_hpins' = false
  Setting attribute of root '/': 'merge_combinational_hier_instances' = false
  Setting attribute of root '/': 'delete_unloaded_insts' = false
            Reading Verilog file '../../RTL/DSP.v'
            Reading Verilog file '../../RTL/definitions.v'
            Reading Verilog file '../../RTL/DSPFetch.v'
            Reading Verilog file '../../RTL/definitions.v'
            Reading Verilog file '../../RTL/DSPDecode.v'
            Reading Verilog file '../../RTL/definitions.v'
            Reading Verilog file '../../RTL/DSPBranch.v'
            Reading Verilog file '../../RTL/definitions.v'
            Reading Verilog file '../../RTL/alu.v'
            Reading Verilog file '../../RTL/definitions.v'
            Reading Verilog file '../../RTL/RegFile.v'
            Reading Verilog file '../../RTL/definitions.v'
            Reading Verilog file '../../RTL/DSPMemoryLogic.v'
            Reading Verilog file '../../RTL/definitions.v'
            Reading Verilog file '../../RTL/FF.v'
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'DSP' from file '../../RTL/DSP.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'DSPFetch' from file '../../RTL/DSPFetch.v'.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'program_counter' [16] doesn't match the width of right hand side [32] in assignment in file '../../RTL/DSPFetch.v' on line 48.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'program_counter' [16] doesn't match the width of right hand side [32] in assignment in file '../../RTL/DSPFetch.v' on line 52.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=16 B=1 Z=16) at line 52 in the file '../../RTL/DSPFetch.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=16 B=1 Z=16) at line 52 in the file '../../RTL/DSPFetch.v' will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'FF_WIDTH32' from file '../../RTL/FF.v'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'FF' with default parameters value.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'DSPDecode' from file '../../RTL/DSPDecode.v'.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/nequal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'NE_UNS_OP' (pin widths: A=3 B=1 Z=1) at line 72 in the file '../../RTL/DSPDecode.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'NE_UNS_OP' (pin widths: A=3 B=1 Z=1) at line 72 in the file '../../RTL/DSPDecode.v' will be considered in the following order: {'hdl_implementation:GB/nequal_unsigned/very_fast' (priority 1)}
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'FF_WIDTH90' from file '../../RTL/FF.v'.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'q' [90] doesn't match the width of right hand side [32] in assignment in file '../../RTL/FF.v' on line 20.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'RegFile' from file '../../RTL/RegFile.v'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'mem' in module 'RegFile' in file '../../RTL/RegFile.v' on line 46.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ALU' from file '../../RTL/alu.v'.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'B_signed' [16] doesn't match the width of right hand side [32] in assignment in file '../../RTL/alu.v' on line 39.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'opcode' in module 'ALU' in file '../../RTL/alu.v' on line 42.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'int_alu' from file '../../RTL/alu.v'.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'tmp' [32] doesn't match the width of right hand side [16] in assignment in file '../../RTL/alu.v' on line 114.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'tmp' [32] doesn't match the width of right hand side [16] in assignment in file '../../RTL/alu.v' on line 115.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'tmp' [32] doesn't match the width of right hand side [16] in assignment in file '../../RTL/alu.v' on line 116.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'tmp' [32] doesn't match the width of right hand side [16] in assignment in file '../../RTL/alu.v' on line 117.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'tmp' [32] doesn't match the width of right hand side [16] in assignment in file '../../RTL/alu.v' on line 118.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'tmp' [32] doesn't match the width of right hand side [16] in assignment in file '../../RTL/alu.v' on line 119.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'tmp' [32] doesn't match the width of right hand side [16] in assignment in file '../../RTL/alu.v' on line 120.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'tmp' [32] doesn't match the width of right hand side [16] in assignment in file '../../RTL/alu.v' on line 121.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'tmp' [32] doesn't match the width of right hand side [16] in assignment in file '../../RTL/alu.v' on line 122.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'tmp' [32] doesn't match the width of right hand side [16] in assignment in file '../../RTL/alu.v' on line 123.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'tmp' [32] doesn't match the width of right hand side [16] in assignment in file '../../RTL/alu.v' on line 124.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'tmp' [32] doesn't match the width of right hand side [16] in assignment in file '../../RTL/alu.v' on line 125.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'tmp' [32] doesn't match the width of right hand side [16] in assignment in file '../../RTL/alu.v' on line 126.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'opcode' in module 'int_alu' in file '../../RTL/alu.v' on line 110.
Info    : Signal is not referenced within the process or block, but is in the sensitivity list. [CDFG-361]
        : Signal 'C' in module 'int_alu' in file '../../RTL/alu.v' on line 132.
        : Asynchronous logic, such as a latch or combinational logic, is inferred for this process or block. Signals that are not referenced can be removed from the sensitivity list. If the intent is to infer a flip-flop, ensure that the process or block is sensitive to the signal edge by adding 'posedge' or 'negedge' for Verilog designs or 'event' for VHDL designs.
Info    : Unused module input port. [CDFG-500]
        : Input port 'C' is not used in module 'int_alu' in file '../../RTL/alu.v' on line 101.
        : The value of the input port is not used within the design.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/gt_signed/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'GT_TC_OP' (pin widths: A=32 B=16 Z=1) at line 128 in the file '../../RTL/alu.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'GT_TC_OP' (pin widths: A=32 B=16 Z=1) at line 128 in the file '../../RTL/alu.v' will be considered in the following order: {'hdl_implementation:GB/gt_signed/very_fast' (priority 1), 'hdl_implementation:GB/gt_signed/medium' (priority 1), 'hdl_implementation:GB/gt_signed/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/lt_signed/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'LT_TC_OP' (pin widths: A=32 B=16 Z=1) at line 129 in the file '../../RTL/alu.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'LT_TC_OP' (pin widths: A=32 B=16 Z=1) at line 129 in the file '../../RTL/alu.v' will be considered in the following order: {'hdl_implementation:GB/lt_signed/very_fast' (priority 1), 'hdl_implementation:GB/lt_signed/medium' (priority 1), 'hdl_implementation:GB/lt_signed/slow' (priority 1)}
Info    : Skipping an invalid binding for a subprogram call. [CWD-21]
        : The binding 'hdl_bind:GB/decoder/b2' is invalid for the call to synthetic operator 'SLL_VLOG_UNS_OP' (pin widths: A=32 SH=5 Z=32) at line 114 in the file '../../RTL/alu.v' because the constraint '1' on the synthetic operator pin 'A' does not match the actual pin value 'bound'.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/sll/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'SLL_VLOG_UNS_OP' (pin widths: A=32 SH=5 Z=32) at line 114 in the file '../../RTL/alu.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'SLL_VLOG_UNS_OP' (pin widths: A=32 SH=5 Z=32) at line 114 in the file '../../RTL/alu.v' will be considered in the following order: {'hdl_implementation:GB/sll/very_fast' (priority 1), 'hdl_implementation:GB/sll/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_signed/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_TC_OP' (pin widths: A=32 B=16 Z=32) at line 114 in the file '../../RTL/alu.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_TC_OP' (pin widths: A=32 B=16 Z=32) at line 114 in the file '../../RTL/alu.v' will be considered in the following order: {'hdl_implementation:GB/add_signed/very_fast' (priority 1), 'hdl_implementation:GB/add_signed/medium' (priority 1), 'hdl_implementation:GB/add_signed/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_signed/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_TC_OP' (pin widths: A=16 B=16 Z=17) at line 115 in the file '../../RTL/alu.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_TC_OP' (pin widths: A=16 B=16 Z=17) at line 115 in the file '../../RTL/alu.v' will be considered in the following order: {'hdl_implementation:GB/add_signed/very_fast' (priority 1), 'hdl_implementation:GB/add_signed/medium' (priority 1), 'hdl_implementation:GB/add_signed/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/sub_signed/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'SUB_TC_OP' (pin widths: A=16 B=32 Z=32) at line 116 in the file '../../RTL/alu.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'SUB_TC_OP' (pin widths: A=16 B=32 Z=32) at line 116 in the file '../../RTL/alu.v' will be considered in the following order: {'hdl_implementation:GB/sub_signed/very_fast' (priority 1), 'hdl_implementation:GB/sub_signed/medium' (priority 1), 'hdl_implementation:GB/sub_signed/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/sll/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'SLL_VLOG_UNS_OP' (pin widths: A=32 SH=5 Z=32) at line 116 in the file '../../RTL/alu.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'SLL_VLOG_UNS_OP' (pin widths: A=32 SH=5 Z=32) at line 116 in the file '../../RTL/alu.v' will be considered in the following order: {'hdl_implementation:GB/sll/very_fast' (priority 1), 'hdl_implementation:GB/sll/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/sub_signed/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'SUB_TC_OP' (pin widths: A=16 B=16 Z=17) at line 117 in the file '../../RTL/alu.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'SUB_TC_OP' (pin widths: A=16 B=16 Z=17) at line 117 in the file '../../RTL/alu.v' will be considered in the following order: {'hdl_implementation:GB/sub_signed/very_fast' (priority 1), 'hdl_implementation:GB/sub_signed/medium' (priority 1), 'hdl_implementation:GB/sub_signed/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/mult_signed/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'MULT_TC_OP' (pin widths: A=16 B=16 Z=32) at line 118 in the file '../../RTL/alu.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'MULT_TC_OP' (pin widths: A=16 B=16 Z=32) at line 118 in the file '../../RTL/alu.v' will be considered in the following order: {'hdl_implementation:GB/mult_signed/very_fast' (priority 1), 'hdl_implementation:GB/mult_signed/medium' (priority 1), 'hdl_implementation:GB/mult_signed/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/sra/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'SRA_VLOG_UNS_OP' (pin widths: A=32 SH=5 Z=32) at line 120 in the file '../../RTL/alu.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'SRA_VLOG_UNS_OP' (pin widths: A=32 SH=5 Z=32) at line 120 in the file '../../RTL/alu.v' will be considered in the following order: {'hdl_implementation:GB/sra/very_fast' (priority 1), 'hdl_implementation:GB/sra/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/sll/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'SLL_VLOG_UNS_OP' (pin widths: A=32 SH=5 Z=32) at line 121 in the file '../../RTL/alu.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'SLL_VLOG_UNS_OP' (pin widths: A=32 SH=5 Z=32) at line 121 in the file '../../RTL/alu.v' will be considered in the following order: {'hdl_implementation:GB/sll/very_fast' (priority 1), 'hdl_implementation:GB/sll/slow' (priority 1)}
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'qmult' from file '../../RTL/alu.v'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'qmult' with default parameters value.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'r_result' [32] doesn't match the width of right hand side [15] in assignment in file '../../RTL/alu.v' on line 159.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'i_multiplicand' in module 'qmult' in file '../../RTL/alu.v' on line 165.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'i_multiplier' in module 'qmult' in file '../../RTL/alu.v' on line 165.
Info    : Replaced logic with a constant value. [CDFG-771]
        : Constant Replacement in Module 'qmult' in file '../../RTL/alu.v' on line 169.
Info    : Replaced logic with a constant value. [CDFG-771]
        : Constant Replacement in Module 'qmult' in file '../../RTL/alu.v' on line 169.
Info    : Preserving unused register. [CDFG-509]
        : Preserving unused latch register 'ovr' in module 'qmult' in file '../../RTL/alu.v' on line 165.
        : A flip-flop or latch that was inferred for an unused signal or variable is being preserved. Better area results are possible if the 'hdl_preserve_unused_registers' attribute is set to 'false'.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/mult_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'MULT_UNS_OP' (pin widths: A=15 B=15 Z=30) at line 159 in the file '../../RTL/alu.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'MULT_UNS_OP' (pin widths: A=15 B=15 Z=30) at line 159 in the file '../../RTL/alu.v' will be considered in the following order: {'hdl_implementation:GB/mult_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/mult_unsigned/medium' (priority 1), 'hdl_implementation:GB/mult_unsigned/slow' (priority 1)}
Info    : Latch inferred.  [CDFG2G-616]
        : Latch inferred for variable 'ovr' in file '../../RTL/alu.v' on line 165, column 20.
        : Use 'set_attribute hdl_error_on_latch true' to issue an error when a latch is inferred. Use 'set_attribute hdl_latch_keep_feedback true' to infer combinational logic rather than a latch when a variable is explicitly assigned to itself.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'qadd' from file '../../RTL/alu.v'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'qadd' with default parameters value.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'res[...]' [1] doesn't match the width of right hand side [32] in assignment in file '../../RTL/alu.v' on line 199.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'res[...]' [1] doesn't match the width of right hand side [32] in assignment in file '../../RTL/alu.v' on line 204.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'res[...]' [1] doesn't match the width of right hand side [32] in assignment in file '../../RTL/alu.v' on line 206.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'res[...]' [1] doesn't match the width of right hand side [32] in assignment in file '../../RTL/alu.v' on line 213.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'res[...]' [1] doesn't match the width of right hand side [32] in assignment in file '../../RTL/alu.v' on line 215.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'res[...]' [1] doesn't match the width of right hand side [32] in assignment in file '../../RTL/alu.v' on line 219.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 189 in the file '../../RTL/alu.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 189 in the file '../../RTL/alu.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=15 B=15 Z=15) at line 190 in the file '../../RTL/alu.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=15 B=15 Z=15) at line 190 in the file '../../RTL/alu.v' will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 196 in the file '../../RTL/alu.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 196 in the file '../../RTL/alu.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 196 in the file '../../RTL/alu.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 196 in the file '../../RTL/alu.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/gt_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'GT_UNS_OP' (pin widths: A=15 B=15 Z=1) at line 197 in the file '../../RTL/alu.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'GT_UNS_OP' (pin widths: A=15 B=15 Z=1) at line 197 in the file '../../RTL/alu.v' will be considered in the following order: {'hdl_implementation:GB/gt_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/gt_unsigned/medium' (priority 1), 'hdl_implementation:GB/gt_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/sub_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'SUB_UNS_OP' (pin widths: A=15 B=15 Z=15) at line 198 in the file '../../RTL/alu.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'SUB_UNS_OP' (pin widths: A=15 B=15 Z=15) at line 198 in the file '../../RTL/alu.v' will be considered in the following order: {'hdl_implementation:GB/sub_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/sub_unsigned/medium' (priority 1), 'hdl_implementation:GB/sub_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=15 B=1 Z=1) at line 203 in the file '../../RTL/alu.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=15 B=1 Z=1) at line 203 in the file '../../RTL/alu.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/sub_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'SUB_UNS_OP' (pin widths: A=15 B=15 Z=15) at line 202 in the file '../../RTL/alu.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'SUB_UNS_OP' (pin widths: A=15 B=15 Z=15) at line 202 in the file '../../RTL/alu.v' will be considered in the following order: {'hdl_implementation:GB/sub_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/sub_unsigned/medium' (priority 1), 'hdl_implementation:GB/sub_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=15 B=1 Z=1) at line 212 in the file '../../RTL/alu.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=15 B=1 Z=1) at line 212 in the file '../../RTL/alu.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'Y' [16] doesn't match the width of right hand side [17] in assignment in file '../../RTL/alu.v' on line 90.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=8 B=4 Z=1) at line 31 in the file '../../RTL/alu.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=8 B=4 Z=1) at line 31 in the file '../../RTL/alu.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : Skipping an invalid binding for a subprogram call. [CWD-21]
        : The binding 'hdl_bind:GB/decoder/b2' is invalid for the call to synthetic operator 'SLL_VLOG_UNS_OP' (pin widths: A=16 SH=4 Z=16) because the constraint '1' on the synthetic operator pin 'A' does not match the actual pin value 'bound'.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/sll/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'SLL_VLOG_UNS_OP' (pin widths: A=16 SH=4 Z=16).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'SLL_VLOG_UNS_OP' (pin widths: A=16 SH=4 Z=16) will be considered in the following order: {'hdl_implementation:GB/sll/very_fast' (priority 1), 'hdl_implementation:GB/sll/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=8 B=3 Z=1) at line 39 in the file '../../RTL/alu.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=8 B=3 Z=1) at line 39 in the file '../../RTL/alu.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=8 B=3 Z=1) at line 39 in the file '../../RTL/alu.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=8 B=3 Z=1) at line 39 in the file '../../RTL/alu.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/mult_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'MULT_UNS_OP' (pin widths: A=16 B=16 Z=16) at line 39 in the file '../../RTL/alu.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'MULT_UNS_OP' (pin widths: A=16 B=16 Z=16) at line 39 in the file '../../RTL/alu.v' will be considered in the following order: {'hdl_implementation:GB/mult_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/mult_unsigned/medium' (priority 1), 'hdl_implementation:GB/mult_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/srl/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'SRL_VLOG_UNS_OP' (pin widths: A=16 SH=4 Z=16).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'SRL_VLOG_UNS_OP' (pin widths: A=16 SH=4 Z=16) will be considered in the following order: {'hdl_implementation:GB/srl/very_fast' (priority 1), 'hdl_implementation:GB/srl/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/sll/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'SLL_VLOG_UNS_OP' (pin widths: A=16 SH=4 Z=16).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'SLL_VLOG_UNS_OP' (pin widths: A=16 SH=4 Z=16) will be considered in the following order: {'hdl_implementation:GB/sll/very_fast' (priority 1), 'hdl_implementation:GB/sll/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/sll/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'SLL_VLOG_UNS_OP' (pin widths: A=32 SH=5 Z=32) at line 90 in the file '../../RTL/alu.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'SLL_VLOG_UNS_OP' (pin widths: A=32 SH=5 Z=32) at line 90 in the file '../../RTL/alu.v' will be considered in the following order: {'hdl_implementation:GB/sll/very_fast' (priority 1), 'hdl_implementation:GB/sll/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/srl/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'SRL_VLOG_UNS_OP' (pin widths: A=32 SH=5 Z=32) at line 91 in the file '../../RTL/alu.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'SRL_VLOG_UNS_OP' (pin widths: A=32 SH=5 Z=32) at line 91 in the file '../../RTL/alu.v' will be considered in the following order: {'hdl_implementation:GB/srl/very_fast' (priority 1), 'hdl_implementation:GB/srl/slow' (priority 1)}
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'FF_WIDTH77' from file '../../RTL/FF.v'.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'q' [77] doesn't match the width of right hand side [32] in assignment in file '../../RTL/FF.v' on line 20.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'DSPBranch' from file '../../RTL/DSPBranch.v'.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=16 B=1 Z=1) at line 57 in the file '../../RTL/DSPBranch.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=16 B=1 Z=1) at line 57 in the file '../../RTL/DSPBranch.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'FF_WIDTH17' from file '../../RTL/FF.v'.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'q' [17] doesn't match the width of right hand side [32] in assignment in file '../../RTL/FF.v' on line 20.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'DSPMemoryLogic' from file '../../RTL/DSPMemoryLogic.v'.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'internal_write_en' in module 'DSPMemoryLogic' in file '../../RTL/DSPMemoryLogic.v' on line 83.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 84 in the file '../../RTL/DSPMemoryLogic.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 84 in the file '../../RTL/DSPMemoryLogic.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 85 in the file '../../RTL/DSPMemoryLogic.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 85 in the file '../../RTL/DSPMemoryLogic.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'DSP'.
        Computing net loads.
UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:             7              7                                      elaborate
Runtime & Memory after 'read_hdl'
stamp 'Elaboration' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) | 11:04:23 PM(Apr07) | 284.19 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:03) |  00:00:03(00:00:03) | 100.0(100.0) | 11:04:26 PM(Apr07) | 378.82 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4      (id: default, time_info v1.52)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
  Checking the design.

 	 Check Design Report
	 -------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'DSP'

No empty modules in design 'DSP'

  Done Checking the design.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:DSP/DSP.sdc_line_14_1_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:DSP/DSP.sdc_line_14_2_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:DSP/DSP.sdc_line_14_3_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:DSP/DSP.sdc_line_14_4_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:DSP/DSP.sdc_line_14_5_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:DSP/DSP.sdc_line_14_6_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:DSP/DSP.sdc_line_14_7_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:DSP/DSP.sdc_line_14_8_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:DSP/DSP.sdc_line_14_9_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:DSP/DSP.sdc_line_14_10_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:DSP/DSP.sdc_line_14_11_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:DSP/DSP.sdc_line_14_12_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:DSP/DSP.sdc_line_14_13_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:DSP/DSP.sdc_line_14_14_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:DSP/DSP.sdc_line_14_15_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:DSP/DSP.sdc_line_14_16_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:DSP/DSP.sdc_line_14_17_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:DSP/DSP.sdc_line_14_18_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:DSP/DSP.sdc_line_14_19_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:DSP/DSP.sdc_line_14_20_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:DSP/DSP.sdc_line_14_21_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:DSP/DSP.sdc_line_14_22_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:DSP/DSP.sdc_line_14_23_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:DSP/DSP.sdc_line_14_24_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:DSP/DSP.sdc_line_14_25_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:DSP/DSP.sdc_line_14_26_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:DSP/DSP.sdc_line_14_27_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:DSP/DSP.sdc_line_14_28_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:DSP/DSP.sdc_line_14_29_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:DSP/DSP.sdc_line_14_30_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:DSP/DSP.sdc_line_14_31_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:DSP/DSP.sdc_line_14_32_1'.
            Reading file '/afs/ee.cooper.edu/user/k/u/kurutu/Digital_VLSI/DVLSIReceiver/Genus/DSP/DSP.sdc'
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      1 , failed      0 (runtime  0.00)
 "all_outputs"              - successful      2 , failed      0 (runtime  0.00)
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "get_lib_cells"            - successful      1 , failed      0 (runtime  0.00)
 "get_ports"                - successful     12 , failed      0 (runtime  0.00)
 "remove_from_collection"   - successful      2 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      1 , failed      0 (runtime  0.00)
 "set_dont_touch_network"   - successful      1 , failed      0 (runtime  0.00)
 "set_dont_use"             - successful      1 , failed      0 (runtime  0.00)
 "set_drive"                - successful      1 , failed      0 (runtime  0.00)
 "set_driving_cell"         - successful      1 , failed      0 (runtime  0.00)
 "set_false_path"           - successful      1 , failed      0 (runtime  0.00)
 "set_ideal_network"        - successful      1 , failed      0 (runtime  0.00)
 "set_input_delay"          - successful      4 , failed      0 (runtime  0.00)
 "set_load"                 - successful      1 , failed      0 (runtime  0.00)
 "set_max_delay"            - successful      5 , failed      0 (runtime  0.00)
 "set_max_fanout"           - successful      1 , failed      0 (runtime  0.00)
 "set_max_transition"       - successful      1 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful      1 , failed      0 (runtime  0.00)
      Compressed 7 timing exceptions down to 5.
Total runtime 0
The number of exceptions is 5
Creating directory logs
Creating directory outputs
Creating directory reports
        Tracing clock networks.
        Levelizing the circuit.
        Computing net loads.
        Computing delays.
        Computing arrivals and requireds.
============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.21 - 15.20-s010_1
  Generated on:           Apr 07 2016  11:04:26 pm
  Module:                 DSP
  Technology libraries:   slow_vdd1v0 1.0
                          physical_cells 
  Operating conditions:   PVT_0P9V_125C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

-------------------------------------------------------------------------------
Unconnected/logic driven clocks

The following sequential clock pins are either unconnected or driven by a logic 
constant:                                                                       

pin:DSP/alu/qmult0/ovr_reg/ena
-------------------------------------------------------------------------------


Lint summary
 Unconnected/logic driven clocks                                  1
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                     0
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           0
 Outputs without clocked external delays                          0
 Inputs without external driver/transition                        0
 Outputs without external load                                    0
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:          1
        Computing arrivals and requireds.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'DSP'.
        : Use 'report timing -lint' for more information.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'DSP'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'DSP'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'DSP'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'DSP'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'DSP'.
  Setting attribute of root '/': 'syn_generic_effort' = medium
Remove 0 fopt buffers added by long-wire annotation.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 6.60 ohm (from qrc_tech_file)
Site size           : 1.91 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         1.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         1.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         1.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

        Computing net loads.
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'DSP' to generic gates using 'medium' effort.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 1 sequential instance. 
Following instance is deleted as they do not drive any primary output:
'alu/qmult0/ovr_reg'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted sequential, set the 'information_level' attribute to 2 or above. If message is truncated set message attribute 'truncate' to false to see the complete list.
Info    : Optimizing RTL. [RTLOPT-1]
        : Optimizing RTL in 'DSP' using 'medium' effort.
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'ALU' using 'medium' effort and no timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'ALU'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'ALU'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'DSPFetch' using 'medium' effort and no timing models.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/increment_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'INCREMENT_UNS_CI_OP' (pin widths: A=16 CI=1 Z=16).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'INCREMENT_UNS_CI_OP' (pin widths: A=16 CI=1 Z=16) will be considered in the following order: {'hdl_implementation:GB/increment_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/increment_unsigned/medium' (priority 1), 'hdl_implementation:GB/increment_unsigned/slow' (priority 1)}
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'DSPFetch'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'DSPFetch'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'qadd' using 'medium' effort and no timing models.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=17 B=17 Z=15).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=17 B=17 Z=15) will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=17 B=17 Z=15).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=17 B=17 Z=15) will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'qadd'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 4 carry-save groups in module 'qadd'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done optimizing RTL. [RTLOPT-2]
        : Done optimizing RTL in 'DSP'.
      Removing temporary intermediate hierarchies under DSP
              Optimizing muxes in design 'DSPBranch'.
              Optimizing muxes in design 'DSPFetch'.
              Optimizing muxes in design 'FF_WIDTH17'.
              Optimizing muxes in design 'FF_WIDTH32'.
              Optimizing muxes in design 'qadd'.
  Setting attribute of root '/': 'super_thread_servers' = localhost localhost localhost localhost   
              Optimizing muxes in design 'RegFile'.
              Optimizing muxes in design 'ALU'.
              Optimizing muxes in design 'DSPDecode'.
              Optimizing muxes in design 'FF_WIDTH90'.
              Optimizing muxes in design 'FF_WIDTH77'.
              Optimizing muxes in design 'int_alu'.
              Optimizing muxes in design 'DSPMemoryLogic'.
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'DSP' to generic gates.
        Computing net loads.
Info    : Gating clocks. [SYNTH-13]
        : Gating clocks in 'DSP'.
      Gating clocks in DSP
        Preparing the circuit
          Pruning unused logic
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'const_mul_39_66' of datapath component 'mult_const_trivial'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'gt_128_12' of datapath component 'gt_signed'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'lt_129_18' of datapath component 'lt_signed'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'gt_197_18' of datapath component 'gt_unsigned'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_add_52_38_1' of datapath component 'increment_unsigned'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'csa_tree_eq_203_21_groupi' of datapath component 'csa_tree_eq_203_21_group_279'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'csa_tree_eq_212_21_groupi' of datapath component 'csa_tree_eq_212_21_group_277'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'DECFF/q_reg[87]'.
        : To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_0_seq' instance attribute to 'false'.optimize_constant_0_flops'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'DECFF/q_reg[88]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'DECFF/q_reg[89]'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'csa_tree_sub_198_28' of datapath component 'csa_tree'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'csa_tree_sub_202_28' of datapath component 'csa_tree'.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 3 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'DECFF/q_reg[87]', 'DECFF/q_reg[88]', 'DECFF/q_reg[89]'.
Inserting clock-gating logic .....
        
        New clock gate fanout statistics
        =================================================
        Fanout Size           Num CGs     Total FFs 
        -------------------------------------------------
        4 to 15                   2       30
        16 to 63                 31       496
        =================================================

Info    : Could not find any user created clock-gating module. [POPT-12]
        : Looking for Integrated clock-gating cell in library.
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        526		 71%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             0		  0%
  Excluded from clock-gating            0		  0%
  User preserved                        0		  0%
  Libcell unusable                      0		  0%
  Enable not found                      214		 29%
  Timing exception in enable logic      0		  0%
  Register bank width too small         1		  0%
Total flip-flops                        741		100%
Total CG Modules                        33
Info    : One or more cost groups were automatically created for clock gate enable paths. [POPT-96]
        : This feature can be disabled by setting the attribute lp_clock_gating_auto_cost_grouping false.
    Automatically cost grouped 33 clock gate paths.
Info    : Done gating clocks. [SYNTH-14]
        : Done gating clocks in 'DSP'.
        Computing net loads.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:            19             19                                      syn_generic
Runtime & Memory after 'syn_generic'
stamp 'GENERIC' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) | 11:04:23 PM(Apr07) | 284.19 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:03) |  00:00:03(00:00:03) |  13.6( 13.6) | 11:04:26 PM(Apr07) | 378.82 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:26(00:00:22) |  00:00:19(00:00:19) |  86.4( 86.4) | 11:04:45 PM(Apr07) | 388.47 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4      (id: default, time_info v1.52)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
        : You must set the 'hdl_track_filename_row_col' attribute to 'true' (before elaborate) to enable filename, column, and line number tracking in the datapath report.
        Computing arrivals and requireds.
Finished exporting design database to file 'reports/generic/DSP.db' for 'DSP' (command execution time mm:ss cpu = 00:00, real = 00:00).
Finished generating snapshot at stage generic (command execution time mm:ss cpu = 00:00, real = 00:01).


Working Directory = /afs/ee.cooper.edu/user/k/u/kurutu/Digital_VLSI/DVLSIReceiver/Genus/DSP
QoS Summary for DSP
========================================================================================
Metric                  generic   
========================================================================================
Slack (ps):               -609.6
  R2R (ps):               -351.8
  I2R (ps):               -609.6
  R2O (ps):               -110.9
  I2O (ps):               1572.7
  CG  (ps):               1926.4
TNS (ps):                 238903
  R2R (ps):                491.0
  I2R (ps):             233421.0
  R2O (ps):               4990.0
  I2O (ps):                  0.0
  CG  (ps):                  0.0
Failing Paths:               560
Area:                        214
Instances:                  8149
Utilization (%):            0.00
Tot. Net Length (um):   no_value
Avg. Net Length (um):   no_value
Total Overflow H:              0
Total Overflow V:              0
Route Overflow H (%):   no_value
Route Overflow V (%):   no_value
========================================================================================
CPU  Runtime (m:s):        00:22
Real Runtime (m:s):        00:22
CPU  Elapsed (m:s):        00:26
Real Elapsed (m:s):        00:23
Memory (MB):              388.47
========================================================================================

========================================================================================
Flow Settings:
========================================================================================
Total Runtime (m:s): 00:23
Total Memory (MB):   388.47
Executable Version:  15.21
========================================================================================




  Setting attribute of root '/': 'syn_map_effort' = high
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 6.60 ohm (from qrc_tech_file)
Site size           : 1.91 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         1.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         1.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         1.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

        Computing net loads.
        Computing net loads.
Info    : Mapping. [SYNTH-4]
        : Mapping 'DSP' using 'high' effort.
      Mapping 'DSP'...
        Preparing the circuit
          Pruning unused logic
Multi-threaded constant propagation [1|0] ...
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'sll_121_35' in module 'int_alu' would be automatically ungrouped.
        : Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. You can control auto ungrouping using the root-level attribute 'auto_ungroup'. You can skip individual instances or modules using the attribute 'ungroup_ok'.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'sra_120_35' in module 'int_alu' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'sll_35_17' in module 'ALU' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'sll_89_27' in module 'ALU' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'srl_88_27' in module 'ALU' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'sll_90_51' in module 'ALU' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'srl_91_51' in module 'ALU' would be automatically ungrouped.
          There are 7 hierarchical instances automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'qmult0' in module 'ALU' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'dspBranch' in module 'DSP' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'dspFetch' in module 'DSP' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'alu' in module 'DSP' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'alu_qadd0' in module 'DSP' would be automatically ungrouped.
          Analyzing hierarchical boundaries
          Propagating constants
        Done preparing the circuit
  Setting attribute of root '/': 'super_thread_servers' = localhost localhost localhost localhost   
          Structuring (delay-based) DSP...
          Done structuring (delay-based) DSP
Multi-threaded Virtual Mapping    (4 threads per ST process, 4 of 8 CPUs usable)
        Rebalancing component 'sll_114_35'...
          Structuring (delay-based) mult_signed...
            Starting partial collapsing (xors only) mult_signed
            Finished partial collapsing.
            Starting partial collapsing  mult_signed
            Finished partial collapsing.
          Done structuring (delay-based) mult_signed
        Mapping component mult_signed...
          Structuring (delay-based) mult_unsigned...
            Starting partial collapsing (xors only) mult_unsigned
            Finished partial collapsing.
            Starting partial collapsing  mult_unsigned
            Finished partial collapsing.
          Done structuring (delay-based) mult_unsigned
        Mapping component mult_unsigned...
          Structuring (delay-based) shift_left_vlog_unsigned...
            Starting partial collapsing  shift_left_vlog_unsigned
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) shift_left_vlog_unsigned
        Mapping component shift_left_vlog_unsigned...
          Structuring (delay-based) sub_signed_477...
            Starting partial collapsing  sub_signed_477
            Finished partial collapsing.
          Done structuring (delay-based) sub_signed_477
        Mapping component sub_signed_477...
          Structuring (delay-based) add_signed_313...
            Starting partial collapsing (xors only) add_signed_313
            Finished partial collapsing.
            Starting partial collapsing  add_signed_313
            Finished partial collapsing.
          Done structuring (delay-based) add_signed_313
        Mapping component add_signed_313...
          Structuring (delay-based) sub_signed...
          Done structuring (delay-based) sub_signed
        Mapping component sub_signed...
          Structuring (delay-based) add_signed...
          Done structuring (delay-based) add_signed
        Mapping component add_signed...
          Structuring (delay-based) mrg_mux_ctl_414...
            Starting partial collapsing (xors only) mrg_mux_ctl_414
            Finished partial collapsing.
            Starting partial collapsing  mrg_mux_ctl_414
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) mrg_mux_ctl_414
        Mapping component mrg_mux_ctl_414...
          Structuring (delay-based) mux_ctl_0x_393...
            Starting partial collapsing (xors only) mux_ctl_0x_393
            Finished partial collapsing.
            Starting partial collapsing  mux_ctl_0x_393
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) mux_ctl_0x_393
        Mapping component mux_ctl_0x_393...
          Structuring (delay-based) cb_part_408...
            Starting partial collapsing (xors only) cb_part_408
            Finished partial collapsing.
            Starting partial collapsing  cb_part_408
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part_408
        Mapping component cb_part_408...
          Structuring (delay-based) cb_part_409...
            Starting partial collapsing (xors only) cb_part_409
            Finished partial collapsing.
            Starting partial collapsing  cb_part_409
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part_409
        Mapping component cb_part_409...
          Structuring (delay-based) add_unsigned_1040...
          Done structuring (delay-based) add_unsigned_1040
        Mapping component add_unsigned_1040...
          Structuring (delay-based) logic partition in DSPDecode...
            Starting partial collapsing (xors only) cb_part_410
            Finished partial collapsing.
            Starting partial collapsing  cb_part_410
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in DSPDecode
        Mapping logic partition in DSPDecode...
          Structuring (delay-based) cb_part_407...
            Starting partial collapsing (xors only) cb_part_407
            Finished partial collapsing.
            Starting partial collapsing  cb_part_407
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part_407
        Mapping component cb_part_407...
          Structuring (delay-based) logic partition in FF_WIDTH77...
          Done structuring (delay-based) logic partition in FF_WIDTH77
        Mapping logic partition in FF_WIDTH77...
          Structuring (delay-based) logic partition in DSPMemoryLogic...
            Starting partial collapsing  cb_part_412
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in DSPMemoryLogic
        Mapping logic partition in DSPMemoryLogic...
          Structuring (delay-based) logic partition in DSPMemoryLogic...
            Starting partial collapsing  cb_part_413
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in DSPMemoryLogic
        Mapping logic partition in DSPMemoryLogic...
          Structuring (delay-based) cb_oseq_400...
            Starting partial collapsing  cb_oseq_400
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_oseq_400
        Mapping component cb_oseq_400...
          Structuring (delay-based) logic partition in DSP...
            Starting partial collapsing  mux_ctl_1x
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in DSP
        Mapping logic partition in DSP...
          Structuring (delay-based) logic partition in FF_WIDTH77...
          Done structuring (delay-based) logic partition in FF_WIDTH77
        Mapping logic partition in FF_WIDTH77...
          Structuring (delay-based) cb_seq_399...
            Starting partial collapsing  cb_seq_399
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_seq_399
        Mapping component cb_seq_399...
          Structuring (delay-based) cb_part_411...
            Starting partial collapsing  cb_part_411
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part_411
        Mapping component cb_part_411...
          Structuring (delay-based) logic partition in DSP...
            Starting partial collapsing  cb_oseq_402
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in DSP
        Mapping logic partition in DSP...
          Structuring (delay-based) logic partition in FF_WIDTH90...
          Done structuring (delay-based) logic partition in FF_WIDTH90
        Mapping logic partition in FF_WIDTH90...
          Structuring (delay-based) logic partition in DSP...
            Starting partial collapsing (xors only) cb_seq_401
            Finished partial collapsing.
            Starting partial collapsing  cb_seq_401
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in DSP
        Mapping logic partition in DSP...
          Structuring (delay-based) logic partition in FF_WIDTH90...
          Done structuring (delay-based) logic partition in FF_WIDTH90
        Mapping logic partition in FF_WIDTH90...
 
Global mapping target info
==========================
Cost Group 'C2O' target slack:   -52 ps
Target path end-point (Port: DSP/write_addr_2[0])

         Pin                     Type         Fanout  Load Arrival  
                                                      (fF)   (ps)   
--------------------------------------------------------------------
ALUFF
  cb_oseqi
    q_reg[32]/clk                                                   
    q_reg[32]/q         (u)  unmapped_d_flop       4 154.4          
  cb_oseqi/q[31] 
ALUFF/q[32] 
dspMemoryLogic/data_s1[0] 
dspMemoryLogic/write_addr_2[0] 
write_addr_2[0]         <<<  out port                               
(DSP.sdc_line_26_137_1)      ext delay                              
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
                             path_delay                             
                             uncertainty                            
--------------------------------------------------------------------
Exception    : 'path_delays/zipped_path_delay_0'     600ps
Cost Group   : 'C2O' (path_group 'C2O')
Start-point  : ALUFF/cb_oseqi/q_reg[32]/clk
End-point    : write_addr_2[0]

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of -52ps.
 
Cost Group 'clk' target slack:    52 ps
Target path end-point (Port: DSP/write_en_2)

         Pin                        Type        Fanout Load Arrival  
                                                       (fF)   (ps)   
---------------------------------------------------------------------
preserved pin           (b) (u)                      1  0.0          
dspMemoryLogic
  cdn_pp_marker496/out 
  cb_parti498/cdn_pp_marker496_out 
    g858/in_1                                                        
    g858/z                (u)    unmapped_or2        1  1.1          
    g862/in_1                                                        
    g862/z                       unmapped_nor2       1 51.6          
  cb_parti498/write_en 
dspMemoryLogic/write_en 
write_en_2                <<<    out port                            
(DSP.sdc_line_26_154_1)          ext delay                           
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                 path_delay                          
                                 uncertainty                         
---------------------------------------------------------------------
Exception    : 'path_delays/DSP.sdc_line_20'    2200ps
Cost Group   : 'clk' (path_group 'clk')
Start-point  : preserved pin
End-point    : write_en_2

(u) : Net has unmapped pin(s).
(b) : Timing paths are broken.

The global mapper estimates a slack for this path of 1686ps.
 
Cost Group 'I2O' target slack:    52 ps
Target path end-point (Port: DSP/write_en_2)

                Pin                               Type        Fanout Load Arrival  
                                                                     (fF)   (ps)   
-----------------------------------------------------------------------------------
(create_clock_delay_domain_1_clk_F_0)          ext delay                           
clk                                   (i) (u)  in port           218  0.0          
dspMemoryLogic/clk (i)
  cdn_pp_marker/in (i)
  cdn_pp_marker/out (i)
  cb_parti498/cdn_pp_marker_out (i)
    g862/in_0                                                                      
    g862/z                                     unmapped_nor2       1 51.6          
  cb_parti498/write_en 
dspMemoryLogic/write_en 
write_en_2                              <<<    out port                            
(DSP.sdc_line_26_154_1)                        ext delay                           
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                               path_delay                          
                                               uncertainty                         
-----------------------------------------------------------------------------------
Exception    : 'path_delays/DSP.sdc_line_20'    2200ps
Cost Group   : 'I2O' (path_group 'I2O')
Start-point  : clk
End-point    : write_en_2

(u) : Net has unmapped pin(s).
(i) : Net is ideal.

The global mapper estimates a slack for this path of 1713ps.
 
Cost Group 'I2C' target slack:  -320 ps
Target path end-point (Pin: regFile/mem_reg[9][9]/d)

         Pin                     Type          Fanout Load Arrival   
                                                      (fF)   (ps)    
---------------------------------------------------------------------
(clock clk)            <<<  launch                               0 R 
(DSP.sdc_line_23_84_1)      ext delay                                
read_data_2[9]         (u)  in port                 1  1.1           
dspMemoryLogic/read_data_2[9] 
  cb_parti498/read_data_2[9] 
    g811/in_1                                                        
    g811/z             (u)  unmapped_complex2       1  1.2           
    g760/in_1                                                        
    g760/z             (u)  unmapped_complex2       1  1.1           
    g752/in_1                                                        
    g752/z             (u)  unmapped_complex2       1  1.1           
  cb_parti498/write_back[9] 
dspMemoryLogic/write_back[9] 
regFile/write_data[9] 
  cb_seqi/write_data[9] 
    g5242/in_1                                                       
    g5242/z            (u)  unmapped_nand2          1  1.2           
    g4254/in_1                                                       
    g4254/z            (u)  unmapped_nand2         32 35.2           
    g5296/data1                                                      
    g5296/z            (u)  unmapped_bmux3          1  1.1           
    mem_reg[9][9]/d    <<<  unmapped_d_flop                          
    mem_reg[9][9]/clk       setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                 capture                           2500 F 
                            uncertainty                              
---------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Start-point  : read_data_2[9]
End-point    : regFile/cb_seqi/mem_reg[9][9]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of -320ps.
 
Cost Group 'C2C' target slack:   132 ps
Target path end-point (Pin: ALUFF/q_reg[13]/d)

      Pin                   Type          Fanout Load Arrival   
                                                 (fF)   (ps)    
----------------------------------------------------------------
(clock clk)       <<<  launch                               0 R 
DECFF
  cb_oseqi
    q_reg[33]/clk                                               
    q_reg[33]/q   (u)  unmapped_d_flop        93 11.0           
  cb_oseqi/q[33] 
DECFF/q[33] 
alu_qmult0_mul_159_37/B[1] 
  g6124/in_1                                                    
  g6124/z         (u)  unmapped_complex2       1  1.2           
  g6116/in_1                                                    
  g6116/z         (u)  unmapped_nand2         18 19.8           
  g5736/in_0                                                    
  g5736/z         (u)  unmapped_complex2      16 17.6           
  g5586/in_1                                                    
  g5586/z         (u)  unmapped_complex2       1  1.1           
  g5450/in_1                                                    
  g5450/z         (u)  unmapped_nand2          3  3.6           
  g5267/in_1                                                    
  g5267/z         (u)  unmapped_nand2          1  1.1           
  g5268/in_1                                                    
  g5268/z         (u)  unmapped_nand2          4  4.8           
  g5101/in_1                                                    
  g5101/z         (u)  unmapped_complex2       1  1.1           
  g5102/in_1                                                    
  g5102/z         (u)  unmapped_nand2          2  2.4           
  g5076/in_0                                                    
  g5076/z         (u)  unmapped_complex2       1  1.2           
  g5077/in_1                                                    
  g5077/z         (u)  unmapped_nand2          3  3.3           
  g4822/in_1                                                    
  g4822/z         (u)  unmapped_complex2       1  1.2           
  g4823/in_1                                                    
  g4823/z         (u)  unmapped_nand2          2  2.2           
  g4740/in_1                                                    
  g4740/z         (u)  unmapped_or2            3  3.3           
  g4651/in_1                                                    
  g4651/z         (u)  unmapped_complex2       1  1.2           
  g4617/in_0                                                    
  g4617/z         (u)  unmapped_nand2          2  2.2           
  g4601/in_1                                                    
  g4601/z         (u)  unmapped_nand2          1  1.2           
  g4559/in_0                                                    
  g4559/z         (u)  unmapped_nand2          1  1.1           
  g4544/in_1                                                    
  g4544/z         (u)  unmapped_nand2          1  1.2           
  g4516/in_0                                                    
  g4516/z         (u)  unmapped_nand2          1  1.1           
  g4494/in_0                                                    
  g4494/z         (u)  unmapped_complex2       5  5.5           
  g4489/in_0                                                    
  g4489/z         (u)  unmapped_complex2       1  1.2           
  g4469/in_1                                                    
  g4469/z         (u)  unmapped_nand2          1  1.1           
  g4465/in_0                                                    
  g4465/z         (u)  unmapped_complex2       7  7.7           
  g4451/in_1                                                    
  g4451/z         (u)  unmapped_nand2          1  1.2           
  g4433/in_1                                                    
  g4433/z         (u)  unmapped_nand2          2  2.2           
  g4427/in_0                                                    
  g4427/z         (u)  unmapped_or2            1  1.1           
  g4428/in_1                                                    
  g4428/z         (u)  unmapped_nand2          2  2.4           
alu_qmult0_mul_159_37/Z[17] 
mrg_mux_ctli1326/alu_qmult0_mul_159_37_Z[2] 
  g2351/in_1                                                    
  g2351/z         (u)  unmapped_complex2       1  1.1           
  g2206/in_1                                                    
  g2206/z         (u)  unmapped_nand2          6  7.2           
  g2182/in_0                                                    
  g2182/z         (u)  unmapped_or2            1  1.2           
  g2183/in_1                                                    
  g2183/z         (u)  unmapped_nand2          5  5.5           
mrg_mux_ctli1326/alu_qadd0_final_adder_sub_198_28_B[2] 
alu_qadd0_final_adder_sub_202_28/B[2] 
  cb_parti/B[1] 
    g1320/in_1                                                  
    g1320/z       (u)  unmapped_or2            2  2.2           
    g1456/in_0                                                  
    g1456/z       (u)  unmapped_complex2       1  1.2           
    g1450/in_0                                                  
    g1450/z       (u)  unmapped_nand2          3  3.3           
    g1442/in_1                                                  
    g1442/z       (u)  unmapped_nand2          1  1.2           
    g1440/in_1                                                  
    g1440/z       (u)  unmapped_nand2          4  4.4           
    g1435/in_0                                                  
    g1435/z       (u)  unmapped_complex2       2  2.4           
    g1434/in_0                                                  
    g1434/z       (u)  unmapped_or2            1  1.2           
    g1424/in_1                                                  
    g1424/z       (u)  unmapped_complex2       5  5.5           
    g1422/in_1                                                  
    g1422/z       (u)  unmapped_complex2       2  2.4           
    g1414/in_1                                                  
    g1414/z       (u)  unmapped_nand2          3  3.3           
    g1406/in_0                                                  
    g1406/z       (u)  unmapped_nand2          1  1.2           
    g1394/in_1                                                  
    g1394/z       (u)  unmapped_nand2          2  2.2           
    g1388/in_0                                                  
    g1388/z       (u)  unmapped_or2            1  1.1           
    g1389/in_1                                                  
    g1389/z       (u)  unmapped_nand2          1  1.2           
  cb_parti/Z[13] 
alu_qadd0_final_adder_sub_202_28/Z[13] 
cb_parti1324/alu_qadd0_final_adder_sub_202_28_Z[13] 
  g4224/in_1                                                    
  g4224/z         (u)  unmapped_complex2       1  1.1           
  g4220/in_1                                                    
  g4220/z         (u)  unmapped_nand2          1  1.2           
  g5350/in_0                                                    
  g5350/z         (u)  unmapped_complex2       1  1.2           
  g4180/in_0                                                    
  g4180/z         (u)  unmapped_nand2          1  1.1           
  g5366/in_0                                                    
  g5366/z         (u)  unmapped_complex2       1  1.2           
cb_parti1324/ALUFF_data[13] 
ALUFF/data[13] 
  cb_oseqi/data[12] 
    g154/data0                                                  
    g154/z        (u)  unmapped_bmux3          1  1.2           
    q_reg[13]/d   <<<  unmapped_d_flop                          
    q_reg[13]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)            capture                           5000 R 
                       uncertainty                              
----------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Start-point  : DECFF/cb_oseqi/q_reg[33]/clk
End-point    : ALUFF/cb_oseqi/q_reg[13]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 411ps.
 
Cost Group 'cg_enable_group_clk' target slack:    65 ps
Target path end-point (Pin: regFile/RC_CG_HIER_INST30/RC_CGIC_INST/E (TLATNTSCAX2/E))

       Pin                       Type         Fanout Load Arrival   
                                                     (fF)   (ps)    
--------------------------------------------------------------------
(clock clk)           <<<    launch                             0 R 
ALUFF
  cb_oseqi
    q_reg[66]/clk                                                   
    q_reg[66]/q       (u)    unmapped_d_flop       4  4.8           
  cb_oseqi/q[64] 
ALUFF/q[66] 
regFile/write_addr[2] 
  cb_oseqi/write_addr[2] 
    g7280/in_1                                                      
    g7280/z           (u)    unmapped_or2          2  2.4           
    g7265/in_1                                                      
    g7265/z           (u)    unmapped_or2          4  4.8           
    g7307/in_0                                                      
    g7307/z           (u)    unmapped_nor2        17 19.4           
  cb_oseqi/RC_CG_HIER_INST30_enable 
  RC_CG_HIER_INST30/enable 
    RC_CGIC_INST/E  <<< (P)  TLATNTSCAX2                            
    RC_CGIC_INST/CK          setup                                  
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                  capture                         2500 F 
                             uncertainty                            
--------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Start-point  : ALUFF/cb_oseqi/q_reg[66]/clk
End-point    : regFile/RC_CG_HIER_INST30/RC_CGIC_INST/E

(P) : Instance is preserved
(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 1631ps.
 
Multi-threaded Technology Mapping (4 threads per ST process, 4 of 8 CPUs usable)
          Restructuring (delay-based) logic partition in FF_WIDTH90...
          Done restructuring (delay-based) logic partition in FF_WIDTH90
        Optimizing logic partition in FF_WIDTH90...
          Restructuring (delay-based) logic partition in FF_WIDTH90...
          Done restructuring (delay-based) logic partition in FF_WIDTH90
        Optimizing logic partition in FF_WIDTH90...
          Restructuring (delay-based) cb_seq_401...
          Done restructuring (delay-based) cb_seq_401
        Optimizing component cb_seq_401...
          Restructuring (delay-based) logic partition in DSP...
          Done restructuring (delay-based) logic partition in DSP
        Optimizing logic partition in DSP...
          Restructuring (delay-based) logic partition in FF_WIDTH77...
          Done restructuring (delay-based) logic partition in FF_WIDTH77
        Optimizing logic partition in FF_WIDTH77...
          Restructuring (delay-based) cb_seq_399...
          Done restructuring (delay-based) cb_seq_399
        Optimizing component cb_seq_399...
          Restructuring (delay-based) logic partition in DSP...
          Done restructuring (delay-based) logic partition in DSP
        Optimizing logic partition in DSP...
          Restructuring (delay-based) cb_part_411...
          Done restructuring (delay-based) cb_part_411
        Optimizing component cb_part_411...
          Restructuring (delay-based) cb_oseq_400...
          Done restructuring (delay-based) cb_oseq_400
        Optimizing component cb_oseq_400...
          Restructuring (delay-based) cb_part_413...
          Done restructuring (delay-based) cb_part_413
        Optimizing component cb_part_413...
          Restructuring (delay-based) logic partition in DSPMemoryLogic...
          Done restructuring (delay-based) logic partition in DSPMemoryLogic
        Optimizing logic partition in DSPMemoryLogic...
          Restructuring (delay-based) logic partition in FF_WIDTH77...
          Done restructuring (delay-based) logic partition in FF_WIDTH77
        Optimizing logic partition in FF_WIDTH77...
          Restructuring (delay-based) logic partition in DSPDecode...
          Done restructuring (delay-based) logic partition in DSPDecode
        Optimizing logic partition in DSPDecode...
          Restructuring (delay-based) cb_part_407...
          Done restructuring (delay-based) cb_part_407
        Optimizing component cb_part_407...
          Restructuring (delay-based) mux_ctl_0x_393...
          Done restructuring (delay-based) mux_ctl_0x_393
        Optimizing component mux_ctl_0x_393...
          Restructuring (delay-based) add_unsigned_1040...
          Done restructuring (delay-based) add_unsigned_1040
        Optimizing component add_unsigned_1040...
          Restructuring (delay-based) cb_part_408...
          Done restructuring (delay-based) cb_part_408
        Optimizing component cb_part_408...
          Restructuring (delay-based) cb_part_409...
          Done restructuring (delay-based) cb_part_409
        Optimizing component cb_part_409...
          Restructuring (delay-based) mrg_mux_ctl_414...
          Done restructuring (delay-based) mrg_mux_ctl_414
        Optimizing component mrg_mux_ctl_414...
          Restructuring (delay-based) add_signed...
          Done restructuring (delay-based) add_signed
        Optimizing component add_signed...
          Restructuring (delay-based) sub_signed...
          Done restructuring (delay-based) sub_signed
        Optimizing component sub_signed...
          Restructuring (delay-based) mult_signed...
          Done restructuring (delay-based) mult_signed
        Optimizing component mult_signed...
          Restructuring (delay-based) mult_signed...
          Done restructuring (delay-based) mult_signed
        Optimizing component mult_signed...
        Pre-mapped Exploration for mult_signed 'timing_driven' (slack=9, area=4076)...
                  			o_slack=-224,  bc_slack=241
          Restructuring (delay-based) mult_signed...
          Done restructuring (delay-based) mult_signed
        Optimizing component mult_signed...
          Restructuring (delay-based) mult_signed...
          Done restructuring (delay-based) mult_signed
        Optimizing component mult_signed...
          Restructuring (delay-based) mult_unsigned...
          Done restructuring (delay-based) mult_unsigned
        Optimizing component mult_unsigned...
          Restructuring (delay-based) mult_unsigned...
          Done restructuring (delay-based) mult_unsigned
        Optimizing component mult_unsigned...
        Pre-mapped Exploration for mult_unsigned 'timing_driven' (slack=-222, area=4911)...
                  			o_slack=-444,  bc_slack=1
          Restructuring (delay-based) mult_unsigned...
          Done restructuring (delay-based) mult_unsigned
        Optimizing component mult_unsigned...
          Restructuring (delay-based) mult_unsigned...
          Done restructuring (delay-based) mult_unsigned
        Optimizing component mult_unsigned...
          Restructuring (delay-based) shift_left_vlog_unsigned...
          Done restructuring (delay-based) shift_left_vlog_unsigned
        Optimizing component shift_left_vlog_unsigned...
        Pre-mapped Exploration for shift_left_vlog_unsigned 'very_fast' (slack=3, area=940)...
                  			o_slack=-25,  bc_slack=31
          Restructuring (delay-based) shift_left_vlog_unsigned...
          Done restructuring (delay-based) shift_left_vlog_unsigned
        Optimizing component shift_left_vlog_unsigned...
          Restructuring (delay-based) shift_left_vlog_unsigned...
          Done restructuring (delay-based) shift_left_vlog_unsigned
        Optimizing component shift_left_vlog_unsigned...
          Restructuring (delay-based) shift_left_vlog_unsigned_576...
          Done restructuring (delay-based) shift_left_vlog_unsigned_576
        Optimizing component shift_left_vlog_unsigned_576...
        Pre-mapped Exploration for shift_left_vlog_unsigned_576 'very_fast' (slack=-32, area=982)...
                  			o_slack=-65,  bc_slack=1
          Restructuring (delay-based) shift_left_vlog_unsigned...
          Done restructuring (delay-based) shift_left_vlog_unsigned
        Optimizing component shift_left_vlog_unsigned...
          Restructuring (delay-based) shift_left_vlog_unsigned...
          Done restructuring (delay-based) shift_left_vlog_unsigned
        Optimizing component shift_left_vlog_unsigned...
          Restructuring (delay-based) sub_signed_477...
          Done restructuring (delay-based) sub_signed_477
        Optimizing component sub_signed_477...
          Restructuring (delay-based) add_signed_313...
          Done restructuring (delay-based) add_signed_313
        Optimizing component add_signed_313...
 
Global mapping timing result
============================
        Tracing clock networks.
        Levelizing the circuit.
        Computing net loads.
        Computing delays.
        Computing arrivals and requireds.
         Pin                   Type       Fanout Load Slew Delay Arrival   
                                                 (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------
preserved pin           (b)                    1  3.3    0    +0       0 F 
dspMemoryLogic
  cdn_pp_marker497/out 
  cb_parti498/cdn_pp_marker497_out 
    g1325/B                                                   +0       0   
    g1325/Y                  NOR2X2            1  2.4   76   +50      50 R 
    g1321/B                                                   +0      50   
    g1321/Y                  AND2X8            1 51.6  169  +248     298 R 
  cb_parti498/write_en 
dspMemoryLogic/write_en 
write_en_2              <<<  out port                         +0     299 R 
(DSP.sdc_line_26_154_1)      ext delay                      +100     399 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                             path_delay                             2200   
                             uncertainty                    -200    2000 R 
---------------------------------------------------------------------------
Exception    : 'path_delays/DSP.sdc_line_20'    2200ps
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    1601ps 
Start-point  : preserved pin
End-point    : write_en_2

(b) : Timing paths are broken.

                Pin                          Type       Fanout Load Slew Delay Arrival   
                                                               (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------------
(create_clock_delay_domain_1_clk_F_0)      ext delay                        +0       0 F 
clk                                   (i)  in port         218  0.0    0    +0       0 F 
dspMemoryLogic/clk (i)
  cdn_pp_marker/in (i)
  cdn_pp_marker/out (i)
  cb_parti498/cdn_pp_marker_out (i)
    g1325/A                                                                 +0       0   
    g1325/Y                                NOR2X2            1  2.4   76   +61      61 R 
    g1321/B                                                                 +0      61   
    g1321/Y                                AND2X8            1 51.6  169  +248     309 R 
  cb_parti498/write_en 
dspMemoryLogic/write_en 
write_en_2                            <<<  out port                         +0     309 R 
(DSP.sdc_line_26_154_1)                    ext delay                      +100     409 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                           path_delay                             2200   
                                           uncertainty                    -200    2000 R 
-----------------------------------------------------------------------------------------
Exception    : 'path_delays/DSP.sdc_line_20'    2200ps
Cost Group   : 'I2O' (path_group 'I2O')
Timing slack :    1591ps 
Start-point  : clk
End-point    : write_en_2

(i) : Net is ideal.

       Pin                     Type       Fanout Load Slew Delay Arrival   
                                                 (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------
(clock clk)                  launch                                    0 R 
ALUFF
  cb_oseqi
    q_reg[64]/CK                                         0             0 R 
    q_reg[64]/Q              DFFTRX2           4  4.9   77  +241     241 F 
  cb_oseqi/q[62] 
ALUFF/q[64] 
regFile/write_addr[0] 
  cb_oseqi/write_addr[0] 
    g15656/A                                                  +0     241   
    g15656/Y                 INVX1             1  1.8   57   +73     314 R 
    g15619/A                                                  +0     314   
    g15619/Y                 AND2X1            2  3.4   86  +169     483 R 
    g15594/B                                                  +0     483   
    g15594/Y                 AND2X2            3  5.8   90  +220     703 R 
    g15456/B                                                  +0     703   
    g15456/Y                 AND2X2            4  6.4   96  +226     929 R 
  cb_oseqi/RC_CG_HIER_INST25_enable 
  RC_CG_HIER_INST25/enable 
    RC_CGIC_INST/E  <<< (P)  TLATNTSCAX2                      +0     929   
    RC_CGIC_INST/CK          setup                       0  +136    1066 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                  capture                                2500 F 
                             uncertainty                    -200    2300 F 
---------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1234ps 
Start-point  : ALUFF/cb_oseqi/q_reg[64]/CK
End-point    : regFile/RC_CG_HIER_INST25/RC_CGIC_INST/E

(P) : Instance is preserved

      Pin               Type       Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock clk)           launch                                    0 R 
DECFF
  cb_oseqi
    q_reg[35]/CK                                  0             0 R 
    q_reg[35]/Q       DFFHQX8           2  6.4   41  +264     264 F 
  cb_oseqi/q[35] 
DECFF/q[35] 
alu_qmult0_mul_159_37/B[3] 
  g12664/A                                             +0     264   
  g12664/Y            INVX8             4  8.4   36   +39     303 R 
  g12342/B                                             +0     303   
  g12342/Y            NOR2X2            1  2.3   54   +47     351 F 
  g12231/A                                             +0     351   
  g12231/Y            OR2X6             3 11.8   82  +168     519 F 
  g12144/B                                             +0     519   
  g12144/Y            NOR2X8            1  9.6   85   +84     603 R 
  g12060/A                                             +0     603   
  g12060/Y            INVX20           16 39.9   82   +80     684 F 
  g11921/B                                             +0     684   
  g11921/Y            NOR2X6            1  3.2   55   +68     752 R 
  g11825/B                                             +0     752   
  g11825/Y            NOR2X4            1  2.7   45   +49     801 F 
  g11666/A                                             +0     801   
  g11666/S            ADDFHX1           1  2.4   73  +277    1079 R 
  g11608/CI                                            +0    1079   
  g11608/CO           ADDFHX1           1  2.4   72  +206    1284 R 
  g11568/CI                                            +0    1284   
  g11568/S            ADDFHX1           1  2.4   83  +282    1567 F 
  g11496/CI                                            +0    1567   
  g11496/S            ADDFHX2           2  7.2  116  +368    1935 R 
  g11475/B                                             +0    1935   
  g11475/Y            NAND2X6           2  5.0   95  +108    2044 F 
  g11449/A1                                            +0    2044   
  g11449/Y            AOI21X4           2  4.8   84  +108    2151 R 
  g11434/B                                             +0    2151   
  g11434/Y            NOR2X4            1  3.8   54   +68    2219 F 
  g11430/B                                             +0    2219   
  g11430/Y            NOR2X6            1  3.2   52   +56    2275 R 
  g11421/A1                                            +0    2275   
  g11421/Y            OAI21X4           1  4.5  112  +101    2376 F 
  g11419/A                                             +0    2376   
  g11419/Y            NOR2X8            4  9.2   79  +109    2485 R 
  g11416/B                                             +0    2485   
  g11416/Y            NOR2X4            1  3.0   44   +62    2547 F 
  g11410/B                                             +0    2547   
  g11410/Y            NOR2X4            1  2.4   54   +54    2601 R 
  g11403/CI                                            +0    2601   
  g11403/CO           ADDFHX1           1  2.4   72  +196    2798 R 
  g11398/CI                                            +0    2798   
  g11398/CO           ADDFHX1           1  2.4   72  +205    3002 R 
  g11396/CI                                            +0    3002   
  g11396/S            ADDFHX1           1  2.7   91  +286    3289 F 
  g11395/A                                             +0    3289   
  g11395/Y            INVX3             2  3.2   42   +64    3353 R 
alu_qmult0_mul_159_37/Z[28] 
mrg_mux_ctli1326/alu_qmult0_mul_159_37_Z[13] 
  g3775/B1                                             +0    3353   
  g3775/Y             AO22X4            4  5.2   76  +198    3551 R 
  g3683/B                                              +0    3551   
  g3683/S             ADDHX2            3  4.8   83  +226    3778 R 
mrg_mux_ctli1326/alu_qadd0_final_adder_sub_198_28_B[13] 
alu_qadd0_final_adder_sub_202_28/B[13] 
  cb_parti/B[12] 
    g1998/B                                            +0    3778   
    g1998/Y           AND2X4            2  3.6   56  +193    3970 R 
    g1968/AN                                           +0    3970   
    g1968/Y           NAND2BX4          1  3.2   45  +110    4080 R 
    g1943/B0                                           +0    4080   
    g1943/Y           AOI21X4           1  3.0   94   +45    4126 F 
    g1942/B                                            +0    4126   
    g1942/Y           NOR2X4            1  3.2   68   +82    4207 R 
    g1921/B0                                           +0    4207   
    g1921/Y           AOI21X4           1  2.0   84   +53    4260 F 
    g1915/B                                            +0    4260   
    g1915/Y           XOR2X1            1  3.2   84  +185    4445 R 
  cb_parti/Z[14] 
alu_qadd0_final_adder_sub_202_28/Z[14] 
cb_parti1324/alu_qadd0_final_adder_sub_202_28_Z[14] 
  g9451/A                                              +0    4445   
  g9451/Y             NAND2X4           1  2.3   79   +97    4542 F 
  g9418/A                                              +0    4542   
  g9418/Y             NAND2X2           1  1.8   45   +66    4608 R 
cb_parti1324/ALUFF_data[14] 
ALUFF/data[14] 
  cb_oseqi/data[13] 
    q_reg[14]/D  <<<  DFFTRXL                          +0    4608   
    q_reg[14]/CK      setup                       0  +198    4806 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)           capture                                5000 R 
                      uncertainty                    -200    4800 R 
--------------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Timing slack :      -6ps (TIMING VIOLATION)
Start-point  : DECFF/cb_oseqi/q_reg[35]/CK
End-point    : ALUFF/cb_oseqi/q_reg[14]/D

      Pin                Type       Fanout  Load Slew Delay Arrival   
                                            (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------
ALUFF
  cb_oseqi
    q_reg[46]/CK                                    0             0 R 
    q_reg[46]/Q        DFFQX2            1   3.4   57  +223     223 F 
    g205/A                                               +0     223   
    g205/Y             BUFX20            4 154.2  234  +206     429 F 
  cb_oseqi/q[45] 
ALUFF/q[46] 
dspMemoryLogic/data_s1[14] 
dspMemoryLogic/write_addr_2[14] 
read_addr_1[14]   <<<  out port                          +0     429 F 
(DSP.sdc_line_26)      ext delay                       +100     529 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
                       path_delay                               600   
                       uncertainty                     -200     400 R 
----------------------------------------------------------------------
Exception    : 'path_delays/zipped_path_delay_0'     600ps
Cost Group   : 'C2O' (path_group 'C2O')
Timing slack :    -129ps (TIMING VIOLATION)
Start-point  : ALUFF/cb_oseqi/q_reg[46]/CK
End-point    : read_addr_1[14]

         Pin                  Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock clk)                 launch                                    0 R 
(DSP.sdc_line_22_69_1)      ext delay                     +2000    2000 F 
read_data_1[9]              in port           1  3.1   39   +11    2011 F 
dspMemoryLogic/read_data_1[9] 
  cb_parti498/read_data_1[9] 
    g1294/A1                                                 +0    2011   
    g1294/Y                 AOI21X4           1  3.2   73   +72    2082 R 
    g1273/B                                                  +0    2082   
    g1273/Y                 NAND2X4           1  3.1   85   +88    2170 F 
  cb_parti498/write_back[9] 
dspMemoryLogic/write_back[9] 
regFile/write_data[9] 
  cb_seqi/write_data[9] 
    g9395/A1                                                 +0    2170   
    g9395/Y                 AOI21X4           1  6.5  104  +113    2283 R 
    g9387/A                                                  +0    2283   
    g9387/Y                 INVX12           32 35.5  109  +102    2385 F 
    mem_reg[9][9]/SI   <<<  SDFFNSRX4                        +0    2385   
    mem_reg[9][9]/CKN       setup                       0  +288    2673 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                 capture                                2500 F 
                            uncertainty                    -200    2300 F 
--------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    -373ps (TIMING VIOLATION)
Start-point  : read_data_1[9]
End-point    : regFile/cb_seqi/mem_reg[9][9]/SI

 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_map                44365     -508 
            Worst cost_group: I2C, WNS: -373.1
            Path: read_data_1[9] --> regFile/mem_reg[9][9]/SI

             Cost Group            Target    Slack    Clock
-----------------------------------------------------------
                    I2C              -320     -373     5000 
                    C2O               -52     -129     5000 
                    C2C               132       -6     5000 
                    I2O                52     1591     5000 
    cg_enable_group_clk                65     1234     5000 
                    clk                52     1601     N.A. 

 
Global incremental target info
==============================
Cost Group 'C2O' target slack:  -129 ps
Target path end-point (Port: DSP/write_addr_2[0])

         Pin                   Type       Fanout  Load Arrival  
                                                  (fF)   (ps)   
----------------------------------------------------------------
ALUFF
  cb_oseqi
    q_reg[32]/CK                                                
    q_reg[32]/Q              DFFQX2            1   3.4          
    g204/A                                                      
    g204/Y                   BUFX20            4 154.2          
  cb_oseqi/q[31] 
ALUFF/q[32] 
dspMemoryLogic/data_s1[0] 
dspMemoryLogic/write_addr_2[0] 
write_addr_2[0]         <<<  out port                           
(DSP.sdc_line_26_137_1)      ext delay                          
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
                             path_delay                         
                             uncertainty                        
----------------------------------------------------------------
Exception    : 'path_delays/zipped_path_delay_0'     600ps
Cost Group   : 'C2O' (path_group 'C2O')
Start-point  : ALUFF/cb_oseqi/q_reg[32]/CK
End-point    : write_addr_2[0]

The global mapper estimates a slack for this path of -129ps.
 
Cost Group 'clk' target slack:    37 ps
Target path end-point (Port: DSP/write_en_2)

         Pin                   Type       Fanout Load Arrival  
                                                 (fF)   (ps)   
---------------------------------------------------------------
preserved pin           (b)                    1  3.3          
dspMemoryLogic
  cdn_pp_marker497/out 
  cb_parti498/cdn_pp_marker497_out 
    g1325/B                                                    
    g1325/Y                  NOR2X2            1  2.4          
    g1321/B                                                    
    g1321/Y                  AND2X8            1 51.6          
  cb_parti498/write_en 
dspMemoryLogic/write_en 
write_en_2              <<<  out port                          
(DSP.sdc_line_26_154_1)      ext delay                         
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                             path_delay                        
                             uncertainty                       
---------------------------------------------------------------
Exception    : 'path_delays/DSP.sdc_line_20'    2200ps
Cost Group   : 'clk' (path_group 'clk')
Start-point  : preserved pin
End-point    : write_en_2

(b) : Timing paths are broken.

The global mapper estimates a slack for this path of 1601ps.
 
Cost Group 'I2O' target slack:    37 ps
Target path end-point (Port: DSP/write_en_2)

                Pin                          Type       Fanout Load Arrival  
                                                               (fF)   (ps)   
-----------------------------------------------------------------------------
(create_clock_delay_domain_1_clk_F_0)      ext delay                         
clk                                   (i)  in port         218  0.0          
dspMemoryLogic/clk (i)
  cdn_pp_marker/in (i)
  cdn_pp_marker/out (i)
  cb_parti498/cdn_pp_marker_out (i)
    g1325/A                                                                  
    g1325/Y                                NOR2X2            1  2.4          
    g1321/B                                                                  
    g1321/Y                                AND2X8            1 51.6          
  cb_parti498/write_en 
dspMemoryLogic/write_en 
write_en_2                            <<<  out port                          
(DSP.sdc_line_26_154_1)                    ext delay                         
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                           path_delay                        
                                           uncertainty                       
-----------------------------------------------------------------------------
Exception    : 'path_delays/DSP.sdc_line_20'    2200ps
Cost Group   : 'I2O' (path_group 'I2O')
Start-point  : clk
End-point    : write_en_2

(i) : Net is ideal.

The global mapper estimates a slack for this path of 1591ps.
 
Cost Group 'I2C' target slack:  -373 ps
Target path end-point (Pin: regFile/mem_reg[9][9]/SI (SDFFNSRX4/SI))

         Pin                  Type       Fanout Load Arrival   
                                                (fF)   (ps)    
---------------------------------------------------------------
(clock clk)            <<<  launch                         0 R 
(DSP.sdc_line_22_69_1)      ext delay                          
read_data_1[9]              in port           1  3.1           
dspMemoryLogic/read_data_1[9] 
  cb_parti498/read_data_1[9] 
    g1294/A1                                                   
    g1294/Y                 AOI21X4           1  3.2           
    g1273/B                                                    
    g1273/Y                 NAND2X4           1  3.1           
  cb_parti498/write_back[9] 
dspMemoryLogic/write_back[9] 
regFile/write_data[9] 
  cb_seqi/write_data[9] 
    g9395/A1                                                   
    g9395/Y                 AOI21X4           1  6.5           
    g9387/A                                                    
    g9387/Y                 INVX12           32 35.5           
    mem_reg[9][9]/SI   <<<  SDFFNSRX4                          
    mem_reg[9][9]/CKN       setup                              
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                 capture                     2500 F 
                            uncertainty                        
---------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Start-point  : read_data_1[9]
End-point    : regFile/cb_seqi/mem_reg[9][9]/SI

The global mapper estimates a slack for this path of -373ps.
 
Cost Group 'C2C' target slack:    -6 ps
Target path end-point (Pin: ALUFF/q_reg[14]/D (DFFTRXL/D))

      Pin               Type       Fanout Load Arrival   
                                          (fF)   (ps)    
---------------------------------------------------------
(clock clk)      <<<  launch                         0 R 
DECFF
  cb_oseqi
    q_reg[35]/CK                                         
    q_reg[35]/Q       DFFHQX8           2  6.4           
  cb_oseqi/q[35] 
DECFF/q[35] 
alu_qmult0_mul_159_37/B[3] 
  g12664/A                                               
  g12664/Y            INVX8             4  8.4           
  g12342/B                                               
  g12342/Y            NOR2X2            1  2.3           
  g12231/A                                               
  g12231/Y            OR2X6             3 11.8           
  g12144/B                                               
  g12144/Y            NOR2X8            1  9.6           
  g12060/A                                               
  g12060/Y            INVX20           16 39.9           
  g11921/B                                               
  g11921/Y            NOR2X6            1  3.2           
  g11825/B                                               
  g11825/Y            NOR2X4            1  2.7           
  g11666/A                                               
  g11666/S            ADDFHX1           1  2.4           
  g11608/CI                                              
  g11608/CO           ADDFHX1           1  2.4           
  g11568/CI                                              
  g11568/S            ADDFHX1           1  2.4           
  g11496/CI                                              
  g11496/S            ADDFHX2           2  7.2           
  g11475/B                                               
  g11475/Y            NAND2X6           2  5.0           
  g11449/A1                                              
  g11449/Y            AOI21X4           2  4.8           
  g11434/B                                               
  g11434/Y            NOR2X4            1  3.8           
  g11430/B                                               
  g11430/Y            NOR2X6            1  3.2           
  g11421/A1                                              
  g11421/Y            OAI21X4           1  4.5           
  g11419/A                                               
  g11419/Y            NOR2X8            4  9.2           
  g11416/B                                               
  g11416/Y            NOR2X4            1  3.0           
  g11410/B                                               
  g11410/Y            NOR2X4            1  2.4           
  g11403/CI                                              
  g11403/CO           ADDFHX1           1  2.4           
  g11398/CI                                              
  g11398/CO           ADDFHX1           1  2.4           
  g11396/CI                                              
  g11396/S            ADDFHX1           1  2.7           
  g11395/A                                               
  g11395/Y            INVX3             2  3.2           
alu_qmult0_mul_159_37/Z[28] 
mrg_mux_ctli1326/alu_qmult0_mul_159_37_Z[13] 
  g3775/B1                                               
  g3775/Y             AO22X4            4  5.2           
  g3683/B                                                
  g3683/S             ADDHX2            3  4.8           
mrg_mux_ctli1326/alu_qadd0_final_adder_sub_198_28_B[13] 
alu_qadd0_final_adder_sub_202_28/B[13] 
  cb_parti/B[12] 
    g1998/B                                              
    g1998/Y           AND2X4            2  3.6           
    g1968/AN                                             
    g1968/Y           NAND2BX4          1  3.2           
    g1943/B0                                             
    g1943/Y           AOI21X4           1  3.0           
    g1942/B                                              
    g1942/Y           NOR2X4            1  3.2           
    g1921/B0                                             
    g1921/Y           AOI21X4           1  2.0           
    g1915/B                                              
    g1915/Y           XOR2X1            1  3.2           
  cb_parti/Z[14] 
alu_qadd0_final_adder_sub_202_28/Z[14] 
cb_parti1324/alu_qadd0_final_adder_sub_202_28_Z[14] 
  g9451/A                                                
  g9451/Y             NAND2X4           1  2.3           
  g9418/A                                                
  g9418/Y             NAND2X2           1  1.8           
cb_parti1324/ALUFF_data[14] 
ALUFF/data[14] 
  cb_oseqi/data[13] 
    q_reg[14]/D  <<<  DFFTRXL                            
    q_reg[14]/CK      setup                              
- - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)           capture                     5000 R 
                      uncertainty                        
---------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Start-point  : DECFF/cb_oseqi/q_reg[35]/CK
End-point    : ALUFF/cb_oseqi/q_reg[14]/D

The global mapper estimates a slack for this path of -7ps.
 
Cost Group 'cg_enable_group_clk' target slack:    43 ps
Target path end-point (Pin: regFile/RC_CG_HIER_INST25/RC_CGIC_INST/E (TLATNTSCAX2/E))

       Pin                     Type       Fanout Load Arrival   
                                                 (fF)   (ps)    
----------------------------------------------------------------
(clock clk)           <<<    launch                         0 R 
ALUFF
  cb_oseqi
    q_reg[64]/CK                                                
    q_reg[64]/Q              DFFTRX2           4  4.9           
  cb_oseqi/q[62] 
ALUFF/q[64] 
regFile/write_addr[0] 
  cb_oseqi/write_addr[0] 
    g15656/A                                                    
    g15656/Y                 INVX1             1  1.8           
    g15619/A                                                    
    g15619/Y                 AND2X1            2  3.4           
    g15594/B                                                    
    g15594/Y                 AND2X2            3  5.8           
    g15456/B                                                    
    g15456/Y                 AND2X2            4  6.4           
  cb_oseqi/RC_CG_HIER_INST25_enable 
  RC_CG_HIER_INST25/enable 
    RC_CGIC_INST/E  <<< (P)  TLATNTSCAX2                        
    RC_CGIC_INST/CK          setup                              
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                  capture                     2500 F 
                             uncertainty                        
----------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Start-point  : ALUFF/cb_oseqi/q_reg[64]/CK
End-point    : regFile/RC_CG_HIER_INST25/RC_CGIC_INST/E

(P) : Instance is preserved

The global mapper estimates a slack for this path of 1234ps.
 
 
Global incremental timing result
================================
        Tracing clock networks.
        Levelizing the circuit.
        Computing net loads.
        Computing delays.
        Computing arrivals and requireds.
         Pin                   Type       Fanout Load Slew Delay Arrival   
                                                 (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------
preserved pin           (b)                    1  3.3    0    +0       0 F 
dspMemoryLogic
  cdn_pp_marker497/out 
  cb_parti498/cdn_pp_marker497_out 
    g1325/B                                                   +0       0   
    g1325/Y                  NOR2X2            1  1.8   63   +43      43 R 
    g1321/B                                                   +0      43   
    g1321/Y                  AND2X1            1  3.6   90  +184     227 R 
    drc/A                                                     +0     227   
    drc/Y                    BUFX20            1 51.6   80  +148     375 R 
  cb_parti498/write_en 
dspMemoryLogic/write_en 
write_en_2              <<<  out port                         +0     375 R 
(DSP.sdc_line_26_154_1)      ext delay                      +100     475 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                             path_delay                             2200   
                             uncertainty                    -200    2000 R 
---------------------------------------------------------------------------
Exception    : 'path_delays/DSP.sdc_line_20'    2200ps
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    1525ps 
Start-point  : preserved pin
End-point    : write_en_2

(b) : Timing paths are broken.

                Pin                          Type       Fanout Load Slew Delay Arrival   
                                                               (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------------
(create_clock_delay_domain_1_clk_F_0)      ext delay                        +0       0 F 
clk                                   (i)  in port         218  0.0    0    +0       0 F 
dspMemoryLogic/clk (i)
  cdn_pp_marker/in (i)
  cdn_pp_marker/out (i)
  cb_parti498/cdn_pp_marker_out (i)
    g1325/A                                                                 +0       0   
    g1325/Y                                NOR2X2            1  1.8   63   +53      53 R 
    g1321/B                                                                 +0      53   
    g1321/Y                                AND2X1            1  3.6   90  +184     237 R 
    drc/A                                                                   +0     237   
    drc/Y                                  BUFX20            1 51.6   80  +148     385 R 
  cb_parti498/write_en 
dspMemoryLogic/write_en 
write_en_2                            <<<  out port                         +0     385 R 
(DSP.sdc_line_26_154_1)                    ext delay                      +100     485 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                           path_delay                             2200   
                                           uncertainty                    -200    2000 R 
-----------------------------------------------------------------------------------------
Exception    : 'path_delays/DSP.sdc_line_20'    2200ps
Cost Group   : 'I2O' (path_group 'I2O')
Timing slack :    1515ps 
Start-point  : clk
End-point    : write_en_2

(i) : Net is ideal.

       Pin                     Type       Fanout Load Slew Delay Arrival   
                                                 (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------
(clock clk)                  launch                                    0 R 
ALUFF
  cb_oseqi
    q_reg[64]/CK                                         0             0 R 
    q_reg[64]/Q              DFFTRX2           4  4.9   77  +241     241 F 
  cb_oseqi/q[62] 
ALUFF/q[64] 
regFile/write_addr[0] 
  cb_oseqi/write_addr[0] 
    g15656/A                                                  +0     241   
    g15656/Y                 INVX1             1  1.8   57   +73     314 R 
    g15619/A                                                  +0     314   
    g15619/Y                 AND2X1            2  3.0   78  +164     478 R 
    g15594/B                                                  +0     478   
    g15594/Y                 AND2X2            2  3.8   70  +205     683 R 
    g15456/B                                                  +0     683   
    g15456/Y                 AND2X2            4  6.0   92  +214     897 R 
  cb_oseqi/RC_CG_HIER_INST25_enable 
  RC_CG_HIER_INST25/enable 
    RC_CGIC_INST/E  <<< (P)  TLATNTSCAX2                      +0     897   
    RC_CGIC_INST/CK          setup                       0  +134    1031 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                  capture                                2500 F 
                             uncertainty                    -200    2300 F 
---------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1269ps 
Start-point  : ALUFF/cb_oseqi/q_reg[64]/CK
End-point    : regFile/RC_CG_HIER_INST25/RC_CGIC_INST/E

(P) : Instance is preserved

      Pin                Type       Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(clock clk)            launch                                    0 R 
DECFF
  cb_oseqi
    q_reg[40]/CK                                   0             0 R 
    q_reg[40]/Q        DFFHQX4           4 10.1   81  +255     255 F 
  cb_oseqi/q[40] 
DECFF/q[40] 
alu_qmult0_mul_159_37/B[8] 
  g12695/A                                              +0     255   
  g12695/Y             INVX6             4 10.4   56   +64     318 R 
  g12329/A                                              +0     318   
  g12329/Y             NAND2X4           1  4.5  100  +100     418 F 
  g12234/B                                              +0     418   
  g12234/Y             NAND2X8           3  7.4   49   +66     484 R 
  g12169/A                                              +0     484   
  g12169/Y             INVX4             6 11.4   89   +74     558 F 
  fopt13165/A                                           +0     558   
  fopt13165/Y          BUFX3             4  8.9   91  +136     694 F 
  g12081/A                                              +0     694   
  g12081/Y             NOR2X2            1  3.2  100  +115     810 R 
  g11833/A                                              +0     810   
  g11833/Y             NOR2X4            1  2.7   50   +79     888 F 
  g11672/A                                              +0     888   
  g11672/CO            ADDFHX2           1  2.7   72  +198    1086 F 
  g11593/A                                              +0    1086   
  g11593/CO            ADDFHX1           1  2.4   84  +202    1288 F 
  g11569/CI                                             +0    1288   
  g11569/S             ADDFHX1           1  2.4   73  +299    1587 R 
  g11497/CI                                             +0    1587   
  g11497/CO            ADDFHX2           2  4.8   86  +230    1818 R 
  drc_bufs12911/A                                       +0    1818   
  drc_bufs12911/Y      INVX2             1  2.3   52   +72    1890 F 
  drc_bufs12909/A                                       +0    1890   
  drc_bufs12909/Y      INVX2             1  4.0   56   +58    1948 R 
  g11475/A                                              +0    1948   
  g11475/Y             NAND2X6           2  4.6   90   +89    2037 F 
  g11449/A1                                             +0    2037   
  g11449/Y             AOI21X4           2  4.2   79  +102    2139 R 
  g11434/B                                              +0    2139   
  g11434/Y             NOR2X4            1  3.8   54   +65    2203 F 
  g11430/B                                              +0    2203   
  g11430/Y             NOR2X6            1  3.2   52   +56    2260 R 
  g11421/A1                                             +0    2260   
  g11421/Y             OAI21X4           1  4.5  112  +101    2361 F 
  g11419/A                                              +0    2361   
  g11419/Y             NOR2X8            4 10.0   83  +111    2472 R 
  g13676/B                                              +0    2472   
  g13676/Y             NOR2BX4           1  4.5   60   +69    2542 F 
  g11411/B                                              +0    2542   
  g11411/Y             NOR2X8            4  9.2   80   +74    2616 R 
  g11405/A1                                             +0    2616   
  g11405/Y             OAI21X4           1  2.0   80   +96    2712 F 
  g11400/B                                              +0    2712   
  g11400/Y             XOR2X2            2  4.2   77  +206    2918 R 
alu_qmult0_mul_159_37/Z[23] 
mrg_mux_ctli1326/alu_qmult0_mul_159_37_Z[8] 
  g3787/A1                                              +0    2918   
  g3787/Y              AOI21X4           2  3.1   96  +108    3026 F 
  fopt4291/A                                            +0    3026   
  fopt4291/Y           BUFX3             2  5.7   64  +125    3151 F 
  g3782/A                                               +0    3151   
  g3782/Y              INVX3             3  8.8   75   +73    3224 R 
  g3694/B                                               +0    3224   
  g3694/Y              NOR2X4            3  5.1   61   +68    3291 F 
mrg_mux_ctli1326/alu_qadd0_final_adder_sub_202_28_A[8] 
cb_parti1324/cb_parti_alu_qadd0_final_adder_sub_202_28_A_1[2] 
  g10191/A                                              +0    3291   
  g10191/Y             INVX1             1  3.2   83   +79    3370 R 
  g10168/A                                              +0    3370   
  g10168/Y             NOR2X4            1  2.3   44   +69    3439 F 
  g10619/B                                              +0    3439   
  g10619/Y             NOR2BX2           1  3.2   99   +83    3522 R 
  g9906/A0                                              +0    3522   
  g9906/Y              OAI21X4           1  3.1   98  +132    3654 F 
  g9714/A1                                              +0    3654   
  g9714/Y              AOI21X4           1  3.2   72   +99    3753 R 
  g9608/A1                                              +0    3753   
  g9608/Y              OAI21X4           1  3.1   98  +101    3854 F 
  g9559/A1                                              +0    3854   
  g9559/Y              AOI21X4           1  3.2   71   +99    3953 R 
  g9540/B                                               +0    3953   
  g9540/Y              NOR2X4            1  4.5   56   +63    4016 F 
  g9514/A                                               +0    4016   
  g9514/Y              NOR2X8            4  7.4   68   +79    4095 R 
  g9488/B                                               +0    4095   
  g9488/Y              AND2X8            8 21.5   94  +202    4297 R 
  g9484/A                                               +0    4297   
  g9484/Y              INVX8             8 18.3   87   +87    4384 F 
  g9455/B                                               +0    4384   
  g9455/Y              NOR2BX4           1  2.4   60   +73    4457 R 
  g9413/B                                               +0    4457   
  g9413/Y              NOR2BX2           1  2.3   52   +60    4518 F 
  g9399/B                                               +0    4518   
  g9399/Y              NAND2X2           1  1.8   49   +48    4566 R 
cb_parti1324/ALUFF_data[8] 
ALUFF/data[8] 
  cb_oseqi/data[7] 
    q_reg[8]/D    <<<  DFFTRXL                          +0    4566   
    q_reg[8]/CK        setup                       0  +201    4766 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)            capture                                5000 R 
                       uncertainty                    -200    4800 R 
---------------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Timing slack :      34ps 
Start-point  : DECFF/cb_oseqi/q_reg[40]/CK
End-point    : ALUFF/cb_oseqi/q_reg[8]/D

      Pin                Type       Fanout  Load Slew Delay Arrival   
                                            (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------
ALUFF
  cb_oseqi
    q_reg[46]/CK                                    0             0 R 
    q_reg[46]/Q        DFFHQX4           1   3.4   38  +232     232 F 
    g205/A                                               +0     232   
    g205/Y             BUFX20            4 154.2  234  +197     429 F 
  cb_oseqi/q[45] 
ALUFF/q[46] 
dspMemoryLogic/data_s1[14] 
dspMemoryLogic/write_addr_2[14] 
read_addr_1[14]   <<<  out port                          +0     429 F 
(DSP.sdc_line_26)      ext delay                       +100     529 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
                       path_delay                               600   
                       uncertainty                     -200     400 R 
----------------------------------------------------------------------
Exception    : 'path_delays/zipped_path_delay_0'     600ps
Cost Group   : 'C2O' (path_group 'C2O')
Timing slack :    -129ps (TIMING VIOLATION)
Start-point  : ALUFF/cb_oseqi/q_reg[46]/CK
End-point    : read_addr_1[14]

         Pin                  Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock clk)                 launch                                    0 R 
(DSP.sdc_line_22_69_1)      ext delay                     +2000    2000 R 
read_data_1[9]              in port           1  3.2   34    +9    2009 R 
dspMemoryLogic/read_data_1[9] 
  cb_parti498/read_data_1[9] 
    g1294/A1                                                 +0    2009   
    g1294/Y                 AOI21X4           1  3.0   92   +86    2095 F 
    g1273/B                                                  +0    2095   
    g1273/Y                 NAND2X4           1  3.2   42   +63    2159 R 
  cb_parti498/write_back[9] 
dspMemoryLogic/write_back[9] 
regFile/write_data[9] 
  cb_seqi/write_data[9] 
    g9395/A1                                                 +0    2159   
    g9395/Y                 AOI21X4           1  7.3  148  +123    2282 F 
    g9387/A                                                  +0    2282   
    g9387/Y                 INVX16           32 35.5   83   +99    2382 R 
    mem_reg[9][9]/SI   <<<  SDFFNSRXL                        +0    2382   
    mem_reg[9][9]/CKN       setup                       0  +282    2664 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                 capture                                2500 F 
                            uncertainty                    -200    2300 F 
--------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    -364ps (TIMING VIOLATION)
Start-point  : read_data_1[9]
End-point    : regFile/cb_seqi/mem_reg[9][9]/SI

 
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_incr               40821     -493 
            Worst cost_group: I2C, WNS: -363.9
            Path: read_data_1[9] --> regFile/mem_reg[9][9]/SI

             Cost Group            Target    Slack    Clock
-----------------------------------------------------------
                    I2C              -373     -364     5000 
                    C2O              -129     -129     5000 
                    C2C                -6       34     5000 
                    I2O                37     1515     5000 
    cg_enable_group_clk                43     1269     5000 
                    clk                37     1525     N.A. 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.
          Performing post-mapping optimization ...

Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'sub_116_35' in module 'int_alu' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'add_114_45' in module 'int_alu' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'sub_117_35' in module 'int_alu' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'alu_qadd0_final_adder_sub_202_28' in module 'DSP' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'alu_qadd0_add_190_27' in module 'DSP' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'alu_qadd0_final_adder_sub_198_28' in module 'DSP' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'add_115_34' in module 'int_alu' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'alu_ialu' in module 'DSP' would be automatically ungrouped.
          There are 8 hierarchical instances automatically ungrouped.
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'DSP'.
        Computing net loads.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:            98             81        -136317 ps         -363.9 ps  syn_map
Runtime & Memory after 'syn_map'
stamp 'MAPPED' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) | 11:04:23 PM(Apr07) | 284.19 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:03) |  00:00:03(00:00:03) |   3.0(  2.9) | 11:04:26 PM(Apr07) | 378.82 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:26(00:00:22) |  00:00:19(00:00:19) |  18.7( 18.4) | 11:04:45 PM(Apr07) | 388.47 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:45(00:01:43) |  00:01:19(00:01:21) |  78.3( 78.6) | 11:06:06 PM(Apr07) | 446.79 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4      (id: default, time_info v1.52)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing arrivals and requireds.
Finished exporting design database to file 'reports/map/DSP.db' for 'DSP' (command execution time mm:ss cpu = 00:00, real = 00:00).
Finished generating snapshot at stage map (command execution time mm:ss cpu = 00:00, real = 00:01).


Working Directory = /afs/ee.cooper.edu/user/k/u/kurutu/Digital_VLSI/DVLSIReceiver/Genus/DSP
QoS Summary for DSP
========================================================================================
Metric                  generic    map       
========================================================================================
Slack (ps):               -609.6     -363.9
  R2R (ps):               -351.8       33.6
  I2R (ps):               -609.6     -363.9
  R2O (ps):               -110.9     -129.1
  I2O (ps):               1572.7     1514.7
  CG  (ps):               1926.4     1839.9
TNS (ps):                 238903     136317
  R2R (ps):                491.0        0.0
  I2R (ps):             233421.0   130322.0
  R2O (ps):               4990.0     5994.0
  I2O (ps):                  0.0        0.0
  CG  (ps):                  0.0        0.0
Failing Paths:               560        564
Area:                        214      29293
Instances:                  8149      10384
Utilization (%):            0.00       0.00
Tot. Net Length (um):   no_value   no_value
Avg. Net Length (um):   no_value   no_value
Total Overflow H:              0          0
Total Overflow V:              0          0
Route Overflow H (%):   no_value   no_value
Route Overflow V (%):   no_value   no_value
========================================================================================
CPU  Runtime (m:s):        00:22      01:38
Real Runtime (m:s):        00:22      01:21
CPU  Elapsed (m:s):        00:26      02:04
Real Elapsed (m:s):        00:23      01:44
Memory (MB):              388.47     446.79
========================================================================================

========================================================================================
Flow Settings:
========================================================================================
Total Runtime (m:s): 01:44
Total Memory (MB):   446.79
Executable Version:  15.21
========================================================================================




Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
Info    : 'Conformal LEC15.1-p100' or later builds is recommended for verification. [WDO-600]
        : The use of 'Conformal LEC15.1-p100' or later builds is recommended to get better verification results.
Generating a dofile for design 'DSP' in file 'outputs/rtl2intermediate.lec.do' ...
  Setting attribute of root '/': 'syn_opt_effort' = high
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 6.60 ohm (from qrc_tech_file)
Site size           : 1.91 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         1.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         1.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         1.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

        Computing net loads.
        Computing net loads.
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'DSP' using 'high' effort.
Warning : The Parallel Incremental Optimization failed. [MAP-136]
        : Cannot run parallel IOPT, design size less than 130000
        : Switching to Normal Incremental Optimization flow.
Info    : One or more cost groups were automatically created for clock gate enable paths. [POPT-96]
    Automatically cost grouped 33 clock gate paths.
  Decloning clock-gating logic from design:DSP
Clock-gating declone status
===========================
Total number of clock-gating instances before: 33
Total number of clock-gating instances after : 33
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_iopt                 40671     -493   -136317     77047        0      633
            Worst cost_group: I2C, WNS: -363.9
            Path: read_data_1[9] --> regFile/mem_reg[9][9]/SI
 const_prop                40518     -493   -136317     77341        0      642
            Worst cost_group: I2C, WNS: -363.9
            Path: read_data_1[9] --> regFile/mem_reg[9][9]/SI
 simp_cc_inputs            40370     -493   -136317     77134        0      641
            Worst cost_group: I2C, WNS: -363.9
            Path: read_data_1[9] --> regFile/mem_reg[9][9]/SI
 hi_fo_buf                 40370     -493   -136317     77134        0      641
            Worst cost_group: I2C, WNS: -363.9
            Path: read_data_1[9] --> regFile/mem_reg[9][9]/SI

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay                40370     -493   -136317     77134        0      641
            Worst cost_group: I2C, WNS: -363.9
            Path: read_data_1[9] --> regFile/mem_reg[9][9]/SI
 incr_delay                40372     -402   -137306     77415        0      640
            Worst cost_group: I2C, WNS: -273.7
            Path: read_data_1[9] --> regFile/mem_reg[9][9]/SI
 incr_delay                40638     -364   -135600     67365        0      640
            Worst cost_group: I2C, WNS: -273.7
            Path: read_data_1[9] --> regFile/mem_reg[9][9]/SI

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz        74  (        2 /        2 )  0.03
       crit_upsz        72  (        0 /        0 )  0.01
       crit_slew        72  (        0 /        0 )  0.04
        setup_dn        72  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        72  (        0 /        0 )  0.00
          plc_st        72  (        0 /        0 )  0.00
        plc_star        72  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st        72  (        0 /        0 )  0.00
            fopt        72  (        0 /        0 )  0.00
       crit_swap        72  (        0 /        0 )  0.00
       mux2_swap        72  (        0 /        0 )  0.00
       crit_dnsz        27  (        0 /        0 )  0.01
       load_swap        72  (        0 /        0 )  0.00
            fopt       106  (       16 /       21 )  0.05
        setup_dn        75  (        1 /        1 )  0.00
       load_isol        74  (        0 /        0 )  0.04
       load_isol        74  (        0 /        0 )  0.00
        move_for        74  (        0 /        0 )  0.01
        move_for        74  (        0 /        0 )  0.00
          rem_bi        74  (        0 /        0 )  0.00
         offload        74  (        0 /        0 )  0.00
          rem_bi        74  (        0 /        0 )  0.00
         offload        74  (        0 /        0 )  0.00
           phase        74  (        0 /        0 )  0.00
        in_phase        74  (        0 /        0 )  0.00
       merge_bit        77  (        1 /        1 )  0.00
     merge_idrvr        75  (        0 /        0 )  0.00
     merge_iload        75  (        0 /        0 )  0.00
    merge_idload        75  (        0 /        0 )  0.00
      merge_drvr        75  (        0 /        0 )  0.00
      merge_load        75  (        0 /        0 )  0.00
          decomp        75  (        0 /        0 )  0.01
        p_decomp        75  (        0 /        0 )  0.01
        levelize        75  (        0 /        0 )  0.00
        mb_split        75  (        0 /        0 )  0.00
             dup        75  (        0 /        0 )  0.00
      mux_retime        75  (        0 /        0 )  0.00
         buf2inv        75  (        0 /        0 )  0.00
             exp         8  (        1 /        3 )  0.00
       gate_deco        12  (        0 /        0 )  0.10
       gcomp_tim        13  (        0 /        0 )  0.02
  inv_pair_2_buf       130  (        0 /        0 )  0.00

 incr_delay                40643     -350   -134786     67365        0      640
            Worst cost_group: I2C, WNS: -259.5
            Path: read_data_1[9] --> regFile/mem_reg[9][9]/SI
 incr_delay                40652     -350   -133453     67344        0      640
            Worst cost_group: I2C, WNS: -259.2
            Path: read_data_2[10] --> regFile/mem_reg[31][10]/D
 incr_delay                40584     -342   -130373     76484        0      640
            Worst cost_group: I2C, WNS: -251.5
            Path: read_data_1[9] --> regFile/mem_reg[9][9]/SI

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         9  (        0 /        8 )  0.24
        crr_glob        12  (        0 /        0 )  0.01
         crr_200        11  (        1 /        8 )  0.12
        crr_glob        16  (        1 /        1 )  0.01
         crr_300        11  (        4 /        9 )  0.15
        crr_glob        14  (        2 /        4 )  0.01
         crr_400         8  (        2 /        6 )  0.10
        crr_glob        11  (        0 /        2 )  0.01
         crr_111         8  (        3 /        7 )  0.22
        crr_glob        11  (        0 /        3 )  0.03
         crr_210         8  (        4 /        7 )  0.16
        crr_glob        11  (        0 /        4 )  0.03
         crr_110         8  (        4 /        7 )  0.15
        crr_glob        11  (        0 /        4 )  0.03
         crr_101         8  (        3 /        6 )  0.14
        crr_glob        11  (        0 /        3 )  0.01
         crr_201         8  (        3 /        7 )  0.15
        crr_glob        11  (        0 /        3 )  0.01
         crr_211         8  (        3 /        7 )  0.24
        crr_glob        11  (        0 /        3 )  0.03
        crit_msz        85  (       14 /       14 )  0.05
       crit_upsz        71  (        0 /        0 )  0.01
       crit_slew        71  (        0 /        0 )  0.03
        setup_dn       112  (       14 /       14 )  0.04
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        84  (        0 /        0 )  0.00
          plc_st        84  (        0 /        0 )  0.00
        plc_star        42  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st        42  (        0 /        0 )  0.00
            fopt        84  (        0 /        3 )  0.01
       crit_swap        42  (        0 /        0 )  0.00
       mux2_swap        42  (        0 /        0 )  0.00
       crit_dnsz        13  (        0 /        0 )  0.01
       load_swap        42  (        0 /        0 )  0.00
            fopt        84  (        0 /        3 )  0.01
        setup_dn       112  (       14 /       14 )  0.04
       load_isol        84  (        0 /        0 )  0.02
       load_isol        84  (        0 /        0 )  0.02
        move_for        84  (        0 /        0 )  0.00
        move_for        84  (        0 /        0 )  0.00
          rem_bi        84  (        0 /        0 )  0.00
         offload        84  (        0 /        0 )  0.00
          rem_bi        84  (        0 /        0 )  0.00
         offload        84  (        0 /        0 )  0.00
       merge_bit        42  (        0 /        0 )  0.00
     merge_idrvr        42  (        0 /        0 )  0.00
     merge_iload        42  (        0 /        0 )  0.00
    merge_idload        42  (        0 /        0 )  0.00
      merge_drvr        42  (        0 /        0 )  0.00
      merge_load        42  (        0 /        0 )  0.00
           phase        42  (        0 /        0 )  0.00
          decomp        42  (        0 /        0 )  0.01
        p_decomp        42  (        0 /        0 )  0.00
        levelize        42  (        0 /        0 )  0.00
        mb_split        42  (        0 /        0 )  0.00
        in_phase        42  (        0 /        0 )  0.00
             dup        42  (        0 /        0 )  0.01
      mux_retime        42  (        0 /        0 )  0.00
         buf2inv        42  (        0 /        0 )  0.00
             exp         3  (        0 /        1 )  0.00
       gate_deco         4  (        0 /        0 )  0.04
       gcomp_tim        13  (        0 /        0 )  0.02
  inv_pair_2_buf        70  (        0 /        0 )  0.00
 init_drc                  40584     -342   -130373     76484        0      640
            Worst cost_group: I2C, WNS: -251.5
            Path: read_data_1[9] --> regFile/mem_reg[9][9]/SI
 incr_max_trans            41158     -342   -130373      9832        0      545
            Worst cost_group: I2C, WNS: -251.5
            Path: read_data_1[9] --> regFile/mem_reg[9][9]/SI
 incr_max_trans            41269     -342   -130373      9031        0      545
            Worst cost_group: I2C, WNS: -251.5
            Path: read_data_1[9] --> regFile/mem_reg[9][9]/SI
 incr_max_trans            41273     -342   -130373      9022        0      545
            Worst cost_group: I2C, WNS: -251.5
            Path: read_data_1[9] --> regFile/mem_reg[9][9]/SI

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st       424  (        0 /        0 )  0.00
        plc_star       424  (        0 /        0 )  0.00
        drc_bufs       848  (       79 /      395 )  0.68
        drc_fopt       345  (        3 /        3 )  0.13
        drc_bufb       342  (        0 /        0 )  0.00
      simple_buf       342  (       54 /      204 )  0.59
             dup       288  (        5 /        5 )  0.09
       crit_dnsz       196  (       10 /       13 )  0.14
       crit_upsz       273  (       30 /      161 )  0.19
       crit_slew       243  (        0 /        0 )  0.16


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 incr_max_fo               40737     -342   -129714     65404        0      464
            Worst cost_group: I2C, WNS: -251.5
            Path: read_data_1[9] --> regFile/mem_reg[9][9]/SI
 incr_max_fo               40848     -342   -129714     65404        0      439
            Worst cost_group: I2C, WNS: -251.5
            Path: read_data_1[9] --> regFile/mem_reg[9][9]/SI
 incr_max_fo               40936     -342   -129714     65404        0      422
            Worst cost_group: I2C, WNS: -251.5
            Path: read_data_1[9] --> regFile/mem_reg[9][9]/SI
 incr_max_fo               41009     -342   -129714     65404        0      407
            Worst cost_group: I2C, WNS: -251.5
            Path: read_data_1[9] --> regFile/mem_reg[9][9]/SI

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st       127  (        0 /        0 )  0.00
        plc_star       127  (        0 /        0 )  0.00
      drc_buf_sp       401  (       22 /      242 )  1.16
        drc_bufs       260  (       72 /      139 )  0.67
        drc_fopt        33  (       16 /       16 )  0.11
        drc_bufb        17  (        0 /        0 )  0.00
             dup        17  (        0 /        0 )  0.05
       crit_dnsz         9  (        0 /        0 )  0.01
       crit_upsz        17  (        0 /        0 )  0.01

 init_tns                  41009     -342   -129714     65404        0      407
            Worst cost_group: I2C, WNS: -251.5
            Path: read_data_1[9] --> regFile/mem_reg[9][9]/SI
 incr_tns                  41115     -341   -118985     65788        0      402
            Worst cost_group: I2C, WNS: -250.4
            Path: read_data_1[9] --> regFile/mem_reg[9][9]/SI

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt       186  (        1 /        1 )  0.19
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz       185  (       22 /       26 )  0.15
       crit_upsz       163  (        0 /        0 )  0.04
       plc_lo_st       163  (        0 /        0 )  0.00
       crit_swap       163  (        0 /        0 )  0.00
       mux2_swap       163  (        0 /        0 )  0.00
       crit_dnsz       130  (        2 /        5 )  0.08
       load_swap       161  (        0 /        0 )  0.01
            fopt       161  (        7 /       51 )  0.17
        setup_dn       154  (        0 /        0 )  0.00
       load_isol       154  (        0 /        0 )  0.50
       load_isol       154  (        0 /        0 )  0.31
        move_for       154  (        0 /        0 )  0.00
        move_for       154  (        0 /        0 )  0.00
          rem_bi       154  (        0 /        0 )  0.00
         offload       154  (        0 /        0 )  0.00
          rem_bi       154  (        0 /        0 )  0.01
         offload       154  (        0 /        0 )  0.04
       merge_bit       155  (        0 /        0 )  0.00
     merge_idrvr       154  (        0 /        0 )  0.00
     merge_iload       154  (        0 /        0 )  0.00
    merge_idload       154  (        0 /        0 )  0.00
      merge_drvr       154  (        0 /        0 )  0.00
      merge_load       154  (        0 /        0 )  0.00
           phase       154  (        0 /        0 )  0.00
          decomp       154  (        0 /        0 )  0.10
        p_decomp       154  (        0 /        0 )  0.08
        levelize       154  (        0 /        0 )  0.00
        mb_split       154  (        0 /        0 )  0.00
             dup       154  (        0 /        0 )  0.01
      mux_retime       154  (        0 /        0 )  0.00
       crr_local       154  (       20 /       40 )  1.61
         buf2inv       134  (        0 /        0 )  0.00

 init_area                 41115     -341   -118985     65788        0      402
            Worst cost_group: I2C, WNS: -250.4
            Path: read_data_1[9] --> regFile/mem_reg[9][9]/SI
 undup                     41111     -341   -118985     65788        0      402
            Worst cost_group: I2C, WNS: -250.4
            Path: read_data_1[9] --> regFile/mem_reg[9][9]/SI
 rem_buf                   39730     -341   -118985     65788        0      402
            Worst cost_group: I2C, WNS: -250.4
            Path: read_data_1[9] --> regFile/mem_reg[9][9]/SI
 rem_inv                   39581     -341   -118985     65788        0      402
            Worst cost_group: I2C, WNS: -250.4
            Path: read_data_1[9] --> regFile/mem_reg[9][9]/SI
 merge_bi                  39437     -341   -118896     65765        0      395
            Worst cost_group: I2C, WNS: -250.4
            Path: read_data_1[9] --> regFile/mem_reg[9][9]/SI
 merge_bi                  39435     -341   -118896     65765        0      395
            Worst cost_group: I2C, WNS: -250.4
            Path: read_data_1[9] --> regFile/mem_reg[9][9]/SI
 io_phase                  39360     -341   -118793     65752        0      395
            Worst cost_group: I2C, WNS: -250.4
            Path: read_data_1[9] --> regFile/mem_reg[9][9]/SI
 gate_comp                 37630     -341   -118793     65250        0      395
            Worst cost_group: I2C, WNS: -250.4
            Path: read_data_1[9] --> regFile/mem_reg[9][9]/SI
 glob_area                 37001     -341   -118793     65230        0      395
            Worst cost_group: I2C, WNS: -250.4
            Path: read_data_1[9] --> regFile/mem_reg[9][9]/SI
 area_down                 36495     -341   -118793     61130        0      395
            Worst cost_group: I2C, WNS: -250.4
            Path: read_data_1[9] --> regFile/mem_reg[9][9]/SI
 rem_buf                   36413     -341   -118793     61129        0      395
            Worst cost_group: I2C, WNS: -250.4
            Path: read_data_1[9] --> regFile/mem_reg[9][9]/SI
 rem_inv                   36402     -341   -118793     61129        0      395
            Worst cost_group: I2C, WNS: -250.4
            Path: read_data_1[9] --> regFile/mem_reg[9][9]/SI
 merge_bi                  36391     -341   -118793     61129        0      395
            Worst cost_group: I2C, WNS: -250.4
            Path: read_data_1[9] --> regFile/mem_reg[9][9]/SI

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         4  (        1 /        1 )  0.02
         rem_buf      1295  (      532 /      587 )  1.45
         rem_inv       446  (       78 /      102 )  0.52
        merge_bi       519  (       95 /      146 )  0.70
      rem_inv_qb        16  (        0 /        0 )  0.02
    seq_res_area         8  (        0 /        0 )  1.61
        io_phase       236  (       50 /       51 )  0.32
       gate_comp      4616  (      502 /      546 )  7.71
       gcomp_mog         4  (        0 /        0 )  0.47
       glob_area        51  (       46 /       51 )  1.84
       area_down      1411  (      359 /      390 )  3.73
  gate_deco_area         0  (        0 /        0 )  0.01
         rem_buf       744  (       39 /       66 )  0.73
         rem_inv       324  (        8 /       17 )  0.32
        merge_bi       419  (        9 /       44 )  0.52
      rem_inv_qb        16  (        0 /        0 )  0.02

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay                36391     -341   -118793     61129        0      395
            Worst cost_group: I2C, WNS: -250.4
            Path: read_data_1[9] --> regFile/mem_reg[9][9]/SI
 incr_delay                36391     -341   -118558     61129        0      395
            Worst cost_group: I2C, WNS: -250.4
            Path: read_data_1[9] --> regFile/mem_reg[9][9]/SI
 incr_delay                36392     -340   -118743     61150        0      395
            Worst cost_group: I2C, WNS: -249.2
            Path: read_data_1[9] --> regFile/mem_reg[9][9]/SI
 incr_delay                36392     -340   -118743     61150        0      395
            Worst cost_group: I2C, WNS: -249.2
            Path: read_data_1[9] --> regFile/mem_reg[9][9]/SI

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         5  (        0 /        4 )  0.12
        crr_glob         7  (        0 /        0 )  0.01
         crr_200         7  (        2 /        4 )  0.06
        crr_glob        11  (        1 /        2 )  0.01
         crr_300         7  (        1 /        5 )  0.07
        crr_glob         9  (        1 /        1 )  0.01
         crr_400         5  (        0 /        3 )  0.04
        crr_glob         7  (        0 /        0 )  0.00
         crr_111         5  (        0 /        4 )  0.10
        crr_glob         7  (        0 /        0 )  0.01
         crr_210         5  (        0 /        4 )  0.08
        crr_glob         7  (        0 /        0 )  0.00
         crr_110         5  (        0 /        4 )  0.07
        crr_glob         7  (        0 /        0 )  0.00
         crr_101         5  (        0 /        3 )  0.07
        crr_glob         7  (        0 /        0 )  0.01
         crr_201         5  (        0 /        4 )  0.08
        crr_glob         7  (        0 /        0 )  0.01
         crr_211         5  (        0 /        4 )  0.11
        crr_glob         7  (        0 /        0 )  0.00
        crit_msz        37  (        0 /        0 )  0.00
       crit_upsz        37  (        0 /        0 )  0.03
       crit_slew        37  (        0 /        0 )  0.02
        setup_dn        74  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        74  (        0 /        0 )  0.00
          plc_st        74  (        0 /        0 )  0.00
        plc_star        37  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st        37  (        0 /        0 )  0.00
            fopt        74  (        0 /        3 )  0.01
       crit_swap        37  (        0 /        0 )  0.00
       mux2_swap        37  (        0 /        0 )  0.00
       crit_dnsz         8  (        0 /        0 )  0.00
       load_swap        37  (        0 /        0 )  0.00
            fopt        74  (        0 /        3 )  0.01
        setup_dn        74  (        0 /        0 )  0.00
       load_isol        74  (        0 /        0 )  0.02
       load_isol        74  (        0 /        0 )  0.02
        move_for        74  (        0 /        0 )  0.00
        move_for        74  (        0 /        0 )  0.00
          rem_bi        74  (        0 /        0 )  0.00
         offload        74  (        0 /        0 )  0.00
          rem_bi        74  (        0 /        0 )  0.00
         offload        74  (        0 /        0 )  0.00
       merge_bit        37  (        0 /        0 )  0.00
     merge_idrvr        37  (        0 /        0 )  0.00
     merge_iload        37  (        0 /        0 )  0.00
    merge_idload        37  (        0 /        0 )  0.00
      merge_drvr        37  (        0 /        0 )  0.00
      merge_load        37  (        0 /        0 )  0.00
           phase        37  (        0 /        0 )  0.00
          decomp        37  (        0 /        0 )  0.00
        p_decomp        37  (        0 /        0 )  0.00
        levelize        37  (        0 /        0 )  0.00
        mb_split        37  (        0 /        0 )  0.00
        in_phase        37  (        0 /        0 )  0.00
             dup        37  (        0 /        0 )  0.00
      mux_retime        37  (        0 /        0 )  0.00
         buf2inv        37  (        0 /        0 )  0.00
             exp         4  (        0 /        0 )  0.00
       gate_deco         2  (        0 /        0 )  0.02
       gcomp_tim         8  (        0 /        0 )  0.01
  inv_pair_2_buf        65  (        0 /        0 )  0.00
 init_drc                  36392     -340   -118743     61150        0      395
            Worst cost_group: I2C, WNS: -249.2
            Path: read_data_1[9] --> regFile/mem_reg[9][9]/SI
 incr_max_trans            38952     -340   -118458     13174        0      392
            Worst cost_group: I2C, WNS: -249.2
            Path: read_data_1[9] --> regFile/mem_reg[9][9]/SI
 incr_max_trans            41799     -340   -118336      9215        0      392
            Worst cost_group: I2C, WNS: -249.2
            Path: read_data_1[9] --> regFile/mem_reg[9][9]/SI

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st      1476  (        0 /        0 )  0.00
        plc_star      1476  (        0 /        0 )  0.00
        drc_bufs      2956  (     1028 /     1454 )  1.29
        drc_fopt       448  (        2 /        4 )  0.13
        drc_bufb       446  (        0 /        0 )  0.00
      simple_buf       446  (       44 /      346 )  0.78
             dup       402  (        0 /        0 )  0.05
       crit_dnsz       236  (        2 /        5 )  0.18
       crit_upsz       400  (        4 /      298 )  0.37
       crit_slew       396  (        1 /        1 )  0.33


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 incr_max_fo               41871     -340   -118323      9193        0      382
            Worst cost_group: I2C, WNS: -249.2
            Path: read_data_1[9] --> regFile/mem_reg[9][9]/SI
 incr_max_fo               41890     -340   -118323      9193        0      376
            Worst cost_group: I2C, WNS: -249.2
            Path: read_data_1[9] --> regFile/mem_reg[9][9]/SI

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        25  (        0 /        0 )  0.00
        plc_star        25  (        0 /        0 )  0.00
        drc_bufs        57  (        3 /       15 )  0.32
        drc_fopt        22  (        4 /        4 )  0.08
        drc_bufb        18  (        0 /        0 )  0.00
             dup        18  (        0 /        0 )  0.06
       crit_dnsz         9  (        0 /        0 )  0.00
       crit_upsz        18  (        0 /        0 )  0.02

 init_tns                  41890     -340   -118323      9193        0      376
            Worst cost_group: I2C, WNS: -249.2
            Path: read_data_1[9] --> regFile/mem_reg[9][9]/SI
 incr_tns                  41892     -340   -118323      9193        0      376
            Worst cost_group: I2C, WNS: -248.8
            Path: read_data_1[9] --> regFile/mem_reg[9][9]/SI

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         5  (        0 /        0 )  0.01
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         5  (        0 /        0 )  0.00
       crit_upsz         5  (        0 /        0 )  0.00
       plc_lo_st         5  (        0 /        0 )  0.00
       crit_swap         5  (        0 /        0 )  0.00
       mux2_swap         5  (        0 /        0 )  0.00
       crit_dnsz         5  (        0 /        0 )  0.00
       load_swap         5  (        0 /        0 )  0.00
            fopt         5  (        0 /        1 )  0.01
        setup_dn         5  (        0 /        0 )  0.00
       load_isol         5  (        0 /        0 )  0.00
       load_isol         5  (        0 /        0 )  0.00
        move_for         5  (        0 /        0 )  0.00
        move_for         5  (        0 /        0 )  0.00
          rem_bi         5  (        0 /        0 )  0.00
         offload         5  (        0 /        0 )  0.00
          rem_bi         5  (        0 /        0 )  0.00
         offload         5  (        0 /        0 )  0.00
       merge_bit         5  (        0 /        0 )  0.00
     merge_idrvr         5  (        0 /        0 )  0.00
     merge_iload         5  (        0 /        0 )  0.00
    merge_idload         5  (        0 /        0 )  0.00
      merge_drvr         5  (        0 /        0 )  0.00
      merge_load         5  (        0 /        0 )  0.00
           phase         5  (        0 /        0 )  0.00
          decomp         5  (        0 /        0 )  0.00
        p_decomp         5  (        0 /        0 )  0.00
        levelize         5  (        0 /        0 )  0.00
        mb_split         5  (        0 /        0 )  0.00
             dup         5  (        0 /        0 )  0.00
      mux_retime         5  (        0 /        0 )  0.00
       crr_local         5  (        1 /        1 )  0.08
         buf2inv         4  (        0 /        0 )  0.00

 init_area                 41892     -340   -118323      9193        0      376
            Worst cost_group: I2C, WNS: -248.8
            Path: read_data_1[9] --> regFile/mem_reg[9][9]/SI
 rem_buf                   39362     -340   -118323      9186        0      376
            Worst cost_group: I2C, WNS: -248.8
            Path: read_data_1[9] --> regFile/mem_reg[9][9]/SI
 rem_buf                   39354     -340   -118323      9186        0      376
            Worst cost_group: I2C, WNS: -248.8
            Path: read_data_1[9] --> regFile/mem_reg[9][9]/SI
 rem_inv                   39271     -340   -118243      9186        0      376
            Worst cost_group: I2C, WNS: -248.8
            Path: read_data_1[9] --> regFile/mem_reg[9][9]/SI
 merge_bi                  38473     -340   -118243      9186        0      376
            Worst cost_group: I2C, WNS: -248.8
            Path: read_data_1[9] --> regFile/mem_reg[9][9]/SI
 io_phase                  38468     -340   -118243      9186        0      376
            Worst cost_group: I2C, WNS: -248.8
            Path: read_data_1[9] --> regFile/mem_reg[9][9]/SI
 gate_comp                 38382     -340   -118243      9180        0      376
            Worst cost_group: I2C, WNS: -248.8
            Path: read_data_1[9] --> regFile/mem_reg[9][9]/SI
 glob_area                 38266     -340   -118233      9166        0      376
            Worst cost_group: I2C, WNS: -248.8
            Path: read_data_1[9] --> regFile/mem_reg[9][9]/SI
 area_down                 38081     -340   -118221      9165        0      376
            Worst cost_group: I2C, WNS: -248.8
            Path: read_data_1[9] --> regFile/mem_reg[9][9]/SI

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         3  (        0 /        0 )  0.02
         rem_buf      1698  (      970 /     1004 )  1.76
         rem_inv      1191  (       55 /       68 )  1.32
        merge_bi       917  (      502 /      543 )  1.01
      rem_inv_qb        16  (        0 /        0 )  0.02
        io_phase       176  (        3 /        3 )  0.23
       gate_comp      3837  (       28 /       79 )  6.56
       gcomp_mog         4  (        0 /        0 )  0.54
       glob_area        51  (       22 /       51 )  2.12
       area_down      1586  (      187 /      215 )  3.93
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay                38081     -340   -118221      9165        0      376
            Worst cost_group: I2C, WNS: -248.8
            Path: read_data_1[9] --> regFile/mem_reg[9][9]/SI

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz        37  (        0 /        0 )  0.00
       crit_upsz        37  (        0 /        0 )  0.04
       crit_slew        37  (        0 /        0 )  0.02
        setup_dn        37  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        37  (        0 /        0 )  0.00
          plc_st        37  (        0 /        0 )  0.00
        plc_star        37  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st        37  (        0 /        0 )  0.00
            fopt        37  (        0 /        0 )  0.00
       crit_swap        37  (        0 /        0 )  0.00
       mux2_swap        37  (        0 /        0 )  0.00
       crit_dnsz         8  (        0 /        0 )  0.00
       load_swap        37  (        0 /        0 )  0.00
            fopt        37  (        0 /        3 )  0.01
        setup_dn        37  (        0 /        0 )  0.00
       load_isol        37  (        0 /        0 )  0.02
       load_isol        37  (        0 /        0 )  0.00
        move_for        37  (        0 /        0 )  0.00
        move_for        37  (        0 /        0 )  0.00
          rem_bi        37  (        0 /        0 )  0.00
         offload        37  (        0 /        0 )  0.00
          rem_bi        37  (        0 /        0 )  0.00
         offload        37  (        0 /        0 )  0.00
           phase        37  (        0 /        0 )  0.00
        in_phase        37  (        0 /        0 )  0.00
       merge_bit        37  (        0 /        0 )  0.00
     merge_idrvr        37  (        0 /        0 )  0.00
     merge_iload        37  (        0 /        0 )  0.00
    merge_idload        37  (        0 /        0 )  0.00
      merge_drvr        37  (        0 /        0 )  0.00
      merge_load        37  (        0 /        0 )  0.00
          decomp        37  (        0 /        0 )  0.00
        p_decomp        37  (        0 /        0 )  0.00
        levelize        37  (        0 /        0 )  0.00
        mb_split        37  (        0 /        0 )  0.00
             dup        37  (        0 /        0 )  0.00
      mux_retime        37  (        0 /        0 )  0.00
         buf2inv        37  (        0 /        0 )  0.00
             exp         1  (        0 /        0 )  0.00
       gate_deco         2  (        0 /        0 )  0.02
       gcomp_tim         8  (        0 /        0 )  0.02
  inv_pair_2_buf        65  (        0 /        0 )  0.00

 init_drc                  38081     -340   -118221      9165        0      376
            Worst cost_group: I2C, WNS: -248.8
            Path: read_data_1[9] --> regFile/mem_reg[9][9]/SI
 incr_max_trans            38142     -340   -118221      9132        0      376
            Worst cost_group: I2C, WNS: -248.8
            Path: read_data_1[9] --> regFile/mem_reg[9][9]/SI

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st       389  (        0 /        0 )  0.00
        plc_star       389  (        0 /        0 )  0.00
        drc_bufs       780  (        1 /      365 )  0.45
        drc_fopt       388  (        0 /        1 )  0.11
        drc_bufb       388  (        0 /        0 )  0.00
      simple_buf       388  (       12 /      296 )  0.71
             dup       376  (        0 /        0 )  0.05
       crit_dnsz       221  (        0 /        2 )  0.18
       crit_upsz       376  (        0 /      275 )  0.38
       crit_slew       376  (        0 /        0 )  0.28


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        18  (        0 /        0 )  0.00
        plc_star        18  (        0 /        0 )  0.00
        drc_bufs        36  (        0 /        1 )  0.23
        drc_fopt        18  (        0 /        0 )  0.07
        drc_bufb        18  (        0 /        0 )  0.00
             dup        18  (        0 /        0 )  0.06
       crit_dnsz         9  (        0 /        0 )  0.00
       crit_upsz        18  (        0 /        2 )  0.02

Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'DSP'.
        Computing net loads.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:            58             59        -118221 ps         -248.8 ps  syn_opt
        Computing arrivals and requireds.
Finished exporting design database to file 'reports/syn_opt/DSP.db' for 'DSP' (command execution time mm:ss cpu = 00:00, real = 00:00).
Finished generating snapshot at stage syn_opt (command execution time mm:ss cpu = 00:00, real = 00:00).


Working Directory = /afs/ee.cooper.edu/user/k/u/kurutu/Digital_VLSI/DVLSIReceiver/Genus/DSP
QoS Summary for DSP
========================================================================================
Metric                  generic    map        syn_opt   
========================================================================================
Slack (ps):               -609.6     -363.9     -248.8
  R2R (ps):               -351.8       33.6        0.0
  I2R (ps):               -609.6     -363.9     -248.8
  R2O (ps):               -110.9     -129.1      -91.2
  I2O (ps):               1572.7     1514.7     1514.7
  CG  (ps):               1926.4     1839.9     1854.9
TNS (ps):                 238903     136317     118221
  R2R (ps):                491.0        0.0        0.0
  I2R (ps):             233421.0   130322.0   114117.0
  R2O (ps):               4990.0     5994.0     4104.0
  I2O (ps):                  0.0        0.0        0.0
  CG  (ps):                  0.0        0.0        0.0
Failing Paths:               560        564        557
Area:                        214      29293      26826
Instances:                  8149      10384      10315
Utilization (%):            0.00       0.00       0.00
Tot. Net Length (um):   no_value   no_value   no_value
Avg. Net Length (um):   no_value   no_value   no_value
Total Overflow H:              0          0          0
Total Overflow V:              0          0          0
Route Overflow H (%):   no_value   no_value   no_value
Route Overflow V (%):   no_value   no_value   no_value
========================================================================================
CPU  Runtime (m:s):        00:22      01:38      00:58
Real Runtime (m:s):        00:22      01:21      00:59
CPU  Elapsed (m:s):        00:26      02:04      03:02
Real Elapsed (m:s):        00:23      01:44      02:43
Memory (MB):              388.47     446.79     448.79
========================================================================================

========================================================================================
Flow Settings:
========================================================================================
Total Runtime (m:s): 02:42
Total Memory (MB):   448.79
Executable Version:  15.21
========================================================================================




Runtime & Memory after incremental synthesis
stamp 'INCREMENTAL' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) | 11:04:23 PM(Apr07) | 284.19 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:03) |  00:00:03(00:00:03) |   1.9(  1.9) | 11:04:26 PM(Apr07) | 378.82 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:26(00:00:22) |  00:00:19(00:00:19) |  11.9( 11.7) | 11:04:45 PM(Apr07) | 388.47 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:45(00:01:43) |  00:01:19(00:01:21) |  49.9( 50.0) | 11:06:06 PM(Apr07) | 446.79 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:43(00:02:42) |  00:00:58(00:00:59) |  36.3( 36.4) | 11:07:05 PM(Apr07) | 448.79 MB | INCREMENTAL
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4      (id: default, time_info v1.52)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
        Computing arrivals and requireds.
Finished exporting design database to file 'reports/final/DSP.db' for 'DSP' (command execution time mm:ss cpu = 00:00, real = 00:00).
Finished generating snapshot at stage final (command execution time mm:ss cpu = 00:00, real = 00:01).


Working Directory = /afs/ee.cooper.edu/user/k/u/kurutu/Digital_VLSI/DVLSIReceiver/Genus/DSP
QoS Summary for DSP
========================================================================================
Metric                  generic    map        syn_opt    final     
========================================================================================
Slack (ps):               -609.6     -363.9     -248.8     -248.8
  R2R (ps):               -351.8       33.6        0.0        0.0
  I2R (ps):               -609.6     -363.9     -248.8     -248.8
  R2O (ps):               -110.9     -129.1      -91.2      -91.2
  I2O (ps):               1572.7     1514.7     1514.7     1514.7
  CG  (ps):               1926.4     1839.9     1854.9     1854.9
TNS (ps):                 238903     136317     118221     118221
  R2R (ps):                491.0        0.0        0.0        0.0
  I2R (ps):             233421.0   130322.0   114117.0   114117.0
  R2O (ps):               4990.0     5994.0     4104.0     4104.0
  I2O (ps):                  0.0        0.0        0.0        0.0
  CG  (ps):                  0.0        0.0        0.0        0.0
Failing Paths:               560        564        557        557
Area:                        214      29293      26826      26826
Instances:                  8149      10384      10315      10315
Utilization (%):            0.00       0.00       0.00       0.00
Tot. Net Length (um):   no_value   no_value   no_value   no_value
Avg. Net Length (um):   no_value   no_value   no_value   no_value
Total Overflow H:              0          0          0          0
Total Overflow V:              0          0          0          0
Route Overflow H (%):   no_value   no_value   no_value   no_value
Route Overflow V (%):   no_value   no_value   no_value   no_value
========================================================================================
CPU  Runtime (m:s):        00:22      01:38      00:58      00:00
Real Runtime (m:s):        00:22      01:21      00:59      00:01
CPU  Elapsed (m:s):        00:26      02:04      03:02      03:02
Real Elapsed (m:s):        00:23      01:44      02:43      02:44
Memory (MB):              388.47     446.79     448.79     448.79
========================================================================================

========================================================================================
Flow Settings:
========================================================================================
Total Runtime (m:s): 02:44
Total Memory (MB):   448.79
Executable Version:  15.21
========================================================================================




Finished SDC export (command execution time mm:ss (real) = 00:00).
Exporting design data for 'DSP' to outputs/DSP...
Info    : Generating design database. [PHYS-90]
        : Writing netlist: outputs/DSP.v
        : The database contains all the files required to restore the design in the specified application.
Info    : Generating design database. [PHYS-90]
        : Writing Metrics file: outputs/DSP.metrics.json
Info    : Generating design database. [PHYS-90]
        : Writing write_script: outputs/DSP.g
Info    : Generating design database. [PHYS-90]
        : Writing multi-mode multi-corner file: outputs/DSP.mmmc.tcl
No loop breaker instances found (cdn_loop_breaker).
Finished SDC export (command execution time mm:ss (real) = 00:00).
Info: file outputs//DSP.default_emulate_constraint_mode.sdc has been written
File outputs//DSP.mmmc.tcl has been written.
Info    : Design has no library or power domains. [ENC_MSV-301]
        : No power domains will be created for Encounter.
Info    : Generating design database. [PHYS-90]
        : Writing Innovus mode: outputs/DSP.mode
Info    : Generating design database. [PHYS-90]
        : Writing INIT setup file for Genus: outputs/DSP.genus_init.tcl
Info    : Generating design database. [PHYS-90]
        : Writing INIT setup file for Innovus: outputs/DSP.invs_init.tcl
Info    : Generating design database. [PHYS-90]
        : Writing Innovus setup file: outputs/DSP.invs_setup.tcl
Info    : Generating design database. [PHYS-90]
        : Writing Genus(TM) Synthesis Solution setup file: outputs/DSP.genus_setup.tcl
** To load the database source outputs/DSP.invs_setup.tcl in an Innovus session.
** To load the database source outputs/DSP.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'DSP' (command execution time mm:ss cpu = 00:00, real = 00:01).
.
Info    : 'Conformal LEC15.1-p100' or later builds is recommended for verification. [WDO-600]
Generating a dofile for design 'DSP' in file 'outputs/intermediate2final.lec.do' ...
Final Runtime & Memory.
stamp 'FINAL' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) | 11:04:23 PM(Apr07) | 284.19 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:03) |  00:00:03(00:00:03) |   1.9(  1.8) | 11:04:26 PM(Apr07) | 378.82 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:26(00:00:22) |  00:00:19(00:00:19) |  11.8( 11.5) | 11:04:45 PM(Apr07) | 388.47 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:45(00:01:43) |  00:01:19(00:01:21) |  49.6( 49.1) | 11:06:06 PM(Apr07) | 446.79 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:43(00:02:42) |  00:00:58(00:00:59) |  36.1( 35.8) | 11:07:05 PM(Apr07) | 448.79 MB | INCREMENTAL
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:44(00:02:45) |  00:00:01(00:00:03) |   0.6(  1.8) | 11:07:08 PM(Apr07) | 448.79 MB | FINAL
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4      (id: default, time_info v1.52)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
============================
Synthesis Finished .........
============================
genus@root:> report timing
============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.21 - 15.20-s010_1
  Generated on:           Apr 07 2016  11:07:23 pm
  Module:                 DSP
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-249 ps) Setup Check with Pin regFile/mem_reg[9][9]/CKN->SI
          Group: I2C
     Startpoint: (R) read_data_1[9]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[9][9]/SI
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     257                  
       Uncertainty:-     200                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     292                  
             Slack:=    -249                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  read_data_1[9]           -       -     R     (arrival)      1  3.2    34     9    2009 
  dspMemoryLogic/g1428/Y   -       A1->Y F     AOI21X4        1  4.5   112    98    2107 
  dspMemoryLogic/g37/Y     -       B->Y  R     NAND2X8        1  4.8    45    67    2174 
  regFile/g8/Y             -       B->Y  F     NAND2X8        1  4.5    72    69    2242 
  regFile/g15/Y            -       B->Y  R     NAND2X8        2  4.2    36    49    2292 
  regFile/mem_reg[9][9]/SI <<<     -     R     SDFFNSRXL      2    -     -     0    2292 
#----------------------------------------------------------------------------------------

genus@root:> report timing -to [get_ports read_addr_2]
============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.21 - 15.20-s010_1
  Generated on:           Apr 07 2016  11:11:54 pm
  Module:                 DSP
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-91 ps) Late External Delay Assertion at pin read_addr_2[0]
          Group: C2O
     Startpoint: (R) ALUFF/q_reg[32]/CK
          Clock: (R) clk
       Endpoint: (F) read_addr_2[0]
          Clock: (R) clk

                     Capture       Launch     
        Path Delay:+     600            -     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     600            0     
                                              
      Output Delay:-     100                  
       Uncertainty:-     200                  
     Required Time:=     300                  
      Launch Clock:-       0                  
         Data Path:-     391                  
             Slack:=     -91                  

#----------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                         (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------
  ALUFF/q_reg[32]/CK -       -     R     (arrival)    218    -     0     -       0 
  ALUFF/q_reg[32]/Q  -       CK->Q F     DFFHQX4        4  9.6    78   253     253 
  fopt11370/Y        -       A->Y  F     BUFX20         1 51.6    95   138     391 
  read_addr_2[0]     <<<     -     F     (port)         -    -     -     0     391 
#----------------------------------------------------------------------------------

genus@root:> report timing -to [get_pins ALUFF]
Warning : Could not find requested search value. [SDC-208] [get_pins]
        : The 'get_pins' command  cannot find any pins named 'ALUFF'
        : Use the 'cd' and 'ls' commands to browse the virtual directories to find the object because the specified name and/or location does not exist.
Error   : A required object parameter could not be found. [TUI-61] [_report_timing]
        : An object of type 'inst|hinst|external_delay|clock|port|pin|hpin' named '' could not be found.
        : Check to make sure that the object exists and is of the correct type.  The 'what_is' command can be used to determine the type of an object.
  _report_timing: prints a timing report 

Usage: _report_timing [-fields <string>] [-output_format <string>] [-path_type <string>] [-split_delay] [-hpins] [-nets] [-exception_data] [-unconstrained] [-physical] [-user_derate] [-gui] [-gui_phys] [-id <integer>]
           [-max_paths <integer>] [-nworst <integer>] [-max_slack <delay in picoseconds>] [-min_slack <delay in picoseconds>] [-paths <string>] [-domain <clock_domain>] [-views <analysis_view>+]
           [ -from <inst|hinst|external_delay|clock|port|pin|hpin>+ |
             -from_rise <inst|hinst|external_delay|clock|port|pin|hpin>+ |
             -from_fall <inst|hinst|external_delay|clock|port|pin|hpin>+ ]
           [ -through <inst|hinst|port|pin|hpin>+ |
             -through_rise <inst|hinst|port|pin|hpin>+ |
             -through_fall <inst|hinst|port|pin|hpin>+ ]+
           [ -to <inst|hinst|external_delay|clock|port|pin|hpin>+ |
             -to_rise <inst|hinst|external_delay|clock|port|pin|hpin>+ |
             -to_fall <inst|hinst|external_delay|clock|port|pin|hpin>+ ]
           [ -capture_clock_pins <pin|hpin>+ |
             -capture_clock_pins_rise_clock <pin|hpin>+ |
             -capture_clock_pins_fall_clock <pin|hpin>+ |
             -capture_clock_pins_rise_pin <pin|hpin>+ |
             -capture_clock_pins_fall_pin <pin|hpin>+ ]
           [-exceptions <exception>+] [-group <cost_group>+] [-timing_bin <timing_bin>] [-timing_path <timing_path>]

    [-fields <string>]:
        fields 
    [-output_format <string>]:
        supported output format types are <gtd|text> 
    [-path_type <string>]:
        supported path types are <full|summary|full_clock|endpoint> 
    [-split_delay]:
        displays both drivers and loads in the data path 
    [-hpins]:
        displays hierarchical pins in the data path 
    [-nets]:
        displays nets in the data path 
    [-exception_data]:
        displays the exception cross-linking information 
    [-unconstrained]:
        displays the unconstrained paths 
    [-physical]:
        include physical information in report 
    [-user_derate]:
        show 'user_derate' column in timing reports 
    [-gui]:
        invoke GUI timing report dialog 
    [-gui_phys]:
        invoke GUI timing report dialog with new physical viewer 
    [-id <integer>]:
        physical viewer window id to associate timing report dialog 
    [-max_paths <integer>]:
        number of paths 
    [-nworst <integer>]:
        number of worst paths to each endpoint 
    [-max_slack <delay in picoseconds>]:
        only paths with less than this slack 
    [-min_slack <delay in picoseconds>]:
        only paths with greater than this slack 
    [-paths <string>]:
        a path identifier result from the specify_paths command 
    [-domain <clock_domain>]:
        a clock domain the paths should be restricted to 
    [-views <analysis_view>+]:
        a view the paths should be restricted to 
    -from <inst|hinst|external_delay|clock|port|pin|hpin>+:
        a set of startpoints for the paths 
    -from_rise <inst|hinst|external_delay|clock|port|pin|hpin>+:
        startpoints with a rise transition at the pin itself 
    -from_fall <inst|hinst|external_delay|clock|port|pin|hpin>+:
        startpoints with a fall transition at the pin itself 
    -through <inst|hinst|port|pin|hpin>+:
        specifies paths that pass through these pins or instances. This option can be repeated indicating that the path must go through at least one element of each through list (in the order the options were specified). Objects must be 
        ports, hierarchical pins, pins on sequential/mapped combinational cells, or sequential/mapped combinational instances. 
    -through_rise <inst|hinst|port|pin|hpin>+:
        this option specifies paths that contain a rise transition in one of these objects and it can be repeated and can be combined with -through and/or -through_fall_pin 
    -through_fall <inst|hinst|port|pin|hpin>+:
        this option specifies paths that contain a fall transition in one of these objects and it can be repeated and can be combined with -through and/or -through_rise_pin 
    -to <inst|hinst|external_delay|clock|port|pin|hpin>+:
        a set of endpoints for the paths 
    -to_rise <inst|hinst|external_delay|clock|port|pin|hpin>+:
        endpoints with a rise transition at the pin itself 
    -to_fall <inst|hinst|external_delay|clock|port|pin|hpin>+:
        endpoints with a fall transition at the pin itself 
    -capture_clock_pins <pin|hpin>+:
        sequential clock pins at the path endpoint 
    -capture_clock_pins_rise_clock <pin|hpin>+:
        pins that capture with rising clock edge 
    -capture_clock_pins_fall_clock <pin|hpin>+:
        pins that capture with falling clock edge 
    -capture_clock_pins_rise_pin <pin|hpin>+:
        pins that capture with rise transition at the pin itself 
    -capture_clock_pins_fall_pin <pin|hpin>+:
        pins that capture with fall transition at the pin itself 
    [-exceptions <exception>+]:
        report paths for exceptions 
    [-group <cost_group>+]:
        report paths for the specified cost groups/path groups 
    [-timing_bin <timing_bin>]:
        timing bin to report 
    [-timing_path <timing_path>]:
        timing path to report 
Fields presented are controlled by the '-fields' switch or the attribute
'timing_report_fields' and 'timing_report_endpoint_fields'
Valid full report fields are:
  - timing_point:  names of pins
  - flags:         flags associated with the column timing_point
  - arc:           timing arc for which timing information was applied
  - edge:          rising/falling edge
  - cell:          cell type, exception type, etc.
  - fanout:        fanout of leaf cells
  - load:          load of leaf cells
  - transition:    slew of leaf cell outputs
  - delay:         delay through a leaf cell
  - arrival:       arrival time at a leaf cell
  - lib_set:       display the library set of the cell
  - user_derate:   derating information
  - power_domain:  power domain associated with the object
  - wire_length:   wire length
  - X:             location X
  - Y:             location Y
1
genus@root:> get_pins ALUFF
Warning : Could not find requested search value. [SDC-208] [get_pins]
        : The 'get_pins' command  cannot find any pins named 'ALUFF'
genus@root:> get_pins DSP/ALUFF
Warning : Could not find requested search value. [SDC-208] [get_pins]
        : The 'get_pins' command  cannot find any pins named 'DSP/ALUFF'
genus@root:> get_pins
{hpin:DSP/ALUFF/data[76]} {hpin:DSP/ALUFF/data[75]} {hpin:DSP/ALUFF/data[74]} {hpin:DSP/ALUFF/data[73]} {hpin:DSP/ALUFF/data[72]} {hpin:DSP/ALUFF/data[71]} {hpin:DSP/ALUFF/data[70]} {hpin:DSP/ALUFF/data[69]} {hpin:DSP/ALUFF/data[68]} {hpin:DSP/ALUFF/data[67]} {hpin:DSP/ALUFF/data[66]} {hpin:DSP/ALUFF/data[65]} {hpin:DSP/ALUFF/data[64]} {hpin:DSP/ALUFF/data[63]} {hpin:DSP/ALUFF/data[62]} {hpin:DSP/ALUFF/data[61]} {hpin:DSP/ALUFF/data[60]} {hpin:DSP/ALUFF/data[59]} {hpin:DSP/ALUFF/data[58]} {hpin:DSP/ALUFF/data[57]} {hpin:DSP/ALUFF/data[56]} {hpin:DSP/ALUFF/data[55]} {hpin:DSP/ALUFF/data[54]} {hpin:DSP/ALUFF/data[53]} {hpin:DSP/ALUFF/data[52]} {hpin:DSP/ALUFF/data[51]} {hpin:DSP/ALUFF/data[50]} {hpin:DSP/ALUFF/data[49]} {hpin:DSP/ALUFF/data[48]} {hpin:DSP/ALUFF/data[47]} {hpin:DSP/ALUFF/data[46]} {hpin:DSP/ALUFF/data[45]} {hpin:DSP/ALUFF/data[44]} {hpin:DSP/ALUFF/data[43]} {hpin:DSP/ALUFF/data[42]} {hpin:DSP/ALUFF/data[41]} {hpin:DSP/ALUFF/data[40]} {hpin:DSP/ALUFF/data[39]} {hpin:DSP/ALUFF/data[38]} {hpin:DSP/ALUFF/data[37]} {hpin:DSP/ALUFF/data[36]} {hpin:DSP/ALUFF/data[35]} {hpin:DSP/ALUFF/data[34]} {hpin:DSP/ALUFF/data[33]} {hpin:DSP/ALUFF/data[32]} {hpin:DSP/ALUFF/data[31]} {hpin:DSP/ALUFF/data[30]} {hpin:DSP/ALUFF/data[29]} {hpin:DSP/ALUFF/data[28]} {hpin:DSP/ALUFF/data[27]} {hpin:DSP/ALUFF/data[26]} {hpin:DSP/ALUFF/data[25]} {hpin:DSP/ALUFF/data[24]} {hpin:DSP/ALUFF/data[23]} {hpin:DSP/ALUFF/data[22]} {hpin:DSP/ALUFF/data[21]} {hpin:DSP/ALUFF/data[20]} {hpin:DSP/ALUFF/data[19]} {hpin:DSP/ALUFF/data[18]} {hpin:DSP/ALUFF/data[17]} {hpin:DSP/ALUFF/data[16]} {hpin:DSP/ALUFF/data[15]} {hpin:DSP/ALUFF/data[14]} {hpin:DSP/ALUFF/data[13]} {hpin:DSP/ALUFF/data[12]} {hpin:DSP/ALUFF/data[11]} {hpin:DSP/ALUFF/data[10]} {hpin:DSP/ALUFF/data[9]} {hpin:DSP/ALUFF/data[8]} {hpin:DSP/ALUFF/data[7]} {hpin:DSP/ALUFF/data[6]} {hpin:DSP/ALUFF/data[5]} {hpin:DSP/ALUFF/data[4]} {hpin:DSP/ALUFF/data[3]} {hpin:DSP/ALUFF/data[2]} {hpin:DSP/ALUFF/data[1]} {hpin:DSP/ALUFF/data[0]} hpin:DSP/ALUFF/trigger hpin:DSP/ALUFF/rst {hpin:DSP/ALUFF/q[76]} {hpin:DSP/ALUFF/q[75]} {hpin:DSP/ALUFF/q[74]} {hpin:DSP/ALUFF/q[73]} {hpin:DSP/ALUFF/q[72]} {hpin:DSP/ALUFF/q[71]} {hpin:DSP/ALUFF/q[70]} {hpin:DSP/ALUFF/q[69]} {hpin:DSP/ALUFF/q[68]} {hpin:DSP/ALUFF/q[67]} {hpin:DSP/ALUFF/q[66]} {hpin:DSP/ALUFF/q[65]} {hpin:DSP/ALUFF/q[64]} {hpin:DSP/ALUFF/q[63]} {hpin:DSP/ALUFF/q[62]} {hpin:DSP/ALUFF/q[61]} {hpin:DSP/ALUFF/q[60]} {hpin:DSP/ALUFF/q[59]} {hpin:DSP/ALUFF/q[58]} {hpin:DSP/ALUFF/q[57]} {hpin:DSP/ALUFF/q[56]} {hpin:DSP/ALUFF/q[55]} {hpin:DSP/ALUFF/q[54]} {hpin:DSP/ALUFF/q[53]} {hpin:DSP/ALUFF/q[52]} {hpin:DSP/ALUFF/q[51]} {hpin:DSP/ALUFF/q[50]} {hpin:DSP/ALUFF/q[49]} {hpin:DSP/ALUFF/q[48]} {hpin:DSP/ALUFF/q[47]} {hpin:DSP/ALUFF/q[46]} {hpin:DSP/ALUFF/q[45]} {hpin:DSP/ALUFF/q[44]} {hpin:DSP/ALUFF/q[43]} {hpin:DSP/ALUFF/q[42]} {hpin:DSP/ALUFF/q[41]} {hpin:DSP/ALUFF/q[40]} {hpin:DSP/ALUFF/q[39]} {hpin:DSP/ALUFF/q[38]} {hpin:DSP/ALUFF/q[37]} {hpin:DSP/ALUFF/q[36]} {hpin:DSP/ALUFF/q[35]} {hpin:DSP/ALUFF/q[34]} {hpin:DSP/ALUFF/q[33]} {hpin:DSP/ALUFF/q[32]} {hpin:DSP/ALUFF/q[31]} {hpin:DSP/ALUFF/q[30]} {hpin:DSP/ALUFF/q[29]} {hpin:DSP/ALUFF/q[28]} {hpin:DSP/ALUFF/q[27]} {hpin:DSP/ALUFF/q[26]} {hpin:DSP/ALUFF/q[25]} {hpin:DSP/ALUFF/q[24]} {hpin:DSP/ALUFF/q[23]} {hpin:DSP/ALUFF/q[22]} {hpin:DSP/ALUFF/q[21]} {hpin:DSP/ALUFF/q[20]} {hpin:DSP/ALUFF/q[19]} {hpin:DSP/ALUFF/q[18]} {hpin:DSP/ALUFF/q[17]} {hpin:DSP/ALUFF/q[16]} {hpin:DSP/ALUFF/q[15]} {hpin:DSP/ALUFF/q[14]} {hpin:DSP/ALUFF/q[13]} {hpin:DSP/ALUFF/q[12]} {hpin:DSP/ALUFF/q[11]} {hpin:DSP/ALUFF/q[10]} {hpin:DSP/ALUFF/q[9]} {hpin:DSP/ALUFF/q[8]} {hpin:DSP/ALUFF/q[7]} {hpin:DSP/ALUFF/q[6]} {hpin:DSP/ALUFF/q[5]} {hpin:DSP/ALUFF/q[4]} {hpin:DSP/ALUFF/q[3]} {hpin:DSP/ALUFF/q[2]} {hpin:DSP/ALUFF/q[1]} {hpin:DSP/ALUFF/q[0]} {hpin:DSP/BRFF/data[16]} {hpin:DSP/BRFF/data[15]} {hpin:DSP/BRFF/data[14]} {hpin:DSP/BRFF/data[13]} {hpin:DSP/BRFF/data[12]} {hpin:DSP/BRFF/data[11]} {hpin:DSP/BRFF/data[10]} {hpin:DSP/BRFF/data[9]} {hpin:DSP/BRFF/data[8]} {hpin:DSP/BRFF/data[7]} {hpin:DSP/BRFF/data[6]} {hpin:DSP/BRFF/data[5]} {hpin:... <result is 268357 characters long and printing is truncated to 4096 characters, use 'puts [command]' to view the entire result>
genus@root:> get_pins ALUFF/*
{hpin:DSP/ALUFF/data[76]} {hpin:DSP/ALUFF/data[75]} {hpin:DSP/ALUFF/data[74]} {hpin:DSP/ALUFF/data[73]} {hpin:DSP/ALUFF/data[72]} {hpin:DSP/ALUFF/data[71]} {hpin:DSP/ALUFF/data[70]} {hpin:DSP/ALUFF/data[69]} {hpin:DSP/ALUFF/data[68]} {hpin:DSP/ALUFF/data[67]} {hpin:DSP/ALUFF/data[66]} {hpin:DSP/ALUFF/data[65]} {hpin:DSP/ALUFF/data[64]} {hpin:DSP/ALUFF/data[63]} {hpin:DSP/ALUFF/data[62]} {hpin:DSP/ALUFF/data[61]} {hpin:DSP/ALUFF/data[60]} {hpin:DSP/ALUFF/data[59]} {hpin:DSP/ALUFF/data[58]} {hpin:DSP/ALUFF/data[57]} {hpin:DSP/ALUFF/data[56]} {hpin:DSP/ALUFF/data[55]} {hpin:DSP/ALUFF/data[54]} {hpin:DSP/ALUFF/data[53]} {hpin:DSP/ALUFF/data[52]} {hpin:DSP/ALUFF/data[51]} {hpin:DSP/ALUFF/data[50]} {hpin:DSP/ALUFF/data[49]} {hpin:DSP/ALUFF/data[48]} {hpin:DSP/ALUFF/data[47]} {hpin:DSP/ALUFF/data[46]} {hpin:DSP/ALUFF/data[45]} {hpin:DSP/ALUFF/data[44]} {hpin:DSP/ALUFF/data[43]} {hpin:DSP/ALUFF/data[42]} {hpin:DSP/ALUFF/data[41]} {hpin:DSP/ALUFF/data[40]} {hpin:DSP/ALUFF/data[39]} {hpin:DSP/ALUFF/data[38]} {hpin:DSP/ALUFF/data[37]} {hpin:DSP/ALUFF/data[36]} {hpin:DSP/ALUFF/data[35]} {hpin:DSP/ALUFF/data[34]} {hpin:DSP/ALUFF/data[33]} {hpin:DSP/ALUFF/data[32]} {hpin:DSP/ALUFF/data[31]} {hpin:DSP/ALUFF/data[30]} {hpin:DSP/ALUFF/data[29]} {hpin:DSP/ALUFF/data[28]} {hpin:DSP/ALUFF/data[27]} {hpin:DSP/ALUFF/data[26]} {hpin:DSP/ALUFF/data[25]} {hpin:DSP/ALUFF/data[24]} {hpin:DSP/ALUFF/data[23]} {hpin:DSP/ALUFF/data[22]} {hpin:DSP/ALUFF/data[21]} {hpin:DSP/ALUFF/data[20]} {hpin:DSP/ALUFF/data[19]} {hpin:DSP/ALUFF/data[18]} {hpin:DSP/ALUFF/data[17]} {hpin:DSP/ALUFF/data[16]} {hpin:DSP/ALUFF/data[15]} {hpin:DSP/ALUFF/data[14]} {hpin:DSP/ALUFF/data[13]} {hpin:DSP/ALUFF/data[12]} {hpin:DSP/ALUFF/data[11]} {hpin:DSP/ALUFF/data[10]} {hpin:DSP/ALUFF/data[9]} {hpin:DSP/ALUFF/data[8]} {hpin:DSP/ALUFF/data[7]} {hpin:DSP/ALUFF/data[6]} {hpin:DSP/ALUFF/data[5]} {hpin:DSP/ALUFF/data[4]} {hpin:DSP/ALUFF/data[3]} {hpin:DSP/ALUFF/data[2]} {hpin:DSP/ALUFF/data[1]} {hpin:DSP/ALUFF/data[0]} hpin:DSP/ALUFF/trigger hpin:DSP/ALUFF/rst {hpin:DSP/ALUFF/q[76]} {hpin:DSP/ALUFF/q[75]} {hpin:DSP/ALUFF/q[74]} {hpin:DSP/ALUFF/q[73]} {hpin:DSP/ALUFF/q[72]} {hpin:DSP/ALUFF/q[71]} {hpin:DSP/ALUFF/q[70]} {hpin:DSP/ALUFF/q[69]} {hpin:DSP/ALUFF/q[68]} {hpin:DSP/ALUFF/q[67]} {hpin:DSP/ALUFF/q[66]} {hpin:DSP/ALUFF/q[65]} {hpin:DSP/ALUFF/q[64]} {hpin:DSP/ALUFF/q[63]} {hpin:DSP/ALUFF/q[62]} {hpin:DSP/ALUFF/q[61]} {hpin:DSP/ALUFF/q[60]} {hpin:DSP/ALUFF/q[59]} {hpin:DSP/ALUFF/q[58]} {hpin:DSP/ALUFF/q[57]} {hpin:DSP/ALUFF/q[56]} {hpin:DSP/ALUFF/q[55]} {hpin:DSP/ALUFF/q[54]} {hpin:DSP/ALUFF/q[53]} {hpin:DSP/ALUFF/q[52]} {hpin:DSP/ALUFF/q[51]} {hpin:DSP/ALUFF/q[50]} {hpin:DSP/ALUFF/q[49]} {hpin:DSP/ALUFF/q[48]} {hpin:DSP/ALUFF/q[47]} {hpin:DSP/ALUFF/q[46]} {hpin:DSP/ALUFF/q[45]} {hpin:DSP/ALUFF/q[44]} {hpin:DSP/ALUFF/q[43]} {hpin:DSP/ALUFF/q[42]} {hpin:DSP/ALUFF/q[41]} {hpin:DSP/ALUFF/q[40]} {hpin:DSP/ALUFF/q[39]} {hpin:DSP/ALUFF/q[38]} {hpin:DSP/ALUFF/q[37]} {hpin:DSP/ALUFF/q[36]} {hpin:DSP/ALUFF/q[35]} {hpin:DSP/ALUFF/q[34]} {hpin:DSP/ALUFF/q[33]} {hpin:DSP/ALUFF/q[32]} {hpin:DSP/ALUFF/q[31]} {hpin:DSP/ALUFF/q[30]} {hpin:DSP/ALUFF/q[29]} {hpin:DSP/ALUFF/q[28]} {hpin:DSP/ALUFF/q[27]} {hpin:DSP/ALUFF/q[26]} {hpin:DSP/ALUFF/q[25]} {hpin:DSP/ALUFF/q[24]} {hpin:DSP/ALUFF/q[23]} {hpin:DSP/ALUFF/q[22]} {hpin:DSP/ALUFF/q[21]} {hpin:DSP/ALUFF/q[20]} {hpin:DSP/ALUFF/q[19]} {hpin:DSP/ALUFF/q[18]} {hpin:DSP/ALUFF/q[17]} {hpin:DSP/ALUFF/q[16]} {hpin:DSP/ALUFF/q[15]} {hpin:DSP/ALUFF/q[14]} {hpin:DSP/ALUFF/q[13]} {hpin:DSP/ALUFF/q[12]} {hpin:DSP/ALUFF/q[11]} {hpin:DSP/ALUFF/q[10]} {hpin:DSP/ALUFF/q[9]} {hpin:DSP/ALUFF/q[8]} {hpin:DSP/ALUFF/q[7]} {hpin:DSP/ALUFF/q[6]} {hpin:DSP/ALUFF/q[5]} {hpin:DSP/ALUFF/q[4]} {hpin:DSP/ALUFF/q[3]} {hpin:DSP/ALUFF/q[2]} {hpin:DSP/ALUFF/q[1]} {hpin:DSP/ALUFF/q[0]}
genus@root:> clear
genus@root:> ls
DSP.sdc
DSP.sdc~
fv
genus.cmd
genus.log
irun.history
irun.log
logs
make.sh
old_stuff
outputs
reports
synth.tcl
genus@root:> report timing -to [get_pins ALUFF*]
Warning : Could not find requested search value. [SDC-208] [get_pins]
        : The 'get_pins' command  cannot find any pins named 'ALUFF*'
Error   : A required object parameter could not be found. [TUI-61] [_report_timing]
        : An object of type 'inst|hinst|external_delay|clock|port|pin|hpin' named '' could not be found.
  _report_timing: prints a timing report 

Usage: _report_timing [-fields <string>] [-output_format <string>] [-path_type <string>] [-split_delay] [-hpins] [-nets] [-exception_data] [-unconstrained] [-physical] [-user_derate] [-gui] [-gui_phys] [-id <integer>]
           [-max_paths <integer>] [-nworst <integer>] [-max_slack <delay in picoseconds>] [-min_slack <delay in picoseconds>] [-paths <string>] [-domain <clock_domain>] [-views <analysis_view>+]
           [ -from <inst|hinst|external_delay|clock|port|pin|hpin>+ |
             -from_rise <inst|hinst|external_delay|clock|port|pin|hpin>+ |
             -from_fall <inst|hinst|external_delay|clock|port|pin|hpin>+ ]
           [ -through <inst|hinst|port|pin|hpin>+ |
             -through_rise <inst|hinst|port|pin|hpin>+ |
             -through_fall <inst|hinst|port|pin|hpin>+ ]+
           [ -to <inst|hinst|external_delay|clock|port|pin|hpin>+ |
             -to_rise <inst|hinst|external_delay|clock|port|pin|hpin>+ |
             -to_fall <inst|hinst|external_delay|clock|port|pin|hpin>+ ]
           [ -capture_clock_pins <pin|hpin>+ |
             -capture_clock_pins_rise_clock <pin|hpin>+ |
             -capture_clock_pins_fall_clock <pin|hpin>+ |
             -capture_clock_pins_rise_pin <pin|hpin>+ |
             -capture_clock_pins_fall_pin <pin|hpin>+ ]
           [-exceptions <exception>+] [-group <cost_group>+] [-timing_bin <timing_bin>] [-timing_path <timing_path>]

    [-fields <string>]:
        fields 
    [-output_format <string>]:
        supported output format types are <gtd|text> 
    [-path_type <string>]:
        supported path types are <full|summary|full_clock|endpoint> 
    [-split_delay]:
        displays both drivers and loads in the data path 
    [-hpins]:
        displays hierarchical pins in the data path 
    [-nets]:
        displays nets in the data path 
    [-exception_data]:
        displays the exception cross-linking information 
    [-unconstrained]:
        displays the unconstrained paths 
    [-physical]:
        include physical information in report 
    [-user_derate]:
        show 'user_derate' column in timing reports 
    [-gui]:
        invoke GUI timing report dialog 
    [-gui_phys]:
        invoke GUI timing report dialog with new physical viewer 
    [-id <integer>]:
        physical viewer window id to associate timing report dialog 
    [-max_paths <integer>]:
        number of paths 
    [-nworst <integer>]:
        number of worst paths to each endpoint 
    [-max_slack <delay in picoseconds>]:
        only paths with less than this slack 
    [-min_slack <delay in picoseconds>]:
        only paths with greater than this slack 
    [-paths <string>]:
        a path identifier result from the specify_paths command 
    [-domain <clock_domain>]:
        a clock domain the paths should be restricted to 
    [-views <analysis_view>+]:
        a view the paths should be restricted to 
    -from <inst|hinst|external_delay|clock|port|pin|hpin>+:
        a set of startpoints for the paths 
    -from_rise <inst|hinst|external_delay|clock|port|pin|hpin>+:
        startpoints with a rise transition at the pin itself 
    -from_fall <inst|hinst|external_delay|clock|port|pin|hpin>+:
        startpoints with a fall transition at the pin itself 
    -through <inst|hinst|port|pin|hpin>+:
        specifies paths that pass through these pins or instances. This option can be repeated indicating that the path must go through at least one element of each through list (in the order the options were specified). Objects must be 
        ports, hierarchical pins, pins on sequential/mapped combinational cells, or sequential/mapped combinational instances. 
    -through_rise <inst|hinst|port|pin|hpin>+:
        this option specifies paths that contain a rise transition in one of these objects and it can be repeated and can be combined with -through and/or -through_fall_pin 
    -through_fall <inst|hinst|port|pin|hpin>+:
        this option specifies paths that contain a fall transition in one of these objects and it can be repeated and can be combined with -through and/or -through_rise_pin 
    -to <inst|hinst|external_delay|clock|port|pin|hpin>+:
        a set of endpoints for the paths 
    -to_rise <inst|hinst|external_delay|clock|port|pin|hpin>+:
        endpoints with a rise transition at the pin itself 
    -to_fall <inst|hinst|external_delay|clock|port|pin|hpin>+:
        endpoints with a fall transition at the pin itself 
    -capture_clock_pins <pin|hpin>+:
        sequential clock pins at the path endpoint 
    -capture_clock_pins_rise_clock <pin|hpin>+:
        pins that capture with rising clock edge 
    -capture_clock_pins_fall_clock <pin|hpin>+:
        pins that capture with falling clock edge 
    -capture_clock_pins_rise_pin <pin|hpin>+:
        pins that capture with rise transition at the pin itself 
    -capture_clock_pins_fall_pin <pin|hpin>+:
        pins that capture with fall transition at the pin itself 
    [-exceptions <exception>+]:
        report paths for exceptions 
    [-group <cost_group>+]:
        report paths for the specified cost groups/path groups 
    [-timing_bin <timing_bin>]:
        timing bin to report 
    [-timing_path <timing_path>]:
        timing path to report 
Fields presented are controlled by the '-fields' switch or the attribute
'timing_report_fields' and 'timing_report_endpoint_fields'
Valid full report fields are:
  - timing_point:  names of pins
  - flags:         flags associated with the column timing_point
  - arc:           timing arc for which timing information was applied
  - edge:          rising/falling edge
  - cell:          cell type, exception type, etc.
  - fanout:        fanout of leaf cells
  - load:          load of leaf cells
  - transition:    slew of leaf cell outputs
  - delay:         delay through a leaf cell
  - arrival:       arrival time at a leaf cell
  - lib_set:       display the library set of the cell
  - user_derate:   derating information
  - power_domain:  power domain associated with the object
  - wire_length:   wire length
  - X:             location X
  - Y:             location Y
1
genus@root:> report timing -to [get_pins ALUFF/*]
Error   : Invalid path specification.  A 'to' object is invalid. [TIM-234] [_report_timing]
        : The object is 'hpin:DSP/ALUFF/data[76]'.
        : The following types of objects may be used in a 'to' path specification:  external delays, clocks, output ports, sequential instances, and pins which are timing endpoints.
1
genus@root:> report timing -to [ge_instance_from_string ALUFF]
invalid command name "ge_instance_from_string"
genus@root:> report timing -to [get_instance_from_string ALUFF]
invalid command name "get_instance_from_string"
genus@root:> get_path_groups 
exception:DSP/clk exception:DSP/C2C exception:DSP/C2O exception:DSP/I2C exception:DSP/I2O exception:DSP/cg_enable_group_clk
genus@root:> get_generated_clocks 
Warning : Could not find requested search value. [SDC-208] [get_generated_clocks]
        : The 'get_generated_clocks' command cannot find any generated clocks named '*'.
genus@root:> get_clocks
clock:DSP/clk
genus@root:> get_clock_ports
port:DSP/clk
genus@root:> report timing -t
Error   : A given option flag matches multiple possibilities. [TUI-63] [_report_timing]
        : The flag '-t' could be interpreted as '-through_rise' or '-through'.
        : A flag option can be abbreviated as long as it does not match multiple possibilities.  Spell out more of the desired flag so that it is unique.
  _report_timing: prints a timing report 

Usage: _report_timing [-fields <string>] [-output_format <string>] [-path_type <string>] [-split_delay] [-hpins] [-nets] [-exception_data] [-unconstrained] [-physical] [-user_derate] [-gui] [-gui_phys] [-id <integer>]
           [-max_paths <integer>] [-nworst <integer>] [-max_slack <delay in picoseconds>] [-min_slack <delay in picoseconds>] [-paths <string>] [-domain <clock_domain>] [-views <analysis_view>+]
           [ -from <inst|hinst|external_delay|clock|port|pin|hpin>+ |
             -from_rise <inst|hinst|external_delay|clock|port|pin|hpin>+ |
             -from_fall <inst|hinst|external_delay|clock|port|pin|hpin>+ ]
           [ -through <inst|hinst|port|pin|hpin>+ |
             -through_rise <inst|hinst|port|pin|hpin>+ |
             -through_fall <inst|hinst|port|pin|hpin>+ ]+
           [ -to <inst|hinst|external_delay|clock|port|pin|hpin>+ |
             -to_rise <inst|hinst|external_delay|clock|port|pin|hpin>+ |
             -to_fall <inst|hinst|external_delay|clock|port|pin|hpin>+ ]
           [ -capture_clock_pins <pin|hpin>+ |
             -capture_clock_pins_rise_clock <pin|hpin>+ |
             -capture_clock_pins_fall_clock <pin|hpin>+ |
             -capture_clock_pins_rise_pin <pin|hpin>+ |
             -capture_clock_pins_fall_pin <pin|hpin>+ ]
           [-exceptions <exception>+] [-group <cost_group>+] [-timing_bin <timing_bin>] [-timing_path <timing_path>]

    [-fields <string>]:
        fields 
    [-output_format <string>]:
        supported output format types are <gtd|text> 
    [-path_type <string>]:
        supported path types are <full|summary|full_clock|endpoint> 
    [-split_delay]:
        displays both drivers and loads in the data path 
    [-hpins]:
        displays hierarchical pins in the data path 
    [-nets]:
        displays nets in the data path 
    [-exception_data]:
        displays the exception cross-linking information 
    [-unconstrained]:
        displays the unconstrained paths 
    [-physical]:
        include physical information in report 
    [-user_derate]:
        show 'user_derate' column in timing reports 
    [-gui]:
        invoke GUI timing report dialog 
    [-gui_phys]:
        invoke GUI timing report dialog with new physical viewer 
    [-id <integer>]:
        physical viewer window id to associate timing report dialog 
    [-max_paths <integer>]:
        number of paths 
    [-nworst <integer>]:
        number of worst paths to each endpoint 
    [-max_slack <delay in picoseconds>]:
        only paths with less than this slack 
    [-min_slack <delay in picoseconds>]:
        only paths with greater than this slack 
    [-paths <string>]:
        a path identifier result from the specify_paths command 
    [-domain <clock_domain>]:
        a clock domain the paths should be restricted to 
    [-views <analysis_view>+]:
        a view the paths should be restricted to 
    -from <inst|hinst|external_delay|clock|port|pin|hpin>+:
        a set of startpoints for the paths 
    -from_rise <inst|hinst|external_delay|clock|port|pin|hpin>+:
        startpoints with a rise transition at the pin itself 
    -from_fall <inst|hinst|external_delay|clock|port|pin|hpin>+:
        startpoints with a fall transition at the pin itself 
    -through <inst|hinst|port|pin|hpin>+:
        specifies paths that pass through these pins or instances. This option can be repeated indicating that the path must go through at least one element of each through list (in the order the options were specified). Objects must be 
        ports, hierarchical pins, pins on sequential/mapped combinational cells, or sequential/mapped combinational instances. 
    -through_rise <inst|hinst|port|pin|hpin>+:
        this option specifies paths that contain a rise transition in one of these objects and it can be repeated and can be combined with -through and/or -through_fall_pin 
    -through_fall <inst|hinst|port|pin|hpin>+:
        this option specifies paths that contain a fall transition in one of these objects and it can be repeated and can be combined with -through and/or -through_rise_pin 
    -to <inst|hinst|external_delay|clock|port|pin|hpin>+:
        a set of endpoints for the paths 
    -to_rise <inst|hinst|external_delay|clock|port|pin|hpin>+:
        endpoints with a rise transition at the pin itself 
    -to_fall <inst|hinst|external_delay|clock|port|pin|hpin>+:
        endpoints with a fall transition at the pin itself 
    -capture_clock_pins <pin|hpin>+:
        sequential clock pins at the path endpoint 
    -capture_clock_pins_rise_clock <pin|hpin>+:
        pins that capture with rising clock edge 
    -capture_clock_pins_fall_clock <pin|hpin>+:
        pins that capture with falling clock edge 
    -capture_clock_pins_rise_pin <pin|hpin>+:
        pins that capture with rise transition at the pin itself 
    -capture_clock_pins_fall_pin <pin|hpin>+:
        pins that capture with fall transition at the pin itself 
    [-exceptions <exception>+]:
        report paths for exceptions 
    [-group <cost_group>+]:
        report paths for the specified cost groups/path groups 
    [-timing_bin <timing_bin>]:
        timing bin to report 
    [-timing_path <timing_path>]:
        timing path to report 
Fields presented are controlled by the '-fields' switch or the attribute
'timing_report_fields' and 'timing_report_endpoint_fields'
Valid full report fields are:
  - timing_point:  names of pins
  - flags:         flags associated with the column timing_point
  - arc:           timing arc for which timing information was applied
  - edge:          rising/falling edge
  - cell:          cell type, exception type, etc.
  - fanout:        fanout of leaf cells
  - load:          load of leaf cells
  - transition:    slew of leaf cell outputs
  - delay:         delay through a leaf cell
  - arrival:       arrival time at a leaf cell
  - lib_set:       display the library set of the cell
  - user_derate:   derating information
  - power_domain:  power domain associated with the object
  - wire_length:   wire length
  - X:             location X
  - Y:             location Y
1
genus@root:> report timing -to
Error   : A required argument is missing for a flagged command option. [TUI-60] [_report_timing]
        : The flag is '-to'.
        : Check the command usage and correct the input to the command.
  _report_timing: prints a timing report 

Usage: _report_timing [-fields <string>] [-output_format <string>] [-path_type <string>] [-split_delay] [-hpins] [-nets] [-exception_data] [-unconstrained] [-physical] [-user_derate] [-gui] [-gui_phys] [-id <integer>]
           [-max_paths <integer>] [-nworst <integer>] [-max_slack <delay in picoseconds>] [-min_slack <delay in picoseconds>] [-paths <string>] [-domain <clock_domain>] [-views <analysis_view>+]
           [ -from <inst|hinst|external_delay|clock|port|pin|hpin>+ |
             -from_rise <inst|hinst|external_delay|clock|port|pin|hpin>+ |
             -from_fall <inst|hinst|external_delay|clock|port|pin|hpin>+ ]
           [ -through <inst|hinst|port|pin|hpin>+ |
             -through_rise <inst|hinst|port|pin|hpin>+ |
             -through_fall <inst|hinst|port|pin|hpin>+ ]+
           [ -to <inst|hinst|external_delay|clock|port|pin|hpin>+ |
             -to_rise <inst|hinst|external_delay|clock|port|pin|hpin>+ |
             -to_fall <inst|hinst|external_delay|clock|port|pin|hpin>+ ]
           [ -capture_clock_pins <pin|hpin>+ |
             -capture_clock_pins_rise_clock <pin|hpin>+ |
             -capture_clock_pins_fall_clock <pin|hpin>+ |
             -capture_clock_pins_rise_pin <pin|hpin>+ |
             -capture_clock_pins_fall_pin <pin|hpin>+ ]
           [-exceptions <exception>+] [-group <cost_group>+] [-timing_bin <timing_bin>] [-timing_path <timing_path>]

    [-fields <string>]:
        fields 
    [-output_format <string>]:
        supported output format types are <gtd|text> 
    [-path_type <string>]:
        supported path types are <full|summary|full_clock|endpoint> 
    [-split_delay]:
        displays both drivers and loads in the data path 
    [-hpins]:
        displays hierarchical pins in the data path 
    [-nets]:
        displays nets in the data path 
    [-exception_data]:
        displays the exception cross-linking information 
    [-unconstrained]:
        displays the unconstrained paths 
    [-physical]:
        include physical information in report 
    [-user_derate]:
        show 'user_derate' column in timing reports 
    [-gui]:
        invoke GUI timing report dialog 
    [-gui_phys]:
        invoke GUI timing report dialog with new physical viewer 
    [-id <integer>]:
        physical viewer window id to associate timing report dialog 
    [-max_paths <integer>]:
        number of paths 
    [-nworst <integer>]:
        number of worst paths to each endpoint 
    [-max_slack <delay in picoseconds>]:
        only paths with less than this slack 
    [-min_slack <delay in picoseconds>]:
        only paths with greater than this slack 
    [-paths <string>]:
        a path identifier result from the specify_paths command 
    [-domain <clock_domain>]:
        a clock domain the paths should be restricted to 
    [-views <analysis_view>+]:
        a view the paths should be restricted to 
    -from <inst|hinst|external_delay|clock|port|pin|hpin>+:
        a set of startpoints for the paths 
    -from_rise <inst|hinst|external_delay|clock|port|pin|hpin>+:
        startpoints with a rise transition at the pin itself 
    -from_fall <inst|hinst|external_delay|clock|port|pin|hpin>+:
        startpoints with a fall transition at the pin itself 
    -through <inst|hinst|port|pin|hpin>+:
        specifies paths that pass through these pins or instances. This option can be repeated indicating that the path must go through at least one element of each through list (in the order the options were specified). Objects must be 
        ports, hierarchical pins, pins on sequential/mapped combinational cells, or sequential/mapped combinational instances. 
    -through_rise <inst|hinst|port|pin|hpin>+:
        this option specifies paths that contain a rise transition in one of these objects and it can be repeated and can be combined with -through and/or -through_fall_pin 
    -through_fall <inst|hinst|port|pin|hpin>+:
        this option specifies paths that contain a fall transition in one of these objects and it can be repeated and can be combined with -through and/or -through_rise_pin 
    -to <inst|hinst|external_delay|clock|port|pin|hpin>+:
        a set of endpoints for the paths 
    -to_rise <inst|hinst|external_delay|clock|port|pin|hpin>+:
        endpoints with a rise transition at the pin itself 
    -to_fall <inst|hinst|external_delay|clock|port|pin|hpin>+:
        endpoints with a fall transition at the pin itself 
    -capture_clock_pins <pin|hpin>+:
        sequential clock pins at the path endpoint 
    -capture_clock_pins_rise_clock <pin|hpin>+:
        pins that capture with rising clock edge 
    -capture_clock_pins_fall_clock <pin|hpin>+:
        pins that capture with falling clock edge 
    -capture_clock_pins_rise_pin <pin|hpin>+:
        pins that capture with rise transition at the pin itself 
    -capture_clock_pins_fall_pin <pin|hpin>+:
        pins that capture with fall transition at the pin itself 
    [-exceptions <exception>+]:
        report paths for exceptions 
    [-group <cost_group>+]:
        report paths for the specified cost groups/path groups 
    [-timing_bin <timing_bin>]:
        timing bin to report 
    [-timing_path <timing_path>]:
        timing path to report 
Fields presented are controlled by the '-fields' switch or the attribute
'timing_report_fields' and 'timing_report_endpoint_fields'
Valid full report fields are:
  - timing_point:  names of pins
  - flags:         flags associated with the column timing_point
  - arc:           timing arc for which timing information was applied
  - edge:          rising/falling edge
  - cell:          cell type, exception type, etc.
  - fanout:        fanout of leaf cells
  - load:          load of leaf cells
  - transition:    slew of leaf cell outputs
  - delay:         delay through a leaf cell
  - arrival:       arrival time at a leaf cell
  - lib_set:       display the library set of the cell
  - user_derate:   derating information
  - power_domain:  power domain associated with the object
  - wire_length:   wire length
  - X:             location X
  - Y:             location Y
1
genus@root:> report timing -exceptions *
============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.21 - 15.20-s010_1
  Generated on:           Apr 07 2016  11:17:00 pm
  Module:                 DSP
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-249 ps) Setup Check with Pin regFile/mem_reg[9][9]/CKN->SI
          Group: I2C
     Startpoint: (R) read_data_1[9]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[9][9]/SI
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     257                  
       Uncertainty:-     200                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     292                  
             Slack:=    -249                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  read_data_1[9]           -       -     R     (arrival)      1  3.2    34     9    2009 
  dspMemoryLogic/g1428/Y   -       A1->Y F     AOI21X4        1  4.5   112    98    2107 
  dspMemoryLogic/g37/Y     -       B->Y  R     NAND2X8        1  4.8    45    67    2174 
  regFile/g8/Y             -       B->Y  F     NAND2X8        1  4.5    72    69    2242 
  regFile/g15/Y            -       B->Y  R     NAND2X8        2  4.2    36    49    2292 
  regFile/mem_reg[9][9]/SI -       -     R     SDFFNSRXL      2    -     -     0    2292 
#----------------------------------------------------------------------------------------

genus@root:> get_hpin ALUFF/*
invalid command name "get_hpin"
genus@root:> get_pin ALUFF/*
{hpin:DSP/ALUFF/data[76]} {hpin:DSP/ALUFF/data[75]} {hpin:DSP/ALUFF/data[74]} {hpin:DSP/ALUFF/data[73]} {hpin:DSP/ALUFF/data[72]} {hpin:DSP/ALUFF/data[71]} {hpin:DSP/ALUFF/data[70]} {hpin:DSP/ALUFF/data[69]} {hpin:DSP/ALUFF/data[68]} {hpin:DSP/ALUFF/data[67]} {hpin:DSP/ALUFF/data[66]} {hpin:DSP/ALUFF/data[65]} {hpin:DSP/ALUFF/data[64]} {hpin:DSP/ALUFF/data[63]} {hpin:DSP/ALUFF/data[62]} {hpin:DSP/ALUFF/data[61]} {hpin:DSP/ALUFF/data[60]} {hpin:DSP/ALUFF/data[59]} {hpin:DSP/ALUFF/data[58]} {hpin:DSP/ALUFF/data[57]} {hpin:DSP/ALUFF/data[56]} {hpin:DSP/ALUFF/data[55]} {hpin:DSP/ALUFF/data[54]} {hpin:DSP/ALUFF/data[53]} {hpin:DSP/ALUFF/data[52]} {hpin:DSP/ALUFF/data[51]} {hpin:DSP/ALUFF/data[50]} {hpin:DSP/ALUFF/data[49]} {hpin:DSP/ALUFF/data[48]} {hpin:DSP/ALUFF/data[47]} {hpin:DSP/ALUFF/data[46]} {hpin:DSP/ALUFF/data[45]} {hpin:DSP/ALUFF/data[44]} {hpin:DSP/ALUFF/data[43]} {hpin:DSP/ALUFF/data[42]} {hpin:DSP/ALUFF/data[41]} {hpin:DSP/ALUFF/data[40]} {hpin:DSP/ALUFF/data[39]} {hpin:DSP/ALUFF/data[38]} {hpin:DSP/ALUFF/data[37]} {hpin:DSP/ALUFF/data[36]} {hpin:DSP/ALUFF/data[35]} {hpin:DSP/ALUFF/data[34]} {hpin:DSP/ALUFF/data[33]} {hpin:DSP/ALUFF/data[32]} {hpin:DSP/ALUFF/data[31]} {hpin:DSP/ALUFF/data[30]} {hpin:DSP/ALUFF/data[29]} {hpin:DSP/ALUFF/data[28]} {hpin:DSP/ALUFF/data[27]} {hpin:DSP/ALUFF/data[26]} {hpin:DSP/ALUFF/data[25]} {hpin:DSP/ALUFF/data[24]} {hpin:DSP/ALUFF/data[23]} {hpin:DSP/ALUFF/data[22]} {hpin:DSP/ALUFF/data[21]} {hpin:DSP/ALUFF/data[20]} {hpin:DSP/ALUFF/data[19]} {hpin:DSP/ALUFF/data[18]} {hpin:DSP/ALUFF/data[17]} {hpin:DSP/ALUFF/data[16]} {hpin:DSP/ALUFF/data[15]} {hpin:DSP/ALUFF/data[14]} {hpin:DSP/ALUFF/data[13]} {hpin:DSP/ALUFF/data[12]} {hpin:DSP/ALUFF/data[11]} {hpin:DSP/ALUFF/data[10]} {hpin:DSP/ALUFF/data[9]} {hpin:DSP/ALUFF/data[8]} {hpin:DSP/ALUFF/data[7]} {hpin:DSP/ALUFF/data[6]} {hpin:DSP/ALUFF/data[5]} {hpin:DSP/ALUFF/data[4]} {hpin:DSP/ALUFF/data[3]} {hpin:DSP/ALUFF/data[2]} {hpin:DSP/ALUFF/data[1]} {hpin:DSP/ALUFF/data[0]} hpin:DSP/ALUFF/trigger hpin:DSP/ALUFF/rst {hpin:DSP/ALUFF/q[76]} {hpin:DSP/ALUFF/q[75]} {hpin:DSP/ALUFF/q[74]} {hpin:DSP/ALUFF/q[73]} {hpin:DSP/ALUFF/q[72]} {hpin:DSP/ALUFF/q[71]} {hpin:DSP/ALUFF/q[70]} {hpin:DSP/ALUFF/q[69]} {hpin:DSP/ALUFF/q[68]} {hpin:DSP/ALUFF/q[67]} {hpin:DSP/ALUFF/q[66]} {hpin:DSP/ALUFF/q[65]} {hpin:DSP/ALUFF/q[64]} {hpin:DSP/ALUFF/q[63]} {hpin:DSP/ALUFF/q[62]} {hpin:DSP/ALUFF/q[61]} {hpin:DSP/ALUFF/q[60]} {hpin:DSP/ALUFF/q[59]} {hpin:DSP/ALUFF/q[58]} {hpin:DSP/ALUFF/q[57]} {hpin:DSP/ALUFF/q[56]} {hpin:DSP/ALUFF/q[55]} {hpin:DSP/ALUFF/q[54]} {hpin:DSP/ALUFF/q[53]} {hpin:DSP/ALUFF/q[52]} {hpin:DSP/ALUFF/q[51]} {hpin:DSP/ALUFF/q[50]} {hpin:DSP/ALUFF/q[49]} {hpin:DSP/ALUFF/q[48]} {hpin:DSP/ALUFF/q[47]} {hpin:DSP/ALUFF/q[46]} {hpin:DSP/ALUFF/q[45]} {hpin:DSP/ALUFF/q[44]} {hpin:DSP/ALUFF/q[43]} {hpin:DSP/ALUFF/q[42]} {hpin:DSP/ALUFF/q[41]} {hpin:DSP/ALUFF/q[40]} {hpin:DSP/ALUFF/q[39]} {hpin:DSP/ALUFF/q[38]} {hpin:DSP/ALUFF/q[37]} {hpin:DSP/ALUFF/q[36]} {hpin:DSP/ALUFF/q[35]} {hpin:DSP/ALUFF/q[34]} {hpin:DSP/ALUFF/q[33]} {hpin:DSP/ALUFF/q[32]} {hpin:DSP/ALUFF/q[31]} {hpin:DSP/ALUFF/q[30]} {hpin:DSP/ALUFF/q[29]} {hpin:DSP/ALUFF/q[28]} {hpin:DSP/ALUFF/q[27]} {hpin:DSP/ALUFF/q[26]} {hpin:DSP/ALUFF/q[25]} {hpin:DSP/ALUFF/q[24]} {hpin:DSP/ALUFF/q[23]} {hpin:DSP/ALUFF/q[22]} {hpin:DSP/ALUFF/q[21]} {hpin:DSP/ALUFF/q[20]} {hpin:DSP/ALUFF/q[19]} {hpin:DSP/ALUFF/q[18]} {hpin:DSP/ALUFF/q[17]} {hpin:DSP/ALUFF/q[16]} {hpin:DSP/ALUFF/q[15]} {hpin:DSP/ALUFF/q[14]} {hpin:DSP/ALUFF/q[13]} {hpin:DSP/ALUFF/q[12]} {hpin:DSP/ALUFF/q[11]} {hpin:DSP/ALUFF/q[10]} {hpin:DSP/ALUFF/q[9]} {hpin:DSP/ALUFF/q[8]} {hpin:DSP/ALUFF/q[7]} {hpin:DSP/ALUFF/q[6]} {hpin:DSP/ALUFF/q[5]} {hpin:DSP/ALUFF/q[4]} {hpin:DSP/ALUFF/q[3]} {hpin:DSP/ALUFF/q[2]} {hpin:DSP/ALUFF/q[1]} {hpin:DSP/ALUFF/q[0]}
genus@root:> exit
Normal exit.