# VLSI-Systems-Design
Exercises implemented in the elective course "VLSI Systems Design" in my 4th year in CEID.

## Exercises Rundown
### Ex1
64bit-NAND Gate </br>
1 bit FA </br>
Logic Unit with AND,XOR </br>
Logic Unit(AND,XOR) with register in each output </br>
### Ex2
MUX 2 implementations </br>
Func Implementation </br>
### Ex3
Synthesis of Ex2 and Ex3 </br>
32-RAM </br>
### Ex4
8bit-AND Gate </br>
16bit-NAND Gate </br>
32bit-OR Gate  </br>
64bit-XOR Gate </br>
Logic Unit with the above gates (2 inputs, 1 120bit output)</br>
### Ex5
Array multipliers first in VHDL and later in C / C ++ via Vivado or Vitis HLS.</br>
Element wise multiplication and generic 2D multiplication.
