// Seed: 1751752956
`timescale 1ps / 1 ps
module module_0 #(
    parameter id_1 = 32'd58,
    parameter id_2 = 32'd69,
    parameter id_3 = 32'd67,
    parameter id_5 = 32'd93
);
  assign id_1 = id_1;
  logic _id_2;
  assign id_1 = id_1#(.id_2(1'b0 != id_2[~id_1 : (1)] * 1)) [1];
  assign id_1[1] = id_2;
  logic _id_3;
  assign id_1[id_2[id_1]-id_2] = 1;
  assign id_3 = 1;
  logic id_4;
  logic _id_5;
  assign id_3 = 1;
  always @(id_4) begin
    id_4 = id_2 - 1;
    id_3 = id_1[1 : id_3];
  end
  assign id_5 = 1;
  logic id_6;
  always @(posedge 1'b0 or posedge 1) begin
    id_5 <= id_5[1==1 : 1*id_5+id_1];
  end
  type_12(
      1, 1
  );
  assign id_6 = id_6;
endmodule
