0.7
2020.2
Feb 21 2023
20:21:35
C:/Github_Repo/Logic_Design_HW2/hw2_3/hw_2_3.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
C:/Github_Repo/Logic_Design_HW2/hw2_3/hw_2_3.srcs/sim_1/imports/hw2_3/3_tb.v,1685454252,verilog,,,,hw2_3_tb,,,,,,,,
C:/Github_Repo/Logic_Design_HW2/hw2_3/hw_2_3.srcs/sources_1/imports/hw2_3/3.v,1685454170,verilog,,C:/Github_Repo/Logic_Design_HW2/hw2_3/hw_2_3.srcs/sim_1/imports/hw2_3/3_tb.v,,hw2_3,,,,,,,,
