# Generated by Yosys 0.33 (git sha1 2584903a060)
autoidx 11
attribute \cells_not_processed 1
attribute \src "examples/patterns/security/access_control/locked_reg/verilog/sync_en.v:3.1-17.10"
module \sync_en
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/sync_en.v:4.9-4.12"
  wire input 2 \clk
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/sync_en.v:6.9-6.16"
  wire input 1 \data_in
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/sync_en.v:8.10-8.18"
  wire output 5 \data_out
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/sync_en.v:10.9-10.15"
  wire input 3 \resetn
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/sync_en.v:12.9-12.17"
  wire input 4 \write_en
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/sync_en.v:14.3-16.44"
  cell $sdffe $auto$ff.cc:266:slice$10
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \data_in
    connect \EN \write_en
    connect \Q \data_out
    connect \SRST \resetn
  end
end
