

================================================================
== Vivado HLS Report for 'k2c_dense_2'
================================================================
* Date:           Wed Apr 10 13:49:51 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        FaceClassifier
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+--------+----------+------------+
    |  Clock | Target | Estimated| Uncertainty|
    +--------+--------+----------+------------+
    |ap_clk  |  100.00|    33.093|       12.50|
    +--------+--------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------+---------+-----+-----+-----+-----+---------+
        |                    |         |  Latency  |  Interval | Pipeline|
        |      Instance      |  Module | min | max | min | max |   Type  |
        +--------------------+---------+-----+-----+-----+-----+---------+
        |grp_k2c_dot_fu_259  |k2c_dot  |    ?|    ?|    ?|    ?|   none  |
        +--------------------+---------+-----+-----+-----+-----+---------+

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 1.1.1  |    ?|    ?|         2|          -|          -|     ?|    no    |
        |- Loop 2         |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 2.1      |    ?|    ?|         2|          -|          -|     ?|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT |
+-----------------+---------+-------+-------+------+
|DSP              |        -|      -|      -|     -|
|Expression       |        -|      3|      0|   837|
|FIFO             |        -|      -|      -|     -|
|Instance         |        0|     23|   8704|  7653|
|Memory           |        -|      -|      -|     -|
|Multiplexer      |        -|      -|      -|   347|
|Register         |        -|      -|   1034|     -|
+-----------------+---------+-------+-------+------+
|Total            |        0|     26|   9738|  8837|
+-----------------+---------+-------+-------+------+
|Available        |       40|     40|  16000|  8000|
+-----------------+---------+-------+-------+------+
|Utilization (%)  |        0|     65|     60|   110|
+-----------------+---------+-------+-------+------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+------+------+
    |          Instance         |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +---------------------------+----------------------+---------+-------+------+------+
    |face_classifier_cbkb_U102  |face_classifier_cbkb  |        0|      2|   177|   385|
    |face_classifier_ccud_U103  |face_classifier_ccud  |        0|      3|   128|   320|
    |grp_k2c_dot_fu_259         |k2c_dot               |        0|     18|  8399|  6948|
    +---------------------------+----------------------+---------+-------+------+------+
    |Total                      |                      |        0|     23|  8704|  7653|
    +---------------------------+----------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |inneridx_fu_357_p2    |     *    |      1|  0|  12|          20|          20|
    |outrowidx_fu_352_p2   |     *    |      1|  0|  12|          20|          20|
    |tmp_18_fu_462_p2      |     *    |      1|  0|  12|          20|          20|
    |i_34_fu_346_p2        |     +    |      0|  0|  71|           1|          64|
    |i_35_fu_392_p2        |     +    |      0|  0|  71|          64|          64|
    |j_8_fu_421_p2         |     +    |      0|  0|  71|           1|          64|
    |j_9_fu_371_p2         |     +    |      0|  0|  71|           1|          64|
    |k_2_fu_446_p2         |     +    |      0|  0|  71|           1|          64|
    |tmp_16_fu_427_p2      |     +    |      0|  0|  27|          20|          20|
    |tmp_17_fu_452_p2      |     +    |      0|  0|  27|          20|          20|
    |tmp_19_fu_467_p2      |     +    |      0|  0|  27|          20|          20|
    |tmp_i_39_fu_381_p2    |     +    |      0|  0|  27|          20|          20|
    |tmp_s_fu_304_p2       |     +    |      0|  0|  71|           2|          64|
    |exitcond1_fu_416_p2   |   icmp   |      0|  0|  29|          64|          64|
    |exitcond2_fu_341_p2   |   icmp   |      0|  0|  29|          64|          64|
    |exitcond_fu_441_p2    |   icmp   |      0|  0|  29|          64|          64|
    |exitcond_i_fu_366_p2  |   icmp   |      0|  0|  29|          64|          64|
    |icmp_fu_326_p2        |   icmp   |      0|  0|  29|          63|           1|
    |tmp_fu_298_p2         |   icmp   |      0|  0|  29|          64|           2|
    |tmp_i_fu_332_p2       |   icmp   |      0|  0|  29|          64|          64|
    |outrows1_fu_397_p3    |  select  |      0|  0|  64|           1|          64|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      3|  0| 837|         658|         911|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  50|         11|    1|         11|
    |bias_array_address0    |  15|          3|   19|         57|
    |grp_fu_283_p0          |  15|          3|   32|         96|
    |grp_fu_283_p1          |  15|          3|   32|         96|
    |i_i_reg_190            |   9|          2|   64|        128|
    |i_reg_202              |   9|          2|   64|        128|
    |input_array_address0   |  15|          3|   19|         57|
    |input_array_ce0        |  15|          3|    1|          3|
    |input_shape_address0   |  15|          3|    3|          9|
    |input_shape_ce0        |  15|          3|    1|          3|
    |j_i_reg_213            |   9|          2|   64|        128|
    |j_reg_225              |   9|          2|   64|        128|
    |k_reg_248              |   9|          2|   64|        128|
    |kernel_array_address0  |  15|          3|   19|         57|
    |kernel_array_ce0       |  15|          3|    1|          3|
    |kernel_shape_address0  |  15|          3|    3|          9|
    |kernel_shape_ce0       |  15|          3|    1|          3|
    |output_array_address0  |  27|          5|   19|         95|
    |output_array_ce0       |  15|          3|    1|          3|
    |output_array_d0        |  21|          4|   32|        128|
    |output_array_we0       |  15|          3|    1|          3|
    |storemerge_reg_237     |   9|          2|   32|         64|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 347|         71|  537|       1337|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |  10|   0|   10|          0|
    |grp_k2c_dot_fu_259_ap_start_reg  |   1|   0|    1|          0|
    |i_34_reg_543                     |  64|   0|   64|          0|
    |i_i_reg_190                      |  64|   0|   64|          0|
    |i_reg_202                        |  64|   0|   64|          0|
    |icmp_reg_517                     |   1|   0|    1|          0|
    |innerdim_reg_597                 |  64|   0|   64|          0|
    |inneridx_reg_553                 |  20|   0|   20|          0|
    |j_8_reg_615                      |  64|   0|   64|          0|
    |j_9_reg_561                      |  64|   0|   64|          0|
    |j_i_reg_213                      |  64|   0|   64|          0|
    |j_reg_225                        |  64|   0|   64|          0|
    |k_2_reg_638                      |  64|   0|   64|          0|
    |k_reg_248                        |  64|   0|   64|          0|
    |outcols_reg_586                  |  64|   0|   64|          0|
    |output_array_addr_1_reg_571      |  19|   0|   19|          0|
    |output_array_addr_reg_625        |  19|   0|   19|          0|
    |outrowidx_reg_548                |  20|   0|   20|          0|
    |outrows1_reg_581                 |  64|   0|   64|          0|
    |storemerge_reg_237               |  32|   0|   32|          0|
    |tmp_52_reg_591                   |  20|   0|   20|          0|
    |tmp_53_reg_602                   |  20|   0|   20|          0|
    |tmp_54_reg_512                   |  19|   0|   19|          0|
    |tmp_56_reg_607                   |  20|   0|   20|          0|
    |tmp_reg_503                      |   1|   0|    1|          0|
    |tmp_s_reg_507                    |  64|   0|   64|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |1034|   0| 1034|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-----------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |    k2c_dense.2    | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |    k2c_dense.2    | return value |
|ap_start               |  in |    1| ap_ctrl_hs |    k2c_dense.2    | return value |
|ap_done                | out |    1| ap_ctrl_hs |    k2c_dense.2    | return value |
|ap_idle                | out |    1| ap_ctrl_hs |    k2c_dense.2    | return value |
|ap_ready               | out |    1| ap_ctrl_hs |    k2c_dense.2    | return value |
|output_array_address0  | out |   19|  ap_memory |    output_array   |     array    |
|output_array_ce0       | out |    1|  ap_memory |    output_array   |     array    |
|output_array_we0       | out |    1|  ap_memory |    output_array   |     array    |
|output_array_d0        | out |   32|  ap_memory |    output_array   |     array    |
|output_array_q0        |  in |   32|  ap_memory |    output_array   |     array    |
|output_numel_read      |  in |   64|   ap_none  | output_numel_read |    scalar    |
|input_array_address0   | out |   19|  ap_memory |    input_array    |     array    |
|input_array_ce0        | out |    1|  ap_memory |    input_array    |     array    |
|input_array_q0         |  in |   32|  ap_memory |    input_array    |     array    |
|input_ndim_read        |  in |   64|   ap_none  |  input_ndim_read  |    scalar    |
|input_numel_read       |  in |   64|   ap_none  |  input_numel_read |    scalar    |
|input_shape_address0   | out |    3|  ap_memory |    input_shape    |     array    |
|input_shape_ce0        | out |    1|  ap_memory |    input_shape    |     array    |
|input_shape_q0         |  in |   64|  ap_memory |    input_shape    |     array    |
|kernel_array_address0  | out |   19|  ap_memory |    kernel_array   |     array    |
|kernel_array_ce0       | out |    1|  ap_memory |    kernel_array   |     array    |
|kernel_array_q0        |  in |   32|  ap_memory |    kernel_array   |     array    |
|kernel_ndim_read       |  in |   64|   ap_none  |  kernel_ndim_read |    scalar    |
|kernel_numel_read      |  in |   64|   ap_none  | kernel_numel_read |    scalar    |
|kernel_shape_address0  | out |    3|  ap_memory |    kernel_shape   |     array    |
|kernel_shape_ce0       | out |    1|  ap_memory |    kernel_shape   |     array    |
|kernel_shape_q0        |  in |   64|  ap_memory |    kernel_shape   |     array    |
|kernel_shape_address1  | out |    3|  ap_memory |    kernel_shape   |     array    |
|kernel_shape_ce1       | out |    1|  ap_memory |    kernel_shape   |     array    |
|kernel_shape_q1        |  in |   64|  ap_memory |    kernel_shape   |     array    |
|bias_array_address0    | out |   19|  ap_memory |     bias_array    |     array    |
|bias_array_ce0         | out |    1|  ap_memory |     bias_array    |     array    |
|bias_array_q0          |  in |   32|  ap_memory |     bias_array    |     array    |
|bias_numel_read        |  in |   64|   ap_none  |  bias_numel_read  |    scalar    |
|fwork_address0         | out |   11|  ap_memory |       fwork       |     array    |
|fwork_ce0              | out |    1|  ap_memory |       fwork       |     array    |
|fwork_we0              | out |    1|  ap_memory |       fwork       |     array    |
|fwork_d0               | out |   32|  ap_memory |       fwork       |     array    |
|fwork_q0               |  in |   32|  ap_memory |       fwork       |     array    |
|fwork_address1         | out |   11|  ap_memory |       fwork       |     array    |
|fwork_ce1              | out |    1|  ap_memory |       fwork       |     array    |
|fwork_q1               |  in |   32|  ap_memory |       fwork       |     array    |
+-----------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (!tmp)
	6  / (tmp)
2 --> 
	3  / true
3 --> 
	4  / (!tmp & tmp_i)
	7  / (tmp & !exitcond2)
4 --> 
	5  / (!exitcond_i)
	3  / (exitcond_i)
5 --> 
	4  / true
6 --> 
	3  / true
7 --> 
	8  / (!exitcond1)
	3  / (exitcond1)
8 --> 
	9  / true
9 --> 
	10  / (!exitcond)
	7  / (exitcond)
10 --> 
	9  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.56>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%bias_numel_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %bias_numel_read)"   --->   Operation 11 'read' 'bias_numel_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%kernel_numel_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %kernel_numel_read)"   --->   Operation 12 'read' 'kernel_numel_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%kernel_ndim_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %kernel_ndim_read)"   --->   Operation 13 'read' 'kernel_ndim_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%input_numel_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %input_numel_read)"   --->   Operation 14 'read' 'input_numel_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%input_ndim_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %input_ndim_read)"   --->   Operation 15 'read' 'input_ndim_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%output_numel_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %output_numel_read)"   --->   Operation 16 'read' 'output_numel_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (2.83ns)   --->   "%tmp = icmp ult i64 %input_ndim_read_1, 3" [../C-Code-Original/include/k2c_core_layers.c:27]   --->   Operation 17 'icmp' 'tmp' <Predicate = true> <Delay = 2.83> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %tmp, label %_ifconv, label %5" [../C-Code-Original/include/k2c_core_layers.c:27]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (3.56ns)   --->   "%tmp_s = add i64 -1, %input_ndim_read_1" [../C-Code-Original/include/k2c_core_layers.c:56]   --->   Operation 19 'add' 'tmp_s' <Predicate = (!tmp)> <Delay = 3.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_54 = trunc i64 %input_numel_read_1 to i19" [../C-Code-Original/include/k2c_core_layers.c:61]   --->   Operation 20 'trunc' 'tmp_54' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (0.00ns)   --->   "call fastcc void @k2c_dot([300000 x float]* %output_array, [300000 x float]* %input_array, i64 %input_ndim_read_1, i19 %tmp_54, [5 x i64]* %input_shape, [300000 x float]* %kernel_array, i64 %kernel_ndim_read_1, i64 %kernel_numel_read_1, [5 x i64]* %kernel_shape, i64 %tmp_s, [1100 x float]* %fwork)" [../C-Code-Original/include/k2c_core_layers.c:61]   --->   Operation 21 'call' <Predicate = (!tmp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_51 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %input_ndim_read_1, i32 1, i32 63)" [../C-Code-Original/include/k2c_core_layers.c:30]   --->   Operation 22 'partselect' 'tmp_51' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (2.83ns)   --->   "%icmp = icmp ne i63 %tmp_51, 0" [../C-Code-Original/include/k2c_core_layers.c:30]   --->   Operation 23 'icmp' 'icmp' <Predicate = (tmp)> <Delay = 2.83> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%input_shape_addr = getelementptr [5 x i64]* %input_shape, i64 0, i64 0" [../C-Code-Original/include/k2c_core_layers.c:31]   --->   Operation 24 'getelementptr' 'input_shape_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (2.15ns)   --->   "%outrows = load i64* %input_shape_addr, align 8" [../C-Code-Original/include/k2c_core_layers.c:31]   --->   Operation 25 'load' 'outrows' <Predicate = (tmp)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%kernel_shape_addr = getelementptr [5 x i64]* %kernel_shape, i64 0, i64 1" [../C-Code-Original/include/k2c_core_layers.c:36]   --->   Operation 26 'getelementptr' 'kernel_shape_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (2.15ns)   --->   "%outcols = load i64* %kernel_shape_addr, align 8" [../C-Code-Original/include/k2c_core_layers.c:36]   --->   Operation 27 'load' 'outcols' <Predicate = (tmp)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%kernel_shape_addr_1 = getelementptr [5 x i64]* %kernel_shape, i64 0, i64 0" [../C-Code-Original/include/k2c_core_layers.c:37]   --->   Operation 28 'getelementptr' 'kernel_shape_addr_1' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (2.15ns)   --->   "%innerdim = load i64* %kernel_shape_addr_1, align 8" [../C-Code-Original/include/k2c_core_layers.c:37]   --->   Operation 29 'load' 'innerdim' <Predicate = (tmp)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 2 <SV = 1> <Delay = 1.66>
ST_2 : Operation 30 [1/2] (0.00ns)   --->   "call fastcc void @k2c_dot([300000 x float]* %output_array, [300000 x float]* %input_array, i64 %input_ndim_read_1, i19 %tmp_54, [5 x i64]* %input_shape, [300000 x float]* %kernel_array, i64 %kernel_ndim_read_1, i64 %kernel_numel_read_1, [5 x i64]* %kernel_shape, i64 %tmp_s, [1100 x float]* %fwork)" [../C-Code-Original/include/k2c_core_layers.c:61]   --->   Operation 30 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 31 [1/1] (1.66ns)   --->   "br label %6" [../C-Code-Original/include/k2c_helper_functions.c:281->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 31 'br' <Predicate = true> <Delay = 1.66>

State 3 <SV = 2> <Delay = 5.85>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%i_i = phi i64 [ 0, %5 ], [ %i_35, %8 ]"   --->   Operation 32 'phi' 'i_i' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (2.83ns)   --->   "%tmp_i = icmp ult i64 %i_i, %output_numel_read_1" [../C-Code-Original/include/k2c_helper_functions.c:281->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 33 'icmp' 'tmp_i' <Predicate = (!tmp)> <Delay = 2.83> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %tmp_i, label %.preheader.i.preheader, label %.loopexit.loopexit" [../C-Code-Original/include/k2c_helper_functions.c:281->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 34 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.66ns)   --->   "br label %.preheader.i" [../C-Code-Original/include/k2c_helper_functions.c:282->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 35 'br' <Predicate = (!tmp & tmp_i)> <Delay = 1.66>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 36 'br' <Predicate = (!tmp & !tmp_i)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%i = phi i64 [ 0, %_ifconv ], [ %i_34, %.loopexit11.loopexit ]"   --->   Operation 37 'phi' 'i' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_55 = trunc i64 %i to i20" [../C-Code-Original/include/k2c_core_layers.c:43]   --->   Operation 38 'trunc' 'tmp_55' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (2.83ns)   --->   "%exitcond2 = icmp eq i64 %i, %outrows1" [../C-Code-Original/include/k2c_core_layers.c:43]   --->   Operation 39 'icmp' 'exitcond2' <Predicate = (tmp)> <Delay = 2.83> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (3.56ns)   --->   "%i_34 = add i64 1, %i" [../C-Code-Original/include/k2c_core_layers.c:43]   --->   Operation 40 'add' 'i_34' <Predicate = (tmp)> <Delay = 3.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.loopexit.loopexit13, label %1" [../C-Code-Original/include/k2c_core_layers.c:43]   --->   Operation 41 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (5.85ns)   --->   "%outrowidx = mul i20 %tmp_52, %tmp_55" [../C-Code-Original/include/k2c_core_layers.c:44]   --->   Operation 42 'mul' 'outrowidx' <Predicate = (tmp & !exitcond2)> <Delay = 5.85> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (5.85ns)   --->   "%inneridx = mul i20 %tmp_53, %tmp_55" [../C-Code-Original/include/k2c_core_layers.c:45]   --->   Operation 43 'mul' 'inneridx' <Predicate = (tmp & !exitcond2)> <Delay = 5.85> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (1.66ns)   --->   "br label %.loopexit10" [../C-Code-Original/include/k2c_core_layers.c:46]   --->   Operation 44 'br' <Predicate = (tmp & !exitcond2)> <Delay = 1.66>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 45 'br' <Predicate = (tmp & exitcond2)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "ret void" [../C-Code-Original/include/k2c_core_layers.c:65]   --->   Operation 46 'ret' <Predicate = (!tmp & !tmp_i) | (tmp & exitcond2)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.54>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%j_i = phi i64 [ %j_9, %7 ], [ 0, %.preheader.i.preheader ]"   --->   Operation 47 'phi' 'j_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_57 = trunc i64 %j_i to i20" [../C-Code-Original/include/k2c_helper_functions.c:282->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 48 'trunc' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (2.83ns)   --->   "%exitcond_i = icmp eq i64 %j_i, %bias_numel_read_1" [../C-Code-Original/include/k2c_helper_functions.c:282->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 49 'icmp' 'exitcond_i' <Predicate = true> <Delay = 2.83> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (3.56ns)   --->   "%j_9 = add i64 1, %j_i" [../C-Code-Original/include/k2c_helper_functions.c:282->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 50 'add' 'j_9' <Predicate = true> <Delay = 3.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %8, label %7" [../C-Code-Original/include/k2c_helper_functions.c:282->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%bias_array_addr_1 = getelementptr [300000 x float]* %bias_array, i64 0, i64 %j_i" [../C-Code-Original/include/k2c_helper_functions.c:283->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 52 'getelementptr' 'bias_array_addr_1' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 53 [2/2] (3.25ns)   --->   "%bias_array_load_1 = load float* %bias_array_addr_1, align 4" [../C-Code-Original/include/k2c_helper_functions.c:283->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 53 'load' 'bias_array_load_1' <Predicate = (!exitcond_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_58 = trunc i64 %i_i to i20" [../C-Code-Original/include/k2c_helper_functions.c:281->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 54 'trunc' 'tmp_58' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (2.28ns)   --->   "%tmp_i_39 = add i20 %tmp_58, %tmp_57" [../C-Code-Original/include/k2c_helper_functions.c:283->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 55 'add' 'tmp_i_39' <Predicate = (!exitcond_i)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_i_cast = zext i20 %tmp_i_39 to i64" [../C-Code-Original/include/k2c_helper_functions.c:283->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 56 'zext' 'tmp_i_cast' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%output_array_addr_1 = getelementptr [300000 x float]* %output_array, i64 0, i64 %tmp_i_cast" [../C-Code-Original/include/k2c_helper_functions.c:283->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 57 'getelementptr' 'output_array_addr_1' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 58 [2/2] (3.25ns)   --->   "%output_array_load = load float* %output_array_addr_1, align 4" [../C-Code-Original/include/k2c_helper_functions.c:283->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 58 'load' 'output_array_load' <Predicate = (!exitcond_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_4 : Operation 59 [1/1] (3.56ns)   --->   "%i_35 = add i64 %i_i, %bias_numel_read_1" [../C-Code-Original/include/k2c_helper_functions.c:281->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 59 'add' 'i_35' <Predicate = (exitcond_i)> <Delay = 3.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "br label %6" [../C-Code-Original/include/k2c_helper_functions.c:281->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 60 'br' <Predicate = (exitcond_i)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 33.0>
ST_5 : Operation 61 [1/2] (3.25ns)   --->   "%bias_array_load_1 = load float* %bias_array_addr_1, align 4" [../C-Code-Original/include/k2c_helper_functions.c:283->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 61 'load' 'bias_array_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_5 : Operation 62 [1/2] (3.25ns)   --->   "%output_array_load = load float* %output_array_addr_1, align 4" [../C-Code-Original/include/k2c_helper_functions.c:283->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 62 'load' 'output_array_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_5 : Operation 63 [1/1] (26.5ns)   --->   "%tmp_26_i = fadd float %output_array_load, %bias_array_load_1" [../C-Code-Original/include/k2c_helper_functions.c:283->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 63 'fadd' 'tmp_26_i' <Predicate = true> <Delay = 26.5> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 0> <II = 1> <Delay = 26.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (3.25ns)   --->   "store float %tmp_26_i, float* %output_array_addr_1, align 4" [../C-Code-Original/include/k2c_helper_functions.c:283->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 64 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "br label %.preheader.i" [../C-Code-Original/include/k2c_helper_functions.c:282->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 1> <Delay = 3.52>
ST_6 : Operation 66 [1/2] (2.15ns)   --->   "%outrows = load i64* %input_shape_addr, align 8" [../C-Code-Original/include/k2c_core_layers.c:31]   --->   Operation 66 'load' 'outrows' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_6 : Operation 67 [1/1] (1.37ns)   --->   "%outrows1 = select i1 %icmp, i64 %outrows, i64 1" [../C-Code-Original/include/k2c_core_layers.c:30]   --->   Operation 67 'select' 'outrows1' <Predicate = true> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 68 [1/2] (2.15ns)   --->   "%outcols = load i64* %kernel_shape_addr, align 8" [../C-Code-Original/include/k2c_core_layers.c:36]   --->   Operation 68 'load' 'outcols' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_52 = trunc i64 %outcols to i20" [../C-Code-Original/include/k2c_core_layers.c:36]   --->   Operation 69 'trunc' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/2] (2.15ns)   --->   "%innerdim = load i64* %kernel_shape_addr_1, align 8" [../C-Code-Original/include/k2c_core_layers.c:37]   --->   Operation 70 'load' 'innerdim' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_53 = trunc i64 %innerdim to i20" [../C-Code-Original/include/k2c_core_layers.c:37]   --->   Operation 71 'trunc' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (1.66ns)   --->   "br label %.loopexit11" [../C-Code-Original/include/k2c_core_layers.c:43]   --->   Operation 72 'br' <Predicate = true> <Delay = 1.66>

State 7 <SV = 3> <Delay = 3.56>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%j = phi i64 [ 0, %1 ], [ %j_8, %.loopexit10.loopexit ]"   --->   Operation 73 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_56 = trunc i64 %j to i20" [../C-Code-Original/include/k2c_core_layers.c:46]   --->   Operation 74 'trunc' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (2.83ns)   --->   "%exitcond1 = icmp eq i64 %j, %outcols" [../C-Code-Original/include/k2c_core_layers.c:46]   --->   Operation 75 'icmp' 'exitcond1' <Predicate = true> <Delay = 2.83> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (3.56ns)   --->   "%j_8 = add i64 1, %j" [../C-Code-Original/include/k2c_core_layers.c:46]   --->   Operation 76 'add' 'j_8' <Predicate = true> <Delay = 3.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.loopexit11.loopexit, label %2" [../C-Code-Original/include/k2c_core_layers.c:46]   --->   Operation 77 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%bias_array_addr = getelementptr [300000 x float]* %bias_array, i64 0, i64 %j" [../C-Code-Original/include/k2c_core_layers.c:47]   --->   Operation 78 'getelementptr' 'bias_array_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_7 : Operation 79 [2/2] (3.25ns)   --->   "%bias_array_load = load float* %bias_array_addr, align 4" [../C-Code-Original/include/k2c_core_layers.c:47]   --->   Operation 79 'load' 'bias_array_load' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_7 : Operation 80 [1/1] (2.28ns)   --->   "%tmp_16 = add i20 %tmp_56, %outrowidx" [../C-Code-Original/include/k2c_core_layers.c:47]   --->   Operation 80 'add' 'tmp_16' <Predicate = (!exitcond1)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_18_cast = zext i20 %tmp_16 to i64" [../C-Code-Original/include/k2c_core_layers.c:47]   --->   Operation 81 'zext' 'tmp_18_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%output_array_addr = getelementptr [300000 x float]* %output_array, i64 0, i64 %tmp_18_cast" [../C-Code-Original/include/k2c_core_layers.c:47]   --->   Operation 82 'getelementptr' 'output_array_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "br label %.loopexit11"   --->   Operation 83 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 8 <SV = 4> <Delay = 3.25>
ST_8 : Operation 84 [1/2] (3.25ns)   --->   "%bias_array_load = load float* %bias_array_addr, align 4" [../C-Code-Original/include/k2c_core_layers.c:47]   --->   Operation 84 'load' 'bias_array_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_8 : Operation 85 [1/1] (1.66ns)   --->   "br label %3" [../C-Code-Original/include/k2c_core_layers.c:48]   --->   Operation 85 'br' <Predicate = true> <Delay = 1.66>

State 9 <SV = 5> <Delay = 11.3>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%storemerge = phi float [ %bias_array_load, %2 ], [ %tmp_21, %4 ]" [../C-Code-Original/include/k2c_core_layers.c:47]   --->   Operation 86 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%k = phi i64 [ 0, %2 ], [ %k_2, %4 ]"   --->   Operation 87 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (3.25ns)   --->   "store float %storemerge, float* %output_array_addr, align 4" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 88 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_59 = trunc i64 %k to i20" [../C-Code-Original/include/k2c_core_layers.c:48]   --->   Operation 89 'trunc' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (2.83ns)   --->   "%exitcond = icmp eq i64 %k, %innerdim" [../C-Code-Original/include/k2c_core_layers.c:48]   --->   Operation 90 'icmp' 'exitcond' <Predicate = true> <Delay = 2.83> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 91 [1/1] (3.56ns)   --->   "%k_2 = add i64 1, %k" [../C-Code-Original/include/k2c_core_layers.c:48]   --->   Operation 91 'add' 'k_2' <Predicate = true> <Delay = 3.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit10.loopexit, label %4" [../C-Code-Original/include/k2c_core_layers.c:48]   --->   Operation 92 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (2.28ns)   --->   "%tmp_17 = add i20 %tmp_59, %inneridx" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 93 'add' 'tmp_17' <Predicate = (!exitcond)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_20_cast = zext i20 %tmp_17 to i64" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 94 'zext' 'tmp_20_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%input_array_addr = getelementptr [300000 x float]* %input_array, i64 0, i64 %tmp_20_cast" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 95 'getelementptr' 'input_array_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 96 [2/2] (3.25ns)   --->   "%input_array_load = load float* %input_array_addr, align 4" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 96 'load' 'input_array_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_9 : Operation 97 [1/1] (5.85ns)   --->   "%tmp_18 = mul i20 %tmp_52, %tmp_59" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 97 'mul' 'tmp_18' <Predicate = (!exitcond)> <Delay = 5.85> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 98 [1/1] (2.28ns)   --->   "%tmp_19 = add i20 %tmp_18, %tmp_56" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 98 'add' 'tmp_19' <Predicate = (!exitcond)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_22_cast = zext i20 %tmp_19 to i64" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 99 'zext' 'tmp_22_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%kernel_array_addr = getelementptr [300000 x float]* %kernel_array, i64 0, i64 %tmp_22_cast" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 100 'getelementptr' 'kernel_array_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 101 [2/2] (3.25ns)   --->   "%kernel_array_load = load float* %kernel_array_addr, align 4" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 101 'load' 'kernel_array_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "br label %.loopexit10"   --->   Operation 102 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 10 <SV = 6> <Delay = 29.8>
ST_10 : Operation 103 [1/2] (3.25ns)   --->   "%input_array_load = load float* %input_array_addr, align 4" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 103 'load' 'input_array_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_10 : Operation 104 [1/2] (3.25ns)   --->   "%kernel_array_load = load float* %kernel_array_addr, align 4" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 104 'load' 'kernel_array_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_10 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node tmp_21)   --->   "%tmp_20 = fmul float %input_array_load, %kernel_array_load" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 105 'fmul' 'tmp_20' <Predicate = true> <Delay = 0.00> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 0> <II = 1> <Delay = 15.4> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 106 [1/1] (26.5ns) (out node of the LUT)   --->   "%tmp_21 = fadd float %storemerge, %tmp_20" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 106 'fadd' 'tmp_21' <Predicate = true> <Delay = 26.5> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 0> <II = 1> <Delay = 26.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "br label %3" [../C-Code-Original/include/k2c_core_layers.c:48]   --->   Operation 107 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ output_numel_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_ndim_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_numel_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_shape]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel_ndim_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_numel_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_shape]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ bias_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bias_numel_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fwork]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
bias_numel_read_1   (read         ) [ 00111111111]
kernel_numel_read_1 (read         ) [ 00100000000]
kernel_ndim_read_1  (read         ) [ 00100000000]
input_numel_read_1  (read         ) [ 00000000000]
input_ndim_read_1   (read         ) [ 00100000000]
output_numel_read_1 (read         ) [ 00111111111]
tmp                 (icmp         ) [ 01111111111]
StgValue_18         (br           ) [ 00000000000]
tmp_s               (add          ) [ 00100000000]
tmp_54              (trunc        ) [ 00100000000]
tmp_51              (partselect   ) [ 00000000000]
icmp                (icmp         ) [ 00000010000]
input_shape_addr    (getelementptr) [ 00000010000]
kernel_shape_addr   (getelementptr) [ 00000010000]
kernel_shape_addr_1 (getelementptr) [ 00000010000]
StgValue_30         (call         ) [ 00000000000]
StgValue_31         (br           ) [ 00111101111]
i_i                 (phi          ) [ 00011101111]
tmp_i               (icmp         ) [ 00011101111]
StgValue_34         (br           ) [ 00000000000]
StgValue_35         (br           ) [ 00011101111]
StgValue_36         (br           ) [ 00000000000]
i                   (phi          ) [ 00010000000]
tmp_55              (trunc        ) [ 00000000000]
exitcond2           (icmp         ) [ 00011101111]
i_34                (add          ) [ 00011111111]
StgValue_41         (br           ) [ 00000000000]
outrowidx           (mul          ) [ 00000001111]
inneridx            (mul          ) [ 00000001111]
StgValue_44         (br           ) [ 00011101111]
StgValue_45         (br           ) [ 00000000000]
StgValue_46         (ret          ) [ 00000000000]
j_i                 (phi          ) [ 00001000000]
tmp_57              (trunc        ) [ 00000000000]
exitcond_i          (icmp         ) [ 00011101111]
j_9                 (add          ) [ 00011101111]
StgValue_51         (br           ) [ 00000000000]
bias_array_addr_1   (getelementptr) [ 00000100000]
tmp_58              (trunc        ) [ 00000000000]
tmp_i_39            (add          ) [ 00000000000]
tmp_i_cast          (zext         ) [ 00000000000]
output_array_addr_1 (getelementptr) [ 00000100000]
i_35                (add          ) [ 00111101111]
StgValue_60         (br           ) [ 00111101111]
bias_array_load_1   (load         ) [ 00000000000]
output_array_load   (load         ) [ 00000000000]
tmp_26_i            (fadd         ) [ 00000000000]
StgValue_64         (store        ) [ 00000000000]
StgValue_65         (br           ) [ 00011101111]
outrows             (load         ) [ 00000000000]
outrows1            (select       ) [ 00011101111]
outcols             (load         ) [ 00011101111]
tmp_52              (trunc        ) [ 00011101111]
innerdim            (load         ) [ 00011101111]
tmp_53              (trunc        ) [ 00011101111]
StgValue_72         (br           ) [ 00011111111]
j                   (phi          ) [ 00000001000]
tmp_56              (trunc        ) [ 00000000111]
exitcond1           (icmp         ) [ 00011101111]
j_8                 (add          ) [ 00011101111]
StgValue_77         (br           ) [ 00000000000]
bias_array_addr     (getelementptr) [ 00000000100]
tmp_16              (add          ) [ 00000000000]
tmp_18_cast         (zext         ) [ 00000000000]
output_array_addr   (getelementptr) [ 00000000111]
StgValue_83         (br           ) [ 00011111111]
bias_array_load     (load         ) [ 00011101111]
StgValue_85         (br           ) [ 00011101111]
storemerge          (phi          ) [ 00000000011]
k                   (phi          ) [ 00000000010]
StgValue_88         (store        ) [ 00000000000]
tmp_59              (trunc        ) [ 00000000000]
exitcond            (icmp         ) [ 00011101111]
k_2                 (add          ) [ 00011101111]
StgValue_92         (br           ) [ 00000000000]
tmp_17              (add          ) [ 00000000000]
tmp_20_cast         (zext         ) [ 00000000000]
input_array_addr    (getelementptr) [ 00000000001]
tmp_18              (mul          ) [ 00000000000]
tmp_19              (add          ) [ 00000000000]
tmp_22_cast         (zext         ) [ 00000000000]
kernel_array_addr   (getelementptr) [ 00000000001]
StgValue_102        (br           ) [ 00011101111]
input_array_load    (load         ) [ 00000000000]
kernel_array_load   (load         ) [ 00000000000]
tmp_20              (fmul         ) [ 00000000000]
tmp_21              (fadd         ) [ 00011101111]
StgValue_107        (br           ) [ 00011101111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_array">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_array"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_numel_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_numel_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_array">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_ndim_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ndim_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_numel_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_numel_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_shape">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_shape"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="kernel_array">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="kernel_ndim_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_ndim_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="kernel_numel_read">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_numel_read"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="kernel_shape">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_shape"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="bias_array">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="bias_numel_read">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_numel_read"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="fwork">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fwork"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k2c_dot"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="bias_numel_read_1_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="64" slack="0"/>
<pin id="48" dir="0" index="1" bw="64" slack="0"/>
<pin id="49" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_numel_read_1/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="kernel_numel_read_1_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="64" slack="0"/>
<pin id="54" dir="0" index="1" bw="64" slack="0"/>
<pin id="55" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_numel_read_1/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="kernel_ndim_read_1_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="64" slack="0"/>
<pin id="60" dir="0" index="1" bw="64" slack="0"/>
<pin id="61" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_ndim_read_1/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="input_numel_read_1_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="64" slack="0"/>
<pin id="66" dir="0" index="1" bw="64" slack="0"/>
<pin id="67" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_numel_read_1/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="input_ndim_read_1_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="64" slack="0"/>
<pin id="72" dir="0" index="1" bw="64" slack="0"/>
<pin id="73" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_ndim_read_1/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="output_numel_read_1_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="64" slack="0"/>
<pin id="78" dir="0" index="1" bw="64" slack="0"/>
<pin id="79" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_numel_read_1/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="input_shape_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="64" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="1" slack="0"/>
<pin id="86" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_shape_addr/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="3" slack="0"/>
<pin id="92" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outrows/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="kernel_shape_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="64" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="1" slack="0"/>
<pin id="100" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_shape_addr/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="3" slack="0"/>
<pin id="106" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="0" slack="0"/>
<pin id="118" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="119" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="120" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="3" bw="64" slack="0"/>
<pin id="121" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outcols/1 innerdim/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="kernel_shape_addr_1_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="64" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="1" slack="0"/>
<pin id="114" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_shape_addr_1/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="bias_array_addr_1_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="64" slack="0"/>
<pin id="127" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_array_addr_1/4 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="19" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_array_load_1/4 bias_array_load/7 "/>
</bind>
</comp>

<comp id="136" class="1004" name="output_array_addr_1_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="20" slack="0"/>
<pin id="140" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_array_addr_1/4 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="19" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="0"/>
<pin id="146" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_array_load/4 StgValue_64/5 StgValue_88/9 "/>
</bind>
</comp>

<comp id="149" class="1004" name="bias_array_addr_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="64" slack="0"/>
<pin id="153" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_array_addr/7 "/>
</bind>
</comp>

<comp id="157" class="1004" name="output_array_addr_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="20" slack="0"/>
<pin id="161" dir="1" index="3" bw="19" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_array_addr/7 "/>
</bind>
</comp>

<comp id="164" class="1004" name="input_array_addr_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="20" slack="0"/>
<pin id="168" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_array_addr/9 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_access_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="19" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_array_load/9 "/>
</bind>
</comp>

<comp id="177" class="1004" name="kernel_array_addr_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="20" slack="0"/>
<pin id="181" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_array_addr/9 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_access_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="19" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_array_load/9 "/>
</bind>
</comp>

<comp id="190" class="1005" name="i_i_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="64" slack="1"/>
<pin id="192" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="194" class="1004" name="i_i_phi_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="1"/>
<pin id="196" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="64" slack="1"/>
<pin id="198" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/3 "/>
</bind>
</comp>

<comp id="202" class="1005" name="i_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="64" slack="1"/>
<pin id="204" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="206" class="1004" name="i_phi_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="1"/>
<pin id="208" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="209" dir="0" index="2" bw="64" slack="0"/>
<pin id="210" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="213" class="1005" name="j_i_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="64" slack="1"/>
<pin id="215" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="j_i (phireg) "/>
</bind>
</comp>

<comp id="217" class="1004" name="j_i_phi_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="64" slack="0"/>
<pin id="219" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="1" slack="1"/>
<pin id="221" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_i/4 "/>
</bind>
</comp>

<comp id="225" class="1005" name="j_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="64" slack="1"/>
<pin id="227" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="229" class="1004" name="j_phi_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="1"/>
<pin id="231" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="64" slack="0"/>
<pin id="233" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/7 "/>
</bind>
</comp>

<comp id="237" class="1005" name="storemerge_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="1"/>
<pin id="239" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="240" class="1004" name="storemerge_phi_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="1"/>
<pin id="242" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="243" dir="0" index="2" bw="32" slack="1"/>
<pin id="244" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/9 "/>
</bind>
</comp>

<comp id="248" class="1005" name="k_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="64" slack="1"/>
<pin id="250" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="252" class="1004" name="k_phi_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="1"/>
<pin id="254" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="64" slack="0"/>
<pin id="256" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/9 "/>
</bind>
</comp>

<comp id="259" class="1004" name="grp_k2c_dot_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="0" slack="0"/>
<pin id="261" dir="0" index="1" bw="32" slack="0"/>
<pin id="262" dir="0" index="2" bw="32" slack="0"/>
<pin id="263" dir="0" index="3" bw="64" slack="0"/>
<pin id="264" dir="0" index="4" bw="19" slack="0"/>
<pin id="265" dir="0" index="5" bw="64" slack="0"/>
<pin id="266" dir="0" index="6" bw="32" slack="0"/>
<pin id="267" dir="0" index="7" bw="64" slack="0"/>
<pin id="268" dir="0" index="8" bw="64" slack="0"/>
<pin id="269" dir="0" index="9" bw="64" slack="0"/>
<pin id="270" dir="0" index="10" bw="64" slack="0"/>
<pin id="271" dir="0" index="11" bw="32" slack="0"/>
<pin id="272" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_21/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="grp_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="0"/>
<pin id="285" dir="0" index="1" bw="32" slack="0"/>
<pin id="286" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_26_i/5 tmp_21/10 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_20_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="0"/>
<pin id="293" dir="0" index="1" bw="32" slack="0"/>
<pin id="294" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_20/10 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="64" slack="0"/>
<pin id="300" dir="0" index="1" bw="64" slack="0"/>
<pin id="301" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_s_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="64" slack="0"/>
<pin id="307" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp_54_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="64" slack="0"/>
<pin id="313" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_54/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_51_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="63" slack="0"/>
<pin id="318" dir="0" index="1" bw="64" slack="0"/>
<pin id="319" dir="0" index="2" bw="1" slack="0"/>
<pin id="320" dir="0" index="3" bw="7" slack="0"/>
<pin id="321" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_51/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="icmp_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="63" slack="0"/>
<pin id="328" dir="0" index="1" bw="63" slack="0"/>
<pin id="329" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_i_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="64" slack="0"/>
<pin id="334" dir="0" index="1" bw="64" slack="2"/>
<pin id="335" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_55_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="64" slack="0"/>
<pin id="339" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_55/3 "/>
</bind>
</comp>

<comp id="341" class="1004" name="exitcond2_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="64" slack="0"/>
<pin id="343" dir="0" index="1" bw="64" slack="1"/>
<pin id="344" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/3 "/>
</bind>
</comp>

<comp id="346" class="1004" name="i_34_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="64" slack="0"/>
<pin id="349" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_34/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="outrowidx_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="20" slack="1"/>
<pin id="354" dir="0" index="1" bw="20" slack="0"/>
<pin id="355" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="outrowidx/3 "/>
</bind>
</comp>

<comp id="357" class="1004" name="inneridx_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="20" slack="1"/>
<pin id="359" dir="0" index="1" bw="20" slack="0"/>
<pin id="360" dir="1" index="2" bw="20" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="inneridx/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp_57_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="64" slack="0"/>
<pin id="364" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_57/4 "/>
</bind>
</comp>

<comp id="366" class="1004" name="exitcond_i_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="64" slack="0"/>
<pin id="368" dir="0" index="1" bw="64" slack="3"/>
<pin id="369" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/4 "/>
</bind>
</comp>

<comp id="371" class="1004" name="j_9_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="0"/>
<pin id="373" dir="0" index="1" bw="64" slack="0"/>
<pin id="374" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_9/4 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_58_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="64" slack="1"/>
<pin id="379" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_58/4 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp_i_39_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="20" slack="0"/>
<pin id="383" dir="0" index="1" bw="20" slack="0"/>
<pin id="384" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_i_39/4 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_i_cast_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="20" slack="0"/>
<pin id="389" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_cast/4 "/>
</bind>
</comp>

<comp id="392" class="1004" name="i_35_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="64" slack="1"/>
<pin id="394" dir="0" index="1" bw="64" slack="3"/>
<pin id="395" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_35/4 "/>
</bind>
</comp>

<comp id="397" class="1004" name="outrows1_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="1"/>
<pin id="399" dir="0" index="1" bw="64" slack="0"/>
<pin id="400" dir="0" index="2" bw="64" slack="0"/>
<pin id="401" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="outrows1/6 "/>
</bind>
</comp>

<comp id="404" class="1004" name="tmp_52_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="64" slack="0"/>
<pin id="406" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_52/6 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_53_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="64" slack="0"/>
<pin id="410" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_53/6 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_56_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="64" slack="0"/>
<pin id="414" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_56/7 "/>
</bind>
</comp>

<comp id="416" class="1004" name="exitcond1_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="64" slack="0"/>
<pin id="418" dir="0" index="1" bw="64" slack="2"/>
<pin id="419" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/7 "/>
</bind>
</comp>

<comp id="421" class="1004" name="j_8_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="0"/>
<pin id="423" dir="0" index="1" bw="64" slack="0"/>
<pin id="424" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_8/7 "/>
</bind>
</comp>

<comp id="427" class="1004" name="tmp_16_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="20" slack="0"/>
<pin id="429" dir="0" index="1" bw="20" slack="1"/>
<pin id="430" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_16/7 "/>
</bind>
</comp>

<comp id="432" class="1004" name="tmp_18_cast_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="20" slack="0"/>
<pin id="434" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_18_cast/7 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_59_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="64" slack="0"/>
<pin id="439" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_59/9 "/>
</bind>
</comp>

<comp id="441" class="1004" name="exitcond_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="64" slack="0"/>
<pin id="443" dir="0" index="1" bw="64" slack="4"/>
<pin id="444" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/9 "/>
</bind>
</comp>

<comp id="446" class="1004" name="k_2_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="0" index="1" bw="64" slack="0"/>
<pin id="449" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_2/9 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp_17_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="20" slack="0"/>
<pin id="454" dir="0" index="1" bw="20" slack="3"/>
<pin id="455" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_17/9 "/>
</bind>
</comp>

<comp id="457" class="1004" name="tmp_20_cast_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="20" slack="0"/>
<pin id="459" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20_cast/9 "/>
</bind>
</comp>

<comp id="462" class="1004" name="tmp_18_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="20" slack="4"/>
<pin id="464" dir="0" index="1" bw="20" slack="0"/>
<pin id="465" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_18/9 "/>
</bind>
</comp>

<comp id="467" class="1004" name="tmp_19_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="20" slack="0"/>
<pin id="469" dir="0" index="1" bw="20" slack="2"/>
<pin id="470" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_19/9 "/>
</bind>
</comp>

<comp id="472" class="1004" name="tmp_22_cast_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="20" slack="0"/>
<pin id="474" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_22_cast/9 "/>
</bind>
</comp>

<comp id="477" class="1005" name="bias_numel_read_1_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="64" slack="3"/>
<pin id="479" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="bias_numel_read_1 "/>
</bind>
</comp>

<comp id="483" class="1005" name="kernel_numel_read_1_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="64" slack="1"/>
<pin id="485" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="kernel_numel_read_1 "/>
</bind>
</comp>

<comp id="488" class="1005" name="kernel_ndim_read_1_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="64" slack="1"/>
<pin id="490" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="kernel_ndim_read_1 "/>
</bind>
</comp>

<comp id="493" class="1005" name="input_ndim_read_1_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="64" slack="1"/>
<pin id="495" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_ndim_read_1 "/>
</bind>
</comp>

<comp id="498" class="1005" name="output_numel_read_1_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="64" slack="2"/>
<pin id="500" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="output_numel_read_1 "/>
</bind>
</comp>

<comp id="503" class="1005" name="tmp_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="2"/>
<pin id="505" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="507" class="1005" name="tmp_s_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="64" slack="1"/>
<pin id="509" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="512" class="1005" name="tmp_54_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="19" slack="1"/>
<pin id="514" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="tmp_54 "/>
</bind>
</comp>

<comp id="517" class="1005" name="icmp_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="1"/>
<pin id="519" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="522" class="1005" name="input_shape_addr_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="3" slack="1"/>
<pin id="524" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_shape_addr "/>
</bind>
</comp>

<comp id="527" class="1005" name="kernel_shape_addr_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="3" slack="1"/>
<pin id="529" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="kernel_shape_addr "/>
</bind>
</comp>

<comp id="532" class="1005" name="kernel_shape_addr_1_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="3" slack="1"/>
<pin id="534" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="kernel_shape_addr_1 "/>
</bind>
</comp>

<comp id="543" class="1005" name="i_34_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="64" slack="0"/>
<pin id="545" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="i_34 "/>
</bind>
</comp>

<comp id="548" class="1005" name="outrowidx_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="20" slack="1"/>
<pin id="550" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="outrowidx "/>
</bind>
</comp>

<comp id="553" class="1005" name="inneridx_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="20" slack="3"/>
<pin id="555" dir="1" index="1" bw="20" slack="3"/>
</pin_list>
<bind>
<opset="inneridx "/>
</bind>
</comp>

<comp id="561" class="1005" name="j_9_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="64" slack="0"/>
<pin id="563" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="j_9 "/>
</bind>
</comp>

<comp id="566" class="1005" name="bias_array_addr_1_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="19" slack="1"/>
<pin id="568" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="bias_array_addr_1 "/>
</bind>
</comp>

<comp id="571" class="1005" name="output_array_addr_1_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="19" slack="1"/>
<pin id="573" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="output_array_addr_1 "/>
</bind>
</comp>

<comp id="576" class="1005" name="i_35_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="64" slack="1"/>
<pin id="578" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_35 "/>
</bind>
</comp>

<comp id="581" class="1005" name="outrows1_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="64" slack="1"/>
<pin id="583" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="outrows1 "/>
</bind>
</comp>

<comp id="586" class="1005" name="outcols_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="64" slack="2"/>
<pin id="588" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="outcols "/>
</bind>
</comp>

<comp id="591" class="1005" name="tmp_52_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="20" slack="1"/>
<pin id="593" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_52 "/>
</bind>
</comp>

<comp id="597" class="1005" name="innerdim_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="64" slack="4"/>
<pin id="599" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="innerdim "/>
</bind>
</comp>

<comp id="602" class="1005" name="tmp_53_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="20" slack="1"/>
<pin id="604" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_53 "/>
</bind>
</comp>

<comp id="607" class="1005" name="tmp_56_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="20" slack="2"/>
<pin id="609" dir="1" index="1" bw="20" slack="2"/>
</pin_list>
<bind>
<opset="tmp_56 "/>
</bind>
</comp>

<comp id="615" class="1005" name="j_8_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="64" slack="0"/>
<pin id="617" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="j_8 "/>
</bind>
</comp>

<comp id="620" class="1005" name="bias_array_addr_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="19" slack="1"/>
<pin id="622" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="bias_array_addr "/>
</bind>
</comp>

<comp id="625" class="1005" name="output_array_addr_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="19" slack="2"/>
<pin id="627" dir="1" index="1" bw="19" slack="2"/>
</pin_list>
<bind>
<opset="output_array_addr "/>
</bind>
</comp>

<comp id="630" class="1005" name="bias_array_load_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="1"/>
<pin id="632" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bias_array_load "/>
</bind>
</comp>

<comp id="638" class="1005" name="k_2_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="64" slack="0"/>
<pin id="640" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="k_2 "/>
</bind>
</comp>

<comp id="643" class="1005" name="input_array_addr_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="19" slack="1"/>
<pin id="645" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="input_array_addr "/>
</bind>
</comp>

<comp id="648" class="1005" name="kernel_array_addr_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="19" slack="1"/>
<pin id="650" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="kernel_array_addr "/>
</bind>
</comp>

<comp id="653" class="1005" name="tmp_21_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="32" slack="1"/>
<pin id="655" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="50"><net_src comp="26" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="22" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="26" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="16" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="26" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="14" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="26" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="8" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="26" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="26" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="42" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="42" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="95"><net_src comp="82" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="101"><net_src comp="18" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="42" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="103"><net_src comp="44" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="109"><net_src comp="96" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="115"><net_src comp="18" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="42" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="42" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="122"><net_src comp="110" pin="3"/><net_sink comp="104" pin=2"/></net>

<net id="128"><net_src comp="20" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="42" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="123" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="141"><net_src comp="0" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="42" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="136" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="154"><net_src comp="20" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="42" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="156"><net_src comp="149" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="162"><net_src comp="0" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="42" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="4" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="42" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="164" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="182"><net_src comp="12" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="42" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="189"><net_src comp="177" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="193"><net_src comp="42" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="190" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="194" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="205"><net_src comp="42" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="212"><net_src comp="202" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="216"><net_src comp="42" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="213" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="224"><net_src comp="217" pin="4"/><net_sink comp="123" pin=2"/></net>

<net id="228"><net_src comp="42" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="225" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="229" pin="4"/><net_sink comp="149" pin=2"/></net>

<net id="246"><net_src comp="240" pin="4"/><net_sink comp="143" pin=1"/></net>

<net id="247"><net_src comp="240" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="251"><net_src comp="42" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="258"><net_src comp="248" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="273"><net_src comp="32" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="274"><net_src comp="0" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="275"><net_src comp="4" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="276"><net_src comp="70" pin="2"/><net_sink comp="259" pin=3"/></net>

<net id="277"><net_src comp="10" pin="0"/><net_sink comp="259" pin=5"/></net>

<net id="278"><net_src comp="12" pin="0"/><net_sink comp="259" pin=6"/></net>

<net id="279"><net_src comp="58" pin="2"/><net_sink comp="259" pin=7"/></net>

<net id="280"><net_src comp="52" pin="2"/><net_sink comp="259" pin=8"/></net>

<net id="281"><net_src comp="18" pin="0"/><net_sink comp="259" pin=9"/></net>

<net id="282"><net_src comp="24" pin="0"/><net_sink comp="259" pin=11"/></net>

<net id="287"><net_src comp="143" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="130" pin="3"/><net_sink comp="283" pin=1"/></net>

<net id="289"><net_src comp="283" pin="2"/><net_sink comp="143" pin=1"/></net>

<net id="290"><net_src comp="237" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="295"><net_src comp="171" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="184" pin="3"/><net_sink comp="291" pin=1"/></net>

<net id="297"><net_src comp="291" pin="2"/><net_sink comp="283" pin=1"/></net>

<net id="302"><net_src comp="70" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="28" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="30" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="70" pin="2"/><net_sink comp="304" pin=1"/></net>

<net id="310"><net_src comp="304" pin="2"/><net_sink comp="259" pin=10"/></net>

<net id="314"><net_src comp="64" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="259" pin=4"/></net>

<net id="322"><net_src comp="34" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="70" pin="2"/><net_sink comp="316" pin=1"/></net>

<net id="324"><net_src comp="36" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="325"><net_src comp="38" pin="0"/><net_sink comp="316" pin=3"/></net>

<net id="330"><net_src comp="316" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="40" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="194" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="340"><net_src comp="206" pin="4"/><net_sink comp="337" pin=0"/></net>

<net id="345"><net_src comp="206" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="350"><net_src comp="44" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="206" pin="4"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="337" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="361"><net_src comp="337" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="365"><net_src comp="217" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="370"><net_src comp="217" pin="4"/><net_sink comp="366" pin=0"/></net>

<net id="375"><net_src comp="44" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="217" pin="4"/><net_sink comp="371" pin=1"/></net>

<net id="380"><net_src comp="190" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="385"><net_src comp="377" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="362" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="390"><net_src comp="381" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="396"><net_src comp="190" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="402"><net_src comp="90" pin="3"/><net_sink comp="397" pin=1"/></net>

<net id="403"><net_src comp="44" pin="0"/><net_sink comp="397" pin=2"/></net>

<net id="407"><net_src comp="104" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="104" pin="7"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="229" pin="4"/><net_sink comp="412" pin=0"/></net>

<net id="420"><net_src comp="229" pin="4"/><net_sink comp="416" pin=0"/></net>

<net id="425"><net_src comp="44" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="229" pin="4"/><net_sink comp="421" pin=1"/></net>

<net id="431"><net_src comp="412" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="435"><net_src comp="427" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="440"><net_src comp="252" pin="4"/><net_sink comp="437" pin=0"/></net>

<net id="445"><net_src comp="252" pin="4"/><net_sink comp="441" pin=0"/></net>

<net id="450"><net_src comp="44" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="252" pin="4"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="437" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="460"><net_src comp="452" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="466"><net_src comp="437" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="471"><net_src comp="462" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="475"><net_src comp="467" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="480"><net_src comp="46" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="482"><net_src comp="477" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="486"><net_src comp="52" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="259" pin=8"/></net>

<net id="491"><net_src comp="58" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="259" pin=7"/></net>

<net id="496"><net_src comp="70" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="259" pin=3"/></net>

<net id="501"><net_src comp="76" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="506"><net_src comp="298" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="510"><net_src comp="304" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="259" pin=10"/></net>

<net id="515"><net_src comp="311" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="259" pin=4"/></net>

<net id="520"><net_src comp="326" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="525"><net_src comp="82" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="530"><net_src comp="96" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="535"><net_src comp="110" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="546"><net_src comp="346" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="551"><net_src comp="352" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="556"><net_src comp="357" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="564"><net_src comp="371" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="569"><net_src comp="123" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="574"><net_src comp="136" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="579"><net_src comp="392" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="584"><net_src comp="397" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="589"><net_src comp="104" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="594"><net_src comp="404" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="596"><net_src comp="591" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="600"><net_src comp="104" pin="7"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="605"><net_src comp="408" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="610"><net_src comp="412" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="618"><net_src comp="421" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="623"><net_src comp="149" pin="3"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="628"><net_src comp="157" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="633"><net_src comp="130" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="641"><net_src comp="446" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="646"><net_src comp="164" pin="3"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="651"><net_src comp="177" pin="3"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="656"><net_src comp="283" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="240" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_array | {1 2 5 9 }
	Port: input_array | {}
	Port: input_shape | {}
	Port: kernel_array | {}
	Port: kernel_shape | {}
	Port: bias_array | {}
	Port: fwork | {1 2 }
 - Input state : 
	Port: k2c_dense.2 : output_array | {4 5 }
	Port: k2c_dense.2 : output_numel_read | {1 }
	Port: k2c_dense.2 : input_array | {1 2 9 10 }
	Port: k2c_dense.2 : input_ndim_read | {1 }
	Port: k2c_dense.2 : input_numel_read | {1 }
	Port: k2c_dense.2 : input_shape | {1 2 6 }
	Port: k2c_dense.2 : kernel_array | {1 2 9 10 }
	Port: k2c_dense.2 : kernel_ndim_read | {1 }
	Port: k2c_dense.2 : kernel_numel_read | {1 }
	Port: k2c_dense.2 : kernel_shape | {1 2 6 }
	Port: k2c_dense.2 : bias_array | {4 5 7 8 }
	Port: k2c_dense.2 : bias_numel_read | {1 }
	Port: k2c_dense.2 : fwork | {1 2 }
  - Chain level:
	State 1
		StgValue_18 : 1
		StgValue_21 : 1
		icmp : 1
		outrows : 1
		outcols : 1
		innerdim : 1
	State 2
	State 3
		tmp_i : 1
		StgValue_34 : 2
		tmp_55 : 1
		exitcond2 : 1
		i_34 : 1
		StgValue_41 : 2
		outrowidx : 2
		inneridx : 2
	State 4
		tmp_57 : 1
		exitcond_i : 1
		j_9 : 1
		StgValue_51 : 2
		bias_array_addr_1 : 1
		bias_array_load_1 : 2
		tmp_i_39 : 2
		tmp_i_cast : 3
		output_array_addr_1 : 4
		output_array_load : 5
	State 5
		tmp_26_i : 1
		StgValue_64 : 2
	State 6
		outrows1 : 1
		tmp_52 : 1
		tmp_53 : 1
	State 7
		tmp_56 : 1
		exitcond1 : 1
		j_8 : 1
		StgValue_77 : 2
		bias_array_addr : 1
		bias_array_load : 2
		tmp_16 : 2
		tmp_18_cast : 3
		output_array_addr : 4
	State 8
	State 9
		StgValue_88 : 1
		tmp_59 : 1
		exitcond : 1
		k_2 : 1
		StgValue_92 : 2
		tmp_17 : 2
		tmp_20_cast : 3
		input_array_addr : 4
		input_array_load : 5
		tmp_18 : 2
		tmp_19 : 3
		tmp_22_cast : 4
		kernel_array_addr : 5
		kernel_array_load : 6
	State 10
		tmp_20 : 1
		tmp_21 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit        |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|   call   |       grp_k2c_dot_fu_259       |    0    |    18   |  46.002 |   9734  |   5643  |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|   fadd   |           grp_fu_283           |    0    |    2    |    0    |   177   |   385   |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |          tmp_s_fu_304          |    0    |    0    |    0    |    0    |    71   |
|          |           i_34_fu_346          |    0    |    0    |    0    |    0    |    71   |
|          |           j_9_fu_371           |    0    |    0    |    0    |    0    |    71   |
|          |         tmp_i_39_fu_381        |    0    |    0    |    0    |    0    |    27   |
|    add   |           i_35_fu_392          |    0    |    0    |    0    |    0    |    71   |
|          |           j_8_fu_421           |    0    |    0    |    0    |    0    |    71   |
|          |          tmp_16_fu_427         |    0    |    0    |    0    |    0    |    27   |
|          |           k_2_fu_446           |    0    |    0    |    0    |    0    |    71   |
|          |          tmp_17_fu_452         |    0    |    0    |    0    |    0    |    27   |
|          |          tmp_19_fu_467         |    0    |    0    |    0    |    0    |    27   |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|   fmul   |          tmp_20_fu_291         |    0    |    3    |    0    |   128   |   320   |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |           tmp_fu_298           |    0    |    0    |    0    |    0    |    29   |
|          |           icmp_fu_326          |    0    |    0    |    0    |    0    |    29   |
|          |          tmp_i_fu_332          |    0    |    0    |    0    |    0    |    29   |
|   icmp   |        exitcond2_fu_341        |    0    |    0    |    0    |    0    |    29   |
|          |        exitcond_i_fu_366       |    0    |    0    |    0    |    0    |    29   |
|          |        exitcond1_fu_416        |    0    |    0    |    0    |    0    |    29   |
|          |         exitcond_fu_441        |    0    |    0    |    0    |    0    |    29   |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|  select  |         outrows1_fu_397        |    0    |    0    |    0    |    0    |    64   |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |        outrowidx_fu_352        |    0    |    1    |    0    |    0    |    12   |
|    mul   |         inneridx_fu_357        |    0    |    1    |    0    |    0    |    12   |
|          |          tmp_18_fu_462         |    0    |    1    |    0    |    0    |    12   |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |  bias_numel_read_1_read_fu_46  |    0    |    0    |    0    |    0    |    0    |
|          | kernel_numel_read_1_read_fu_52 |    0    |    0    |    0    |    0    |    0    |
|   read   |  kernel_ndim_read_1_read_fu_58 |    0    |    0    |    0    |    0    |    0    |
|          |  input_numel_read_1_read_fu_64 |    0    |    0    |    0    |    0    |    0    |
|          |  input_ndim_read_1_read_fu_70  |    0    |    0    |    0    |    0    |    0    |
|          | output_numel_read_1_read_fu_76 |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |          tmp_54_fu_311         |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_55_fu_337         |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_57_fu_362         |    0    |    0    |    0    |    0    |    0    |
|   trunc  |          tmp_58_fu_377         |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_52_fu_404         |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_53_fu_408         |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_56_fu_412         |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_59_fu_437         |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|partselect|          tmp_51_fu_316         |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |        tmp_i_cast_fu_387       |    0    |    0    |    0    |    0    |    0    |
|   zext   |       tmp_18_cast_fu_432       |    0    |    0    |    0    |    0    |    0    |
|          |       tmp_20_cast_fu_457       |    0    |    0    |    0    |    0    |    0    |
|          |       tmp_22_cast_fu_472       |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                |    0    |    26   |  46.002 |  10039  |   7185  |
|----------|--------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
| bias_array_addr_1_reg_566 |   19   |
|  bias_array_addr_reg_620  |   19   |
|  bias_array_load_reg_630  |   32   |
| bias_numel_read_1_reg_477 |   64   |
|        i_34_reg_543       |   64   |
|        i_35_reg_576       |   64   |
|        i_i_reg_190        |   64   |
|         i_reg_202         |   64   |
|        icmp_reg_517       |    1   |
|      innerdim_reg_597     |   64   |
|      inneridx_reg_553     |   20   |
|  input_array_addr_reg_643 |   19   |
| input_ndim_read_1_reg_493 |   64   |
|  input_shape_addr_reg_522 |    3   |
|        j_8_reg_615        |   64   |
|        j_9_reg_561        |   64   |
|        j_i_reg_213        |   64   |
|         j_reg_225         |   64   |
|        k_2_reg_638        |   64   |
|         k_reg_248         |   64   |
| kernel_array_addr_reg_648 |   19   |
| kernel_ndim_read_1_reg_488|   64   |
|kernel_numel_read_1_reg_483|   64   |
|kernel_shape_addr_1_reg_532|    3   |
| kernel_shape_addr_reg_527 |    3   |
|      outcols_reg_586      |   64   |
|output_array_addr_1_reg_571|   19   |
| output_array_addr_reg_625 |   19   |
|output_numel_read_1_reg_498|   64   |
|     outrowidx_reg_548     |   20   |
|      outrows1_reg_581     |   64   |
|     storemerge_reg_237    |   32   |
|       tmp_21_reg_653      |   32   |
|       tmp_52_reg_591      |   20   |
|       tmp_53_reg_602      |   20   |
|       tmp_54_reg_512      |   19   |
|       tmp_56_reg_607      |   20   |
|        tmp_reg_503        |    1   |
|       tmp_s_reg_507       |   64   |
+---------------------------+--------+
|           Total           |  1556  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_90  |  p0  |   2  |   3  |    6   ||    9    |
|  grp_access_fu_104 |  p0  |   2  |   3  |    6   ||    9    |
|  grp_access_fu_104 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_130 |  p0  |   4  |  19  |   76   ||    21   |
|  grp_access_fu_143 |  p0  |   3  |  19  |   57   ||    15   |
|  grp_access_fu_143 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_access_fu_171 |  p0  |   2  |  19  |   38   ||    9    |
|  grp_access_fu_184 |  p0  |   2  |  19  |   38   ||    9    |
|     i_i_reg_190    |  p0  |   2  |  64  |   128  ||    9    |
| grp_k2c_dot_fu_259 |  p3  |   2  |  64  |   128  ||    9    |
| grp_k2c_dot_fu_259 |  p4  |   2  |  19  |   38   ||    9    |
| grp_k2c_dot_fu_259 |  p7  |   2  |  64  |   128  ||    9    |
| grp_k2c_dot_fu_259 |  p8  |   2  |  64  |   128  ||    9    |
| grp_k2c_dot_fu_259 |  p10 |   2  |  64  |   128  ||    9    |
|     grp_fu_283     |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_283     |  p1  |   2  |  32  |   64   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |  1091  || 26.7583 ||   162   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    0   |   26   |   46   |  10039 |  7185  |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |   26   |    -   |   162  |
|  Register |    -   |    -   |    -   |  1556  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   26   |   72   |  11595 |  7347  |
+-----------+--------+--------+--------+--------+--------+
