{"text": "Ian G Harris Associate Professor Department of Computer Science University of California Irvine Home Publications Courses Projects Contact Publications since 1999 Ian G Harris Capturing Assertions from Natural Language Descriptions Workshop on Natural Language Analysis in Software Engineering NaturaLiSE May 2 13 Zi Shun Huang and Ian G Harris Return Oriented Vulnerabilities in ARM Executables to appear in Homeland Security Affairs Journal M Rahmatian H Kooti Ian G Harris and E Bozorgzadeh Hardware Assisted Detection of Malicious Software in Embedded Systems IEEE Embedded Systems Letters ESL vol 4 num 4 Ian G Harris Generating Formal System Models from Natural Language Descriptions IEEE High Level Design Validation and Test Workshop HLDVT November 2 12 Best Paper Award Zi Shun Huang and Ian G Harris Return Oriented Vulnerabilities in ARM Executables IEEE International Conference on Technologies for Homeland Security HST November 2 12 M Rahmatian H Kooti Ian G Harris and E Bozorgzadeh Adaptable Intrusion Detection Using Partial Runtime Reconfiguration IEEE International Conference on Computer Design ICCD October 2 12 M Rahmatian H Kooti Ian G Harris and E Bozorgzadeh Minimization of Trojan Footprint by Reducing Delay and Area Impact IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology DFTS October 2 12 Ian G Harris Extracting Design Information from Natural Language Specifications IEEE ACM Design Automation Conference DAC June 2 12 Patricia S Lee and Ian G Harris Test Generation for Subtractive Specification Errors IEEE VLSI Test Symposium VTS April 2 12 Sharon Barner Ian G Harris Daniel Kroening and Orna Raz eds Hardware and Software Verification and Testing 6th International Haifa Verification Conference HVC 2 1 Haifa Israel October 2 1 Revised Selected Papers Lecture Notes in Computer Science vol 65 4 Springer 2 1 Dhiraj K Pradhan and Ian G Harris eds Practical Design Verification Cambridge University Press 2 9 S Verma and Ian G Harris SystemVerilog and Vera in a Verification Flow in Practical Design Verification Cambridge University Press 2 9 Ian G Harris and Dhiraj Pradhan eds Design Verification and Validation Special Section of IEEE Transactions on VLSI Systems April 2 8 K Ramineni S Verma and I G Harris Evaluation of an Efficient Control Oriented Coverage Metric IEEE High Level Design Validation and Test Workshop 2 8 S Verma I G Harris and K Ramineni Automatic Generation of Functional Coverage Models from Behavioral Verilog Descriptions IEEE ACM Design Automation and Test in Europe DATE Conference 2 7 T Alrahem A Chen N DiGiussepe J Gee S P Hsiao S Mattox T Park A Tam I G Harris and M Carlsson INTERSTATE A Stateful Protocol Fuzzer for SIP DEFCON 15 2 7 F Fummi I G Harris C Marconcini and G Pravadelli A CLP based Functional ATPG for Extended FSMs IEEE Microprocessor Test and Verification Workshop 2 7 K Ramineni I G Harris and S Verma Improving Feasible Interactions Among Multiple Processes IEEE High Level Design Validation and Test Workshop 2 7 S Verma I G Harris and K Ramineni Automatic Generation of Functional Coverage Models from CTL IEEE High Level Design Validation and Test Workshop 2 7 I G Harris Covalidation of Complex Hardware Software Systems System on Chip Next Generation Electronics Institution of Electrical Engineers Publishing Bashir M Al Hashimi ed 2 6 M Heath W Burleson I G Harris Synchro Tokens A Deterministic GALS Methodology for Chip Level Debug and Test IEEE Transactions on Computers vol 54 num 12 December 2 5 I G Harris Hardware Software Covalidation IEE Proceedings on Computers and Digital Techniques vol 152 num 3 May 2 5 S Verma K Ramineni and I G Harris An Efficient Control Oriented Coverage Metric IEEE Asian South Pacific Design Automation Conference ASPDAC January 2 5 I G Harris Tacking Concurrency and Timing Problems Test and Validation of Hardware Software Systems Starting with System Level Descriptions Springer Verlag Publishing Matteo Sonza Reorda and Zebo Peng eds 2 5 M Heath W Burleson and I G Harris Eliminating Nondeterminism to Enable Chip Level Test of Globally Asynchronous Locally Synchronous SoCs IEEE ACM Design Automation and Test in Europe DATE Conference February 2 4 E Gaudette M Moussa and I G Harris A Method for the Evaluation of Behavioral Fault Models IEEE High Level Design Validation and Test Workshop HLDVT November 2 3 D A Fernandes and I G Harris Application of Built in Self Test for Interconnect Testing of FPGAs IEEE International Test Conference September 2 3 I G Harris Fault Models and Test Generation for Hardware Software Covalidation IEEE Design and Test of Computers volume 2 number 4 July August 2 3 S Arekapudi F Xin J Peng I G Harris ATPG for Timing Errors in Globally Asynchronous Locally Synchronous Systems Journal for Circuits Systems and Computers volume 12 number 3 June 2 3 M Heath and I G Harris A Deterministic Globally Asynchronous Locally Synchronous Microprocessor Architecture IEEE Microprocessor Test and Verification Workshop MTV May 2 3 Z Zeng Q Zhang I G Harris and M Ciesielski Fast Computation of Data Correlation Using BDDs IEEE ACM Design Automation and Test in Europe DATE Conference March 2 3 Q Zhang and I G Harris Partial BIST Insertion to Eliminate Data Correlation IEEE Transactions on Computer Aided Design March 2 3 I G Harris and R Tessier Testing and Diagnosis of Interconnect Faults in Cluster Based FPGA Architectures IEEE Transactions on Computer Aided Design November 2 2 F Xin and I G Harris Test Generation for Hardware Software Covalidation Using Non Linear Programming IEEE Workshop on High Level Design Validation and Test HLDVT October 2 2 S Arekapudi F Xin J Peng I G Harris ATPG for Timing Induced Functional Errors on Trigger Events in Hardware Software Systems IEEE European Test Workshop ETW May 2 2 I G Harris Hardware Software Covalidation Fault Models and Test Generation IEEE Workshop on High Level Design Validation and Test HLDVT November 2 1 S Arekapudi F Xin J Peng I G Harris Test Pattern Generation for Timing Induced Errors in Hardware Software Systems IEEE Workshop on High Level Design Validation and Test HLDVT November 2 1 I G Harris P Menon and R Tessier BIST Based Path Delay Testing in FPGA Arichitectures IEEE International Test Conference ITC October 2 1 Q Zhang and I G Harris A Validation Fault Model for Timing Induced Functional Errors IEEE International Test Conference ITC October 2 1 W Burleson A Ganz and I G Harris Educational Innovations in Multimedia Systems ASEE Journal of Engineering Education January 2 1 Q Zhang and I G Harris A Data Flow Coverage Metric For Validation of Behavioral HDL Descriptions International Conference on Computer Aided Design ICCAD 2 I G Harris and R Tessier Diagnosis of Interconnect Faults in Cluster Based FPGA Architectures International Conference on Computer Aided Design ICCAD 2 Q Zhang and I G Harris A Domain Coverage Metric for the Validation of Behavioral VHDL Descriptions International Test Conference ITC October 2 I G Harris and Russell Tessier Interconnect Testing of Cluster based FPGA Architectures Design Automation Conference DAC 2 Q Zhang and I G Harris Partial BIST Insertion to Eliminate Data Correlation International Conference on Computer Aided Design ICCAD 1999 Q Zhang and I G Harris Mutation Analysis for the Evaluation of Functional Fault Models High Level Design Validation and Test Workshop HLDVT 1999 ", "_id": "http://www.ics.uci.edu/~harris/publications.html", "title": "\nian g. harris, publications\n", "html": "<!DOCTYPE html PUBLIC \"-//W3C//DTD XHTML 1.0 Transitional//EN\" \"http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd\">\n\n<html xmlns=\"http://www.w3.org/1999/xhtml\" xml:lang=\"en\" lang=\"en\">\n\n<link href=\"global.css\" rel=\"stylesheet\" type=\"text/css\" />\n\n<head>\n<title>\nIan G. Harris, Publications\n</title>\n</head>\n\n<body>\n\n<div class=\"topbanner\">\n  <p>\n     <h1> Ian G. Harris </h1>\n     <h2> Associate Professor, Department of Computer Science </h2>\n     <h2> University of California Irvine </h2>\n  </p>\n  \n</div>\n\n\n<!-- bgwrapper wraps the sidemenu and the main divs -->\n<div id=\"bgwrapper\">\n\n<div class=\"sidemenu\">\n  <ul class=\"navigate\">\n    <li> <a href=\"index.html\"> Home </a> </li>\n    <li> <a href=\"publications.html\"> Publications </a> </li>\n    <li> <a href=\"courses.html\"> Courses </a> </li>\n    <li> <a href=\"projects.html\"> Projects </a> </li>\n    <li> <a href=\"contact.html\"> Contact </a> </li>\n</div>\n\n<div class=\"main\">\n\n<br class=\"littlebr\" />\n\n  <h3> Publications (since 1999) </h3>\n\n  <ul class=\"papers\">\n\n<li>\n\nIan G. Harris, <span class=\"doctitle\"> \"Capturing Assertions from\nNatural Language Descriptions\"</span>, <span class=\"cjtitle\"> Workshop\non Natural Language Analysis in Software Engineering\n(NaturaLiSE) </span>, May 2013.\n\n<li>\n\nZi-Shun Huang and Ian G. Harris, <span\n  class=\"doctitle\">\"Return-Oriented Vulnerabilities in ARM\n  Executables\"</span>, to appear in <span class=\"cjtitle\"> Homeland Security Affairs Journal</span>.\n\n\n<li>\n\nM. Rahmatian, H. Kooti, Ian G. Harris and E. Bozorgzadeh, <span\n  class=\"doctitle\">\"Hardware-Assisted Detection of Malicious Software\n  in Embedded Systems\"</span>, <span class=\"cjtitle\">IEEE Embedded\n  Systems Letters (ESL)</span>, vol. 4, num. 4 </li>\n\n<li>\n\nIan G. Harris, <span class=\"doctitle\">\"Generating Formal System Models\n  from Natural Language Descriptions\"</span>, <span class=\"cjtitle\">IEEE\n  High Level Design Validation and Test Workshop (HLDVT)</span>, November\n  2012.\n</li>\n\n<li>\n\n<b> Best Paper Award </b>, Zi-Shun Huang and Ian G. Harris, <span\n  class=\"doctitle\">\"Return-Oriented Vulnerabilities in ARM\n  Executables\"</span>, <span class=\"cjtitle\">IEEE International Conference\n  on Technologies for Homeland Security (HST)</span>, November 2012.\n\n<li>\n\nM. Rahmatian, H. Kooti, Ian G. Harris and E. Bozorgzadeh, <span\n  class=\"doctitle\">\"Adaptable Intrusion Detection Using Partial\n  Runtime Reconfiguration\"</span>, <span class=\"cjtitle\">IEEE International\n  Conference on Computer Design (ICCD)</span>, October 2012.\n</li>\n\n<li>\n\nM. Rahmatian, H. Kooti, Ian G. Harris and E. Bozorgzadeh, <span\nclass=\"doctitle\">\"Minimization of Trojan Footprint by Reducing Delay\nand Area Impact\"</span>, <span class=\"cjtitle\">IEEE International Symposium\non Defect and Fault Tolerance in VLSI and Nanotechnology (DFTS)</span>,\nOctober 2012.\n</li>\n\n<li>\n\nIan G. Harris, <span class=\"doctitle\">\"Extracting Design Information\n  from Natural Language Specifications\"</span>, <span\n  class=\"cjtitle\">IEEE/ACM Design Automation Conference (DAC)</span>,\n  June 2012.  </li>\n\n<li>\nPatricia S. Lee and Ian G. Harris, <span class=\"doctitle\">\"Test\n  Generation for Subtractive Specification Errors\"</span>, <span\n  class=\"cjtitle\">IEEE VLSI Test Symposium (VTS)</span>, April 2012.\n</li>\n\n\n<li>\nSharon Barner, Ian G. Harris, Daniel Kroening, and\nOrna Raz eds., <span class=\"doctitle\">\"Hardware and Software:\n  Verification and Testing, 6th International Haifa Verification\n  Conference, HVC 2010 Haifa, Israel, October 2010 Revised Selected\n  Papers, Lecture Notes in Computer Science\"</span>, vol. 6504, Springer,\n2010.\n</li>\n\n\n    <li>\n      Dhiraj K. Pradhan and Ian G. Harris eds.,\n    <span class=\"doctitle\"><a href=\"http://www.amazon.com/Practical-Design-Verification-Dhiraj-Pradhan/dp/0521859727/ref=sr_1_1?ie=UTF8&s=books&qid=1247782387&sr=1-1\">Practical Design Verification</a></span>, Cambridge University Press, 2009\n    </li>\n\n    <li>\n      S. Verma and Ian G. Harris,\n\t<span class=\"doctitle\"><a href=\"http://www.amazon.com/Practical-Design-Verification-Dhiraj-Pradhan/dp/0521859727/ref=sr_1_1?ie=UTF8&s=books&qid=1247782387&sr=1-1\">\"SystemVerilog and Vera in a Verification Flow</a>\"</span>, in Practical Design Verification, Cambridge University Press, 2009\n    </li>\n    \n    <li>\n      Ian G. Harris and Dhiraj Pradhan eds.\n\t<span class=\"doctitle\"><a href=\"http://ieeexplore.ieee.org/xpl/tocresult.jsp?isYear=2008&isnumber=4475221&Submit32=Go+To+Issues\">\"Design Verification and Validation\"</a></span>,\n\tSpecial Section of <span class=\"cjtitle\">IEEE Transactions on VLSI Systems</span>, April 2008.\n    </li>\n    \n    <li>\n      K. Ramineni, S. Verma, and I. G. Harris\n\t <span class=\"doctitle\">\"Evaluation of an Efficient Control\nOriented Coverage Metric\"</span>, <span class=\"cjtitle\">IEEE High Level\n      Design Validation and Test Workshop</span>, 2008.\n    </li>\n\n    <li>\n      S. Verma, I. G. Harris, and K. Ramineni,<span class=\"doctitle\"> <a\n        href=\"./pubdir/harris_date07.pdf\">\n\t \"Automatic Generation of Functional Coverage Models from Behavioral Verilog Descriptions\"</a></span>,\n\t<span class=\"cjtitle\">IEEE/ACM Design Automation and Test in Europe (DATE) Conference</span>,\n\t2007.\t\n    </li>\n    \n    <li>\n      T. Alrahem, A. Chen, N. DiGiussepe, J. Gee, S.-P. Hsiao, S. Mattox, T. Park, A. Tam, I. G. Harris, and M. Carlsson, \n<span class=\"doctitle\"><A href=\"./pubdir/harris_defcon07.pdf\">\n\t \"INTERSTATE: A Stateful Protocol Fuzzer for SIP\" </a></span>,\n\t<span class=\"cjtitle\"> DEFCON 15</span>, 2007.\n    </li>\n\n    <li>\n      F. Fummi, I. G. Harris, C. Marconcini, and G. Pravadelli,\n\t<span class=\"doctitle\"><a href=\"./pubdir/harris_mtv07.pdf\">\"A CLP-based Functional ATPG for Extended FSMs\"</a></span>, \n\n\t<span class=\"cjtitle\">IEEE Microprocessor Test and Verification Workshop</span>, \n\t2007.\n    </li>\n    \n    <li>\n      K. Ramineni, I. G. Harris, and S. Verma, <span class=\"doctitle\">\n\t \"Improving Feasible Interactions Among Multiple Processes\"</span>,\n\t<span class=\"cjtitle\">IEEE High Level Design Validation and Test Workshop</span>,\n\t2007.\n    </li>\n    \n    <li>\n      S. Verma, I. G. Harris, and K. Ramineni,<span class=\"doctitle\">\n\t \"Automatic Generation of Functional Coverage Models from CTL\"</span>,\n\t<span class=\"cjtitle\">IEEE High Level Design Validation and Test Workshop</span>,\n\t2007.\t\n    </li>\n    \n    <li> I. G. Harris, <span class=\"doctitle\"><a\n        href=\"./pubdir/date04_harris.pdf\">\n        \"Covalidation of Complex Hardware/Software Systems\"</a></span>\n        <span class=\"booktitle\">System-on-Chip: Next Generation Electronics</span>,\n        Institution of Electrical Engineers Publishing (Bashir\n        M. Al-Hashimi ed.), 2006.\n    </li>\t\n\n    <li> M. Heath, W. Burleson, I. G. Harris, <span class=\"doctitle\"><a\n        href=\"./pubdir/date04_harris.pdf\">\n        \"Synchro-Tokens: A Deterministic GALS Methodology for\n        Chip-Level Debug and Test\" </a></span>, <span class=\"cjtitle\">IEEE Transactions on\n        Computers</span>, vol. 54, num. 12, December 2005.\n    </li>\n    \n    <li> I. G. Harris, <span class=\"doctitle\"><a\n        href=\"./pubdir/date04_harris.pdf\">\n        \"Hardware/Software Covalidation\" </a></span> , <span\n        class=\"cjtitle\">IEE Proceedings on Computers and Digital Techniques</span>, vol. 152, num. 3, May 2005.\n    </li>\t\n\n    <li> S. Verma, K. Ramineni, and I. G. Harris, <span class=\"doctitle\"><a\n        href=\"./pubdir/date04_harris.pdf\"> \"An\n        Efficient Control-Oriented Coverage Metric\" </a></span> , IEEE\n        Asian South Pacific Design Automation Conference (ASPDAC),\n        January 2005.\n    </li>\n\n\n    <li> I. G. Harris, <span class=\"doctitle\"><a\n        href=\"./pubdir/date04_harris.pdf\"> \"Tacking\n        Concurrency and Timing Problems\"</a></span> <span class=\"booktitle\"> Test and\n        Validation of Hardware/Software Systems Starting with\n        System-Level Descriptions</span>, Springer-Verlag Publishing,\n        Matteo Sonza Reorda and Zebo Peng eds., 2005. \n    </li>\t\n\n\n    <li>\n        M. Heath, W. Burleson, and I. G. Harris,\n        <span class=\"doctitle\"><a href=\"./pubdir/date04_harris.pdf\">\n\t\"Eliminating Nondeterminism to Enable Chip-Level Test of\n        Globally-Asynchronous Locally-Synchronous SoCs\"\n\t</a></span>, <span class=\"cjtitle\">IEEE/ACM Design Automation and Test in Europe (DATE) Conference</span>,\n\tFebruary 2004.\n    </li>\n    \n\n    <li>\n        E. Gaudette, M. Moussa, and I. G. Harris,\n        <span class=\"doctitle\"><a href=\"./pubdir/hldvt03_harris.pdf\">\n\t\"A Method for the Evaluation of Behavioral Fault Models\"\n\t</a></span>,\n\t<span class=\"cjtitle\">IEEE High-Level Design, Validation, and Test Workshop\n\t(HLDVT)</span>, November 2003.\n\t<!-- pp 169-172 -->\t\n    </li>\n\n    <li>\n        D. A. Fernandes and I. G. Harris,\n        <span class=\"doctitle\"><a href=\"./pubdir/itc03_harris.pdf\">\n\t\"Application of Built in Self-Test for Interconnect Testing of\n        FPGAs\"\n\t</a></span>,\n\t<span class=\"cjtitle\">IEEE International Test Conference</span>, September 2003.\n\t<!-- pp 1248-1257 -->\t\n    </li>\n    \n    <li>\n\tI. G. Harris,\n        <span class=\"doctitle\"><a href=\"./pubdir/dnt03_harris.pdf\">\n\t\"Fault Models and Test Generation for Hardware-Software Covalidation\",\n\t</a></span>\n\t<span class=\"cjtitle\">IEEE Design and Test of Computers</span>, volume 20, number 4, \n\tJuly-August 2003.\n\t<!-- pp 40-47 -->\t\n    </li>\n\n    <li>\n      S. Arekapudi, F. Xin, J. Peng, I. G. Harris,\n        <span class=\"doctitle\"><a href=\"./pubdir/jcsc_harris.pdf\">\n\t\"ATPG for Timing Errors in Globally Asynchronous Locally Synchronous \n\tSystems\",\n\t</a></span>\n\t<span class=\"cjtitle\">Journal for Circuits, Systems and Computers</span>, volume 12, number 3,\n\tJune 2003.\n\t<!-- pp 305-332 -->\t\n    </li>\n\n    <li>\n      M. Heath and I. G. Harris\n        <span class=\"doctitle\"><a href=\"./pubdir/mtv03_harris.pdf\">\n\t\"A Deterministic Globally Asynchronous Locally Synchronous\n        Microprocessor Architecture\",\t\n\t</a></span>\n\t<span class=\"cjtitle\">IEEE Microprocessor Test and Verification Workshop (MTV)</span>, May 2003.\n\t<!-- pp 119-124 -->\t\n    </li>\n\n\n    <li>\n      Z. Zeng, Q. Zhang, I. G. Harris, and M. Ciesielski,\n        <span class=\"doctitle\"><a href=\"./pubdir/date03.pdf\">\n\t\"Fast Computation of Data Correlation Using BDDs\",\n        </a></span>\n\t<span class=\"cjtitle\">IEEE/ACM Design Automation and Test in Europe (DATE) Conference</span>, \n\tMarch 2003.\n    </li>\n\n\n    <li>\n      Q. Zhang and I. G. Harris,\n        <span class=\"doctitle\"><a href=\"./pubdir/tcad_pbist.pdf\">\n\t\"Partial BIST Insertion to Eliminate Data Correlation\", \t\n\t</a></span>\n\t<span class=\"cjtitle\">IEEE Transactions on Computer-Aided Design</span>, March 2003.\n    </li>\n\n    <li>\n      I. G. Harris and R. Tessier,\n        <span class=\"doctitle\"><a href=\"./pubdir/tcad_fpga.pdf\">\n\t\"Testing and Diagnosis of Interconnect Faults in Cluster-Based FPGA\n\tArchitectures\", \n\t</a></span>\n\t<span class=\"cjtitle\">IEEE Transactions on Computer-Aided Design</span>, November 2002.\n    </li>\n\n    <li>\n      F. Xin and I. G. Harris,\n        <span class=\"doctitle\"><a href=\"./pubdir/hldvt02.pdf\">\n\t\"Test Generation for Hardware-Software Covalidation Using Non-Linear \n\tProgramming\",\n\t</a></span>\n\t<span class=\"cjtitle\">IEEE Workshop on High Level Design Validation and Test (HLDVT)</span>, \n\tOctober 2002.\n    </li>\t\n\n\n    <li>\n      S. Arekapudi, F. Xin, J. Peng, I. G. Harris,\n        <span class=\"doctitle\"><a href=\"./pubdir/etw02.pdf\">\n\t\"ATPG for Timing-Induced Functional \n\tErrors on Trigger Events in Hardware-Software Systems\" </a></span>,\n\t<span class=\"cjtitle\">IEEE European Test Workshop (ETW)</span>, May 2002\n    </li>\n\t\n\n    <li>\n      I. G. Harris,\n        <span class=\"doctitle\"><a href=\"./pubdir/hldvt01hwsw.pdf\">\n\t\"Hardware-Software Covalidation: \n\tFault Models and Test Generation\"</a></span>,\n\t<span class=\"cjtitle\">IEEE Workshop on High Level Design Validation and\n\tTest (HLDVT)</span>, November 2001\n    </li>\t\n\t\n\n    <li>\n      S. Arekapudi, F. Xin, J. Peng, I. G. Harris,\n        <span class=\"doctitle\"><a href=\"./pubdir/hldvt01cfsm.pdf\">\n\t\"Test Pattern Generation for \n\tTiming-Induced Errors in Hardware-Software Systems\"</a></span>,\n\t<span class=\"cjtitle\">IEEE Workshop on High Level Design Validation and\n\tTest (HLDVT)</span>, November 2001\n    </li>\n\t\n\n    <li>\n      I. G. Harris, P. Menon, and R. Tessier,\n        <span class=\"doctitle\"><a href=\"./pubdir/itc01fpga.pdf\">\n\t\"BIST-Based Path Delay Testing in FPGA Arichitectures\"</a></span>,\t\n\t<span class=\"cjtitle\">IEEE International Test Conference (ITC)</span>, October 2001.\n    </li>\n\t\n\n    <li>\n      Q. Zhang and I. G. Harris,\n        <span class=\"doctitle\"><a href=\"./pubdir/itc01funct.pdf\">\n\t\"A Validation Fault Model for Timing-Induced Functional Errors\"</a></span>,\n        <span class=\"cjtitle\">IEEE International Test Conference (ITC)</span>, October 2001.\n    </li>\n\t\n\n    <li>\n      W. Burleson, A. Ganz, and I. G. Harris, \n\t\"Educational Innovations in Multimedia Systems\",\n\t<span class=\"cjtitle\">ASEE Journal of Engineering Education</span>, January 2001.\n    </li>\n\t\n\n    <li>\n      Q. Zhang and I. G. Harris,\n\t\"A Data Flow Coverage Metric For Validation of Behavioral HDL\n      Descriptions\", <span class=\"cjtitle\">International Conference on Computer-Aided Design (ICCAD)</span>, 2000.\n    </li>\n\n    <li>\n      I. G. Harris and R. Tessier,\n      <span class=\"doctitle\"><a HREF=\"./pubdir/iccad00fpga.pdf\">\n      \"Diagnosis of Interconnect Faults in Cluster-Based FPGA Architectures\"</a></span>, <span class=\"cjtitle\">International Conference on Computer-Aided Design (ICCAD)</span>, 2000.\n    </li>     \n\n    <li>\n      Q. Zhang and I. G. Harris,\n      <span class=\"doctitle\"><a HREF=\"./pubdir/funct_itc00.pdf\"> \"A Domain Coverage Metric for the Validation of Behavioral VHDL Descriptions\" </a></span>,\n      <span class=\"cjtitle\">International Test Conference (ITC)</span>, October 2000.\n    </li>\n    \n    <li>\n      I. G. Harris and Russell Tessier,\n      <span class=\"doctitle\"><a HREF=\"./pubdir/fpga_dac00.pdf\"> \"Interconnect Testing of Cluster-based FPGA Architectures\"</a></span>,\n      <span class=\"cjtitle\">Design Automation Conference (DAC)</span>, 2000.\n    </li>  \n\n    <li>\n      Q. Zhang and I. G. Harris,\n      <span class=\"doctitle\"><a HREF=\"./pubdir/reconv_iccad99.pdf\"> \"Partial BIST Insertion to Eliminate Data\n      Correlation\"</a></span>,\n      <span class=\"cjtitle\">International Conference on Computer-Aided Design (ICCAD)</span>, 1999.\n    </li>\n\n    <li>\n      Q. Zhang and I. G. Harris,\n      <span class=\"doctitle\"><a HREF=\"./pubdir/funct_hldvt.pdf\"> \"Mutation Analysis for the Evaluation of\n      Functional Fault Models\"</a></span>,\n      <span class=\"cjtitle\">High-Level Design, Validation, and Test Workshop (HLDVT)</span>, 1999.\n    </li>\n\n</ul>\n\n\n</div> <!-- close main div -->\n\n</div> <!--  close bgwrapper -->\n\n<hr class=\"bottombar\" />\n\n</body>\n</html>\n\n", "id": 4309.0}