Analysis & Synthesis report for Risc_Multicycle_Quartus
Sun Apr 17 18:43:32 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Multiplexer Restructuring Statistics (Restructuring Performed)
  6. Parameter Settings for User Entity Instance: reg:ins_register
  7. Parameter Settings for User Entity Instance: reg:temp1
  8. Parameter Settings for User Entity Instance: reg:temp2
  9. Parameter Settings for User Entity Instance: reg:temp3
 10. Parameter Settings for User Entity Instance: reg:temp4
 11. Parameter Settings for User Entity Instance: registerFile:reg_file
 12. Parameter Settings for User Entity Instance: sign_extender:se6_ent
 13. Parameter Settings for User Entity Instance: sign_extender:se9_ent
 14. Parameter Settings for User Entity Instance: left_shift:left7
 15. Parameter Settings for User Entity Instance: alu:alu_ent
 16. Port Connectivity Checks: "ram_mem:ram_memory"
 17. Port Connectivity Checks: "reg:temp1"
 18. Elapsed Time Per Partition
 19. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Sun Apr 17 18:43:32 2022           ;
; Quartus Prime Version       ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name               ; Risc_Multicycle_Quartus                     ;
; Top-level Entity Name       ; data_path                                   ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                  ;
+---------------------------------------------------------------------------------+--------------------+-------------------------+
; Option                                                                          ; Setting            ; Default Value           ;
+---------------------------------------------------------------------------------+--------------------+-------------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                         ;
; Top-level entity name                                                           ; data_path          ; Risc_Multicycle_Quartus ;
; Family name                                                                     ; Cyclone V          ; Cyclone V               ;
; Use smart compilation                                                           ; Off                ; Off                     ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                      ;
; Enable compact report table                                                     ; Off                ; Off                     ;
; Restructure Multiplexers                                                        ; Auto               ; Auto                    ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                     ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                     ;
; Preserve fewer node names                                                       ; On                 ; On                      ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable                  ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001            ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993               ;
; State Machine Processing                                                        ; Auto               ; Auto                    ;
; Safe State Machine                                                              ; Off                ; Off                     ;
; Extract Verilog State Machines                                                  ; On                 ; On                      ;
; Extract VHDL State Machines                                                     ; On                 ; On                      ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                     ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000                    ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                     ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                      ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                      ;
; Parallel Synthesis                                                              ; On                 ; On                      ;
; DSP Block Balancing                                                             ; Auto               ; Auto                    ;
; NOT Gate Push-Back                                                              ; On                 ; On                      ;
; Power-Up Don't Care                                                             ; On                 ; On                      ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                     ;
; Remove Duplicate Registers                                                      ; On                 ; On                      ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                     ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                     ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                     ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                     ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                     ;
; Ignore SOFT Buffers                                                             ; On                 ; On                      ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                     ;
; Optimization Technique                                                          ; Balanced           ; Balanced                ;
; Carry Chain Length                                                              ; 70                 ; 70                      ;
; Auto Carry Chains                                                               ; On                 ; On                      ;
; Auto Open-Drain Pins                                                            ; On                 ; On                      ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                     ;
; Auto ROM Replacement                                                            ; On                 ; On                      ;
; Auto RAM Replacement                                                            ; On                 ; On                      ;
; Auto DSP Block Replacement                                                      ; On                 ; On                      ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto                    ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto                    ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                      ;
; Strict RAM Replacement                                                          ; Off                ; Off                     ;
; Allow Synchronous Control Signals                                               ; On                 ; On                      ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                     ;
; Auto Resource Sharing                                                           ; Off                ; Off                     ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                     ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                     ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                     ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                      ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                     ;
; Timing-Driven Synthesis                                                         ; On                 ; On                      ;
; Report Parameter Settings                                                       ; On                 ; On                      ;
; Report Source Assignments                                                       ; On                 ; On                      ;
; Report Connectivity Checks                                                      ; On                 ; On                      ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                     ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                       ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation      ;
; HDL message level                                                               ; Level2             ; Level2                  ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                     ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000                    ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000                    ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                     ;
; Clock MUX Protection                                                            ; On                 ; On                      ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                     ;
; Block Design Naming                                                             ; Auto               ; Auto                    ;
; SDC constraint protection                                                       ; Off                ; Off                     ;
; Synthesis Effort                                                                ; Auto               ; Auto                    ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                      ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                     ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium                  ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto                    ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                      ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                      ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                     ;
+---------------------------------------------------------------------------------+--------------------+-------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------+
; 9:1                ; 16 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |data_path|reg:temp3|dout[10]  ;
; 10:1               ; 16 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |data_path|reg:temp4|dout[10]  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |data_path|alu_b[0]            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |data_path|alu:alu_ent|dest[6] ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |data_path|alu_b[15]           ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |data_path|rf_din[3]           ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |data_path|rf_din[11]          ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |data_path|rf_addin[0]         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------+


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:ins_register ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; datasize       ; 16    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:temp1 ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; datasize       ; 16    ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:temp2 ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; datasize       ; 16    ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:temp3 ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; datasize       ; 16    ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:temp4 ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; datasize       ; 16    ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile:reg_file ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; datasize       ; 16    ; Signed Integer                            ;
; numregs        ; 8     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sign_extender:se6_ent ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; insize         ; 6     ; Signed Integer                            ;
; outsize        ; 16    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sign_extender:se9_ent ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; insize         ; 9     ; Signed Integer                            ;
; outsize        ; 16    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: left_shift:left7 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; input_length   ; 9     ; Signed Integer                       ;
; output_length  ; 16    ; Signed Integer                       ;
; shift_length   ; 7     ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:alu_ent ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; operand_width  ; 16    ; Signed Integer                  ;
; sel_line       ; 2     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram_mem:ram_memory"                                                                                                                          ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; reset ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg:temp1"                                                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; dout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sun Apr 17 18:43:19 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Risc_Multicycle_Quartus -c Risc_Multicycle_Quartus
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file registerfile.vhdl
    Info (12022): Found design unit 1: registerFile-beh File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 23
    Info (12023): Found entity 1: registerFile File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file ram_mem.vhdl
    Info (12022): Found design unit 1: ram_mem-beh File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl Line: 21
    Info (12023): Found entity 1: ram_mem File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file lsm.vhdl
    Info (12022): Found design unit 1: lsm-beh File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/lsm.vhdl Line: 29
    Info (12023): Found entity 1: lsm File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/lsm.vhdl Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file left_shift.vhdl
    Info (12022): Found design unit 1: left_shift-shift_7 File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/left_shift.vhdl Line: 29
    Info (12023): Found entity 1: left_shift File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/left_shift.vhdl Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file data_path.vhdl
    Info (12022): Found design unit 1: data_path-flow File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl Line: 20
    Info (12023): Found entity 1: data_path File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhdl
    Info (12022): Found design unit 1: alu-beh File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl Line: 29
    Info (12023): Found entity 1: alu File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl Line: 14
Info (12021): Found 5 design units, including 2 entities, in source file elem.vhd
    Info (12022): Found design unit 1: elem File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/elem.vhd Line: 8
    Info (12022): Found design unit 2: reg-regArch File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/elem.vhd Line: 37
    Info (12022): Found design unit 3: sign_extender-beh File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/elem.vhd Line: 63
    Info (12023): Found entity 1: reg File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/elem.vhd Line: 30
    Info (12023): Found entity 2: sign_extender File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/elem.vhd Line: 56
Info (12127): Elaborating entity "data_path" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at data_path.vhdl(96): used implicit default value for signal "ir_din" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl Line: 96
Warning (10036): Verilog HDL or VHDL warning at data_path.vhdl(97): object "t1_dout" assigned a value but never read File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl Line: 97
Warning (10541): VHDL Signal Declaration warning at data_path.vhdl(96): used implicit default value for signal "t2_din" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl Line: 96
Warning (10541): VHDL Signal Declaration warning at data_path.vhdl(96): used implicit default value for signal "alu_a" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl Line: 96
Warning (10541): VHDL Signal Declaration warning at data_path.vhdl(103): used implicit default value for signal "ir_wr" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl Line: 103
Warning (10541): VHDL Signal Declaration warning at data_path.vhdl(103): used implicit default value for signal "ir_clr" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl Line: 103
Warning (10541): VHDL Signal Declaration warning at data_path.vhdl(103): used implicit default value for signal "rf_clr" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl Line: 103
Warning (10541): VHDL Signal Declaration warning at data_path.vhdl(103): used implicit default value for signal "t1_clr" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl Line: 103
Warning (10541): VHDL Signal Declaration warning at data_path.vhdl(103): used implicit default value for signal "t2_clr" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl Line: 103
Warning (10541): VHDL Signal Declaration warning at data_path.vhdl(103): used implicit default value for signal "t3_clr" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl Line: 103
Warning (10541): VHDL Signal Declaration warning at data_path.vhdl(103): used implicit default value for signal "t4_clr" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl Line: 103
Info (12128): Elaborating entity "reg" for hierarchy "reg:ins_register" File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl Line: 106
Warning (10492): VHDL Process Statement warning at elem.vhd(41): signal "wr_enable" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/elem.vhd Line: 41
Info (12128): Elaborating entity "registerFile" for hierarchy "registerFile:reg_file" File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl Line: 119
Warning (10492): VHDL Process Statement warning at registerFile.vhdl(33): signal "data_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 33
Warning (10492): VHDL Process Statement warning at registerFile.vhdl(33): signal "addr_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 33
Warning (10631): VHDL Process Statement warning at registerFile.vhdl(30): inferring latch(es) for signal or variable "registers", which holds its previous value in one or more paths through the process File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[7][0]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[7][1]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[7][2]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[7][3]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[7][4]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[7][5]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[7][6]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[7][7]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[7][8]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[7][9]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[7][10]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[7][11]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[7][12]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[7][13]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[7][14]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[7][15]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[6][0]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[6][1]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[6][2]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[6][3]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[6][4]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[6][5]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[6][6]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[6][7]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[6][8]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[6][9]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[6][10]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[6][11]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[6][12]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[6][13]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[6][14]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[6][15]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[5][0]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[5][1]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[5][2]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[5][3]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[5][4]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[5][5]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[5][6]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[5][7]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[5][8]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[5][9]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[5][10]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[5][11]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[5][12]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[5][13]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[5][14]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[5][15]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[4][0]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[4][1]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[4][2]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[4][3]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[4][4]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[4][5]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[4][6]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[4][7]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[4][8]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[4][9]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[4][10]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[4][11]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[4][12]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[4][13]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[4][14]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[4][15]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[3][0]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[3][1]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[3][2]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[3][3]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[3][4]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[3][5]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[3][6]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[3][7]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[3][8]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[3][9]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[3][10]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[3][11]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[3][12]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[3][13]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[3][14]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[3][15]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[2][0]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[2][1]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[2][2]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[2][3]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[2][4]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[2][5]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[2][6]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[2][7]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[2][8]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[2][9]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[2][10]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[2][11]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[2][12]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[2][13]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[2][14]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[2][15]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[1][0]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[1][1]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[1][2]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[1][3]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[1][4]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[1][5]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[1][6]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[1][7]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[1][8]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[1][9]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[1][10]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[1][11]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[1][12]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[1][13]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[1][14]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[1][15]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[0][0]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[0][1]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[0][2]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[0][3]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[0][4]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[0][5]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[0][6]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[0][7]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[0][8]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[0][9]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[0][10]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[0][11]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[0][12]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[0][13]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[0][14]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (10041): Inferred latch for "registers[0][15]" at registerFile.vhdl(30) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl Line: 30
Info (12128): Elaborating entity "sign_extender" for hierarchy "sign_extender:se6_ent" File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl Line: 124
Info (12128): Elaborating entity "sign_extender" for hierarchy "sign_extender:se9_ent" File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl Line: 128
Info (12128): Elaborating entity "left_shift" for hierarchy "left_shift:left7" File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl Line: 132
Info (12128): Elaborating entity "alu" for hierarchy "alu:alu_ent" File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl Line: 135
Warning (10492): VHDL Process Statement warning at alu.vhdl(85): signal "add_temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl Line: 85
Warning (10492): VHDL Process Statement warning at alu.vhdl(86): signal "add_temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl Line: 86
Warning (10492): VHDL Process Statement warning at alu.vhdl(87): signal "add_temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl Line: 87
Warning (10492): VHDL Process Statement warning at alu.vhdl(90): signal "adl_temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl Line: 90
Warning (10492): VHDL Process Statement warning at alu.vhdl(91): signal "adl_temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl Line: 91
Warning (10492): VHDL Process Statement warning at alu.vhdl(92): signal "adl_temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl Line: 92
Warning (10492): VHDL Process Statement warning at alu.vhdl(95): signal "dest_temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl Line: 95
Warning (10631): VHDL Process Statement warning at alu.vhdl(72): inferring latch(es) for signal or variable "dest", which holds its previous value in one or more paths through the process File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl Line: 72
Warning (10631): VHDL Process Statement warning at alu.vhdl(72): inferring latch(es) for signal or variable "dest_temp", which holds its previous value in one or more paths through the process File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl Line: 72
Warning (10631): VHDL Process Statement warning at alu.vhdl(72): inferring latch(es) for signal or variable "C", which holds its previous value in one or more paths through the process File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl Line: 72
Warning (10631): VHDL Process Statement warning at alu.vhdl(72): inferring latch(es) for signal or variable "Z", which holds its previous value in one or more paths through the process File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl Line: 72
Info (10041): Inferred latch for "Z" at alu.vhdl(72) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl Line: 72
Info (10041): Inferred latch for "C" at alu.vhdl(72) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest_temp[0]" at alu.vhdl(72) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest_temp[1]" at alu.vhdl(72) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest_temp[2]" at alu.vhdl(72) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest_temp[3]" at alu.vhdl(72) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest_temp[4]" at alu.vhdl(72) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest_temp[5]" at alu.vhdl(72) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest_temp[6]" at alu.vhdl(72) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest_temp[7]" at alu.vhdl(72) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest_temp[8]" at alu.vhdl(72) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest_temp[9]" at alu.vhdl(72) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest_temp[10]" at alu.vhdl(72) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest_temp[11]" at alu.vhdl(72) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest_temp[12]" at alu.vhdl(72) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest_temp[13]" at alu.vhdl(72) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest_temp[14]" at alu.vhdl(72) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest_temp[15]" at alu.vhdl(72) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest[0]" at alu.vhdl(72) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest[1]" at alu.vhdl(72) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest[2]" at alu.vhdl(72) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest[3]" at alu.vhdl(72) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest[4]" at alu.vhdl(72) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest[5]" at alu.vhdl(72) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest[6]" at alu.vhdl(72) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest[7]" at alu.vhdl(72) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest[8]" at alu.vhdl(72) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest[9]" at alu.vhdl(72) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest[10]" at alu.vhdl(72) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest[11]" at alu.vhdl(72) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest[12]" at alu.vhdl(72) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest[13]" at alu.vhdl(72) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest[14]" at alu.vhdl(72) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl Line: 72
Info (10041): Inferred latch for "dest[15]" at alu.vhdl(72) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl Line: 72
Info (12128): Elaborating entity "lsm" for hierarchy "lsm:lsm_hw" File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl Line: 138
Warning (10492): VHDL Process Statement warning at lsm.vhdl(36): signal "num" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/lsm.vhdl Line: 36
Warning (10492): VHDL Process Statement warning at lsm.vhdl(40): signal "num" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/lsm.vhdl Line: 40
Warning (10631): VHDL Process Statement warning at lsm.vhdl(33): inferring latch(es) for signal or variable "num", which holds its previous value in one or more paths through the process File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/lsm.vhdl Line: 33
Warning (10631): VHDL Process Statement warning at lsm.vhdl(33): inferring latch(es) for signal or variable "valid", which holds its previous value in one or more paths through the process File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/lsm.vhdl Line: 33
Info (10041): Inferred latch for "valid" at lsm.vhdl(33) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/lsm.vhdl Line: 33
Info (10041): Inferred latch for "num[0]" at lsm.vhdl(33) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/lsm.vhdl Line: 33
Info (10041): Inferred latch for "num[1]" at lsm.vhdl(33) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/lsm.vhdl Line: 33
Info (10041): Inferred latch for "num[2]" at lsm.vhdl(33) File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/lsm.vhdl Line: 33
Info (12128): Elaborating entity "ram_mem" for hierarchy "ram_mem:ram_memory" File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl Line: 141
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "ram_mem:ram_memory|ram_block" is uninferred due to asynchronous read logic File: D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl Line: 23
Error (276003): Cannot convert all sets of registers into RAM megafunctions when creating nodes. The resulting number of registers remaining in design exceeds the number of registers in the device or the number specified by the assignment max_number_of_registers_from_uninferred_rams. This can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 32 warnings
    Error: Peak virtual memory: 4845 megabytes
    Error: Processing ended: Sun Apr 17 18:43:32 2022
    Error: Elapsed time: 00:00:13
    Error: Total CPU time (on all processors): 00:00:35


