$date
	Fri Dec 18 19:39:47 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$var reg 1 & sel1 $end
$var reg 1 ' sel2 $end
$scope module mg $end
$var wire 1 " a $end
$var wire 1 ( and1 $end
$var wire 1 ) and2 $end
$var wire 1 * and3 $end
$var wire 1 + and4 $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 1 & sel1 $end
$var wire 1 ' sel2 $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#20
1!
1(
1"
#40
0!
0(
1'
0"
#60
1!
1)
1#
#80
0!
0)
0'
1&
0#
#100
1!
1*
1$
#120
0!
0*
1'
0$
#140
1!
1+
1%
#160
