<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 10 -n
3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf

</twCmdLine><twDesign>Top.ncd</twDesign><twDesignPath>Top.ncd</twDesignPath><twPCF>Top.pcf</twPCF><twPcfPath>Top.pcf</twPcfPath><twDevInfo arch="virtex4" pkg="ff668"><twDevName>xc4vfx12</twDevName><twSpeedGrade>-10</twSpeedGrade><twSpeedVer>PRODUCTION 1.71 2013-10-13, STEPPING level 0</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_dco_p = PERIOD TIMEGRP &quot;dco_p&quot; 390 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.499</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_dco_p = PERIOD TIMEGRP &quot;dco_p&quot; 390 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINPERIOD" name="Tdcmpc" slack="0.065" period="2.564" constraintValue="2.564" deviceLimit="2.499" freqLimit="400.160" physResource="DCM_AUTOCALIBRATION_U1/DCM1/U1/DCM1/CLKIN" logResource="DCM_AUTOCALIBRATION_U1/DCM1/U1/DCM1/CLKIN" locationPin="DCM_ADV_X0Y0.CLKIN" clockNet="U1/dco_in"/><twPinLimit anchorID="8" type="MINPERIOD" name="Tdcmpco" slack="0.065" period="2.564" constraintValue="2.564" deviceLimit="2.499" freqLimit="400.160" physResource="DCM_AUTOCALIBRATION_U1/DCM1/U1/DCM1/CLK0" logResource="DCM_AUTOCALIBRATION_U1/DCM1/U1/DCM1/CLK0" locationPin="DCM_ADV_X0Y0.CLK0" clockNet="U1/clk0d"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tdcmpco" slack="0.065" period="2.564" constraintValue="2.564" deviceLimit="2.499" freqLimit="400.160" physResource="DCM_AUTOCALIBRATION_U1/DCM1/U1/DCM1/CLK90" logResource="DCM_AUTOCALIBRATION_U1/DCM1/U1/DCM1/CLK90" locationPin="DCM_ADV_X0Y0.CLK90" clockNet="U1/dcoshifted"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_fco_p = PERIOD TIMEGRP &quot;fco_p&quot; 65 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.666</twMinPer></twConstHead><twPinLimitRpt anchorID="11"><twPinLimitBanner>Component Switching Limit Checks: TS_fco_p = PERIOD TIMEGRP &quot;fco_p&quot; 65 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="12" type="MINPERIOD" name="Tdcmpc" slack="8.718" period="15.384" constraintValue="15.384" deviceLimit="6.666" freqLimit="150.015" physResource="DCM_AUTOCALIBRATION_U1/DCM2/U1/DCM2/CLKIN" logResource="DCM_AUTOCALIBRATION_U1/DCM2/U1/DCM2/CLKIN" locationPin="DCM_ADV_X0Y1.CLKIN" clockNet="U1/fco_in"/><twPinLimit anchorID="13" type="MINPERIOD" name="Tdcmpco" slack="8.718" period="15.384" constraintValue="15.384" deviceLimit="6.666" freqLimit="150.015" physResource="DCM_AUTOCALIBRATION_U1/DCM2/U1/DCM2/CLK0" logResource="DCM_AUTOCALIBRATION_U1/DCM2/U1/DCM2/CLK0" locationPin="DCM_ADV_X0Y1.CLK0" clockNet="U1/clk0f"/><twPinLimit anchorID="14" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="9.384" period="15.384" constraintValue="7.692" deviceLimit="3.000" physResource="DCM_AUTOCALIBRATION_U1/DCM2/U1/DCM2/CLKIN" logResource="DCM_AUTOCALIBRATION_U1/DCM2/U1/DCM2/CLKIN" locationPin="DCM_ADV_X0Y1.CLKIN" clockNet="U1/fco_in"/></twPinLimitRpt></twConst><twConst anchorID="15" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_sclk_in = PERIOD TIMEGRP &quot;sclk_in&quot; 8 ns HIGH 66%;</twConstName><twItemCnt>34</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>30</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.564</twMinPer></twConstHead><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point U3/gate (SLICE_X25Y49.CE), 5 paths
</twPathRptBanner><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.436</twSlack><twSrc BELType="FF">U3/count_0</twSrc><twDest BELType="FF">U3/gate</twDest><twTotPathDel>2.564</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U3/count_0</twSrc><twDest BELType='FF'>U3/gate</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X24Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sclk_buf</twSrcClk><twPathDel><twSite>SLICE_X24Y47.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>U3/count&lt;0&gt;</twComp><twBEL>U3/count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y46.G3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.814</twDelInfo><twComp>U3/count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y46.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>U3/gate_cmp_eq0000</twComp><twBEL>U3/gate_cmp_eq0000_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y46.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>N0</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y46.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>U3/gate_cmp_eq0000</twComp><twBEL>U3/gate_cmp_eq0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y49.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>U3/gate_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y49.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>U3/gate</twComp><twBEL>U3/gate</twBEL></twPathDel><twLogDel>1.303</twLogDel><twRouteDel>1.261</twRouteDel><twTotDel>2.564</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">sclk_buf</twDestClk><twPctLog>50.8</twPctLog><twPctRoute>49.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.875</twSlack><twSrc BELType="FF">U3/count_2</twSrc><twDest BELType="FF">U3/gate</twDest><twTotPathDel>2.125</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U3/count_2</twSrc><twDest BELType='FF'>U3/gate</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X25Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sclk_buf</twSrcClk><twPathDel><twSite>SLICE_X25Y46.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>U3/count&lt;3&gt;</twComp><twBEL>U3/count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y46.G4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>U3/count&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y46.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>U3/gate_cmp_eq0000</twComp><twBEL>U3/gate_cmp_eq0000_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y46.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>N0</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y46.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>U3/gate_cmp_eq0000</twComp><twBEL>U3/gate_cmp_eq0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y49.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>U3/gate_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y49.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>U3/gate</twComp><twBEL>U3/gate</twBEL></twPathDel><twLogDel>1.283</twLogDel><twRouteDel>0.842</twRouteDel><twTotDel>2.125</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">sclk_buf</twDestClk><twPctLog>60.4</twPctLog><twPctRoute>39.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.970</twSlack><twSrc BELType="FF">U3/count_1</twSrc><twDest BELType="FF">U3/gate</twDest><twTotPathDel>2.030</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U3/count_1</twSrc><twDest BELType='FF'>U3/gate</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sclk_buf</twSrcClk><twPathDel><twSite>SLICE_X24Y47.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>U3/count&lt;0&gt;</twComp><twBEL>U3/count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y46.F1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.634</twDelInfo><twComp>U3/count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y46.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>U3/gate_cmp_eq0000</twComp><twBEL>U3/gate_cmp_eq0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y49.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>U3/gate_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y49.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>U3/gate</twComp><twBEL>U3/gate</twBEL></twPathDel><twLogDel>1.108</twLogDel><twRouteDel>0.922</twRouteDel><twTotDel>2.030</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">sclk_buf</twDestClk><twPctLog>54.6</twPctLog><twPctRoute>45.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U3/data_2 (SLICE_X6Y53.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.539</twSlack><twSrc BELType="FF">U3/gate</twSrc><twDest BELType="FF">U3/data_2</twDest><twTotPathDel>2.461</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>U3/gate</twSrc><twDest BELType='FF'>U3/data_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X25Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sclk_buf</twSrcClk><twPathDel><twSite>SLICE_X25Y49.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>U3/gate</twComp><twBEL>U3/gate</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y53.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.567</twDelInfo><twComp>U3/gate</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y53.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>U3/data&lt;2&gt;</twComp><twBEL>U3/data_2</twBEL></twPathDel><twLogDel>0.894</twLogDel><twRouteDel>1.567</twRouteDel><twTotDel>2.461</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">sclk_buf</twDestClk><twPctLog>36.3</twPctLog><twPctRoute>63.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U3/data_1 (SLICE_X7Y53.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.563</twSlack><twSrc BELType="FF">U3/gate</twSrc><twDest BELType="FF">U3/data_1</twDest><twTotPathDel>2.437</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>U3/gate</twSrc><twDest BELType='FF'>U3/data_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X25Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sclk_buf</twSrcClk><twPathDel><twSite>SLICE_X25Y49.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>U3/gate</twComp><twBEL>U3/gate</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y53.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.544</twDelInfo><twComp>U3/gate</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y53.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>U3/data&lt;1&gt;</twComp><twBEL>U3/data_1</twBEL></twPathDel><twLogDel>0.893</twLogDel><twRouteDel>1.544</twRouteDel><twTotDel>2.437</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">sclk_buf</twDestClk><twPctLog>36.6</twPctLog><twPctRoute>63.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_sclk_in = PERIOD TIMEGRP &quot;sclk_in&quot; 8 ns HIGH 66%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U3/data_2 (SLICE_X6Y53.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.532</twSlack><twSrc BELType="FF">U3/data_1</twSrc><twDest BELType="FF">U3/data_2</twDest><twTotPathDel>0.532</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>U3/data_1</twSrc><twDest BELType='FF'>U3/data_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">sclk_buf</twSrcClk><twPathDel><twSite>SLICE_X7Y53.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.313</twDelInfo><twComp>U3/data&lt;1&gt;</twComp><twBEL>U3/data_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y53.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.300</twDelInfo><twComp>U3/data&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y53.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.081</twDelInfo><twComp>U3/data&lt;2&gt;</twComp><twBEL>U3/data_2</twBEL></twPathDel><twLogDel>0.232</twLogDel><twRouteDel>0.300</twRouteDel><twTotDel>0.532</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">sclk_buf</twDestClk><twPctLog>43.6</twPctLog><twPctRoute>56.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U3/count_2 (SLICE_X25Y46.G4), 1 path
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.540</twSlack><twSrc BELType="FF">U3/count_2</twSrc><twDest BELType="FF">U3/count_2</twDest><twTotPathDel>0.540</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U3/count_2</twSrc><twDest BELType='FF'>U3/count_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X25Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">sclk_buf</twSrcClk><twPathDel><twSite>SLICE_X25Y46.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.313</twDelInfo><twComp>U3/count&lt;3&gt;</twComp><twBEL>U3/count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y46.G4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.352</twDelInfo><twComp>U3/count&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X25Y46.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twFalling">-0.125</twDelInfo><twComp>U3/count&lt;3&gt;</twComp><twBEL>U3/Mcount_count_xor&lt;2&gt;11</twBEL><twBEL>U3/count_2</twBEL></twPathDel><twLogDel>0.188</twLogDel><twRouteDel>0.352</twRouteDel><twTotDel>0.540</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">sclk_buf</twDestClk><twPctLog>34.8</twPctLog><twPctRoute>65.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U3/data_1 (SLICE_X7Y53.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.541</twSlack><twSrc BELType="FF">U3/data_0</twSrc><twDest BELType="FF">U3/data_1</twDest><twTotPathDel>0.541</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>U3/data_0</twSrc><twDest BELType='FF'>U3/data_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">sclk_buf</twSrcClk><twPathDel><twSite>SLICE_X7Y53.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.313</twDelInfo><twComp>U3/data&lt;1&gt;</twComp><twBEL>U3/data_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y53.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.307</twDelInfo><twComp>U3/data&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y53.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.079</twDelInfo><twComp>U3/data&lt;1&gt;</twComp><twBEL>U3/data_1</twBEL></twPathDel><twLogDel>0.234</twLogDel><twRouteDel>0.307</twRouteDel><twTotDel>0.541</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">sclk_buf</twDestClk><twPctLog>43.3</twPctLog><twPctRoute>56.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="32"><twPinLimitBanner>Component Switching Limit Checks: TS_sclk_in = PERIOD TIMEGRP &quot;sclk_in&quot; 8 ns HIGH 66%;</twPinLimitBanner><twPinLimit anchorID="33" type="MINLOWPULSE" name="Tcl" slack="6.444" period="8.000" constraintValue="2.720" deviceLimit="0.529" physResource="U3/count&lt;4&gt;/CLK" logResource="U3/count_4/CK" locationPin="SLICE_X25Y47.CLK" clockNet="sclk_buf"/><twPinLimit anchorID="34" type="MINLOWPULSE" name="Tcl" slack="6.444" period="8.000" constraintValue="2.720" deviceLimit="0.529" physResource="U3/count&lt;3&gt;/CLK" logResource="U3/count_3/CK" locationPin="SLICE_X25Y46.CLK" clockNet="sclk_buf"/><twPinLimit anchorID="35" type="MINLOWPULSE" name="Tcl" slack="6.444" period="8.000" constraintValue="2.720" deviceLimit="0.529" physResource="U3/count&lt;3&gt;/CLK" logResource="U3/count_2/CK" locationPin="SLICE_X25Y46.CLK" clockNet="sclk_buf"/></twPinLimitRpt></twConst><twConst anchorID="36" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">TS_U1_dcoshifted = PERIOD TIMEGRP &quot;U1_dcoshifted&quot; TS_dco_p PHASE 0.641025641         ns HIGH 50%;</twConstName><twItemCnt>568</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>381</twEndPtCnt><twPathErrCnt>17</twPathErrCnt><twMinPer>3.026</twMinPer></twConstHead><twPathRptBanner iPaths="17" iCriticalPaths="17" sType="EndPoint">Paths for end point U1/gate (SLICE_X3Y79.CE), 17 paths
</twPathRptBanner><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.462</twSlack><twSrc BELType="FF">U1/count_2</twSrc><twDest BELType="FF">U1/gate</twDest><twTotPathDel>2.954</twTotPathDel><twClkSkew dest = "0.116" src = "0.128">0.012</twClkSkew><twDelConst>2.564</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U1/count_2</twSrc><twDest BELType='FF'>U1/gate</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X2Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.641">U1/dco</twSrcClk><twPathDel><twSite>SLICE_X2Y73.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>U1/count&lt;2&gt;</twComp><twBEL>U1/count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y77.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.711</twDelInfo><twComp>U1/count&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y77.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>U1/gate_not0001_wg_cy&lt;3&gt;</twComp><twBEL>U1/gate_not0001_wg_lut&lt;3&gt;</twBEL><twBEL>U1/gate_not0001_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y78.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1/gate_not0001_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y78.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>U1/gate_not0001</twComp><twBEL>U1/gate_not0001_wg_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y79.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.464</twDelInfo><twComp>U1/gate_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y79.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>U1/gate</twComp><twBEL>U1/gate</twBEL></twPathDel><twLogDel>1.779</twLogDel><twRouteDel>1.175</twRouteDel><twTotDel>2.954</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.205">U1/dco</twDestClk><twPctLog>60.2</twPctLog><twPctRoute>39.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.405</twSlack><twSrc BELType="FF">U1/count_9</twSrc><twDest BELType="FF">U1/gate</twDest><twTotPathDel>2.904</twTotPathDel><twClkSkew dest = "0.116" src = "0.121">0.005</twClkSkew><twDelConst>2.564</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U1/count_9</twSrc><twDest BELType='FF'>U1/gate</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X2Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.641">U1/dco</twSrcClk><twPathDel><twSite>SLICE_X2Y76.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>U1/count&lt;8&gt;</twComp><twBEL>U1/count_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y76.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>U1/count&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y76.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>U1/gate_not0001_wg_cy&lt;1&gt;</twComp><twBEL>U1/gate_not0001_wg_lut&lt;1&gt;</twBEL><twBEL>U1/gate_not0001_wg_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y77.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1/gate_not0001_wg_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y77.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>U1/gate_not0001_wg_cy&lt;3&gt;</twComp><twBEL>U1/gate_not0001_wg_cy&lt;2&gt;</twBEL><twBEL>U1/gate_not0001_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y78.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1/gate_not0001_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y78.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>U1/gate_not0001</twComp><twBEL>U1/gate_not0001_wg_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y79.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.464</twDelInfo><twComp>U1/gate_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y79.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>U1/gate</twComp><twBEL>U1/gate</twBEL></twPathDel><twLogDel>1.865</twLogDel><twRouteDel>1.039</twRouteDel><twTotDel>2.904</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.205">U1/dco</twDestClk><twPctLog>64.2</twPctLog><twPctRoute>35.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.378</twSlack><twSrc BELType="FF">U1/count_4</twSrc><twDest BELType="FF">U1/gate</twDest><twTotPathDel>2.873</twTotPathDel><twClkSkew dest = "0.116" src = "0.125">0.009</twClkSkew><twDelConst>2.564</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U1/count_4</twSrc><twDest BELType='FF'>U1/gate</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X2Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.641">U1/dco</twSrcClk><twPathDel><twSite>SLICE_X2Y74.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>U1/count&lt;4&gt;</twComp><twBEL>U1/count_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y77.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>U1/count&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y77.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>U1/gate_not0001_wg_cy&lt;3&gt;</twComp><twBEL>U1/gate_not0001_wg_lut&lt;3&gt;</twBEL><twBEL>U1/gate_not0001_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y78.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1/gate_not0001_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y78.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>U1/gate_not0001</twComp><twBEL>U1/gate_not0001_wg_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y79.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.464</twDelInfo><twComp>U1/gate_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y79.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>U1/gate</twComp><twBEL>U1/gate</twBEL></twPathDel><twLogDel>1.779</twLogDel><twRouteDel>1.094</twRouteDel><twTotDel>2.873</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.205">U1/dco</twDestClk><twPctLog>61.9</twPctLog><twPctRoute>38.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1/dat_q2_b_0 (SLICE_X19Y73.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.058</twSlack><twSrc BELType="FF">U1/I2/FF3</twSrc><twDest BELType="FF">U1/dat_q2_b_0</twDest><twTotPathDel>2.446</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>2.564</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U1/I2/FF3</twSrc><twDest BELType='FF'>U1/dat_q2_b_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.641">U1/dco</twSrcClk><twPathDel><twSite>ILOGIC_X1Y35.Q2</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>U1/q1_b</twComp><twBEL>U1/I2/FF3</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y73.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.579</twDelInfo><twComp>U1/q2_b</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y73.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1/dat_q2_b&lt;1&gt;</twComp><twBEL>U1/dat_q2_b_0</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>1.579</twRouteDel><twTotDel>2.446</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.205">U1/dco</twDestClk><twPctLog>35.4</twPctLog><twPctRoute>64.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="14" iCriticalPaths="0" sType="EndPoint">Paths for end point U1/count_15 (SLICE_X2Y79.CIN), 14 paths
</twPathRptBanner><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.097</twSlack><twSrc BELType="FF">U1/count_2</twSrc><twDest BELType="FF">U1/count_15</twDest><twTotPathDel>2.395</twTotPathDel><twClkSkew dest = "0.116" src = "0.128">0.012</twClkSkew><twDelConst>2.564</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U1/count_2</twSrc><twDest BELType='FF'>U1/count_15</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X2Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.641">U1/dco</twSrcClk><twPathDel><twSite>SLICE_X2Y73.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>U1/count&lt;2&gt;</twComp><twBEL>U1/count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y73.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>U1/count&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y73.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>U1/count&lt;2&gt;</twComp><twBEL>U1/count&lt;2&gt;_rt</twBEL><twBEL>U1/Mcount_count_cy&lt;2&gt;</twBEL><twBEL>U1/Mcount_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y74.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1/Mcount_count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y74.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>U1/count&lt;4&gt;</twComp><twBEL>U1/Mcount_count_cy&lt;4&gt;</twBEL><twBEL>U1/Mcount_count_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1/Mcount_count_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y75.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>U1/count&lt;6&gt;</twComp><twBEL>U1/Mcount_count_cy&lt;6&gt;</twBEL><twBEL>U1/Mcount_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y76.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1/Mcount_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y76.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>U1/count&lt;8&gt;</twComp><twBEL>U1/Mcount_count_cy&lt;8&gt;</twBEL><twBEL>U1/Mcount_count_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y77.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1/Mcount_count_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y77.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>U1/count&lt;10&gt;</twComp><twBEL>U1/Mcount_count_cy&lt;10&gt;</twBEL><twBEL>U1/Mcount_count_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y78.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1/Mcount_count_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y78.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>U1/count&lt;12&gt;</twComp><twBEL>U1/Mcount_count_cy&lt;12&gt;</twBEL><twBEL>U1/Mcount_count_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y79.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1/Mcount_count_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y79.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>U1/count&lt;14&gt;</twComp><twBEL>U1/Mcount_count_cy&lt;14&gt;</twBEL><twBEL>U1/Mcount_count_xor&lt;15&gt;</twBEL><twBEL>U1/count_15</twBEL></twPathDel><twLogDel>1.859</twLogDel><twRouteDel>0.536</twRouteDel><twTotDel>2.395</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.205">U1/dco</twDestClk><twPctLog>77.6</twPctLog><twPctRoute>22.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.131</twSlack><twSrc BELType="FF">U1/count_0</twSrc><twDest BELType="FF">U1/count_15</twDest><twTotPathDel>2.361</twTotPathDel><twClkSkew dest = "0.116" src = "0.128">0.012</twClkSkew><twDelConst>2.564</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U1/count_0</twSrc><twDest BELType='FF'>U1/count_15</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X2Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.641">U1/dco</twSrcClk><twPathDel><twSite>SLICE_X2Y72.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>U1/count&lt;0&gt;</twComp><twBEL>U1/count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y72.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>U1/count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y72.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>U1/count&lt;0&gt;</twComp><twBEL>U1/Mcount_count_lut&lt;0&gt;_INV_0</twBEL><twBEL>U1/Mcount_count_cy&lt;0&gt;</twBEL><twBEL>U1/Mcount_count_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y73.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1/Mcount_count_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y73.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>U1/count&lt;2&gt;</twComp><twBEL>U1/Mcount_count_cy&lt;2&gt;</twBEL><twBEL>U1/Mcount_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y74.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1/Mcount_count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y74.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>U1/count&lt;4&gt;</twComp><twBEL>U1/Mcount_count_cy&lt;4&gt;</twBEL><twBEL>U1/Mcount_count_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1/Mcount_count_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y75.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>U1/count&lt;6&gt;</twComp><twBEL>U1/Mcount_count_cy&lt;6&gt;</twBEL><twBEL>U1/Mcount_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y76.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1/Mcount_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y76.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>U1/count&lt;8&gt;</twComp><twBEL>U1/Mcount_count_cy&lt;8&gt;</twBEL><twBEL>U1/Mcount_count_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y77.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1/Mcount_count_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y77.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>U1/count&lt;10&gt;</twComp><twBEL>U1/Mcount_count_cy&lt;10&gt;</twBEL><twBEL>U1/Mcount_count_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y78.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1/Mcount_count_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y78.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>U1/count&lt;12&gt;</twComp><twBEL>U1/Mcount_count_cy&lt;12&gt;</twBEL><twBEL>U1/Mcount_count_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y79.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1/Mcount_count_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y79.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>U1/count&lt;14&gt;</twComp><twBEL>U1/Mcount_count_cy&lt;14&gt;</twBEL><twBEL>U1/Mcount_count_xor&lt;15&gt;</twBEL><twBEL>U1/count_15</twBEL></twPathDel><twLogDel>1.948</twLogDel><twRouteDel>0.413</twRouteDel><twTotDel>2.361</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.205">U1/dco</twDestClk><twPctLog>82.5</twPctLog><twPctRoute>17.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.193</twSlack><twSrc BELType="FF">U1/count_1</twSrc><twDest BELType="FF">U1/count_15</twDest><twTotPathDel>2.299</twTotPathDel><twClkSkew dest = "0.116" src = "0.128">0.012</twClkSkew><twDelConst>2.564</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U1/count_1</twSrc><twDest BELType='FF'>U1/count_15</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X2Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.641">U1/dco</twSrcClk><twPathDel><twSite>SLICE_X2Y72.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>U1/count&lt;0&gt;</twComp><twBEL>U1/count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y72.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.366</twDelInfo><twComp>U1/count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y72.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>U1/count&lt;0&gt;</twComp><twBEL>U1/count&lt;1&gt;_rt</twBEL><twBEL>U1/Mcount_count_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y73.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1/Mcount_count_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y73.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>U1/count&lt;2&gt;</twComp><twBEL>U1/Mcount_count_cy&lt;2&gt;</twBEL><twBEL>U1/Mcount_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y74.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1/Mcount_count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y74.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>U1/count&lt;4&gt;</twComp><twBEL>U1/Mcount_count_cy&lt;4&gt;</twBEL><twBEL>U1/Mcount_count_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1/Mcount_count_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y75.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>U1/count&lt;6&gt;</twComp><twBEL>U1/Mcount_count_cy&lt;6&gt;</twBEL><twBEL>U1/Mcount_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y76.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1/Mcount_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y76.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>U1/count&lt;8&gt;</twComp><twBEL>U1/Mcount_count_cy&lt;8&gt;</twBEL><twBEL>U1/Mcount_count_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y77.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1/Mcount_count_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y77.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>U1/count&lt;10&gt;</twComp><twBEL>U1/Mcount_count_cy&lt;10&gt;</twBEL><twBEL>U1/Mcount_count_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y78.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1/Mcount_count_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y78.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>U1/count&lt;12&gt;</twComp><twBEL>U1/Mcount_count_cy&lt;12&gt;</twBEL><twBEL>U1/Mcount_count_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y79.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U1/Mcount_count_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y79.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>U1/count&lt;14&gt;</twComp><twBEL>U1/Mcount_count_cy&lt;14&gt;</twBEL><twBEL>U1/Mcount_count_xor&lt;15&gt;</twBEL><twBEL>U1/count_15</twBEL></twPathDel><twLogDel>1.933</twLogDel><twRouteDel>0.366</twRouteDel><twTotDel>2.299</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.205">U1/dco</twDestClk><twPctLog>84.1</twPctLog><twPctRoute>15.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_U1_dcoshifted = PERIOD TIMEGRP &quot;U1_dcoshifted&quot; TS_dco_p PHASE 0.641025641
        ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1/dout_a_7 (SLICE_X7Y65.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.503</twSlack><twSrc BELType="FF">U1/dat_q1_a_3</twSrc><twDest BELType="FF">U1/dout_a_7</twDest><twTotPathDel>0.541</twTotPathDel><twClkSkew dest = "0.830" src = "0.792">-0.038</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>U1/dat_q1_a_3</twSrc><twDest BELType='FF'>U1/dout_a_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X5Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.205">U1/dco</twSrcClk><twPathDel><twSite>SLICE_X5Y64.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.313</twDelInfo><twComp>U1/dat_q1_a&lt;3&gt;</twComp><twBEL>U1/dat_q1_a_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y65.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.307</twDelInfo><twComp>U1/dat_q1_a&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y65.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.079</twDelInfo><twComp>U1/dout_a&lt;7&gt;</twComp><twBEL>U1/dout_a_7</twBEL></twPathDel><twLogDel>0.234</twLogDel><twRouteDel>0.307</twRouteDel><twTotDel>0.541</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.205">U1/dco</twDestClk><twPctLog>43.3</twPctLog><twPctRoute>56.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1/dat_q1_h_4 (SLICE_X10Y74.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.533</twSlack><twSrc BELType="FF">U1/dat_q1_h_3</twSrc><twDest BELType="FF">U1/dat_q1_h_4</twDest><twTotPathDel>0.544</twTotPathDel><twClkSkew dest = "0.704" src = "0.693">-0.011</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U1/dat_q1_h_3</twSrc><twDest BELType='FF'>U1/dat_q1_h_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X13Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.205">U1/dco</twSrcClk><twPathDel><twSite>SLICE_X13Y74.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.313</twDelInfo><twComp>U1/dat_q1_h&lt;3&gt;</twComp><twBEL>U1/dat_q1_h_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y74.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.312</twDelInfo><twComp>U1/dat_q1_h&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y74.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.081</twDelInfo><twComp>U1/dat_q1_h&lt;5&gt;</twComp><twBEL>U1/dat_q1_h_4</twBEL></twPathDel><twLogDel>0.232</twLogDel><twRouteDel>0.312</twRouteDel><twTotDel>0.544</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.205">U1/dco</twDestClk><twPctLog>42.6</twPctLog><twPctRoute>57.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1/dout_a_9 (SLICE_X0Y72.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.538</twSlack><twSrc BELType="FF">U1/dat_q1_a_4</twSrc><twDest BELType="FF">U1/dout_a_9</twDest><twTotPathDel>0.538</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>U1/dat_q1_a_4</twSrc><twDest BELType='FF'>U1/dout_a_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X1Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.205">U1/dco</twSrcClk><twPathDel><twSite>SLICE_X1Y72.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.313</twDelInfo><twComp>U1/dat_q1_a&lt;5&gt;</twComp><twBEL>U1/dat_q1_a_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y72.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.307</twDelInfo><twComp>U1/dat_q1_a&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y72.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.082</twDelInfo><twComp>U1/dout_a&lt;9&gt;</twComp><twBEL>U1/dout_a_9</twBEL></twPathDel><twLogDel>0.231</twLogDel><twRouteDel>0.307</twRouteDel><twTotDel>0.538</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.205">U1/dco</twDestClk><twPctLog>42.9</twPctLog><twPctRoute>57.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="57"><twPinLimitBanner>Component Switching Limit Checks: TS_U1_dcoshifted = PERIOD TIMEGRP &quot;U1_dcoshifted&quot; TS_dco_p PHASE 0.641025641
        ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="58" type="MINLOWPULSE" name="Tcl" slack="1.506" period="2.564" constraintValue="1.282" deviceLimit="0.529" physResource="U1/count&lt;0&gt;/CLK" logResource="U1/count_0/CK" locationPin="SLICE_X2Y72.CLK" clockNet="U1/dco"/><twPinLimit anchorID="59" type="MINLOWPULSE" name="Tcl" slack="1.506" period="2.564" constraintValue="1.282" deviceLimit="0.529" physResource="U1/count&lt;0&gt;/CLK" logResource="U1/count_1/CK" locationPin="SLICE_X2Y72.CLK" clockNet="U1/dco"/><twPinLimit anchorID="60" type="MINLOWPULSE" name="Tcl" slack="1.506" period="2.564" constraintValue="1.282" deviceLimit="0.529" physResource="U1/count&lt;2&gt;/CLK" logResource="U1/count_2/CK" locationPin="SLICE_X2Y73.CLK" clockNet="U1/dco"/></twPinLimitRpt></twConst><twConst anchorID="61" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_U1_clk0f = PERIOD TIMEGRP &quot;U1_clk0f&quot; TS_fco_p HIGH 50%;</twConstName><twItemCnt>4848</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1080</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.267</twMinPer></twConstHead><twPathRptBanner iPaths="15" iCriticalPaths="0" sType="EndPoint">Paths for end point U2/F1/U07/wr_addr_12 (SLICE_X34Y46.CE), 15 paths
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.117</twSlack><twSrc BELType="FF">U2/F1/U07/wr_addr_3</twSrc><twDest BELType="FF">U2/F1/U07/wr_addr_12</twDest><twTotPathDel>6.197</twTotPathDel><twClkSkew dest = "0.116" src = "0.126">0.010</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U2/F1/U07/wr_addr_3</twSrc><twDest BELType='FF'>U2/F1/U07/wr_addr_12</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X34Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">data_clk</twSrcClk><twPathDel><twSite>SLICE_X34Y41.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>U2/F1/U07/wr_addr&lt;2&gt;</twComp><twBEL>U2/F1/U07/wr_addr_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y37.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.106</twDelInfo><twComp>U2/F1/U07/wr_addr&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y37.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>U2/F1/U07/full_and000023</twComp><twBEL>U2/F1/U07/full_and000023</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y43.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>U2/F1/U07/full_and000023</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y43.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>U2/F1/U07/full</twComp><twBEL>U2/F1/U07/full_and000033</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y25.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.452</twDelInfo><twComp>U2/F1/U07/full_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y25.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>U2/F1/U08/wr_addr_and0000</twComp><twBEL>U2/F1/U07/wr_addr_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y46.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.630</twDelInfo><twComp>U2/F1/U07/wr_addr_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y46.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>U2/F1/U07/wr_addr&lt;12&gt;</twComp><twBEL>U2/F1/U07/wr_addr_12</twBEL></twPathDel><twLogDel>1.496</twLogDel><twRouteDel>4.701</twRouteDel><twTotDel>6.197</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">data_clk</twDestClk><twPctLog>24.1</twPctLog><twPctRoute>75.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.383</twSlack><twSrc BELType="FF">U2/F1/U07/wr_addr_12</twSrc><twDest BELType="FF">U2/F1/U07/wr_addr_12</twDest><twTotPathDel>5.941</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U2/F1/U07/wr_addr_12</twSrc><twDest BELType='FF'>U2/F1/U07/wr_addr_12</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X34Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">data_clk</twSrcClk><twPathDel><twSite>SLICE_X34Y46.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>U2/F1/U07/wr_addr&lt;12&gt;</twComp><twBEL>U2/F1/U07/wr_addr_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y37.F3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>U2/F1/U07/wr_addr&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y37.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>U2/F1/U07/full_and000023</twComp><twBEL>U2/F1/U07/full_and000023</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y43.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>U2/F1/U07/full_and000023</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y43.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>U2/F1/U07/full</twComp><twBEL>U2/F1/U07/full_and000033</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y25.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.452</twDelInfo><twComp>U2/F1/U07/full_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y25.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>U2/F1/U08/wr_addr_and0000</twComp><twBEL>U2/F1/U07/wr_addr_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y46.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.630</twDelInfo><twComp>U2/F1/U07/wr_addr_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y46.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>U2/F1/U07/wr_addr&lt;12&gt;</twComp><twBEL>U2/F1/U07/wr_addr_12</twBEL></twPathDel><twLogDel>1.496</twLogDel><twRouteDel>4.445</twRouteDel><twTotDel>5.941</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">data_clk</twDestClk><twPctLog>25.2</twPctLog><twPctRoute>74.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.478</twSlack><twSrc BELType="FF">U2/F1/U07/wr_addr_13</twSrc><twDest BELType="FF">U2/F1/U07/wr_addr_12</twDest><twTotPathDel>5.846</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U2/F1/U07/wr_addr_13</twSrc><twDest BELType='FF'>U2/F1/U07/wr_addr_12</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X34Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">data_clk</twSrcClk><twPathDel><twSite>SLICE_X34Y46.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>U2/F1/U07/wr_addr&lt;12&gt;</twComp><twBEL>U2/F1/U07/wr_addr_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y43.G2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.718</twDelInfo><twComp>U2/F1/U07/wr_addr&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y43.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>U2/F1/U07/full</twComp><twBEL>U2/F1/U07/full_and00002</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y43.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.550</twDelInfo><twComp>U2/F1/U07/full_and00002/O</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y43.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>U2/F1/U07/full</twComp><twBEL>U2/F1/U07/full_and000033</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y25.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.452</twDelInfo><twComp>U2/F1/U07/full_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y25.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>U2/F1/U08/wr_addr_and0000</twComp><twBEL>U2/F1/U07/wr_addr_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y46.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.630</twDelInfo><twComp>U2/F1/U07/wr_addr_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y46.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>U2/F1/U07/wr_addr&lt;12&gt;</twComp><twBEL>U2/F1/U07/wr_addr_12</twBEL></twPathDel><twLogDel>1.496</twLogDel><twRouteDel>4.350</twRouteDel><twTotDel>5.846</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">data_clk</twDestClk><twPctLog>25.6</twPctLog><twPctRoute>74.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="15" iCriticalPaths="0" sType="EndPoint">Paths for end point U2/F1/U07/wr_addr_13 (SLICE_X34Y46.CE), 15 paths
</twPathRptBanner><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.117</twSlack><twSrc BELType="FF">U2/F1/U07/wr_addr_3</twSrc><twDest BELType="FF">U2/F1/U07/wr_addr_13</twDest><twTotPathDel>6.197</twTotPathDel><twClkSkew dest = "0.116" src = "0.126">0.010</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U2/F1/U07/wr_addr_3</twSrc><twDest BELType='FF'>U2/F1/U07/wr_addr_13</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X34Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">data_clk</twSrcClk><twPathDel><twSite>SLICE_X34Y41.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>U2/F1/U07/wr_addr&lt;2&gt;</twComp><twBEL>U2/F1/U07/wr_addr_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y37.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.106</twDelInfo><twComp>U2/F1/U07/wr_addr&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y37.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>U2/F1/U07/full_and000023</twComp><twBEL>U2/F1/U07/full_and000023</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y43.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>U2/F1/U07/full_and000023</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y43.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>U2/F1/U07/full</twComp><twBEL>U2/F1/U07/full_and000033</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y25.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.452</twDelInfo><twComp>U2/F1/U07/full_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y25.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>U2/F1/U08/wr_addr_and0000</twComp><twBEL>U2/F1/U07/wr_addr_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y46.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.630</twDelInfo><twComp>U2/F1/U07/wr_addr_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y46.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>U2/F1/U07/wr_addr&lt;12&gt;</twComp><twBEL>U2/F1/U07/wr_addr_13</twBEL></twPathDel><twLogDel>1.496</twLogDel><twRouteDel>4.701</twRouteDel><twTotDel>6.197</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">data_clk</twDestClk><twPctLog>24.1</twPctLog><twPctRoute>75.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.383</twSlack><twSrc BELType="FF">U2/F1/U07/wr_addr_12</twSrc><twDest BELType="FF">U2/F1/U07/wr_addr_13</twDest><twTotPathDel>5.941</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U2/F1/U07/wr_addr_12</twSrc><twDest BELType='FF'>U2/F1/U07/wr_addr_13</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X34Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">data_clk</twSrcClk><twPathDel><twSite>SLICE_X34Y46.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>U2/F1/U07/wr_addr&lt;12&gt;</twComp><twBEL>U2/F1/U07/wr_addr_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y37.F3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>U2/F1/U07/wr_addr&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y37.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>U2/F1/U07/full_and000023</twComp><twBEL>U2/F1/U07/full_and000023</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y43.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>U2/F1/U07/full_and000023</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y43.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>U2/F1/U07/full</twComp><twBEL>U2/F1/U07/full_and000033</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y25.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.452</twDelInfo><twComp>U2/F1/U07/full_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y25.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>U2/F1/U08/wr_addr_and0000</twComp><twBEL>U2/F1/U07/wr_addr_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y46.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.630</twDelInfo><twComp>U2/F1/U07/wr_addr_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y46.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>U2/F1/U07/wr_addr&lt;12&gt;</twComp><twBEL>U2/F1/U07/wr_addr_13</twBEL></twPathDel><twLogDel>1.496</twLogDel><twRouteDel>4.445</twRouteDel><twTotDel>5.941</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">data_clk</twDestClk><twPctLog>25.2</twPctLog><twPctRoute>74.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.478</twSlack><twSrc BELType="FF">U2/F1/U07/wr_addr_13</twSrc><twDest BELType="FF">U2/F1/U07/wr_addr_13</twDest><twTotPathDel>5.846</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U2/F1/U07/wr_addr_13</twSrc><twDest BELType='FF'>U2/F1/U07/wr_addr_13</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X34Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">data_clk</twSrcClk><twPathDel><twSite>SLICE_X34Y46.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>U2/F1/U07/wr_addr&lt;12&gt;</twComp><twBEL>U2/F1/U07/wr_addr_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y43.G2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.718</twDelInfo><twComp>U2/F1/U07/wr_addr&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y43.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>U2/F1/U07/full</twComp><twBEL>U2/F1/U07/full_and00002</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y43.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.550</twDelInfo><twComp>U2/F1/U07/full_and00002/O</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y43.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>U2/F1/U07/full</twComp><twBEL>U2/F1/U07/full_and000033</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y25.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.452</twDelInfo><twComp>U2/F1/U07/full_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y25.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>U2/F1/U08/wr_addr_and0000</twComp><twBEL>U2/F1/U07/wr_addr_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y46.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.630</twDelInfo><twComp>U2/F1/U07/wr_addr_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y46.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>U2/F1/U07/wr_addr&lt;12&gt;</twComp><twBEL>U2/F1/U07/wr_addr_13</twBEL></twPathDel><twLogDel>1.496</twLogDel><twRouteDel>4.350</twRouteDel><twTotDel>5.846</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">data_clk</twDestClk><twPctLog>25.6</twPctLog><twPctRoute>74.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="15" iCriticalPaths="0" sType="EndPoint">Paths for end point U2/F1/U07/wr_addr_14 (SLICE_X34Y47.CE), 15 paths
</twPathRptBanner><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.117</twSlack><twSrc BELType="FF">U2/F1/U07/wr_addr_3</twSrc><twDest BELType="FF">U2/F1/U07/wr_addr_14</twDest><twTotPathDel>6.197</twTotPathDel><twClkSkew dest = "0.116" src = "0.126">0.010</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U2/F1/U07/wr_addr_3</twSrc><twDest BELType='FF'>U2/F1/U07/wr_addr_14</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X34Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">data_clk</twSrcClk><twPathDel><twSite>SLICE_X34Y41.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>U2/F1/U07/wr_addr&lt;2&gt;</twComp><twBEL>U2/F1/U07/wr_addr_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y37.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.106</twDelInfo><twComp>U2/F1/U07/wr_addr&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y37.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>U2/F1/U07/full_and000023</twComp><twBEL>U2/F1/U07/full_and000023</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y43.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>U2/F1/U07/full_and000023</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y43.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>U2/F1/U07/full</twComp><twBEL>U2/F1/U07/full_and000033</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y25.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.452</twDelInfo><twComp>U2/F1/U07/full_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y25.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>U2/F1/U08/wr_addr_and0000</twComp><twBEL>U2/F1/U07/wr_addr_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y47.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.630</twDelInfo><twComp>U2/F1/U07/wr_addr_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y47.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>U2/F1/U07/wr_addr&lt;14&gt;</twComp><twBEL>U2/F1/U07/wr_addr_14</twBEL></twPathDel><twLogDel>1.496</twLogDel><twRouteDel>4.701</twRouteDel><twTotDel>6.197</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">data_clk</twDestClk><twPctLog>24.1</twPctLog><twPctRoute>75.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.383</twSlack><twSrc BELType="FF">U2/F1/U07/wr_addr_12</twSrc><twDest BELType="FF">U2/F1/U07/wr_addr_14</twDest><twTotPathDel>5.941</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U2/F1/U07/wr_addr_12</twSrc><twDest BELType='FF'>U2/F1/U07/wr_addr_14</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X34Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">data_clk</twSrcClk><twPathDel><twSite>SLICE_X34Y46.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>U2/F1/U07/wr_addr&lt;12&gt;</twComp><twBEL>U2/F1/U07/wr_addr_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y37.F3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>U2/F1/U07/wr_addr&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y37.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>U2/F1/U07/full_and000023</twComp><twBEL>U2/F1/U07/full_and000023</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y43.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>U2/F1/U07/full_and000023</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y43.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>U2/F1/U07/full</twComp><twBEL>U2/F1/U07/full_and000033</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y25.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.452</twDelInfo><twComp>U2/F1/U07/full_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y25.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>U2/F1/U08/wr_addr_and0000</twComp><twBEL>U2/F1/U07/wr_addr_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y47.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.630</twDelInfo><twComp>U2/F1/U07/wr_addr_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y47.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>U2/F1/U07/wr_addr&lt;14&gt;</twComp><twBEL>U2/F1/U07/wr_addr_14</twBEL></twPathDel><twLogDel>1.496</twLogDel><twRouteDel>4.445</twRouteDel><twTotDel>5.941</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">data_clk</twDestClk><twPctLog>25.2</twPctLog><twPctRoute>74.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.478</twSlack><twSrc BELType="FF">U2/F1/U07/wr_addr_13</twSrc><twDest BELType="FF">U2/F1/U07/wr_addr_14</twDest><twTotPathDel>5.846</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U2/F1/U07/wr_addr_13</twSrc><twDest BELType='FF'>U2/F1/U07/wr_addr_14</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X34Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">data_clk</twSrcClk><twPathDel><twSite>SLICE_X34Y46.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>U2/F1/U07/wr_addr&lt;12&gt;</twComp><twBEL>U2/F1/U07/wr_addr_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y43.G2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.718</twDelInfo><twComp>U2/F1/U07/wr_addr&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y43.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>U2/F1/U07/full</twComp><twBEL>U2/F1/U07/full_and00002</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y43.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.550</twDelInfo><twComp>U2/F1/U07/full_and00002/O</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y43.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>U2/F1/U07/full</twComp><twBEL>U2/F1/U07/full_and000033</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y25.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.452</twDelInfo><twComp>U2/F1/U07/full_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y25.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>U2/F1/U08/wr_addr_and0000</twComp><twBEL>U2/F1/U07/wr_addr_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y47.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.630</twDelInfo><twComp>U2/F1/U07/wr_addr_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y47.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>U2/F1/U07/wr_addr&lt;14&gt;</twComp><twBEL>U2/F1/U07/wr_addr_14</twBEL></twPathDel><twLogDel>1.496</twLogDel><twRouteDel>4.350</twRouteDel><twTotDel>5.846</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">data_clk</twDestClk><twPctLog>25.6</twPctLog><twPctRoute>74.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_U1_clk0f = PERIOD TIMEGRP &quot;U1_clk0f&quot; TS_fco_p HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U2/F1/U10/RAMB16_U2 (RAMB16_X2Y8.ADDRA1), 1 path
</twPathRptBanner><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.389</twSlack><twSrc BELType="FF">U2/F1/U10/wr_addr_1</twSrc><twDest BELType="RAM">U2/F1/U10/RAMB16_U2</twDest><twTotPathDel>0.355</twTotPathDel><twClkSkew dest = "0.686" src = "0.720">0.034</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>U2/F1/U10/wr_addr_1</twSrc><twDest BELType='RAM'>U2/F1/U10/RAMB16_U2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X40Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">data_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y64.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.331</twDelInfo><twComp>U2/F1/U10/wr_addr&lt;0&gt;</twComp><twBEL>U2/F1/U10/wr_addr_1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y8.ADDRA1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.346</twDelInfo><twComp>U2/F1/U10/wr_addr&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X2Y8.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.322</twDelInfo><twComp>U2/F1/U10/RAMB16_U2</twComp><twBEL>U2/F1/U10/RAMB16_U2</twBEL></twPathDel><twLogDel>0.009</twLogDel><twRouteDel>0.346</twRouteDel><twTotDel>0.355</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">data_clk</twDestClk><twPctLog>2.5</twPctLog><twPctRoute>97.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U2/F1/U10/RAMB16_U2 (RAMB16_X2Y8.ADDRA2), 1 path
</twPathRptBanner><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.389</twSlack><twSrc BELType="FF">U2/F1/U10/wr_addr_2</twSrc><twDest BELType="RAM">U2/F1/U10/RAMB16_U2</twDest><twTotPathDel>0.355</twTotPathDel><twClkSkew dest = "0.686" src = "0.720">0.034</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>U2/F1/U10/wr_addr_2</twSrc><twDest BELType='RAM'>U2/F1/U10/RAMB16_U2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X40Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">data_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y65.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.331</twDelInfo><twComp>U2/F1/U10/wr_addr&lt;2&gt;</twComp><twBEL>U2/F1/U10/wr_addr_2</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y8.ADDRA2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.346</twDelInfo><twComp>U2/F1/U10/wr_addr&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X2Y8.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.322</twDelInfo><twComp>U2/F1/U10/RAMB16_U2</twComp><twBEL>U2/F1/U10/RAMB16_U2</twBEL></twPathDel><twLogDel>0.009</twLogDel><twRouteDel>0.346</twRouteDel><twTotDel>0.355</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">data_clk</twDestClk><twPctLog>2.5</twPctLog><twPctRoute>97.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U2/F1/U10/RAMB16_U2 (RAMB16_X2Y8.ADDRA6), 1 path
</twPathRptBanner><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.393</twSlack><twSrc BELType="FF">U2/F1/U10/wr_addr_6</twSrc><twDest BELType="RAM">U2/F1/U10/RAMB16_U2</twDest><twTotPathDel>0.361</twTotPathDel><twClkSkew dest = "0.686" src = "0.718">0.032</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>U2/F1/U10/wr_addr_6</twSrc><twDest BELType='RAM'>U2/F1/U10/RAMB16_U2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X40Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">data_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y67.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.331</twDelInfo><twComp>U2/F1/U10/wr_addr&lt;6&gt;</twComp><twBEL>U2/F1/U10/wr_addr_6</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y8.ADDRA6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.352</twDelInfo><twComp>U2/F1/U10/wr_addr&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X2Y8.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.322</twDelInfo><twComp>U2/F1/U10/RAMB16_U2</twComp><twBEL>U2/F1/U10/RAMB16_U2</twBEL></twPathDel><twLogDel>0.009</twLogDel><twRouteDel>0.352</twRouteDel><twTotDel>0.361</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">data_clk</twDestClk><twPctLog>2.5</twPctLog><twPctRoute>97.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="86"><twPinLimitBanner>Component Switching Limit Checks: TS_U1_clk0f = PERIOD TIMEGRP &quot;U1_clk0f&quot; TS_fco_p HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="87" type="MINPERIOD" name="Trper_CLKA" slack="12.884" period="15.384" constraintValue="15.384" deviceLimit="2.500" freqLimit="400.000" physResource="U2/F1/U00/RAMB16_U1/CLKA" logResource="U2/F1/U00/RAMB16_U1/CLKA" locationPin="RAMB16_X1Y12.CLKA" clockNet="data_clk"/><twPinLimit anchorID="88" type="MINPERIOD" name="Trper_CLKA" slack="12.884" period="15.384" constraintValue="15.384" deviceLimit="2.500" freqLimit="400.000" physResource="U2/F1/U00/RAMB16_U2/CLKA" logResource="U2/F1/U00/RAMB16_U2/CLKA" locationPin="RAMB16_X1Y11.CLKA" clockNet="data_clk"/><twPinLimit anchorID="89" type="MINPERIOD" name="Trper_CLKA" slack="12.884" period="15.384" constraintValue="15.384" deviceLimit="2.500" freqLimit="400.000" physResource="U2/F1/U01/RAMB16_U1/CLKA" logResource="U2/F1/U01/RAMB16_U1/CLKA" locationPin="RAMB16_X0Y10.CLKA" clockNet="data_clk"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="90"><twConstRollup name="TS_dco_p" fullName="TS_dco_p = PERIOD TIMEGRP &quot;dco_p&quot; 390 MHz HIGH 50%;" type="origin" depth="0" requirement="2.564" prefType="period" actual="2.499" actualRollup="3.026" errors="0" errorRollup="1" items="0" itemsRollup="568"/><twConstRollup name="TS_U1_dcoshifted" fullName="TS_U1_dcoshifted = PERIOD TIMEGRP &quot;U1_dcoshifted&quot; TS_dco_p PHASE 0.641025641         ns HIGH 50%;" type="child" depth="1" requirement="2.564" prefType="period" actual="3.026" actualRollup="N/A" errors="1" errorRollup="0" items="568" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="2" anchorID="91"><twConstRollup name="TS_fco_p" fullName="TS_fco_p = PERIOD TIMEGRP &quot;fco_p&quot; 65 MHz HIGH 50%;" type="origin" depth="0" requirement="15.385" prefType="period" actual="6.666" actualRollup="6.267" errors="0" errorRollup="0" items="0" itemsRollup="4848"/><twConstRollup name="TS_U1_clk0f" fullName="TS_U1_clk0f = PERIOD TIMEGRP &quot;U1_clk0f&quot; TS_fco_p HIGH 50%;" type="child" depth="1" requirement="15.385" prefType="period" actual="6.267" actualRollup="N/A" errors="0" errorRollup="0" items="4848" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="92">1</twUnmetConstCnt><twDataSheet anchorID="93" twNameLen="15"><twClk2SUList anchorID="94" twDestWidth="5"><twDest>dco_n</twDest><twClk2SU><twSrc>dco_n</twSrc><twRiseRise>3.026</twRiseRise></twClk2SU><twClk2SU><twSrc>dco_p</twSrc><twRiseRise>3.026</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="95" twDestWidth="5"><twDest>dco_p</twDest><twClk2SU><twSrc>dco_n</twSrc><twRiseRise>3.026</twRiseRise></twClk2SU><twClk2SU><twSrc>dco_p</twSrc><twRiseRise>3.026</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="96" twDestWidth="5"><twDest>fco_n</twDest><twClk2SU><twSrc>fco_n</twSrc><twRiseRise>6.267</twRiseRise></twClk2SU><twClk2SU><twSrc>fco_p</twSrc><twRiseRise>6.267</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="97" twDestWidth="5"><twDest>fco_p</twDest><twClk2SU><twSrc>fco_n</twSrc><twRiseRise>6.267</twRiseRise></twClk2SU><twClk2SU><twSrc>fco_p</twSrc><twRiseRise>6.267</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="98" twDestWidth="7"><twDest>sclk_in</twDest><twClk2SU><twSrc>sclk_in</twSrc><twRiseRise>2.564</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="99"><twErrCnt>1</twErrCnt><twScore>462</twScore><twSetupScore>462</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>5450</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>1816</twConnCnt></twConstCov><twStats anchorID="100"><twMinPer>6.666</twMinPer><twFootnote number="1" /><twMaxFreq>150.015</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Fri Nov 16 15:36:15 2018 </twTimestamp></twFoot><twClientInfo anchorID="101"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 193 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
