Vesta static timing analysis, pin-to-register and register-to-pin minimum timing

Top 4 minimum delay paths:
Path input pin clk to DFFSR_2/CLK delay 21.6 ps
      0.0 ps  clk:   -> DFFSR_2/CLK

   hold at destination = 21.6

Path input pin clk to DFFSR_1/CLK delay 21.6 ps
      0.0 ps  clk:   -> DFFSR_1/CLK

   hold at destination = 21.6

Path input pin rst to DFFSR_2/R delay 170.17 ps
      0.0 ps  rst:           -> INVX1_2/A
    151.3 ps  _1_: INVX1_2/Y -> DFFSR_2/R

   hold at destination = 18.8508

Path input pin rst to DFFSR_1/R delay 170.17 ps
      0.0 ps  rst:           -> INVX1_2/A
    151.3 ps  _1_: INVX1_2/Y -> DFFSR_1/R

   hold at destination = 18.8508

-----------------------------------------

