Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Jul  2 16:00:38 2025
| Host         : DESKTOP-K4298A2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    18          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (18)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (36)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (18)
-------------------------
 There are 18 register/latch pins with no clock driven by root clock pin: u_tick_generator/tick_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (36)
-------------------------------------------------
 There are 36 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.576        0.000                      0                   18        0.402        0.000                      0                   18        4.500        0.000                       0                    19  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.576        0.000                      0                   18        0.402        0.000                      0                   18        4.500        0.000                       0                    19  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.576ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.402ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.576ns  (required time - arrival time)
  Source:                 u_tick_generator/r_tick_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick_generator/r_tick_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.446ns  (logic 1.963ns (56.964%)  route 1.483ns (43.036%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.633     5.154    u_tick_generator/clk_IBUF_BUFG
    SLICE_X2Y35          FDCE                                         r  u_tick_generator/r_tick_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDCE (Prop_fdce_C_Q)         0.518     5.672 r  u_tick_generator/r_tick_counter_reg[0]/Q
                         net (fo=3, routed)           0.637     6.310    u_tick_generator/r_tick_counter[0]
    SLICE_X3Y34          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.890 r  u_tick_generator/r_tick_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.890    u_tick_generator/r_tick_counter0_carry_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.004 r  u_tick_generator/r_tick_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.004    u_tick_generator/r_tick_counter0_carry__0_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.118 r  u_tick_generator/r_tick_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.118    u_tick_generator/r_tick_counter0_carry__1_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.452 r  u_tick_generator/r_tick_counter0_carry__2/O[1]
                         net (fo=1, routed)           0.846     8.297    u_tick_generator/data0[14]
    SLICE_X2Y37          LUT5 (Prop_lut5_I4_O)        0.303     8.600 r  u_tick_generator/r_tick_counter[14]_i_1/O
                         net (fo=1, routed)           0.000     8.600    u_tick_generator/r_tick_counter_0[14]
    SLICE_X2Y37          FDCE                                         r  u_tick_generator/r_tick_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.515    14.856    u_tick_generator/clk_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  u_tick_generator/r_tick_counter_reg[14]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X2Y37          FDCE (Setup_fdce_C_D)        0.081    15.176    u_tick_generator/r_tick_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                          -8.600    
  -------------------------------------------------------------------
                         slack                                  6.576    

Slack (MET) :             6.668ns  (required time - arrival time)
  Source:                 u_tick_generator/r_tick_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick_generator/r_tick_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.352ns  (logic 1.867ns (55.702%)  route 1.485ns (44.298%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.633     5.154    u_tick_generator/clk_IBUF_BUFG
    SLICE_X2Y35          FDCE                                         r  u_tick_generator/r_tick_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDCE (Prop_fdce_C_Q)         0.518     5.672 r  u_tick_generator/r_tick_counter_reg[0]/Q
                         net (fo=3, routed)           0.637     6.310    u_tick_generator/r_tick_counter[0]
    SLICE_X3Y34          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.890 r  u_tick_generator/r_tick_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.890    u_tick_generator/r_tick_counter0_carry_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.004 r  u_tick_generator/r_tick_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.004    u_tick_generator/r_tick_counter0_carry__0_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.118 r  u_tick_generator/r_tick_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.118    u_tick_generator/r_tick_counter0_carry__1_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.357 r  u_tick_generator/r_tick_counter0_carry__2/O[2]
                         net (fo=1, routed)           0.847     8.204    u_tick_generator/data0[15]
    SLICE_X2Y37          LUT5 (Prop_lut5_I4_O)        0.302     8.506 r  u_tick_generator/r_tick_counter[15]_i_1/O
                         net (fo=1, routed)           0.000     8.506    u_tick_generator/r_tick_counter_0[15]
    SLICE_X2Y37          FDCE                                         r  u_tick_generator/r_tick_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.515    14.856    u_tick_generator/clk_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  u_tick_generator/r_tick_counter_reg[15]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X2Y37          FDCE (Setup_fdce_C_D)        0.079    15.174    u_tick_generator/r_tick_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                          -8.506    
  -------------------------------------------------------------------
                         slack                                  6.668    

Slack (MET) :             6.719ns  (required time - arrival time)
  Source:                 u_tick_generator/r_tick_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick_generator/r_tick_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.301ns  (logic 1.945ns (58.926%)  route 1.356ns (41.074%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.633     5.154    u_tick_generator/clk_IBUF_BUFG
    SLICE_X2Y35          FDCE                                         r  u_tick_generator/r_tick_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDCE (Prop_fdce_C_Q)         0.518     5.672 r  u_tick_generator/r_tick_counter_reg[0]/Q
                         net (fo=3, routed)           0.637     6.310    u_tick_generator/r_tick_counter[0]
    SLICE_X3Y34          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.890 r  u_tick_generator/r_tick_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.890    u_tick_generator/r_tick_counter0_carry_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.004 r  u_tick_generator/r_tick_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.004    u_tick_generator/r_tick_counter0_carry__0_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.118 r  u_tick_generator/r_tick_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.118    u_tick_generator/r_tick_counter0_carry__1_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.431 r  u_tick_generator/r_tick_counter0_carry__2/O[3]
                         net (fo=1, routed)           0.718     8.149    u_tick_generator/data0[16]
    SLICE_X2Y37          LUT5 (Prop_lut5_I4_O)        0.306     8.455 r  u_tick_generator/r_tick_counter[16]_i_1/O
                         net (fo=1, routed)           0.000     8.455    u_tick_generator/r_tick_counter_0[16]
    SLICE_X2Y37          FDCE                                         r  u_tick_generator/r_tick_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.515    14.856    u_tick_generator/clk_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  u_tick_generator/r_tick_counter_reg[16]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X2Y37          FDCE (Setup_fdce_C_D)        0.079    15.174    u_tick_generator/r_tick_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                          -8.455    
  -------------------------------------------------------------------
                         slack                                  6.719    

Slack (MET) :             6.896ns  (required time - arrival time)
  Source:                 u_tick_generator/r_tick_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick_generator/r_tick_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.125ns  (logic 1.831ns (58.601%)  route 1.294ns (41.399%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.633     5.154    u_tick_generator/clk_IBUF_BUFG
    SLICE_X2Y35          FDCE                                         r  u_tick_generator/r_tick_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDCE (Prop_fdce_C_Q)         0.518     5.672 r  u_tick_generator/r_tick_counter_reg[0]/Q
                         net (fo=3, routed)           0.637     6.310    u_tick_generator/r_tick_counter[0]
    SLICE_X3Y34          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.890 r  u_tick_generator/r_tick_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.890    u_tick_generator/r_tick_counter0_carry_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.004 r  u_tick_generator/r_tick_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.004    u_tick_generator/r_tick_counter0_carry__0_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.317 r  u_tick_generator/r_tick_counter0_carry__1/O[3]
                         net (fo=1, routed)           0.656     7.973    u_tick_generator/data0[12]
    SLICE_X2Y36          LUT5 (Prop_lut5_I4_O)        0.306     8.279 r  u_tick_generator/r_tick_counter[12]_i_1/O
                         net (fo=1, routed)           0.000     8.279    u_tick_generator/r_tick_counter_0[12]
    SLICE_X2Y36          FDCE                                         r  u_tick_generator/r_tick_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.514    14.855    u_tick_generator/clk_IBUF_BUFG
    SLICE_X2Y36          FDCE                                         r  u_tick_generator/r_tick_counter_reg[12]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X2Y36          FDCE (Setup_fdce_C_D)        0.081    15.175    u_tick_generator/r_tick_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                          -8.279    
  -------------------------------------------------------------------
                         slack                                  6.896    

Slack (MET) :             6.954ns  (required time - arrival time)
  Source:                 u_tick_generator/r_tick_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick_generator/r_tick_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.090ns  (logic 1.639ns (53.044%)  route 1.451ns (46.956%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.633     5.154    u_tick_generator/clk_IBUF_BUFG
    SLICE_X2Y35          FDCE                                         r  u_tick_generator/r_tick_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDCE (Prop_fdce_C_Q)         0.518     5.672 r  u_tick_generator/r_tick_counter_reg[0]/Q
                         net (fo=3, routed)           0.637     6.310    u_tick_generator/r_tick_counter[0]
    SLICE_X3Y34          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.890 r  u_tick_generator/r_tick_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.890    u_tick_generator/r_tick_counter0_carry_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.129 r  u_tick_generator/r_tick_counter0_carry__0/O[2]
                         net (fo=1, routed)           0.814     7.942    u_tick_generator/data0[7]
    SLICE_X2Y35          LUT5 (Prop_lut5_I4_O)        0.302     8.244 r  u_tick_generator/r_tick_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     8.244    u_tick_generator/r_tick_counter_0[7]
    SLICE_X2Y35          FDCE                                         r  u_tick_generator/r_tick_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.514    14.855    u_tick_generator/clk_IBUF_BUFG
    SLICE_X2Y35          FDCE                                         r  u_tick_generator/r_tick_counter_reg[7]/C
                         clock pessimism              0.299    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X2Y35          FDCE (Setup_fdce_C_D)        0.079    15.198    u_tick_generator/r_tick_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.198    
                         arrival time                          -8.244    
  -------------------------------------------------------------------
                         slack                                  6.954    

Slack (MET) :             6.990ns  (required time - arrival time)
  Source:                 u_tick_generator/r_tick_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick_generator/r_tick_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.029ns  (logic 1.733ns (57.219%)  route 1.296ns (42.781%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.633     5.154    u_tick_generator/clk_IBUF_BUFG
    SLICE_X2Y35          FDCE                                         r  u_tick_generator/r_tick_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDCE (Prop_fdce_C_Q)         0.518     5.672 r  u_tick_generator/r_tick_counter_reg[0]/Q
                         net (fo=3, routed)           0.637     6.310    u_tick_generator/r_tick_counter[0]
    SLICE_X3Y34          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.890 r  u_tick_generator/r_tick_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.890    u_tick_generator/r_tick_counter0_carry_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.004 r  u_tick_generator/r_tick_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.004    u_tick_generator/r_tick_counter0_carry__0_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.226 r  u_tick_generator/r_tick_counter0_carry__1/O[0]
                         net (fo=1, routed)           0.658     7.884    u_tick_generator/data0[9]
    SLICE_X2Y36          LUT5 (Prop_lut5_I4_O)        0.299     8.183 r  u_tick_generator/r_tick_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     8.183    u_tick_generator/r_tick_counter_0[9]
    SLICE_X2Y36          FDCE                                         r  u_tick_generator/r_tick_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.514    14.855    u_tick_generator/clk_IBUF_BUFG
    SLICE_X2Y36          FDCE                                         r  u_tick_generator/r_tick_counter_reg[9]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X2Y36          FDCE (Setup_fdce_C_D)        0.079    15.173    u_tick_generator/r_tick_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.173    
                         arrival time                          -8.183    
  -------------------------------------------------------------------
                         slack                                  6.990    

Slack (MET) :             7.016ns  (required time - arrival time)
  Source:                 u_tick_generator/r_tick_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick_generator/r_tick_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.936ns  (logic 0.766ns (26.094%)  route 2.170ns (73.906%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.634     5.155    u_tick_generator/clk_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  u_tick_generator/r_tick_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDCE (Prop_fdce_C_Q)         0.518     5.673 f  u_tick_generator/r_tick_counter_reg[15]/Q
                         net (fo=2, routed)           1.003     6.676    u_tick_generator/r_tick_counter[15]
    SLICE_X2Y35          LUT5 (Prop_lut5_I1_O)        0.124     6.800 r  u_tick_generator/r_tick_counter[16]_i_3/O
                         net (fo=17, routed)          1.167     7.967    u_tick_generator/r_tick_counter[16]_i_3_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I1_O)        0.124     8.091 r  u_tick_generator/r_tick_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     8.091    u_tick_generator/r_tick_counter_0[8]
    SLICE_X4Y35          FDCE                                         r  u_tick_generator/r_tick_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.512    14.853    u_tick_generator/clk_IBUF_BUFG
    SLICE_X4Y35          FDCE                                         r  u_tick_generator/r_tick_counter_reg[8]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X4Y35          FDCE (Setup_fdce_C_D)        0.029    15.107    u_tick_generator/r_tick_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                          -8.091    
  -------------------------------------------------------------------
                         slack                                  7.016    

Slack (MET) :             7.078ns  (required time - arrival time)
  Source:                 u_tick_generator/r_tick_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick_generator/r_tick_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 1.619ns (54.550%)  route 1.349ns (45.450%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.633     5.154    u_tick_generator/clk_IBUF_BUFG
    SLICE_X2Y35          FDCE                                         r  u_tick_generator/r_tick_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDCE (Prop_fdce_C_Q)         0.518     5.672 r  u_tick_generator/r_tick_counter_reg[0]/Q
                         net (fo=3, routed)           0.637     6.310    u_tick_generator/r_tick_counter[0]
    SLICE_X3Y34          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.890 r  u_tick_generator/r_tick_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.890    u_tick_generator/r_tick_counter0_carry_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.112 r  u_tick_generator/r_tick_counter0_carry__0/O[0]
                         net (fo=1, routed)           0.712     7.823    u_tick_generator/data0[5]
    SLICE_X2Y35          LUT5 (Prop_lut5_I4_O)        0.299     8.122 r  u_tick_generator/r_tick_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     8.122    u_tick_generator/r_tick_counter_0[5]
    SLICE_X2Y35          FDCE                                         r  u_tick_generator/r_tick_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.514    14.855    u_tick_generator/clk_IBUF_BUFG
    SLICE_X2Y35          FDCE                                         r  u_tick_generator/r_tick_counter_reg[5]/C
                         clock pessimism              0.299    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X2Y35          FDCE (Setup_fdce_C_D)        0.081    15.200    u_tick_generator/r_tick_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.200    
                         arrival time                          -8.122    
  -------------------------------------------------------------------
                         slack                                  7.078    

Slack (MET) :             7.087ns  (required time - arrival time)
  Source:                 u_tick_generator/r_tick_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick_generator/r_tick_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.865ns  (logic 0.766ns (26.740%)  route 2.099ns (73.260%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.634     5.155    u_tick_generator/clk_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  u_tick_generator/r_tick_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDCE (Prop_fdce_C_Q)         0.518     5.673 f  u_tick_generator/r_tick_counter_reg[15]/Q
                         net (fo=2, routed)           1.003     6.676    u_tick_generator/r_tick_counter[15]
    SLICE_X2Y35          LUT5 (Prop_lut5_I1_O)        0.124     6.800 r  u_tick_generator/r_tick_counter[16]_i_3/O
                         net (fo=17, routed)          1.096     7.896    u_tick_generator/r_tick_counter[16]_i_3_n_0
    SLICE_X4Y36          LUT5 (Prop_lut5_I1_O)        0.124     8.020 r  u_tick_generator/r_tick_counter[10]_i_1/O
                         net (fo=1, routed)           0.000     8.020    u_tick_generator/r_tick_counter_0[10]
    SLICE_X4Y36          FDCE                                         r  u_tick_generator/r_tick_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.512    14.853    u_tick_generator/clk_IBUF_BUFG
    SLICE_X4Y36          FDCE                                         r  u_tick_generator/r_tick_counter_reg[10]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X4Y36          FDCE (Setup_fdce_C_D)        0.029    15.107    u_tick_generator/r_tick_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                          -8.020    
  -------------------------------------------------------------------
                         slack                                  7.087    

Slack (MET) :             7.102ns  (required time - arrival time)
  Source:                 u_tick_generator/r_tick_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick_generator/r_tick_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.915ns  (logic 1.753ns (60.147%)  route 1.162ns (39.853%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.633     5.154    u_tick_generator/clk_IBUF_BUFG
    SLICE_X2Y35          FDCE                                         r  u_tick_generator/r_tick_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDCE (Prop_fdce_C_Q)         0.518     5.672 r  u_tick_generator/r_tick_counter_reg[0]/Q
                         net (fo=3, routed)           0.637     6.310    u_tick_generator/r_tick_counter[0]
    SLICE_X3Y34          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.890 r  u_tick_generator/r_tick_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.890    u_tick_generator/r_tick_counter0_carry_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.004 r  u_tick_generator/r_tick_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.004    u_tick_generator/r_tick_counter0_carry__0_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.243 r  u_tick_generator/r_tick_counter0_carry__1/O[2]
                         net (fo=1, routed)           0.524     7.767    u_tick_generator/data0[11]
    SLICE_X2Y36          LUT5 (Prop_lut5_I4_O)        0.302     8.069 r  u_tick_generator/r_tick_counter[11]_i_1/O
                         net (fo=1, routed)           0.000     8.069    u_tick_generator/r_tick_counter_0[11]
    SLICE_X2Y36          FDCE                                         r  u_tick_generator/r_tick_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.514    14.855    u_tick_generator/clk_IBUF_BUFG
    SLICE_X2Y36          FDCE                                         r  u_tick_generator/r_tick_counter_reg[11]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X2Y36          FDCE (Setup_fdce_C_D)        0.077    15.171    u_tick_generator/r_tick_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                          -8.069    
  -------------------------------------------------------------------
                         slack                                  7.102    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 u_tick_generator/r_tick_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick_generator/r_tick_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.208ns (38.851%)  route 0.327ns (61.149%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.591     1.474    u_tick_generator/clk_IBUF_BUFG
    SLICE_X2Y35          FDCE                                         r  u_tick_generator/r_tick_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDCE (Prop_fdce_C_Q)         0.164     1.638 f  u_tick_generator/r_tick_counter_reg[0]/Q
                         net (fo=3, routed)           0.327     1.966    u_tick_generator/r_tick_counter[0]
    SLICE_X2Y35          LUT1 (Prop_lut1_I0_O)        0.044     2.010 r  u_tick_generator/r_tick_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.010    u_tick_generator/r_tick_counter_0[0]
    SLICE_X2Y35          FDCE                                         r  u_tick_generator/r_tick_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.861     1.988    u_tick_generator/clk_IBUF_BUFG
    SLICE_X2Y35          FDCE                                         r  u_tick_generator/r_tick_counter_reg[0]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X2Y35          FDCE (Hold_fdce_C_D)         0.133     1.607    u_tick_generator/r_tick_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 u_tick_generator/r_tick_counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick_generator/r_tick_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.254ns (45.809%)  route 0.300ns (54.191%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.592     1.475    u_tick_generator/clk_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  u_tick_generator/r_tick_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDCE (Prop_fdce_C_Q)         0.164     1.639 r  u_tick_generator/r_tick_counter_reg[13]/Q
                         net (fo=2, routed)           0.120     1.759    u_tick_generator/r_tick_counter[13]
    SLICE_X2Y36          LUT4 (Prop_lut4_I3_O)        0.045     1.804 r  u_tick_generator/r_tick_counter[16]_i_4/O
                         net (fo=17, routed)          0.180     1.985    u_tick_generator/r_tick_counter[16]_i_4_n_0
    SLICE_X2Y35          LUT5 (Prop_lut5_I2_O)        0.045     2.030 r  u_tick_generator/r_tick_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     2.030    u_tick_generator/r_tick_counter_0[7]
    SLICE_X2Y35          FDCE                                         r  u_tick_generator/r_tick_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.861     1.988    u_tick_generator/clk_IBUF_BUFG
    SLICE_X2Y35          FDCE                                         r  u_tick_generator/r_tick_counter_reg[7]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X2Y35          FDCE (Hold_fdce_C_D)         0.121     1.610    u_tick_generator/r_tick_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 u_tick_generator/r_tick_counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick_generator/r_tick_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.254ns (45.600%)  route 0.303ns (54.400%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.592     1.475    u_tick_generator/clk_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  u_tick_generator/r_tick_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDCE (Prop_fdce_C_Q)         0.164     1.639 r  u_tick_generator/r_tick_counter_reg[13]/Q
                         net (fo=2, routed)           0.120     1.759    u_tick_generator/r_tick_counter[13]
    SLICE_X2Y36          LUT4 (Prop_lut4_I3_O)        0.045     1.804 r  u_tick_generator/r_tick_counter[16]_i_4/O
                         net (fo=17, routed)          0.183     1.987    u_tick_generator/r_tick_counter[16]_i_4_n_0
    SLICE_X2Y36          LUT5 (Prop_lut5_I2_O)        0.045     2.032 r  u_tick_generator/r_tick_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     2.032    u_tick_generator/r_tick_counter_0[9]
    SLICE_X2Y36          FDCE                                         r  u_tick_generator/r_tick_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.861     1.988    u_tick_generator/clk_IBUF_BUFG
    SLICE_X2Y36          FDCE                                         r  u_tick_generator/r_tick_counter_reg[9]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X2Y36          FDCE (Hold_fdce_C_D)         0.121     1.610    u_tick_generator/r_tick_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 u_tick_generator/r_tick_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick_generator/r_tick_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.254ns (45.378%)  route 0.306ns (54.622%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.591     1.474    u_tick_generator/clk_IBUF_BUFG
    SLICE_X2Y34          FDCE                                         r  u_tick_generator/r_tick_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDCE (Prop_fdce_C_Q)         0.164     1.638 f  u_tick_generator/r_tick_counter_reg[1]/Q
                         net (fo=2, routed)           0.154     1.792    u_tick_generator/r_tick_counter[1]
    SLICE_X2Y35          LUT5 (Prop_lut5_I4_O)        0.045     1.837 r  u_tick_generator/r_tick_counter[16]_i_3/O
                         net (fo=17, routed)          0.151     1.989    u_tick_generator/r_tick_counter[16]_i_3_n_0
    SLICE_X2Y35          LUT5 (Prop_lut5_I1_O)        0.045     2.034 r  u_tick_generator/r_tick_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     2.034    u_tick_generator/r_tick_counter_0[5]
    SLICE_X2Y35          FDCE                                         r  u_tick_generator/r_tick_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.861     1.988    u_tick_generator/clk_IBUF_BUFG
    SLICE_X2Y35          FDCE                                         r  u_tick_generator/r_tick_counter_reg[5]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X2Y35          FDCE (Hold_fdce_C_D)         0.121     1.610    u_tick_generator/r_tick_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 u_tick_generator/r_tick_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick_generator/r_tick_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.254ns (45.155%)  route 0.309ns (54.845%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.591     1.474    u_tick_generator/clk_IBUF_BUFG
    SLICE_X2Y36          FDCE                                         r  u_tick_generator/r_tick_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDCE (Prop_fdce_C_Q)         0.164     1.638 f  u_tick_generator/r_tick_counter_reg[9]/Q
                         net (fo=2, routed)           0.127     1.765    u_tick_generator/r_tick_counter[9]
    SLICE_X4Y35          LUT4 (Prop_lut4_I3_O)        0.045     1.810 r  u_tick_generator/r_tick_counter[16]_i_5/O
                         net (fo=17, routed)          0.182     1.992    u_tick_generator/r_tick_counter[16]_i_5_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I3_O)        0.045     2.037 r  u_tick_generator/r_tick_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     2.037    u_tick_generator/r_tick_counter_0[8]
    SLICE_X4Y35          FDCE                                         r  u_tick_generator/r_tick_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.859     1.986    u_tick_generator/clk_IBUF_BUFG
    SLICE_X4Y35          FDCE                                         r  u_tick_generator/r_tick_counter_reg[8]/C
                         clock pessimism             -0.478     1.508    
    SLICE_X4Y35          FDCE (Hold_fdce_C_D)         0.091     1.599    u_tick_generator/r_tick_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 u_tick_generator/r_tick_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick_generator/r_tick_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.254ns (43.577%)  route 0.329ns (56.423%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.591     1.474    u_tick_generator/clk_IBUF_BUFG
    SLICE_X2Y35          FDCE                                         r  u_tick_generator/r_tick_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDCE (Prop_fdce_C_Q)         0.164     1.638 r  u_tick_generator/r_tick_counter_reg[6]/Q
                         net (fo=2, routed)           0.148     1.786    u_tick_generator/r_tick_counter[6]
    SLICE_X2Y34          LUT4 (Prop_lut4_I2_O)        0.045     1.831 r  u_tick_generator/r_tick_counter[16]_i_2/O
                         net (fo=17, routed)          0.181     2.012    u_tick_generator/r_tick_counter[16]_i_2_n_0
    SLICE_X2Y34          LUT5 (Prop_lut5_I0_O)        0.045     2.057 r  u_tick_generator/r_tick_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     2.057    u_tick_generator/r_tick_counter_0[4]
    SLICE_X2Y34          FDCE                                         r  u_tick_generator/r_tick_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.860     1.987    u_tick_generator/clk_IBUF_BUFG
    SLICE_X2Y34          FDCE                                         r  u_tick_generator/r_tick_counter_reg[4]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X2Y34          FDCE (Hold_fdce_C_D)         0.121     1.609    u_tick_generator/r_tick_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 u_tick_generator/r_tick_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick_generator/r_tick_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.254ns (44.089%)  route 0.322ns (55.911%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.591     1.474    u_tick_generator/clk_IBUF_BUFG
    SLICE_X2Y36          FDCE                                         r  u_tick_generator/r_tick_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDCE (Prop_fdce_C_Q)         0.164     1.638 f  u_tick_generator/r_tick_counter_reg[9]/Q
                         net (fo=2, routed)           0.127     1.765    u_tick_generator/r_tick_counter[9]
    SLICE_X4Y35          LUT4 (Prop_lut4_I3_O)        0.045     1.810 r  u_tick_generator/r_tick_counter[16]_i_5/O
                         net (fo=17, routed)          0.195     2.005    u_tick_generator/r_tick_counter[16]_i_5_n_0
    SLICE_X4Y36          LUT5 (Prop_lut5_I3_O)        0.045     2.050 r  u_tick_generator/r_tick_counter[10]_i_1/O
                         net (fo=1, routed)           0.000     2.050    u_tick_generator/r_tick_counter_0[10]
    SLICE_X4Y36          FDCE                                         r  u_tick_generator/r_tick_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.859     1.986    u_tick_generator/clk_IBUF_BUFG
    SLICE_X4Y36          FDCE                                         r  u_tick_generator/r_tick_counter_reg[10]/C
                         clock pessimism             -0.478     1.508    
    SLICE_X4Y36          FDCE (Hold_fdce_C_D)         0.091     1.599    u_tick_generator/r_tick_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 u_tick_generator/r_tick_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick_generator/r_tick_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.231ns (36.903%)  route 0.395ns (63.097%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.589     1.472    u_tick_generator/clk_IBUF_BUFG
    SLICE_X4Y36          FDCE                                         r  u_tick_generator/r_tick_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDCE (Prop_fdce_C_Q)         0.141     1.613 f  u_tick_generator/r_tick_counter_reg[10]/Q
                         net (fo=2, routed)           0.168     1.781    u_tick_generator/r_tick_counter[10]
    SLICE_X4Y35          LUT4 (Prop_lut4_I2_O)        0.045     1.826 r  u_tick_generator/r_tick_counter[16]_i_5/O
                         net (fo=17, routed)          0.227     2.053    u_tick_generator/r_tick_counter[16]_i_5_n_0
    SLICE_X2Y37          LUT5 (Prop_lut5_I3_O)        0.045     2.098 r  u_tick_generator/r_tick_counter[16]_i_1/O
                         net (fo=1, routed)           0.000     2.098    u_tick_generator/r_tick_counter_0[16]
    SLICE_X2Y37          FDCE                                         r  u_tick_generator/r_tick_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.862     1.989    u_tick_generator/clk_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  u_tick_generator/r_tick_counter_reg[16]/C
                         clock pessimism             -0.478     1.511    
    SLICE_X2Y37          FDCE (Hold_fdce_C_D)         0.121     1.632    u_tick_generator/r_tick_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 u_tick_generator/r_tick_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick_generator/r_tick_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.231ns (36.786%)  route 0.397ns (63.214%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.589     1.472    u_tick_generator/clk_IBUF_BUFG
    SLICE_X4Y36          FDCE                                         r  u_tick_generator/r_tick_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDCE (Prop_fdce_C_Q)         0.141     1.613 f  u_tick_generator/r_tick_counter_reg[10]/Q
                         net (fo=2, routed)           0.168     1.781    u_tick_generator/r_tick_counter[10]
    SLICE_X4Y35          LUT4 (Prop_lut4_I2_O)        0.045     1.826 r  u_tick_generator/r_tick_counter[16]_i_5/O
                         net (fo=17, routed)          0.229     2.055    u_tick_generator/r_tick_counter[16]_i_5_n_0
    SLICE_X2Y37          LUT5 (Prop_lut5_I3_O)        0.045     2.100 r  u_tick_generator/r_tick_counter[15]_i_1/O
                         net (fo=1, routed)           0.000     2.100    u_tick_generator/r_tick_counter_0[15]
    SLICE_X2Y37          FDCE                                         r  u_tick_generator/r_tick_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.862     1.989    u_tick_generator/clk_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  u_tick_generator/r_tick_counter_reg[15]/C
                         clock pessimism             -0.478     1.511    
    SLICE_X2Y37          FDCE (Hold_fdce_C_D)         0.121     1.632    u_tick_generator/r_tick_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 u_tick_generator/r_tick_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick_generator/r_tick_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.231ns (36.669%)  route 0.399ns (63.331%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.589     1.472    u_tick_generator/clk_IBUF_BUFG
    SLICE_X4Y36          FDCE                                         r  u_tick_generator/r_tick_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDCE (Prop_fdce_C_Q)         0.141     1.613 f  u_tick_generator/r_tick_counter_reg[10]/Q
                         net (fo=2, routed)           0.168     1.781    u_tick_generator/r_tick_counter[10]
    SLICE_X4Y35          LUT4 (Prop_lut4_I2_O)        0.045     1.826 r  u_tick_generator/r_tick_counter[16]_i_5/O
                         net (fo=17, routed)          0.231     2.057    u_tick_generator/r_tick_counter[16]_i_5_n_0
    SLICE_X2Y37          LUT5 (Prop_lut5_I3_O)        0.045     2.102 r  u_tick_generator/r_tick_counter[13]_i_1/O
                         net (fo=1, routed)           0.000     2.102    u_tick_generator/r_tick_counter_0[13]
    SLICE_X2Y37          FDCE                                         r  u_tick_generator/r_tick_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.862     1.989    u_tick_generator/clk_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  u_tick_generator/r_tick_counter_reg[13]/C
                         clock pessimism             -0.478     1.511    
    SLICE_X2Y37          FDCE (Hold_fdce_C_D)         0.120     1.631    u_tick_generator/r_tick_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.471    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y35    u_tick_generator/r_tick_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y36    u_tick_generator/r_tick_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y36    u_tick_generator/r_tick_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y36    u_tick_generator/r_tick_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y37    u_tick_generator/r_tick_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y37    u_tick_generator/r_tick_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y37    u_tick_generator/r_tick_counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y37    u_tick_generator/r_tick_counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y34    u_tick_generator/r_tick_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y35    u_tick_generator/r_tick_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y35    u_tick_generator/r_tick_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y36    u_tick_generator/r_tick_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y36    u_tick_generator/r_tick_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y36    u_tick_generator/r_tick_counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y36    u_tick_generator/r_tick_counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y36    u_tick_generator/r_tick_counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y36    u_tick_generator/r_tick_counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y37    u_tick_generator/r_tick_counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y37    u_tick_generator/r_tick_counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y35    u_tick_generator/r_tick_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y35    u_tick_generator/r_tick_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y36    u_tick_generator/r_tick_counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y36    u_tick_generator/r_tick_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y36    u_tick_generator/r_tick_counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y36    u_tick_generator/r_tick_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y36    u_tick_generator/r_tick_counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y36    u_tick_generator/r_tick_counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y37    u_tick_generator/r_tick_counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y37    u_tick_generator/r_tick_counter_reg[13]/C



