
*** Running vivado
    with args -log UART_final.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source UART_final.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Users/Antonia/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
Set Board Part RepoPath: "C:\Users\Antonia\Desktop\UNI\Digilent\Git\vivado-boards\new"
source UART_final.tcl -notrace
WARNING: [Board 49-91] Board repository path '"C:\Users\Antonia\Desktop\UNI\Digilent\Git\vivado-boards\new"' does not exist, it will not be used to search board files.
Command: synth_design -top UART_final -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8928
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1015.852 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UART_final' [D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/new/UART_final.vhd:22]
INFO: [Synth 8-3491] module 'button_debounce' declared at 'D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/new/debouncer.vhd:7' bound to instance 'tx_button_controller' of component 'button_debounce' [D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/new/UART_final.vhd:52]
INFO: [Synth 8-638] synthesizing module 'button_debounce' [D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/new/debouncer.vhd:19]
	Parameter COUNTER_SIZE bound to: 10000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'button_debounce' (1#1) [D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/new/debouncer.vhd:19]
INFO: [Synth 8-3491] module 'UART_transceiver' declared at 'D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/new/uart.vhd:9' bound to instance 'uart' of component 'UART_transceiver' [D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/new/UART_final.vhd:60]
INFO: [Synth 8-638] synthesizing module 'UART_transceiver' [D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/new/uart.vhd:25]
INFO: [Synth 8-3491] module 'UART_tx' declared at 'D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/new/uart_tx.vhd:7' bound to instance 'transmitter' of component 'UART_tx' [D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/new/uart.vhd:62]
INFO: [Synth 8-638] synthesizing module 'UART_tx' [D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/new/uart_tx.vhd:22]
	Parameter BAUD_CLK_TICKS bound to: 868 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/new/uart_tx.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'UART_tx' (2#1) [D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/new/uart_tx.vhd:22]
INFO: [Synth 8-3491] module 'UART_rx' declared at 'D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/new/uart_rx.vhd:7' bound to instance 'receiver' of component 'UART_rx' [D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/new/uart.vhd:72]
INFO: [Synth 8-638] synthesizing module 'UART_rx' [D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/new/uart_rx.vhd:21]
	Parameter BAUD_X16_CLK_TICKS bound to: 54 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/new/uart_rx.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'UART_rx' (3#1) [D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/new/uart_rx.vhd:21]
INFO: [Synth 8-3491] module 'filters' declared at 'D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/new/filters.vhd:7' bound to instance 'flt' of component 'filters' [D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/new/uart.vhd:80]
INFO: [Synth 8-638] synthesizing module 'filters' [D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/new/filters.vhd:17]
INFO: [Synth 8-3491] module 'multiplier8bit' declared at 'D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/new/multiplier8bit.vhd:5' bound to instance 'multiplier1' of component 'multiplier8bit' [D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/new/filters.vhd:73]
INFO: [Synth 8-638] synthesizing module 'multiplier8bit' [D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/new/multiplier8bit.vhd:12]
INFO: [Synth 8-3491] module 'wallaceTree' declared at 'D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/imports/new/wallaceTree.vhd:6' bound to instance 'wallaceTreeLL' of component 'wallaceTree' [D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/new/multiplier8bit.vhd:46]
INFO: [Synth 8-638] synthesizing module 'wallaceTree' [D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/imports/new/wallaceTree.vhd:11]
INFO: [Synth 8-3491] module 'halfAdder' declared at 'D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/imports/new/halfAdder.vhd:6' bound to instance 'HA1' of component 'halfAdder' [D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/imports/new/wallaceTree.vhd:69]
INFO: [Synth 8-638] synthesizing module 'halfAdder' [D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/imports/new/halfAdder.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'halfAdder' (4#1) [D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/imports/new/halfAdder.vhd:11]
INFO: [Synth 8-3491] module 'halfAdder' declared at 'D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/imports/new/halfAdder.vhd:6' bound to instance 'HA2' of component 'halfAdder' [D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/imports/new/wallaceTree.vhd:70]
INFO: [Synth 8-3491] module 'halfAdder' declared at 'D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/imports/new/halfAdder.vhd:6' bound to instance 'HA3' of component 'halfAdder' [D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/imports/new/wallaceTree.vhd:72]
INFO: [Synth 8-3491] module 'fullAdder' declared at 'D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/imports/new/fullAdder.vhd:6' bound to instance 'FA1' of component 'fullAdder' [D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/imports/new/wallaceTree.vhd:74]
INFO: [Synth 8-638] synthesizing module 'fullAdder' [D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/imports/new/fullAdder.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'fullAdder' (5#1) [D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/imports/new/fullAdder.vhd:11]
INFO: [Synth 8-3491] module 'fullAdder' declared at 'D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/imports/new/fullAdder.vhd:6' bound to instance 'FA2' of component 'fullAdder' [D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/imports/new/wallaceTree.vhd:75]
INFO: [Synth 8-3491] module 'fullAdder' declared at 'D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/imports/new/fullAdder.vhd:6' bound to instance 'FA3' of component 'fullAdder' [D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/imports/new/wallaceTree.vhd:76]
INFO: [Synth 8-3491] module 'halfAdder' declared at 'D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/imports/new/halfAdder.vhd:6' bound to instance 'HA4' of component 'halfAdder' [D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/imports/new/wallaceTree.vhd:78]
INFO: [Synth 8-3491] module 'fullAdder' declared at 'D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/imports/new/fullAdder.vhd:6' bound to instance 'FA4' of component 'fullAdder' [D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/imports/new/wallaceTree.vhd:80]
INFO: [Synth 8-3491] module 'fullAdder' declared at 'D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/imports/new/fullAdder.vhd:6' bound to instance 'FA5' of component 'fullAdder' [D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/imports/new/wallaceTree.vhd:81]
INFO: [Synth 8-3491] module 'fullAdder' declared at 'D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/imports/new/fullAdder.vhd:6' bound to instance 'FA6' of component 'fullAdder' [D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/imports/new/wallaceTree.vhd:82]
INFO: [Synth 8-3491] module 'fullAdder' declared at 'D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/imports/new/fullAdder.vhd:6' bound to instance 'FA7' of component 'fullAdder' [D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/imports/new/wallaceTree.vhd:83]
INFO: [Synth 8-3491] module 'fullAdder' declared at 'D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/imports/new/fullAdder.vhd:6' bound to instance 'FA8' of component 'fullAdder' [D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/imports/new/wallaceTree.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'wallaceTree' (6#1) [D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/imports/new/wallaceTree.vhd:11]
INFO: [Synth 8-3491] module 'wallaceTree' declared at 'D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/imports/new/wallaceTree.vhd:6' bound to instance 'wallaceTreeLH' of component 'wallaceTree' [D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/new/multiplier8bit.vhd:47]
INFO: [Synth 8-3491] module 'wallaceTree' declared at 'D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/imports/new/wallaceTree.vhd:6' bound to instance 'wallaceTreeHL' of component 'wallaceTree' [D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/new/multiplier8bit.vhd:48]
INFO: [Synth 8-3491] module 'wallaceTree' declared at 'D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/imports/new/wallaceTree.vhd:6' bound to instance 'wallaceTreeHH' of component 'wallaceTree' [D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/new/multiplier8bit.vhd:49]
INFO: [Synth 8-3491] module 'rippleCarryAdder' declared at 'D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/new/rippleCarryAdder.vhd:5' bound to instance 'rippleCarryAdder1' of component 'rippleCarryAdder' [D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/new/multiplier8bit.vhd:51]
INFO: [Synth 8-638] synthesizing module 'rippleCarryAdder' [D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/new/rippleCarryAdder.vhd:13]
INFO: [Synth 8-3491] module 'fullAdder' declared at 'D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/imports/new/fullAdder.vhd:6' bound to instance 'fullAdder1' of component 'fullAdder' [D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/new/rippleCarryAdder.vhd:24]
INFO: [Synth 8-3491] module 'fullAdder' declared at 'D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/imports/new/fullAdder.vhd:6' bound to instance 'fullAdder2' of component 'fullAdder' [D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/new/rippleCarryAdder.vhd:25]
INFO: [Synth 8-3491] module 'fullAdder' declared at 'D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/imports/new/fullAdder.vhd:6' bound to instance 'fullAdder3' of component 'fullAdder' [D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/new/rippleCarryAdder.vhd:26]
INFO: [Synth 8-3491] module 'fullAdder' declared at 'D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/imports/new/fullAdder.vhd:6' bound to instance 'fullAdder4' of component 'fullAdder' [D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/new/rippleCarryAdder.vhd:27]
INFO: [Synth 8-3491] module 'fullAdder' declared at 'D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/imports/new/fullAdder.vhd:6' bound to instance 'fullAdder5' of component 'fullAdder' [D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/new/rippleCarryAdder.vhd:28]
INFO: [Synth 8-3491] module 'fullAdder' declared at 'D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/imports/new/fullAdder.vhd:6' bound to instance 'fullAdder6' of component 'fullAdder' [D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/new/rippleCarryAdder.vhd:29]
INFO: [Synth 8-3491] module 'fullAdder' declared at 'D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/imports/new/fullAdder.vhd:6' bound to instance 'fullAdder7' of component 'fullAdder' [D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/new/rippleCarryAdder.vhd:30]
INFO: [Synth 8-3491] module 'fullAdder' declared at 'D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/imports/new/fullAdder.vhd:6' bound to instance 'fullAdder8' of component 'fullAdder' [D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/new/rippleCarryAdder.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'rippleCarryAdder' (7#1) [D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/new/rippleCarryAdder.vhd:13]
INFO: [Synth 8-3491] module 'rippleCarryAdder' declared at 'D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/new/rippleCarryAdder.vhd:5' bound to instance 'rippleCarryAdder2' of component 'rippleCarryAdder' [D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/new/multiplier8bit.vhd:52]
INFO: [Synth 8-3491] module 'rippleCarryAdder' declared at 'D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/new/rippleCarryAdder.vhd:5' bound to instance 'rippleCarryAdder3' of component 'rippleCarryAdder' [D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/new/multiplier8bit.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'multiplier8bit' (8#1) [D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/new/multiplier8bit.vhd:12]
INFO: [Synth 8-3491] module 'multiplier8bit' declared at 'D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/new/multiplier8bit.vhd:5' bound to instance 'multiplier2' of component 'multiplier8bit' [D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/new/filters.vhd:74]
INFO: [Synth 8-3491] module 'multiplier8bit' declared at 'D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/new/multiplier8bit.vhd:5' bound to instance 'multiplier3' of component 'multiplier8bit' [D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/new/filters.vhd:75]
INFO: [Synth 8-3491] module 'rippleCarryAdder' declared at 'D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/new/rippleCarryAdder.vhd:5' bound to instance 'rippleCarryAdder1' of component 'rippleCarryAdder' [D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/new/filters.vhd:77]
INFO: [Synth 8-3491] module 'rippleCarryAdder' declared at 'D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/new/rippleCarryAdder.vhd:5' bound to instance 'rippleCarryAdder2' of component 'rippleCarryAdder' [D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/new/filters.vhd:78]
INFO: [Synth 8-226] default block is never used [D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/new/filters.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'filters' (9#1) [D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/new/filters.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'UART_transceiver' (10#1) [D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/new/uart.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'UART_final' (11#1) [D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/sources_1/new/UART_final.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1015.852 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1015.852 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1015.852 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1015.852 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/constrs_1/imports/Desktop/constraints.xdc]
Finished Parsing XDC File [D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/constrs_1/imports/Desktop/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.srcs/constrs_1/imports/Desktop/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/UART_final_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/UART_final_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1047.410 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1047.410 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1047.410 ; gain = 31.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1047.410 ; gain = 31.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1047.410 ; gain = 31.559
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'tx_state_reg' in module 'UART_tx'
INFO: [Synth 8-802] inferred FSM for state register 'rx_state_reg' in module 'UART_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0001 |                               00
                   start |                             0010 |                               01
                    data |                             0100 |                               10
                    stop |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_state_reg' using encoding 'one-hot' in module 'UART_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                   start |                               01 |                               01
                    data |                               10 |                               10
                    stop |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'sequential' in module 'UART_rx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1047.410 ; gain = 31.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 50    
	   3 Input      1 Bit         XORs := 184   
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 20    
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input    8 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 8     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 5     
	   4 Input    1 Bit        Muxes := 11    
	   3 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1047.410 ; gain = 31.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1047.410 ; gain = 31.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1082.188 ; gain = 66.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1100.242 ; gain = 84.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1100.242 ; gain = 84.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1100.242 ; gain = 84.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1100.242 ; gain = 84.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1100.242 ; gain = 84.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1100.242 ; gain = 84.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1100.242 ; gain = 84.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     6|
|3     |LUT1   |     5|
|4     |LUT2   |    31|
|5     |LUT3   |    23|
|6     |LUT4   |    41|
|7     |LUT5   |    48|
|8     |LUT6   |    95|
|9     |FDRE   |   204|
|10    |FDSE   |    14|
|11    |IBUF   |     6|
|12    |OBUF   |    10|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1100.242 ; gain = 84.391
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:35 . Memory (MB): peak = 1100.242 ; gain = 52.832
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1100.242 ; gain = 84.391
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1105.125 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1105.125 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
81 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1105.125 ; gain = 89.273
INFO: [Common 17-1381] The checkpoint 'D:/3.1/ProjectSCSCopy/digital-signal-filter/Project/project.runs/synth_1/UART_final.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file UART_final_utilization_synth.rpt -pb UART_final_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jan 11 19:41:41 2022...
