
OLED1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000038a0  00400000  00400000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  004038a0  004038a0  000138a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     0000044c  20400000  004038a8  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000002bc  2040044c  00403cf4  0002044c  2**2
                  ALLOC
  4 .stack        00002000  20400708  00403fb0  0002044c  2**0
                  ALLOC
  5 .heap         00000200  20402708  00405fb0  0002044c  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  0002044c  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  0002047a  2**0
                  CONTENTS, READONLY
  8 .debug_info   000142f9  00000000  00000000  000204d3  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00002b56  00000000  00000000  000347cc  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00005104  00000000  00000000  00037322  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000990  00000000  00000000  0003c426  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000938  00000000  00000000  0003cdb6  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00020405  00000000  00000000  0003d6ee  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000da59  00000000  00000000  0005daf3  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0008f76e  00000000  00000000  0006b54c  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00002854  00000000  00000000  000facbc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	08 27 40 20 29 25 40 00 d9 25 40 00 d9 25 40 00     .'@ )%@..%@..%@.
  400010:	d9 25 40 00 d9 25 40 00 d9 25 40 00 00 00 00 00     .%@..%@..%@.....
	...
  40002c:	d9 25 40 00 d9 25 40 00 00 00 00 00 d9 25 40 00     .%@..%@......%@.
  40003c:	d9 25 40 00 d9 25 40 00 d9 25 40 00 d9 25 40 00     .%@..%@..%@..%@.
  40004c:	d9 25 40 00 d9 25 40 00 d9 25 40 00 d9 25 40 00     .%@..%@..%@..%@.
  40005c:	d9 25 40 00 d9 25 40 00 00 00 00 00 e1 20 40 00     .%@..%@...... @.
  40006c:	f9 20 40 00 11 21 40 00 d9 25 40 00 d9 25 40 00     . @..!@..%@..%@.
  40007c:	d9 25 40 00 29 21 40 00 41 21 40 00 d9 25 40 00     .%@.)!@.A!@..%@.
  40008c:	d9 25 40 00 d9 25 40 00 d9 25 40 00 d9 25 40 00     .%@..%@..%@..%@.
  40009c:	d9 25 40 00 d9 25 40 00 d9 25 40 00 d9 25 40 00     .%@..%@..%@..%@.
  4000ac:	d9 25 40 00 d9 25 40 00 d9 25 40 00 d9 25 40 00     .%@..%@..%@..%@.
  4000bc:	d9 25 40 00 d9 25 40 00 d9 25 40 00 d9 25 40 00     .%@..%@..%@..%@.
  4000cc:	d9 25 40 00 00 00 00 00 d9 25 40 00 00 00 00 00     .%@......%@.....
  4000dc:	d9 25 40 00 d9 25 40 00 d9 25 40 00 d9 25 40 00     .%@..%@..%@..%@.
  4000ec:	d9 25 40 00 d9 25 40 00 d9 25 40 00 d9 25 40 00     .%@..%@..%@..%@.
  4000fc:	d9 25 40 00 d9 25 40 00 d9 25 40 00 d9 25 40 00     .%@..%@..%@..%@.
  40010c:	d9 25 40 00 d9 25 40 00 00 00 00 00 00 00 00 00     .%@..%@.........
  40011c:	00 00 00 00 d9 25 40 00 d9 25 40 00 d9 25 40 00     .....%@..%@..%@.
  40012c:	d9 25 40 00 d9 25 40 00 00 00 00 00 d9 25 40 00     .%@..%@......%@.
  40013c:	d9 25 40 00                                         .%@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	2040044c 	.word	0x2040044c
  40015c:	00000000 	.word	0x00000000
  400160:	004038a8 	.word	0x004038a8

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	004038a8 	.word	0x004038a8
  4001a0:	20400450 	.word	0x20400450
  4001a4:	004038a8 	.word	0x004038a8
  4001a8:	00000000 	.word	0x00000000

004001ac <spi_get_peripheral_select_mode>:
 * \param p_spi Pointer to an SPI instance.
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
  4001ac:	b480      	push	{r7}
  4001ae:	b083      	sub	sp, #12
  4001b0:	af00      	add	r7, sp, #0
  4001b2:	6078      	str	r0, [r7, #4]
	if (p_spi->SPI_MR & SPI_MR_PS) {
  4001b4:	687b      	ldr	r3, [r7, #4]
  4001b6:	685b      	ldr	r3, [r3, #4]
  4001b8:	f003 0302 	and.w	r3, r3, #2
  4001bc:	2b00      	cmp	r3, #0
  4001be:	d001      	beq.n	4001c4 <spi_get_peripheral_select_mode+0x18>
		return 1;
  4001c0:	2301      	movs	r3, #1
  4001c2:	e000      	b.n	4001c6 <spi_get_peripheral_select_mode+0x1a>
	} else {
		return 0;
  4001c4:	2300      	movs	r3, #0
	}
}
  4001c6:	4618      	mov	r0, r3
  4001c8:	370c      	adds	r7, #12
  4001ca:	46bd      	mov	sp, r7
  4001cc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4001d0:	4770      	bx	lr
	...

004001d4 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  4001d4:	b580      	push	{r7, lr}
  4001d6:	b082      	sub	sp, #8
  4001d8:	af00      	add	r7, sp, #0
  4001da:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  4001dc:	6878      	ldr	r0, [r7, #4]
  4001de:	4b03      	ldr	r3, [pc, #12]	; (4001ec <sysclk_enable_peripheral_clock+0x18>)
  4001e0:	4798      	blx	r3
}
  4001e2:	bf00      	nop
  4001e4:	3708      	adds	r7, #8
  4001e6:	46bd      	mov	sp, r7
  4001e8:	bd80      	pop	{r7, pc}
  4001ea:	bf00      	nop
  4001ec:	0040241d 	.word	0x0040241d

004001f0 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  4001f0:	b580      	push	{r7, lr}
  4001f2:	b082      	sub	sp, #8
  4001f4:	af00      	add	r7, sp, #0
  4001f6:	6078      	str	r0, [r7, #4]
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
#elif (SAM3XA || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	if (p_spi == SPI0) {
  4001f8:	687b      	ldr	r3, [r7, #4]
  4001fa:	4a09      	ldr	r2, [pc, #36]	; (400220 <spi_enable_clock+0x30>)
  4001fc:	4293      	cmp	r3, r2
  4001fe:	d103      	bne.n	400208 <spi_enable_clock+0x18>
		sysclk_enable_peripheral_clock(ID_SPI0);
  400200:	2015      	movs	r0, #21
  400202:	4b08      	ldr	r3, [pc, #32]	; (400224 <spi_enable_clock+0x34>)
  400204:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
  400206:	e006      	b.n	400216 <spi_enable_clock+0x26>
	else if (p_spi == SPI1) {
  400208:	687b      	ldr	r3, [r7, #4]
  40020a:	4a07      	ldr	r2, [pc, #28]	; (400228 <spi_enable_clock+0x38>)
  40020c:	4293      	cmp	r3, r2
  40020e:	d102      	bne.n	400216 <spi_enable_clock+0x26>
		sysclk_enable_peripheral_clock(ID_SPI1);
  400210:	202a      	movs	r0, #42	; 0x2a
  400212:	4b04      	ldr	r3, [pc, #16]	; (400224 <spi_enable_clock+0x34>)
  400214:	4798      	blx	r3
}
  400216:	bf00      	nop
  400218:	3708      	adds	r7, #8
  40021a:	46bd      	mov	sp, r7
  40021c:	bd80      	pop	{r7, pc}
  40021e:	bf00      	nop
  400220:	40008000 	.word	0x40008000
  400224:	004001d5 	.word	0x004001d5
  400228:	40058000 	.word	0x40058000

0040022c <spi_set_peripheral_chip_select_value>:
 *                 The decode mode can be enabled/disabled by follow functions:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
  40022c:	b480      	push	{r7}
  40022e:	b083      	sub	sp, #12
  400230:	af00      	add	r7, sp, #0
  400232:	6078      	str	r0, [r7, #4]
  400234:	6039      	str	r1, [r7, #0]
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  400236:	687b      	ldr	r3, [r7, #4]
  400238:	685b      	ldr	r3, [r3, #4]
  40023a:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
  40023e:	687b      	ldr	r3, [r7, #4]
  400240:	605a      	str	r2, [r3, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  400242:	687b      	ldr	r3, [r7, #4]
  400244:	685a      	ldr	r2, [r3, #4]
  400246:	683b      	ldr	r3, [r7, #0]
  400248:	041b      	lsls	r3, r3, #16
  40024a:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
  40024e:	431a      	orrs	r2, r3
  400250:	687b      	ldr	r3, [r7, #4]
  400252:	605a      	str	r2, [r3, #4]
}
  400254:	bf00      	nop
  400256:	370c      	adds	r7, #12
  400258:	46bd      	mov	sp, r7
  40025a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40025e:	4770      	bx	lr

00400260 <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  400260:	b580      	push	{r7, lr}
  400262:	b084      	sub	sp, #16
  400264:	af00      	add	r7, sp, #0
  400266:	6078      	str	r0, [r7, #4]
  400268:	4608      	mov	r0, r1
  40026a:	4611      	mov	r1, r2
  40026c:	461a      	mov	r2, r3
  40026e:	4603      	mov	r3, r0
  400270:	807b      	strh	r3, [r7, #2]
  400272:	460b      	mov	r3, r1
  400274:	707b      	strb	r3, [r7, #1]
  400276:	4613      	mov	r3, r2
  400278:	703b      	strb	r3, [r7, #0]
	uint32_t timeout = SPI_TIMEOUT;
  40027a:	f643 2398 	movw	r3, #15000	; 0x3a98
  40027e:	60fb      	str	r3, [r7, #12]
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  400280:	e006      	b.n	400290 <spi_write+0x30>
		if (!timeout--) {
  400282:	68fb      	ldr	r3, [r7, #12]
  400284:	1e5a      	subs	r2, r3, #1
  400286:	60fa      	str	r2, [r7, #12]
  400288:	2b00      	cmp	r3, #0
  40028a:	d101      	bne.n	400290 <spi_write+0x30>
			return SPI_ERROR_TIMEOUT;
  40028c:	2301      	movs	r3, #1
  40028e:	e020      	b.n	4002d2 <spi_write+0x72>
	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  400290:	687b      	ldr	r3, [r7, #4]
  400292:	691b      	ldr	r3, [r3, #16]
  400294:	f003 0302 	and.w	r3, r3, #2
  400298:	2b00      	cmp	r3, #0
  40029a:	d0f2      	beq.n	400282 <spi_write+0x22>
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  40029c:	6878      	ldr	r0, [r7, #4]
  40029e:	4b0f      	ldr	r3, [pc, #60]	; (4002dc <spi_write+0x7c>)
  4002a0:	4798      	blx	r3
  4002a2:	4603      	mov	r3, r0
  4002a4:	2b00      	cmp	r3, #0
  4002a6:	d00e      	beq.n	4002c6 <spi_write+0x66>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  4002a8:	887a      	ldrh	r2, [r7, #2]
  4002aa:	787b      	ldrb	r3, [r7, #1]
  4002ac:	041b      	lsls	r3, r3, #16
  4002ae:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
  4002b2:	4313      	orrs	r3, r2
  4002b4:	60bb      	str	r3, [r7, #8]
		if (uc_last) {
  4002b6:	783b      	ldrb	r3, [r7, #0]
  4002b8:	2b00      	cmp	r3, #0
  4002ba:	d006      	beq.n	4002ca <spi_write+0x6a>
			value |= SPI_TDR_LASTXFER;
  4002bc:	68bb      	ldr	r3, [r7, #8]
  4002be:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
  4002c2:	60bb      	str	r3, [r7, #8]
  4002c4:	e001      	b.n	4002ca <spi_write+0x6a>
		}
	} else {
		value = SPI_TDR_TD(us_data);
  4002c6:	887b      	ldrh	r3, [r7, #2]
  4002c8:	60bb      	str	r3, [r7, #8]
	}

	p_spi->SPI_TDR = value;
  4002ca:	687b      	ldr	r3, [r7, #4]
  4002cc:	68ba      	ldr	r2, [r7, #8]
  4002ce:	60da      	str	r2, [r3, #12]

	return SPI_OK;
  4002d0:	2300      	movs	r3, #0
}
  4002d2:	4618      	mov	r0, r3
  4002d4:	3710      	adds	r7, #16
  4002d6:	46bd      	mov	sp, r7
  4002d8:	bd80      	pop	{r7, pc}
  4002da:	bf00      	nop
  4002dc:	004001ad 	.word	0x004001ad

004002e0 <spi_set_clock_polarity>:
 * \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
  4002e0:	b480      	push	{r7}
  4002e2:	b085      	sub	sp, #20
  4002e4:	af00      	add	r7, sp, #0
  4002e6:	60f8      	str	r0, [r7, #12]
  4002e8:	60b9      	str	r1, [r7, #8]
  4002ea:	607a      	str	r2, [r7, #4]
	if (ul_polarity) {
  4002ec:	687b      	ldr	r3, [r7, #4]
  4002ee:	2b00      	cmp	r3, #0
  4002f0:	d00c      	beq.n	40030c <spi_set_clock_polarity+0x2c>
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  4002f2:	68fb      	ldr	r3, [r7, #12]
  4002f4:	68ba      	ldr	r2, [r7, #8]
  4002f6:	320c      	adds	r2, #12
  4002f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4002fc:	f043 0101 	orr.w	r1, r3, #1
  400300:	68fb      	ldr	r3, [r7, #12]
  400302:	68ba      	ldr	r2, [r7, #8]
  400304:	320c      	adds	r2, #12
  400306:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
	}
}
  40030a:	e00b      	b.n	400324 <spi_set_clock_polarity+0x44>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  40030c:	68fb      	ldr	r3, [r7, #12]
  40030e:	68ba      	ldr	r2, [r7, #8]
  400310:	320c      	adds	r2, #12
  400312:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  400316:	f023 0101 	bic.w	r1, r3, #1
  40031a:	68fb      	ldr	r3, [r7, #12]
  40031c:	68ba      	ldr	r2, [r7, #8]
  40031e:	320c      	adds	r2, #12
  400320:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  400324:	bf00      	nop
  400326:	3714      	adds	r7, #20
  400328:	46bd      	mov	sp, r7
  40032a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40032e:	4770      	bx	lr

00400330 <spi_set_clock_phase>:
 * \param p_spi Pointer to an SPI instance.
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
  400330:	b480      	push	{r7}
  400332:	b085      	sub	sp, #20
  400334:	af00      	add	r7, sp, #0
  400336:	60f8      	str	r0, [r7, #12]
  400338:	60b9      	str	r1, [r7, #8]
  40033a:	607a      	str	r2, [r7, #4]
	if (ul_phase) {
  40033c:	687b      	ldr	r3, [r7, #4]
  40033e:	2b00      	cmp	r3, #0
  400340:	d00c      	beq.n	40035c <spi_set_clock_phase+0x2c>
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  400342:	68fb      	ldr	r3, [r7, #12]
  400344:	68ba      	ldr	r2, [r7, #8]
  400346:	320c      	adds	r2, #12
  400348:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  40034c:	f043 0102 	orr.w	r1, r3, #2
  400350:	68fb      	ldr	r3, [r7, #12]
  400352:	68ba      	ldr	r2, [r7, #8]
  400354:	320c      	adds	r2, #12
  400356:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
	}
}
  40035a:	e00b      	b.n	400374 <spi_set_clock_phase+0x44>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  40035c:	68fb      	ldr	r3, [r7, #12]
  40035e:	68ba      	ldr	r2, [r7, #8]
  400360:	320c      	adds	r2, #12
  400362:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  400366:	f023 0102 	bic.w	r1, r3, #2
  40036a:	68fb      	ldr	r3, [r7, #12]
  40036c:	68ba      	ldr	r2, [r7, #8]
  40036e:	320c      	adds	r2, #12
  400370:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  400374:	bf00      	nop
  400376:	3714      	adds	r7, #20
  400378:	46bd      	mov	sp, r7
  40037a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40037e:	4770      	bx	lr

00400380 <spi_configure_cs_behavior>:
 * \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
  400380:	b480      	push	{r7}
  400382:	b085      	sub	sp, #20
  400384:	af00      	add	r7, sp, #0
  400386:	60f8      	str	r0, [r7, #12]
  400388:	60b9      	str	r1, [r7, #8]
  40038a:	607a      	str	r2, [r7, #4]
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  40038c:	687b      	ldr	r3, [r7, #4]
  40038e:	2b04      	cmp	r3, #4
  400390:	d118      	bne.n	4003c4 <spi_configure_cs_behavior+0x44>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  400392:	68fb      	ldr	r3, [r7, #12]
  400394:	68ba      	ldr	r2, [r7, #8]
  400396:	320c      	adds	r2, #12
  400398:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  40039c:	f023 0108 	bic.w	r1, r3, #8
  4003a0:	68fb      	ldr	r3, [r7, #12]
  4003a2:	68ba      	ldr	r2, [r7, #8]
  4003a4:	320c      	adds	r2, #12
  4003a6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  4003aa:	68fb      	ldr	r3, [r7, #12]
  4003ac:	68ba      	ldr	r2, [r7, #8]
  4003ae:	320c      	adds	r2, #12
  4003b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4003b4:	f043 0104 	orr.w	r1, r3, #4
  4003b8:	68fb      	ldr	r3, [r7, #12]
  4003ba:	68ba      	ldr	r2, [r7, #8]
  4003bc:	320c      	adds	r2, #12
  4003be:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
	}
}
  4003c2:	e02a      	b.n	40041a <spi_configure_cs_behavior+0x9a>
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  4003c4:	687b      	ldr	r3, [r7, #4]
  4003c6:	2b00      	cmp	r3, #0
  4003c8:	d118      	bne.n	4003fc <spi_configure_cs_behavior+0x7c>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  4003ca:	68fb      	ldr	r3, [r7, #12]
  4003cc:	68ba      	ldr	r2, [r7, #8]
  4003ce:	320c      	adds	r2, #12
  4003d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4003d4:	f023 0108 	bic.w	r1, r3, #8
  4003d8:	68fb      	ldr	r3, [r7, #12]
  4003da:	68ba      	ldr	r2, [r7, #8]
  4003dc:	320c      	adds	r2, #12
  4003de:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  4003e2:	68fb      	ldr	r3, [r7, #12]
  4003e4:	68ba      	ldr	r2, [r7, #8]
  4003e6:	320c      	adds	r2, #12
  4003e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4003ec:	f023 0104 	bic.w	r1, r3, #4
  4003f0:	68fb      	ldr	r3, [r7, #12]
  4003f2:	68ba      	ldr	r2, [r7, #8]
  4003f4:	320c      	adds	r2, #12
  4003f6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  4003fa:	e00e      	b.n	40041a <spi_configure_cs_behavior+0x9a>
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  4003fc:	687b      	ldr	r3, [r7, #4]
  4003fe:	2b08      	cmp	r3, #8
  400400:	d10b      	bne.n	40041a <spi_configure_cs_behavior+0x9a>
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  400402:	68fb      	ldr	r3, [r7, #12]
  400404:	68ba      	ldr	r2, [r7, #8]
  400406:	320c      	adds	r2, #12
  400408:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  40040c:	f043 0108 	orr.w	r1, r3, #8
  400410:	68fb      	ldr	r3, [r7, #12]
  400412:	68ba      	ldr	r2, [r7, #8]
  400414:	320c      	adds	r2, #12
  400416:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  40041a:	bf00      	nop
  40041c:	3714      	adds	r7, #20
  40041e:	46bd      	mov	sp, r7
  400420:	f85d 7b04 	ldr.w	r7, [sp], #4
  400424:	4770      	bx	lr

00400426 <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  400426:	b480      	push	{r7}
  400428:	b085      	sub	sp, #20
  40042a:	af00      	add	r7, sp, #0
  40042c:	60f8      	str	r0, [r7, #12]
  40042e:	60b9      	str	r1, [r7, #8]
  400430:	607a      	str	r2, [r7, #4]
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  400432:	68fb      	ldr	r3, [r7, #12]
  400434:	68ba      	ldr	r2, [r7, #8]
  400436:	320c      	adds	r2, #12
  400438:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  40043c:	f023 01f0 	bic.w	r1, r3, #240	; 0xf0
  400440:	68fb      	ldr	r3, [r7, #12]
  400442:	68ba      	ldr	r2, [r7, #8]
  400444:	320c      	adds	r2, #12
  400446:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  40044a:	68fb      	ldr	r3, [r7, #12]
  40044c:	68ba      	ldr	r2, [r7, #8]
  40044e:	320c      	adds	r2, #12
  400450:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  400454:	687b      	ldr	r3, [r7, #4]
  400456:	ea42 0103 	orr.w	r1, r2, r3
  40045a:	68fb      	ldr	r3, [r7, #12]
  40045c:	68ba      	ldr	r2, [r7, #8]
  40045e:	320c      	adds	r2, #12
  400460:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  400464:	bf00      	nop
  400466:	3714      	adds	r7, #20
  400468:	46bd      	mov	sp, r7
  40046a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40046e:	4770      	bx	lr

00400470 <spi_calc_baudrate_div>:
 * \return Divider or error code.
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
  400470:	b480      	push	{r7}
  400472:	b085      	sub	sp, #20
  400474:	af00      	add	r7, sp, #0
  400476:	6078      	str	r0, [r7, #4]
  400478:	6039      	str	r1, [r7, #0]
	int baud_div = div_ceil(mck, baudrate);
  40047a:	683a      	ldr	r2, [r7, #0]
  40047c:	687b      	ldr	r3, [r7, #4]
  40047e:	4413      	add	r3, r2
  400480:	1e5a      	subs	r2, r3, #1
  400482:	687b      	ldr	r3, [r7, #4]
  400484:	fbb2 f3f3 	udiv	r3, r2, r3
  400488:	60fb      	str	r3, [r7, #12]

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  40048a:	68fb      	ldr	r3, [r7, #12]
  40048c:	2b00      	cmp	r3, #0
  40048e:	dd02      	ble.n	400496 <spi_calc_baudrate_div+0x26>
  400490:	68fb      	ldr	r3, [r7, #12]
  400492:	2bff      	cmp	r3, #255	; 0xff
  400494:	dd02      	ble.n	40049c <spi_calc_baudrate_div+0x2c>
		return -1;
  400496:	f04f 33ff 	mov.w	r3, #4294967295
  40049a:	e001      	b.n	4004a0 <spi_calc_baudrate_div+0x30>
	}

	return baud_div;
  40049c:	68fb      	ldr	r3, [r7, #12]
  40049e:	b21b      	sxth	r3, r3
}
  4004a0:	4618      	mov	r0, r3
  4004a2:	3714      	adds	r7, #20
  4004a4:	46bd      	mov	sp, r7
  4004a6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4004aa:	4770      	bx	lr

004004ac <spi_set_baudrate_div>:
 * \retval is 0 Success.
 * \retval is -1 Error.
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
  4004ac:	b480      	push	{r7}
  4004ae:	b085      	sub	sp, #20
  4004b0:	af00      	add	r7, sp, #0
  4004b2:	60f8      	str	r0, [r7, #12]
  4004b4:	60b9      	str	r1, [r7, #8]
  4004b6:	4613      	mov	r3, r2
  4004b8:	71fb      	strb	r3, [r7, #7]
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider)
  4004ba:	79fb      	ldrb	r3, [r7, #7]
  4004bc:	2b00      	cmp	r3, #0
  4004be:	d102      	bne.n	4004c6 <spi_set_baudrate_div+0x1a>
        return -1;
  4004c0:	f04f 33ff 	mov.w	r3, #4294967295
  4004c4:	e01b      	b.n	4004fe <spi_set_baudrate_div+0x52>

	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  4004c6:	68fb      	ldr	r3, [r7, #12]
  4004c8:	68ba      	ldr	r2, [r7, #8]
  4004ca:	320c      	adds	r2, #12
  4004cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4004d0:	f423 417f 	bic.w	r1, r3, #65280	; 0xff00
  4004d4:	68fb      	ldr	r3, [r7, #12]
  4004d6:	68ba      	ldr	r2, [r7, #8]
  4004d8:	320c      	adds	r2, #12
  4004da:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  4004de:	68fb      	ldr	r3, [r7, #12]
  4004e0:	68ba      	ldr	r2, [r7, #8]
  4004e2:	320c      	adds	r2, #12
  4004e4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  4004e8:	79fb      	ldrb	r3, [r7, #7]
  4004ea:	021b      	lsls	r3, r3, #8
  4004ec:	b29b      	uxth	r3, r3
  4004ee:	ea42 0103 	orr.w	r1, r2, r3
  4004f2:	68fb      	ldr	r3, [r7, #12]
  4004f4:	68ba      	ldr	r2, [r7, #8]
  4004f6:	320c      	adds	r2, #12
  4004f8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return 0;
  4004fc:	2300      	movs	r3, #0
}
  4004fe:	4618      	mov	r0, r3
  400500:	3714      	adds	r7, #20
  400502:	46bd      	mov	sp, r7
  400504:	f85d 7b04 	ldr.w	r7, [sp], #4
  400508:	4770      	bx	lr
	...

0040050c <gfx_mono_set_framebuffer>:
	uint8_t framebuffer[FRAMEBUFFER_SIZE];
	gfx_mono_set_framebuffer(framebuffer);
\endcode
 */
void gfx_mono_set_framebuffer(uint8_t *framebuffer)
{
  40050c:	b480      	push	{r7}
  40050e:	b083      	sub	sp, #12
  400510:	af00      	add	r7, sp, #0
  400512:	6078      	str	r0, [r7, #4]
	fbpointer = framebuffer;
  400514:	4a04      	ldr	r2, [pc, #16]	; (400528 <gfx_mono_set_framebuffer+0x1c>)
  400516:	687b      	ldr	r3, [r7, #4]
  400518:	6013      	str	r3, [r2, #0]
}
  40051a:	bf00      	nop
  40051c:	370c      	adds	r7, #12
  40051e:	46bd      	mov	sp, r7
  400520:	f85d 7b04 	ldr.w	r7, [sp], #4
  400524:	4770      	bx	lr
  400526:	bf00      	nop
  400528:	20400468 	.word	0x20400468

0040052c <gfx_mono_framebuffer_put_byte>:
	gfx_mono_framebuffer_put_byte(0, 0, 0xFF);
\endcode
 */
void gfx_mono_framebuffer_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
  40052c:	b480      	push	{r7}
  40052e:	b083      	sub	sp, #12
  400530:	af00      	add	r7, sp, #0
  400532:	4603      	mov	r3, r0
  400534:	71fb      	strb	r3, [r7, #7]
  400536:	460b      	mov	r3, r1
  400538:	71bb      	strb	r3, [r7, #6]
  40053a:	4613      	mov	r3, r2
  40053c:	717b      	strb	r3, [r7, #5]
	*(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column) = data;
  40053e:	4b08      	ldr	r3, [pc, #32]	; (400560 <gfx_mono_framebuffer_put_byte+0x34>)
  400540:	681a      	ldr	r2, [r3, #0]
  400542:	79fb      	ldrb	r3, [r7, #7]
  400544:	01db      	lsls	r3, r3, #7
  400546:	4619      	mov	r1, r3
  400548:	79bb      	ldrb	r3, [r7, #6]
  40054a:	440b      	add	r3, r1
  40054c:	4413      	add	r3, r2
  40054e:	797a      	ldrb	r2, [r7, #5]
  400550:	701a      	strb	r2, [r3, #0]
}
  400552:	bf00      	nop
  400554:	370c      	adds	r7, #12
  400556:	46bd      	mov	sp, r7
  400558:	f85d 7b04 	ldr.w	r7, [sp], #4
  40055c:	4770      	bx	lr
  40055e:	bf00      	nop
  400560:	20400468 	.word	0x20400468

00400564 <gfx_mono_framebuffer_get_byte>:
 * \code
	data = gfx_mono_framebuffer_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_framebuffer_get_byte(gfx_coord_t page, gfx_coord_t column)
{
  400564:	b480      	push	{r7}
  400566:	b083      	sub	sp, #12
  400568:	af00      	add	r7, sp, #0
  40056a:	4603      	mov	r3, r0
  40056c:	460a      	mov	r2, r1
  40056e:	71fb      	strb	r3, [r7, #7]
  400570:	4613      	mov	r3, r2
  400572:	71bb      	strb	r3, [r7, #6]
	return *(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column);
  400574:	4b07      	ldr	r3, [pc, #28]	; (400594 <gfx_mono_framebuffer_get_byte+0x30>)
  400576:	681a      	ldr	r2, [r3, #0]
  400578:	79fb      	ldrb	r3, [r7, #7]
  40057a:	01db      	lsls	r3, r3, #7
  40057c:	4619      	mov	r1, r3
  40057e:	79bb      	ldrb	r3, [r7, #6]
  400580:	440b      	add	r3, r1
  400582:	4413      	add	r3, r2
  400584:	781b      	ldrb	r3, [r3, #0]
}
  400586:	4618      	mov	r0, r3
  400588:	370c      	adds	r7, #12
  40058a:	46bd      	mov	sp, r7
  40058c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400590:	4770      	bx	lr
  400592:	bf00      	nop
  400594:	20400468 	.word	0x20400468

00400598 <gfx_mono_generic_draw_horizontal_line>:
 * \param[in]  length     Length of the line in pixels.
 * \param[in]  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_horizontal_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
  400598:	b590      	push	{r4, r7, lr}
  40059a:	b085      	sub	sp, #20
  40059c:	af00      	add	r7, sp, #0
  40059e:	4604      	mov	r4, r0
  4005a0:	4608      	mov	r0, r1
  4005a2:	4611      	mov	r1, r2
  4005a4:	461a      	mov	r2, r3
  4005a6:	4623      	mov	r3, r4
  4005a8:	71fb      	strb	r3, [r7, #7]
  4005aa:	4603      	mov	r3, r0
  4005ac:	71bb      	strb	r3, [r7, #6]
  4005ae:	460b      	mov	r3, r1
  4005b0:	717b      	strb	r3, [r7, #5]
  4005b2:	4613      	mov	r3, r2
  4005b4:	713b      	strb	r3, [r7, #4]
	uint8_t page;
	uint8_t pixelmask;
	uint8_t temp;

	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
  4005b6:	79fa      	ldrb	r2, [r7, #7]
  4005b8:	797b      	ldrb	r3, [r7, #5]
  4005ba:	4413      	add	r3, r2
  4005bc:	2b80      	cmp	r3, #128	; 0x80
  4005be:	dd06      	ble.n	4005ce <gfx_mono_generic_draw_horizontal_line+0x36>
		length = GFX_MONO_LCD_WIDTH - x;
  4005c0:	79fb      	ldrb	r3, [r7, #7]
  4005c2:	f1c3 23ff 	rsb	r3, r3, #4278255360	; 0xff00ff00
  4005c6:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
  4005ca:	3380      	adds	r3, #128	; 0x80
  4005cc:	717b      	strb	r3, [r7, #5]
	}

	page = y / 8;
  4005ce:	79bb      	ldrb	r3, [r7, #6]
  4005d0:	08db      	lsrs	r3, r3, #3
  4005d2:	73fb      	strb	r3, [r7, #15]
	pixelmask = (1 << (y - (page * 8)));
  4005d4:	79ba      	ldrb	r2, [r7, #6]
  4005d6:	7bfb      	ldrb	r3, [r7, #15]
  4005d8:	00db      	lsls	r3, r3, #3
  4005da:	1ad3      	subs	r3, r2, r3
  4005dc:	2201      	movs	r2, #1
  4005de:	fa02 f303 	lsl.w	r3, r2, r3
  4005e2:	73bb      	strb	r3, [r7, #14]

	if (length == 0) {
  4005e4:	797b      	ldrb	r3, [r7, #5]
  4005e6:	2b00      	cmp	r3, #0
  4005e8:	d066      	beq.n	4006b8 <gfx_mono_generic_draw_horizontal_line+0x120>
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
  4005ea:	793b      	ldrb	r3, [r7, #4]
  4005ec:	2b01      	cmp	r3, #1
  4005ee:	d01c      	beq.n	40062a <gfx_mono_generic_draw_horizontal_line+0x92>
  4005f0:	2b02      	cmp	r3, #2
  4005f2:	d05b      	beq.n	4006ac <gfx_mono_generic_draw_horizontal_line+0x114>
  4005f4:	2b00      	cmp	r3, #0
  4005f6:	d03b      	beq.n	400670 <gfx_mono_generic_draw_horizontal_line+0xd8>
			gfx_mono_put_byte(page, x + length, temp);
		}
		break;

	default:
		break;
  4005f8:	e05f      	b.n	4006ba <gfx_mono_generic_draw_horizontal_line+0x122>
			temp = gfx_mono_get_byte(page, x + length);
  4005fa:	79fa      	ldrb	r2, [r7, #7]
  4005fc:	797b      	ldrb	r3, [r7, #5]
  4005fe:	4413      	add	r3, r2
  400600:	b2da      	uxtb	r2, r3
  400602:	7bfb      	ldrb	r3, [r7, #15]
  400604:	4611      	mov	r1, r2
  400606:	4618      	mov	r0, r3
  400608:	4b2d      	ldr	r3, [pc, #180]	; (4006c0 <gfx_mono_generic_draw_horizontal_line+0x128>)
  40060a:	4798      	blx	r3
  40060c:	4603      	mov	r3, r0
  40060e:	737b      	strb	r3, [r7, #13]
			temp |= pixelmask;
  400610:	7b7a      	ldrb	r2, [r7, #13]
  400612:	7bbb      	ldrb	r3, [r7, #14]
  400614:	4313      	orrs	r3, r2
  400616:	737b      	strb	r3, [r7, #13]
			gfx_mono_put_byte(page, x + length, temp);
  400618:	79fa      	ldrb	r2, [r7, #7]
  40061a:	797b      	ldrb	r3, [r7, #5]
  40061c:	4413      	add	r3, r2
  40061e:	b2d9      	uxtb	r1, r3
  400620:	7b7a      	ldrb	r2, [r7, #13]
  400622:	7bf8      	ldrb	r0, [r7, #15]
  400624:	2300      	movs	r3, #0
  400626:	4c27      	ldr	r4, [pc, #156]	; (4006c4 <gfx_mono_generic_draw_horizontal_line+0x12c>)
  400628:	47a0      	blx	r4
		while (length-- > 0) {
  40062a:	797b      	ldrb	r3, [r7, #5]
  40062c:	1e5a      	subs	r2, r3, #1
  40062e:	717a      	strb	r2, [r7, #5]
  400630:	2b00      	cmp	r3, #0
  400632:	d1e2      	bne.n	4005fa <gfx_mono_generic_draw_horizontal_line+0x62>
		break;
  400634:	e041      	b.n	4006ba <gfx_mono_generic_draw_horizontal_line+0x122>
			temp = gfx_mono_get_byte(page, x + length);
  400636:	79fa      	ldrb	r2, [r7, #7]
  400638:	797b      	ldrb	r3, [r7, #5]
  40063a:	4413      	add	r3, r2
  40063c:	b2da      	uxtb	r2, r3
  40063e:	7bfb      	ldrb	r3, [r7, #15]
  400640:	4611      	mov	r1, r2
  400642:	4618      	mov	r0, r3
  400644:	4b1e      	ldr	r3, [pc, #120]	; (4006c0 <gfx_mono_generic_draw_horizontal_line+0x128>)
  400646:	4798      	blx	r3
  400648:	4603      	mov	r3, r0
  40064a:	737b      	strb	r3, [r7, #13]
			temp &= ~pixelmask;
  40064c:	f997 300e 	ldrsb.w	r3, [r7, #14]
  400650:	43db      	mvns	r3, r3
  400652:	b25a      	sxtb	r2, r3
  400654:	f997 300d 	ldrsb.w	r3, [r7, #13]
  400658:	4013      	ands	r3, r2
  40065a:	b25b      	sxtb	r3, r3
  40065c:	737b      	strb	r3, [r7, #13]
			gfx_mono_put_byte(page, x + length, temp);
  40065e:	79fa      	ldrb	r2, [r7, #7]
  400660:	797b      	ldrb	r3, [r7, #5]
  400662:	4413      	add	r3, r2
  400664:	b2d9      	uxtb	r1, r3
  400666:	7b7a      	ldrb	r2, [r7, #13]
  400668:	7bf8      	ldrb	r0, [r7, #15]
  40066a:	2300      	movs	r3, #0
  40066c:	4c15      	ldr	r4, [pc, #84]	; (4006c4 <gfx_mono_generic_draw_horizontal_line+0x12c>)
  40066e:	47a0      	blx	r4
		while (length-- > 0) {
  400670:	797b      	ldrb	r3, [r7, #5]
  400672:	1e5a      	subs	r2, r3, #1
  400674:	717a      	strb	r2, [r7, #5]
  400676:	2b00      	cmp	r3, #0
  400678:	d1dd      	bne.n	400636 <gfx_mono_generic_draw_horizontal_line+0x9e>
		break;
  40067a:	e01e      	b.n	4006ba <gfx_mono_generic_draw_horizontal_line+0x122>
			temp = gfx_mono_get_byte(page, x + length);
  40067c:	79fa      	ldrb	r2, [r7, #7]
  40067e:	797b      	ldrb	r3, [r7, #5]
  400680:	4413      	add	r3, r2
  400682:	b2da      	uxtb	r2, r3
  400684:	7bfb      	ldrb	r3, [r7, #15]
  400686:	4611      	mov	r1, r2
  400688:	4618      	mov	r0, r3
  40068a:	4b0d      	ldr	r3, [pc, #52]	; (4006c0 <gfx_mono_generic_draw_horizontal_line+0x128>)
  40068c:	4798      	blx	r3
  40068e:	4603      	mov	r3, r0
  400690:	737b      	strb	r3, [r7, #13]
			temp ^= pixelmask;
  400692:	7b7a      	ldrb	r2, [r7, #13]
  400694:	7bbb      	ldrb	r3, [r7, #14]
  400696:	4053      	eors	r3, r2
  400698:	737b      	strb	r3, [r7, #13]
			gfx_mono_put_byte(page, x + length, temp);
  40069a:	79fa      	ldrb	r2, [r7, #7]
  40069c:	797b      	ldrb	r3, [r7, #5]
  40069e:	4413      	add	r3, r2
  4006a0:	b2d9      	uxtb	r1, r3
  4006a2:	7b7a      	ldrb	r2, [r7, #13]
  4006a4:	7bf8      	ldrb	r0, [r7, #15]
  4006a6:	2300      	movs	r3, #0
  4006a8:	4c06      	ldr	r4, [pc, #24]	; (4006c4 <gfx_mono_generic_draw_horizontal_line+0x12c>)
  4006aa:	47a0      	blx	r4
		while (length-- > 0) {
  4006ac:	797b      	ldrb	r3, [r7, #5]
  4006ae:	1e5a      	subs	r2, r3, #1
  4006b0:	717a      	strb	r2, [r7, #5]
  4006b2:	2b00      	cmp	r3, #0
  4006b4:	d1e2      	bne.n	40067c <gfx_mono_generic_draw_horizontal_line+0xe4>
		break;
  4006b6:	e000      	b.n	4006ba <gfx_mono_generic_draw_horizontal_line+0x122>
		return;
  4006b8:	bf00      	nop
	}
}
  4006ba:	3714      	adds	r7, #20
  4006bc:	46bd      	mov	sp, r7
  4006be:	bd90      	pop	{r4, r7, pc}
  4006c0:	00400ad5 	.word	0x00400ad5
  4006c4:	00400a51 	.word	0x00400a51

004006c8 <gfx_mono_generic_draw_filled_rect>:
 * \param[in]  color       Pixel operation of the line
 */
void gfx_mono_generic_draw_filled_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
  4006c8:	b590      	push	{r4, r7, lr}
  4006ca:	b083      	sub	sp, #12
  4006cc:	af00      	add	r7, sp, #0
  4006ce:	4604      	mov	r4, r0
  4006d0:	4608      	mov	r0, r1
  4006d2:	4611      	mov	r1, r2
  4006d4:	461a      	mov	r2, r3
  4006d6:	4623      	mov	r3, r4
  4006d8:	71fb      	strb	r3, [r7, #7]
  4006da:	4603      	mov	r3, r0
  4006dc:	71bb      	strb	r3, [r7, #6]
  4006de:	460b      	mov	r3, r1
  4006e0:	717b      	strb	r3, [r7, #5]
  4006e2:	4613      	mov	r3, r2
  4006e4:	713b      	strb	r3, [r7, #4]
	if (height == 0) {
  4006e6:	793b      	ldrb	r3, [r7, #4]
  4006e8:	2b00      	cmp	r3, #0
  4006ea:	d00f      	beq.n	40070c <gfx_mono_generic_draw_filled_rect+0x44>
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
  4006ec:	e008      	b.n	400700 <gfx_mono_generic_draw_filled_rect+0x38>
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
  4006ee:	79ba      	ldrb	r2, [r7, #6]
  4006f0:	793b      	ldrb	r3, [r7, #4]
  4006f2:	4413      	add	r3, r2
  4006f4:	b2d9      	uxtb	r1, r3
  4006f6:	7e3b      	ldrb	r3, [r7, #24]
  4006f8:	797a      	ldrb	r2, [r7, #5]
  4006fa:	79f8      	ldrb	r0, [r7, #7]
  4006fc:	4c05      	ldr	r4, [pc, #20]	; (400714 <gfx_mono_generic_draw_filled_rect+0x4c>)
  4006fe:	47a0      	blx	r4
	while (height-- > 0) {
  400700:	793b      	ldrb	r3, [r7, #4]
  400702:	1e5a      	subs	r2, r3, #1
  400704:	713a      	strb	r2, [r7, #4]
  400706:	2b00      	cmp	r3, #0
  400708:	d1f1      	bne.n	4006ee <gfx_mono_generic_draw_filled_rect+0x26>
  40070a:	e000      	b.n	40070e <gfx_mono_generic_draw_filled_rect+0x46>
		return;
  40070c:	bf00      	nop
	}
}
  40070e:	370c      	adds	r7, #12
  400710:	46bd      	mov	sp, r7
  400712:	bd90      	pop	{r4, r7, pc}
  400714:	00400599 	.word	0x00400599

00400718 <gfx_mono_draw_char_progmem>:
 * \param[in] y        Y coordinate on screen.
 * \param[in] font     Font to draw character in
 */
static void gfx_mono_draw_char_progmem(const char ch, const gfx_coord_t x,
		const gfx_coord_t y, const struct font *font)
{
  400718:	b580      	push	{r7, lr}
  40071a:	b086      	sub	sp, #24
  40071c:	af00      	add	r7, sp, #0
  40071e:	603b      	str	r3, [r7, #0]
  400720:	4603      	mov	r3, r0
  400722:	71fb      	strb	r3, [r7, #7]
  400724:	460b      	mov	r3, r1
  400726:	71bb      	strb	r3, [r7, #6]
  400728:	4613      	mov	r3, r2
  40072a:	717b      	strb	r3, [r7, #5]
	uint8_t i;

	/* Sanity check on parameters, assert if font is NULL. */
	Assert(font != NULL);

	gfx_coord_t inc_x = x;
  40072c:	79bb      	ldrb	r3, [r7, #6]
  40072e:	743b      	strb	r3, [r7, #16]
	gfx_coord_t inc_y = y;
  400730:	797b      	ldrb	r3, [r7, #5]
  400732:	73fb      	strb	r3, [r7, #15]

	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
  400734:	683b      	ldr	r3, [r7, #0]
  400736:	7a1b      	ldrb	r3, [r3, #8]
  400738:	08db      	lsrs	r3, r3, #3
  40073a:	74fb      	strb	r3, [r7, #19]
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
  40073c:	683b      	ldr	r3, [r7, #0]
  40073e:	7a1b      	ldrb	r3, [r3, #8]
  400740:	f003 0307 	and.w	r3, r3, #7
  400744:	b2db      	uxtb	r3, r3
  400746:	2b00      	cmp	r3, #0
  400748:	d002      	beq.n	400750 <gfx_mono_draw_char_progmem+0x38>
		char_row_size++;
  40074a:	7cfb      	ldrb	r3, [r7, #19]
  40074c:	3301      	adds	r3, #1
  40074e:	74fb      	strb	r3, [r7, #19]
	}

	glyph_data_offset = char_row_size * font->height *
  400750:	7cfb      	ldrb	r3, [r7, #19]
  400752:	b29a      	uxth	r2, r3
  400754:	683b      	ldr	r3, [r7, #0]
  400756:	7a5b      	ldrb	r3, [r3, #9]
  400758:	b29b      	uxth	r3, r3
  40075a:	fb12 f303 	smulbb	r3, r2, r3
  40075e:	b29a      	uxth	r2, r3
			((uint8_t)ch - font->first_char);
  400760:	79fb      	ldrb	r3, [r7, #7]
  400762:	6839      	ldr	r1, [r7, #0]
  400764:	7a89      	ldrb	r1, [r1, #10]
  400766:	1a5b      	subs	r3, r3, r1
	glyph_data_offset = char_row_size * font->height *
  400768:	b29b      	uxth	r3, r3
  40076a:	fb12 f303 	smulbb	r3, r2, r3
  40076e:	81bb      	strh	r3, [r7, #12]
	glyph_data = font->data.progmem + glyph_data_offset;
  400770:	683b      	ldr	r3, [r7, #0]
  400772:	685a      	ldr	r2, [r3, #4]
  400774:	89bb      	ldrh	r3, [r7, #12]
  400776:	4413      	add	r3, r2
  400778:	617b      	str	r3, [r7, #20]
	rows_left = font->height;
  40077a:	683b      	ldr	r3, [r7, #0]
  40077c:	7a5b      	ldrb	r3, [r3, #9]
  40077e:	74bb      	strb	r3, [r7, #18]

	do {
		uint8_t glyph_byte = 0;
  400780:	2300      	movs	r3, #0
  400782:	73bb      	strb	r3, [r7, #14]
		uint8_t pixelsToDraw = font->width;
  400784:	683b      	ldr	r3, [r7, #0]
  400786:	7a1b      	ldrb	r3, [r3, #8]
  400788:	72fb      	strb	r3, [r7, #11]

		for (i = 0; i < pixelsToDraw; i++) {
  40078a:	2300      	movs	r3, #0
  40078c:	747b      	strb	r3, [r7, #17]
  40078e:	e01e      	b.n	4007ce <gfx_mono_draw_char_progmem+0xb6>
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
  400790:	7c7b      	ldrb	r3, [r7, #17]
  400792:	f003 0307 	and.w	r3, r3, #7
  400796:	b2db      	uxtb	r3, r3
  400798:	2b00      	cmp	r3, #0
  40079a:	d105      	bne.n	4007a8 <gfx_mono_draw_char_progmem+0x90>
				glyph_byte = PROGMEM_READ_BYTE(glyph_data);
  40079c:	697b      	ldr	r3, [r7, #20]
  40079e:	781b      	ldrb	r3, [r3, #0]
  4007a0:	73bb      	strb	r3, [r7, #14]
				glyph_data++;
  4007a2:	697b      	ldr	r3, [r7, #20]
  4007a4:	3301      	adds	r3, #1
  4007a6:	617b      	str	r3, [r7, #20]
			}

			if ((glyph_byte & 0x80)) {
  4007a8:	f997 300e 	ldrsb.w	r3, [r7, #14]
  4007ac:	2b00      	cmp	r3, #0
  4007ae:	da05      	bge.n	4007bc <gfx_mono_draw_char_progmem+0xa4>
				gfx_mono_draw_pixel(inc_x, inc_y,
  4007b0:	7bf9      	ldrb	r1, [r7, #15]
  4007b2:	7c3b      	ldrb	r3, [r7, #16]
  4007b4:	2201      	movs	r2, #1
  4007b6:	4618      	mov	r0, r3
  4007b8:	4b0e      	ldr	r3, [pc, #56]	; (4007f4 <gfx_mono_draw_char_progmem+0xdc>)
  4007ba:	4798      	blx	r3
						GFX_PIXEL_SET);
			}

			inc_x += 1;
  4007bc:	7c3b      	ldrb	r3, [r7, #16]
  4007be:	3301      	adds	r3, #1
  4007c0:	743b      	strb	r3, [r7, #16]
			glyph_byte <<= 1;
  4007c2:	7bbb      	ldrb	r3, [r7, #14]
  4007c4:	005b      	lsls	r3, r3, #1
  4007c6:	73bb      	strb	r3, [r7, #14]
		for (i = 0; i < pixelsToDraw; i++) {
  4007c8:	7c7b      	ldrb	r3, [r7, #17]
  4007ca:	3301      	adds	r3, #1
  4007cc:	747b      	strb	r3, [r7, #17]
  4007ce:	7c7a      	ldrb	r2, [r7, #17]
  4007d0:	7afb      	ldrb	r3, [r7, #11]
  4007d2:	429a      	cmp	r2, r3
  4007d4:	d3dc      	bcc.n	400790 <gfx_mono_draw_char_progmem+0x78>
		}

		inc_y += 1;
  4007d6:	7bfb      	ldrb	r3, [r7, #15]
  4007d8:	3301      	adds	r3, #1
  4007da:	73fb      	strb	r3, [r7, #15]
		inc_x = x;
  4007dc:	79bb      	ldrb	r3, [r7, #6]
  4007de:	743b      	strb	r3, [r7, #16]
		rows_left--;
  4007e0:	7cbb      	ldrb	r3, [r7, #18]
  4007e2:	3b01      	subs	r3, #1
  4007e4:	74bb      	strb	r3, [r7, #18]
	} while (rows_left > 0);
  4007e6:	7cbb      	ldrb	r3, [r7, #18]
  4007e8:	2b00      	cmp	r3, #0
  4007ea:	d1c9      	bne.n	400780 <gfx_mono_draw_char_progmem+0x68>
}
  4007ec:	bf00      	nop
  4007ee:	3718      	adds	r7, #24
  4007f0:	46bd      	mov	sp, r7
  4007f2:	bd80      	pop	{r7, pc}
  4007f4:	004009b5 	.word	0x004009b5

004007f8 <gfx_mono_draw_char>:
 * \param[in] y        Y coordinate on screen.
 * \param[in] font     Font to draw character in
 */
void gfx_mono_draw_char(const char c, const gfx_coord_t x, const gfx_coord_t y,
		const struct font *font)
{
  4007f8:	b590      	push	{r4, r7, lr}
  4007fa:	b085      	sub	sp, #20
  4007fc:	af02      	add	r7, sp, #8
  4007fe:	603b      	str	r3, [r7, #0]
  400800:	4603      	mov	r3, r0
  400802:	71fb      	strb	r3, [r7, #7]
  400804:	460b      	mov	r3, r1
  400806:	71bb      	strb	r3, [r7, #6]
  400808:	4613      	mov	r3, r2
  40080a:	717b      	strb	r3, [r7, #5]
	gfx_mono_draw_filled_rect(x, y, font->width, font->height,
  40080c:	683b      	ldr	r3, [r7, #0]
  40080e:	7a1a      	ldrb	r2, [r3, #8]
  400810:	683b      	ldr	r3, [r7, #0]
  400812:	7a5c      	ldrb	r4, [r3, #9]
  400814:	7979      	ldrb	r1, [r7, #5]
  400816:	79b8      	ldrb	r0, [r7, #6]
  400818:	2300      	movs	r3, #0
  40081a:	9300      	str	r3, [sp, #0]
  40081c:	4623      	mov	r3, r4
  40081e:	4c09      	ldr	r4, [pc, #36]	; (400844 <gfx_mono_draw_char+0x4c>)
  400820:	47a0      	blx	r4
			GFX_PIXEL_CLR);

	switch (font->type) {
  400822:	683b      	ldr	r3, [r7, #0]
  400824:	781b      	ldrb	r3, [r3, #0]
  400826:	2b00      	cmp	r3, #0
  400828:	d000      	beq.n	40082c <gfx_mono_draw_char+0x34>

#endif
	default:
		/* Unsupported mode, call assert */
		Assert(false);
		break;
  40082a:	e006      	b.n	40083a <gfx_mono_draw_char+0x42>
		gfx_mono_draw_char_progmem(c, x, y, font);
  40082c:	797a      	ldrb	r2, [r7, #5]
  40082e:	79b9      	ldrb	r1, [r7, #6]
  400830:	79f8      	ldrb	r0, [r7, #7]
  400832:	683b      	ldr	r3, [r7, #0]
  400834:	4c04      	ldr	r4, [pc, #16]	; (400848 <gfx_mono_draw_char+0x50>)
  400836:	47a0      	blx	r4
		break;
  400838:	bf00      	nop
	}
}
  40083a:	bf00      	nop
  40083c:	370c      	adds	r7, #12
  40083e:	46bd      	mov	sp, r7
  400840:	bd90      	pop	{r4, r7, pc}
  400842:	bf00      	nop
  400844:	004006c9 	.word	0x004006c9
  400848:	00400719 	.word	0x00400719

0040084c <gfx_mono_draw_string>:
 * \param[in] y         Y coordinate on screen.
 * \param[in] font      Font to draw string in
 */
void gfx_mono_draw_string(const char *str, gfx_coord_t x, gfx_coord_t y,
		const struct font *font)
{
  40084c:	b590      	push	{r4, r7, lr}
  40084e:	b087      	sub	sp, #28
  400850:	af00      	add	r7, sp, #0
  400852:	60f8      	str	r0, [r7, #12]
  400854:	607b      	str	r3, [r7, #4]
  400856:	460b      	mov	r3, r1
  400858:	72fb      	strb	r3, [r7, #11]
  40085a:	4613      	mov	r3, r2
  40085c:	72bb      	strb	r3, [r7, #10]
	/* Save X in order to know where to return to on CR. */
	const gfx_coord_t start_of_string_position_x = x;
  40085e:	7afb      	ldrb	r3, [r7, #11]
  400860:	75fb      	strb	r3, [r7, #23]
	Assert(font != NULL);

	/* Draw characters until trailing null byte */
	do {
		/* Handle '\n' as newline, draw normal characters. */
		if (*str == '\n') {
  400862:	68fb      	ldr	r3, [r7, #12]
  400864:	781b      	ldrb	r3, [r3, #0]
  400866:	2b0a      	cmp	r3, #10
  400868:	d109      	bne.n	40087e <gfx_mono_draw_string+0x32>
			x = start_of_string_position_x;
  40086a:	7dfb      	ldrb	r3, [r7, #23]
  40086c:	72fb      	strb	r3, [r7, #11]
			y += font->height + 1;
  40086e:	687b      	ldr	r3, [r7, #4]
  400870:	7a5a      	ldrb	r2, [r3, #9]
  400872:	7abb      	ldrb	r3, [r7, #10]
  400874:	4413      	add	r3, r2
  400876:	b2db      	uxtb	r3, r3
  400878:	3301      	adds	r3, #1
  40087a:	72bb      	strb	r3, [r7, #10]
  40087c:	e00f      	b.n	40089e <gfx_mono_draw_string+0x52>
		} else if (*str == '\r') {
  40087e:	68fb      	ldr	r3, [r7, #12]
  400880:	781b      	ldrb	r3, [r3, #0]
  400882:	2b0d      	cmp	r3, #13
  400884:	d00b      	beq.n	40089e <gfx_mono_draw_string+0x52>
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(*str, x, y, font);
  400886:	68fb      	ldr	r3, [r7, #12]
  400888:	7818      	ldrb	r0, [r3, #0]
  40088a:	7aba      	ldrb	r2, [r7, #10]
  40088c:	7af9      	ldrb	r1, [r7, #11]
  40088e:	687b      	ldr	r3, [r7, #4]
  400890:	4c08      	ldr	r4, [pc, #32]	; (4008b4 <gfx_mono_draw_string+0x68>)
  400892:	47a0      	blx	r4
			x += font->width;
  400894:	687b      	ldr	r3, [r7, #4]
  400896:	7a1a      	ldrb	r2, [r3, #8]
  400898:	7afb      	ldrb	r3, [r7, #11]
  40089a:	4413      	add	r3, r2
  40089c:	72fb      	strb	r3, [r7, #11]
		}
	} while (*(++str));
  40089e:	68fb      	ldr	r3, [r7, #12]
  4008a0:	3301      	adds	r3, #1
  4008a2:	60fb      	str	r3, [r7, #12]
  4008a4:	68fb      	ldr	r3, [r7, #12]
  4008a6:	781b      	ldrb	r3, [r3, #0]
  4008a8:	2b00      	cmp	r3, #0
  4008aa:	d1da      	bne.n	400862 <gfx_mono_draw_string+0x16>
}
  4008ac:	bf00      	nop
  4008ae:	371c      	adds	r7, #28
  4008b0:	46bd      	mov	sp, r7
  4008b2:	bd90      	pop	{r4, r7, pc}
  4008b4:	004007f9 	.word	0x004007f9

004008b8 <ssd1306_set_page_address>:
 * RAM.
 *
 * \param address the page address
 */
static inline void ssd1306_set_page_address(uint8_t address)
{
  4008b8:	b580      	push	{r7, lr}
  4008ba:	b082      	sub	sp, #8
  4008bc:	af00      	add	r7, sp, #0
  4008be:	4603      	mov	r3, r0
  4008c0:	71fb      	strb	r3, [r7, #7]
	// Make sure that the address is 4 bits (only 8 pages)
	address &= 0x0F;
  4008c2:	79fb      	ldrb	r3, [r7, #7]
  4008c4:	f003 030f 	and.w	r3, r3, #15
  4008c8:	71fb      	strb	r3, [r7, #7]
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
  4008ca:	79fb      	ldrb	r3, [r7, #7]
  4008cc:	f063 034f 	orn	r3, r3, #79	; 0x4f
  4008d0:	b2db      	uxtb	r3, r3
  4008d2:	4618      	mov	r0, r3
  4008d4:	4b02      	ldr	r3, [pc, #8]	; (4008e0 <ssd1306_set_page_address+0x28>)
  4008d6:	4798      	blx	r3
	
}
  4008d8:	bf00      	nop
  4008da:	3708      	adds	r7, #8
  4008dc:	46bd      	mov	sp, r7
  4008de:	bd80      	pop	{r7, pc}
  4008e0:	004011bd 	.word	0x004011bd

004008e4 <ssd1306_set_column_address>:
 * \brief Set current column in display RAM
 *
 * \param address the column address
 */
static inline void ssd1306_set_column_address(uint8_t address)
{
  4008e4:	b580      	push	{r7, lr}
  4008e6:	b082      	sub	sp, #8
  4008e8:	af00      	add	r7, sp, #0
  4008ea:	4603      	mov	r3, r0
  4008ec:	71fb      	strb	r3, [r7, #7]
	// Make sure the address is 7 bits
	address &= 0x7F;
  4008ee:	79fb      	ldrb	r3, [r7, #7]
  4008f0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
  4008f4:	71fb      	strb	r3, [r7, #7]
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_MSB(address >> 4));
  4008f6:	79fb      	ldrb	r3, [r7, #7]
  4008f8:	091b      	lsrs	r3, r3, #4
  4008fa:	b2db      	uxtb	r3, r3
  4008fc:	f043 0310 	orr.w	r3, r3, #16
  400900:	b2db      	uxtb	r3, r3
  400902:	4618      	mov	r0, r3
  400904:	4b06      	ldr	r3, [pc, #24]	; (400920 <ssd1306_set_column_address+0x3c>)
  400906:	4798      	blx	r3
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_LSB(address & 0x0F));
  400908:	79fb      	ldrb	r3, [r7, #7]
  40090a:	f003 030f 	and.w	r3, r3, #15
  40090e:	b2db      	uxtb	r3, r3
  400910:	4618      	mov	r0, r3
  400912:	4b03      	ldr	r3, [pc, #12]	; (400920 <ssd1306_set_column_address+0x3c>)
  400914:	4798      	blx	r3
}
  400916:	bf00      	nop
  400918:	3708      	adds	r7, #8
  40091a:	46bd      	mov	sp, r7
  40091c:	bd80      	pop	{r7, pc}
  40091e:	bf00      	nop
  400920:	004011bd 	.word	0x004011bd

00400924 <ssd1306_set_display_start_line_address>:
 * \brief Set the display start draw line address
 *
 * This function will set which line should be the start draw line for the OLED.
 */
static inline void ssd1306_set_display_start_line_address(uint8_t address)
{
  400924:	b580      	push	{r7, lr}
  400926:	b082      	sub	sp, #8
  400928:	af00      	add	r7, sp, #0
  40092a:	4603      	mov	r3, r0
  40092c:	71fb      	strb	r3, [r7, #7]
	// Make sure address is 6 bits
	address &= 0x3F;
  40092e:	79fb      	ldrb	r3, [r7, #7]
  400930:	f003 033f 	and.w	r3, r3, #63	; 0x3f
  400934:	71fb      	strb	r3, [r7, #7]
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(address));
  400936:	79fb      	ldrb	r3, [r7, #7]
  400938:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40093c:	b2db      	uxtb	r3, r3
  40093e:	4618      	mov	r0, r3
  400940:	4b02      	ldr	r3, [pc, #8]	; (40094c <ssd1306_set_display_start_line_address+0x28>)
  400942:	4798      	blx	r3
}
  400944:	bf00      	nop
  400946:	3708      	adds	r7, #8
  400948:	46bd      	mov	sp, r7
  40094a:	bd80      	pop	{r7, pc}
  40094c:	004011bd 	.word	0x004011bd

00400950 <gfx_mono_ssd1306_init>:
 * It will also write the graphic controller RAM to all zeroes.
 *
 * \note This function will clear the contents of the display.
 */
void gfx_mono_ssd1306_init(void)
{
  400950:	b590      	push	{r4, r7, lr}
  400952:	b083      	sub	sp, #12
  400954:	af00      	add	r7, sp, #0
	uint8_t page;
	uint8_t column;

#ifdef CONFIG_SSD1306_FRAMEBUFFER
	gfx_mono_set_framebuffer(framebuffer);
  400956:	4812      	ldr	r0, [pc, #72]	; (4009a0 <gfx_mono_ssd1306_init+0x50>)
  400958:	4b12      	ldr	r3, [pc, #72]	; (4009a4 <gfx_mono_ssd1306_init+0x54>)
  40095a:	4798      	blx	r3
#endif

	/* Initialize the low-level display controller. */
	ssd1306_init();
  40095c:	4b12      	ldr	r3, [pc, #72]	; (4009a8 <gfx_mono_ssd1306_init+0x58>)
  40095e:	4798      	blx	r3

	/* Set display to output data from line 0 */
	ssd1306_set_display_start_line_address(0);
  400960:	2000      	movs	r0, #0
  400962:	4b12      	ldr	r3, [pc, #72]	; (4009ac <gfx_mono_ssd1306_init+0x5c>)
  400964:	4798      	blx	r3

	/* Clear the contents of the display.
	 * If using a framebuffer (SPI interface) it will both clear the
	 * controller memory and the framebuffer.
	 */
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  400966:	2300      	movs	r3, #0
  400968:	71fb      	strb	r3, [r7, #7]
  40096a:	e012      	b.n	400992 <gfx_mono_ssd1306_init+0x42>
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
  40096c:	2300      	movs	r3, #0
  40096e:	71bb      	strb	r3, [r7, #6]
  400970:	e008      	b.n	400984 <gfx_mono_ssd1306_init+0x34>
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  400972:	79b9      	ldrb	r1, [r7, #6]
  400974:	79f8      	ldrb	r0, [r7, #7]
  400976:	2301      	movs	r3, #1
  400978:	2200      	movs	r2, #0
  40097a:	4c0d      	ldr	r4, [pc, #52]	; (4009b0 <gfx_mono_ssd1306_init+0x60>)
  40097c:	47a0      	blx	r4
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
  40097e:	79bb      	ldrb	r3, [r7, #6]
  400980:	3301      	adds	r3, #1
  400982:	71bb      	strb	r3, [r7, #6]
  400984:	f997 3006 	ldrsb.w	r3, [r7, #6]
  400988:	2b00      	cmp	r3, #0
  40098a:	daf2      	bge.n	400972 <gfx_mono_ssd1306_init+0x22>
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  40098c:	79fb      	ldrb	r3, [r7, #7]
  40098e:	3301      	adds	r3, #1
  400990:	71fb      	strb	r3, [r7, #7]
  400992:	79fb      	ldrb	r3, [r7, #7]
  400994:	2b03      	cmp	r3, #3
  400996:	d9e9      	bls.n	40096c <gfx_mono_ssd1306_init+0x1c>
		}
	}
}
  400998:	bf00      	nop
  40099a:	370c      	adds	r7, #12
  40099c:	46bd      	mov	sp, r7
  40099e:	bd90      	pop	{r4, r7, pc}
  4009a0:	2040046c 	.word	0x2040046c
  4009a4:	0040050d 	.word	0x0040050d
  4009a8:	0040110d 	.word	0x0040110d
  4009ac:	00400925 	.word	0x00400925
  4009b0:	00400a51 	.word	0x00400a51

004009b4 <gfx_mono_ssd1306_draw_pixel>:
	gfx_mono_ssd1306_draw_pixel(10, 10, GFX_PIXEL_XOR);
\endcode
 */
void gfx_mono_ssd1306_draw_pixel(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t color)
{
  4009b4:	b590      	push	{r4, r7, lr}
  4009b6:	b085      	sub	sp, #20
  4009b8:	af00      	add	r7, sp, #0
  4009ba:	4603      	mov	r3, r0
  4009bc:	71fb      	strb	r3, [r7, #7]
  4009be:	460b      	mov	r3, r1
  4009c0:	71bb      	strb	r3, [r7, #6]
  4009c2:	4613      	mov	r3, r2
  4009c4:	717b      	strb	r3, [r7, #5]
	uint8_t page;
	uint8_t pixel_mask;
	uint8_t pixel_value;

	/* Discard pixels drawn outside the screen */
	if ((x > GFX_MONO_LCD_WIDTH - 1) || (y > GFX_MONO_LCD_HEIGHT - 1)) {
  4009c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4009ca:	2b00      	cmp	r3, #0
  4009cc:	db38      	blt.n	400a40 <gfx_mono_ssd1306_draw_pixel+0x8c>
  4009ce:	79bb      	ldrb	r3, [r7, #6]
  4009d0:	2b1f      	cmp	r3, #31
  4009d2:	d835      	bhi.n	400a40 <gfx_mono_ssd1306_draw_pixel+0x8c>
		return;
	}

	page = y / GFX_MONO_LCD_PIXELS_PER_BYTE;
  4009d4:	79bb      	ldrb	r3, [r7, #6]
  4009d6:	08db      	lsrs	r3, r3, #3
  4009d8:	73bb      	strb	r3, [r7, #14]
	pixel_mask = (1 << (y - (page * 8)));
  4009da:	79ba      	ldrb	r2, [r7, #6]
  4009dc:	7bbb      	ldrb	r3, [r7, #14]
  4009de:	00db      	lsls	r3, r3, #3
  4009e0:	1ad3      	subs	r3, r2, r3
  4009e2:	2201      	movs	r2, #1
  4009e4:	fa02 f303 	lsl.w	r3, r2, r3
  4009e8:	737b      	strb	r3, [r7, #13]
	/*
	 * Read the page containing the pixel in interest, then perform the
	 * requested action on this pixel before writing the page back to the
	 * display.
	 */
	pixel_value = gfx_mono_get_byte(page, x);
  4009ea:	79fa      	ldrb	r2, [r7, #7]
  4009ec:	7bbb      	ldrb	r3, [r7, #14]
  4009ee:	4611      	mov	r1, r2
  4009f0:	4618      	mov	r0, r3
  4009f2:	4b15      	ldr	r3, [pc, #84]	; (400a48 <gfx_mono_ssd1306_draw_pixel+0x94>)
  4009f4:	4798      	blx	r3
  4009f6:	4603      	mov	r3, r0
  4009f8:	73fb      	strb	r3, [r7, #15]

	switch (color) {
  4009fa:	797b      	ldrb	r3, [r7, #5]
  4009fc:	2b01      	cmp	r3, #1
  4009fe:	d004      	beq.n	400a0a <gfx_mono_ssd1306_draw_pixel+0x56>
  400a00:	2b02      	cmp	r3, #2
  400a02:	d011      	beq.n	400a28 <gfx_mono_ssd1306_draw_pixel+0x74>
  400a04:	2b00      	cmp	r3, #0
  400a06:	d005      	beq.n	400a14 <gfx_mono_ssd1306_draw_pixel+0x60>
	case GFX_PIXEL_XOR:
		pixel_value ^= pixel_mask;
		break;

	default:
		break;
  400a08:	e013      	b.n	400a32 <gfx_mono_ssd1306_draw_pixel+0x7e>
		pixel_value |= pixel_mask;
  400a0a:	7bfa      	ldrb	r2, [r7, #15]
  400a0c:	7b7b      	ldrb	r3, [r7, #13]
  400a0e:	4313      	orrs	r3, r2
  400a10:	73fb      	strb	r3, [r7, #15]
		break;
  400a12:	e00e      	b.n	400a32 <gfx_mono_ssd1306_draw_pixel+0x7e>
		pixel_value &= ~pixel_mask;
  400a14:	f997 300d 	ldrsb.w	r3, [r7, #13]
  400a18:	43db      	mvns	r3, r3
  400a1a:	b25a      	sxtb	r2, r3
  400a1c:	f997 300f 	ldrsb.w	r3, [r7, #15]
  400a20:	4013      	ands	r3, r2
  400a22:	b25b      	sxtb	r3, r3
  400a24:	73fb      	strb	r3, [r7, #15]
		break;
  400a26:	e004      	b.n	400a32 <gfx_mono_ssd1306_draw_pixel+0x7e>
		pixel_value ^= pixel_mask;
  400a28:	7bfa      	ldrb	r2, [r7, #15]
  400a2a:	7b7b      	ldrb	r3, [r7, #13]
  400a2c:	4053      	eors	r3, r2
  400a2e:	73fb      	strb	r3, [r7, #15]
		break;
  400a30:	bf00      	nop
	}

	gfx_mono_put_byte(page, x, pixel_value);
  400a32:	7bfa      	ldrb	r2, [r7, #15]
  400a34:	79f9      	ldrb	r1, [r7, #7]
  400a36:	7bb8      	ldrb	r0, [r7, #14]
  400a38:	2300      	movs	r3, #0
  400a3a:	4c04      	ldr	r4, [pc, #16]	; (400a4c <gfx_mono_ssd1306_draw_pixel+0x98>)
  400a3c:	47a0      	blx	r4
  400a3e:	e000      	b.n	400a42 <gfx_mono_ssd1306_draw_pixel+0x8e>
		return;
  400a40:	bf00      	nop
}
  400a42:	3714      	adds	r7, #20
  400a44:	46bd      	mov	sp, r7
  400a46:	bd90      	pop	{r4, r7, pc}
  400a48:	00400ad5 	.word	0x00400ad5
  400a4c:	00400a51 	.word	0x00400a51

00400a50 <gfx_mono_ssd1306_put_byte>:
	gfx_mono_ssd1306_put_byte(0, 0, 0xFF, false);
\endcode
  */
 void gfx_mono_ssd1306_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data, bool force)
{
  400a50:	b590      	push	{r4, r7, lr}
  400a52:	b083      	sub	sp, #12
  400a54:	af00      	add	r7, sp, #0
  400a56:	4604      	mov	r4, r0
  400a58:	4608      	mov	r0, r1
  400a5a:	4611      	mov	r1, r2
  400a5c:	461a      	mov	r2, r3
  400a5e:	4623      	mov	r3, r4
  400a60:	71fb      	strb	r3, [r7, #7]
  400a62:	4603      	mov	r3, r0
  400a64:	71bb      	strb	r3, [r7, #6]
  400a66:	460b      	mov	r3, r1
  400a68:	717b      	strb	r3, [r7, #5]
  400a6a:	4613      	mov	r3, r2
  400a6c:	713b      	strb	r3, [r7, #4]
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	if (!force && data == gfx_mono_framebuffer_get_byte(page, column)) {
  400a6e:	793b      	ldrb	r3, [r7, #4]
  400a70:	f083 0301 	eor.w	r3, r3, #1
  400a74:	b2db      	uxtb	r3, r3
  400a76:	2b00      	cmp	r3, #0
  400a78:	d00a      	beq.n	400a90 <gfx_mono_ssd1306_put_byte+0x40>
  400a7a:	79ba      	ldrb	r2, [r7, #6]
  400a7c:	79fb      	ldrb	r3, [r7, #7]
  400a7e:	4611      	mov	r1, r2
  400a80:	4618      	mov	r0, r3
  400a82:	4b0f      	ldr	r3, [pc, #60]	; (400ac0 <gfx_mono_ssd1306_put_byte+0x70>)
  400a84:	4798      	blx	r3
  400a86:	4603      	mov	r3, r0
  400a88:	461a      	mov	r2, r3
  400a8a:	797b      	ldrb	r3, [r7, #5]
  400a8c:	4293      	cmp	r3, r2
  400a8e:	d012      	beq.n	400ab6 <gfx_mono_ssd1306_put_byte+0x66>
		return;
	}
	gfx_mono_framebuffer_put_byte(page, column, data);
  400a90:	797a      	ldrb	r2, [r7, #5]
  400a92:	79b9      	ldrb	r1, [r7, #6]
  400a94:	79fb      	ldrb	r3, [r7, #7]
  400a96:	4618      	mov	r0, r3
  400a98:	4b0a      	ldr	r3, [pc, #40]	; (400ac4 <gfx_mono_ssd1306_put_byte+0x74>)
  400a9a:	4798      	blx	r3
#endif

	ssd1306_set_page_address(page);
  400a9c:	79fb      	ldrb	r3, [r7, #7]
  400a9e:	4618      	mov	r0, r3
  400aa0:	4b09      	ldr	r3, [pc, #36]	; (400ac8 <gfx_mono_ssd1306_put_byte+0x78>)
  400aa2:	4798      	blx	r3
	ssd1306_set_column_address(column);
  400aa4:	79bb      	ldrb	r3, [r7, #6]
  400aa6:	4618      	mov	r0, r3
  400aa8:	4b08      	ldr	r3, [pc, #32]	; (400acc <gfx_mono_ssd1306_put_byte+0x7c>)
  400aaa:	4798      	blx	r3

	ssd1306_write_data(data);
  400aac:	797b      	ldrb	r3, [r7, #5]
  400aae:	4618      	mov	r0, r3
  400ab0:	4b07      	ldr	r3, [pc, #28]	; (400ad0 <gfx_mono_ssd1306_put_byte+0x80>)
  400ab2:	4798      	blx	r3
  400ab4:	e000      	b.n	400ab8 <gfx_mono_ssd1306_put_byte+0x68>
		return;
  400ab6:	bf00      	nop
}
  400ab8:	370c      	adds	r7, #12
  400aba:	46bd      	mov	sp, r7
  400abc:	bd90      	pop	{r4, r7, pc}
  400abe:	bf00      	nop
  400ac0:	00400565 	.word	0x00400565
  400ac4:	0040052d 	.word	0x0040052d
  400ac8:	004008b9 	.word	0x004008b9
  400acc:	004008e5 	.word	0x004008e5
  400ad0:	00401261 	.word	0x00401261

00400ad4 <gfx_mono_ssd1306_get_byte>:
 * \code
	data = gfx_mono_ssd1306_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_ssd1306_get_byte(gfx_coord_t page, gfx_coord_t column)
{
  400ad4:	b580      	push	{r7, lr}
  400ad6:	b082      	sub	sp, #8
  400ad8:	af00      	add	r7, sp, #0
  400ada:	4603      	mov	r3, r0
  400adc:	460a      	mov	r2, r1
  400ade:	71fb      	strb	r3, [r7, #7]
  400ae0:	4613      	mov	r3, r2
  400ae2:	71bb      	strb	r3, [r7, #6]
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	return gfx_mono_framebuffer_get_byte(page, column);
  400ae4:	79ba      	ldrb	r2, [r7, #6]
  400ae6:	79fb      	ldrb	r3, [r7, #7]
  400ae8:	4611      	mov	r1, r2
  400aea:	4618      	mov	r0, r3
  400aec:	4b03      	ldr	r3, [pc, #12]	; (400afc <gfx_mono_ssd1306_get_byte+0x28>)
  400aee:	4798      	blx	r3
  400af0:	4603      	mov	r3, r0
	ssd1306_set_column_address(column);

	return ssd1306_read_data();

#endif
}
  400af2:	4618      	mov	r0, r3
  400af4:	3708      	adds	r7, #8
  400af6:	46bd      	mov	sp, r7
  400af8:	bd80      	pop	{r7, pc}
  400afa:	bf00      	nop
  400afc:	00400565 	.word	0x00400565

00400b00 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  400b00:	b480      	push	{r7}
  400b02:	b083      	sub	sp, #12
  400b04:	af00      	add	r7, sp, #0
  400b06:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400b08:	687b      	ldr	r3, [r7, #4]
  400b0a:	2b07      	cmp	r3, #7
  400b0c:	d825      	bhi.n	400b5a <osc_get_rate+0x5a>
  400b0e:	a201      	add	r2, pc, #4	; (adr r2, 400b14 <osc_get_rate+0x14>)
  400b10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400b14:	00400b35 	.word	0x00400b35
  400b18:	00400b3b 	.word	0x00400b3b
  400b1c:	00400b41 	.word	0x00400b41
  400b20:	00400b47 	.word	0x00400b47
  400b24:	00400b4b 	.word	0x00400b4b
  400b28:	00400b4f 	.word	0x00400b4f
  400b2c:	00400b53 	.word	0x00400b53
  400b30:	00400b57 	.word	0x00400b57
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  400b34:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  400b38:	e010      	b.n	400b5c <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  400b3a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400b3e:	e00d      	b.n	400b5c <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  400b40:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400b44:	e00a      	b.n	400b5c <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  400b46:	4b08      	ldr	r3, [pc, #32]	; (400b68 <osc_get_rate+0x68>)
  400b48:	e008      	b.n	400b5c <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  400b4a:	4b08      	ldr	r3, [pc, #32]	; (400b6c <osc_get_rate+0x6c>)
  400b4c:	e006      	b.n	400b5c <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  400b4e:	4b08      	ldr	r3, [pc, #32]	; (400b70 <osc_get_rate+0x70>)
  400b50:	e004      	b.n	400b5c <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  400b52:	4b07      	ldr	r3, [pc, #28]	; (400b70 <osc_get_rate+0x70>)
  400b54:	e002      	b.n	400b5c <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  400b56:	4b06      	ldr	r3, [pc, #24]	; (400b70 <osc_get_rate+0x70>)
  400b58:	e000      	b.n	400b5c <osc_get_rate+0x5c>
	}

	return 0;
  400b5a:	2300      	movs	r3, #0
}
  400b5c:	4618      	mov	r0, r3
  400b5e:	370c      	adds	r7, #12
  400b60:	46bd      	mov	sp, r7
  400b62:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b66:	4770      	bx	lr
  400b68:	003d0900 	.word	0x003d0900
  400b6c:	007a1200 	.word	0x007a1200
  400b70:	00b71b00 	.word	0x00b71b00

00400b74 <sysclk_get_main_hz>:
{
  400b74:	b580      	push	{r7, lr}
  400b76:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  400b78:	2006      	movs	r0, #6
  400b7a:	4b05      	ldr	r3, [pc, #20]	; (400b90 <sysclk_get_main_hz+0x1c>)
  400b7c:	4798      	blx	r3
  400b7e:	4602      	mov	r2, r0
  400b80:	4613      	mov	r3, r2
  400b82:	009b      	lsls	r3, r3, #2
  400b84:	4413      	add	r3, r2
  400b86:	009a      	lsls	r2, r3, #2
  400b88:	4413      	add	r3, r2
}
  400b8a:	4618      	mov	r0, r3
  400b8c:	bd80      	pop	{r7, pc}
  400b8e:	bf00      	nop
  400b90:	00400b01 	.word	0x00400b01

00400b94 <sysclk_get_cpu_hz>:
{
  400b94:	b580      	push	{r7, lr}
  400b96:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  400b98:	4b02      	ldr	r3, [pc, #8]	; (400ba4 <sysclk_get_cpu_hz+0x10>)
  400b9a:	4798      	blx	r3
  400b9c:	4603      	mov	r3, r0
}
  400b9e:	4618      	mov	r0, r3
  400ba0:	bd80      	pop	{r7, pc}
  400ba2:	bf00      	nop
  400ba4:	00400b75 	.word	0x00400b75

00400ba8 <sysclk_get_peripheral_hz>:
{
  400ba8:	b580      	push	{r7, lr}
  400baa:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  400bac:	4b02      	ldr	r3, [pc, #8]	; (400bb8 <sysclk_get_peripheral_hz+0x10>)
  400bae:	4798      	blx	r3
  400bb0:	4603      	mov	r3, r0
  400bb2:	085b      	lsrs	r3, r3, #1
}
  400bb4:	4618      	mov	r0, r3
  400bb6:	bd80      	pop	{r7, pc}
  400bb8:	00400b75 	.word	0x00400b75

00400bbc <ioport_enable_pin>:
 * IOPORT_CREATE_PIN().
 *
 * \param pin  IOPORT pin to enable
 */
static inline void ioport_enable_pin(ioport_pin_t pin)
{
  400bbc:	b480      	push	{r7}
  400bbe:	b089      	sub	sp, #36	; 0x24
  400bc0:	af00      	add	r7, sp, #0
  400bc2:	6078      	str	r0, [r7, #4]
  400bc4:	687b      	ldr	r3, [r7, #4]
  400bc6:	61fb      	str	r3, [r7, #28]
  400bc8:	69fb      	ldr	r3, [r7, #28]
  400bca:	61bb      	str	r3, [r7, #24]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  400bcc:	69bb      	ldr	r3, [r7, #24]
  400bce:	095a      	lsrs	r2, r3, #5
  400bd0:	69fb      	ldr	r3, [r7, #28]
  400bd2:	617b      	str	r3, [r7, #20]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  400bd4:	697b      	ldr	r3, [r7, #20]
  400bd6:	f003 031f 	and.w	r3, r3, #31
  400bda:	2101      	movs	r1, #1
  400bdc:	fa01 f303 	lsl.w	r3, r1, r3
  400be0:	613a      	str	r2, [r7, #16]
  400be2:	60fb      	str	r3, [r7, #12]
  400be4:	693b      	ldr	r3, [r7, #16]
  400be6:	60bb      	str	r3, [r7, #8]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400be8:	68ba      	ldr	r2, [r7, #8]
  400bea:	4b06      	ldr	r3, [pc, #24]	; (400c04 <ioport_enable_pin+0x48>)
  400bec:	4413      	add	r3, r2
  400bee:	025b      	lsls	r3, r3, #9
  400bf0:	461a      	mov	r2, r3
}

__always_inline static void arch_ioport_enable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PER = mask;
  400bf2:	68fb      	ldr	r3, [r7, #12]
  400bf4:	6013      	str	r3, [r2, #0]
	arch_ioport_enable_pin(pin);
}
  400bf6:	bf00      	nop
  400bf8:	3724      	adds	r7, #36	; 0x24
  400bfa:	46bd      	mov	sp, r7
  400bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c00:	4770      	bx	lr
  400c02:	bf00      	nop
  400c04:	00200707 	.word	0x00200707

00400c08 <ioport_set_pin_mode>:
 *
 * \param pin IOPORT pin to configure
 * \param mode Mode masks to configure for the specified pin (\ref ioport_modes)
 */
static inline void ioport_set_pin_mode(ioport_pin_t pin, ioport_mode_t mode)
{
  400c08:	b480      	push	{r7}
  400c0a:	b08d      	sub	sp, #52	; 0x34
  400c0c:	af00      	add	r7, sp, #0
  400c0e:	6078      	str	r0, [r7, #4]
  400c10:	6039      	str	r1, [r7, #0]
  400c12:	687b      	ldr	r3, [r7, #4]
  400c14:	62fb      	str	r3, [r7, #44]	; 0x2c
  400c16:	683b      	ldr	r3, [r7, #0]
  400c18:	62bb      	str	r3, [r7, #40]	; 0x28
  400c1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400c1c:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
  400c1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400c20:	095a      	lsrs	r2, r3, #5
  400c22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400c24:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
  400c26:	6a3b      	ldr	r3, [r7, #32]
  400c28:	f003 031f 	and.w	r3, r3, #31
  400c2c:	2101      	movs	r1, #1
  400c2e:	fa01 f303 	lsl.w	r3, r1, r3
  400c32:	61fa      	str	r2, [r7, #28]
  400c34:	61bb      	str	r3, [r7, #24]
  400c36:	6abb      	ldr	r3, [r7, #40]	; 0x28
  400c38:	617b      	str	r3, [r7, #20]
  400c3a:	69fb      	ldr	r3, [r7, #28]
  400c3c:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400c3e:	693a      	ldr	r2, [r7, #16]
  400c40:	4b37      	ldr	r3, [pc, #220]	; (400d20 <ioport_set_pin_mode+0x118>)
  400c42:	4413      	add	r3, r2
  400c44:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);
  400c46:	60fb      	str	r3, [r7, #12]

	if (mode & IOPORT_MODE_PULLUP) {
  400c48:	697b      	ldr	r3, [r7, #20]
  400c4a:	f003 0308 	and.w	r3, r3, #8
  400c4e:	2b00      	cmp	r3, #0
  400c50:	d003      	beq.n	400c5a <ioport_set_pin_mode+0x52>
		base->PIO_PUER = mask;
  400c52:	68fb      	ldr	r3, [r7, #12]
  400c54:	69ba      	ldr	r2, [r7, #24]
  400c56:	665a      	str	r2, [r3, #100]	; 0x64
  400c58:	e002      	b.n	400c60 <ioport_set_pin_mode+0x58>
	} else {
		base->PIO_PUDR = mask;
  400c5a:	68fb      	ldr	r3, [r7, #12]
  400c5c:	69ba      	ldr	r2, [r7, #24]
  400c5e:	661a      	str	r2, [r3, #96]	; 0x60
	}

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
  400c60:	697b      	ldr	r3, [r7, #20]
  400c62:	f003 0310 	and.w	r3, r3, #16
  400c66:	2b00      	cmp	r3, #0
  400c68:	d004      	beq.n	400c74 <ioport_set_pin_mode+0x6c>
		base->PIO_PPDER = mask;
  400c6a:	68fb      	ldr	r3, [r7, #12]
  400c6c:	69ba      	ldr	r2, [r7, #24]
  400c6e:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  400c72:	e003      	b.n	400c7c <ioport_set_pin_mode+0x74>
	} else {
		base->PIO_PPDDR = mask;
  400c74:	68fb      	ldr	r3, [r7, #12]
  400c76:	69ba      	ldr	r2, [r7, #24]
  400c78:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	}
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
  400c7c:	697b      	ldr	r3, [r7, #20]
  400c7e:	f003 0320 	and.w	r3, r3, #32
  400c82:	2b00      	cmp	r3, #0
  400c84:	d003      	beq.n	400c8e <ioport_set_pin_mode+0x86>
		base->PIO_MDER = mask;
  400c86:	68fb      	ldr	r3, [r7, #12]
  400c88:	69ba      	ldr	r2, [r7, #24]
  400c8a:	651a      	str	r2, [r3, #80]	; 0x50
  400c8c:	e002      	b.n	400c94 <ioport_set_pin_mode+0x8c>
	} else {
		base->PIO_MDDR = mask;
  400c8e:	68fb      	ldr	r3, [r7, #12]
  400c90:	69ba      	ldr	r2, [r7, #24]
  400c92:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
  400c94:	697b      	ldr	r3, [r7, #20]
  400c96:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
  400c9a:	2b00      	cmp	r3, #0
  400c9c:	d003      	beq.n	400ca6 <ioport_set_pin_mode+0x9e>
		base->PIO_IFER = mask;
  400c9e:	68fb      	ldr	r3, [r7, #12]
  400ca0:	69ba      	ldr	r2, [r7, #24]
  400ca2:	621a      	str	r2, [r3, #32]
  400ca4:	e002      	b.n	400cac <ioport_set_pin_mode+0xa4>
	} else {
		base->PIO_IFDR = mask;
  400ca6:	68fb      	ldr	r3, [r7, #12]
  400ca8:	69ba      	ldr	r2, [r7, #24]
  400caa:	625a      	str	r2, [r3, #36]	; 0x24
	}

	if (mode & IOPORT_MODE_DEBOUNCE) {
  400cac:	697b      	ldr	r3, [r7, #20]
  400cae:	f003 0380 	and.w	r3, r3, #128	; 0x80
  400cb2:	2b00      	cmp	r3, #0
  400cb4:	d004      	beq.n	400cc0 <ioport_set_pin_mode+0xb8>
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
#else
		base->PIO_IFSCER = mask;
  400cb6:	68fb      	ldr	r3, [r7, #12]
  400cb8:	69ba      	ldr	r2, [r7, #24]
  400cba:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  400cbe:	e003      	b.n	400cc8 <ioport_set_pin_mode+0xc0>
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  400cc0:	68fb      	ldr	r3, [r7, #12]
  400cc2:	69ba      	ldr	r2, [r7, #24]
  400cc4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABSR |= mask;
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
  400cc8:	697b      	ldr	r3, [r7, #20]
  400cca:	f003 0301 	and.w	r3, r3, #1
  400cce:	2b00      	cmp	r3, #0
  400cd0:	d006      	beq.n	400ce0 <ioport_set_pin_mode+0xd8>
		base->PIO_ABCDSR[0] |= mask;
  400cd2:	68fb      	ldr	r3, [r7, #12]
  400cd4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400cd6:	69bb      	ldr	r3, [r7, #24]
  400cd8:	431a      	orrs	r2, r3
  400cda:	68fb      	ldr	r3, [r7, #12]
  400cdc:	671a      	str	r2, [r3, #112]	; 0x70
  400cde:	e006      	b.n	400cee <ioport_set_pin_mode+0xe6>
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  400ce0:	68fb      	ldr	r3, [r7, #12]
  400ce2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400ce4:	69bb      	ldr	r3, [r7, #24]
  400ce6:	43db      	mvns	r3, r3
  400ce8:	401a      	ands	r2, r3
  400cea:	68fb      	ldr	r3, [r7, #12]
  400cec:	671a      	str	r2, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
  400cee:	697b      	ldr	r3, [r7, #20]
  400cf0:	f003 0302 	and.w	r3, r3, #2
  400cf4:	2b00      	cmp	r3, #0
  400cf6:	d006      	beq.n	400d06 <ioport_set_pin_mode+0xfe>
		base->PIO_ABCDSR[1] |= mask;
  400cf8:	68fb      	ldr	r3, [r7, #12]
  400cfa:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400cfc:	69bb      	ldr	r3, [r7, #24]
  400cfe:	431a      	orrs	r2, r3
  400d00:	68fb      	ldr	r3, [r7, #12]
  400d02:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_set_pin_mode(pin, mode);
}
  400d04:	e006      	b.n	400d14 <ioport_set_pin_mode+0x10c>
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  400d06:	68fb      	ldr	r3, [r7, #12]
  400d08:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400d0a:	69bb      	ldr	r3, [r7, #24]
  400d0c:	43db      	mvns	r3, r3
  400d0e:	401a      	ands	r2, r3
  400d10:	68fb      	ldr	r3, [r7, #12]
  400d12:	675a      	str	r2, [r3, #116]	; 0x74
  400d14:	bf00      	nop
  400d16:	3734      	adds	r7, #52	; 0x34
  400d18:	46bd      	mov	sp, r7
  400d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d1e:	4770      	bx	lr
  400d20:	00200707 	.word	0x00200707

00400d24 <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
  400d24:	b480      	push	{r7}
  400d26:	b08d      	sub	sp, #52	; 0x34
  400d28:	af00      	add	r7, sp, #0
  400d2a:	6078      	str	r0, [r7, #4]
  400d2c:	460b      	mov	r3, r1
  400d2e:	70fb      	strb	r3, [r7, #3]
  400d30:	687b      	ldr	r3, [r7, #4]
  400d32:	62fb      	str	r3, [r7, #44]	; 0x2c
  400d34:	78fb      	ldrb	r3, [r7, #3]
  400d36:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  400d3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400d3c:	627b      	str	r3, [r7, #36]	; 0x24
  400d3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400d40:	623b      	str	r3, [r7, #32]
	return pin >> 5;
  400d42:	6a3b      	ldr	r3, [r7, #32]
  400d44:	095b      	lsrs	r3, r3, #5
  400d46:	61fb      	str	r3, [r7, #28]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400d48:	69fa      	ldr	r2, [r7, #28]
  400d4a:	4b17      	ldr	r3, [pc, #92]	; (400da8 <ioport_set_pin_dir+0x84>)
  400d4c:	4413      	add	r3, r2
  400d4e:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  400d50:	61bb      	str	r3, [r7, #24]

	if (dir == IOPORT_DIR_OUTPUT) {
  400d52:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  400d56:	2b01      	cmp	r3, #1
  400d58:	d109      	bne.n	400d6e <ioport_set_pin_dir+0x4a>
  400d5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400d5c:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
  400d5e:	697b      	ldr	r3, [r7, #20]
  400d60:	f003 031f 	and.w	r3, r3, #31
  400d64:	2201      	movs	r2, #1
  400d66:	409a      	lsls	r2, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400d68:	69bb      	ldr	r3, [r7, #24]
  400d6a:	611a      	str	r2, [r3, #16]
  400d6c:	e00c      	b.n	400d88 <ioport_set_pin_dir+0x64>
	} else if (dir == IOPORT_DIR_INPUT) {
  400d6e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  400d72:	2b00      	cmp	r3, #0
  400d74:	d108      	bne.n	400d88 <ioport_set_pin_dir+0x64>
  400d76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400d78:	613b      	str	r3, [r7, #16]
	return 1U << (pin & 0x1F);
  400d7a:	693b      	ldr	r3, [r7, #16]
  400d7c:	f003 031f 	and.w	r3, r3, #31
  400d80:	2201      	movs	r2, #1
  400d82:	409a      	lsls	r2, r3
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400d84:	69bb      	ldr	r3, [r7, #24]
  400d86:	615a      	str	r2, [r3, #20]
  400d88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400d8a:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  400d8c:	68fb      	ldr	r3, [r7, #12]
  400d8e:	f003 031f 	and.w	r3, r3, #31
  400d92:	2201      	movs	r2, #1
  400d94:	409a      	lsls	r2, r3
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400d96:	69bb      	ldr	r3, [r7, #24]
  400d98:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	arch_ioport_set_pin_dir(pin, dir);
}
  400d9c:	bf00      	nop
  400d9e:	3734      	adds	r7, #52	; 0x34
  400da0:	46bd      	mov	sp, r7
  400da2:	f85d 7b04 	ldr.w	r7, [sp], #4
  400da6:	4770      	bx	lr
  400da8:	00200707 	.word	0x00200707

00400dac <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  400dac:	b480      	push	{r7}
  400dae:	b08b      	sub	sp, #44	; 0x2c
  400db0:	af00      	add	r7, sp, #0
  400db2:	6078      	str	r0, [r7, #4]
  400db4:	460b      	mov	r3, r1
  400db6:	70fb      	strb	r3, [r7, #3]
  400db8:	687b      	ldr	r3, [r7, #4]
  400dba:	627b      	str	r3, [r7, #36]	; 0x24
  400dbc:	78fb      	ldrb	r3, [r7, #3]
  400dbe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  400dc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400dc4:	61fb      	str	r3, [r7, #28]
  400dc6:	69fb      	ldr	r3, [r7, #28]
  400dc8:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
  400dca:	69bb      	ldr	r3, [r7, #24]
  400dcc:	095b      	lsrs	r3, r3, #5
  400dce:	617b      	str	r3, [r7, #20]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400dd0:	697a      	ldr	r2, [r7, #20]
  400dd2:	4b10      	ldr	r3, [pc, #64]	; (400e14 <ioport_set_pin_level+0x68>)
  400dd4:	4413      	add	r3, r2
  400dd6:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  400dd8:	613b      	str	r3, [r7, #16]

	if (level) {
  400dda:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  400dde:	2b00      	cmp	r3, #0
  400de0:	d009      	beq.n	400df6 <ioport_set_pin_level+0x4a>
  400de2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400de4:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  400de6:	68fb      	ldr	r3, [r7, #12]
  400de8:	f003 031f 	and.w	r3, r3, #31
  400dec:	2201      	movs	r2, #1
  400dee:	409a      	lsls	r2, r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400df0:	693b      	ldr	r3, [r7, #16]
  400df2:	631a      	str	r2, [r3, #48]	; 0x30
	arch_ioport_set_pin_level(pin, level);
}
  400df4:	e008      	b.n	400e08 <ioport_set_pin_level+0x5c>
  400df6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400df8:	60bb      	str	r3, [r7, #8]
	return 1U << (pin & 0x1F);
  400dfa:	68bb      	ldr	r3, [r7, #8]
  400dfc:	f003 031f 	and.w	r3, r3, #31
  400e00:	2201      	movs	r2, #1
  400e02:	409a      	lsls	r2, r3
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400e04:	693b      	ldr	r3, [r7, #16]
  400e06:	635a      	str	r2, [r3, #52]	; 0x34
  400e08:	bf00      	nop
  400e0a:	372c      	adds	r7, #44	; 0x2c
  400e0c:	46bd      	mov	sp, r7
  400e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e12:	4770      	bx	lr
  400e14:	00200707 	.word	0x00200707

00400e18 <spi_reset>:
{
  400e18:	b480      	push	{r7}
  400e1a:	b083      	sub	sp, #12
  400e1c:	af00      	add	r7, sp, #0
  400e1e:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_SWRST;
  400e20:	687b      	ldr	r3, [r7, #4]
  400e22:	2280      	movs	r2, #128	; 0x80
  400e24:	601a      	str	r2, [r3, #0]
}
  400e26:	bf00      	nop
  400e28:	370c      	adds	r7, #12
  400e2a:	46bd      	mov	sp, r7
  400e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e30:	4770      	bx	lr

00400e32 <spi_enable>:
{
  400e32:	b480      	push	{r7}
  400e34:	b083      	sub	sp, #12
  400e36:	af00      	add	r7, sp, #0
  400e38:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_SPIEN;
  400e3a:	687b      	ldr	r3, [r7, #4]
  400e3c:	2201      	movs	r2, #1
  400e3e:	601a      	str	r2, [r3, #0]
}
  400e40:	bf00      	nop
  400e42:	370c      	adds	r7, #12
  400e44:	46bd      	mov	sp, r7
  400e46:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e4a:	4770      	bx	lr

00400e4c <spi_disable>:
{
  400e4c:	b480      	push	{r7}
  400e4e:	b083      	sub	sp, #12
  400e50:	af00      	add	r7, sp, #0
  400e52:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  400e54:	687b      	ldr	r3, [r7, #4]
  400e56:	2202      	movs	r2, #2
  400e58:	601a      	str	r2, [r3, #0]
}
  400e5a:	bf00      	nop
  400e5c:	370c      	adds	r7, #12
  400e5e:	46bd      	mov	sp, r7
  400e60:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e64:	4770      	bx	lr

00400e66 <spi_set_master_mode>:
{
  400e66:	b480      	push	{r7}
  400e68:	b083      	sub	sp, #12
  400e6a:	af00      	add	r7, sp, #0
  400e6c:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR |= SPI_MR_MSTR;
  400e6e:	687b      	ldr	r3, [r7, #4]
  400e70:	685b      	ldr	r3, [r3, #4]
  400e72:	f043 0201 	orr.w	r2, r3, #1
  400e76:	687b      	ldr	r3, [r7, #4]
  400e78:	605a      	str	r2, [r3, #4]
}
  400e7a:	bf00      	nop
  400e7c:	370c      	adds	r7, #12
  400e7e:	46bd      	mov	sp, r7
  400e80:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e84:	4770      	bx	lr

00400e86 <spi_set_fixed_peripheral_select>:
{
  400e86:	b480      	push	{r7}
  400e88:	b083      	sub	sp, #12
  400e8a:	af00      	add	r7, sp, #0
  400e8c:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR &= (~SPI_MR_PS);
  400e8e:	687b      	ldr	r3, [r7, #4]
  400e90:	685b      	ldr	r3, [r3, #4]
  400e92:	f023 0202 	bic.w	r2, r3, #2
  400e96:	687b      	ldr	r3, [r7, #4]
  400e98:	605a      	str	r2, [r3, #4]
}
  400e9a:	bf00      	nop
  400e9c:	370c      	adds	r7, #12
  400e9e:	46bd      	mov	sp, r7
  400ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ea4:	4770      	bx	lr

00400ea6 <spi_disable_mode_fault_detect>:
 * \brief Disable Mode Fault Detection.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_mode_fault_detect(Spi *p_spi)
{
  400ea6:	b480      	push	{r7}
  400ea8:	b083      	sub	sp, #12
  400eaa:	af00      	add	r7, sp, #0
  400eac:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  400eae:	687b      	ldr	r3, [r7, #4]
  400eb0:	685b      	ldr	r3, [r3, #4]
  400eb2:	f043 0210 	orr.w	r2, r3, #16
  400eb6:	687b      	ldr	r3, [r7, #4]
  400eb8:	605a      	str	r2, [r3, #4]
}
  400eba:	bf00      	nop
  400ebc:	370c      	adds	r7, #12
  400ebe:	46bd      	mov	sp, r7
  400ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ec4:	4770      	bx	lr

00400ec6 <spi_disable_loopback>:
 * \brief Disable loopback mode.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
  400ec6:	b480      	push	{r7}
  400ec8:	b083      	sub	sp, #12
  400eca:	af00      	add	r7, sp, #0
  400ecc:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  400ece:	687b      	ldr	r3, [r7, #4]
  400ed0:	685b      	ldr	r3, [r3, #4]
  400ed2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
  400ed6:	687b      	ldr	r3, [r7, #4]
  400ed8:	605a      	str	r2, [r3, #4]
}
  400eda:	bf00      	nop
  400edc:	370c      	adds	r7, #12
  400ede:	46bd      	mov	sp, r7
  400ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ee4:	4770      	bx	lr
	...

00400ee8 <ssd1306_hard_reset>:
{
  400ee8:	b580      	push	{r7, lr}
  400eea:	b082      	sub	sp, #8
  400eec:	af00      	add	r7, sp, #0
	uint32_t delay_10us = 10 * (sysclk_get_cpu_hz()/1000000);
  400eee:	4b0f      	ldr	r3, [pc, #60]	; (400f2c <ssd1306_hard_reset+0x44>)
  400ef0:	4798      	blx	r3
  400ef2:	4602      	mov	r2, r0
  400ef4:	4b0e      	ldr	r3, [pc, #56]	; (400f30 <ssd1306_hard_reset+0x48>)
  400ef6:	fba3 2302 	umull	r2, r3, r3, r2
  400efa:	0c9a      	lsrs	r2, r3, #18
  400efc:	4613      	mov	r3, r2
  400efe:	009b      	lsls	r3, r3, #2
  400f00:	4413      	add	r3, r2
  400f02:	005b      	lsls	r3, r3, #1
  400f04:	607b      	str	r3, [r7, #4]
	ioport_set_pin_level(SSD1306_RES_PIN, false);
  400f06:	2100      	movs	r1, #0
  400f08:	2051      	movs	r0, #81	; 0x51
  400f0a:	4b0a      	ldr	r3, [pc, #40]	; (400f34 <ssd1306_hard_reset+0x4c>)
  400f0c:	4798      	blx	r3
	delay_cycles(delay_10us); // At lest 10us
  400f0e:	6878      	ldr	r0, [r7, #4]
  400f10:	4b09      	ldr	r3, [pc, #36]	; (400f38 <ssd1306_hard_reset+0x50>)
  400f12:	4798      	blx	r3
	ioport_set_pin_level(SSD1306_RES_PIN, true);
  400f14:	2101      	movs	r1, #1
  400f16:	2051      	movs	r0, #81	; 0x51
  400f18:	4b06      	ldr	r3, [pc, #24]	; (400f34 <ssd1306_hard_reset+0x4c>)
  400f1a:	4798      	blx	r3
	delay_cycles(delay_10us); // At lest 10us
  400f1c:	6878      	ldr	r0, [r7, #4]
  400f1e:	4b06      	ldr	r3, [pc, #24]	; (400f38 <ssd1306_hard_reset+0x50>)
  400f20:	4798      	blx	r3
}
  400f22:	bf00      	nop
  400f24:	3708      	adds	r7, #8
  400f26:	46bd      	mov	sp, r7
  400f28:	bd80      	pop	{r7, pc}
  400f2a:	bf00      	nop
  400f2c:	00400b95 	.word	0x00400b95
  400f30:	431bde83 	.word	0x431bde83
  400f34:	00400dad 	.word	0x00400dad
  400f38:	20400001 	.word	0x20400001

00400f3c <ssd1306_display_on>:
 * \brief Turn the OLED display on
 *
 * This function will turn on the OLED.
 */
static inline void ssd1306_display_on(void)
{
  400f3c:	b580      	push	{r7, lr}
  400f3e:	af00      	add	r7, sp, #0
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_ON);
  400f40:	20af      	movs	r0, #175	; 0xaf
  400f42:	4b02      	ldr	r3, [pc, #8]	; (400f4c <ssd1306_display_on+0x10>)
  400f44:	4798      	blx	r3
}
  400f46:	bf00      	nop
  400f48:	bd80      	pop	{r7, pc}
  400f4a:	bf00      	nop
  400f4c:	004011bd 	.word	0x004011bd

00400f50 <ssd1306_set_contrast>:
 * \param contrast a number between 0 and 0xFF
 *
 * \retval contrast the contrast value written to the OLED controller
 */
static inline uint8_t ssd1306_set_contrast(uint8_t contrast)
{
  400f50:	b580      	push	{r7, lr}
  400f52:	b082      	sub	sp, #8
  400f54:	af00      	add	r7, sp, #0
  400f56:	4603      	mov	r3, r0
  400f58:	71fb      	strb	r3, [r7, #7]
	ssd1306_write_command(SSD1306_CMD_SET_CONTRAST_CONTROL_FOR_BANK0);
  400f5a:	2081      	movs	r0, #129	; 0x81
  400f5c:	4b05      	ldr	r3, [pc, #20]	; (400f74 <ssd1306_set_contrast+0x24>)
  400f5e:	4798      	blx	r3
	ssd1306_write_command(contrast);
  400f60:	79fb      	ldrb	r3, [r7, #7]
  400f62:	4618      	mov	r0, r3
  400f64:	4b03      	ldr	r3, [pc, #12]	; (400f74 <ssd1306_set_contrast+0x24>)
  400f66:	4798      	blx	r3
	return contrast;
  400f68:	79fb      	ldrb	r3, [r7, #7]
}
  400f6a:	4618      	mov	r0, r3
  400f6c:	3708      	adds	r7, #8
  400f6e:	46bd      	mov	sp, r7
  400f70:	bd80      	pop	{r7, pc}
  400f72:	bf00      	nop
  400f74:	004011bd 	.word	0x004011bd

00400f78 <ssd1306_display_invert_disable>:
 *
 * This function will disable invert on all pixels on the OLED
 *
 */
static inline void ssd1306_display_invert_disable(void)
{
  400f78:	b580      	push	{r7, lr}
  400f7a:	af00      	add	r7, sp, #0
	ssd1306_write_command(SSD1306_CMD_SET_NORMAL_DISPLAY);
  400f7c:	20a6      	movs	r0, #166	; 0xa6
  400f7e:	4b02      	ldr	r3, [pc, #8]	; (400f88 <ssd1306_display_invert_disable+0x10>)
  400f80:	4798      	blx	r3
}
  400f82:	bf00      	nop
  400f84:	bd80      	pop	{r7, pc}
  400f86:	bf00      	nop
  400f88:	004011bd 	.word	0x004011bd

00400f8c <ssd1306_interface_init>:
#define SPI_MOSI_MASK 21
#define SPI_CLK_MASK 22


static void ssd1306_interface_init(void)
{
  400f8c:	b590      	push	{r4, r7, lr}
  400f8e:	b083      	sub	sp, #12
  400f90:	af00      	add	r7, sp, #0
	
	ioport_set_pin_dir(SSD1306_RES_PIN, IOPORT_DIR_OUTPUT);
  400f92:	2101      	movs	r1, #1
  400f94:	2051      	movs	r0, #81	; 0x51
  400f96:	4b46      	ldr	r3, [pc, #280]	; (4010b0 <ssd1306_interface_init+0x124>)
  400f98:	4798      	blx	r3
	ioport_set_pin_dir(SSD1306_DC_PIN, IOPORT_DIR_OUTPUT);
  400f9a:	2101      	movs	r1, #1
  400f9c:	2023      	movs	r0, #35	; 0x23
  400f9e:	4b44      	ldr	r3, [pc, #272]	; (4010b0 <ssd1306_interface_init+0x124>)
  400fa0:	4798      	blx	r3
	ioport_set_pin_mode(SSD1306_RES_PIN, IOPORT_MODE_PULLUP);
  400fa2:	2108      	movs	r1, #8
  400fa4:	2051      	movs	r0, #81	; 0x51
  400fa6:	4b43      	ldr	r3, [pc, #268]	; (4010b4 <ssd1306_interface_init+0x128>)
  400fa8:	4798      	blx	r3
	ioport_set_pin_mode(SSD1306_DC_PIN, IOPORT_MODE_PULLUP);
  400faa:	2108      	movs	r1, #8
  400fac:	2023      	movs	r0, #35	; 0x23
  400fae:	4b41      	ldr	r3, [pc, #260]	; (4010b4 <ssd1306_interface_init+0x128>)
  400fb0:	4798      	blx	r3
	ioport_enable_pin(SSD1306_DC_PIN);
  400fb2:	2023      	movs	r0, #35	; 0x23
  400fb4:	4b40      	ldr	r3, [pc, #256]	; (4010b8 <ssd1306_interface_init+0x12c>)
  400fb6:	4798      	blx	r3
	ioport_enable_pin(SSD1306_RES_PIN);
  400fb8:	2051      	movs	r0, #81	; 0x51
  400fba:	4b3f      	ldr	r3, [pc, #252]	; (4010b8 <ssd1306_interface_init+0x12c>)
  400fbc:	4798      	blx	r3
	ioport_set_pin_level(SSD1306_DC_PIN, true);
  400fbe:	2101      	movs	r1, #1
  400fc0:	2023      	movs	r0, #35	; 0x23
  400fc2:	4b3e      	ldr	r3, [pc, #248]	; (4010bc <ssd1306_interface_init+0x130>)
  400fc4:	4798      	blx	r3
	ioport_set_pin_level(SSD1306_RES_PIN, true);
  400fc6:	2101      	movs	r1, #1
  400fc8:	2051      	movs	r0, #81	; 0x51
  400fca:	4b3c      	ldr	r3, [pc, #240]	; (4010bc <ssd1306_interface_init+0x130>)
  400fcc:	4798      	blx	r3
	
	
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  400fce:	2300      	movs	r3, #0
  400fd0:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  400fd4:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400fd8:	4839      	ldr	r0, [pc, #228]	; (4010c0 <ssd1306_interface_init+0x134>)
  400fda:	4c3a      	ldr	r4, [pc, #232]	; (4010c4 <ssd1306_interface_init+0x138>)
  400fdc:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  400fde:	2300      	movs	r3, #0
  400fe0:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400fe4:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400fe8:	4835      	ldr	r0, [pc, #212]	; (4010c0 <ssd1306_interface_init+0x134>)
  400fea:	4c36      	ldr	r4, [pc, #216]	; (4010c4 <ssd1306_interface_init+0x138>)
  400fec:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  400fee:	2300      	movs	r3, #0
  400ff0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  400ff4:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400ff8:	4831      	ldr	r0, [pc, #196]	; (4010c0 <ssd1306_interface_init+0x134>)
  400ffa:	4c32      	ldr	r4, [pc, #200]	; (4010c4 <ssd1306_interface_init+0x138>)
  400ffc:	47a0      	blx	r4
	
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  400ffe:	2300      	movs	r3, #0
  401000:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  401004:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401008:	482d      	ldr	r0, [pc, #180]	; (4010c0 <ssd1306_interface_init+0x134>)
  40100a:	4c2e      	ldr	r4, [pc, #184]	; (4010c4 <ssd1306_interface_init+0x138>)
  40100c:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  40100e:	2300      	movs	r3, #0
  401010:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  401014:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401018:	4829      	ldr	r0, [pc, #164]	; (4010c0 <ssd1306_interface_init+0x134>)
  40101a:	4c2a      	ldr	r4, [pc, #168]	; (4010c4 <ssd1306_interface_init+0x138>)
  40101c:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  40101e:	2300      	movs	r3, #0
  401020:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  401024:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401028:	4825      	ldr	r0, [pc, #148]	; (4010c0 <ssd1306_interface_init+0x134>)
  40102a:	4c26      	ldr	r4, [pc, #152]	; (4010c4 <ssd1306_interface_init+0x138>)
  40102c:	47a0      	blx	r4
		
		spi_disable(SPI0);
  40102e:	4826      	ldr	r0, [pc, #152]	; (4010c8 <ssd1306_interface_init+0x13c>)
  401030:	4b26      	ldr	r3, [pc, #152]	; (4010cc <ssd1306_interface_init+0x140>)
  401032:	4798      	blx	r3
		spi_reset(SPI0);
  401034:	4824      	ldr	r0, [pc, #144]	; (4010c8 <ssd1306_interface_init+0x13c>)
  401036:	4b26      	ldr	r3, [pc, #152]	; (4010d0 <ssd1306_interface_init+0x144>)
  401038:	4798      	blx	r3
		spi_set_master_mode(SPI0);
  40103a:	4823      	ldr	r0, [pc, #140]	; (4010c8 <ssd1306_interface_init+0x13c>)
  40103c:	4b25      	ldr	r3, [pc, #148]	; (4010d4 <ssd1306_interface_init+0x148>)
  40103e:	4798      	blx	r3
		//spi_set_transfer_delay(SPI0, 1, 40, 30);
		spi_configure_cs_behavior(SPI0, 1, SPI_CS_KEEP_LOW);
  401040:	2208      	movs	r2, #8
  401042:	2101      	movs	r1, #1
  401044:	4820      	ldr	r0, [pc, #128]	; (4010c8 <ssd1306_interface_init+0x13c>)
  401046:	4b24      	ldr	r3, [pc, #144]	; (4010d8 <ssd1306_interface_init+0x14c>)
  401048:	4798      	blx	r3
		spi_set_clock_polarity(SPI0, 1, 0);
  40104a:	2200      	movs	r2, #0
  40104c:	2101      	movs	r1, #1
  40104e:	481e      	ldr	r0, [pc, #120]	; (4010c8 <ssd1306_interface_init+0x13c>)
  401050:	4b22      	ldr	r3, [pc, #136]	; (4010dc <ssd1306_interface_init+0x150>)
  401052:	4798      	blx	r3
		spi_set_clock_phase(SPI0, 1, 0);
  401054:	2200      	movs	r2, #0
  401056:	2101      	movs	r1, #1
  401058:	481b      	ldr	r0, [pc, #108]	; (4010c8 <ssd1306_interface_init+0x13c>)
  40105a:	4b21      	ldr	r3, [pc, #132]	; (4010e0 <ssd1306_interface_init+0x154>)
  40105c:	4798      	blx	r3
		spi_set_fixed_peripheral_select(SPI0);
  40105e:	481a      	ldr	r0, [pc, #104]	; (4010c8 <ssd1306_interface_init+0x13c>)
  401060:	4b20      	ldr	r3, [pc, #128]	; (4010e4 <ssd1306_interface_init+0x158>)
  401062:	4798      	blx	r3
		spi_set_bits_per_transfer(SPI0, 1, SPI_CSR_BITS_8_BIT);
  401064:	2200      	movs	r2, #0
  401066:	2101      	movs	r1, #1
  401068:	4817      	ldr	r0, [pc, #92]	; (4010c8 <ssd1306_interface_init+0x13c>)
  40106a:	4b1f      	ldr	r3, [pc, #124]	; (4010e8 <ssd1306_interface_init+0x15c>)
  40106c:	4798      	blx	r3
		spi_disable_loopback(SPI0);
  40106e:	4816      	ldr	r0, [pc, #88]	; (4010c8 <ssd1306_interface_init+0x13c>)
  401070:	4b1e      	ldr	r3, [pc, #120]	; (4010ec <ssd1306_interface_init+0x160>)
  401072:	4798      	blx	r3

		spi_disable_mode_fault_detect(SPI0);
  401074:	4814      	ldr	r0, [pc, #80]	; (4010c8 <ssd1306_interface_init+0x13c>)
  401076:	4b1e      	ldr	r3, [pc, #120]	; (4010f0 <ssd1306_interface_init+0x164>)
  401078:	4798      	blx	r3
		int div = spi_calc_baudrate_div(2000000, sysclk_get_peripheral_hz());
  40107a:	4b1e      	ldr	r3, [pc, #120]	; (4010f4 <ssd1306_interface_init+0x168>)
  40107c:	4798      	blx	r3
  40107e:	4603      	mov	r3, r0
  401080:	4619      	mov	r1, r3
  401082:	481d      	ldr	r0, [pc, #116]	; (4010f8 <ssd1306_interface_init+0x16c>)
  401084:	4b1d      	ldr	r3, [pc, #116]	; (4010fc <ssd1306_interface_init+0x170>)
  401086:	4798      	blx	r3
  401088:	4603      	mov	r3, r0
  40108a:	607b      	str	r3, [r7, #4]
		spi_set_baudrate_div(SPI0,1, div);
  40108c:	687b      	ldr	r3, [r7, #4]
  40108e:	b2db      	uxtb	r3, r3
  401090:	461a      	mov	r2, r3
  401092:	2101      	movs	r1, #1
  401094:	480c      	ldr	r0, [pc, #48]	; (4010c8 <ssd1306_interface_init+0x13c>)
  401096:	4b1a      	ldr	r3, [pc, #104]	; (401100 <ssd1306_interface_init+0x174>)
  401098:	4798      	blx	r3
		spi_enable_clock(SPI0);
  40109a:	480b      	ldr	r0, [pc, #44]	; (4010c8 <ssd1306_interface_init+0x13c>)
  40109c:	4b19      	ldr	r3, [pc, #100]	; (401104 <ssd1306_interface_init+0x178>)
  40109e:	4798      	blx	r3
		
		spi_enable(SPI0);
  4010a0:	4809      	ldr	r0, [pc, #36]	; (4010c8 <ssd1306_interface_init+0x13c>)
  4010a2:	4b19      	ldr	r3, [pc, #100]	; (401108 <ssd1306_interface_init+0x17c>)
  4010a4:	4798      	blx	r3
}
  4010a6:	bf00      	nop
  4010a8:	370c      	adds	r7, #12
  4010aa:	46bd      	mov	sp, r7
  4010ac:	bd90      	pop	{r4, r7, pc}
  4010ae:	bf00      	nop
  4010b0:	00400d25 	.word	0x00400d25
  4010b4:	00400c09 	.word	0x00400c09
  4010b8:	00400bbd 	.word	0x00400bbd
  4010bc:	00400dad 	.word	0x00400dad
  4010c0:	400e1400 	.word	0x400e1400
  4010c4:	00401ded 	.word	0x00401ded
  4010c8:	40008000 	.word	0x40008000
  4010cc:	00400e4d 	.word	0x00400e4d
  4010d0:	00400e19 	.word	0x00400e19
  4010d4:	00400e67 	.word	0x00400e67
  4010d8:	00400381 	.word	0x00400381
  4010dc:	004002e1 	.word	0x004002e1
  4010e0:	00400331 	.word	0x00400331
  4010e4:	00400e87 	.word	0x00400e87
  4010e8:	00400427 	.word	0x00400427
  4010ec:	00400ec7 	.word	0x00400ec7
  4010f0:	00400ea7 	.word	0x00400ea7
  4010f4:	00400ba9 	.word	0x00400ba9
  4010f8:	001e8480 	.word	0x001e8480
  4010fc:	00400471 	.word	0x00400471
  401100:	004004ad 	.word	0x004004ad
  401104:	004001f1 	.word	0x004001f1
  401108:	00400e33 	.word	0x00400e33

0040110c <ssd1306_init>:
 a
 a
 a
 */
void ssd1306_init(void)
{
  40110c:	b580      	push	{r7, lr}
  40110e:	af00      	add	r7, sp, #0
	// Initialize delay routine
	delay_init();

	// Initialize the interface
	ssd1306_interface_init();
  401110:	4b23      	ldr	r3, [pc, #140]	; (4011a0 <ssd1306_init+0x94>)
  401112:	4798      	blx	r3

	// Do a hard reset of the OLED display controller
	ssd1306_hard_reset();
  401114:	4b23      	ldr	r3, [pc, #140]	; (4011a4 <ssd1306_init+0x98>)
  401116:	4798      	blx	r3

	// Set the reset pin to the default state
	ioport_set_pin_level(SSD1306_RES_PIN, true);
  401118:	2101      	movs	r1, #1
  40111a:	2051      	movs	r0, #81	; 0x51
  40111c:	4b22      	ldr	r3, [pc, #136]	; (4011a8 <ssd1306_init+0x9c>)
  40111e:	4798      	blx	r3
	
	// 1/32 Duty (0x0F~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_MULTIPLEX_RATIO);
  401120:	20a8      	movs	r0, #168	; 0xa8
  401122:	4b22      	ldr	r3, [pc, #136]	; (4011ac <ssd1306_init+0xa0>)
  401124:	4798      	blx	r3
	ssd1306_write_command(0x1F);
  401126:	201f      	movs	r0, #31
  401128:	4b20      	ldr	r3, [pc, #128]	; (4011ac <ssd1306_init+0xa0>)
  40112a:	4798      	blx	r3

	// Shift Mapping RAM Counter (0x00~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_OFFSET);
  40112c:	20d3      	movs	r0, #211	; 0xd3
  40112e:	4b1f      	ldr	r3, [pc, #124]	; (4011ac <ssd1306_init+0xa0>)
  401130:	4798      	blx	r3
	ssd1306_write_command(0x00);
  401132:	2000      	movs	r0, #0
  401134:	4b1d      	ldr	r3, [pc, #116]	; (4011ac <ssd1306_init+0xa0>)
  401136:	4798      	blx	r3

	// Set Mapping RAM Display Start Line (0x00~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(0x00));
  401138:	2040      	movs	r0, #64	; 0x40
  40113a:	4b1c      	ldr	r3, [pc, #112]	; (4011ac <ssd1306_init+0xa0>)
  40113c:	4798      	blx	r3

	// Set Column Address 0 Mapped to SEG0
	ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL127_SEG0);
  40113e:	20a1      	movs	r0, #161	; 0xa1
  401140:	4b1a      	ldr	r3, [pc, #104]	; (4011ac <ssd1306_init+0xa0>)
  401142:	4798      	blx	r3

	// Set COM/Row Scan Scan from COM63 to 0
	ssd1306_write_command(SSD1306_CMD_SET_COM_OUTPUT_SCAN_DOWN);
  401144:	20c8      	movs	r0, #200	; 0xc8
  401146:	4b19      	ldr	r3, [pc, #100]	; (4011ac <ssd1306_init+0xa0>)
  401148:	4798      	blx	r3

	// Set COM Pins hardware configuration
	ssd1306_write_command(SSD1306_CMD_SET_COM_PINS);
  40114a:	20da      	movs	r0, #218	; 0xda
  40114c:	4b17      	ldr	r3, [pc, #92]	; (4011ac <ssd1306_init+0xa0>)
  40114e:	4798      	blx	r3
	ssd1306_write_command(0x02);
  401150:	2002      	movs	r0, #2
  401152:	4b16      	ldr	r3, [pc, #88]	; (4011ac <ssd1306_init+0xa0>)
  401154:	4798      	blx	r3

	ssd1306_set_contrast(0x8F);
  401156:	208f      	movs	r0, #143	; 0x8f
  401158:	4b15      	ldr	r3, [pc, #84]	; (4011b0 <ssd1306_init+0xa4>)
  40115a:	4798      	blx	r3

	// Disable Entire display On
	ssd1306_write_command(SSD1306_CMD_ENTIRE_DISPLAY_AND_GDDRAM_ON);
  40115c:	20a4      	movs	r0, #164	; 0xa4
  40115e:	4b13      	ldr	r3, [pc, #76]	; (4011ac <ssd1306_init+0xa0>)
  401160:	4798      	blx	r3

	ssd1306_display_invert_disable();
  401162:	4b14      	ldr	r3, [pc, #80]	; (4011b4 <ssd1306_init+0xa8>)
  401164:	4798      	blx	r3

	// Set Display Clock Divide Ratio / Oscillator Frequency (Default => 0x80)
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_CLOCK_DIVIDE_RATIO);
  401166:	20d5      	movs	r0, #213	; 0xd5
  401168:	4b10      	ldr	r3, [pc, #64]	; (4011ac <ssd1306_init+0xa0>)
  40116a:	4798      	blx	r3
	ssd1306_write_command(0x80);
  40116c:	2080      	movs	r0, #128	; 0x80
  40116e:	4b0f      	ldr	r3, [pc, #60]	; (4011ac <ssd1306_init+0xa0>)
  401170:	4798      	blx	r3

	// Enable charge pump regulator
	ssd1306_write_command(SSD1306_CMD_SET_CHARGE_PUMP_SETTING);
  401172:	208d      	movs	r0, #141	; 0x8d
  401174:	4b0d      	ldr	r3, [pc, #52]	; (4011ac <ssd1306_init+0xa0>)
  401176:	4798      	blx	r3
	ssd1306_write_command(0x14);
  401178:	2014      	movs	r0, #20
  40117a:	4b0c      	ldr	r3, [pc, #48]	; (4011ac <ssd1306_init+0xa0>)
  40117c:	4798      	blx	r3

	// Set VCOMH Deselect Level
	ssd1306_write_command(SSD1306_CMD_SET_VCOMH_DESELECT_LEVEL);
  40117e:	20db      	movs	r0, #219	; 0xdb
  401180:	4b0a      	ldr	r3, [pc, #40]	; (4011ac <ssd1306_init+0xa0>)
  401182:	4798      	blx	r3
	ssd1306_write_command(0x40); // Default => 0x20 (0.77*VCC)
  401184:	2040      	movs	r0, #64	; 0x40
  401186:	4b09      	ldr	r3, [pc, #36]	; (4011ac <ssd1306_init+0xa0>)
  401188:	4798      	blx	r3

	// Set Pre-Charge as 15 Clocks & Discharge as 1 Clock
	ssd1306_write_command(SSD1306_CMD_SET_PRE_CHARGE_PERIOD);
  40118a:	20d9      	movs	r0, #217	; 0xd9
  40118c:	4b07      	ldr	r3, [pc, #28]	; (4011ac <ssd1306_init+0xa0>)
  40118e:	4798      	blx	r3
	ssd1306_write_command(0xF1);
  401190:	20f1      	movs	r0, #241	; 0xf1
  401192:	4b06      	ldr	r3, [pc, #24]	; (4011ac <ssd1306_init+0xa0>)
  401194:	4798      	blx	r3

	
	ssd1306_display_on();
  401196:	4b08      	ldr	r3, [pc, #32]	; (4011b8 <ssd1306_init+0xac>)
  401198:	4798      	blx	r3
}
  40119a:	bf00      	nop
  40119c:	bd80      	pop	{r7, pc}
  40119e:	bf00      	nop
  4011a0:	00400f8d 	.word	0x00400f8d
  4011a4:	00400ee9 	.word	0x00400ee9
  4011a8:	00400dad 	.word	0x00400dad
  4011ac:	004011bd 	.word	0x004011bd
  4011b0:	00400f51 	.word	0x00400f51
  4011b4:	00400f79 	.word	0x00400f79
  4011b8:	00400f3d 	.word	0x00400f3d

004011bc <ssd1306_write_command>:
 * data write function is called based on the selected interface.
 *
 * \param command the command to write
 */
void ssd1306_write_command(uint8_t command)
{
  4011bc:	b5f0      	push	{r4, r5, r6, r7, lr}
  4011be:	b083      	sub	sp, #12
  4011c0:	af00      	add	r7, sp, #0
  4011c2:	4603      	mov	r3, r0
  4011c4:	71fb      	strb	r3, [r7, #7]
	ioport_set_pin_level(SSD1306_DC_PIN, false);
  4011c6:	2100      	movs	r1, #0
  4011c8:	2023      	movs	r0, #35	; 0x23
  4011ca:	4b1c      	ldr	r3, [pc, #112]	; (40123c <ssd1306_write_command+0x80>)
  4011cc:	4798      	blx	r3
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  4011ce:	2101      	movs	r1, #1
  4011d0:	481b      	ldr	r0, [pc, #108]	; (401240 <ssd1306_write_command+0x84>)
  4011d2:	4b1c      	ldr	r3, [pc, #112]	; (401244 <ssd1306_write_command+0x88>)
  4011d4:	4798      	blx	r3
	spi_write(SPI0, command, 1, 1);
  4011d6:	79fb      	ldrb	r3, [r7, #7]
  4011d8:	b299      	uxth	r1, r3
  4011da:	2301      	movs	r3, #1
  4011dc:	2201      	movs	r2, #1
  4011de:	4818      	ldr	r0, [pc, #96]	; (401240 <ssd1306_write_command+0x84>)
  4011e0:	4c19      	ldr	r4, [pc, #100]	; (401248 <ssd1306_write_command+0x8c>)
  4011e2:	47a0      	blx	r4
	delay_us(10);
  4011e4:	4b19      	ldr	r3, [pc, #100]	; (40124c <ssd1306_write_command+0x90>)
  4011e6:	4798      	blx	r3
  4011e8:	4603      	mov	r3, r0
  4011ea:	4619      	mov	r1, r3
  4011ec:	f04f 0200 	mov.w	r2, #0
  4011f0:	460b      	mov	r3, r1
  4011f2:	4614      	mov	r4, r2
  4011f4:	00a6      	lsls	r6, r4, #2
  4011f6:	ea46 7693 	orr.w	r6, r6, r3, lsr #30
  4011fa:	009d      	lsls	r5, r3, #2
  4011fc:	462b      	mov	r3, r5
  4011fe:	4634      	mov	r4, r6
  401200:	185b      	adds	r3, r3, r1
  401202:	eb44 0402 	adc.w	r4, r4, r2
  401206:	18db      	adds	r3, r3, r3
  401208:	eb44 0404 	adc.w	r4, r4, r4
  40120c:	4619      	mov	r1, r3
  40120e:	4622      	mov	r2, r4
  401210:	4b0f      	ldr	r3, [pc, #60]	; (401250 <ssd1306_write_command+0x94>)
  401212:	f04f 0400 	mov.w	r4, #0
  401216:	18cd      	adds	r5, r1, r3
  401218:	eb42 0604 	adc.w	r6, r2, r4
  40121c:	4628      	mov	r0, r5
  40121e:	4631      	mov	r1, r6
  401220:	4c0c      	ldr	r4, [pc, #48]	; (401254 <ssd1306_write_command+0x98>)
  401222:	4a0d      	ldr	r2, [pc, #52]	; (401258 <ssd1306_write_command+0x9c>)
  401224:	f04f 0300 	mov.w	r3, #0
  401228:	47a0      	blx	r4
  40122a:	4603      	mov	r3, r0
  40122c:	460c      	mov	r4, r1
  40122e:	4618      	mov	r0, r3
  401230:	4b0a      	ldr	r3, [pc, #40]	; (40125c <ssd1306_write_command+0xa0>)
  401232:	4798      	blx	r3
}
  401234:	bf00      	nop
  401236:	370c      	adds	r7, #12
  401238:	46bd      	mov	sp, r7
  40123a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40123c:	00400dad 	.word	0x00400dad
  401240:	40008000 	.word	0x40008000
  401244:	0040022d 	.word	0x0040022d
  401248:	00400261 	.word	0x00400261
  40124c:	00400b95 	.word	0x00400b95
  401250:	005a83df 	.word	0x005a83df
  401254:	004029a9 	.word	0x004029a9
  401258:	005a83e0 	.word	0x005a83e0
  40125c:	20400001 	.word	0x20400001

00401260 <ssd1306_write_data>:
 * data write function is called based on the selected interface.
 *
 * \param data the data to write
 */
void ssd1306_write_data(uint8_t data)
{
  401260:	b5f0      	push	{r4, r5, r6, r7, lr}
  401262:	b083      	sub	sp, #12
  401264:	af00      	add	r7, sp, #0
  401266:	4603      	mov	r3, r0
  401268:	71fb      	strb	r3, [r7, #7]
	ioport_set_pin_level(SSD1306_DC_PIN, true);
  40126a:	2101      	movs	r1, #1
  40126c:	2023      	movs	r0, #35	; 0x23
  40126e:	4b1c      	ldr	r3, [pc, #112]	; (4012e0 <ssd1306_write_data+0x80>)
  401270:	4798      	blx	r3
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  401272:	2101      	movs	r1, #1
  401274:	481b      	ldr	r0, [pc, #108]	; (4012e4 <ssd1306_write_data+0x84>)
  401276:	4b1c      	ldr	r3, [pc, #112]	; (4012e8 <ssd1306_write_data+0x88>)
  401278:	4798      	blx	r3
	spi_write(SPI0, data, 1, 1);
  40127a:	79fb      	ldrb	r3, [r7, #7]
  40127c:	b299      	uxth	r1, r3
  40127e:	2301      	movs	r3, #1
  401280:	2201      	movs	r2, #1
  401282:	4818      	ldr	r0, [pc, #96]	; (4012e4 <ssd1306_write_data+0x84>)
  401284:	4c19      	ldr	r4, [pc, #100]	; (4012ec <ssd1306_write_data+0x8c>)
  401286:	47a0      	blx	r4
	delay_us(10);
  401288:	4b19      	ldr	r3, [pc, #100]	; (4012f0 <ssd1306_write_data+0x90>)
  40128a:	4798      	blx	r3
  40128c:	4603      	mov	r3, r0
  40128e:	4619      	mov	r1, r3
  401290:	f04f 0200 	mov.w	r2, #0
  401294:	460b      	mov	r3, r1
  401296:	4614      	mov	r4, r2
  401298:	00a6      	lsls	r6, r4, #2
  40129a:	ea46 7693 	orr.w	r6, r6, r3, lsr #30
  40129e:	009d      	lsls	r5, r3, #2
  4012a0:	462b      	mov	r3, r5
  4012a2:	4634      	mov	r4, r6
  4012a4:	185b      	adds	r3, r3, r1
  4012a6:	eb44 0402 	adc.w	r4, r4, r2
  4012aa:	18db      	adds	r3, r3, r3
  4012ac:	eb44 0404 	adc.w	r4, r4, r4
  4012b0:	4619      	mov	r1, r3
  4012b2:	4622      	mov	r2, r4
  4012b4:	4b0f      	ldr	r3, [pc, #60]	; (4012f4 <ssd1306_write_data+0x94>)
  4012b6:	f04f 0400 	mov.w	r4, #0
  4012ba:	18cd      	adds	r5, r1, r3
  4012bc:	eb42 0604 	adc.w	r6, r2, r4
  4012c0:	4628      	mov	r0, r5
  4012c2:	4631      	mov	r1, r6
  4012c4:	4c0c      	ldr	r4, [pc, #48]	; (4012f8 <ssd1306_write_data+0x98>)
  4012c6:	4a0d      	ldr	r2, [pc, #52]	; (4012fc <ssd1306_write_data+0x9c>)
  4012c8:	f04f 0300 	mov.w	r3, #0
  4012cc:	47a0      	blx	r4
  4012ce:	4603      	mov	r3, r0
  4012d0:	460c      	mov	r4, r1
  4012d2:	4618      	mov	r0, r3
  4012d4:	4b0a      	ldr	r3, [pc, #40]	; (401300 <ssd1306_write_data+0xa0>)
  4012d6:	4798      	blx	r3
}
  4012d8:	bf00      	nop
  4012da:	370c      	adds	r7, #12
  4012dc:	46bd      	mov	sp, r7
  4012de:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4012e0:	00400dad 	.word	0x00400dad
  4012e4:	40008000 	.word	0x40008000
  4012e8:	0040022d 	.word	0x0040022d
  4012ec:	00400261 	.word	0x00400261
  4012f0:	00400b95 	.word	0x00400b95
  4012f4:	005a83df 	.word	0x005a83df
  4012f8:	004029a9 	.word	0x004029a9
  4012fc:	005a83e0 	.word	0x005a83e0
  401300:	20400001 	.word	0x20400001

00401304 <osc_enable>:
{
  401304:	b580      	push	{r7, lr}
  401306:	b082      	sub	sp, #8
  401308:	af00      	add	r7, sp, #0
  40130a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40130c:	687b      	ldr	r3, [r7, #4]
  40130e:	2b07      	cmp	r3, #7
  401310:	d831      	bhi.n	401376 <osc_enable+0x72>
  401312:	a201      	add	r2, pc, #4	; (adr r2, 401318 <osc_enable+0x14>)
  401314:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401318:	00401375 	.word	0x00401375
  40131c:	00401339 	.word	0x00401339
  401320:	00401341 	.word	0x00401341
  401324:	00401349 	.word	0x00401349
  401328:	00401351 	.word	0x00401351
  40132c:	00401359 	.word	0x00401359
  401330:	00401361 	.word	0x00401361
  401334:	0040136b 	.word	0x0040136b
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  401338:	2000      	movs	r0, #0
  40133a:	4b11      	ldr	r3, [pc, #68]	; (401380 <osc_enable+0x7c>)
  40133c:	4798      	blx	r3
		break;
  40133e:	e01a      	b.n	401376 <osc_enable+0x72>
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  401340:	2001      	movs	r0, #1
  401342:	4b0f      	ldr	r3, [pc, #60]	; (401380 <osc_enable+0x7c>)
  401344:	4798      	blx	r3
		break;
  401346:	e016      	b.n	401376 <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  401348:	2000      	movs	r0, #0
  40134a:	4b0e      	ldr	r3, [pc, #56]	; (401384 <osc_enable+0x80>)
  40134c:	4798      	blx	r3
		break;
  40134e:	e012      	b.n	401376 <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  401350:	2010      	movs	r0, #16
  401352:	4b0c      	ldr	r3, [pc, #48]	; (401384 <osc_enable+0x80>)
  401354:	4798      	blx	r3
		break;
  401356:	e00e      	b.n	401376 <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  401358:	2020      	movs	r0, #32
  40135a:	4b0a      	ldr	r3, [pc, #40]	; (401384 <osc_enable+0x80>)
  40135c:	4798      	blx	r3
		break;
  40135e:	e00a      	b.n	401376 <osc_enable+0x72>
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  401360:	213e      	movs	r1, #62	; 0x3e
  401362:	2000      	movs	r0, #0
  401364:	4b08      	ldr	r3, [pc, #32]	; (401388 <osc_enable+0x84>)
  401366:	4798      	blx	r3
		break;
  401368:	e005      	b.n	401376 <osc_enable+0x72>
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  40136a:	213e      	movs	r1, #62	; 0x3e
  40136c:	2001      	movs	r0, #1
  40136e:	4b06      	ldr	r3, [pc, #24]	; (401388 <osc_enable+0x84>)
  401370:	4798      	blx	r3
		break;
  401372:	e000      	b.n	401376 <osc_enable+0x72>
		break;
  401374:	bf00      	nop
}
  401376:	bf00      	nop
  401378:	3708      	adds	r7, #8
  40137a:	46bd      	mov	sp, r7
  40137c:	bd80      	pop	{r7, pc}
  40137e:	bf00      	nop
  401380:	00402259 	.word	0x00402259
  401384:	004022c5 	.word	0x004022c5
  401388:	00402335 	.word	0x00402335

0040138c <osc_is_ready>:
{
  40138c:	b580      	push	{r7, lr}
  40138e:	b082      	sub	sp, #8
  401390:	af00      	add	r7, sp, #0
  401392:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401394:	687b      	ldr	r3, [r7, #4]
  401396:	2b07      	cmp	r3, #7
  401398:	d826      	bhi.n	4013e8 <osc_is_ready+0x5c>
  40139a:	a201      	add	r2, pc, #4	; (adr r2, 4013a0 <osc_is_ready+0x14>)
  40139c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4013a0:	004013c1 	.word	0x004013c1
  4013a4:	004013c5 	.word	0x004013c5
  4013a8:	004013c5 	.word	0x004013c5
  4013ac:	004013d7 	.word	0x004013d7
  4013b0:	004013d7 	.word	0x004013d7
  4013b4:	004013d7 	.word	0x004013d7
  4013b8:	004013d7 	.word	0x004013d7
  4013bc:	004013d7 	.word	0x004013d7
		return 1;
  4013c0:	2301      	movs	r3, #1
  4013c2:	e012      	b.n	4013ea <osc_is_ready+0x5e>
		return pmc_osc_is_ready_32kxtal();
  4013c4:	4b0b      	ldr	r3, [pc, #44]	; (4013f4 <osc_is_ready+0x68>)
  4013c6:	4798      	blx	r3
  4013c8:	4603      	mov	r3, r0
  4013ca:	2b00      	cmp	r3, #0
  4013cc:	bf14      	ite	ne
  4013ce:	2301      	movne	r3, #1
  4013d0:	2300      	moveq	r3, #0
  4013d2:	b2db      	uxtb	r3, r3
  4013d4:	e009      	b.n	4013ea <osc_is_ready+0x5e>
		return pmc_osc_is_ready_mainck();
  4013d6:	4b08      	ldr	r3, [pc, #32]	; (4013f8 <osc_is_ready+0x6c>)
  4013d8:	4798      	blx	r3
  4013da:	4603      	mov	r3, r0
  4013dc:	2b00      	cmp	r3, #0
  4013de:	bf14      	ite	ne
  4013e0:	2301      	movne	r3, #1
  4013e2:	2300      	moveq	r3, #0
  4013e4:	b2db      	uxtb	r3, r3
  4013e6:	e000      	b.n	4013ea <osc_is_ready+0x5e>
	return 0;
  4013e8:	2300      	movs	r3, #0
}
  4013ea:	4618      	mov	r0, r3
  4013ec:	3708      	adds	r7, #8
  4013ee:	46bd      	mov	sp, r7
  4013f0:	bd80      	pop	{r7, pc}
  4013f2:	bf00      	nop
  4013f4:	00402291 	.word	0x00402291
  4013f8:	004023ad 	.word	0x004023ad

004013fc <osc_get_rate>:
{
  4013fc:	b480      	push	{r7}
  4013fe:	b083      	sub	sp, #12
  401400:	af00      	add	r7, sp, #0
  401402:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401404:	687b      	ldr	r3, [r7, #4]
  401406:	2b07      	cmp	r3, #7
  401408:	d825      	bhi.n	401456 <osc_get_rate+0x5a>
  40140a:	a201      	add	r2, pc, #4	; (adr r2, 401410 <osc_get_rate+0x14>)
  40140c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401410:	00401431 	.word	0x00401431
  401414:	00401437 	.word	0x00401437
  401418:	0040143d 	.word	0x0040143d
  40141c:	00401443 	.word	0x00401443
  401420:	00401447 	.word	0x00401447
  401424:	0040144b 	.word	0x0040144b
  401428:	0040144f 	.word	0x0040144f
  40142c:	00401453 	.word	0x00401453
		return OSC_SLCK_32K_RC_HZ;
  401430:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  401434:	e010      	b.n	401458 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  401436:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40143a:	e00d      	b.n	401458 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  40143c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401440:	e00a      	b.n	401458 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  401442:	4b08      	ldr	r3, [pc, #32]	; (401464 <osc_get_rate+0x68>)
  401444:	e008      	b.n	401458 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  401446:	4b08      	ldr	r3, [pc, #32]	; (401468 <osc_get_rate+0x6c>)
  401448:	e006      	b.n	401458 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  40144a:	4b08      	ldr	r3, [pc, #32]	; (40146c <osc_get_rate+0x70>)
  40144c:	e004      	b.n	401458 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  40144e:	4b07      	ldr	r3, [pc, #28]	; (40146c <osc_get_rate+0x70>)
  401450:	e002      	b.n	401458 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  401452:	4b06      	ldr	r3, [pc, #24]	; (40146c <osc_get_rate+0x70>)
  401454:	e000      	b.n	401458 <osc_get_rate+0x5c>
	return 0;
  401456:	2300      	movs	r3, #0
}
  401458:	4618      	mov	r0, r3
  40145a:	370c      	adds	r7, #12
  40145c:	46bd      	mov	sp, r7
  40145e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401462:	4770      	bx	lr
  401464:	003d0900 	.word	0x003d0900
  401468:	007a1200 	.word	0x007a1200
  40146c:	00b71b00 	.word	0x00b71b00

00401470 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  401470:	b580      	push	{r7, lr}
  401472:	b082      	sub	sp, #8
  401474:	af00      	add	r7, sp, #0
  401476:	4603      	mov	r3, r0
  401478:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  40147a:	bf00      	nop
  40147c:	79fb      	ldrb	r3, [r7, #7]
  40147e:	4618      	mov	r0, r3
  401480:	4b05      	ldr	r3, [pc, #20]	; (401498 <osc_wait_ready+0x28>)
  401482:	4798      	blx	r3
  401484:	4603      	mov	r3, r0
  401486:	f083 0301 	eor.w	r3, r3, #1
  40148a:	b2db      	uxtb	r3, r3
  40148c:	2b00      	cmp	r3, #0
  40148e:	d1f5      	bne.n	40147c <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  401490:	bf00      	nop
  401492:	3708      	adds	r7, #8
  401494:	46bd      	mov	sp, r7
  401496:	bd80      	pop	{r7, pc}
  401498:	0040138d 	.word	0x0040138d

0040149c <pll_config_init>:
 * hardware mul+1 is hidden in this implementation. Use mul as mul effective
 * value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  40149c:	b580      	push	{r7, lr}
  40149e:	b086      	sub	sp, #24
  4014a0:	af00      	add	r7, sp, #0
  4014a2:	60f8      	str	r0, [r7, #12]
  4014a4:	607a      	str	r2, [r7, #4]
  4014a6:	603b      	str	r3, [r7, #0]
  4014a8:	460b      	mov	r3, r1
  4014aa:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
  4014ac:	687b      	ldr	r3, [r7, #4]
  4014ae:	2b00      	cmp	r3, #0
  4014b0:	d107      	bne.n	4014c2 <pll_config_init+0x26>
  4014b2:	683b      	ldr	r3, [r7, #0]
  4014b4:	2b00      	cmp	r3, #0
  4014b6:	d104      	bne.n	4014c2 <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
  4014b8:	68fb      	ldr	r3, [r7, #12]
  4014ba:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
  4014be:	601a      	str	r2, [r3, #0]
  4014c0:	e019      	b.n	4014f6 <pll_config_init+0x5a>
	} else { /* PLLA */
	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  4014c2:	7afb      	ldrb	r3, [r7, #11]
  4014c4:	4618      	mov	r0, r3
  4014c6:	4b0e      	ldr	r3, [pc, #56]	; (401500 <pll_config_init+0x64>)
  4014c8:	4798      	blx	r3
  4014ca:	4602      	mov	r2, r0
  4014cc:	687b      	ldr	r3, [r7, #4]
  4014ce:	fbb2 f3f3 	udiv	r3, r2, r3
  4014d2:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  4014d4:	697b      	ldr	r3, [r7, #20]
  4014d6:	683a      	ldr	r2, [r7, #0]
  4014d8:	fb02 f303 	mul.w	r3, r2, r3
  4014dc:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  4014de:	683b      	ldr	r3, [r7, #0]
  4014e0:	3b01      	subs	r3, #1
  4014e2:	041a      	lsls	r2, r3, #16
  4014e4:	4b07      	ldr	r3, [pc, #28]	; (401504 <pll_config_init+0x68>)
  4014e6:	4013      	ands	r3, r2
  4014e8:	687a      	ldr	r2, [r7, #4]
  4014ea:	b2d2      	uxtb	r2, r2
  4014ec:	4313      	orrs	r3, r2
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  4014ee:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  4014f2:	68fb      	ldr	r3, [r7, #12]
  4014f4:	601a      	str	r2, [r3, #0]
	}
}
  4014f6:	bf00      	nop
  4014f8:	3718      	adds	r7, #24
  4014fa:	46bd      	mov	sp, r7
  4014fc:	bd80      	pop	{r7, pc}
  4014fe:	bf00      	nop
  401500:	004013fd 	.word	0x004013fd
  401504:	07ff0000 	.word	0x07ff0000

00401508 <pll_enable>:
		PMC->CKGR_UCKR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  401508:	b580      	push	{r7, lr}
  40150a:	b082      	sub	sp, #8
  40150c:	af00      	add	r7, sp, #0
  40150e:	6078      	str	r0, [r7, #4]
  401510:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  401512:	683b      	ldr	r3, [r7, #0]
  401514:	2b00      	cmp	r3, #0
  401516:	d108      	bne.n	40152a <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  401518:	4b09      	ldr	r3, [pc, #36]	; (401540 <pll_enable+0x38>)
  40151a:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  40151c:	4a09      	ldr	r2, [pc, #36]	; (401544 <pll_enable+0x3c>)
  40151e:	687b      	ldr	r3, [r7, #4]
  401520:	681b      	ldr	r3, [r3, #0]
  401522:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  401526:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
	}
}
  401528:	e005      	b.n	401536 <pll_enable+0x2e>
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
  40152a:	4a06      	ldr	r2, [pc, #24]	; (401544 <pll_enable+0x3c>)
  40152c:	687b      	ldr	r3, [r7, #4]
  40152e:	681b      	ldr	r3, [r3, #0]
  401530:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  401534:	61d3      	str	r3, [r2, #28]
}
  401536:	bf00      	nop
  401538:	3708      	adds	r7, #8
  40153a:	46bd      	mov	sp, r7
  40153c:	bd80      	pop	{r7, pc}
  40153e:	bf00      	nop
  401540:	004023c9 	.word	0x004023c9
  401544:	400e0600 	.word	0x400e0600

00401548 <pll_is_locked>:
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  401548:	b580      	push	{r7, lr}
  40154a:	b082      	sub	sp, #8
  40154c:	af00      	add	r7, sp, #0
  40154e:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  401550:	687b      	ldr	r3, [r7, #4]
  401552:	2b00      	cmp	r3, #0
  401554:	d103      	bne.n	40155e <pll_is_locked+0x16>
	return pmc_is_locked_pllack();
  401556:	4b05      	ldr	r3, [pc, #20]	; (40156c <pll_is_locked+0x24>)
  401558:	4798      	blx	r3
  40155a:	4603      	mov	r3, r0
  40155c:	e002      	b.n	401564 <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_upll();
  40155e:	4b04      	ldr	r3, [pc, #16]	; (401570 <pll_is_locked+0x28>)
  401560:	4798      	blx	r3
  401562:	4603      	mov	r3, r0
	}
}
  401564:	4618      	mov	r0, r3
  401566:	3708      	adds	r7, #8
  401568:	46bd      	mov	sp, r7
  40156a:	bd80      	pop	{r7, pc}
  40156c:	004023e5 	.word	0x004023e5
  401570:	00402401 	.word	0x00402401

00401574 <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  401574:	b580      	push	{r7, lr}
  401576:	b082      	sub	sp, #8
  401578:	af00      	add	r7, sp, #0
  40157a:	4603      	mov	r3, r0
  40157c:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  40157e:	79fb      	ldrb	r3, [r7, #7]
  401580:	3b03      	subs	r3, #3
  401582:	2b04      	cmp	r3, #4
  401584:	d808      	bhi.n	401598 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  401586:	79fb      	ldrb	r3, [r7, #7]
  401588:	4618      	mov	r0, r3
  40158a:	4b06      	ldr	r3, [pc, #24]	; (4015a4 <pll_enable_source+0x30>)
  40158c:	4798      	blx	r3
		osc_wait_ready(e_src);
  40158e:	79fb      	ldrb	r3, [r7, #7]
  401590:	4618      	mov	r0, r3
  401592:	4b05      	ldr	r3, [pc, #20]	; (4015a8 <pll_enable_source+0x34>)
  401594:	4798      	blx	r3
		break;
  401596:	e000      	b.n	40159a <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  401598:	bf00      	nop
	}
}
  40159a:	bf00      	nop
  40159c:	3708      	adds	r7, #8
  40159e:	46bd      	mov	sp, r7
  4015a0:	bd80      	pop	{r7, pc}
  4015a2:	bf00      	nop
  4015a4:	00401305 	.word	0x00401305
  4015a8:	00401471 	.word	0x00401471

004015ac <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  4015ac:	b580      	push	{r7, lr}
  4015ae:	b082      	sub	sp, #8
  4015b0:	af00      	add	r7, sp, #0
  4015b2:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  4015b4:	bf00      	nop
  4015b6:	6878      	ldr	r0, [r7, #4]
  4015b8:	4b04      	ldr	r3, [pc, #16]	; (4015cc <pll_wait_for_lock+0x20>)
  4015ba:	4798      	blx	r3
  4015bc:	4603      	mov	r3, r0
  4015be:	2b00      	cmp	r3, #0
  4015c0:	d0f9      	beq.n	4015b6 <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  4015c2:	2300      	movs	r3, #0
}
  4015c4:	4618      	mov	r0, r3
  4015c6:	3708      	adds	r7, #8
  4015c8:	46bd      	mov	sp, r7
  4015ca:	bd80      	pop	{r7, pc}
  4015cc:	00401549 	.word	0x00401549

004015d0 <sysclk_get_main_hz>:
{
  4015d0:	b580      	push	{r7, lr}
  4015d2:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  4015d4:	2006      	movs	r0, #6
  4015d6:	4b05      	ldr	r3, [pc, #20]	; (4015ec <sysclk_get_main_hz+0x1c>)
  4015d8:	4798      	blx	r3
  4015da:	4602      	mov	r2, r0
  4015dc:	4613      	mov	r3, r2
  4015de:	009b      	lsls	r3, r3, #2
  4015e0:	4413      	add	r3, r2
  4015e2:	009a      	lsls	r2, r3, #2
  4015e4:	4413      	add	r3, r2
}
  4015e6:	4618      	mov	r0, r3
  4015e8:	bd80      	pop	{r7, pc}
  4015ea:	bf00      	nop
  4015ec:	004013fd 	.word	0x004013fd

004015f0 <sysclk_get_cpu_hz>:
{
  4015f0:	b580      	push	{r7, lr}
  4015f2:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  4015f4:	4b02      	ldr	r3, [pc, #8]	; (401600 <sysclk_get_cpu_hz+0x10>)
  4015f6:	4798      	blx	r3
  4015f8:	4603      	mov	r3, r0
}
  4015fa:	4618      	mov	r0, r3
  4015fc:	bd80      	pop	{r7, pc}
  4015fe:	bf00      	nop
  401600:	004015d1 	.word	0x004015d1

00401604 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  401604:	b590      	push	{r4, r7, lr}
  401606:	b083      	sub	sp, #12
  401608:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  40160a:	4813      	ldr	r0, [pc, #76]	; (401658 <sysclk_init+0x54>)
  40160c:	4b13      	ldr	r3, [pc, #76]	; (40165c <sysclk_init+0x58>)
  40160e:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
	}

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
  401610:	2006      	movs	r0, #6
  401612:	4b13      	ldr	r3, [pc, #76]	; (401660 <sysclk_init+0x5c>)
  401614:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  401616:	1d38      	adds	r0, r7, #4
  401618:	2319      	movs	r3, #25
  40161a:	2201      	movs	r2, #1
  40161c:	2106      	movs	r1, #6
  40161e:	4c11      	ldr	r4, [pc, #68]	; (401664 <sysclk_init+0x60>)
  401620:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  401622:	1d3b      	adds	r3, r7, #4
  401624:	2100      	movs	r1, #0
  401626:	4618      	mov	r0, r3
  401628:	4b0f      	ldr	r3, [pc, #60]	; (401668 <sysclk_init+0x64>)
  40162a:	4798      	blx	r3
		pll_wait_for_lock(0);
  40162c:	2000      	movs	r0, #0
  40162e:	4b0f      	ldr	r3, [pc, #60]	; (40166c <sysclk_init+0x68>)
  401630:	4798      	blx	r3
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  401632:	2002      	movs	r0, #2
  401634:	4b0e      	ldr	r3, [pc, #56]	; (401670 <sysclk_init+0x6c>)
  401636:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  401638:	2000      	movs	r0, #0
  40163a:	4b0e      	ldr	r3, [pc, #56]	; (401674 <sysclk_init+0x70>)
  40163c:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  40163e:	4b0e      	ldr	r3, [pc, #56]	; (401678 <sysclk_init+0x74>)
  401640:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  401642:	4b0e      	ldr	r3, [pc, #56]	; (40167c <sysclk_init+0x78>)
  401644:	4798      	blx	r3
  401646:	4603      	mov	r3, r0
  401648:	4618      	mov	r0, r3
  40164a:	4b04      	ldr	r3, [pc, #16]	; (40165c <sysclk_init+0x58>)
  40164c:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  40164e:	bf00      	nop
  401650:	370c      	adds	r7, #12
  401652:	46bd      	mov	sp, r7
  401654:	bd90      	pop	{r4, r7, pc}
  401656:	bf00      	nop
  401658:	11e1a300 	.word	0x11e1a300
  40165c:	00402749 	.word	0x00402749
  401660:	00401575 	.word	0x00401575
  401664:	0040149d 	.word	0x0040149d
  401668:	00401509 	.word	0x00401509
  40166c:	004015ad 	.word	0x004015ad
  401670:	00402159 	.word	0x00402159
  401674:	004021d5 	.word	0x004021d5
  401678:	004025e1 	.word	0x004025e1
  40167c:	004015f1 	.word	0x004015f1

00401680 <SCB_EnableICache>:
/** \brief Enable I-Cache

    The function turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache(void)
{
  401680:	b480      	push	{r7}
  401682:	af00      	add	r7, sp, #0
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  401684:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401688:	f3bf 8f6f 	isb	sy
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  40168c:	4b09      	ldr	r3, [pc, #36]	; (4016b4 <SCB_EnableICache+0x34>)
  40168e:	2200      	movs	r2, #0
  401690:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  401694:	4a07      	ldr	r2, [pc, #28]	; (4016b4 <SCB_EnableICache+0x34>)
  401696:	4b07      	ldr	r3, [pc, #28]	; (4016b4 <SCB_EnableICache+0x34>)
  401698:	695b      	ldr	r3, [r3, #20]
  40169a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  40169e:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb");
  4016a0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4016a4:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  #endif
}
  4016a8:	bf00      	nop
  4016aa:	46bd      	mov	sp, r7
  4016ac:	f85d 7b04 	ldr.w	r7, [sp], #4
  4016b0:	4770      	bx	lr
  4016b2:	bf00      	nop
  4016b4:	e000ed00 	.word	0xe000ed00

004016b8 <SCB_EnableDCache>:
/** \brief Enable D-Cache

    The function turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache(void)
{
  4016b8:	b480      	push	{r7}
  4016ba:	b08b      	sub	sp, #44	; 0x2c
  4016bc:	af00      	add	r7, sp, #0
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  4016be:	4b26      	ldr	r3, [pc, #152]	; (401758 <SCB_EnableDCache+0xa0>)
  4016c0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
  4016c4:	61fb      	str	r3, [r7, #28]
    sets    = CCSIDR_SETS(ccsidr);
  4016c6:	69fb      	ldr	r3, [r7, #28]
  4016c8:	0b5b      	lsrs	r3, r3, #13
  4016ca:	f3c3 030e 	ubfx	r3, r3, #0, #15
  4016ce:	627b      	str	r3, [r7, #36]	; 0x24
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  4016d0:	69fb      	ldr	r3, [r7, #28]
  4016d2:	f003 0307 	and.w	r3, r3, #7
  4016d6:	3304      	adds	r3, #4
  4016d8:	61bb      	str	r3, [r7, #24]
    ways    = CCSIDR_WAYS(ccsidr);
  4016da:	69fb      	ldr	r3, [r7, #28]
  4016dc:	08db      	lsrs	r3, r3, #3
  4016de:	f3c3 0309 	ubfx	r3, r3, #0, #10
  4016e2:	617b      	str	r3, [r7, #20]
  4016e4:	697b      	ldr	r3, [r7, #20]
  4016e6:	60bb      	str	r3, [r7, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  4016e8:	68bb      	ldr	r3, [r7, #8]
  4016ea:	fab3 f383 	clz	r3, r3
  4016ee:	607b      	str	r3, [r7, #4]
   return ((uint8_t) result);    /* Add explicit type cast here */
  4016f0:	687b      	ldr	r3, [r7, #4]
  4016f2:	b2db      	uxtb	r3, r3
    wshift  = __CLZ(ways) & 0x1f;
  4016f4:	f003 031f 	and.w	r3, r3, #31
  4016f8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("dsb");
  4016fa:	f3bf 8f4f 	dsb	sy

    __DSB();

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
  4016fe:	697b      	ldr	r3, [r7, #20]
  401700:	623b      	str	r3, [r7, #32]
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
  401702:	6a3a      	ldr	r2, [r7, #32]
  401704:	693b      	ldr	r3, [r7, #16]
  401706:	fa02 f303 	lsl.w	r3, r2, r3
  40170a:	4619      	mov	r1, r3
  40170c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  40170e:	69bb      	ldr	r3, [r7, #24]
  401710:	fa02 f303 	lsl.w	r3, r2, r3
  401714:	430b      	orrs	r3, r1
  401716:	60fb      	str	r3, [r7, #12]
              SCB->DCISW = sw;
  401718:	4a0f      	ldr	r2, [pc, #60]	; (401758 <SCB_EnableDCache+0xa0>)
  40171a:	68fb      	ldr	r3, [r7, #12]
  40171c:	f8c2 3260 	str.w	r3, [r2, #608]	; 0x260
            } while(tmpways--);
  401720:	6a3b      	ldr	r3, [r7, #32]
  401722:	1e5a      	subs	r2, r3, #1
  401724:	623a      	str	r2, [r7, #32]
  401726:	2b00      	cmp	r3, #0
  401728:	d1eb      	bne.n	401702 <SCB_EnableDCache+0x4a>
        } while(sets--);
  40172a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40172c:	1e5a      	subs	r2, r3, #1
  40172e:	627a      	str	r2, [r7, #36]	; 0x24
  401730:	2b00      	cmp	r3, #0
  401732:	d1e4      	bne.n	4016fe <SCB_EnableDCache+0x46>
  401734:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  401738:	4a07      	ldr	r2, [pc, #28]	; (401758 <SCB_EnableDCache+0xa0>)
  40173a:	4b07      	ldr	r3, [pc, #28]	; (401758 <SCB_EnableDCache+0xa0>)
  40173c:	695b      	ldr	r3, [r3, #20]
  40173e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  401742:	6153      	str	r3, [r2, #20]
  401744:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401748:	f3bf 8f6f 	isb	sy

    __DSB();
    __ISB();
  #endif
}
  40174c:	bf00      	nop
  40174e:	372c      	adds	r7, #44	; 0x2c
  401750:	46bd      	mov	sp, r7
  401752:	f85d 7b04 	ldr.w	r7, [sp], #4
  401756:	4770      	bx	lr
  401758:	e000ed00 	.word	0xe000ed00

0040175c <sysclk_enable_peripheral_clock>:
{
  40175c:	b580      	push	{r7, lr}
  40175e:	b082      	sub	sp, #8
  401760:	af00      	add	r7, sp, #0
  401762:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  401764:	6878      	ldr	r0, [r7, #4]
  401766:	4b03      	ldr	r3, [pc, #12]	; (401774 <sysclk_enable_peripheral_clock+0x18>)
  401768:	4798      	blx	r3
}
  40176a:	bf00      	nop
  40176c:	3708      	adds	r7, #8
  40176e:	46bd      	mov	sp, r7
  401770:	bd80      	pop	{r7, pc}
  401772:	bf00      	nop
  401774:	0040241d 	.word	0x0040241d

00401778 <ioport_init>:
{
  401778:	b580      	push	{r7, lr}
  40177a:	af00      	add	r7, sp, #0
	sysclk_enable_peripheral_clock(ID_PIOA);
  40177c:	200a      	movs	r0, #10
  40177e:	4b08      	ldr	r3, [pc, #32]	; (4017a0 <ioport_init+0x28>)
  401780:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOB);
  401782:	200b      	movs	r0, #11
  401784:	4b06      	ldr	r3, [pc, #24]	; (4017a0 <ioport_init+0x28>)
  401786:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOC);
  401788:	200c      	movs	r0, #12
  40178a:	4b05      	ldr	r3, [pc, #20]	; (4017a0 <ioport_init+0x28>)
  40178c:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOD);
  40178e:	2010      	movs	r0, #16
  401790:	4b03      	ldr	r3, [pc, #12]	; (4017a0 <ioport_init+0x28>)
  401792:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOE);
  401794:	2011      	movs	r0, #17
  401796:	4b02      	ldr	r3, [pc, #8]	; (4017a0 <ioport_init+0x28>)
  401798:	4798      	blx	r3
}
  40179a:	bf00      	nop
  40179c:	bd80      	pop	{r7, pc}
  40179e:	bf00      	nop
  4017a0:	0040175d 	.word	0x0040175d

004017a4 <ioport_set_pin_mode>:
{
  4017a4:	b480      	push	{r7}
  4017a6:	b08d      	sub	sp, #52	; 0x34
  4017a8:	af00      	add	r7, sp, #0
  4017aa:	6078      	str	r0, [r7, #4]
  4017ac:	6039      	str	r1, [r7, #0]
  4017ae:	687b      	ldr	r3, [r7, #4]
  4017b0:	62fb      	str	r3, [r7, #44]	; 0x2c
  4017b2:	683b      	ldr	r3, [r7, #0]
  4017b4:	62bb      	str	r3, [r7, #40]	; 0x28
  4017b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4017b8:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
  4017ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4017bc:	095a      	lsrs	r2, r3, #5
  4017be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4017c0:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
  4017c2:	6a3b      	ldr	r3, [r7, #32]
  4017c4:	f003 031f 	and.w	r3, r3, #31
  4017c8:	2101      	movs	r1, #1
  4017ca:	fa01 f303 	lsl.w	r3, r1, r3
  4017ce:	61fa      	str	r2, [r7, #28]
  4017d0:	61bb      	str	r3, [r7, #24]
  4017d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4017d4:	617b      	str	r3, [r7, #20]
  4017d6:	69fb      	ldr	r3, [r7, #28]
  4017d8:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4017da:	693a      	ldr	r2, [r7, #16]
  4017dc:	4b37      	ldr	r3, [pc, #220]	; (4018bc <ioport_set_pin_mode+0x118>)
  4017de:	4413      	add	r3, r2
  4017e0:	025b      	lsls	r3, r3, #9
	Pio *base = arch_ioport_port_to_base(port);
  4017e2:	60fb      	str	r3, [r7, #12]
	if (mode & IOPORT_MODE_PULLUP) {
  4017e4:	697b      	ldr	r3, [r7, #20]
  4017e6:	f003 0308 	and.w	r3, r3, #8
  4017ea:	2b00      	cmp	r3, #0
  4017ec:	d003      	beq.n	4017f6 <ioport_set_pin_mode+0x52>
		base->PIO_PUER = mask;
  4017ee:	68fb      	ldr	r3, [r7, #12]
  4017f0:	69ba      	ldr	r2, [r7, #24]
  4017f2:	665a      	str	r2, [r3, #100]	; 0x64
  4017f4:	e002      	b.n	4017fc <ioport_set_pin_mode+0x58>
		base->PIO_PUDR = mask;
  4017f6:	68fb      	ldr	r3, [r7, #12]
  4017f8:	69ba      	ldr	r2, [r7, #24]
  4017fa:	661a      	str	r2, [r3, #96]	; 0x60
	if (mode & IOPORT_MODE_PULLDOWN) {
  4017fc:	697b      	ldr	r3, [r7, #20]
  4017fe:	f003 0310 	and.w	r3, r3, #16
  401802:	2b00      	cmp	r3, #0
  401804:	d004      	beq.n	401810 <ioport_set_pin_mode+0x6c>
		base->PIO_PPDER = mask;
  401806:	68fb      	ldr	r3, [r7, #12]
  401808:	69ba      	ldr	r2, [r7, #24]
  40180a:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  40180e:	e003      	b.n	401818 <ioport_set_pin_mode+0x74>
		base->PIO_PPDDR = mask;
  401810:	68fb      	ldr	r3, [r7, #12]
  401812:	69ba      	ldr	r2, [r7, #24]
  401814:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	if (mode & IOPORT_MODE_OPEN_DRAIN) {
  401818:	697b      	ldr	r3, [r7, #20]
  40181a:	f003 0320 	and.w	r3, r3, #32
  40181e:	2b00      	cmp	r3, #0
  401820:	d003      	beq.n	40182a <ioport_set_pin_mode+0x86>
		base->PIO_MDER = mask;
  401822:	68fb      	ldr	r3, [r7, #12]
  401824:	69ba      	ldr	r2, [r7, #24]
  401826:	651a      	str	r2, [r3, #80]	; 0x50
  401828:	e002      	b.n	401830 <ioport_set_pin_mode+0x8c>
		base->PIO_MDDR = mask;
  40182a:	68fb      	ldr	r3, [r7, #12]
  40182c:	69ba      	ldr	r2, [r7, #24]
  40182e:	655a      	str	r2, [r3, #84]	; 0x54
	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
  401830:	697b      	ldr	r3, [r7, #20]
  401832:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
  401836:	2b00      	cmp	r3, #0
  401838:	d003      	beq.n	401842 <ioport_set_pin_mode+0x9e>
		base->PIO_IFER = mask;
  40183a:	68fb      	ldr	r3, [r7, #12]
  40183c:	69ba      	ldr	r2, [r7, #24]
  40183e:	621a      	str	r2, [r3, #32]
  401840:	e002      	b.n	401848 <ioport_set_pin_mode+0xa4>
		base->PIO_IFDR = mask;
  401842:	68fb      	ldr	r3, [r7, #12]
  401844:	69ba      	ldr	r2, [r7, #24]
  401846:	625a      	str	r2, [r3, #36]	; 0x24
	if (mode & IOPORT_MODE_DEBOUNCE) {
  401848:	697b      	ldr	r3, [r7, #20]
  40184a:	f003 0380 	and.w	r3, r3, #128	; 0x80
  40184e:	2b00      	cmp	r3, #0
  401850:	d004      	beq.n	40185c <ioport_set_pin_mode+0xb8>
		base->PIO_IFSCER = mask;
  401852:	68fb      	ldr	r3, [r7, #12]
  401854:	69ba      	ldr	r2, [r7, #24]
  401856:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  40185a:	e003      	b.n	401864 <ioport_set_pin_mode+0xc0>
		base->PIO_IFSCDR = mask;
  40185c:	68fb      	ldr	r3, [r7, #12]
  40185e:	69ba      	ldr	r2, [r7, #24]
  401860:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	if (mode & IOPORT_MODE_MUX_BIT0) {
  401864:	697b      	ldr	r3, [r7, #20]
  401866:	f003 0301 	and.w	r3, r3, #1
  40186a:	2b00      	cmp	r3, #0
  40186c:	d006      	beq.n	40187c <ioport_set_pin_mode+0xd8>
		base->PIO_ABCDSR[0] |= mask;
  40186e:	68fb      	ldr	r3, [r7, #12]
  401870:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401872:	69bb      	ldr	r3, [r7, #24]
  401874:	431a      	orrs	r2, r3
  401876:	68fb      	ldr	r3, [r7, #12]
  401878:	671a      	str	r2, [r3, #112]	; 0x70
  40187a:	e006      	b.n	40188a <ioport_set_pin_mode+0xe6>
		base->PIO_ABCDSR[0] &= ~mask;
  40187c:	68fb      	ldr	r3, [r7, #12]
  40187e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401880:	69bb      	ldr	r3, [r7, #24]
  401882:	43db      	mvns	r3, r3
  401884:	401a      	ands	r2, r3
  401886:	68fb      	ldr	r3, [r7, #12]
  401888:	671a      	str	r2, [r3, #112]	; 0x70
	if (mode & IOPORT_MODE_MUX_BIT1) {
  40188a:	697b      	ldr	r3, [r7, #20]
  40188c:	f003 0302 	and.w	r3, r3, #2
  401890:	2b00      	cmp	r3, #0
  401892:	d006      	beq.n	4018a2 <ioport_set_pin_mode+0xfe>
		base->PIO_ABCDSR[1] |= mask;
  401894:	68fb      	ldr	r3, [r7, #12]
  401896:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401898:	69bb      	ldr	r3, [r7, #24]
  40189a:	431a      	orrs	r2, r3
  40189c:	68fb      	ldr	r3, [r7, #12]
  40189e:	675a      	str	r2, [r3, #116]	; 0x74
}
  4018a0:	e006      	b.n	4018b0 <ioport_set_pin_mode+0x10c>
		base->PIO_ABCDSR[1] &= ~mask;
  4018a2:	68fb      	ldr	r3, [r7, #12]
  4018a4:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4018a6:	69bb      	ldr	r3, [r7, #24]
  4018a8:	43db      	mvns	r3, r3
  4018aa:	401a      	ands	r2, r3
  4018ac:	68fb      	ldr	r3, [r7, #12]
  4018ae:	675a      	str	r2, [r3, #116]	; 0x74
  4018b0:	bf00      	nop
  4018b2:	3734      	adds	r7, #52	; 0x34
  4018b4:	46bd      	mov	sp, r7
  4018b6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4018ba:	4770      	bx	lr
  4018bc:	00200707 	.word	0x00200707

004018c0 <ioport_set_pin_dir>:
{
  4018c0:	b480      	push	{r7}
  4018c2:	b08d      	sub	sp, #52	; 0x34
  4018c4:	af00      	add	r7, sp, #0
  4018c6:	6078      	str	r0, [r7, #4]
  4018c8:	460b      	mov	r3, r1
  4018ca:	70fb      	strb	r3, [r7, #3]
  4018cc:	687b      	ldr	r3, [r7, #4]
  4018ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  4018d0:	78fb      	ldrb	r3, [r7, #3]
  4018d2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  4018d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4018d8:	627b      	str	r3, [r7, #36]	; 0x24
  4018da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4018dc:	623b      	str	r3, [r7, #32]
	return pin >> 5;
  4018de:	6a3b      	ldr	r3, [r7, #32]
  4018e0:	095b      	lsrs	r3, r3, #5
  4018e2:	61fb      	str	r3, [r7, #28]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4018e4:	69fa      	ldr	r2, [r7, #28]
  4018e6:	4b17      	ldr	r3, [pc, #92]	; (401944 <ioport_set_pin_dir+0x84>)
  4018e8:	4413      	add	r3, r2
  4018ea:	025b      	lsls	r3, r3, #9
	Pio *base = arch_ioport_pin_to_base(pin);
  4018ec:	61bb      	str	r3, [r7, #24]
	if (dir == IOPORT_DIR_OUTPUT) {
  4018ee:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  4018f2:	2b01      	cmp	r3, #1
  4018f4:	d109      	bne.n	40190a <ioport_set_pin_dir+0x4a>
  4018f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4018f8:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
  4018fa:	697b      	ldr	r3, [r7, #20]
  4018fc:	f003 031f 	and.w	r3, r3, #31
  401900:	2201      	movs	r2, #1
  401902:	409a      	lsls	r2, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  401904:	69bb      	ldr	r3, [r7, #24]
  401906:	611a      	str	r2, [r3, #16]
  401908:	e00c      	b.n	401924 <ioport_set_pin_dir+0x64>
	} else if (dir == IOPORT_DIR_INPUT) {
  40190a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  40190e:	2b00      	cmp	r3, #0
  401910:	d108      	bne.n	401924 <ioport_set_pin_dir+0x64>
  401912:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401914:	613b      	str	r3, [r7, #16]
	return 1U << (pin & 0x1F);
  401916:	693b      	ldr	r3, [r7, #16]
  401918:	f003 031f 	and.w	r3, r3, #31
  40191c:	2201      	movs	r2, #1
  40191e:	409a      	lsls	r2, r3
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  401920:	69bb      	ldr	r3, [r7, #24]
  401922:	615a      	str	r2, [r3, #20]
  401924:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401926:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  401928:	68fb      	ldr	r3, [r7, #12]
  40192a:	f003 031f 	and.w	r3, r3, #31
  40192e:	2201      	movs	r2, #1
  401930:	409a      	lsls	r2, r3
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401932:	69bb      	ldr	r3, [r7, #24]
  401934:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
}
  401938:	bf00      	nop
  40193a:	3734      	adds	r7, #52	; 0x34
  40193c:	46bd      	mov	sp, r7
  40193e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401942:	4770      	bx	lr
  401944:	00200707 	.word	0x00200707

00401948 <ioport_set_pin_level>:
{
  401948:	b480      	push	{r7}
  40194a:	b08b      	sub	sp, #44	; 0x2c
  40194c:	af00      	add	r7, sp, #0
  40194e:	6078      	str	r0, [r7, #4]
  401950:	460b      	mov	r3, r1
  401952:	70fb      	strb	r3, [r7, #3]
  401954:	687b      	ldr	r3, [r7, #4]
  401956:	627b      	str	r3, [r7, #36]	; 0x24
  401958:	78fb      	ldrb	r3, [r7, #3]
  40195a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  40195e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401960:	61fb      	str	r3, [r7, #28]
  401962:	69fb      	ldr	r3, [r7, #28]
  401964:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
  401966:	69bb      	ldr	r3, [r7, #24]
  401968:	095b      	lsrs	r3, r3, #5
  40196a:	617b      	str	r3, [r7, #20]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  40196c:	697a      	ldr	r2, [r7, #20]
  40196e:	4b10      	ldr	r3, [pc, #64]	; (4019b0 <ioport_set_pin_level+0x68>)
  401970:	4413      	add	r3, r2
  401972:	025b      	lsls	r3, r3, #9
	Pio *base = arch_ioport_pin_to_base(pin);
  401974:	613b      	str	r3, [r7, #16]
	if (level) {
  401976:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  40197a:	2b00      	cmp	r3, #0
  40197c:	d009      	beq.n	401992 <ioport_set_pin_level+0x4a>
  40197e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401980:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  401982:	68fb      	ldr	r3, [r7, #12]
  401984:	f003 031f 	and.w	r3, r3, #31
  401988:	2201      	movs	r2, #1
  40198a:	409a      	lsls	r2, r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  40198c:	693b      	ldr	r3, [r7, #16]
  40198e:	631a      	str	r2, [r3, #48]	; 0x30
}
  401990:	e008      	b.n	4019a4 <ioport_set_pin_level+0x5c>
  401992:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401994:	60bb      	str	r3, [r7, #8]
	return 1U << (pin & 0x1F);
  401996:	68bb      	ldr	r3, [r7, #8]
  401998:	f003 031f 	and.w	r3, r3, #31
  40199c:	2201      	movs	r2, #1
  40199e:	409a      	lsls	r2, r3
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4019a0:	693b      	ldr	r3, [r7, #16]
  4019a2:	635a      	str	r2, [r3, #52]	; 0x34
  4019a4:	bf00      	nop
  4019a6:	372c      	adds	r7, #44	; 0x2c
  4019a8:	46bd      	mov	sp, r7
  4019aa:	f85d 7b04 	ldr.w	r7, [sp], #4
  4019ae:	4770      	bx	lr
  4019b0:	00200707 	.word	0x00200707

004019b4 <ioport_set_pin_sense_mode>:
 * \param pin IOPORT pin to configure
 * \param pin_sense Edge to sense for the pin (\ref ioport_sense)
 */
static inline void ioport_set_pin_sense_mode(ioport_pin_t pin,
		enum ioport_sense pin_sense)
{
  4019b4:	b480      	push	{r7}
  4019b6:	b08d      	sub	sp, #52	; 0x34
  4019b8:	af00      	add	r7, sp, #0
  4019ba:	6078      	str	r0, [r7, #4]
  4019bc:	460b      	mov	r3, r1
  4019be:	70fb      	strb	r3, [r7, #3]
  4019c0:	687b      	ldr	r3, [r7, #4]
  4019c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  4019c4:	78fb      	ldrb	r3, [r7, #3]
  4019c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  4019ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4019cc:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
  4019ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4019d0:	095a      	lsrs	r2, r3, #5
  4019d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4019d4:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
  4019d6:	6a3b      	ldr	r3, [r7, #32]
  4019d8:	f003 031f 	and.w	r3, r3, #31
  4019dc:	2101      	movs	r1, #1
  4019de:	fa01 f303 	lsl.w	r3, r1, r3
  4019e2:	61fa      	str	r2, [r7, #28]
  4019e4:	61bb      	str	r3, [r7, #24]
  4019e6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  4019ea:	75fb      	strb	r3, [r7, #23]
  4019ec:	69fb      	ldr	r3, [r7, #28]
  4019ee:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4019f0:	693a      	ldr	r2, [r7, #16]
  4019f2:	4b23      	ldr	r3, [pc, #140]	; (401a80 <ioport_set_pin_sense_mode+0xcc>)
  4019f4:	4413      	add	r3, r2
  4019f6:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_sense_mode(ioport_port_t port,
		ioport_port_mask_t mask, enum ioport_sense pin_sense)
{
	Pio *base = arch_ioport_port_to_base(port);
  4019f8:	60fb      	str	r3, [r7, #12]
	 *       1       0         0    IOPORT_SENSE_FALLING
	 *       1       0         1    IOPORT_SENSE_RISING
	 *       1       1         0    IOPORT_SENSE_LEVEL_LOW
	 *       1       1         1    IOPORT_SENSE_LEVEL_HIGH
	 */
	switch(pin_sense) {
  4019fa:	7dfb      	ldrb	r3, [r7, #23]
  4019fc:	3b01      	subs	r3, #1
  4019fe:	2b03      	cmp	r3, #3
  401a00:	d82e      	bhi.n	401a60 <ioport_set_pin_sense_mode+0xac>
  401a02:	a201      	add	r2, pc, #4	; (adr r2, 401a08 <ioport_set_pin_sense_mode+0x54>)
  401a04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401a08:	00401a3d 	.word	0x00401a3d
  401a0c:	00401a4f 	.word	0x00401a4f
  401a10:	00401a19 	.word	0x00401a19
  401a14:	00401a2b 	.word	0x00401a2b
	case IOPORT_SENSE_LEVEL_LOW:
		base->PIO_LSR = mask;
  401a18:	68fb      	ldr	r3, [r7, #12]
  401a1a:	69ba      	ldr	r2, [r7, #24]
  401a1c:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_FELLSR = mask;
  401a20:	68fb      	ldr	r3, [r7, #12]
  401a22:	69ba      	ldr	r2, [r7, #24]
  401a24:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  401a28:	e01f      	b.n	401a6a <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_LEVEL_HIGH:
		base->PIO_LSR = mask;
  401a2a:	68fb      	ldr	r3, [r7, #12]
  401a2c:	69ba      	ldr	r2, [r7, #24]
  401a2e:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_REHLSR = mask;
  401a32:	68fb      	ldr	r3, [r7, #12]
  401a34:	69ba      	ldr	r2, [r7, #24]
  401a36:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  401a3a:	e016      	b.n	401a6a <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
  401a3c:	68fb      	ldr	r3, [r7, #12]
  401a3e:	69ba      	ldr	r2, [r7, #24]
  401a40:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_FELLSR = mask;
  401a44:	68fb      	ldr	r3, [r7, #12]
  401a46:	69ba      	ldr	r2, [r7, #24]
  401a48:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  401a4c:	e00d      	b.n	401a6a <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  401a4e:	68fb      	ldr	r3, [r7, #12]
  401a50:	69ba      	ldr	r2, [r7, #24]
  401a52:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  401a56:	68fb      	ldr	r3, [r7, #12]
  401a58:	69ba      	ldr	r2, [r7, #24]
  401a5a:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  401a5e:	e004      	b.n	401a6a <ioport_set_pin_sense_mode+0xb6>
		break;
	default:
		base->PIO_AIMDR = mask;
  401a60:	68fb      	ldr	r3, [r7, #12]
  401a62:	69ba      	ldr	r2, [r7, #24]
  401a64:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	arch_ioport_set_pin_sense_mode(pin, pin_sense);
}
  401a68:	e003      	b.n	401a72 <ioport_set_pin_sense_mode+0xbe>
		return;
	}
	base->PIO_AIMER = mask;
  401a6a:	68fb      	ldr	r3, [r7, #12]
  401a6c:	69ba      	ldr	r2, [r7, #24]
  401a6e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  401a72:	bf00      	nop
  401a74:	3734      	adds	r7, #52	; 0x34
  401a76:	46bd      	mov	sp, r7
  401a78:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a7c:	4770      	bx	lr
  401a7e:	bf00      	nop
  401a80:	00200707 	.word	0x00200707

00401a84 <tcm_disable>:
/** \brief  TCM memory Disable

	The function enables TCM memories
 */
static inline void tcm_disable(void) 
{
  401a84:	b480      	push	{r7}
  401a86:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb");
  401a88:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401a8c:	f3bf 8f6f 	isb	sy

	__DSB();
	__ISB();
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  401a90:	4a0c      	ldr	r2, [pc, #48]	; (401ac4 <tcm_disable+0x40>)
  401a92:	4b0c      	ldr	r3, [pc, #48]	; (401ac4 <tcm_disable+0x40>)
  401a94:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
  401a98:	f023 0301 	bic.w	r3, r3, #1
  401a9c:	f8c2 3290 	str.w	r3, [r2, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  401aa0:	4a08      	ldr	r2, [pc, #32]	; (401ac4 <tcm_disable+0x40>)
  401aa2:	4b08      	ldr	r3, [pc, #32]	; (401ac4 <tcm_disable+0x40>)
  401aa4:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
  401aa8:	f023 0301 	bic.w	r3, r3, #1
  401aac:	f8c2 3294 	str.w	r3, [r2, #660]	; 0x294
  __ASM volatile ("dsb");
  401ab0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401ab4:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
}
  401ab8:	bf00      	nop
  401aba:	46bd      	mov	sp, r7
  401abc:	f85d 7b04 	ldr.w	r7, [sp], #4
  401ac0:	4770      	bx	lr
  401ac2:	bf00      	nop
  401ac4:	e000ed00 	.word	0xe000ed00

00401ac8 <board_init>:
#endif

void board_init(void)
{
  401ac8:	b580      	push	{r7, lr}
  401aca:	af00      	add	r7, sp, #0
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  401acc:	4b13      	ldr	r3, [pc, #76]	; (401b1c <board_init+0x54>)
  401ace:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401ad2:	605a      	str	r2, [r3, #4]
	_setup_memory_region();
#endif

#ifdef CONF_BOARD_ENABLE_CACHE
	/* Enabling the Cache */
	SCB_EnableICache(); 
  401ad4:	4b12      	ldr	r3, [pc, #72]	; (401b20 <board_init+0x58>)
  401ad6:	4798      	blx	r3
	SCB_EnableDCache();
  401ad8:	4b12      	ldr	r3, [pc, #72]	; (401b24 <board_init+0x5c>)
  401ada:	4798      	blx	r3
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  401adc:	4b12      	ldr	r3, [pc, #72]	; (401b28 <board_init+0x60>)
  401ade:	4a13      	ldr	r2, [pc, #76]	; (401b2c <board_init+0x64>)
  401ae0:	605a      	str	r2, [r3, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  401ae2:	4b11      	ldr	r3, [pc, #68]	; (401b28 <board_init+0x60>)
  401ae4:	4a12      	ldr	r2, [pc, #72]	; (401b30 <board_init+0x68>)
  401ae6:	605a      	str	r2, [r3, #4]
					| EEFC_FCR_FARG(7));
	
	tcm_disable();
  401ae8:	4b12      	ldr	r3, [pc, #72]	; (401b34 <board_init+0x6c>)
  401aea:	4798      	blx	r3
#endif

	/* Initialize IOPORTs */
	ioport_init();
  401aec:	4b12      	ldr	r3, [pc, #72]	; (401b38 <board_init+0x70>)
  401aee:	4798      	blx	r3

	/* Configure the pins connected to LED as output and set their
	 * default initial state to high (LED off).
	 */
	ioport_set_pin_dir(LED0_GPIO, IOPORT_DIR_OUTPUT);
  401af0:	2101      	movs	r1, #1
  401af2:	2048      	movs	r0, #72	; 0x48
  401af4:	4b11      	ldr	r3, [pc, #68]	; (401b3c <board_init+0x74>)
  401af6:	4798      	blx	r3
	ioport_set_pin_level(LED0_GPIO, LED0_INACTIVE_LEVEL);
  401af8:	2101      	movs	r1, #1
  401afa:	2048      	movs	r0, #72	; 0x48
  401afc:	4b10      	ldr	r3, [pc, #64]	; (401b40 <board_init+0x78>)
  401afe:	4798      	blx	r3

	/* Configure Push Button pins */
	ioport_set_pin_input_mode(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS,
  401b00:	2100      	movs	r1, #0
  401b02:	200b      	movs	r0, #11
  401b04:	4b0d      	ldr	r3, [pc, #52]	; (401b3c <board_init+0x74>)
  401b06:	4798      	blx	r3
  401b08:	2188      	movs	r1, #136	; 0x88
  401b0a:	200b      	movs	r0, #11
  401b0c:	4b0d      	ldr	r3, [pc, #52]	; (401b44 <board_init+0x7c>)
  401b0e:	4798      	blx	r3
  401b10:	2102      	movs	r1, #2
  401b12:	200b      	movs	r0, #11
  401b14:	4b0c      	ldr	r3, [pc, #48]	; (401b48 <board_init+0x80>)
  401b16:	4798      	blx	r3
	pio_configure_pin(LCD_SPI_CDS_PIO, LCD_SPI_CDS_FLAGS);
	pio_configure_pin(LCD_SPI_BACKLIGHT_PIO, LCD_SPI_BACKLIGHT_FLAGS);
	pio_set_pin_high(LCD_SPI_BACKLIGHT_PIO);

#endif
}
  401b18:	bf00      	nop
  401b1a:	bd80      	pop	{r7, pc}
  401b1c:	400e1850 	.word	0x400e1850
  401b20:	00401681 	.word	0x00401681
  401b24:	004016b9 	.word	0x004016b9
  401b28:	400e0c00 	.word	0x400e0c00
  401b2c:	5a00080c 	.word	0x5a00080c
  401b30:	5a00070c 	.word	0x5a00070c
  401b34:	00401a85 	.word	0x00401a85
  401b38:	00401779 	.word	0x00401779
  401b3c:	004018c1 	.word	0x004018c1
  401b40:	00401949 	.word	0x00401949
  401b44:	004017a5 	.word	0x004017a5
  401b48:	004019b5 	.word	0x004019b5

00401b4c <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  401b4c:	b480      	push	{r7}
  401b4e:	b085      	sub	sp, #20
  401b50:	af00      	add	r7, sp, #0
  401b52:	60f8      	str	r0, [r7, #12]
  401b54:	60b9      	str	r1, [r7, #8]
  401b56:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401b58:	687b      	ldr	r3, [r7, #4]
  401b5a:	2b00      	cmp	r3, #0
  401b5c:	d003      	beq.n	401b66 <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  401b5e:	68fb      	ldr	r3, [r7, #12]
  401b60:	68ba      	ldr	r2, [r7, #8]
  401b62:	665a      	str	r2, [r3, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
	}
}
  401b64:	e002      	b.n	401b6c <pio_pull_up+0x20>
		p_pio->PIO_PUDR = ul_mask;
  401b66:	68fb      	ldr	r3, [r7, #12]
  401b68:	68ba      	ldr	r2, [r7, #8]
  401b6a:	661a      	str	r2, [r3, #96]	; 0x60
}
  401b6c:	bf00      	nop
  401b6e:	3714      	adds	r7, #20
  401b70:	46bd      	mov	sp, r7
  401b72:	f85d 7b04 	ldr.w	r7, [sp], #4
  401b76:	4770      	bx	lr

00401b78 <pio_set_debounce_filter>:
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 * \param ul_cut_off Cuts off frequency for debouncing filter.
 */
void pio_set_debounce_filter(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_cut_off)
{
  401b78:	b480      	push	{r7}
  401b7a:	b085      	sub	sp, #20
  401b7c:	af00      	add	r7, sp, #0
  401b7e:	60f8      	str	r0, [r7, #12]
  401b80:	60b9      	str	r1, [r7, #8]
  401b82:	607a      	str	r2, [r7, #4]
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Set Debouncing, 0 bit field no effect */
	p_pio->PIO_IFSCER = ul_mask;
  401b84:	68fb      	ldr	r3, [r7, #12]
  401b86:	68ba      	ldr	r2, [r7, #8]
  401b88:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	/*
	 * The debouncing filter can filter a pulse of less than 1/2 Period of a
	 * programmable Divided Slow Clock:
	 * Tdiv_slclk = ((DIV+1)*2).Tslow_clock
	 */
	p_pio->PIO_SCDR = PIO_SCDR_DIV((FREQ_SLOW_CLOCK_EXT /
  401b8c:	687b      	ldr	r3, [r7, #4]
  401b8e:	005b      	lsls	r3, r3, #1
  401b90:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401b94:	fbb2 f3f3 	udiv	r3, r2, r3
  401b98:	3b01      	subs	r3, #1
  401b9a:	f3c3 020d 	ubfx	r2, r3, #0, #14
  401b9e:	68fb      	ldr	r3, [r7, #12]
  401ba0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
			(2 * (ul_cut_off))) - 1);
}
  401ba4:	bf00      	nop
  401ba6:	3714      	adds	r7, #20
  401ba8:	46bd      	mov	sp, r7
  401baa:	f85d 7b04 	ldr.w	r7, [sp], #4
  401bae:	4770      	bx	lr

00401bb0 <pio_get>:
 * \retval 1 at least one PIO currently has a high level.
 * \retval 0 all PIOs have a low level.
 */
uint32_t pio_get(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  401bb0:	b480      	push	{r7}
  401bb2:	b087      	sub	sp, #28
  401bb4:	af00      	add	r7, sp, #0
  401bb6:	60f8      	str	r0, [r7, #12]
  401bb8:	60b9      	str	r1, [r7, #8]
  401bba:	607a      	str	r2, [r7, #4]
	uint32_t ul_reg;

	if ((ul_type == PIO_OUTPUT_0) || (ul_type == PIO_OUTPUT_1)) {
  401bbc:	68bb      	ldr	r3, [r7, #8]
  401bbe:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  401bc2:	d003      	beq.n	401bcc <pio_get+0x1c>
  401bc4:	68bb      	ldr	r3, [r7, #8]
  401bc6:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401bca:	d103      	bne.n	401bd4 <pio_get+0x24>
		ul_reg = p_pio->PIO_ODSR;
  401bcc:	68fb      	ldr	r3, [r7, #12]
  401bce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  401bd0:	617b      	str	r3, [r7, #20]
  401bd2:	e002      	b.n	401bda <pio_get+0x2a>
	} else {
		ul_reg = p_pio->PIO_PDSR;
  401bd4:	68fb      	ldr	r3, [r7, #12]
  401bd6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  401bd8:	617b      	str	r3, [r7, #20]
	}

	if ((ul_reg & ul_mask) == 0) {
  401bda:	697a      	ldr	r2, [r7, #20]
  401bdc:	687b      	ldr	r3, [r7, #4]
  401bde:	4013      	ands	r3, r2
  401be0:	2b00      	cmp	r3, #0
  401be2:	d101      	bne.n	401be8 <pio_get+0x38>
		return 0;
  401be4:	2300      	movs	r3, #0
  401be6:	e000      	b.n	401bea <pio_get+0x3a>
	} else {
		return 1;
  401be8:	2301      	movs	r3, #1
	}
}
  401bea:	4618      	mov	r0, r3
  401bec:	371c      	adds	r7, #28
  401bee:	46bd      	mov	sp, r7
  401bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
  401bf4:	4770      	bx	lr

00401bf6 <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  401bf6:	b480      	push	{r7}
  401bf8:	b087      	sub	sp, #28
  401bfa:	af00      	add	r7, sp, #0
  401bfc:	60f8      	str	r0, [r7, #12]
  401bfe:	60b9      	str	r1, [r7, #8]
  401c00:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  401c02:	68fb      	ldr	r3, [r7, #12]
  401c04:	687a      	ldr	r2, [r7, #4]
  401c06:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  401c08:	68bb      	ldr	r3, [r7, #8]
  401c0a:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  401c0e:	d04a      	beq.n	401ca6 <pio_set_peripheral+0xb0>
  401c10:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  401c14:	d808      	bhi.n	401c28 <pio_set_peripheral+0x32>
  401c16:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  401c1a:	d016      	beq.n	401c4a <pio_set_peripheral+0x54>
  401c1c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  401c20:	d02c      	beq.n	401c7c <pio_set_peripheral+0x86>
  401c22:	2b00      	cmp	r3, #0
  401c24:	d069      	beq.n	401cfa <pio_set_peripheral+0x104>
  401c26:	e064      	b.n	401cf2 <pio_set_peripheral+0xfc>
  401c28:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  401c2c:	d065      	beq.n	401cfa <pio_set_peripheral+0x104>
  401c2e:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  401c32:	d803      	bhi.n	401c3c <pio_set_peripheral+0x46>
  401c34:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  401c38:	d04a      	beq.n	401cd0 <pio_set_peripheral+0xda>
  401c3a:	e05a      	b.n	401cf2 <pio_set_peripheral+0xfc>
  401c3c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  401c40:	d05b      	beq.n	401cfa <pio_set_peripheral+0x104>
  401c42:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401c46:	d058      	beq.n	401cfa <pio_set_peripheral+0x104>
  401c48:	e053      	b.n	401cf2 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401c4a:	68fb      	ldr	r3, [r7, #12]
  401c4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  401c4e:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401c50:	68fb      	ldr	r3, [r7, #12]
  401c52:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401c54:	687b      	ldr	r3, [r7, #4]
  401c56:	43d9      	mvns	r1, r3
  401c58:	697b      	ldr	r3, [r7, #20]
  401c5a:	400b      	ands	r3, r1
  401c5c:	401a      	ands	r2, r3
  401c5e:	68fb      	ldr	r3, [r7, #12]
  401c60:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401c62:	68fb      	ldr	r3, [r7, #12]
  401c64:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  401c66:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401c68:	68fb      	ldr	r3, [r7, #12]
  401c6a:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401c6c:	687b      	ldr	r3, [r7, #4]
  401c6e:	43d9      	mvns	r1, r3
  401c70:	697b      	ldr	r3, [r7, #20]
  401c72:	400b      	ands	r3, r1
  401c74:	401a      	ands	r2, r3
  401c76:	68fb      	ldr	r3, [r7, #12]
  401c78:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  401c7a:	e03a      	b.n	401cf2 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401c7c:	68fb      	ldr	r3, [r7, #12]
  401c7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  401c80:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401c82:	687a      	ldr	r2, [r7, #4]
  401c84:	697b      	ldr	r3, [r7, #20]
  401c86:	431a      	orrs	r2, r3
  401c88:	68fb      	ldr	r3, [r7, #12]
  401c8a:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401c8c:	68fb      	ldr	r3, [r7, #12]
  401c8e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  401c90:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401c92:	68fb      	ldr	r3, [r7, #12]
  401c94:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401c96:	687b      	ldr	r3, [r7, #4]
  401c98:	43d9      	mvns	r1, r3
  401c9a:	697b      	ldr	r3, [r7, #20]
  401c9c:	400b      	ands	r3, r1
  401c9e:	401a      	ands	r2, r3
  401ca0:	68fb      	ldr	r3, [r7, #12]
  401ca2:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  401ca4:	e025      	b.n	401cf2 <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401ca6:	68fb      	ldr	r3, [r7, #12]
  401ca8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  401caa:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401cac:	68fb      	ldr	r3, [r7, #12]
  401cae:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401cb0:	687b      	ldr	r3, [r7, #4]
  401cb2:	43d9      	mvns	r1, r3
  401cb4:	697b      	ldr	r3, [r7, #20]
  401cb6:	400b      	ands	r3, r1
  401cb8:	401a      	ands	r2, r3
  401cba:	68fb      	ldr	r3, [r7, #12]
  401cbc:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401cbe:	68fb      	ldr	r3, [r7, #12]
  401cc0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  401cc2:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401cc4:	687a      	ldr	r2, [r7, #4]
  401cc6:	697b      	ldr	r3, [r7, #20]
  401cc8:	431a      	orrs	r2, r3
  401cca:	68fb      	ldr	r3, [r7, #12]
  401ccc:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  401cce:	e010      	b.n	401cf2 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401cd0:	68fb      	ldr	r3, [r7, #12]
  401cd2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  401cd4:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401cd6:	687a      	ldr	r2, [r7, #4]
  401cd8:	697b      	ldr	r3, [r7, #20]
  401cda:	431a      	orrs	r2, r3
  401cdc:	68fb      	ldr	r3, [r7, #12]
  401cde:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401ce0:	68fb      	ldr	r3, [r7, #12]
  401ce2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  401ce4:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401ce6:	687a      	ldr	r2, [r7, #4]
  401ce8:	697b      	ldr	r3, [r7, #20]
  401cea:	431a      	orrs	r2, r3
  401cec:	68fb      	ldr	r3, [r7, #12]
  401cee:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  401cf0:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  401cf2:	68fb      	ldr	r3, [r7, #12]
  401cf4:	687a      	ldr	r2, [r7, #4]
  401cf6:	605a      	str	r2, [r3, #4]
  401cf8:	e000      	b.n	401cfc <pio_set_peripheral+0x106>
		return;
  401cfa:	bf00      	nop
}
  401cfc:	371c      	adds	r7, #28
  401cfe:	46bd      	mov	sp, r7
  401d00:	f85d 7b04 	ldr.w	r7, [sp], #4
  401d04:	4770      	bx	lr
	...

00401d08 <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  401d08:	b580      	push	{r7, lr}
  401d0a:	b084      	sub	sp, #16
  401d0c:	af00      	add	r7, sp, #0
  401d0e:	60f8      	str	r0, [r7, #12]
  401d10:	60b9      	str	r1, [r7, #8]
  401d12:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  401d14:	68b9      	ldr	r1, [r7, #8]
  401d16:	68f8      	ldr	r0, [r7, #12]
  401d18:	4b19      	ldr	r3, [pc, #100]	; (401d80 <pio_set_input+0x78>)
  401d1a:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  401d1c:	687b      	ldr	r3, [r7, #4]
  401d1e:	f003 0301 	and.w	r3, r3, #1
  401d22:	461a      	mov	r2, r3
  401d24:	68b9      	ldr	r1, [r7, #8]
  401d26:	68f8      	ldr	r0, [r7, #12]
  401d28:	4b16      	ldr	r3, [pc, #88]	; (401d84 <pio_set_input+0x7c>)
  401d2a:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  401d2c:	687b      	ldr	r3, [r7, #4]
  401d2e:	f003 030a 	and.w	r3, r3, #10
  401d32:	2b00      	cmp	r3, #0
  401d34:	d003      	beq.n	401d3e <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  401d36:	68fb      	ldr	r3, [r7, #12]
  401d38:	68ba      	ldr	r2, [r7, #8]
  401d3a:	621a      	str	r2, [r3, #32]
  401d3c:	e002      	b.n	401d44 <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  401d3e:	68fb      	ldr	r3, [r7, #12]
  401d40:	68ba      	ldr	r2, [r7, #8]
  401d42:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  401d44:	687b      	ldr	r3, [r7, #4]
  401d46:	f003 0302 	and.w	r3, r3, #2
  401d4a:	2b00      	cmp	r3, #0
  401d4c:	d004      	beq.n	401d58 <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  401d4e:	68fb      	ldr	r3, [r7, #12]
  401d50:	68ba      	ldr	r2, [r7, #8]
  401d52:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  401d56:	e008      	b.n	401d6a <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  401d58:	687b      	ldr	r3, [r7, #4]
  401d5a:	f003 0308 	and.w	r3, r3, #8
  401d5e:	2b00      	cmp	r3, #0
  401d60:	d003      	beq.n	401d6a <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  401d62:	68fb      	ldr	r3, [r7, #12]
  401d64:	68ba      	ldr	r2, [r7, #8]
  401d66:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  401d6a:	68fb      	ldr	r3, [r7, #12]
  401d6c:	68ba      	ldr	r2, [r7, #8]
  401d6e:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  401d70:	68fb      	ldr	r3, [r7, #12]
  401d72:	68ba      	ldr	r2, [r7, #8]
  401d74:	601a      	str	r2, [r3, #0]
}
  401d76:	bf00      	nop
  401d78:	3710      	adds	r7, #16
  401d7a:	46bd      	mov	sp, r7
  401d7c:	bd80      	pop	{r7, pc}
  401d7e:	bf00      	nop
  401d80:	00401f41 	.word	0x00401f41
  401d84:	00401b4d 	.word	0x00401b4d

00401d88 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  401d88:	b580      	push	{r7, lr}
  401d8a:	b084      	sub	sp, #16
  401d8c:	af00      	add	r7, sp, #0
  401d8e:	60f8      	str	r0, [r7, #12]
  401d90:	60b9      	str	r1, [r7, #8]
  401d92:	607a      	str	r2, [r7, #4]
  401d94:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  401d96:	68b9      	ldr	r1, [r7, #8]
  401d98:	68f8      	ldr	r0, [r7, #12]
  401d9a:	4b12      	ldr	r3, [pc, #72]	; (401de4 <pio_set_output+0x5c>)
  401d9c:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  401d9e:	69ba      	ldr	r2, [r7, #24]
  401da0:	68b9      	ldr	r1, [r7, #8]
  401da2:	68f8      	ldr	r0, [r7, #12]
  401da4:	4b10      	ldr	r3, [pc, #64]	; (401de8 <pio_set_output+0x60>)
  401da6:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  401da8:	683b      	ldr	r3, [r7, #0]
  401daa:	2b00      	cmp	r3, #0
  401dac:	d003      	beq.n	401db6 <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  401dae:	68fb      	ldr	r3, [r7, #12]
  401db0:	68ba      	ldr	r2, [r7, #8]
  401db2:	651a      	str	r2, [r3, #80]	; 0x50
  401db4:	e002      	b.n	401dbc <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  401db6:	68fb      	ldr	r3, [r7, #12]
  401db8:	68ba      	ldr	r2, [r7, #8]
  401dba:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  401dbc:	687b      	ldr	r3, [r7, #4]
  401dbe:	2b00      	cmp	r3, #0
  401dc0:	d003      	beq.n	401dca <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  401dc2:	68fb      	ldr	r3, [r7, #12]
  401dc4:	68ba      	ldr	r2, [r7, #8]
  401dc6:	631a      	str	r2, [r3, #48]	; 0x30
  401dc8:	e002      	b.n	401dd0 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  401dca:	68fb      	ldr	r3, [r7, #12]
  401dcc:	68ba      	ldr	r2, [r7, #8]
  401dce:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  401dd0:	68fb      	ldr	r3, [r7, #12]
  401dd2:	68ba      	ldr	r2, [r7, #8]
  401dd4:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  401dd6:	68fb      	ldr	r3, [r7, #12]
  401dd8:	68ba      	ldr	r2, [r7, #8]
  401dda:	601a      	str	r2, [r3, #0]
}
  401ddc:	bf00      	nop
  401dde:	3710      	adds	r7, #16
  401de0:	46bd      	mov	sp, r7
  401de2:	bd80      	pop	{r7, pc}
  401de4:	00401f41 	.word	0x00401f41
  401de8:	00401b4d 	.word	0x00401b4d

00401dec <pio_configure>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask, const uint32_t ul_attribute)
{
  401dec:	b590      	push	{r4, r7, lr}
  401dee:	b087      	sub	sp, #28
  401df0:	af02      	add	r7, sp, #8
  401df2:	60f8      	str	r0, [r7, #12]
  401df4:	60b9      	str	r1, [r7, #8]
  401df6:	607a      	str	r2, [r7, #4]
  401df8:	603b      	str	r3, [r7, #0]
	/* Configure pins */
	switch (ul_type) {
  401dfa:	68bb      	ldr	r3, [r7, #8]
  401dfc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  401e00:	d016      	beq.n	401e30 <pio_configure+0x44>
  401e02:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  401e06:	d809      	bhi.n	401e1c <pio_configure+0x30>
  401e08:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  401e0c:	d010      	beq.n	401e30 <pio_configure+0x44>
  401e0e:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  401e12:	d00d      	beq.n	401e30 <pio_configure+0x44>
  401e14:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  401e18:	d00a      	beq.n	401e30 <pio_configure+0x44>
  401e1a:	e03d      	b.n	401e98 <pio_configure+0xac>
  401e1c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  401e20:	d01a      	beq.n	401e58 <pio_configure+0x6c>
  401e22:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401e26:	d017      	beq.n	401e58 <pio_configure+0x6c>
  401e28:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  401e2c:	d00e      	beq.n	401e4c <pio_configure+0x60>
  401e2e:	e033      	b.n	401e98 <pio_configure+0xac>
	case PIO_PERIPH_B:
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_PERIPH_C:
	case PIO_PERIPH_D:
#endif
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  401e30:	687a      	ldr	r2, [r7, #4]
  401e32:	68b9      	ldr	r1, [r7, #8]
  401e34:	68f8      	ldr	r0, [r7, #12]
  401e36:	4b1c      	ldr	r3, [pc, #112]	; (401ea8 <pio_configure+0xbc>)
  401e38:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_attribute & PIO_PULLUP));
  401e3a:	683b      	ldr	r3, [r7, #0]
  401e3c:	f003 0301 	and.w	r3, r3, #1
  401e40:	461a      	mov	r2, r3
  401e42:	6879      	ldr	r1, [r7, #4]
  401e44:	68f8      	ldr	r0, [r7, #12]
  401e46:	4b19      	ldr	r3, [pc, #100]	; (401eac <pio_configure+0xc0>)
  401e48:	4798      	blx	r3
		break;
  401e4a:	e027      	b.n	401e9c <pio_configure+0xb0>

	case PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_attribute);
  401e4c:	683a      	ldr	r2, [r7, #0]
  401e4e:	6879      	ldr	r1, [r7, #4]
  401e50:	68f8      	ldr	r0, [r7, #12]
  401e52:	4b17      	ldr	r3, [pc, #92]	; (401eb0 <pio_configure+0xc4>)
  401e54:	4798      	blx	r3
		break;
  401e56:	e021      	b.n	401e9c <pio_configure+0xb0>

	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  401e58:	68bb      	ldr	r3, [r7, #8]
  401e5a:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401e5e:	bf0c      	ite	eq
  401e60:	2301      	moveq	r3, #1
  401e62:	2300      	movne	r3, #0
  401e64:	b2db      	uxtb	r3, r3
  401e66:	461a      	mov	r2, r3
				(ul_attribute & PIO_OPENDRAIN) ? 1 : 0,
  401e68:	683b      	ldr	r3, [r7, #0]
  401e6a:	f003 0304 	and.w	r3, r3, #4
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  401e6e:	2b00      	cmp	r3, #0
  401e70:	bf14      	ite	ne
  401e72:	2301      	movne	r3, #1
  401e74:	2300      	moveq	r3, #0
  401e76:	b2db      	uxtb	r3, r3
  401e78:	4619      	mov	r1, r3
				(ul_attribute & PIO_PULLUP) ? 1 : 0);
  401e7a:	683b      	ldr	r3, [r7, #0]
  401e7c:	f003 0301 	and.w	r3, r3, #1
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  401e80:	2b00      	cmp	r3, #0
  401e82:	bf14      	ite	ne
  401e84:	2301      	movne	r3, #1
  401e86:	2300      	moveq	r3, #0
  401e88:	b2db      	uxtb	r3, r3
  401e8a:	9300      	str	r3, [sp, #0]
  401e8c:	460b      	mov	r3, r1
  401e8e:	6879      	ldr	r1, [r7, #4]
  401e90:	68f8      	ldr	r0, [r7, #12]
  401e92:	4c08      	ldr	r4, [pc, #32]	; (401eb4 <pio_configure+0xc8>)
  401e94:	47a0      	blx	r4
		break;
  401e96:	e001      	b.n	401e9c <pio_configure+0xb0>

	default:
		return 0;
  401e98:	2300      	movs	r3, #0
  401e9a:	e000      	b.n	401e9e <pio_configure+0xb2>
	}

	return 1;
  401e9c:	2301      	movs	r3, #1
}
  401e9e:	4618      	mov	r0, r3
  401ea0:	3714      	adds	r7, #20
  401ea2:	46bd      	mov	sp, r7
  401ea4:	bd90      	pop	{r4, r7, pc}
  401ea6:	bf00      	nop
  401ea8:	00401bf7 	.word	0x00401bf7
  401eac:	00401b4d 	.word	0x00401b4d
  401eb0:	00401d09 	.word	0x00401d09
  401eb4:	00401d89 	.word	0x00401d89

00401eb8 <pio_configure_interrupt>:
 * \param ul_mask Interrupt source bit map.
 * \param ul_attr Interrupt source attributes.
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
  401eb8:	b480      	push	{r7}
  401eba:	b085      	sub	sp, #20
  401ebc:	af00      	add	r7, sp, #0
  401ebe:	60f8      	str	r0, [r7, #12]
  401ec0:	60b9      	str	r1, [r7, #8]
  401ec2:	607a      	str	r2, [r7, #4]
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  401ec4:	687b      	ldr	r3, [r7, #4]
  401ec6:	f003 0310 	and.w	r3, r3, #16
  401eca:	2b00      	cmp	r3, #0
  401ecc:	d020      	beq.n	401f10 <pio_configure_interrupt+0x58>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  401ece:	68fb      	ldr	r3, [r7, #12]
  401ed0:	68ba      	ldr	r2, [r7, #8]
  401ed2:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  401ed6:	687b      	ldr	r3, [r7, #4]
  401ed8:	f003 0320 	and.w	r3, r3, #32
  401edc:	2b00      	cmp	r3, #0
  401ede:	d004      	beq.n	401eea <pio_configure_interrupt+0x32>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  401ee0:	68fb      	ldr	r3, [r7, #12]
  401ee2:	68ba      	ldr	r2, [r7, #8]
  401ee4:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  401ee8:	e003      	b.n	401ef2 <pio_configure_interrupt+0x3a>
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  401eea:	68fb      	ldr	r3, [r7, #12]
  401eec:	68ba      	ldr	r2, [r7, #8]
  401eee:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  401ef2:	687b      	ldr	r3, [r7, #4]
  401ef4:	f003 0340 	and.w	r3, r3, #64	; 0x40
  401ef8:	2b00      	cmp	r3, #0
  401efa:	d004      	beq.n	401f06 <pio_configure_interrupt+0x4e>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  401efc:	68fb      	ldr	r3, [r7, #12]
  401efe:	68ba      	ldr	r2, [r7, #8]
  401f00:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
	}
}
  401f04:	e008      	b.n	401f18 <pio_configure_interrupt+0x60>
			p_pio->PIO_LSR = ul_mask;
  401f06:	68fb      	ldr	r3, [r7, #12]
  401f08:	68ba      	ldr	r2, [r7, #8]
  401f0a:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
}
  401f0e:	e003      	b.n	401f18 <pio_configure_interrupt+0x60>
		p_pio->PIO_AIMDR = ul_mask;
  401f10:	68fb      	ldr	r3, [r7, #12]
  401f12:	68ba      	ldr	r2, [r7, #8]
  401f14:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
}
  401f18:	bf00      	nop
  401f1a:	3714      	adds	r7, #20
  401f1c:	46bd      	mov	sp, r7
  401f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401f22:	4770      	bx	lr

00401f24 <pio_enable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  401f24:	b480      	push	{r7}
  401f26:	b083      	sub	sp, #12
  401f28:	af00      	add	r7, sp, #0
  401f2a:	6078      	str	r0, [r7, #4]
  401f2c:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IER = ul_mask;
  401f2e:	687b      	ldr	r3, [r7, #4]
  401f30:	683a      	ldr	r2, [r7, #0]
  401f32:	641a      	str	r2, [r3, #64]	; 0x40
}
  401f34:	bf00      	nop
  401f36:	370c      	adds	r7, #12
  401f38:	46bd      	mov	sp, r7
  401f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
  401f3e:	4770      	bx	lr

00401f40 <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  401f40:	b480      	push	{r7}
  401f42:	b083      	sub	sp, #12
  401f44:	af00      	add	r7, sp, #0
  401f46:	6078      	str	r0, [r7, #4]
  401f48:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  401f4a:	687b      	ldr	r3, [r7, #4]
  401f4c:	683a      	ldr	r2, [r7, #0]
  401f4e:	645a      	str	r2, [r3, #68]	; 0x44
}
  401f50:	bf00      	nop
  401f52:	370c      	adds	r7, #12
  401f54:	46bd      	mov	sp, r7
  401f56:	f85d 7b04 	ldr.w	r7, [sp], #4
  401f5a:	4770      	bx	lr

00401f5c <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  401f5c:	b480      	push	{r7}
  401f5e:	b083      	sub	sp, #12
  401f60:	af00      	add	r7, sp, #0
  401f62:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  401f64:	687b      	ldr	r3, [r7, #4]
  401f66:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  401f68:	4618      	mov	r0, r3
  401f6a:	370c      	adds	r7, #12
  401f6c:	46bd      	mov	sp, r7
  401f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401f72:	4770      	bx	lr

00401f74 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  401f74:	b480      	push	{r7}
  401f76:	b083      	sub	sp, #12
  401f78:	af00      	add	r7, sp, #0
  401f7a:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  401f7c:	687b      	ldr	r3, [r7, #4]
  401f7e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  401f80:	4618      	mov	r0, r3
  401f82:	370c      	adds	r7, #12
  401f84:	46bd      	mov	sp, r7
  401f86:	f85d 7b04 	ldr.w	r7, [sp], #4
  401f8a:	4770      	bx	lr

00401f8c <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  401f8c:	b580      	push	{r7, lr}
  401f8e:	b084      	sub	sp, #16
  401f90:	af00      	add	r7, sp, #0
  401f92:	6078      	str	r0, [r7, #4]
  401f94:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  401f96:	6878      	ldr	r0, [r7, #4]
  401f98:	4b26      	ldr	r3, [pc, #152]	; (402034 <pio_handler_process+0xa8>)
  401f9a:	4798      	blx	r3
  401f9c:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  401f9e:	6878      	ldr	r0, [r7, #4]
  401fa0:	4b25      	ldr	r3, [pc, #148]	; (402038 <pio_handler_process+0xac>)
  401fa2:	4798      	blx	r3
  401fa4:	4602      	mov	r2, r0
  401fa6:	68fb      	ldr	r3, [r7, #12]
  401fa8:	4013      	ands	r3, r2
  401faa:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  401fac:	68fb      	ldr	r3, [r7, #12]
  401fae:	2b00      	cmp	r3, #0
  401fb0:	d03c      	beq.n	40202c <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
  401fb2:	2300      	movs	r3, #0
  401fb4:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  401fb6:	e034      	b.n	402022 <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  401fb8:	4a20      	ldr	r2, [pc, #128]	; (40203c <pio_handler_process+0xb0>)
  401fba:	68bb      	ldr	r3, [r7, #8]
  401fbc:	011b      	lsls	r3, r3, #4
  401fbe:	4413      	add	r3, r2
  401fc0:	681a      	ldr	r2, [r3, #0]
  401fc2:	683b      	ldr	r3, [r7, #0]
  401fc4:	429a      	cmp	r2, r3
  401fc6:	d126      	bne.n	402016 <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401fc8:	4a1c      	ldr	r2, [pc, #112]	; (40203c <pio_handler_process+0xb0>)
  401fca:	68bb      	ldr	r3, [r7, #8]
  401fcc:	011b      	lsls	r3, r3, #4
  401fce:	4413      	add	r3, r2
  401fd0:	3304      	adds	r3, #4
  401fd2:	681a      	ldr	r2, [r3, #0]
  401fd4:	68fb      	ldr	r3, [r7, #12]
  401fd6:	4013      	ands	r3, r2
  401fd8:	2b00      	cmp	r3, #0
  401fda:	d01c      	beq.n	402016 <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401fdc:	4a17      	ldr	r2, [pc, #92]	; (40203c <pio_handler_process+0xb0>)
  401fde:	68bb      	ldr	r3, [r7, #8]
  401fe0:	011b      	lsls	r3, r3, #4
  401fe2:	4413      	add	r3, r2
  401fe4:	330c      	adds	r3, #12
  401fe6:	681b      	ldr	r3, [r3, #0]
  401fe8:	4914      	ldr	r1, [pc, #80]	; (40203c <pio_handler_process+0xb0>)
  401fea:	68ba      	ldr	r2, [r7, #8]
  401fec:	0112      	lsls	r2, r2, #4
  401fee:	440a      	add	r2, r1
  401ff0:	6810      	ldr	r0, [r2, #0]
  401ff2:	4912      	ldr	r1, [pc, #72]	; (40203c <pio_handler_process+0xb0>)
  401ff4:	68ba      	ldr	r2, [r7, #8]
  401ff6:	0112      	lsls	r2, r2, #4
  401ff8:	440a      	add	r2, r1
  401ffa:	3204      	adds	r2, #4
  401ffc:	6812      	ldr	r2, [r2, #0]
  401ffe:	4611      	mov	r1, r2
  402000:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  402002:	4a0e      	ldr	r2, [pc, #56]	; (40203c <pio_handler_process+0xb0>)
  402004:	68bb      	ldr	r3, [r7, #8]
  402006:	011b      	lsls	r3, r3, #4
  402008:	4413      	add	r3, r2
  40200a:	3304      	adds	r3, #4
  40200c:	681b      	ldr	r3, [r3, #0]
  40200e:	43db      	mvns	r3, r3
  402010:	68fa      	ldr	r2, [r7, #12]
  402012:	4013      	ands	r3, r2
  402014:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  402016:	68bb      	ldr	r3, [r7, #8]
  402018:	3301      	adds	r3, #1
  40201a:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  40201c:	68bb      	ldr	r3, [r7, #8]
  40201e:	2b06      	cmp	r3, #6
  402020:	d803      	bhi.n	40202a <pio_handler_process+0x9e>
		while (status != 0) {
  402022:	68fb      	ldr	r3, [r7, #12]
  402024:	2b00      	cmp	r3, #0
  402026:	d1c7      	bne.n	401fb8 <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  402028:	e000      	b.n	40202c <pio_handler_process+0xa0>
				break;
  40202a:	bf00      	nop
}
  40202c:	bf00      	nop
  40202e:	3710      	adds	r7, #16
  402030:	46bd      	mov	sp, r7
  402032:	bd80      	pop	{r7, pc}
  402034:	00401f5d 	.word	0x00401f5d
  402038:	00401f75 	.word	0x00401f75
  40203c:	2040066c 	.word	0x2040066c

00402040 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  402040:	b580      	push	{r7, lr}
  402042:	b086      	sub	sp, #24
  402044:	af00      	add	r7, sp, #0
  402046:	60f8      	str	r0, [r7, #12]
  402048:	60b9      	str	r1, [r7, #8]
  40204a:	607a      	str	r2, [r7, #4]
  40204c:	603b      	str	r3, [r7, #0]
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  40204e:	4b21      	ldr	r3, [pc, #132]	; (4020d4 <pio_handler_set+0x94>)
  402050:	681b      	ldr	r3, [r3, #0]
  402052:	2b06      	cmp	r3, #6
  402054:	d901      	bls.n	40205a <pio_handler_set+0x1a>
		return 1;
  402056:	2301      	movs	r3, #1
  402058:	e038      	b.n	4020cc <pio_handler_set+0x8c>

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  40205a:	2300      	movs	r3, #0
  40205c:	75fb      	strb	r3, [r7, #23]
  40205e:	e011      	b.n	402084 <pio_handler_set+0x44>
		pSource = &(gs_interrupt_sources[i]);
  402060:	7dfb      	ldrb	r3, [r7, #23]
  402062:	011b      	lsls	r3, r3, #4
  402064:	4a1c      	ldr	r2, [pc, #112]	; (4020d8 <pio_handler_set+0x98>)
  402066:	4413      	add	r3, r2
  402068:	613b      	str	r3, [r7, #16]
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  40206a:	693b      	ldr	r3, [r7, #16]
  40206c:	681a      	ldr	r2, [r3, #0]
  40206e:	68bb      	ldr	r3, [r7, #8]
  402070:	429a      	cmp	r2, r3
  402072:	d104      	bne.n	40207e <pio_handler_set+0x3e>
  402074:	693b      	ldr	r3, [r7, #16]
  402076:	685a      	ldr	r2, [r3, #4]
  402078:	687b      	ldr	r3, [r7, #4]
  40207a:	429a      	cmp	r2, r3
  40207c:	d008      	beq.n	402090 <pio_handler_set+0x50>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  40207e:	7dfb      	ldrb	r3, [r7, #23]
  402080:	3301      	adds	r3, #1
  402082:	75fb      	strb	r3, [r7, #23]
  402084:	7dfa      	ldrb	r2, [r7, #23]
  402086:	4b13      	ldr	r3, [pc, #76]	; (4020d4 <pio_handler_set+0x94>)
  402088:	681b      	ldr	r3, [r3, #0]
  40208a:	429a      	cmp	r2, r3
  40208c:	d9e8      	bls.n	402060 <pio_handler_set+0x20>
  40208e:	e000      	b.n	402092 <pio_handler_set+0x52>
			break;
  402090:	bf00      	nop
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  402092:	693b      	ldr	r3, [r7, #16]
  402094:	68ba      	ldr	r2, [r7, #8]
  402096:	601a      	str	r2, [r3, #0]
	pSource->mask = ul_mask;
  402098:	693b      	ldr	r3, [r7, #16]
  40209a:	687a      	ldr	r2, [r7, #4]
  40209c:	605a      	str	r2, [r3, #4]
	pSource->attr = ul_attr;
  40209e:	693b      	ldr	r3, [r7, #16]
  4020a0:	683a      	ldr	r2, [r7, #0]
  4020a2:	609a      	str	r2, [r3, #8]
	pSource->handler = p_handler;
  4020a4:	693b      	ldr	r3, [r7, #16]
  4020a6:	6a3a      	ldr	r2, [r7, #32]
  4020a8:	60da      	str	r2, [r3, #12]
	if (i == gs_ul_nb_sources + 1) {
  4020aa:	7dfa      	ldrb	r2, [r7, #23]
  4020ac:	4b09      	ldr	r3, [pc, #36]	; (4020d4 <pio_handler_set+0x94>)
  4020ae:	681b      	ldr	r3, [r3, #0]
  4020b0:	3301      	adds	r3, #1
  4020b2:	429a      	cmp	r2, r3
  4020b4:	d104      	bne.n	4020c0 <pio_handler_set+0x80>
		gs_ul_nb_sources++;
  4020b6:	4b07      	ldr	r3, [pc, #28]	; (4020d4 <pio_handler_set+0x94>)
  4020b8:	681b      	ldr	r3, [r3, #0]
  4020ba:	3301      	adds	r3, #1
  4020bc:	4a05      	ldr	r2, [pc, #20]	; (4020d4 <pio_handler_set+0x94>)
  4020be:	6013      	str	r3, [r2, #0]
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  4020c0:	683a      	ldr	r2, [r7, #0]
  4020c2:	6879      	ldr	r1, [r7, #4]
  4020c4:	68f8      	ldr	r0, [r7, #12]
  4020c6:	4b05      	ldr	r3, [pc, #20]	; (4020dc <pio_handler_set+0x9c>)
  4020c8:	4798      	blx	r3

	return 0;
  4020ca:	2300      	movs	r3, #0
}
  4020cc:	4618      	mov	r0, r3
  4020ce:	3718      	adds	r7, #24
  4020d0:	46bd      	mov	sp, r7
  4020d2:	bd80      	pop	{r7, pc}
  4020d4:	204006dc 	.word	0x204006dc
  4020d8:	2040066c 	.word	0x2040066c
  4020dc:	00401eb9 	.word	0x00401eb9

004020e0 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  4020e0:	b580      	push	{r7, lr}
  4020e2:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  4020e4:	210a      	movs	r1, #10
  4020e6:	4802      	ldr	r0, [pc, #8]	; (4020f0 <PIOA_Handler+0x10>)
  4020e8:	4b02      	ldr	r3, [pc, #8]	; (4020f4 <PIOA_Handler+0x14>)
  4020ea:	4798      	blx	r3
}
  4020ec:	bf00      	nop
  4020ee:	bd80      	pop	{r7, pc}
  4020f0:	400e0e00 	.word	0x400e0e00
  4020f4:	00401f8d 	.word	0x00401f8d

004020f8 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  4020f8:	b580      	push	{r7, lr}
  4020fa:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  4020fc:	210b      	movs	r1, #11
  4020fe:	4802      	ldr	r0, [pc, #8]	; (402108 <PIOB_Handler+0x10>)
  402100:	4b02      	ldr	r3, [pc, #8]	; (40210c <PIOB_Handler+0x14>)
  402102:	4798      	blx	r3
}
  402104:	bf00      	nop
  402106:	bd80      	pop	{r7, pc}
  402108:	400e1000 	.word	0x400e1000
  40210c:	00401f8d 	.word	0x00401f8d

00402110 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  402110:	b580      	push	{r7, lr}
  402112:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  402114:	210c      	movs	r1, #12
  402116:	4802      	ldr	r0, [pc, #8]	; (402120 <PIOC_Handler+0x10>)
  402118:	4b02      	ldr	r3, [pc, #8]	; (402124 <PIOC_Handler+0x14>)
  40211a:	4798      	blx	r3
}
  40211c:	bf00      	nop
  40211e:	bd80      	pop	{r7, pc}
  402120:	400e1200 	.word	0x400e1200
  402124:	00401f8d 	.word	0x00401f8d

00402128 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  402128:	b580      	push	{r7, lr}
  40212a:	af00      	add	r7, sp, #0
	pio_handler_process(PIOD, ID_PIOD);
  40212c:	2110      	movs	r1, #16
  40212e:	4802      	ldr	r0, [pc, #8]	; (402138 <PIOD_Handler+0x10>)
  402130:	4b02      	ldr	r3, [pc, #8]	; (40213c <PIOD_Handler+0x14>)
  402132:	4798      	blx	r3
}
  402134:	bf00      	nop
  402136:	bd80      	pop	{r7, pc}
  402138:	400e1400 	.word	0x400e1400
  40213c:	00401f8d 	.word	0x00401f8d

00402140 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  402140:	b580      	push	{r7, lr}
  402142:	af00      	add	r7, sp, #0
	pio_handler_process(PIOE, ID_PIOE);
  402144:	2111      	movs	r1, #17
  402146:	4802      	ldr	r0, [pc, #8]	; (402150 <PIOE_Handler+0x10>)
  402148:	4b02      	ldr	r3, [pc, #8]	; (402154 <PIOE_Handler+0x14>)
  40214a:	4798      	blx	r3
}
  40214c:	bf00      	nop
  40214e:	bd80      	pop	{r7, pc}
  402150:	400e1600 	.word	0x400e1600
  402154:	00401f8d 	.word	0x00401f8d

00402158 <pmc_mck_set_division>:
 * \brief Set the division of the MCK.
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
  402158:	b480      	push	{r7}
  40215a:	b083      	sub	sp, #12
  40215c:	af00      	add	r7, sp, #0
  40215e:	6078      	str	r0, [r7, #4]
	switch (ul_div) {
  402160:	687b      	ldr	r3, [r7, #4]
  402162:	3b01      	subs	r3, #1
  402164:	2b03      	cmp	r3, #3
  402166:	d81a      	bhi.n	40219e <pmc_mck_set_division+0x46>
  402168:	a201      	add	r2, pc, #4	; (adr r2, 402170 <pmc_mck_set_division+0x18>)
  40216a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40216e:	bf00      	nop
  402170:	00402181 	.word	0x00402181
  402174:	00402187 	.word	0x00402187
  402178:	0040218f 	.word	0x0040218f
  40217c:	00402197 	.word	0x00402197
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  402180:	2300      	movs	r3, #0
  402182:	607b      	str	r3, [r7, #4]
			break;
  402184:	e00e      	b.n	4021a4 <pmc_mck_set_division+0x4c>
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
  402186:	f44f 7380 	mov.w	r3, #256	; 0x100
  40218a:	607b      	str	r3, [r7, #4]
			break;
  40218c:	e00a      	b.n	4021a4 <pmc_mck_set_division+0x4c>
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  40218e:	f44f 7340 	mov.w	r3, #768	; 0x300
  402192:	607b      	str	r3, [r7, #4]
			break;
  402194:	e006      	b.n	4021a4 <pmc_mck_set_division+0x4c>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  402196:	f44f 7300 	mov.w	r3, #512	; 0x200
  40219a:	607b      	str	r3, [r7, #4]
			break;
  40219c:	e002      	b.n	4021a4 <pmc_mck_set_division+0x4c>
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  40219e:	2300      	movs	r3, #0
  4021a0:	607b      	str	r3, [r7, #4]
			break;
  4021a2:	bf00      	nop
	}
	PMC->PMC_MCKR =
  4021a4:	490a      	ldr	r1, [pc, #40]	; (4021d0 <pmc_mck_set_division+0x78>)
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  4021a6:	4b0a      	ldr	r3, [pc, #40]	; (4021d0 <pmc_mck_set_division+0x78>)
  4021a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4021aa:	f423 7240 	bic.w	r2, r3, #768	; 0x300
  4021ae:	687b      	ldr	r3, [r7, #4]
  4021b0:	4313      	orrs	r3, r2
	PMC->PMC_MCKR =
  4021b2:	630b      	str	r3, [r1, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4021b4:	bf00      	nop
  4021b6:	4b06      	ldr	r3, [pc, #24]	; (4021d0 <pmc_mck_set_division+0x78>)
  4021b8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4021ba:	f003 0308 	and.w	r3, r3, #8
  4021be:	2b00      	cmp	r3, #0
  4021c0:	d0f9      	beq.n	4021b6 <pmc_mck_set_division+0x5e>
}
  4021c2:	bf00      	nop
  4021c4:	370c      	adds	r7, #12
  4021c6:	46bd      	mov	sp, r7
  4021c8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4021cc:	4770      	bx	lr
  4021ce:	bf00      	nop
  4021d0:	400e0600 	.word	0x400e0600

004021d4 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  4021d4:	b480      	push	{r7}
  4021d6:	b085      	sub	sp, #20
  4021d8:	af00      	add	r7, sp, #0
  4021da:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  4021dc:	491d      	ldr	r1, [pc, #116]	; (402254 <pmc_switch_mck_to_pllack+0x80>)
  4021de:	4b1d      	ldr	r3, [pc, #116]	; (402254 <pmc_switch_mck_to_pllack+0x80>)
  4021e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4021e2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  4021e6:	687b      	ldr	r3, [r7, #4]
  4021e8:	4313      	orrs	r3, r2
  4021ea:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4021ec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4021f0:	60fb      	str	r3, [r7, #12]
  4021f2:	e007      	b.n	402204 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4021f4:	68fb      	ldr	r3, [r7, #12]
  4021f6:	2b00      	cmp	r3, #0
  4021f8:	d101      	bne.n	4021fe <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  4021fa:	2301      	movs	r3, #1
  4021fc:	e023      	b.n	402246 <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  4021fe:	68fb      	ldr	r3, [r7, #12]
  402200:	3b01      	subs	r3, #1
  402202:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  402204:	4b13      	ldr	r3, [pc, #76]	; (402254 <pmc_switch_mck_to_pllack+0x80>)
  402206:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402208:	f003 0308 	and.w	r3, r3, #8
  40220c:	2b00      	cmp	r3, #0
  40220e:	d0f1      	beq.n	4021f4 <pmc_switch_mck_to_pllack+0x20>
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  402210:	4a10      	ldr	r2, [pc, #64]	; (402254 <pmc_switch_mck_to_pllack+0x80>)
  402212:	4b10      	ldr	r3, [pc, #64]	; (402254 <pmc_switch_mck_to_pllack+0x80>)
  402214:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402216:	f023 0303 	bic.w	r3, r3, #3
  40221a:	f043 0302 	orr.w	r3, r3, #2
  40221e:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  402220:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  402224:	60fb      	str	r3, [r7, #12]
  402226:	e007      	b.n	402238 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  402228:	68fb      	ldr	r3, [r7, #12]
  40222a:	2b00      	cmp	r3, #0
  40222c:	d101      	bne.n	402232 <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  40222e:	2301      	movs	r3, #1
  402230:	e009      	b.n	402246 <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  402232:	68fb      	ldr	r3, [r7, #12]
  402234:	3b01      	subs	r3, #1
  402236:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  402238:	4b06      	ldr	r3, [pc, #24]	; (402254 <pmc_switch_mck_to_pllack+0x80>)
  40223a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40223c:	f003 0308 	and.w	r3, r3, #8
  402240:	2b00      	cmp	r3, #0
  402242:	d0f1      	beq.n	402228 <pmc_switch_mck_to_pllack+0x54>
		}
	}

	return 0;
  402244:	2300      	movs	r3, #0
}
  402246:	4618      	mov	r0, r3
  402248:	3714      	adds	r7, #20
  40224a:	46bd      	mov	sp, r7
  40224c:	f85d 7b04 	ldr.w	r7, [sp], #4
  402250:	4770      	bx	lr
  402252:	bf00      	nop
  402254:	400e0600 	.word	0x400e0600

00402258 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  402258:	b480      	push	{r7}
  40225a:	b083      	sub	sp, #12
  40225c:	af00      	add	r7, sp, #0
  40225e:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  402260:	687b      	ldr	r3, [r7, #4]
  402262:	2b01      	cmp	r3, #1
  402264:	d105      	bne.n	402272 <pmc_switch_sclk_to_32kxtal+0x1a>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  402266:	4907      	ldr	r1, [pc, #28]	; (402284 <pmc_switch_sclk_to_32kxtal+0x2c>)
  402268:	4b06      	ldr	r3, [pc, #24]	; (402284 <pmc_switch_sclk_to_32kxtal+0x2c>)
  40226a:	689a      	ldr	r2, [r3, #8]
  40226c:	4b06      	ldr	r3, [pc, #24]	; (402288 <pmc_switch_sclk_to_32kxtal+0x30>)
  40226e:	4313      	orrs	r3, r2
  402270:	608b      	str	r3, [r1, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  402272:	4b04      	ldr	r3, [pc, #16]	; (402284 <pmc_switch_sclk_to_32kxtal+0x2c>)
  402274:	4a05      	ldr	r2, [pc, #20]	; (40228c <pmc_switch_sclk_to_32kxtal+0x34>)
  402276:	601a      	str	r2, [r3, #0]
}
  402278:	bf00      	nop
  40227a:	370c      	adds	r7, #12
  40227c:	46bd      	mov	sp, r7
  40227e:	f85d 7b04 	ldr.w	r7, [sp], #4
  402282:	4770      	bx	lr
  402284:	400e1810 	.word	0x400e1810
  402288:	a5100000 	.word	0xa5100000
  40228c:	a5000008 	.word	0xa5000008

00402290 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  402290:	b480      	push	{r7}
  402292:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  402294:	4b09      	ldr	r3, [pc, #36]	; (4022bc <pmc_osc_is_ready_32kxtal+0x2c>)
  402296:	695b      	ldr	r3, [r3, #20]
  402298:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  40229c:	2b00      	cmp	r3, #0
  40229e:	d007      	beq.n	4022b0 <pmc_osc_is_ready_32kxtal+0x20>
  4022a0:	4b07      	ldr	r3, [pc, #28]	; (4022c0 <pmc_osc_is_ready_32kxtal+0x30>)
  4022a2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4022a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
  4022a8:	2b00      	cmp	r3, #0
  4022aa:	d001      	beq.n	4022b0 <pmc_osc_is_ready_32kxtal+0x20>
  4022ac:	2301      	movs	r3, #1
  4022ae:	e000      	b.n	4022b2 <pmc_osc_is_ready_32kxtal+0x22>
  4022b0:	2300      	movs	r3, #0
}
  4022b2:	4618      	mov	r0, r3
  4022b4:	46bd      	mov	sp, r7
  4022b6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4022ba:	4770      	bx	lr
  4022bc:	400e1810 	.word	0x400e1810
  4022c0:	400e0600 	.word	0x400e0600

004022c4 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  4022c4:	b480      	push	{r7}
  4022c6:	b083      	sub	sp, #12
  4022c8:	af00      	add	r7, sp, #0
  4022ca:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  4022cc:	4915      	ldr	r1, [pc, #84]	; (402324 <pmc_switch_mainck_to_fastrc+0x60>)
  4022ce:	4b15      	ldr	r3, [pc, #84]	; (402324 <pmc_switch_mainck_to_fastrc+0x60>)
  4022d0:	6a1a      	ldr	r2, [r3, #32]
  4022d2:	4b15      	ldr	r3, [pc, #84]	; (402328 <pmc_switch_mainck_to_fastrc+0x64>)
  4022d4:	4313      	orrs	r3, r2
  4022d6:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  4022d8:	bf00      	nop
  4022da:	4b12      	ldr	r3, [pc, #72]	; (402324 <pmc_switch_mainck_to_fastrc+0x60>)
  4022dc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4022de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  4022e2:	2b00      	cmp	r3, #0
  4022e4:	d0f9      	beq.n	4022da <pmc_switch_mainck_to_fastrc+0x16>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  4022e6:	490f      	ldr	r1, [pc, #60]	; (402324 <pmc_switch_mainck_to_fastrc+0x60>)
  4022e8:	4b0e      	ldr	r3, [pc, #56]	; (402324 <pmc_switch_mainck_to_fastrc+0x60>)
  4022ea:	6a1a      	ldr	r2, [r3, #32]
  4022ec:	4b0f      	ldr	r3, [pc, #60]	; (40232c <pmc_switch_mainck_to_fastrc+0x68>)
  4022ee:	4013      	ands	r3, r2
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  4022f0:	687a      	ldr	r2, [r7, #4]
  4022f2:	4313      	orrs	r3, r2
  4022f4:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  4022f8:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  4022fa:	bf00      	nop
  4022fc:	4b09      	ldr	r3, [pc, #36]	; (402324 <pmc_switch_mainck_to_fastrc+0x60>)
  4022fe:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402300:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  402304:	2b00      	cmp	r3, #0
  402306:	d0f9      	beq.n	4022fc <pmc_switch_mainck_to_fastrc+0x38>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  402308:	4906      	ldr	r1, [pc, #24]	; (402324 <pmc_switch_mainck_to_fastrc+0x60>)
  40230a:	4b06      	ldr	r3, [pc, #24]	; (402324 <pmc_switch_mainck_to_fastrc+0x60>)
  40230c:	6a1a      	ldr	r2, [r3, #32]
  40230e:	4b08      	ldr	r3, [pc, #32]	; (402330 <pmc_switch_mainck_to_fastrc+0x6c>)
  402310:	4013      	ands	r3, r2
  402312:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  402316:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD;
}
  402318:	bf00      	nop
  40231a:	370c      	adds	r7, #12
  40231c:	46bd      	mov	sp, r7
  40231e:	f85d 7b04 	ldr.w	r7, [sp], #4
  402322:	4770      	bx	lr
  402324:	400e0600 	.word	0x400e0600
  402328:	00370008 	.word	0x00370008
  40232c:	ffc8ff8f 	.word	0xffc8ff8f
  402330:	fec8ffff 	.word	0xfec8ffff

00402334 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  402334:	b480      	push	{r7}
  402336:	b083      	sub	sp, #12
  402338:	af00      	add	r7, sp, #0
  40233a:	6078      	str	r0, [r7, #4]
  40233c:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  40233e:	687b      	ldr	r3, [r7, #4]
  402340:	2b00      	cmp	r3, #0
  402342:	d008      	beq.n	402356 <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  402344:	4913      	ldr	r1, [pc, #76]	; (402394 <pmc_switch_mainck_to_xtal+0x60>)
  402346:	4b13      	ldr	r3, [pc, #76]	; (402394 <pmc_switch_mainck_to_xtal+0x60>)
  402348:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  40234a:	4a13      	ldr	r2, [pc, #76]	; (402398 <pmc_switch_mainck_to_xtal+0x64>)
  40234c:	401a      	ands	r2, r3
  40234e:	4b13      	ldr	r3, [pc, #76]	; (40239c <pmc_switch_mainck_to_xtal+0x68>)
  402350:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  402352:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
  402354:	e018      	b.n	402388 <pmc_switch_mainck_to_xtal+0x54>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  402356:	490f      	ldr	r1, [pc, #60]	; (402394 <pmc_switch_mainck_to_xtal+0x60>)
  402358:	4b0e      	ldr	r3, [pc, #56]	; (402394 <pmc_switch_mainck_to_xtal+0x60>)
  40235a:	6a1a      	ldr	r2, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  40235c:	4b10      	ldr	r3, [pc, #64]	; (4023a0 <pmc_switch_mainck_to_xtal+0x6c>)
  40235e:	4013      	ands	r3, r2
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  402360:	683a      	ldr	r2, [r7, #0]
  402362:	0212      	lsls	r2, r2, #8
  402364:	b292      	uxth	r2, r2
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  402366:	431a      	orrs	r2, r3
  402368:	4b0e      	ldr	r3, [pc, #56]	; (4023a4 <pmc_switch_mainck_to_xtal+0x70>)
  40236a:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40236c:	620b      	str	r3, [r1, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  40236e:	bf00      	nop
  402370:	4b08      	ldr	r3, [pc, #32]	; (402394 <pmc_switch_mainck_to_xtal+0x60>)
  402372:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402374:	f003 0301 	and.w	r3, r3, #1
  402378:	2b00      	cmp	r3, #0
  40237a:	d0f9      	beq.n	402370 <pmc_switch_mainck_to_xtal+0x3c>
		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  40237c:	4905      	ldr	r1, [pc, #20]	; (402394 <pmc_switch_mainck_to_xtal+0x60>)
  40237e:	4b05      	ldr	r3, [pc, #20]	; (402394 <pmc_switch_mainck_to_xtal+0x60>)
  402380:	6a1a      	ldr	r2, [r3, #32]
  402382:	4b09      	ldr	r3, [pc, #36]	; (4023a8 <pmc_switch_mainck_to_xtal+0x74>)
  402384:	4313      	orrs	r3, r2
  402386:	620b      	str	r3, [r1, #32]
}
  402388:	bf00      	nop
  40238a:	370c      	adds	r7, #12
  40238c:	46bd      	mov	sp, r7
  40238e:	f85d 7b04 	ldr.w	r7, [sp], #4
  402392:	4770      	bx	lr
  402394:	400e0600 	.word	0x400e0600
  402398:	fec8fffc 	.word	0xfec8fffc
  40239c:	01370002 	.word	0x01370002
  4023a0:	ffc8fffc 	.word	0xffc8fffc
  4023a4:	00370001 	.word	0x00370001
  4023a8:	01370000 	.word	0x01370000

004023ac <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  4023ac:	b480      	push	{r7}
  4023ae:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  4023b0:	4b04      	ldr	r3, [pc, #16]	; (4023c4 <pmc_osc_is_ready_mainck+0x18>)
  4023b2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4023b4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  4023b8:	4618      	mov	r0, r3
  4023ba:	46bd      	mov	sp, r7
  4023bc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4023c0:	4770      	bx	lr
  4023c2:	bf00      	nop
  4023c4:	400e0600 	.word	0x400e0600

004023c8 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  4023c8:	b480      	push	{r7}
  4023ca:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  4023cc:	4b04      	ldr	r3, [pc, #16]	; (4023e0 <pmc_disable_pllack+0x18>)
  4023ce:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  4023d2:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  4023d4:	bf00      	nop
  4023d6:	46bd      	mov	sp, r7
  4023d8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4023dc:	4770      	bx	lr
  4023de:	bf00      	nop
  4023e0:	400e0600 	.word	0x400e0600

004023e4 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  4023e4:	b480      	push	{r7}
  4023e6:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  4023e8:	4b04      	ldr	r3, [pc, #16]	; (4023fc <pmc_is_locked_pllack+0x18>)
  4023ea:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4023ec:	f003 0302 	and.w	r3, r3, #2
}
  4023f0:	4618      	mov	r0, r3
  4023f2:	46bd      	mov	sp, r7
  4023f4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4023f8:	4770      	bx	lr
  4023fa:	bf00      	nop
  4023fc:	400e0600 	.word	0x400e0600

00402400 <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
  402400:	b480      	push	{r7}
  402402:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
  402404:	4b04      	ldr	r3, [pc, #16]	; (402418 <pmc_is_locked_upll+0x18>)
  402406:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402408:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
  40240c:	4618      	mov	r0, r3
  40240e:	46bd      	mov	sp, r7
  402410:	f85d 7b04 	ldr.w	r7, [sp], #4
  402414:	4770      	bx	lr
  402416:	bf00      	nop
  402418:	400e0600 	.word	0x400e0600

0040241c <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  40241c:	b480      	push	{r7}
  40241e:	b083      	sub	sp, #12
  402420:	af00      	add	r7, sp, #0
  402422:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  402424:	687b      	ldr	r3, [r7, #4]
  402426:	2b3f      	cmp	r3, #63	; 0x3f
  402428:	d901      	bls.n	40242e <pmc_enable_periph_clk+0x12>
		return 1;
  40242a:	2301      	movs	r3, #1
  40242c:	e02f      	b.n	40248e <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  40242e:	687b      	ldr	r3, [r7, #4]
  402430:	2b1f      	cmp	r3, #31
  402432:	d813      	bhi.n	40245c <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  402434:	4b19      	ldr	r3, [pc, #100]	; (40249c <pmc_enable_periph_clk+0x80>)
  402436:	699a      	ldr	r2, [r3, #24]
  402438:	2101      	movs	r1, #1
  40243a:	687b      	ldr	r3, [r7, #4]
  40243c:	fa01 f303 	lsl.w	r3, r1, r3
  402440:	401a      	ands	r2, r3
  402442:	2101      	movs	r1, #1
  402444:	687b      	ldr	r3, [r7, #4]
  402446:	fa01 f303 	lsl.w	r3, r1, r3
  40244a:	429a      	cmp	r2, r3
  40244c:	d01e      	beq.n	40248c <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  40244e:	4a13      	ldr	r2, [pc, #76]	; (40249c <pmc_enable_periph_clk+0x80>)
  402450:	2101      	movs	r1, #1
  402452:	687b      	ldr	r3, [r7, #4]
  402454:	fa01 f303 	lsl.w	r3, r1, r3
  402458:	6113      	str	r3, [r2, #16]
  40245a:	e017      	b.n	40248c <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  40245c:	687b      	ldr	r3, [r7, #4]
  40245e:	3b20      	subs	r3, #32
  402460:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  402462:	4b0e      	ldr	r3, [pc, #56]	; (40249c <pmc_enable_periph_clk+0x80>)
  402464:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  402468:	2101      	movs	r1, #1
  40246a:	687b      	ldr	r3, [r7, #4]
  40246c:	fa01 f303 	lsl.w	r3, r1, r3
  402470:	401a      	ands	r2, r3
  402472:	2101      	movs	r1, #1
  402474:	687b      	ldr	r3, [r7, #4]
  402476:	fa01 f303 	lsl.w	r3, r1, r3
  40247a:	429a      	cmp	r2, r3
  40247c:	d006      	beq.n	40248c <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  40247e:	4a07      	ldr	r2, [pc, #28]	; (40249c <pmc_enable_periph_clk+0x80>)
  402480:	2101      	movs	r1, #1
  402482:	687b      	ldr	r3, [r7, #4]
  402484:	fa01 f303 	lsl.w	r3, r1, r3
  402488:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  40248c:	2300      	movs	r3, #0
}
  40248e:	4618      	mov	r0, r3
  402490:	370c      	adds	r7, #12
  402492:	46bd      	mov	sp, r7
  402494:	f85d 7b04 	ldr.w	r7, [sp], #4
  402498:	4770      	bx	lr
  40249a:	bf00      	nop
  40249c:	400e0600 	.word	0x400e0600

004024a0 <cpu_irq_save>:

static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
  4024a0:	b480      	push	{r7}
  4024a2:	b083      	sub	sp, #12
  4024a4:	af00      	add	r7, sp, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  4024a6:	f3ef 8310 	mrs	r3, PRIMASK
  4024aa:	607b      	str	r3, [r7, #4]
  return(result);
  4024ac:	687b      	ldr	r3, [r7, #4]
	volatile irqflags_t flags = cpu_irq_is_enabled();
  4024ae:	2b00      	cmp	r3, #0
  4024b0:	bf0c      	ite	eq
  4024b2:	2301      	moveq	r3, #1
  4024b4:	2300      	movne	r3, #0
  4024b6:	b2db      	uxtb	r3, r3
  4024b8:	603b      	str	r3, [r7, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  4024ba:	b672      	cpsid	i
  __ASM volatile ("dmb");
  4024bc:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  4024c0:	4b04      	ldr	r3, [pc, #16]	; (4024d4 <cpu_irq_save+0x34>)
  4024c2:	2200      	movs	r2, #0
  4024c4:	701a      	strb	r2, [r3, #0]
	return flags;
  4024c6:	683b      	ldr	r3, [r7, #0]
}
  4024c8:	4618      	mov	r0, r3
  4024ca:	370c      	adds	r7, #12
  4024cc:	46bd      	mov	sp, r7
  4024ce:	f85d 7b04 	ldr.w	r7, [sp], #4
  4024d2:	4770      	bx	lr
  4024d4:	20400018 	.word	0x20400018

004024d8 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
  4024d8:	b480      	push	{r7}
  4024da:	b083      	sub	sp, #12
  4024dc:	af00      	add	r7, sp, #0
  4024de:	6078      	str	r0, [r7, #4]
	return (flags);
  4024e0:	687b      	ldr	r3, [r7, #4]
  4024e2:	2b00      	cmp	r3, #0
  4024e4:	bf14      	ite	ne
  4024e6:	2301      	movne	r3, #1
  4024e8:	2300      	moveq	r3, #0
  4024ea:	b2db      	uxtb	r3, r3
}
  4024ec:	4618      	mov	r0, r3
  4024ee:	370c      	adds	r7, #12
  4024f0:	46bd      	mov	sp, r7
  4024f2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4024f6:	4770      	bx	lr

004024f8 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
  4024f8:	b580      	push	{r7, lr}
  4024fa:	b082      	sub	sp, #8
  4024fc:	af00      	add	r7, sp, #0
  4024fe:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  402500:	6878      	ldr	r0, [r7, #4]
  402502:	4b07      	ldr	r3, [pc, #28]	; (402520 <cpu_irq_restore+0x28>)
  402504:	4798      	blx	r3
  402506:	4603      	mov	r3, r0
  402508:	2b00      	cmp	r3, #0
  40250a:	d005      	beq.n	402518 <cpu_irq_restore+0x20>
		cpu_irq_enable();
  40250c:	4b05      	ldr	r3, [pc, #20]	; (402524 <cpu_irq_restore+0x2c>)
  40250e:	2201      	movs	r2, #1
  402510:	701a      	strb	r2, [r3, #0]
  402512:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  402516:	b662      	cpsie	i
}
  402518:	bf00      	nop
  40251a:	3708      	adds	r7, #8
  40251c:	46bd      	mov	sp, r7
  40251e:	bd80      	pop	{r7, pc}
  402520:	004024d9 	.word	0x004024d9
  402524:	20400018 	.word	0x20400018

00402528 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  402528:	b580      	push	{r7, lr}
  40252a:	b084      	sub	sp, #16
  40252c:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
  40252e:	4b1e      	ldr	r3, [pc, #120]	; (4025a8 <Reset_Handler+0x80>)
  402530:	60fb      	str	r3, [r7, #12]
        pDest = &_srelocate;
  402532:	4b1e      	ldr	r3, [pc, #120]	; (4025ac <Reset_Handler+0x84>)
  402534:	60bb      	str	r3, [r7, #8]

        if (pSrc != pDest) {
  402536:	68fa      	ldr	r2, [r7, #12]
  402538:	68bb      	ldr	r3, [r7, #8]
  40253a:	429a      	cmp	r2, r3
  40253c:	d00c      	beq.n	402558 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
  40253e:	e007      	b.n	402550 <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
  402540:	68bb      	ldr	r3, [r7, #8]
  402542:	1d1a      	adds	r2, r3, #4
  402544:	60ba      	str	r2, [r7, #8]
  402546:	68fa      	ldr	r2, [r7, #12]
  402548:	1d11      	adds	r1, r2, #4
  40254a:	60f9      	str	r1, [r7, #12]
  40254c:	6812      	ldr	r2, [r2, #0]
  40254e:	601a      	str	r2, [r3, #0]
                for (; pDest < &_erelocate;) {
  402550:	68bb      	ldr	r3, [r7, #8]
  402552:	4a17      	ldr	r2, [pc, #92]	; (4025b0 <Reset_Handler+0x88>)
  402554:	4293      	cmp	r3, r2
  402556:	d3f3      	bcc.n	402540 <Reset_Handler+0x18>
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  402558:	4b16      	ldr	r3, [pc, #88]	; (4025b4 <Reset_Handler+0x8c>)
  40255a:	60bb      	str	r3, [r7, #8]
  40255c:	e004      	b.n	402568 <Reset_Handler+0x40>
                *pDest++ = 0;
  40255e:	68bb      	ldr	r3, [r7, #8]
  402560:	1d1a      	adds	r2, r3, #4
  402562:	60ba      	str	r2, [r7, #8]
  402564:	2200      	movs	r2, #0
  402566:	601a      	str	r2, [r3, #0]
        for (pDest = &_szero; pDest < &_ezero;) {
  402568:	68bb      	ldr	r3, [r7, #8]
  40256a:	4a13      	ldr	r2, [pc, #76]	; (4025b8 <Reset_Handler+0x90>)
  40256c:	4293      	cmp	r3, r2
  40256e:	d3f6      	bcc.n	40255e <Reset_Handler+0x36>
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
  402570:	4b12      	ldr	r3, [pc, #72]	; (4025bc <Reset_Handler+0x94>)
  402572:	60fb      	str	r3, [r7, #12]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  402574:	4a12      	ldr	r2, [pc, #72]	; (4025c0 <Reset_Handler+0x98>)
  402576:	68fb      	ldr	r3, [r7, #12]
  402578:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  40257c:	6093      	str	r3, [r2, #8]
 * \brief Enable FPU
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
  40257e:	4b11      	ldr	r3, [pc, #68]	; (4025c4 <Reset_Handler+0x9c>)
  402580:	4798      	blx	r3
  402582:	6078      	str	r0, [r7, #4]
	REG_CPACR |=  (0xFu << 20);
  402584:	4a10      	ldr	r2, [pc, #64]	; (4025c8 <Reset_Handler+0xa0>)
  402586:	4b10      	ldr	r3, [pc, #64]	; (4025c8 <Reset_Handler+0xa0>)
  402588:	681b      	ldr	r3, [r3, #0]
  40258a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  40258e:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  402590:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  402594:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
	cpu_irq_restore(flags);
  402598:	6878      	ldr	r0, [r7, #4]
  40259a:	4b0c      	ldr	r3, [pc, #48]	; (4025cc <Reset_Handler+0xa4>)
  40259c:	4798      	blx	r3
#if __FPU_USED
	fpu_enable();
#endif

        /* Initialize the C library */
        __libc_init_array();
  40259e:	4b0c      	ldr	r3, [pc, #48]	; (4025d0 <Reset_Handler+0xa8>)
  4025a0:	4798      	blx	r3

        /* Branch to main function */
        main();
  4025a2:	4b0c      	ldr	r3, [pc, #48]	; (4025d4 <Reset_Handler+0xac>)
  4025a4:	4798      	blx	r3

        /* Infinite loop */
        while (1);
  4025a6:	e7fe      	b.n	4025a6 <Reset_Handler+0x7e>
  4025a8:	004038a8 	.word	0x004038a8
  4025ac:	20400000 	.word	0x20400000
  4025b0:	2040044c 	.word	0x2040044c
  4025b4:	2040044c 	.word	0x2040044c
  4025b8:	20400708 	.word	0x20400708
  4025bc:	00400000 	.word	0x00400000
  4025c0:	e000ed00 	.word	0xe000ed00
  4025c4:	004024a1 	.word	0x004024a1
  4025c8:	e000ed88 	.word	0xe000ed88
  4025cc:	004024f9 	.word	0x004024f9
  4025d0:	00402cb9 	.word	0x00402cb9
  4025d4:	0040295d 	.word	0x0040295d

004025d8 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4025d8:	b480      	push	{r7}
  4025da:	af00      	add	r7, sp, #0
        while (1) {
  4025dc:	e7fe      	b.n	4025dc <Dummy_Handler+0x4>
	...

004025e0 <SystemCoreClockUpdate>:

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate( void )
{
  4025e0:	b480      	push	{r7}
  4025e2:	af00      	add	r7, sp, #0
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  4025e4:	4b52      	ldr	r3, [pc, #328]	; (402730 <SystemCoreClockUpdate+0x150>)
  4025e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4025e8:	f003 0303 	and.w	r3, r3, #3
  4025ec:	2b01      	cmp	r3, #1
  4025ee:	d014      	beq.n	40261a <SystemCoreClockUpdate+0x3a>
  4025f0:	2b01      	cmp	r3, #1
  4025f2:	d302      	bcc.n	4025fa <SystemCoreClockUpdate+0x1a>
  4025f4:	2b02      	cmp	r3, #2
  4025f6:	d038      	beq.n	40266a <SystemCoreClockUpdate+0x8a>
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
      }
    break;

    default:
    break;
  4025f8:	e07a      	b.n	4026f0 <SystemCoreClockUpdate+0x110>
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  4025fa:	4b4e      	ldr	r3, [pc, #312]	; (402734 <SystemCoreClockUpdate+0x154>)
  4025fc:	695b      	ldr	r3, [r3, #20]
  4025fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
  402602:	2b00      	cmp	r3, #0
  402604:	d004      	beq.n	402610 <SystemCoreClockUpdate+0x30>
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  402606:	4b4c      	ldr	r3, [pc, #304]	; (402738 <SystemCoreClockUpdate+0x158>)
  402608:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40260c:	601a      	str	r2, [r3, #0]
    break;
  40260e:	e06f      	b.n	4026f0 <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  402610:	4b49      	ldr	r3, [pc, #292]	; (402738 <SystemCoreClockUpdate+0x158>)
  402612:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  402616:	601a      	str	r2, [r3, #0]
    break;
  402618:	e06a      	b.n	4026f0 <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  40261a:	4b45      	ldr	r3, [pc, #276]	; (402730 <SystemCoreClockUpdate+0x150>)
  40261c:	6a1b      	ldr	r3, [r3, #32]
  40261e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  402622:	2b00      	cmp	r3, #0
  402624:	d003      	beq.n	40262e <SystemCoreClockUpdate+0x4e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  402626:	4b44      	ldr	r3, [pc, #272]	; (402738 <SystemCoreClockUpdate+0x158>)
  402628:	4a44      	ldr	r2, [pc, #272]	; (40273c <SystemCoreClockUpdate+0x15c>)
  40262a:	601a      	str	r2, [r3, #0]
    break;
  40262c:	e060      	b.n	4026f0 <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40262e:	4b42      	ldr	r3, [pc, #264]	; (402738 <SystemCoreClockUpdate+0x158>)
  402630:	4a43      	ldr	r2, [pc, #268]	; (402740 <SystemCoreClockUpdate+0x160>)
  402632:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  402634:	4b3e      	ldr	r3, [pc, #248]	; (402730 <SystemCoreClockUpdate+0x150>)
  402636:	6a1b      	ldr	r3, [r3, #32]
  402638:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40263c:	2b10      	cmp	r3, #16
  40263e:	d004      	beq.n	40264a <SystemCoreClockUpdate+0x6a>
  402640:	2b20      	cmp	r3, #32
  402642:	d008      	beq.n	402656 <SystemCoreClockUpdate+0x76>
  402644:	2b00      	cmp	r3, #0
  402646:	d00e      	beq.n	402666 <SystemCoreClockUpdate+0x86>
          break;
  402648:	e00e      	b.n	402668 <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 2U;
  40264a:	4b3b      	ldr	r3, [pc, #236]	; (402738 <SystemCoreClockUpdate+0x158>)
  40264c:	681b      	ldr	r3, [r3, #0]
  40264e:	005b      	lsls	r3, r3, #1
  402650:	4a39      	ldr	r2, [pc, #228]	; (402738 <SystemCoreClockUpdate+0x158>)
  402652:	6013      	str	r3, [r2, #0]
          break;
  402654:	e008      	b.n	402668 <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 3U;
  402656:	4b38      	ldr	r3, [pc, #224]	; (402738 <SystemCoreClockUpdate+0x158>)
  402658:	681a      	ldr	r2, [r3, #0]
  40265a:	4613      	mov	r3, r2
  40265c:	005b      	lsls	r3, r3, #1
  40265e:	4413      	add	r3, r2
  402660:	4a35      	ldr	r2, [pc, #212]	; (402738 <SystemCoreClockUpdate+0x158>)
  402662:	6013      	str	r3, [r2, #0]
          break;
  402664:	e000      	b.n	402668 <SystemCoreClockUpdate+0x88>
          break;
  402666:	bf00      	nop
    break;
  402668:	e042      	b.n	4026f0 <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  40266a:	4b31      	ldr	r3, [pc, #196]	; (402730 <SystemCoreClockUpdate+0x150>)
  40266c:	6a1b      	ldr	r3, [r3, #32]
  40266e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  402672:	2b00      	cmp	r3, #0
  402674:	d003      	beq.n	40267e <SystemCoreClockUpdate+0x9e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  402676:	4b30      	ldr	r3, [pc, #192]	; (402738 <SystemCoreClockUpdate+0x158>)
  402678:	4a30      	ldr	r2, [pc, #192]	; (40273c <SystemCoreClockUpdate+0x15c>)
  40267a:	601a      	str	r2, [r3, #0]
  40267c:	e01c      	b.n	4026b8 <SystemCoreClockUpdate+0xd8>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40267e:	4b2e      	ldr	r3, [pc, #184]	; (402738 <SystemCoreClockUpdate+0x158>)
  402680:	4a2f      	ldr	r2, [pc, #188]	; (402740 <SystemCoreClockUpdate+0x160>)
  402682:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  402684:	4b2a      	ldr	r3, [pc, #168]	; (402730 <SystemCoreClockUpdate+0x150>)
  402686:	6a1b      	ldr	r3, [r3, #32]
  402688:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40268c:	2b10      	cmp	r3, #16
  40268e:	d004      	beq.n	40269a <SystemCoreClockUpdate+0xba>
  402690:	2b20      	cmp	r3, #32
  402692:	d008      	beq.n	4026a6 <SystemCoreClockUpdate+0xc6>
  402694:	2b00      	cmp	r3, #0
  402696:	d00e      	beq.n	4026b6 <SystemCoreClockUpdate+0xd6>
          break;
  402698:	e00e      	b.n	4026b8 <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 2U;
  40269a:	4b27      	ldr	r3, [pc, #156]	; (402738 <SystemCoreClockUpdate+0x158>)
  40269c:	681b      	ldr	r3, [r3, #0]
  40269e:	005b      	lsls	r3, r3, #1
  4026a0:	4a25      	ldr	r2, [pc, #148]	; (402738 <SystemCoreClockUpdate+0x158>)
  4026a2:	6013      	str	r3, [r2, #0]
          break;
  4026a4:	e008      	b.n	4026b8 <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 3U;
  4026a6:	4b24      	ldr	r3, [pc, #144]	; (402738 <SystemCoreClockUpdate+0x158>)
  4026a8:	681a      	ldr	r2, [r3, #0]
  4026aa:	4613      	mov	r3, r2
  4026ac:	005b      	lsls	r3, r3, #1
  4026ae:	4413      	add	r3, r2
  4026b0:	4a21      	ldr	r2, [pc, #132]	; (402738 <SystemCoreClockUpdate+0x158>)
  4026b2:	6013      	str	r3, [r2, #0]
          break;
  4026b4:	e000      	b.n	4026b8 <SystemCoreClockUpdate+0xd8>
          break;
  4026b6:	bf00      	nop
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  4026b8:	4b1d      	ldr	r3, [pc, #116]	; (402730 <SystemCoreClockUpdate+0x150>)
  4026ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4026bc:	f003 0303 	and.w	r3, r3, #3
  4026c0:	2b02      	cmp	r3, #2
  4026c2:	d114      	bne.n	4026ee <SystemCoreClockUpdate+0x10e>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4026c4:	4b1a      	ldr	r3, [pc, #104]	; (402730 <SystemCoreClockUpdate+0x150>)
  4026c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  4026c8:	0c1b      	lsrs	r3, r3, #16
  4026ca:	f3c3 030a 	ubfx	r3, r3, #0, #11
  4026ce:	3301      	adds	r3, #1
  4026d0:	4a19      	ldr	r2, [pc, #100]	; (402738 <SystemCoreClockUpdate+0x158>)
  4026d2:	6812      	ldr	r2, [r2, #0]
  4026d4:	fb02 f303 	mul.w	r3, r2, r3
  4026d8:	4a17      	ldr	r2, [pc, #92]	; (402738 <SystemCoreClockUpdate+0x158>)
  4026da:	6013      	str	r3, [r2, #0]
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4026dc:	4b14      	ldr	r3, [pc, #80]	; (402730 <SystemCoreClockUpdate+0x150>)
  4026de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  4026e0:	b2db      	uxtb	r3, r3
  4026e2:	4a15      	ldr	r2, [pc, #84]	; (402738 <SystemCoreClockUpdate+0x158>)
  4026e4:	6812      	ldr	r2, [r2, #0]
  4026e6:	fbb2 f3f3 	udiv	r3, r2, r3
  4026ea:	4a13      	ldr	r2, [pc, #76]	; (402738 <SystemCoreClockUpdate+0x158>)
  4026ec:	6013      	str	r3, [r2, #0]
    break;
  4026ee:	bf00      	nop
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  4026f0:	4b0f      	ldr	r3, [pc, #60]	; (402730 <SystemCoreClockUpdate+0x150>)
  4026f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4026f4:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4026f8:	2b70      	cmp	r3, #112	; 0x70
  4026fa:	d108      	bne.n	40270e <SystemCoreClockUpdate+0x12e>
  {
    SystemCoreClock /= 3U;
  4026fc:	4b0e      	ldr	r3, [pc, #56]	; (402738 <SystemCoreClockUpdate+0x158>)
  4026fe:	681b      	ldr	r3, [r3, #0]
  402700:	4a10      	ldr	r2, [pc, #64]	; (402744 <SystemCoreClockUpdate+0x164>)
  402702:	fba2 2303 	umull	r2, r3, r2, r3
  402706:	085b      	lsrs	r3, r3, #1
  402708:	4a0b      	ldr	r2, [pc, #44]	; (402738 <SystemCoreClockUpdate+0x158>)
  40270a:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  }
}
  40270c:	e00a      	b.n	402724 <SystemCoreClockUpdate+0x144>
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  40270e:	4b08      	ldr	r3, [pc, #32]	; (402730 <SystemCoreClockUpdate+0x150>)
  402710:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402712:	091b      	lsrs	r3, r3, #4
  402714:	f003 0307 	and.w	r3, r3, #7
  402718:	4a07      	ldr	r2, [pc, #28]	; (402738 <SystemCoreClockUpdate+0x158>)
  40271a:	6812      	ldr	r2, [r2, #0]
  40271c:	fa22 f303 	lsr.w	r3, r2, r3
  402720:	4a05      	ldr	r2, [pc, #20]	; (402738 <SystemCoreClockUpdate+0x158>)
  402722:	6013      	str	r3, [r2, #0]
}
  402724:	bf00      	nop
  402726:	46bd      	mov	sp, r7
  402728:	f85d 7b04 	ldr.w	r7, [sp], #4
  40272c:	4770      	bx	lr
  40272e:	bf00      	nop
  402730:	400e0600 	.word	0x400e0600
  402734:	400e1810 	.word	0x400e1810
  402738:	2040001c 	.word	0x2040001c
  40273c:	00b71b00 	.word	0x00b71b00
  402740:	003d0900 	.word	0x003d0900
  402744:	aaaaaaab 	.word	0xaaaaaaab

00402748 <system_init_flash>:
/**
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  402748:	b480      	push	{r7}
  40274a:	b083      	sub	sp, #12
  40274c:	af00      	add	r7, sp, #0
  40274e:	6078      	str	r0, [r7, #4]
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  402750:	687b      	ldr	r3, [r7, #4]
  402752:	4a1d      	ldr	r2, [pc, #116]	; (4027c8 <system_init_flash+0x80>)
  402754:	4293      	cmp	r3, r2
  402756:	d804      	bhi.n	402762 <system_init_flash+0x1a>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  402758:	4b1c      	ldr	r3, [pc, #112]	; (4027cc <system_init_flash+0x84>)
  40275a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  40275e:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  402760:	e02b      	b.n	4027ba <system_init_flash+0x72>
    if (ul_clk < CHIP_FREQ_FWS_1)
  402762:	687b      	ldr	r3, [r7, #4]
  402764:	4a1a      	ldr	r2, [pc, #104]	; (4027d0 <system_init_flash+0x88>)
  402766:	4293      	cmp	r3, r2
  402768:	d803      	bhi.n	402772 <system_init_flash+0x2a>
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  40276a:	4b18      	ldr	r3, [pc, #96]	; (4027cc <system_init_flash+0x84>)
  40276c:	4a19      	ldr	r2, [pc, #100]	; (4027d4 <system_init_flash+0x8c>)
  40276e:	601a      	str	r2, [r3, #0]
}
  402770:	e023      	b.n	4027ba <system_init_flash+0x72>
      if (ul_clk < CHIP_FREQ_FWS_2)
  402772:	687b      	ldr	r3, [r7, #4]
  402774:	4a18      	ldr	r2, [pc, #96]	; (4027d8 <system_init_flash+0x90>)
  402776:	4293      	cmp	r3, r2
  402778:	d803      	bhi.n	402782 <system_init_flash+0x3a>
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  40277a:	4b14      	ldr	r3, [pc, #80]	; (4027cc <system_init_flash+0x84>)
  40277c:	4a17      	ldr	r2, [pc, #92]	; (4027dc <system_init_flash+0x94>)
  40277e:	601a      	str	r2, [r3, #0]
}
  402780:	e01b      	b.n	4027ba <system_init_flash+0x72>
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  402782:	687b      	ldr	r3, [r7, #4]
  402784:	4a16      	ldr	r2, [pc, #88]	; (4027e0 <system_init_flash+0x98>)
  402786:	4293      	cmp	r3, r2
  402788:	d803      	bhi.n	402792 <system_init_flash+0x4a>
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  40278a:	4b10      	ldr	r3, [pc, #64]	; (4027cc <system_init_flash+0x84>)
  40278c:	4a15      	ldr	r2, [pc, #84]	; (4027e4 <system_init_flash+0x9c>)
  40278e:	601a      	str	r2, [r3, #0]
}
  402790:	e013      	b.n	4027ba <system_init_flash+0x72>
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  402792:	687b      	ldr	r3, [r7, #4]
  402794:	4a14      	ldr	r2, [pc, #80]	; (4027e8 <system_init_flash+0xa0>)
  402796:	4293      	cmp	r3, r2
  402798:	d804      	bhi.n	4027a4 <system_init_flash+0x5c>
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  40279a:	4b0c      	ldr	r3, [pc, #48]	; (4027cc <system_init_flash+0x84>)
  40279c:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  4027a0:	601a      	str	r2, [r3, #0]
}
  4027a2:	e00a      	b.n	4027ba <system_init_flash+0x72>
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  4027a4:	687b      	ldr	r3, [r7, #4]
  4027a6:	4a11      	ldr	r2, [pc, #68]	; (4027ec <system_init_flash+0xa4>)
  4027a8:	4293      	cmp	r3, r2
  4027aa:	d803      	bhi.n	4027b4 <system_init_flash+0x6c>
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4027ac:	4b07      	ldr	r3, [pc, #28]	; (4027cc <system_init_flash+0x84>)
  4027ae:	4a10      	ldr	r2, [pc, #64]	; (4027f0 <system_init_flash+0xa8>)
  4027b0:	601a      	str	r2, [r3, #0]
}
  4027b2:	e002      	b.n	4027ba <system_init_flash+0x72>
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  4027b4:	4b05      	ldr	r3, [pc, #20]	; (4027cc <system_init_flash+0x84>)
  4027b6:	4a0f      	ldr	r2, [pc, #60]	; (4027f4 <system_init_flash+0xac>)
  4027b8:	601a      	str	r2, [r3, #0]
}
  4027ba:	bf00      	nop
  4027bc:	370c      	adds	r7, #12
  4027be:	46bd      	mov	sp, r7
  4027c0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4027c4:	4770      	bx	lr
  4027c6:	bf00      	nop
  4027c8:	015ef3bf 	.word	0x015ef3bf
  4027cc:	400e0c00 	.word	0x400e0c00
  4027d0:	02bde77f 	.word	0x02bde77f
  4027d4:	04000100 	.word	0x04000100
  4027d8:	041cdb3f 	.word	0x041cdb3f
  4027dc:	04000200 	.word	0x04000200
  4027e0:	057bceff 	.word	0x057bceff
  4027e4:	04000300 	.word	0x04000300
  4027e8:	06dac2bf 	.word	0x06dac2bf
  4027ec:	0839b67f 	.word	0x0839b67f
  4027f0:	04000500 	.word	0x04000500
  4027f4:	04000600 	.word	0x04000600

004027f8 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  4027f8:	b480      	push	{r7}
  4027fa:	b083      	sub	sp, #12
  4027fc:	af00      	add	r7, sp, #0
  4027fe:	4603      	mov	r3, r0
  402800:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  402802:	4909      	ldr	r1, [pc, #36]	; (402828 <NVIC_EnableIRQ+0x30>)
  402804:	f997 3007 	ldrsb.w	r3, [r7, #7]
  402808:	095b      	lsrs	r3, r3, #5
  40280a:	79fa      	ldrb	r2, [r7, #7]
  40280c:	f002 021f 	and.w	r2, r2, #31
  402810:	2001      	movs	r0, #1
  402812:	fa00 f202 	lsl.w	r2, r0, r2
  402816:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  40281a:	bf00      	nop
  40281c:	370c      	adds	r7, #12
  40281e:	46bd      	mov	sp, r7
  402820:	f85d 7b04 	ldr.w	r7, [sp], #4
  402824:	4770      	bx	lr
  402826:	bf00      	nop
  402828:	e000e100 	.word	0xe000e100

0040282c <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  40282c:	b480      	push	{r7}
  40282e:	b083      	sub	sp, #12
  402830:	af00      	add	r7, sp, #0
  402832:	4603      	mov	r3, r0
  402834:	6039      	str	r1, [r7, #0]
  402836:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  402838:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40283c:	2b00      	cmp	r3, #0
  40283e:	da0b      	bge.n	402858 <NVIC_SetPriority+0x2c>
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  402840:	490d      	ldr	r1, [pc, #52]	; (402878 <NVIC_SetPriority+0x4c>)
  402842:	79fb      	ldrb	r3, [r7, #7]
  402844:	f003 030f 	and.w	r3, r3, #15
  402848:	3b04      	subs	r3, #4
  40284a:	683a      	ldr	r2, [r7, #0]
  40284c:	b2d2      	uxtb	r2, r2
  40284e:	0152      	lsls	r2, r2, #5
  402850:	b2d2      	uxtb	r2, r2
  402852:	440b      	add	r3, r1
  402854:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
}
  402856:	e009      	b.n	40286c <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  402858:	4908      	ldr	r1, [pc, #32]	; (40287c <NVIC_SetPriority+0x50>)
  40285a:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40285e:	683a      	ldr	r2, [r7, #0]
  402860:	b2d2      	uxtb	r2, r2
  402862:	0152      	lsls	r2, r2, #5
  402864:	b2d2      	uxtb	r2, r2
  402866:	440b      	add	r3, r1
  402868:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  40286c:	bf00      	nop
  40286e:	370c      	adds	r7, #12
  402870:	46bd      	mov	sp, r7
  402872:	f85d 7b04 	ldr.w	r7, [sp], #4
  402876:	4770      	bx	lr
  402878:	e000ed00 	.word	0xe000ed00
  40287c:	e000e100 	.word	0xe000e100

00402880 <BUT_callback>:
/************************************************************************/
/* funes                                                              */
/************************************************************************/

void BUT_callback(void)
{
  402880:	b580      	push	{r7, lr}
  402882:	af00      	add	r7, sp, #0
	if (!pio_get(BUT1_PIO, PIO_INPUT, BUT1_PIO_IDX_MASK)) {
  402884:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  402888:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  40288c:	4807      	ldr	r0, [pc, #28]	; (4028ac <BUT_callback+0x2c>)
  40288e:	4b08      	ldr	r3, [pc, #32]	; (4028b0 <BUT_callback+0x30>)
  402890:	4798      	blx	r3
  402892:	4603      	mov	r3, r0
  402894:	2b00      	cmp	r3, #0
  402896:	d103      	bne.n	4028a0 <BUT_callback+0x20>
		// PINO == 1 --> Borda de subida
		measure_flag = 1;
  402898:	4b06      	ldr	r3, [pc, #24]	; (4028b4 <BUT_callback+0x34>)
  40289a:	2201      	movs	r2, #1
  40289c:	701a      	strb	r2, [r3, #0]
	}
	else {
		measure_flag = 0;
		// PINO == 0 --> Borda de descida
	}
}
  40289e:	e002      	b.n	4028a6 <BUT_callback+0x26>
		measure_flag = 0;
  4028a0:	4b04      	ldr	r3, [pc, #16]	; (4028b4 <BUT_callback+0x34>)
  4028a2:	2200      	movs	r2, #0
  4028a4:	701a      	strb	r2, [r3, #0]
}
  4028a6:	bf00      	nop
  4028a8:	bd80      	pop	{r7, pc}
  4028aa:	bf00      	nop
  4028ac:	400e1400 	.word	0x400e1400
  4028b0:	00401bb1 	.word	0x00401bb1
  4028b4:	204006e0 	.word	0x204006e0

004028b8 <io_init>:

// Inicializa botao SW0 do kit com interrupcao
void io_init(void)
{
  4028b8:	b590      	push	{r4, r7, lr}
  4028ba:	b083      	sub	sp, #12
  4028bc:	af02      	add	r7, sp, #8
	// Configura led
	pmc_enable_periph_clk(LED_PIO_ID);
  4028be:	200c      	movs	r0, #12
  4028c0:	4b1b      	ldr	r3, [pc, #108]	; (402930 <io_init+0x78>)
  4028c2:	4798      	blx	r3
	pio_configure(LED_PIO, PIO_OUTPUT_1, LED_IDX_MASK, PIO_DEFAULT);
  4028c4:	2300      	movs	r3, #0
  4028c6:	f44f 7280 	mov.w	r2, #256	; 0x100
  4028ca:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  4028ce:	4819      	ldr	r0, [pc, #100]	; (402934 <io_init+0x7c>)
  4028d0:	4c19      	ldr	r4, [pc, #100]	; (402938 <io_init+0x80>)
  4028d2:	47a0      	blx	r4

	// Inicializa clock do perifrico PIO responsavel pelo botao
	pmc_enable_periph_clk(BUT1_PIO_ID);
  4028d4:	2010      	movs	r0, #16
  4028d6:	4b16      	ldr	r3, [pc, #88]	; (402930 <io_init+0x78>)
  4028d8:	4798      	blx	r3
	
	// Configura PIO para lidar com o pino do boto como entrada
	// com pull-up
	pio_configure(BUT1_PIO, PIO_INPUT, BUT1_PIO_IDX_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  4028da:	2309      	movs	r3, #9
  4028dc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4028e0:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  4028e4:	4815      	ldr	r0, [pc, #84]	; (40293c <io_init+0x84>)
  4028e6:	4c14      	ldr	r4, [pc, #80]	; (402938 <io_init+0x80>)
  4028e8:	47a0      	blx	r4
	pio_set_debounce_filter(BUT1_PIO, BUT1_PIO_IDX_MASK, 60);
  4028ea:	223c      	movs	r2, #60	; 0x3c
  4028ec:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4028f0:	4812      	ldr	r0, [pc, #72]	; (40293c <io_init+0x84>)
  4028f2:	4b13      	ldr	r3, [pc, #76]	; (402940 <io_init+0x88>)
  4028f4:	4798      	blx	r3

	// Configura interrupo no pino referente ao botao e associa
	// funo de callback caso uma interrupo for gerada
	// a funo de callback  a: BUT2_callback()
	pio_handler_set(BUT1_PIO,
  4028f6:	4b13      	ldr	r3, [pc, #76]	; (402944 <io_init+0x8c>)
  4028f8:	9300      	str	r3, [sp, #0]
  4028fa:	2340      	movs	r3, #64	; 0x40
  4028fc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  402900:	2110      	movs	r1, #16
  402902:	480e      	ldr	r0, [pc, #56]	; (40293c <io_init+0x84>)
  402904:	4c10      	ldr	r4, [pc, #64]	; (402948 <io_init+0x90>)
  402906:	47a0      	blx	r4
					BUT1_PIO_IDX_MASK,
					PIO_IT_EDGE,
					BUT_callback);
	
	// Ativa interrupo e limpa primeira IRQ gerada na ativacao
	pio_enable_interrupt(BUT1_PIO, BUT1_PIO_IDX_MASK);
  402908:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40290c:	480b      	ldr	r0, [pc, #44]	; (40293c <io_init+0x84>)
  40290e:	4b0f      	ldr	r3, [pc, #60]	; (40294c <io_init+0x94>)
  402910:	4798      	blx	r3
	pio_get_interrupt_status(BUT1_PIO);
  402912:	480a      	ldr	r0, [pc, #40]	; (40293c <io_init+0x84>)
  402914:	4b0e      	ldr	r3, [pc, #56]	; (402950 <io_init+0x98>)
  402916:	4798      	blx	r3
	
	// Configura NVIC para receber interrupcoes do PIO do botao
	// com prioridade 4 (quanto mais prximo de 0 maior)
	NVIC_EnableIRQ(BUT1_PIO_ID);
  402918:	2010      	movs	r0, #16
  40291a:	4b0e      	ldr	r3, [pc, #56]	; (402954 <io_init+0x9c>)
  40291c:	4798      	blx	r3
	NVIC_SetPriority(BUT1_PIO_ID, 5); // Prioridade 4
  40291e:	2105      	movs	r1, #5
  402920:	2010      	movs	r0, #16
  402922:	4b0d      	ldr	r3, [pc, #52]	; (402958 <io_init+0xa0>)
  402924:	4798      	blx	r3
}
  402926:	bf00      	nop
  402928:	3704      	adds	r7, #4
  40292a:	46bd      	mov	sp, r7
  40292c:	bd90      	pop	{r4, r7, pc}
  40292e:	bf00      	nop
  402930:	0040241d 	.word	0x0040241d
  402934:	400e1200 	.word	0x400e1200
  402938:	00401ded 	.word	0x00401ded
  40293c:	400e1400 	.word	0x400e1400
  402940:	00401b79 	.word	0x00401b79
  402944:	00402881 	.word	0x00402881
  402948:	00402041 	.word	0x00402041
  40294c:	00401f25 	.word	0x00401f25
  402950:	00401f5d 	.word	0x00401f5d
  402954:	004027f9 	.word	0x004027f9
  402958:	0040282d 	.word	0x0040282d

0040295c <main>:
	delay_us(10);
	pio_clear(TRIGGER_PIO, TRIGGER_IDX_MASK);
	delay_us(10);
}

int main (void) {
  40295c:	b598      	push	{r3, r4, r7, lr}
  40295e:	af00      	add	r7, sp, #0
	board_init();
  402960:	4b09      	ldr	r3, [pc, #36]	; (402988 <main+0x2c>)
  402962:	4798      	blx	r3
	sysclk_init();
  402964:	4b09      	ldr	r3, [pc, #36]	; (40298c <main+0x30>)
  402966:	4798      	blx	r3
	delay_init();
	io_init();
  402968:	4b09      	ldr	r3, [pc, #36]	; (402990 <main+0x34>)
  40296a:	4798      	blx	r3
	
	// Init OLED
	gfx_mono_ssd1306_init();
  40296c:	4b09      	ldr	r3, [pc, #36]	; (402994 <main+0x38>)
  40296e:	4798      	blx	r3
	
	// sprintf(str, "%d", t);
	// gfx_mono_draw_string(str, 80, 16, &sysfont);

	while(1) {
		if (measure_flag) {
  402970:	4b09      	ldr	r3, [pc, #36]	; (402998 <main+0x3c>)
  402972:	781b      	ldrb	r3, [r3, #0]
  402974:	b2db      	uxtb	r3, r3
  402976:	2b00      	cmp	r3, #0
  402978:	d0fa      	beq.n	402970 <main+0x14>
			gfx_mono_draw_string("teste", 0, 0, &sysfont);
  40297a:	4b08      	ldr	r3, [pc, #32]	; (40299c <main+0x40>)
  40297c:	2200      	movs	r2, #0
  40297e:	2100      	movs	r1, #0
  402980:	4807      	ldr	r0, [pc, #28]	; (4029a0 <main+0x44>)
  402982:	4c08      	ldr	r4, [pc, #32]	; (4029a4 <main+0x48>)
  402984:	47a0      	blx	r4
		if (measure_flag) {
  402986:	e7f3      	b.n	402970 <main+0x14>
  402988:	00401ac9 	.word	0x00401ac9
  40298c:	00401605 	.word	0x00401605
  402990:	004028b9 	.word	0x004028b9
  402994:	00400951 	.word	0x00400951
  402998:	204006e0 	.word	0x204006e0
  40299c:	2040000c 	.word	0x2040000c
  4029a0:	00403870 	.word	0x00403870
  4029a4:	0040084d 	.word	0x0040084d

004029a8 <__aeabi_uldivmod>:
  4029a8:	b953      	cbnz	r3, 4029c0 <__aeabi_uldivmod+0x18>
  4029aa:	b94a      	cbnz	r2, 4029c0 <__aeabi_uldivmod+0x18>
  4029ac:	2900      	cmp	r1, #0
  4029ae:	bf08      	it	eq
  4029b0:	2800      	cmpeq	r0, #0
  4029b2:	bf1c      	itt	ne
  4029b4:	f04f 31ff 	movne.w	r1, #4294967295
  4029b8:	f04f 30ff 	movne.w	r0, #4294967295
  4029bc:	f000 b97a 	b.w	402cb4 <__aeabi_idiv0>
  4029c0:	f1ad 0c08 	sub.w	ip, sp, #8
  4029c4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  4029c8:	f000 f806 	bl	4029d8 <__udivmoddi4>
  4029cc:	f8dd e004 	ldr.w	lr, [sp, #4]
  4029d0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4029d4:	b004      	add	sp, #16
  4029d6:	4770      	bx	lr

004029d8 <__udivmoddi4>:
  4029d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4029dc:	468c      	mov	ip, r1
  4029de:	460d      	mov	r5, r1
  4029e0:	4604      	mov	r4, r0
  4029e2:	9e08      	ldr	r6, [sp, #32]
  4029e4:	2b00      	cmp	r3, #0
  4029e6:	d151      	bne.n	402a8c <__udivmoddi4+0xb4>
  4029e8:	428a      	cmp	r2, r1
  4029ea:	4617      	mov	r7, r2
  4029ec:	d96d      	bls.n	402aca <__udivmoddi4+0xf2>
  4029ee:	fab2 fe82 	clz	lr, r2
  4029f2:	f1be 0f00 	cmp.w	lr, #0
  4029f6:	d00b      	beq.n	402a10 <__udivmoddi4+0x38>
  4029f8:	f1ce 0c20 	rsb	ip, lr, #32
  4029fc:	fa01 f50e 	lsl.w	r5, r1, lr
  402a00:	fa20 fc0c 	lsr.w	ip, r0, ip
  402a04:	fa02 f70e 	lsl.w	r7, r2, lr
  402a08:	ea4c 0c05 	orr.w	ip, ip, r5
  402a0c:	fa00 f40e 	lsl.w	r4, r0, lr
  402a10:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  402a14:	0c25      	lsrs	r5, r4, #16
  402a16:	fbbc f8fa 	udiv	r8, ip, sl
  402a1a:	fa1f f987 	uxth.w	r9, r7
  402a1e:	fb0a cc18 	mls	ip, sl, r8, ip
  402a22:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  402a26:	fb08 f309 	mul.w	r3, r8, r9
  402a2a:	42ab      	cmp	r3, r5
  402a2c:	d90a      	bls.n	402a44 <__udivmoddi4+0x6c>
  402a2e:	19ed      	adds	r5, r5, r7
  402a30:	f108 32ff 	add.w	r2, r8, #4294967295
  402a34:	f080 8123 	bcs.w	402c7e <__udivmoddi4+0x2a6>
  402a38:	42ab      	cmp	r3, r5
  402a3a:	f240 8120 	bls.w	402c7e <__udivmoddi4+0x2a6>
  402a3e:	f1a8 0802 	sub.w	r8, r8, #2
  402a42:	443d      	add	r5, r7
  402a44:	1aed      	subs	r5, r5, r3
  402a46:	b2a4      	uxth	r4, r4
  402a48:	fbb5 f0fa 	udiv	r0, r5, sl
  402a4c:	fb0a 5510 	mls	r5, sl, r0, r5
  402a50:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  402a54:	fb00 f909 	mul.w	r9, r0, r9
  402a58:	45a1      	cmp	r9, r4
  402a5a:	d909      	bls.n	402a70 <__udivmoddi4+0x98>
  402a5c:	19e4      	adds	r4, r4, r7
  402a5e:	f100 33ff 	add.w	r3, r0, #4294967295
  402a62:	f080 810a 	bcs.w	402c7a <__udivmoddi4+0x2a2>
  402a66:	45a1      	cmp	r9, r4
  402a68:	f240 8107 	bls.w	402c7a <__udivmoddi4+0x2a2>
  402a6c:	3802      	subs	r0, #2
  402a6e:	443c      	add	r4, r7
  402a70:	eba4 0409 	sub.w	r4, r4, r9
  402a74:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  402a78:	2100      	movs	r1, #0
  402a7a:	2e00      	cmp	r6, #0
  402a7c:	d061      	beq.n	402b42 <__udivmoddi4+0x16a>
  402a7e:	fa24 f40e 	lsr.w	r4, r4, lr
  402a82:	2300      	movs	r3, #0
  402a84:	6034      	str	r4, [r6, #0]
  402a86:	6073      	str	r3, [r6, #4]
  402a88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402a8c:	428b      	cmp	r3, r1
  402a8e:	d907      	bls.n	402aa0 <__udivmoddi4+0xc8>
  402a90:	2e00      	cmp	r6, #0
  402a92:	d054      	beq.n	402b3e <__udivmoddi4+0x166>
  402a94:	2100      	movs	r1, #0
  402a96:	e886 0021 	stmia.w	r6, {r0, r5}
  402a9a:	4608      	mov	r0, r1
  402a9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402aa0:	fab3 f183 	clz	r1, r3
  402aa4:	2900      	cmp	r1, #0
  402aa6:	f040 808e 	bne.w	402bc6 <__udivmoddi4+0x1ee>
  402aaa:	42ab      	cmp	r3, r5
  402aac:	d302      	bcc.n	402ab4 <__udivmoddi4+0xdc>
  402aae:	4282      	cmp	r2, r0
  402ab0:	f200 80fa 	bhi.w	402ca8 <__udivmoddi4+0x2d0>
  402ab4:	1a84      	subs	r4, r0, r2
  402ab6:	eb65 0503 	sbc.w	r5, r5, r3
  402aba:	2001      	movs	r0, #1
  402abc:	46ac      	mov	ip, r5
  402abe:	2e00      	cmp	r6, #0
  402ac0:	d03f      	beq.n	402b42 <__udivmoddi4+0x16a>
  402ac2:	e886 1010 	stmia.w	r6, {r4, ip}
  402ac6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402aca:	b912      	cbnz	r2, 402ad2 <__udivmoddi4+0xfa>
  402acc:	2701      	movs	r7, #1
  402ace:	fbb7 f7f2 	udiv	r7, r7, r2
  402ad2:	fab7 fe87 	clz	lr, r7
  402ad6:	f1be 0f00 	cmp.w	lr, #0
  402ada:	d134      	bne.n	402b46 <__udivmoddi4+0x16e>
  402adc:	1beb      	subs	r3, r5, r7
  402ade:	0c3a      	lsrs	r2, r7, #16
  402ae0:	fa1f fc87 	uxth.w	ip, r7
  402ae4:	2101      	movs	r1, #1
  402ae6:	fbb3 f8f2 	udiv	r8, r3, r2
  402aea:	0c25      	lsrs	r5, r4, #16
  402aec:	fb02 3318 	mls	r3, r2, r8, r3
  402af0:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  402af4:	fb0c f308 	mul.w	r3, ip, r8
  402af8:	42ab      	cmp	r3, r5
  402afa:	d907      	bls.n	402b0c <__udivmoddi4+0x134>
  402afc:	19ed      	adds	r5, r5, r7
  402afe:	f108 30ff 	add.w	r0, r8, #4294967295
  402b02:	d202      	bcs.n	402b0a <__udivmoddi4+0x132>
  402b04:	42ab      	cmp	r3, r5
  402b06:	f200 80d1 	bhi.w	402cac <__udivmoddi4+0x2d4>
  402b0a:	4680      	mov	r8, r0
  402b0c:	1aed      	subs	r5, r5, r3
  402b0e:	b2a3      	uxth	r3, r4
  402b10:	fbb5 f0f2 	udiv	r0, r5, r2
  402b14:	fb02 5510 	mls	r5, r2, r0, r5
  402b18:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  402b1c:	fb0c fc00 	mul.w	ip, ip, r0
  402b20:	45a4      	cmp	ip, r4
  402b22:	d907      	bls.n	402b34 <__udivmoddi4+0x15c>
  402b24:	19e4      	adds	r4, r4, r7
  402b26:	f100 33ff 	add.w	r3, r0, #4294967295
  402b2a:	d202      	bcs.n	402b32 <__udivmoddi4+0x15a>
  402b2c:	45a4      	cmp	ip, r4
  402b2e:	f200 80b8 	bhi.w	402ca2 <__udivmoddi4+0x2ca>
  402b32:	4618      	mov	r0, r3
  402b34:	eba4 040c 	sub.w	r4, r4, ip
  402b38:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  402b3c:	e79d      	b.n	402a7a <__udivmoddi4+0xa2>
  402b3e:	4631      	mov	r1, r6
  402b40:	4630      	mov	r0, r6
  402b42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402b46:	f1ce 0420 	rsb	r4, lr, #32
  402b4a:	fa05 f30e 	lsl.w	r3, r5, lr
  402b4e:	fa07 f70e 	lsl.w	r7, r7, lr
  402b52:	fa20 f804 	lsr.w	r8, r0, r4
  402b56:	0c3a      	lsrs	r2, r7, #16
  402b58:	fa25 f404 	lsr.w	r4, r5, r4
  402b5c:	ea48 0803 	orr.w	r8, r8, r3
  402b60:	fbb4 f1f2 	udiv	r1, r4, r2
  402b64:	ea4f 4518 	mov.w	r5, r8, lsr #16
  402b68:	fb02 4411 	mls	r4, r2, r1, r4
  402b6c:	fa1f fc87 	uxth.w	ip, r7
  402b70:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  402b74:	fb01 f30c 	mul.w	r3, r1, ip
  402b78:	42ab      	cmp	r3, r5
  402b7a:	fa00 f40e 	lsl.w	r4, r0, lr
  402b7e:	d909      	bls.n	402b94 <__udivmoddi4+0x1bc>
  402b80:	19ed      	adds	r5, r5, r7
  402b82:	f101 30ff 	add.w	r0, r1, #4294967295
  402b86:	f080 808a 	bcs.w	402c9e <__udivmoddi4+0x2c6>
  402b8a:	42ab      	cmp	r3, r5
  402b8c:	f240 8087 	bls.w	402c9e <__udivmoddi4+0x2c6>
  402b90:	3902      	subs	r1, #2
  402b92:	443d      	add	r5, r7
  402b94:	1aeb      	subs	r3, r5, r3
  402b96:	fa1f f588 	uxth.w	r5, r8
  402b9a:	fbb3 f0f2 	udiv	r0, r3, r2
  402b9e:	fb02 3310 	mls	r3, r2, r0, r3
  402ba2:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  402ba6:	fb00 f30c 	mul.w	r3, r0, ip
  402baa:	42ab      	cmp	r3, r5
  402bac:	d907      	bls.n	402bbe <__udivmoddi4+0x1e6>
  402bae:	19ed      	adds	r5, r5, r7
  402bb0:	f100 38ff 	add.w	r8, r0, #4294967295
  402bb4:	d26f      	bcs.n	402c96 <__udivmoddi4+0x2be>
  402bb6:	42ab      	cmp	r3, r5
  402bb8:	d96d      	bls.n	402c96 <__udivmoddi4+0x2be>
  402bba:	3802      	subs	r0, #2
  402bbc:	443d      	add	r5, r7
  402bbe:	1aeb      	subs	r3, r5, r3
  402bc0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  402bc4:	e78f      	b.n	402ae6 <__udivmoddi4+0x10e>
  402bc6:	f1c1 0720 	rsb	r7, r1, #32
  402bca:	fa22 f807 	lsr.w	r8, r2, r7
  402bce:	408b      	lsls	r3, r1
  402bd0:	fa05 f401 	lsl.w	r4, r5, r1
  402bd4:	ea48 0303 	orr.w	r3, r8, r3
  402bd8:	fa20 fe07 	lsr.w	lr, r0, r7
  402bdc:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  402be0:	40fd      	lsrs	r5, r7
  402be2:	ea4e 0e04 	orr.w	lr, lr, r4
  402be6:	fbb5 f9fc 	udiv	r9, r5, ip
  402bea:	ea4f 441e 	mov.w	r4, lr, lsr #16
  402bee:	fb0c 5519 	mls	r5, ip, r9, r5
  402bf2:	fa1f f883 	uxth.w	r8, r3
  402bf6:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  402bfa:	fb09 f408 	mul.w	r4, r9, r8
  402bfe:	42ac      	cmp	r4, r5
  402c00:	fa02 f201 	lsl.w	r2, r2, r1
  402c04:	fa00 fa01 	lsl.w	sl, r0, r1
  402c08:	d908      	bls.n	402c1c <__udivmoddi4+0x244>
  402c0a:	18ed      	adds	r5, r5, r3
  402c0c:	f109 30ff 	add.w	r0, r9, #4294967295
  402c10:	d243      	bcs.n	402c9a <__udivmoddi4+0x2c2>
  402c12:	42ac      	cmp	r4, r5
  402c14:	d941      	bls.n	402c9a <__udivmoddi4+0x2c2>
  402c16:	f1a9 0902 	sub.w	r9, r9, #2
  402c1a:	441d      	add	r5, r3
  402c1c:	1b2d      	subs	r5, r5, r4
  402c1e:	fa1f fe8e 	uxth.w	lr, lr
  402c22:	fbb5 f0fc 	udiv	r0, r5, ip
  402c26:	fb0c 5510 	mls	r5, ip, r0, r5
  402c2a:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  402c2e:	fb00 f808 	mul.w	r8, r0, r8
  402c32:	45a0      	cmp	r8, r4
  402c34:	d907      	bls.n	402c46 <__udivmoddi4+0x26e>
  402c36:	18e4      	adds	r4, r4, r3
  402c38:	f100 35ff 	add.w	r5, r0, #4294967295
  402c3c:	d229      	bcs.n	402c92 <__udivmoddi4+0x2ba>
  402c3e:	45a0      	cmp	r8, r4
  402c40:	d927      	bls.n	402c92 <__udivmoddi4+0x2ba>
  402c42:	3802      	subs	r0, #2
  402c44:	441c      	add	r4, r3
  402c46:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  402c4a:	eba4 0408 	sub.w	r4, r4, r8
  402c4e:	fba0 8902 	umull	r8, r9, r0, r2
  402c52:	454c      	cmp	r4, r9
  402c54:	46c6      	mov	lr, r8
  402c56:	464d      	mov	r5, r9
  402c58:	d315      	bcc.n	402c86 <__udivmoddi4+0x2ae>
  402c5a:	d012      	beq.n	402c82 <__udivmoddi4+0x2aa>
  402c5c:	b156      	cbz	r6, 402c74 <__udivmoddi4+0x29c>
  402c5e:	ebba 030e 	subs.w	r3, sl, lr
  402c62:	eb64 0405 	sbc.w	r4, r4, r5
  402c66:	fa04 f707 	lsl.w	r7, r4, r7
  402c6a:	40cb      	lsrs	r3, r1
  402c6c:	431f      	orrs	r7, r3
  402c6e:	40cc      	lsrs	r4, r1
  402c70:	6037      	str	r7, [r6, #0]
  402c72:	6074      	str	r4, [r6, #4]
  402c74:	2100      	movs	r1, #0
  402c76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402c7a:	4618      	mov	r0, r3
  402c7c:	e6f8      	b.n	402a70 <__udivmoddi4+0x98>
  402c7e:	4690      	mov	r8, r2
  402c80:	e6e0      	b.n	402a44 <__udivmoddi4+0x6c>
  402c82:	45c2      	cmp	sl, r8
  402c84:	d2ea      	bcs.n	402c5c <__udivmoddi4+0x284>
  402c86:	ebb8 0e02 	subs.w	lr, r8, r2
  402c8a:	eb69 0503 	sbc.w	r5, r9, r3
  402c8e:	3801      	subs	r0, #1
  402c90:	e7e4      	b.n	402c5c <__udivmoddi4+0x284>
  402c92:	4628      	mov	r0, r5
  402c94:	e7d7      	b.n	402c46 <__udivmoddi4+0x26e>
  402c96:	4640      	mov	r0, r8
  402c98:	e791      	b.n	402bbe <__udivmoddi4+0x1e6>
  402c9a:	4681      	mov	r9, r0
  402c9c:	e7be      	b.n	402c1c <__udivmoddi4+0x244>
  402c9e:	4601      	mov	r1, r0
  402ca0:	e778      	b.n	402b94 <__udivmoddi4+0x1bc>
  402ca2:	3802      	subs	r0, #2
  402ca4:	443c      	add	r4, r7
  402ca6:	e745      	b.n	402b34 <__udivmoddi4+0x15c>
  402ca8:	4608      	mov	r0, r1
  402caa:	e708      	b.n	402abe <__udivmoddi4+0xe6>
  402cac:	f1a8 0802 	sub.w	r8, r8, #2
  402cb0:	443d      	add	r5, r7
  402cb2:	e72b      	b.n	402b0c <__udivmoddi4+0x134>

00402cb4 <__aeabi_idiv0>:
  402cb4:	4770      	bx	lr
  402cb6:	bf00      	nop

00402cb8 <__libc_init_array>:
  402cb8:	b570      	push	{r4, r5, r6, lr}
  402cba:	4e0f      	ldr	r6, [pc, #60]	; (402cf8 <__libc_init_array+0x40>)
  402cbc:	4d0f      	ldr	r5, [pc, #60]	; (402cfc <__libc_init_array+0x44>)
  402cbe:	1b76      	subs	r6, r6, r5
  402cc0:	10b6      	asrs	r6, r6, #2
  402cc2:	bf18      	it	ne
  402cc4:	2400      	movne	r4, #0
  402cc6:	d005      	beq.n	402cd4 <__libc_init_array+0x1c>
  402cc8:	3401      	adds	r4, #1
  402cca:	f855 3b04 	ldr.w	r3, [r5], #4
  402cce:	4798      	blx	r3
  402cd0:	42a6      	cmp	r6, r4
  402cd2:	d1f9      	bne.n	402cc8 <__libc_init_array+0x10>
  402cd4:	4e0a      	ldr	r6, [pc, #40]	; (402d00 <__libc_init_array+0x48>)
  402cd6:	4d0b      	ldr	r5, [pc, #44]	; (402d04 <__libc_init_array+0x4c>)
  402cd8:	1b76      	subs	r6, r6, r5
  402cda:	f000 fdcf 	bl	40387c <_init>
  402cde:	10b6      	asrs	r6, r6, #2
  402ce0:	bf18      	it	ne
  402ce2:	2400      	movne	r4, #0
  402ce4:	d006      	beq.n	402cf4 <__libc_init_array+0x3c>
  402ce6:	3401      	adds	r4, #1
  402ce8:	f855 3b04 	ldr.w	r3, [r5], #4
  402cec:	4798      	blx	r3
  402cee:	42a6      	cmp	r6, r4
  402cf0:	d1f9      	bne.n	402ce6 <__libc_init_array+0x2e>
  402cf2:	bd70      	pop	{r4, r5, r6, pc}
  402cf4:	bd70      	pop	{r4, r5, r6, pc}
  402cf6:	bf00      	nop
  402cf8:	00403888 	.word	0x00403888
  402cfc:	00403888 	.word	0x00403888
  402d00:	00403890 	.word	0x00403890
  402d04:	00403888 	.word	0x00403888

00402d08 <register_fini>:
  402d08:	4b02      	ldr	r3, [pc, #8]	; (402d14 <register_fini+0xc>)
  402d0a:	b113      	cbz	r3, 402d12 <register_fini+0xa>
  402d0c:	4802      	ldr	r0, [pc, #8]	; (402d18 <register_fini+0x10>)
  402d0e:	f000 b805 	b.w	402d1c <atexit>
  402d12:	4770      	bx	lr
  402d14:	00000000 	.word	0x00000000
  402d18:	00402d29 	.word	0x00402d29

00402d1c <atexit>:
  402d1c:	2300      	movs	r3, #0
  402d1e:	4601      	mov	r1, r0
  402d20:	461a      	mov	r2, r3
  402d22:	4618      	mov	r0, r3
  402d24:	f000 b81e 	b.w	402d64 <__register_exitproc>

00402d28 <__libc_fini_array>:
  402d28:	b538      	push	{r3, r4, r5, lr}
  402d2a:	4c0a      	ldr	r4, [pc, #40]	; (402d54 <__libc_fini_array+0x2c>)
  402d2c:	4d0a      	ldr	r5, [pc, #40]	; (402d58 <__libc_fini_array+0x30>)
  402d2e:	1b64      	subs	r4, r4, r5
  402d30:	10a4      	asrs	r4, r4, #2
  402d32:	d00a      	beq.n	402d4a <__libc_fini_array+0x22>
  402d34:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  402d38:	3b01      	subs	r3, #1
  402d3a:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  402d3e:	3c01      	subs	r4, #1
  402d40:	f855 3904 	ldr.w	r3, [r5], #-4
  402d44:	4798      	blx	r3
  402d46:	2c00      	cmp	r4, #0
  402d48:	d1f9      	bne.n	402d3e <__libc_fini_array+0x16>
  402d4a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  402d4e:	f000 bd9f 	b.w	403890 <_fini>
  402d52:	bf00      	nop
  402d54:	004038a0 	.word	0x004038a0
  402d58:	0040389c 	.word	0x0040389c

00402d5c <__retarget_lock_acquire_recursive>:
  402d5c:	4770      	bx	lr
  402d5e:	bf00      	nop

00402d60 <__retarget_lock_release_recursive>:
  402d60:	4770      	bx	lr
  402d62:	bf00      	nop

00402d64 <__register_exitproc>:
  402d64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  402d68:	4d2c      	ldr	r5, [pc, #176]	; (402e1c <__register_exitproc+0xb8>)
  402d6a:	4606      	mov	r6, r0
  402d6c:	6828      	ldr	r0, [r5, #0]
  402d6e:	4698      	mov	r8, r3
  402d70:	460f      	mov	r7, r1
  402d72:	4691      	mov	r9, r2
  402d74:	f7ff fff2 	bl	402d5c <__retarget_lock_acquire_recursive>
  402d78:	4b29      	ldr	r3, [pc, #164]	; (402e20 <__register_exitproc+0xbc>)
  402d7a:	681c      	ldr	r4, [r3, #0]
  402d7c:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  402d80:	2b00      	cmp	r3, #0
  402d82:	d03e      	beq.n	402e02 <__register_exitproc+0x9e>
  402d84:	685a      	ldr	r2, [r3, #4]
  402d86:	2a1f      	cmp	r2, #31
  402d88:	dc1c      	bgt.n	402dc4 <__register_exitproc+0x60>
  402d8a:	f102 0e01 	add.w	lr, r2, #1
  402d8e:	b176      	cbz	r6, 402dae <__register_exitproc+0x4a>
  402d90:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  402d94:	2401      	movs	r4, #1
  402d96:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  402d9a:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  402d9e:	4094      	lsls	r4, r2
  402da0:	4320      	orrs	r0, r4
  402da2:	2e02      	cmp	r6, #2
  402da4:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  402da8:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  402dac:	d023      	beq.n	402df6 <__register_exitproc+0x92>
  402dae:	3202      	adds	r2, #2
  402db0:	f8c3 e004 	str.w	lr, [r3, #4]
  402db4:	6828      	ldr	r0, [r5, #0]
  402db6:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  402dba:	f7ff ffd1 	bl	402d60 <__retarget_lock_release_recursive>
  402dbe:	2000      	movs	r0, #0
  402dc0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402dc4:	4b17      	ldr	r3, [pc, #92]	; (402e24 <__register_exitproc+0xc0>)
  402dc6:	b30b      	cbz	r3, 402e0c <__register_exitproc+0xa8>
  402dc8:	f44f 70c8 	mov.w	r0, #400	; 0x190
  402dcc:	f3af 8000 	nop.w
  402dd0:	4603      	mov	r3, r0
  402dd2:	b1d8      	cbz	r0, 402e0c <__register_exitproc+0xa8>
  402dd4:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  402dd8:	6002      	str	r2, [r0, #0]
  402dda:	2100      	movs	r1, #0
  402ddc:	6041      	str	r1, [r0, #4]
  402dde:	460a      	mov	r2, r1
  402de0:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  402de4:	f04f 0e01 	mov.w	lr, #1
  402de8:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  402dec:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  402df0:	2e00      	cmp	r6, #0
  402df2:	d0dc      	beq.n	402dae <__register_exitproc+0x4a>
  402df4:	e7cc      	b.n	402d90 <__register_exitproc+0x2c>
  402df6:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  402dfa:	430c      	orrs	r4, r1
  402dfc:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  402e00:	e7d5      	b.n	402dae <__register_exitproc+0x4a>
  402e02:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  402e06:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  402e0a:	e7bb      	b.n	402d84 <__register_exitproc+0x20>
  402e0c:	6828      	ldr	r0, [r5, #0]
  402e0e:	f7ff ffa7 	bl	402d60 <__retarget_lock_release_recursive>
  402e12:	f04f 30ff 	mov.w	r0, #4294967295
  402e16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402e1a:	bf00      	nop
  402e1c:	20400448 	.word	0x20400448
  402e20:	00403878 	.word	0x00403878
  402e24:	00000000 	.word	0x00000000

00402e28 <sysfont_glyphs>:
	...
  402e48:	00300030 00300030 00300030 00300000     0.0.0.0.0.0...0.
  402e58:	00000030 00000000 00000000 006c006c     0...........l.l.
  402e68:	006c006c 00000000 00000000 00000000     l.l.............
	...
  402e80:	00280000 007c0028 00280028 0028007c     ..(.(.|.(.(.|.(.
  402e90:	00000028 00000000 00000000 003c0010     (.............<.
  402ea0:	00200040 00080010 00780004 00000010     @. .......x.....
	...
  402eb8:	007c0000 00a800a4 00280050 00940054     ..|.....P.(.T...
  402ec8:	00000088 00000000 00000000 00900060     ............`...
  402ed8:	00900090 00940060 00880088 00000070     ....`.......p...
	...
  402ef0:	00100010 00000010 00000000 00000000     ................
	...
  402f0c:	00100008 00200020 00200020 00200020     .... . . . . . .
  402f1c:	00080010 00000000 00000000 00100020     ............ ...
  402f2c:	00080008 00080008 00080008 00200010     .............. .
  402f3c:	00000000 00280000 007c0010 00280010     ......(...|...(.
	...
  402f64:	00100010 00fe0010 00100010 00000010     ................
	...
  402f8c:	00300010 00000020 00000000 00000000     ..0. ...........
  402f9c:	00000000 007c0000 00000000 00000000     ......|.........
	...
  402fc0:	00300000 00000030 00000000 00000000     ..0.0...........
  402fd0:	00080000 00100008 00200010 00400020     .......... . .@.
  402fe0:	00000040 00000000 00000000 00780000     @.............x.
  402ff0:	008c0084 00a40094 008400c4 00000078     ............x...
	...
  403008:	00100000 00500030 00100010 00100010     ....0.P.........
  403018:	0000007c 00000000 00000000 00700000     |.............p.
  403028:	00080088 00200010 00800040 000000f8     ...... .@.......
	...
  403040:	00700000 00080088 00080030 00880008     ..p.....0.......
  403050:	00000070 00000000 00000000 00080000     p...............
  403060:	00280018 00880048 000800fc 00000008     ..(.H...........
	...
  403078:	00780000 00800080 000800f0 00080008     ..x.............
  403088:	000000f0 00000000 00000000 00300000     ..............0.
  403098:	00800040 008800f0 00880088 00000070     @...........p...
	...
  4030b0:	00f80000 00100008 00200010 00400020     .......... . .@.
  4030c0:	00000040 00000000 00000000 00700000     @.............p.
  4030d0:	00880088 00880070 00880088 00000070     ....p.......p...
	...
  4030e8:	00700000 00880088 00780088 00100008     ..p.......x.....
  4030f8:	00000060 00000000 00000000 00000000     `...............
  403108:	00300000 00000030 00300000 00000030     ..0.0.....0.0...
	...
  403124:	00300000 00000030 00300000 00600030     ..0.0.....0.0.`.
  403134:	00000040 00000000 00000000 00100008     @...............
  403144:	00400020 00100020 00000008 00000000      .@. ...........
	...
  403160:	0000007c 0000007c 00000000 00000000     |...|...........
	...
  403178:	00200040 00080010 00200010 00000040     @. ....... .@...
	...
  403190:	00300000 00080048 00200010 00000000     ..0.H..... .....
  4031a0:	00000020 00000000 00000000 00000000      ...............
  4031b0:	0042003c 00aa009a 00be00aa 00780080     <.B...........x.
	...
  4031c8:	00100000 00280028 007c0044 00440044     ....(.(.D.|.D.D.
  4031d8:	00000044 00000000 00000000 00f80000     D...............
  4031e8:	00840084 008400f8 00840084 000000f8     ................
	...
  403200:	003c0000 00800040 00800080 00400080     ..<.@.........@.
  403210:	0000003c 00000000 00000000 00f00000     <...............
  403220:	00840088 00840084 00880084 000000f0     ................
	...
  403238:	00f80000 00800080 008000f0 00800080     ................
  403248:	000000f8 00000000 00000000 00f80000     ................
  403258:	00800080 008000f8 00800080 00000080     ................
	...
  403270:	003c0000 00800040 009c0080 00440084     ..<.@.........D.
  403280:	00000038 00000000 00000000 00880000     8...............
  403290:	00880088 008800f8 00880088 00000088     ................
	...
  4032a8:	00f80000 00200020 00200020 00200020     .... . . . . . .
  4032b8:	000000f8 00000000 00000000 00f80000     ................
  4032c8:	00080008 00080008 00080008 000000f0     ................
	...
  4032e0:	00840000 00900088 00d000a0 00840088     ................
  4032f0:	00000084 00000000 00000000 00800000     ................
  403300:	00800080 00800080 00800080 000000fc     ................
	...
  403318:	00840000 00cc00cc 00b400b4 00840084     ................
  403328:	00000084 00000000 00000000 00840000     ................
  403338:	00c400c4 00a400a4 00940094 0000008c     ................
	...
  403350:	00780000 00840084 00840084 00840084     ..x.............
  403360:	00000078 00000000 00000000 00f80000     x...............
  403370:	00840084 00f80084 00800080 00000080     ................
	...
  403388:	00780000 00840084 00840084 00840084     ..x.............
  403398:	00200078 00000018 00000000 00f80000     x. .............
  4033a8:	00840084 00f80084 00840088 00000084     ................
	...
  4033c0:	007c0000 00800080 00180060 00040004     ..|.....`.......
  4033d0:	000000f8 00000000 00000000 00f80000     ................
  4033e0:	00200020 00200020 00200020 00000020      . . . . . . ...
	...
  4033f8:	00840000 00840084 00840084 00840084     ................
  403408:	00000078 00000000 00000000 00840000     x...............
  403418:	00840084 00480048 00300048 00000030     ....H.H.H.0.0...
	...
  403430:	00880000 00a800a8 00a800a8 005000a8     ..............P.
  403440:	00000050 00000000 00000000 00880000     P...............
  403450:	00500088 00200020 00880050 00000088     ..P. . .P.......
	...
  403468:	00880000 00880088 00500050 00200020     ........P.P. . .
  403478:	00000020 00000000 00000000 00fc0000      ...............
  403488:	00080004 00200010 00800040 000000fc     ...... .@.......
	...
  4034a0:	00400070 00400040 00400040 00400040     p.@.@.@.@.@.@.@.
  4034b0:	00400040 00000070 00000000 00400040     @.@.p.......@.@.
  4034c0:	00200020 00100020 00100010 00080008      . . ...........
	...
  4034d8:	00080038 00080008 00080008 00080008     8...............
  4034e8:	00080008 00000038 00000000 00280010     ....8.........(.
  4034f8:	00000044 00000000 00000000 00000000     D...............
	...
  403520:	00000038 00000000 00000000 00200000     8............. .
  403530:	00000010 00000000 00000000 00000000     ................
	...
  40354c:	00700000 00080008 00880078 0000007c     ..p.....x...|...
	...
  403564:	00800080 00f80080 00840084 00840084     ................
  403574:	000000f8 00000000 00000000 00000000     ................
  403584:	00780000 00800080 00800080 00000078     ..x.........x...
	...
  40359c:	00040004 007c0004 00840084 008c0084     ......|.........
  4035ac:	00000074 00000000 00000000 00000000     t...............
  4035bc:	00780000 00fc0084 00800080 0000007c     ..x.........|...
	...
  4035d4:	0020001c 00fc0020 00200020 00200020     .. . ... . . . .
  4035e4:	000000fc 00000000 00000000 00000000     ................
  4035f4:	007c0000 00840084 00840084 0004007c     ..|.........|...
  403604:	00000078 00000000 00800080 00b80080     x...............
  403614:	008400c4 00840084 00000084 00000000     ................
  403624:	00000000 00100000 00700000 00100010     ..........p.....
  403634:	00100010 0000007c 00000000 00000000     ....|...........
  403644:	00080000 00780000 00080008 00080008     ......x.........
  403654:	00080008 00700008 00000000 00800080     ......p.........
  403664:	00880080 00a00090 008800d0 00000088     ................
	...
  40367c:	002000e0 00200020 00200020 00200020     .. . . . . . . .
  40368c:	000000f8 00000000 00000000 00000000     ................
  40369c:	00a40000 00a400fc 00a400a4 000000a4     ................
	...
  4036b8:	00b80000 008400c4 00840084 00000084     ................
	...
  4036d4:	00780000 00840084 00840084 00000078     ..x.........x...
	...
  4036f0:	00b80000 008400c4 00840084 008000f8     ................
  403700:	00000080 00000000 00000000 007c0000     ..............|.
  403710:	00840084 00840084 0004007c 00000004     ........|.......
	...
  403728:	00d80000 00400060 00400040 000000f0     ....`.@.@.@.....
	...
  403744:	00780000 00400080 00080030 000000f0     ..x...@.0.......
	...
  403760:	00fc0020 00200020 00200020 0000001c      ... . . . .....
	...
  40377c:	00880000 00880088 00880088 0000007c     ............|...
	...
  403798:	00840000 00840084 00480048 00000030     ........H.H.0...
	...
  4037b4:	00880000 00a800a8 00a800a8 00000050     ............P...
	...
  4037d0:	00880000 00200050 00500020 00000088     ....P. . .P.....
	...
  4037ec:	00840000 00480084 00300048 00200010     ......H.H.0... .
  4037fc:	00000040 00000000 00000000 00f80000     @...............
  40380c:	00100008 00400020 000000f8 00000000     .... .@.........
  40381c:	00000000 00200010 00100020 00200020     ...... . ... . .
  40382c:	00200010 00100020 00000000 00000000     .. . ...........
  40383c:	00100010 00100010 00000000 00100010     ................
  40384c:	00100010 00000000 00000000 00100020     ............ ...
  40385c:	00200010 00100010 00100020 00200010     .. ..... ..... .
  40386c:	00000000 74736574 00000065              ....teste...

00403878 <_global_impure_ptr>:
  403878:	20400020                                 .@ 

0040387c <_init>:
  40387c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40387e:	bf00      	nop
  403880:	bcf8      	pop	{r3, r4, r5, r6, r7}
  403882:	bc08      	pop	{r3}
  403884:	469e      	mov	lr, r3
  403886:	4770      	bx	lr

00403888 <__init_array_start>:
  403888:	00402d09 	.word	0x00402d09

0040388c <__frame_dummy_init_array_entry>:
  40388c:	00400165                                e.@.

00403890 <_fini>:
  403890:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  403892:	bf00      	nop
  403894:	bcf8      	pop	{r3, r4, r5, r6, r7}
  403896:	bc08      	pop	{r3}
  403898:	469e      	mov	lr, r3
  40389a:	4770      	bx	lr

0040389c <__fini_array_start>:
  40389c:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr
	...

2040000c <sysfont>:
2040000c:	0000 0000 2e28 0040 0e0a 7d20               ....(.@... }

20400018 <g_interrupt_enabled>:
20400018:	0001 0000                                   ....

2040001c <SystemCoreClock>:
2040001c:	0900 003d                                   ..=.

20400020 <impure_data>:
20400020:	0000 0000 030c 2040 0374 2040 03dc 2040     ......@ t.@ ..@ 
	...
204000c8:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000d8:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400448 <__atexit_recursive_mutex>:
20400448:	06e4 2040                                   ..@ 
