INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CSAPP_Vivado/task_2/task_2.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CSAPP_Vivado/task_2/task_2.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CSAPP_Vivado/task_2/task_2.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CSAPP_Vivado/task_2/task_2.srcs/sim_1/new/vtf_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vtf_processor
