INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyWorkSpace/ZYNQ/FPGA/median_filter/median_filter.srcs/sources_1/new/valid_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module valid_counter
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/MyWorkSpace/ZYNQ/FPGA/median_filter/median_filter.srcs/sources_1/new/valid_counter.v:105]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyWorkSpace/ZYNQ/FPGA/median_filter/median_filter.srcs/sim_1/new/tb_valid_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_valid_counter
