INFO: [VRFC 10-2263] Analyzing Verilog file "/home/itzzinfinity/Cozy Drive/100daysofRTL/day_048/src/D_flipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/itzzinfinity/Cozy Drive/100daysofRTL/day_071/project_1/project_1.srcs/sources_1/new/fq_divider_even.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fq_divider_even
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/itzzinfinity/Cozy Drive/100daysofRTL/day_071/project_1/project_1.srcs/sim_1/new/tb_fq_divider_even.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fq_divider_even
