{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1542191703954 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542191704035 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 14 11:35:03 2018 " "Processing started: Wed Nov 14 11:35:03 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542191704035 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542191704035 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pruebaI2C -c pruebaI2C " "Command: quartus_map --read_settings_files=on --write_settings_files=off pruebaI2C -c pruebaI2C" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542191704035 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1542191705233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pruebai2c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pruebai2c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pruebaI2C-a " "Found design unit 1: pruebaI2C-a" {  } { { "pruebaI2C.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/pruebaI2C/pruebaI2C.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542191717122 ""} { "Info" "ISGN_ENTITY_NAME" "1 pruebaI2C " "Found entity 1: pruebaI2C" {  } { { "pruebaI2C.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/pruebaI2C/pruebaI2C.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542191717122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542191717122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "masteri2c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file masteri2c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 masterI2C-a " "Found design unit 1: masterI2C-a" {  } { { "masterI2C.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/pruebaI2C/masterI2C.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542191717129 ""} { "Info" "ISGN_ENTITY_NAME" "1 masterI2C " "Found entity 1: masterI2C" {  } { { "masterI2C.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/pruebaI2C/masterI2C.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542191717129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542191717129 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pruebaI2C " "Elaborating entity \"pruebaI2C\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1542191717171 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] pruebaI2C.vhd(84) " "Inferred latch for \"data\[0\]\" at pruebaI2C.vhd(84)" {  } { { "pruebaI2C.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/pruebaI2C/pruebaI2C.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542191717175 "|pruebaI2C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] pruebaI2C.vhd(84) " "Inferred latch for \"data\[1\]\" at pruebaI2C.vhd(84)" {  } { { "pruebaI2C.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/pruebaI2C/pruebaI2C.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542191717175 "|pruebaI2C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] pruebaI2C.vhd(84) " "Inferred latch for \"data\[2\]\" at pruebaI2C.vhd(84)" {  } { { "pruebaI2C.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/pruebaI2C/pruebaI2C.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542191717175 "|pruebaI2C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] pruebaI2C.vhd(84) " "Inferred latch for \"data\[3\]\" at pruebaI2C.vhd(84)" {  } { { "pruebaI2C.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/pruebaI2C/pruebaI2C.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542191717175 "|pruebaI2C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] pruebaI2C.vhd(84) " "Inferred latch for \"data\[4\]\" at pruebaI2C.vhd(84)" {  } { { "pruebaI2C.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/pruebaI2C/pruebaI2C.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542191717175 "|pruebaI2C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] pruebaI2C.vhd(84) " "Inferred latch for \"data\[5\]\" at pruebaI2C.vhd(84)" {  } { { "pruebaI2C.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/pruebaI2C/pruebaI2C.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542191717175 "|pruebaI2C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] pruebaI2C.vhd(84) " "Inferred latch for \"data\[6\]\" at pruebaI2C.vhd(84)" {  } { { "pruebaI2C.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/pruebaI2C/pruebaI2C.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542191717175 "|pruebaI2C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] pruebaI2C.vhd(84) " "Inferred latch for \"data\[7\]\" at pruebaI2C.vhd(84)" {  } { { "pruebaI2C.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/pruebaI2C/pruebaI2C.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542191717175 "|pruebaI2C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "command\[0\] pruebaI2C.vhd(83) " "Inferred latch for \"command\[0\]\" at pruebaI2C.vhd(83)" {  } { { "pruebaI2C.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/pruebaI2C/pruebaI2C.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542191717175 "|pruebaI2C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "command\[1\] pruebaI2C.vhd(83) " "Inferred latch for \"command\[1\]\" at pruebaI2C.vhd(83)" {  } { { "pruebaI2C.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/pruebaI2C/pruebaI2C.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542191717175 "|pruebaI2C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "command\[2\] pruebaI2C.vhd(83) " "Inferred latch for \"command\[2\]\" at pruebaI2C.vhd(83)" {  } { { "pruebaI2C.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/pruebaI2C/pruebaI2C.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542191717175 "|pruebaI2C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "command\[3\] pruebaI2C.vhd(83) " "Inferred latch for \"command\[3\]\" at pruebaI2C.vhd(83)" {  } { { "pruebaI2C.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/pruebaI2C/pruebaI2C.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542191717175 "|pruebaI2C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "command\[4\] pruebaI2C.vhd(83) " "Inferred latch for \"command\[4\]\" at pruebaI2C.vhd(83)" {  } { { "pruebaI2C.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/pruebaI2C/pruebaI2C.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542191717175 "|pruebaI2C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "command\[5\] pruebaI2C.vhd(83) " "Inferred latch for \"command\[5\]\" at pruebaI2C.vhd(83)" {  } { { "pruebaI2C.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/pruebaI2C/pruebaI2C.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542191717175 "|pruebaI2C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "command\[6\] pruebaI2C.vhd(83) " "Inferred latch for \"command\[6\]\" at pruebaI2C.vhd(83)" {  } { { "pruebaI2C.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/pruebaI2C/pruebaI2C.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542191717175 "|pruebaI2C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "command\[7\] pruebaI2C.vhd(83) " "Inferred latch for \"command\[7\]\" at pruebaI2C.vhd(83)" {  } { { "pruebaI2C.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/pruebaI2C/pruebaI2C.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542191717175 "|pruebaI2C"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "masterI2C masterI2C:inst1 " "Elaborating entity \"masterI2C\" for hierarchy \"masterI2C:inst1\"" {  } { { "pruebaI2C.vhd" "inst1" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/pruebaI2C/pruebaI2C.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542191717190 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ack masterI2C.vhd(34) " "VHDL Signal Declaration warning at masterI2C.vhd(34): used explicit default value for signal \"ack\" because signal was never assigned a value" {  } { { "masterI2C.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/pruebaI2C/masterI2C.vhd" 34 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1542191717191 "|pruebaI2C|masterI2C:inst1"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1542191717890 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1542191718424 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542191718424 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "pruebaI2C.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/pruebaI2C/pruebaI2C.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1542191718980 "|pruebaI2C|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1542191718980 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "88 " "Implemented 88 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1542191718980 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1542191718980 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1542191718980 ""} { "Info" "ICUT_CUT_TM_LCELLS" "83 " "Implemented 83 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1542191718980 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1542191718980 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "748 " "Peak virtual memory: 748 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542191719015 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 14 11:35:19 2018 " "Processing ended: Wed Nov 14 11:35:19 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542191719015 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542191719015 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542191719015 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542191719015 ""}
