// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_0 (
        ap_clk,
        ap_rst,
        data_0_V_read,
        data_1_V_read,
        data_2_V_read,
        data_3_V_read,
        data_4_V_read,
        data_5_V_read,
        data_6_V_read,
        data_7_V_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [15:0] data_0_V_read;
input  [15:0] data_1_V_read;
input  [15:0] data_2_V_read;
input  [15:0] data_3_V_read;
input  [15:0] data_4_V_read;
input  [15:0] data_5_V_read;
input  [15:0] data_6_V_read;
input  [15:0] data_7_V_read;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;
input   ap_ce;

reg[15:0] ap_return_0;
reg[15:0] ap_return_1;
reg[15:0] ap_return_2;
reg[15:0] ap_return_3;

reg  signed [15:0] data_3_V_read_4_reg_3953;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_11001;
reg  signed [15:0] data_2_V_read_4_reg_3958;
reg  signed [15:0] data_1_V_read_4_reg_3967;
reg  signed [15:0] data_0_V_read_4_reg_3974;
reg   [15:0] tmp_17_4_reg_3981;
reg   [15:0] tmp_17_4_1_reg_3986;
reg   [15:0] tmp_17_4_2_reg_3991;
reg   [12:0] tmp_12_reg_3996;
reg   [15:0] tmp_17_5_reg_4001;
reg   [15:0] tmp_17_5_1_reg_4006;
reg   [15:0] tmp_17_5_2_reg_4011;
reg   [14:0] tmp_14_reg_4016;
reg   [12:0] tmp_16_reg_4021;
reg   [15:0] tmp_17_6_1_reg_4026;
reg   [9:0] tmp_18_reg_4031;
reg   [15:0] tmp_17_6_3_reg_4036;
reg   [15:0] tmp_17_7_reg_4041;
reg   [15:0] tmp_17_7_1_reg_4046;
reg   [12:0] tmp_26_reg_4051;
reg   [15:0] tmp_17_7_3_reg_4056;
wire   [11:0] tmp17_fu_3478_p2;
reg   [11:0] tmp17_reg_4061;
reg   [15:0] tmp_1_reg_4066;
reg   [13:0] tmp_24_reg_4071;
reg   [15:0] tmp_17_0_2_reg_4076;
reg   [14:0] tmp_3_reg_4081;
reg   [15:0] tmp_17_1_reg_4086;
reg   [13:0] tmp_25_reg_4091;
reg   [14:0] tmp_7_reg_4096;
reg   [13:0] tmp_9_reg_4101;
reg   [15:0] tmp_17_2_reg_4106;
reg   [15:0] tmp_17_2_1_reg_4111;
reg   [12:0] tmp_6_reg_4116;
reg   [15:0] tmp_17_3_reg_4121;
reg   [15:0] tmp_17_3_1_reg_4126;
reg   [15:0] tmp_17_3_3_reg_4131;
wire   [15:0] tmp7_fu_3759_p2;
reg   [15:0] tmp7_reg_4136;
wire   [15:0] tmp12_fu_3773_p2;
reg   [15:0] tmp12_reg_4141;
wire   [15:0] tmp14_fu_3779_p2;
reg   [15:0] tmp14_reg_4146;
wire   [15:0] tmp19_fu_3802_p2;
reg   [15:0] tmp19_reg_4151;
wire   [15:0] tmp26_fu_3824_p2;
reg   [15:0] tmp26_reg_4156;
wire  signed [15:0] r_V_8_7_fu_196_p0;
wire  signed [25:0] r_V_7_cast_fu_3431_p1;
wire    ap_block_pp0_stage0;
wire  signed [15:0] r_V_8_2_fu_197_p0;
wire  signed [25:0] r_V_2_cast1_fu_3590_p1;
wire  signed [15:0] r_V_8_1_2_fu_198_p0;
wire  signed [15:0] r_V_8_0_3_fu_199_p0;
wire  signed [15:0] r_V_8_0_1_fu_200_p0;
wire  signed [15:0] r_V_8_4_2_fu_201_p0;
wire  signed [25:0] r_V_4_cast_fu_3248_p1;
wire  signed [15:0] r_V_8_7_3_fu_202_p0;
wire  signed [15:0] r_V_8_2_1_fu_204_p0;
wire  signed [15:0] r_V_8_7_1_fu_206_p0;
wire  signed [15:0] r_V_8_5_fu_207_p0;
wire  signed [25:0] r_V_5_cast_fu_3300_p1;
wire  signed [15:0] r_V_8_6_fu_208_p0;
wire  signed [15:0] r_V_8_3_fu_209_p0;
wire  signed [25:0] r_V_3_cast_fu_3693_p1;
wire  signed [15:0] r_V_8_1_1_fu_210_p0;
wire  signed [23:0] r_V_1_cast2_fu_3541_p1;
wire  signed [15:0] r_V_8_0_2_fu_211_p0;
wire  signed [25:0] r_V_cast_fu_3492_p1;
wire  signed [15:0] r_V_8_1_fu_212_p0;
wire  signed [15:0] r_V_8_5_1_fu_214_p0;
wire  signed [15:0] r_V_8_1_3_fu_215_p0;
wire  signed [15:0] r_V_8_6_1_fu_216_p0;
wire  signed [25:0] r_V_6_cast_fu_3347_p1;
wire  signed [15:0] r_V_8_5_3_fu_217_p0;
wire  signed [15:0] r_V_8_7_2_fu_218_p0;
wire  signed [15:0] r_V_8_4_1_fu_219_p0;
wire  signed [15:0] r_V_8_fu_220_p0;
wire  signed [15:0] r_V_8_6_3_fu_221_p0;
wire  signed [15:0] r_V_8_3_1_fu_222_p0;
wire  signed [15:0] r_V_8_5_2_fu_223_p0;
wire  signed [15:0] r_V_8_4_fu_225_p0;
wire  signed [15:0] r_V_8_3_3_fu_226_p0;
wire  signed [15:0] r_V_8_4_3_fu_227_p0;
wire  signed [15:0] tmp_11_fu_3229_p1;
wire   [10:0] tmp_11_fu_3229_p4;
wire  signed [15:0] r_V_4_cast1_fu_3243_p0;
wire  signed [15:0] r_V_4_cast_fu_3248_p0;
wire   [25:0] r_V_8_4_fu_225_p2;
wire   [25:0] r_V_8_4_1_fu_219_p2;
wire   [25:0] r_V_8_4_2_fu_201_p2;
wire   [22:0] r_V_8_4_3_fu_227_p2;
wire  signed [15:0] r_V_5_cast1_fu_3295_p0;
wire  signed [15:0] r_V_5_cast_fu_3300_p0;
wire   [25:0] r_V_8_5_fu_207_p2;
wire   [25:0] r_V_8_5_1_fu_214_p2;
wire   [25:0] r_V_8_5_2_fu_223_p2;
wire   [24:0] r_V_8_5_3_fu_217_p2;
wire  signed [15:0] r_V_6_cast_fu_3347_p0;
wire  signed [15:0] r_V_6_cast1_fu_3353_p0;
wire  signed [15:0] r_V_6_cast2_fu_3358_p0;
wire   [22:0] r_V_8_6_fu_208_p2;
wire   [25:0] r_V_8_6_1_fu_216_p2;
wire  signed [15:0] p_shl_fu_3382_p1;
wire   [18:0] p_shl_fu_3382_p3;
wire  signed [19:0] p_shl_cast_fu_3390_p1;
wire   [19:0] p_neg_fu_3394_p2;
wire  signed [19:0] r_V_6_cast2_fu_3358_p1;
wire   [19:0] r_V_8_6_2_fu_3400_p2;
wire   [25:0] r_V_8_6_3_fu_221_p2;
wire  signed [15:0] r_V_7_cast1_fu_3426_p0;
wire  signed [15:0] r_V_7_cast_fu_3431_p0;
wire   [25:0] r_V_8_7_fu_196_p2;
wire   [25:0] r_V_8_7_1_fu_206_p2;
wire   [22:0] r_V_8_7_2_fu_218_p2;
wire   [25:0] r_V_8_7_3_fu_202_p2;
wire  signed [11:0] tmp_17_3_2_cast_fu_3239_p1;
wire   [25:0] r_V_8_fu_220_p2;
wire   [23:0] r_V_8_0_1_fu_200_p2;
wire   [25:0] r_V_8_0_2_fu_211_p2;
wire   [24:0] r_V_8_0_3_fu_199_p2;
wire   [25:0] r_V_8_1_fu_212_p2;
wire   [23:0] r_V_8_1_1_fu_210_p2;
wire   [24:0] r_V_8_1_2_fu_198_p2;
wire   [23:0] r_V_8_1_3_fu_215_p2;
wire   [25:0] r_V_8_2_fu_197_p2;
wire   [25:0] r_V_8_2_1_fu_204_p2;
wire   [20:0] p_shl3_fu_3618_p3;
wire  signed [21:0] p_shl3_cast_fu_3625_p1;
wire   [21:0] p_neg4_fu_3629_p2;
wire  signed [21:0] r_V_2_cast_fu_3595_p1;
wire   [21:0] r_V_8_2_2_fu_3635_p2;
wire   [11:0] tmp_2_fu_3641_p4;
wire   [21:0] p_shl1_fu_3655_p3;
wire   [17:0] p_shl2_fu_3666_p3;
wire  signed [22:0] p_shl1_cast_fu_3662_p1;
wire  signed [22:0] p_shl2_cast_fu_3673_p1;
wire   [22:0] r_V_8_2_3_fu_3677_p2;
wire   [25:0] r_V_8_3_fu_209_p2;
wire   [25:0] r_V_8_3_1_fu_222_p2;
wire   [25:0] r_V_8_3_3_fu_226_p2;
wire   [15:0] tmp1_fu_3748_p2;
wire  signed [15:0] tmp_17_fu_3735_p1;
wire   [15:0] tmp9_fu_3753_p2;
wire   [15:0] tmp8_fu_3744_p2;
wire   [15:0] tmp11_fu_3769_p2;
wire   [15:0] tmp10_fu_3765_p2;
wire  signed [15:0] tmp_5_fu_3651_p1;
wire  signed [15:0] tmp_19_fu_3738_p1;
wire  signed [13:0] tmp23_cast_cast_fu_3789_p1;
wire  signed [13:0] tmp_25_cast_fu_3741_p1;
wire   [13:0] tmp18_fu_3792_p2;
wire  signed [15:0] tmp18_cast_fu_3798_p1;
wire   [15:0] tmp16_fu_3784_p2;
wire  signed [15:0] tmp_13_fu_3729_p1;
wire  signed [15:0] tmp_15_fu_3732_p1;
wire   [15:0] tmp24_fu_3814_p2;
wire   [15:0] tmp25_fu_3819_p2;
wire   [15:0] tmp23_fu_3808_p2;
wire   [15:0] tmp6_fu_3852_p2;
wire   [15:0] tmp5_fu_3848_p2;
wire   [15:0] tmp_fu_3856_p2;
wire  signed [14:0] tmp_6_cast_fu_3836_p1;
wire  signed [14:0] tmp_2_cast_fu_3830_p1;
wire   [14:0] tmp2_fu_3867_p2;
wire   [15:0] tmp3_fu_3877_p2;
wire  signed [15:0] tmp2_cast_fu_3873_p1;
wire   [15:0] tmp4_fu_3881_p2;
wire  signed [15:0] tmp_8_fu_3839_p1;
wire   [15:0] tmp13_fu_3892_p2;
wire   [15:0] tmp15_fu_3897_p2;
wire  signed [15:0] tmp_4_fu_3833_p1;
wire  signed [15:0] tmp_s_fu_3842_p1;
wire  signed [15:0] tmp_10_fu_3845_p1;
wire   [15:0] tmp21_fu_3913_p2;
wire   [15:0] tmp20_fu_3907_p2;
wire   [15:0] tmp22_fu_3918_p2;
wire   [15:0] res_0_V_write_assign_fu_3862_p2;
wire   [15:0] acc_1_V_fu_3887_p2;
wire   [15:0] acc_2_V_fu_3902_p2;
wire   [15:0] acc_3_V_fu_3924_p2;
reg    ap_ce_reg;
reg   [15:0] data_0_V_read_int_reg;
reg   [15:0] data_1_V_read_int_reg;
reg   [15:0] data_2_V_read_int_reg;
reg   [15:0] data_3_V_read_int_reg;
reg   [15:0] data_4_V_read_int_reg;
reg   [15:0] data_5_V_read_int_reg;
reg   [15:0] data_6_V_read_int_reg;
reg   [15:0] data_7_V_read_int_reg;
reg   [15:0] ap_return_0_int_reg;
reg   [15:0] ap_return_1_int_reg;
reg   [15:0] ap_return_2_int_reg;
reg   [15:0] ap_return_3_int_reg;

always @ (posedge ap_clk) begin
    ap_ce_reg <= ap_ce;
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce_reg)) begin
        ap_return_0_int_reg <= res_0_V_write_assign_fu_3862_p2;
        ap_return_1_int_reg <= acc_1_V_fu_3887_p2;
        ap_return_2_int_reg <= acc_2_V_fu_3902_p2;
        ap_return_3_int_reg <= acc_3_V_fu_3924_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        data_0_V_read_4_reg_3974 <= data_0_V_read_int_reg;
        data_1_V_read_4_reg_3967 <= data_1_V_read_int_reg;
        data_2_V_read_4_reg_3958 <= data_2_V_read_int_reg;
        data_3_V_read_4_reg_3953 <= data_3_V_read_int_reg;
        tmp12_reg_4141 <= tmp12_fu_3773_p2;
        tmp14_reg_4146 <= tmp14_fu_3779_p2;
        tmp17_reg_4061 <= tmp17_fu_3478_p2;
        tmp19_reg_4151 <= tmp19_fu_3802_p2;
        tmp26_reg_4156 <= tmp26_fu_3824_p2;
        tmp7_reg_4136 <= tmp7_fu_3759_p2;
        tmp_12_reg_3996 <= {{r_V_8_4_3_fu_227_p2[22:10]}};
        tmp_14_reg_4016 <= {{r_V_8_5_3_fu_217_p2[24:10]}};
        tmp_16_reg_4021 <= {{r_V_8_6_fu_208_p2[22:10]}};
        tmp_17_0_2_reg_4076 <= {{r_V_8_0_2_fu_211_p2[25:10]}};
        tmp_17_1_reg_4086 <= {{r_V_8_1_fu_212_p2[25:10]}};
        tmp_17_2_1_reg_4111 <= {{r_V_8_2_1_fu_204_p2[25:10]}};
        tmp_17_2_reg_4106 <= {{r_V_8_2_fu_197_p2[25:10]}};
        tmp_17_3_1_reg_4126 <= {{r_V_8_3_1_fu_222_p2[25:10]}};
        tmp_17_3_3_reg_4131 <= {{r_V_8_3_3_fu_226_p2[25:10]}};
        tmp_17_3_reg_4121 <= {{r_V_8_3_fu_209_p2[25:10]}};
        tmp_17_4_1_reg_3986 <= {{r_V_8_4_1_fu_219_p2[25:10]}};
        tmp_17_4_2_reg_3991 <= {{r_V_8_4_2_fu_201_p2[25:10]}};
        tmp_17_4_reg_3981 <= {{r_V_8_4_fu_225_p2[25:10]}};
        tmp_17_5_1_reg_4006 <= {{r_V_8_5_1_fu_214_p2[25:10]}};
        tmp_17_5_2_reg_4011 <= {{r_V_8_5_2_fu_223_p2[25:10]}};
        tmp_17_5_reg_4001 <= {{r_V_8_5_fu_207_p2[25:10]}};
        tmp_17_6_1_reg_4026 <= {{r_V_8_6_1_fu_216_p2[25:10]}};
        tmp_17_6_3_reg_4036 <= {{r_V_8_6_3_fu_221_p2[25:10]}};
        tmp_17_7_1_reg_4046 <= {{r_V_8_7_1_fu_206_p2[25:10]}};
        tmp_17_7_3_reg_4056 <= {{r_V_8_7_3_fu_202_p2[25:10]}};
        tmp_17_7_reg_4041 <= {{r_V_8_7_fu_196_p2[25:10]}};
        tmp_18_reg_4031 <= {{r_V_8_6_2_fu_3400_p2[19:10]}};
        tmp_1_reg_4066 <= {{r_V_8_fu_220_p2[25:10]}};
        tmp_24_reg_4071 <= {{r_V_8_0_1_fu_200_p2[23:10]}};
        tmp_25_reg_4091 <= {{r_V_8_1_1_fu_210_p2[23:10]}};
        tmp_26_reg_4051 <= {{r_V_8_7_2_fu_218_p2[22:10]}};
        tmp_3_reg_4081 <= {{r_V_8_0_3_fu_199_p2[24:10]}};
        tmp_6_reg_4116 <= {{r_V_8_2_3_fu_3677_p2[22:10]}};
        tmp_7_reg_4096 <= {{r_V_8_1_2_fu_198_p2[24:10]}};
        tmp_9_reg_4101 <= {{r_V_8_1_3_fu_215_p2[23:10]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        data_0_V_read_int_reg <= data_0_V_read;
        data_1_V_read_int_reg <= data_1_V_read;
        data_2_V_read_int_reg <= data_2_V_read;
        data_3_V_read_int_reg <= data_3_V_read;
        data_4_V_read_int_reg <= data_4_V_read;
        data_5_V_read_int_reg <= data_5_V_read;
        data_6_V_read_int_reg <= data_6_V_read;
        data_7_V_read_int_reg <= data_7_V_read;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_0 = ap_return_0_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_0 = res_0_V_write_assign_fu_3862_p2;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_1 = ap_return_1_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_1 = acc_1_V_fu_3887_p2;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_2 = ap_return_2_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_2 = acc_2_V_fu_3902_p2;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_3 = ap_return_3_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_3 = acc_3_V_fu_3924_p2;
    end
end

assign acc_1_V_fu_3887_p2 = (tmp12_reg_4141 + tmp4_fu_3881_p2);

assign acc_2_V_fu_3902_p2 = (tmp19_reg_4151 + tmp15_fu_3897_p2);

assign acc_3_V_fu_3924_p2 = (tmp26_reg_4156 + tmp22_fu_3918_p2);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign p_neg4_fu_3629_p2 = ($signed(22'd0) - $signed(p_shl3_cast_fu_3625_p1));

assign p_neg_fu_3394_p2 = ($signed(20'd0) - $signed(p_shl_cast_fu_3390_p1));

assign p_shl1_cast_fu_3662_p1 = $signed(p_shl1_fu_3655_p3);

assign p_shl1_fu_3655_p3 = {{data_2_V_read_4_reg_3958}, {6'd0}};

assign p_shl2_cast_fu_3673_p1 = $signed(p_shl2_fu_3666_p3);

assign p_shl2_fu_3666_p3 = {{data_2_V_read_4_reg_3958}, {2'd0}};

assign p_shl3_cast_fu_3625_p1 = $signed(p_shl3_fu_3618_p3);

assign p_shl3_fu_3618_p3 = {{data_2_V_read_4_reg_3958}, {5'd0}};

assign p_shl_cast_fu_3390_p1 = $signed(p_shl_fu_3382_p3);

assign p_shl_fu_3382_p1 = data_6_V_read_int_reg;

assign p_shl_fu_3382_p3 = {{p_shl_fu_3382_p1}, {3'd0}};

assign r_V_1_cast2_fu_3541_p1 = data_1_V_read_4_reg_3967;

assign r_V_2_cast1_fu_3590_p1 = data_2_V_read_4_reg_3958;

assign r_V_2_cast_fu_3595_p1 = data_2_V_read_4_reg_3958;

assign r_V_3_cast_fu_3693_p1 = data_3_V_read_4_reg_3953;

assign r_V_4_cast1_fu_3243_p0 = data_4_V_read_int_reg;

assign r_V_4_cast_fu_3248_p0 = data_4_V_read_int_reg;

assign r_V_4_cast_fu_3248_p1 = r_V_4_cast_fu_3248_p0;

assign r_V_5_cast1_fu_3295_p0 = data_5_V_read_int_reg;

assign r_V_5_cast_fu_3300_p0 = data_5_V_read_int_reg;

assign r_V_5_cast_fu_3300_p1 = r_V_5_cast_fu_3300_p0;

assign r_V_6_cast1_fu_3353_p0 = data_6_V_read_int_reg;

assign r_V_6_cast2_fu_3358_p0 = data_6_V_read_int_reg;

assign r_V_6_cast2_fu_3358_p1 = r_V_6_cast2_fu_3358_p0;

assign r_V_6_cast_fu_3347_p0 = data_6_V_read_int_reg;

assign r_V_6_cast_fu_3347_p1 = r_V_6_cast_fu_3347_p0;

assign r_V_7_cast1_fu_3426_p0 = data_7_V_read_int_reg;

assign r_V_7_cast_fu_3431_p0 = data_7_V_read_int_reg;

assign r_V_7_cast_fu_3431_p1 = r_V_7_cast_fu_3431_p0;

assign r_V_8_0_1_fu_200_p0 = data_0_V_read_4_reg_3974;

assign r_V_8_0_1_fu_200_p2 = ($signed(r_V_8_0_1_fu_200_p0) * $signed(-'h74));

assign r_V_8_0_2_fu_211_p0 = r_V_cast_fu_3492_p1;

assign r_V_8_0_2_fu_211_p2 = ($signed(r_V_8_0_2_fu_211_p0) * $signed(-'h20B));

assign r_V_8_0_3_fu_199_p0 = data_0_V_read_4_reg_3974;

assign r_V_8_0_3_fu_199_p2 = ($signed(r_V_8_0_3_fu_199_p0) * $signed(-'hD5));

assign r_V_8_1_1_fu_210_p0 = r_V_1_cast2_fu_3541_p1;

assign r_V_8_1_1_fu_210_p2 = ($signed(r_V_8_1_1_fu_210_p0) * $signed('h5A));

assign r_V_8_1_2_fu_198_p0 = data_1_V_read_4_reg_3967;

assign r_V_8_1_2_fu_198_p2 = ($signed(r_V_8_1_2_fu_198_p0) * $signed(-'hDA));

assign r_V_8_1_3_fu_215_p0 = r_V_1_cast2_fu_3541_p1;

assign r_V_8_1_3_fu_215_p2 = ($signed(r_V_8_1_3_fu_215_p0) * $signed('h66));

assign r_V_8_1_fu_212_p0 = data_1_V_read_4_reg_3967;

assign r_V_8_1_fu_212_p2 = ($signed(r_V_8_1_fu_212_p0) * $signed(-'h1BF));

assign r_V_8_2_1_fu_204_p0 = r_V_2_cast1_fu_3590_p1;

assign r_V_8_2_1_fu_204_p2 = ($signed(r_V_8_2_1_fu_204_p0) * $signed(-'h198));

assign r_V_8_2_2_fu_3635_p2 = ($signed(p_neg4_fu_3629_p2) - $signed(r_V_2_cast_fu_3595_p1));

assign r_V_8_2_3_fu_3677_p2 = ($signed(p_shl1_cast_fu_3662_p1) - $signed(p_shl2_cast_fu_3673_p1));

assign r_V_8_2_fu_197_p0 = r_V_2_cast1_fu_3590_p1;

assign r_V_8_2_fu_197_p2 = ($signed(r_V_8_2_fu_197_p0) * $signed('h390));

assign r_V_8_3_1_fu_222_p0 = r_V_3_cast_fu_3693_p1;

assign r_V_8_3_1_fu_222_p2 = ($signed(r_V_8_3_1_fu_222_p0) * $signed(-'h260));

assign r_V_8_3_3_fu_226_p0 = r_V_3_cast_fu_3693_p1;

assign r_V_8_3_3_fu_226_p2 = ($signed(r_V_8_3_3_fu_226_p0) * $signed('h20F));

assign r_V_8_3_fu_209_p0 = r_V_3_cast_fu_3693_p1;

assign r_V_8_3_fu_209_p2 = ($signed(r_V_8_3_fu_209_p0) * $signed('h186));

assign r_V_8_4_1_fu_219_p0 = r_V_4_cast_fu_3248_p1;

assign r_V_8_4_1_fu_219_p2 = ($signed(r_V_8_4_1_fu_219_p0) * $signed(-'h28C));

assign r_V_8_4_2_fu_201_p0 = r_V_4_cast_fu_3248_p1;

assign r_V_8_4_2_fu_201_p2 = ($signed(r_V_8_4_2_fu_201_p0) * $signed('h15A));

assign r_V_8_4_3_fu_227_p0 = r_V_4_cast1_fu_3243_p0;

assign r_V_8_4_3_fu_227_p2 = ($signed(r_V_8_4_3_fu_227_p0) * $signed(-'h27));

assign r_V_8_4_fu_225_p0 = r_V_4_cast_fu_3248_p1;

assign r_V_8_4_fu_225_p2 = ($signed(r_V_8_4_fu_225_p0) * $signed('h193));

assign r_V_8_5_1_fu_214_p0 = r_V_5_cast_fu_3300_p1;

assign r_V_8_5_1_fu_214_p2 = ($signed(r_V_8_5_1_fu_214_p0) * $signed(-'h259));

assign r_V_8_5_2_fu_223_p0 = r_V_5_cast_fu_3300_p1;

assign r_V_8_5_2_fu_223_p2 = ($signed(r_V_8_5_2_fu_223_p0) * $signed('h16C));

assign r_V_8_5_3_fu_217_p0 = r_V_5_cast1_fu_3295_p0;

assign r_V_8_5_3_fu_217_p2 = ($signed(r_V_8_5_3_fu_217_p0) * $signed('hA9));

assign r_V_8_5_fu_207_p0 = r_V_5_cast_fu_3300_p1;

assign r_V_8_5_fu_207_p2 = ($signed(r_V_8_5_fu_207_p0) * $signed(-'h272));

assign r_V_8_6_1_fu_216_p0 = r_V_6_cast_fu_3347_p1;

assign r_V_8_6_1_fu_216_p2 = ($signed(r_V_8_6_1_fu_216_p0) * $signed(-'h15F));

assign r_V_8_6_2_fu_3400_p2 = ($signed(p_neg_fu_3394_p2) - $signed(r_V_6_cast2_fu_3358_p1));

assign r_V_8_6_3_fu_221_p0 = r_V_6_cast_fu_3347_p1;

assign r_V_8_6_3_fu_221_p2 = ($signed(r_V_8_6_3_fu_221_p0) * $signed('h355));

assign r_V_8_6_fu_208_p0 = r_V_6_cast1_fu_3353_p0;

assign r_V_8_6_fu_208_p2 = ($signed(r_V_8_6_fu_208_p0) * $signed('h3A));

assign r_V_8_7_1_fu_206_p0 = r_V_7_cast_fu_3431_p1;

assign r_V_8_7_1_fu_206_p2 = ($signed(r_V_8_7_1_fu_206_p0) * $signed(-'h117));

assign r_V_8_7_2_fu_218_p0 = r_V_7_cast1_fu_3426_p0;

assign r_V_8_7_2_fu_218_p2 = ($signed(r_V_8_7_2_fu_218_p0) * $signed('h23));

assign r_V_8_7_3_fu_202_p0 = r_V_7_cast_fu_3431_p1;

assign r_V_8_7_3_fu_202_p2 = ($signed(r_V_8_7_3_fu_202_p0) * $signed('h10D));

assign r_V_8_7_fu_196_p0 = r_V_7_cast_fu_3431_p1;

assign r_V_8_7_fu_196_p2 = ($signed(r_V_8_7_fu_196_p0) * $signed('h352));

assign r_V_8_fu_220_p0 = r_V_cast_fu_3492_p1;

assign r_V_8_fu_220_p2 = ($signed(r_V_8_fu_220_p0) * $signed('h129));

assign r_V_cast_fu_3492_p1 = data_0_V_read_4_reg_3974;

assign res_0_V_write_assign_fu_3862_p2 = (tmp7_reg_4136 + tmp_fu_3856_p2);

assign tmp10_fu_3765_p2 = (tmp_17_4_1_reg_3986 + tmp_17_5_1_reg_4006);

assign tmp11_fu_3769_p2 = (tmp_17_6_1_reg_4026 + tmp_17_7_1_reg_4046);

assign tmp12_fu_3773_p2 = (tmp11_fu_3769_p2 + tmp10_fu_3765_p2);

assign tmp13_fu_3892_p2 = ($signed(tmp_17_0_2_reg_4076) + $signed(tmp_8_fu_3839_p1));

assign tmp14_fu_3779_p2 = ($signed(tmp_5_fu_3651_p1) + $signed(tmp_17_4_2_reg_3991));

assign tmp15_fu_3897_p2 = (tmp14_reg_4146 + tmp13_fu_3892_p2);

assign tmp16_fu_3784_p2 = ($signed(tmp_17_5_2_reg_4011) + $signed(tmp_19_fu_3738_p1));

assign tmp17_fu_3478_p2 = ($signed(tmp_17_3_2_cast_fu_3239_p1) + $signed(12'd3937));

assign tmp18_cast_fu_3798_p1 = $signed(tmp18_fu_3792_p2);

assign tmp18_fu_3792_p2 = ($signed(tmp23_cast_cast_fu_3789_p1) + $signed(tmp_25_cast_fu_3741_p1));

assign tmp19_fu_3802_p2 = ($signed(tmp18_cast_fu_3798_p1) + $signed(tmp16_fu_3784_p2));

assign tmp1_fu_3748_p2 = ($signed(tmp_17_7_reg_4041) + $signed(16'd65170));

assign tmp20_fu_3907_p2 = ($signed(tmp_4_fu_3833_p1) + $signed(tmp_s_fu_3842_p1));

assign tmp21_fu_3913_p2 = ($signed(tmp_10_fu_3845_p1) + $signed(tmp_17_3_3_reg_4131));

assign tmp22_fu_3918_p2 = (tmp21_fu_3913_p2 + tmp20_fu_3907_p2);

assign tmp23_cast_cast_fu_3789_p1 = $signed(tmp17_reg_4061);

assign tmp23_fu_3808_p2 = ($signed(tmp_13_fu_3729_p1) + $signed(tmp_15_fu_3732_p1));

assign tmp24_fu_3814_p2 = (tmp_17_7_3_reg_4056 + 16'd595);

assign tmp25_fu_3819_p2 = (tmp24_fu_3814_p2 + tmp_17_6_3_reg_4036);

assign tmp26_fu_3824_p2 = (tmp25_fu_3819_p2 + tmp23_fu_3808_p2);

assign tmp2_cast_fu_3873_p1 = $signed(tmp2_fu_3867_p2);

assign tmp2_fu_3867_p2 = ($signed(tmp_6_cast_fu_3836_p1) + $signed(tmp_2_cast_fu_3830_p1));

assign tmp3_fu_3877_p2 = (tmp_17_2_1_reg_4111 + tmp_17_3_1_reg_4126);

assign tmp4_fu_3881_p2 = ($signed(tmp3_fu_3877_p2) + $signed(tmp2_cast_fu_3873_p1));

assign tmp5_fu_3848_p2 = (tmp_1_reg_4066 + tmp_17_1_reg_4086);

assign tmp6_fu_3852_p2 = (tmp_17_2_reg_4106 + tmp_17_3_reg_4121);

assign tmp7_fu_3759_p2 = (tmp9_fu_3753_p2 + tmp8_fu_3744_p2);

assign tmp8_fu_3744_p2 = (tmp_17_4_reg_3981 + tmp_17_5_reg_4001);

assign tmp9_fu_3753_p2 = ($signed(tmp1_fu_3748_p2) + $signed(tmp_17_fu_3735_p1));

assign tmp_10_fu_3845_p1 = $signed(tmp_6_reg_4116);

assign tmp_11_fu_3229_p1 = data_3_V_read_int_reg;

assign tmp_11_fu_3229_p4 = {{tmp_11_fu_3229_p1[15:5]}};

assign tmp_13_fu_3729_p1 = $signed(tmp_12_reg_3996);

assign tmp_15_fu_3732_p1 = $signed(tmp_14_reg_4016);

assign tmp_17_3_2_cast_fu_3239_p1 = $signed(tmp_11_fu_3229_p4);

assign tmp_17_fu_3735_p1 = $signed(tmp_16_reg_4021);

assign tmp_19_fu_3738_p1 = $signed(tmp_18_reg_4031);

assign tmp_25_cast_fu_3741_p1 = $signed(tmp_26_reg_4051);

assign tmp_2_cast_fu_3830_p1 = $signed(tmp_24_reg_4071);

assign tmp_2_fu_3641_p4 = {{r_V_8_2_2_fu_3635_p2[21:10]}};

assign tmp_4_fu_3833_p1 = $signed(tmp_3_reg_4081);

assign tmp_5_fu_3651_p1 = $signed(tmp_2_fu_3641_p4);

assign tmp_6_cast_fu_3836_p1 = $signed(tmp_25_reg_4091);

assign tmp_8_fu_3839_p1 = $signed(tmp_7_reg_4096);

assign tmp_fu_3856_p2 = (tmp6_fu_3852_p2 + tmp5_fu_3848_p2);

assign tmp_s_fu_3842_p1 = $signed(tmp_9_reg_4101);

endmodule //dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_0
