// ----------------------------------------------------------------------
//  HLS HDL:        Verilog Netlister
//  HLS Version:    2011a.41 Production Release
//  HLS Date:       Thu Apr  7 20:28:55 PDT 2011
// 
//  Generated by:   TA@TA-PC
//  Generated date: Fri Mar 29 21:12:26 2024
// ----------------------------------------------------------------------

// 
// ------------------------------------------------------------------
//  Design Unit:    matrix_mult_core_fsm
//  FSM Module
// ------------------------------------------------------------------


module matrix_mult_core_fsm (
  clk, rst, fsm_output, st_loop3_tr0, st_loop2_1_tr0, st_loop1_tr0
);
  input clk;
  input rst;
  output [4:0] fsm_output;
  reg [4:0] fsm_output;
  input st_loop3_tr0;
  input st_loop2_1_tr0;
  input st_loop1_tr0;


  // FSM State Type Declaration for matrix_mult_core_fsm_1
  parameter
    st_main = 3'd0,
    st_loop3 = 3'd1,
    st_loop2 = 3'd2,
    st_loop2_1 = 3'd3,
    st_loop1 = 3'd4,
    state_x = 3'b000;

  reg [2:0] state_var;
  reg [2:0] state_var_NS;

  always @(st_loop3_tr0 or st_loop2_1_tr0 or st_loop1_tr0 or state_var)
  begin : matrix_mult_core_fsm_1
    case (state_var)
      st_main : begin
        fsm_output = 5'b1;
        state_var_NS = st_loop3;
      end
      st_loop3 : begin
        fsm_output = 5'b10;
        if ( st_loop3_tr0 ) begin
          state_var_NS = st_loop2;
        end
        else begin
          state_var_NS = st_loop3;
        end
      end
      st_loop2 : begin
        fsm_output = 5'b100;
        state_var_NS = st_loop2_1;
      end
      st_loop2_1 : begin
        fsm_output = 5'b1000;
        if ( st_loop2_1_tr0 ) begin
          state_var_NS = st_loop1;
        end
        else begin
          state_var_NS = st_loop3;
        end
      end
      st_loop1 : begin
        fsm_output = 5'b10000;
        if ( st_loop1_tr0 ) begin
          state_var_NS = st_main;
        end
        else begin
          state_var_NS = st_loop3;
        end
      end
      default : begin
        fsm_output = 5'b00000;
        state_var_NS = st_main;
      end
    endcase
  end

  always @(posedge clk) begin
    if ( rst ) begin
      state_var <= st_main;
    end
    else begin
      state_var <= state_var_NS;
    end
  end

endmodule

// ------------------------------------------------------------------
//  Design Unit:    matrix_mult_core
// ------------------------------------------------------------------


module matrix_mult_core (
  clk, rst, input_matrix1_rsc_REGISTER_FILE_addr_rd, input_matrix1_rsc_REGISTER_FILE_data_out,
      input_matrix2_rsc_REGISTER_FILE_addr_rd, input_matrix2_rsc_REGISTER_FILE_data_out,
      output_rsc_mgc_out_stdreg_d, addr_rsc_mgc_out_stdreg_d, input_matrix1_rsc_REGISTER_FILE_re_pff
);
  input clk;
  input rst;
  output [6:0] input_matrix1_rsc_REGISTER_FILE_addr_rd;
  input [15:0] input_matrix1_rsc_REGISTER_FILE_data_out;
  output [7:0] input_matrix2_rsc_REGISTER_FILE_addr_rd;
  input [15:0] input_matrix2_rsc_REGISTER_FILE_data_out;
  output [35:0] output_rsc_mgc_out_stdreg_d;
  reg [35:0] output_rsc_mgc_out_stdreg_d;
  output [7:0] addr_rsc_mgc_out_stdreg_d;
  reg [7:0] addr_rsc_mgc_out_stdreg_d;
  output input_matrix1_rsc_REGISTER_FILE_re_pff;


  // Interconnect Declarations
  wire [4:0] fsm_output;
  wire or_dcpl_19;
  wire and_dcpl_4;
  wire and_dcpl_6;
  reg [3:0] loop1_i_1_sva;
  reg [3:0] loop2_j_1_reg;
  reg [31:0] loop2_partial_out_reg;
  reg [3:0] loop3_k_1_sva;
  reg loop3_stage_0;
  reg [2:0] loop1_i_slc_loop1_i_1_itm;
  reg [1:0] loop3_k_slc_loop3_k_3_itm;
  reg [1:0] loop3_k_slc_loop3_k_1_itm;
  reg loop3_asn_9_itm_1;
  reg loop3_stage_0_2;
  reg loop2_slc_itm;
  wire or_20_cse;
  wire [3:0] z_out;
  wire [4:0] xz_out;
  wire [4:0] z_out_1;
  wire [5:0] xz_out_1;
  wire [3:0] z_out_2;
  wire [4:0] xz_out_2;
  wire [5:0] z_out_3;
  wire [6:0] xz_out_3;
  wire [31:0] loop2_partial_out_sva_1_mx0w0;
  wire [32:0] xloop2_partial_out_sva_1_mx0w0;
  wire [3:0] loop3_k_1_sva_mx1;

  wire[2:0] mux_15_nl;
  wire[3:0] mux_16_nl;
  wire[3:0] mux1h_18_nl;
  wire[3:0] mux_18_nl;
  wire[4:0] mux_19_nl;
  matrix_mult_core_fsm matrix_mult_core_fsm_inst (
      .clk(clk),
      .rst(rst),
      .fsm_output(fsm_output),
      .st_loop3_tr0((~ loop3_stage_0)),
      .st_loop2_1_tr0((~ loop2_slc_itm)),
      .st_loop1_tr0((~ (z_out[3])))
    );
  assign xloop2_partial_out_sva_1_mx0w0 = loop2_partial_out_reg + conv_s2s_64_32(conv_u2u_16_32(input_matrix1_rsc_REGISTER_FILE_data_out)
      * conv_u2u_16_32(input_matrix2_rsc_REGISTER_FILE_data_out));
  assign loop2_partial_out_sva_1_mx0w0 = xloop2_partial_out_sva_1_mx0w0[31:0];
  assign loop3_k_1_sva_mx1 = z_out_2 & (signext_4_1(fsm_output[1]));
  assign or_dcpl_19 = (fsm_output[4]) | (fsm_output[0]);
  assign or_20_cse = or_dcpl_19 | (fsm_output[3]);
  assign and_dcpl_4 = ~((fsm_output[4]) | (fsm_output[0]));
  assign and_dcpl_6 = (fsm_output[1]) & loop3_stage_0;
  assign input_matrix1_rsc_REGISTER_FILE_addr_rd = ({((({loop1_i_slc_loop1_i_1_itm
      , 2'b1}) + conv_u2u_2_5(loop3_k_slc_loop3_k_3_itm)) + ({1'b1 , (~ loop1_i_1_sva)}))
      , loop3_k_slc_loop3_k_1_itm}) & ({{6{and_dcpl_6}}, and_dcpl_6});
  assign input_matrix1_rsc_REGISTER_FILE_re_pff = ~ and_dcpl_6;
  assign input_matrix2_rsc_REGISTER_FILE_addr_rd = ({z_out_3 , (z_out_1[1:0])}) &
      ({{7{and_dcpl_6}}, and_dcpl_6});
  always @(posedge clk) begin
    if ( rst ) begin
      loop3_asn_9_itm_1 <= 1'b0;
      loop2_partial_out_reg <= 32'b0;
      loop1_i_1_sva <= 4'b0;
      loop2_j_1_reg <= 4'b0;
      addr_rsc_mgc_out_stdreg_d <= 8'b0;
      loop3_stage_0 <= 1'b0;
      loop3_k_1_sva <= 4'b0;
      loop3_stage_0_2 <= 1'b0;
      output_rsc_mgc_out_stdreg_d <= 36'b0;
      loop3_k_slc_loop3_k_1_itm <= 2'b0;
      loop3_k_slc_loop3_k_3_itm <= 2'b0;
      loop1_i_slc_loop1_i_1_itm <= 3'b0;
      loop2_slc_itm <= 1'b0;
    end
    else begin
      loop3_asn_9_itm_1 <= ~ (z_out[2]);
      loop2_partial_out_reg <= (MUX_v_32_2_2({loop2_partial_out_sva_1_mx0w0 , loop2_partial_out_reg},
          ~((~((~ loop3_stage_0_2) | loop3_asn_9_itm_1)) | or_20_cse))) & (signext_32_1(~
          or_20_cse));
      loop1_i_1_sva <= (MUX_v_4_2_2({z_out_2 , loop1_i_1_sva}, and_dcpl_4)) & (signext_4_1(~
          (fsm_output[0])));
      loop2_j_1_reg <= (MUX_v_4_2_2({z_out_2 , loop2_j_1_reg}, (fsm_output[1]) |
          (fsm_output[3]))) & (signext_4_1(~ or_dcpl_19));
      addr_rsc_mgc_out_stdreg_d <= MUX_v_8_2_2({addr_rsc_mgc_out_stdreg_d , ({z_out_3
          , (z_out_1[1:0])})}, fsm_output[2]);
      loop3_stage_0 <= (loop3_stage_0 & (z_out[2])) | or_20_cse;
      loop3_k_1_sva <= z_out_2 & (signext_4_1(~ or_20_cse));
      loop3_stage_0_2 <= loop3_stage_0 & (~ or_20_cse);
      output_rsc_mgc_out_stdreg_d <= MUX_v_36_2_2({(signext_36_32(MUX_v_32_2_2({loop2_partial_out_reg
          , loop2_partial_out_sva_1_mx0w0}, loop3_stage_0_2))) , output_rsc_mgc_out_stdreg_d},
          (~ (fsm_output[1])) | loop3_stage_0);
      loop3_k_slc_loop3_k_1_itm <= loop3_k_1_sva_mx1[1:0];
      loop3_k_slc_loop3_k_3_itm <= loop3_k_1_sva_mx1[3:2];
      loop1_i_slc_loop1_i_1_itm <= (MUX_v_3_2_2({(z_out_2[2:0]) , (loop1_i_1_sva[2:0])},
          and_dcpl_4)) & (signext_3_1(~ (fsm_output[0])));
      loop2_slc_itm <= readslicef_5_1_4((conv_u2s_4_5(z_out_2) + 5'b10011));
    end
  end
  assign mux_15_nl = MUX_v_3_2_2({3'b1 , (z_out_2[3:1])}, fsm_output[4]);
  assign xz_out = ({1'b1 , (~ (fsm_output[4])) , ((z_out_2[3:2]) | (signext_2_1(fsm_output[4])))})
      + conv_u2u_3_4(mux_15_nl);
  assign z_out = xz_out[3:0];
  assign mux_16_nl = MUX_v_4_2_2({loop3_k_1_sva , loop1_i_1_sva}, fsm_output[2]);
  assign xz_out_1 = conv_u2u_4_5(mux_16_nl) + conv_u2u_4_5(loop2_j_1_reg);
  assign z_out_1 = xz_out_1[4:0];
  assign mux1h_18_nl = MUX1HOT_v_4_3_2({loop2_j_1_reg , loop3_k_1_sva , loop1_i_1_sva},
      {(fsm_output[2]) , (fsm_output[1]) , (fsm_output[4])});
  assign xz_out_2 = (mux1h_18_nl) + 4'b1;
  assign z_out_2 = xz_out_2[3:0];
  assign mux_18_nl = MUX_v_4_2_2({loop1_i_1_sva , loop3_k_1_sva}, fsm_output[1]);
  assign mux_19_nl = MUX_v_5_2_2({(({2'b10 , (z_out_1[4:2])}) + conv_u2s_4_5(~ loop1_i_1_sva))
      , (({2'b10 , (z_out_1[4:2])}) + conv_u2s_4_5(~ loop3_k_1_sva))}, fsm_output[1]);
  assign xz_out_3 = ({(mux_18_nl) , 2'b1}) + conv_s2u_5_6(mux_19_nl);
  assign z_out_3 = xz_out_3[5:0];

  function [3:0] signext_4_1;
    input [0:0] vector;
  begin
    signext_4_1= {{3{vector[0]}}, vector};
  end
  endfunction


  function [31:0] MUX_v_32_2_2;
    input [63:0] inputs;
    input [0:0] sel;
    reg [31:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = inputs[63:32];
      end
      1'b1 : begin
        result = inputs[31:0];
      end
      default : begin
        result = inputs[63:32];
      end
    endcase
    MUX_v_32_2_2 = result;
  end
  endfunction


  function [31:0] signext_32_1;
    input [0:0] vector;
  begin
    signext_32_1= {{31{vector[0]}}, vector};
  end
  endfunction


  function [3:0] MUX_v_4_2_2;
    input [7:0] inputs;
    input [0:0] sel;
    reg [3:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = inputs[7:4];
      end
      1'b1 : begin
        result = inputs[3:0];
      end
      default : begin
        result = inputs[7:4];
      end
    endcase
    MUX_v_4_2_2 = result;
  end
  endfunction


  function [7:0] MUX_v_8_2_2;
    input [15:0] inputs;
    input [0:0] sel;
    reg [7:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = inputs[15:8];
      end
      1'b1 : begin
        result = inputs[7:0];
      end
      default : begin
        result = inputs[15:8];
      end
    endcase
    MUX_v_8_2_2 = result;
  end
  endfunction


  function [35:0] MUX_v_36_2_2;
    input [71:0] inputs;
    input [0:0] sel;
    reg [35:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = inputs[71:36];
      end
      1'b1 : begin
        result = inputs[35:0];
      end
      default : begin
        result = inputs[71:36];
      end
    endcase
    MUX_v_36_2_2 = result;
  end
  endfunction


  function [35:0] signext_36_32;
    input [31:0] vector;
  begin
    signext_36_32= {{4{vector[31]}}, vector};
  end
  endfunction


  function [2:0] MUX_v_3_2_2;
    input [5:0] inputs;
    input [0:0] sel;
    reg [2:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = inputs[5:3];
      end
      1'b1 : begin
        result = inputs[2:0];
      end
      default : begin
        result = inputs[5:3];
      end
    endcase
    MUX_v_3_2_2 = result;
  end
  endfunction


  function [2:0] signext_3_1;
    input [0:0] vector;
  begin
    signext_3_1= {{2{vector[0]}}, vector};
  end
  endfunction


  function [0:0] readslicef_5_1_4;
    input [4:0] vector;
    reg [4:0] tmp;
  begin
    tmp = vector >> 4;
    readslicef_5_1_4 = tmp[0:0];
  end
  endfunction


  function [1:0] signext_2_1;
    input [0:0] vector;
  begin
    signext_2_1= {{1{vector[0]}}, vector};
  end
  endfunction


  function [3:0] MUX1HOT_v_4_3_2;
    input [11:0] inputs;
    input [2:0] sel;
    reg [3:0] result;
    integer i;
  begin
    result = inputs[0+:4] & {4{sel[0]}};
    for( i = 1; i < 3; i = i + 1 )
      result = result | (inputs[i*4+:4] & {4{sel[i]}});
    MUX1HOT_v_4_3_2 = result;
  end
  endfunction


  function [4:0] MUX_v_5_2_2;
    input [9:0] inputs;
    input [0:0] sel;
    reg [4:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = inputs[9:5];
      end
      1'b1 : begin
        result = inputs[4:0];
      end
      default : begin
        result = inputs[9:5];
      end
    endcase
    MUX_v_5_2_2 = result;
  end
  endfunction


  function signed [31:0] conv_s2s_64_32 ;
    input signed [63:0]  vector ;
  begin
    conv_s2s_64_32 = vector[31:0];
  end
  endfunction


  function  [31:0] conv_u2u_16_32 ;
    input [15:0]  vector ;
  begin
    conv_u2u_16_32 = {{16{1'b0}}, vector};
  end
  endfunction


  function  [4:0] conv_u2u_2_5 ;
    input [1:0]  vector ;
  begin
    conv_u2u_2_5 = {{3{1'b0}}, vector};
  end
  endfunction


  function signed [4:0] conv_u2s_4_5 ;
    input [3:0]  vector ;
  begin
    conv_u2s_4_5 = {1'b0, vector};
  end
  endfunction


  function  [3:0] conv_u2u_3_4 ;
    input [2:0]  vector ;
  begin
    conv_u2u_3_4 = {1'b0, vector};
  end
  endfunction


  function  [4:0] conv_u2u_4_5 ;
    input [3:0]  vector ;
  begin
    conv_u2u_4_5 = {1'b0, vector};
  end
  endfunction


  function  [5:0] conv_s2u_5_6 ;
    input signed [4:0]  vector ;
  begin
    conv_s2u_5_6 = {vector[4], vector};
  end
  endfunction

endmodule

// ------------------------------------------------------------------
//  Design Unit:    matrix_mult
//  Generated from file(s):
//    2) $PROJECT_HOME/MATRIX_MULT.cpp
// ------------------------------------------------------------------


module matrix_mult (
  output_rsc_z, output_valid_rsc_z, addr_rsc_z, clk, rst, input_matrix1_rsc_REGISTER_FILE_data_in,
      input_matrix1_rsc_REGISTER_FILE_addr_rd, input_matrix1_rsc_REGISTER_FILE_addr_wr,
      input_matrix1_rsc_REGISTER_FILE_re, input_matrix1_rsc_REGISTER_FILE_we, input_matrix1_rsc_REGISTER_FILE_data_out,
      input_matrix2_rsc_REGISTER_FILE_data_in, input_matrix2_rsc_REGISTER_FILE_addr_rd,
      input_matrix2_rsc_REGISTER_FILE_addr_wr, input_matrix2_rsc_REGISTER_FILE_re,
      input_matrix2_rsc_REGISTER_FILE_we, input_matrix2_rsc_REGISTER_FILE_data_out
);
  output [35:0] output_rsc_z;
  output output_valid_rsc_z;
  output [7:0] addr_rsc_z;
  input clk;
  input rst;
  output [15:0] input_matrix1_rsc_REGISTER_FILE_data_in;
  output [6:0] input_matrix1_rsc_REGISTER_FILE_addr_rd;
  output [6:0] input_matrix1_rsc_REGISTER_FILE_addr_wr;
  output input_matrix1_rsc_REGISTER_FILE_re;
  output input_matrix1_rsc_REGISTER_FILE_we;
  input [15:0] input_matrix1_rsc_REGISTER_FILE_data_out;
  output [15:0] input_matrix2_rsc_REGISTER_FILE_data_in;
  output [7:0] input_matrix2_rsc_REGISTER_FILE_addr_rd;
  output [7:0] input_matrix2_rsc_REGISTER_FILE_addr_wr;
  output input_matrix2_rsc_REGISTER_FILE_re;
  output input_matrix2_rsc_REGISTER_FILE_we;
  input [15:0] input_matrix2_rsc_REGISTER_FILE_data_out;


  // Interconnect Declarations
  wire [35:0] output_rsc_mgc_out_stdreg_d;
  wire [7:0] addr_rsc_mgc_out_stdreg_d;
  wire [6:0] input_matrix1_rsc_REGISTER_FILE_addr_rd_reg;
  wire input_matrix1_rsc_REGISTER_FILE_re_iff;
  wire [7:0] input_matrix2_rsc_REGISTER_FILE_addr_rd_reg;

  mgc_out_stdreg #(.rscid(3),
  .width(36)) output_rsc_mgc_out_stdreg (
      .d(output_rsc_mgc_out_stdreg_d),
      .z(output_rsc_z)
    );
  mgc_out_stdreg #(.rscid(4),
  .width(1)) output_valid_rsc_mgc_out_stdreg (
      .d(1'b1),
      .z(output_valid_rsc_z)
    );
  mgc_out_stdreg #(.rscid(5),
  .width(8)) addr_rsc_mgc_out_stdreg (
      .d(addr_rsc_mgc_out_stdreg_d),
      .z(addr_rsc_z)
    );
  matrix_mult_core matrix_mult_core_inst (
      .clk(clk),
      .rst(rst),
      .input_matrix1_rsc_REGISTER_FILE_addr_rd(input_matrix1_rsc_REGISTER_FILE_addr_rd_reg),
      .input_matrix1_rsc_REGISTER_FILE_data_out(input_matrix1_rsc_REGISTER_FILE_data_out),
      .input_matrix2_rsc_REGISTER_FILE_addr_rd(input_matrix2_rsc_REGISTER_FILE_addr_rd_reg),
      .input_matrix2_rsc_REGISTER_FILE_data_out(input_matrix2_rsc_REGISTER_FILE_data_out),
      .output_rsc_mgc_out_stdreg_d(output_rsc_mgc_out_stdreg_d),
      .addr_rsc_mgc_out_stdreg_d(addr_rsc_mgc_out_stdreg_d),
      .input_matrix1_rsc_REGISTER_FILE_re_pff(input_matrix1_rsc_REGISTER_FILE_re_iff)
    );
  assign input_matrix1_rsc_REGISTER_FILE_data_in = 16'b0;
  assign input_matrix1_rsc_REGISTER_FILE_addr_rd = input_matrix1_rsc_REGISTER_FILE_addr_rd_reg;
  assign input_matrix1_rsc_REGISTER_FILE_addr_wr = 7'b0;
  assign input_matrix1_rsc_REGISTER_FILE_re = input_matrix1_rsc_REGISTER_FILE_re_iff;
  assign input_matrix1_rsc_REGISTER_FILE_we = 1'b1;
  assign input_matrix2_rsc_REGISTER_FILE_data_in = 16'b0;
  assign input_matrix2_rsc_REGISTER_FILE_addr_rd = input_matrix2_rsc_REGISTER_FILE_addr_rd_reg;
  assign input_matrix2_rsc_REGISTER_FILE_addr_wr = 8'b0;
  assign input_matrix2_rsc_REGISTER_FILE_re = input_matrix1_rsc_REGISTER_FILE_re_iff;
  assign input_matrix2_rsc_REGISTER_FILE_we = 1'b1;
endmodule



