
---------- Begin Simulation Statistics ----------
final_tick                               101781385483001                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 867341                       # Simulator instruction rate (inst/s)
host_mem_usage                                1287028                       # Number of bytes of host memory used
host_op_rate                                  1053235                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7667.40                       # Real time elapsed on the host
host_tick_rate                              149225681                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  6650247617                       # Number of instructions simulated
sim_ops                                    8075573002                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.144173                       # Number of seconds simulated
sim_ticks                                1144172968001                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numExitSignal                           0                       # exits due to signal delivery
system.cpu0.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu0.numHypercalls                           0                       # number of hypercalls
system.cpu0.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu0.numInterrupts                           0                       # number of interrupts delivered
system.cpu0.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu0.numVMExits                              0                       # total number of KVM exits
system.cpu0.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numExitSignal                           0                       # exits due to signal delivery
system.cpu1.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu1.numHypercalls                           0                       # number of hypercalls
system.cpu1.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu1.numInterrupts                           0                       # number of interrupts delivered
system.cpu1.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu1.numVMExits                              0                       # total number of KVM exits
system.cpu1.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numExitSignal                           0                       # exits due to signal delivery
system.cpu2.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu2.numHypercalls                           0                       # number of hypercalls
system.cpu2.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu2.numInterrupts                           0                       # number of interrupts delivered
system.cpu2.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu2.numVMExits                              0                       # total number of KVM exits
system.cpu2.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numExitSignal                           0                       # exits due to signal delivery
system.cpu3.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu3.numHypercalls                           0                       # number of hypercalls
system.cpu3.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu3.numInterrupts                           0                       # number of interrupts delivered
system.cpu3.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu3.numVMExits                              0                       # total number of KVM exits
system.cpu3.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.pc.south_bridge.ide.disks.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_bytes       131072                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_full_pages           32                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs           32                       # Number of DMA write transactions.
system.ruby.DMA_Controller.I.allocI_load |           4    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.allocI_load::total            4                      
system.ruby.DMA_Controller.I.allocI_store |        2048    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.allocI_store::total         2048                      
system.ruby.DMA_Controller.I.deallocfwdfrom_in |        1156    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.deallocfwdfrom_in::total         1156                      
system.ruby.DMA_Controller.M.allocTBE    |        1154    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M.allocTBE::total         1154                      
system.ruby.DMA_Controller.M.externalstoreMrespfrom_in |        2048    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M.externalstoreMrespfrom_in::total         2048                      
system.ruby.DMA_Controller.M_evict.Stallmandatory_in |       53521    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M_evict.Stallmandatory_in::total        53521                      
system.ruby.DMA_Controller.S.SloadSEvent |          28    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.SloadSEvent::total           28                      
system.ruby.DMA_Controller.S.allocTBE    |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.allocTBE::total            2                      
system.ruby.DMA_Controller.S.deallocTBE  |           6    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.deallocTBE::total            6                      
system.ruby.DMA_Controller.S.externalloadSrespfrom_in |           4    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.externalloadSrespfrom_in::total            4                      
system.ruby.DMA_Controller.S_evict.Stallmandatory_in |         140    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S_evict.Stallmandatory_in::total          140                      
system.ruby.DMA_Controller.SloadSEvent   |          28    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.SloadSEvent::total           28                      
system.ruby.DMA_Controller.Stallmandatory_in |       53661    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Stallmandatory_in::total        53661                      
system.ruby.DMA_Controller.allocI_load   |           4    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocI_load::total            4                      
system.ruby.DMA_Controller.allocI_store  |        2048    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocI_store::total         2048                      
system.ruby.DMA_Controller.allocTBE      |        1156    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocTBE::total         1156                      
system.ruby.DMA_Controller.deallocTBE    |           6    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.deallocTBE::total            6                      
system.ruby.DMA_Controller.deallocfwdfrom_in |        1156    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.deallocfwdfrom_in::total         1156                      
system.ruby.DMA_Controller.externalloadSrespfrom_in |           4    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalloadSrespfrom_in::total            4                      
system.ruby.DMA_Controller.externalstoreMrespfrom_in |        2048    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalstoreMrespfrom_in::total         2048                      
system.ruby.Directory_Controller.I.deallocTBE |     2035802     25.69%     25.69% |     1941664     24.50%     50.20% |     2022154     25.52%     75.72% |     1924324     24.28%    100.00%
system.ruby.Directory_Controller.I.deallocTBE::total      7923944                      
system.ruby.Directory_Controller.I_GetML1C1_0.Progress |     1410265     24.88%     24.88% |     1428815     25.21%     50.09% |     1447309     25.54%     75.63% |     1381235     24.37%    100.00%
system.ruby.Directory_Controller.I_GetML1C1_0.Progress::total      5667624                      
system.ruby.Directory_Controller.I_GetSL1C1_0.Progress |      626385     27.72%     27.72% |      513655     22.73%     50.45% |      575677     25.48%     75.93% |      543934     24.07%    100.00%
system.ruby.Directory_Controller.I_GetSL1C1_0.Progress::total      2259651                      
system.ruby.Directory_Controller.I_GetSL1C1_0.Stallreqto_in |     1131807     51.20%     51.20% |      578703     26.18%     77.37% |      212475      9.61%     86.98% |      287734     13.02%    100.00%
system.ruby.Directory_Controller.I_GetSL1C1_0.Stallreqto_in::total      2210719                      
system.ruby.Directory_Controller.M.allocTBE |        2902     40.03%     40.03% |        1480     20.41%     60.44% |        1418     19.56%     80.00% |        1450     20.00%    100.00%
system.ruby.Directory_Controller.M.allocTBE::total         7250                      
system.ruby.Directory_Controller.M.deallocTBE |     1547175     24.95%     24.95% |     1544264     24.91%     49.86% |     1598904     25.79%     75.65% |     1509909     24.35%    100.00%
system.ruby.Directory_Controller.M.deallocTBE::total      6200252                      
system.ruby.Directory_Controller.M_GetM.Progress |          73     32.59%     32.59% |          48     21.43%     54.02% |          37     16.52%     70.54% |          66     29.46%    100.00%
system.ruby.Directory_Controller.M_GetM.Progress::total          224                      
system.ruby.Directory_Controller.M_GetS.Progress |        2829     40.26%     40.26% |        1432     20.38%     60.65% |        1381     19.66%     80.30% |        1384     19.70%    100.00%
system.ruby.Directory_Controller.M_GetS.Progress::total         7026                      
system.ruby.Directory_Controller.M_GetS.Stallreqto_in |         448    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.M_GetS.Stallreqto_in::total          448                      
system.ruby.Directory_Controller.M_GetS_WBL1C1_0.Progress |        2829     40.26%     40.26% |        1432     20.38%     60.65% |        1381     19.66%     80.30% |        1384     19.70%    100.00%
system.ruby.Directory_Controller.M_GetS_WBL1C1_0.Progress::total         7026                      
system.ruby.Directory_Controller.M_GetS_WBL1C1_0.Stallreqto_in |        1983     54.85%     54.85% |           0      0.00%     54.85% |          64      1.77%     56.63% |        1568     43.37%    100.00%
system.ruby.Directory_Controller.M_GetS_WBL1C1_0.Stallreqto_in::total         3615                      
system.ruby.Directory_Controller.M_PutML1C1_0.Progress |     1543898     24.94%     24.94% |     1542410     24.91%     49.85% |     1597096     25.80%     75.64% |     1508073     24.36%    100.00%
system.ruby.Directory_Controller.M_PutML1C1_0.Progress::total      6191477                      
system.ruby.Directory_Controller.Progress |     4872180     25.43%     25.43% |     4650276     24.27%     49.70% |     4925816     25.71%     75.41% |     4712396     24.59%    100.00%
system.ruby.Directory_Controller.Progress::total     19160668                      
system.ruby.Directory_Controller.S.allocTBE |      136837     25.70%     25.70% |      115401     21.68%     47.38% |      151558     28.47%     75.84% |      128608     24.16%    100.00%
system.ruby.Directory_Controller.S.allocTBE::total       532404                      
system.ruby.Directory_Controller.S.deallocTBE |     2925707     25.99%     25.99% |     2609814     23.18%     49.17% |     2880248     25.59%     74.76% |     2841257     25.24%    100.00%
system.ruby.Directory_Controller.S.deallocTBE::total     11257026                      
system.ruby.Directory_Controller.S_GetM.Stallreqto_in |        4031     47.37%     47.37% |         352      4.14%     51.50% |           0      0.00%     51.50% |        4127     48.50%    100.00%
system.ruby.Directory_Controller.S_GetM.Stallreqto_in::total         8510                      
system.ruby.Directory_Controller.S_GetM.deallocTBE |        2426     55.94%     55.94% |         717     16.53%     72.47% |         468     10.79%     83.26% |         726     16.74%    100.00%
system.ruby.Directory_Controller.S_GetM.deallocTBE::total         4337                      
system.ruby.Directory_Controller.S_GetML1C1_0.Progress |        2076     65.28%     65.28% |         335     10.53%     75.82% |         447     14.06%     89.87% |         322     10.13%    100.00%
system.ruby.Directory_Controller.S_GetML1C1_0.Progress::total         3180                      
system.ruby.Directory_Controller.S_GetML1C1_0.Stallreqto_in |        1312     73.21%     73.21% |           0      0.00%     73.21% |           0      0.00%     73.21% |         480     26.79%    100.00%
system.ruby.Directory_Controller.S_GetML1C1_0.Stallreqto_in::total         1792                      
system.ruby.Directory_Controller.S_GetML1C1_1.Progress |         350     30.25%     30.25% |         382     33.02%     63.27% |          21      1.82%     65.08% |         404     34.92%    100.00%
system.ruby.Directory_Controller.S_GetML1C1_1.Progress::total         1157                      
system.ruby.Directory_Controller.S_GetML1C1_3.Progress |      134411     25.45%     25.45% |      114684     21.72%     47.17% |      151090     28.61%     75.78% |      127882     24.22%    100.00%
system.ruby.Directory_Controller.S_GetML1C1_3.Progress::total       528067                      
system.ruby.Directory_Controller.S_GetSL1C1_0.Progress |     1149064     25.56%     25.56% |     1047083     23.29%     48.85% |     1151377     25.61%     74.47% |     1147712     25.53%    100.00%
system.ruby.Directory_Controller.S_GetSL1C1_0.Progress::total      4495236                      
system.ruby.Directory_Controller.S_GetSL1C1_0.Stallreqto_in |     4176263     33.21%     33.21% |     3527623     28.05%     61.26% |     2299814     18.29%     79.55% |     2571678     20.45%    100.00%
system.ruby.Directory_Controller.S_GetSL1C1_0.Stallreqto_in::total     12575378                      
system.ruby.Directory_Controller.Stallreqto_in |     5315844     35.92%     35.92% |     4106678     27.75%     63.66% |     2512353     16.97%     80.64% |     2865587     19.36%    100.00%
system.ruby.Directory_Controller.Stallreqto_in::total     14800462                      
system.ruby.Directory_Controller.allocTBE |      139739     25.89%     25.89% |      116881     21.66%     47.55% |      152976     28.35%     75.90% |      130058     24.10%    100.00%
system.ruby.Directory_Controller.allocTBE::total       539654                      
system.ruby.Directory_Controller.deallocTBE |     6511110     25.65%     25.65% |     6096459     24.02%     49.66% |     6501774     25.61%     75.28% |     6276216     24.72%    100.00%
system.ruby.Directory_Controller.deallocTBE::total     25385559                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples   2559550222                      
system.ruby.IFETCH.hit_latency_hist_seqr |  2559550222    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total   2559550222                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples   2562306870                      
system.ruby.IFETCH.latency_hist_seqr     |  2562306870    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total   2562306870                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples      2756648                      
system.ruby.IFETCH.miss_latency_hist_seqr |     2756648    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total      2756648                      
system.ruby.L1Cache_Controller.I.allocI_load |     1643986     24.31%     24.31% |     1751694     25.91%     50.22% |     1538953     22.76%     72.98% |     1827276     27.02%    100.00%
system.ruby.L1Cache_Controller.I.allocI_load::total      6761909                      
system.ruby.L1Cache_Controller.I.allocI_store |      570940     10.07%     10.07% |     2676729     47.23%     57.31% |     1807892     31.90%     89.21% |      611393     10.79%    100.00%
system.ruby.L1Cache_Controller.I.allocI_store::total      5666954                      
system.ruby.L1Cache_Controller.I.deallocfwdfrom_in |     2213923     17.82%     17.82% |     4427407     35.63%     53.45% |     3345854     26.93%     80.38% |     2437659     19.62%    100.00%
system.ruby.L1Cache_Controller.I.deallocfwdfrom_in::total     12424843                      
system.ruby.L1Cache_Controller.I_store.Progress |        1342     91.42%     91.42% |          22      1.50%     92.92% |          54      3.68%     96.59% |          50      3.41%    100.00%
system.ruby.L1Cache_Controller.I_store.Progress::total         1468                      
system.ruby.L1Cache_Controller.I_store.Stallfwdfrom_in |           0      0.00%      0.00% |           4     12.50%     12.50% |           4     12.50%     25.00% |          24     75.00%    100.00%
system.ruby.L1Cache_Controller.I_store.Stallfwdfrom_in::total           32                      
system.ruby.L1Cache_Controller.M.MloadMEvent |    53533915     24.59%     24.59% |    54273213     24.93%     49.51% |    54991861     25.26%     74.77% |    54946306     25.23%    100.00%
system.ruby.L1Cache_Controller.M.MloadMEvent::total    217745295                      
system.ruby.L1Cache_Controller.M.MstoreMEvent |    39071540     25.61%     25.61% |    36919745     24.20%     49.81% |    37817906     24.79%     74.59% |    38767611     25.41%    100.00%
system.ruby.L1Cache_Controller.M.MstoreMEvent::total    152576802                      
system.ruby.L1Cache_Controller.M.allocTBE |      690147     11.15%     11.15% |     2818976     45.54%     56.69% |     1921638     31.04%     87.73% |      759562     12.27%    100.00%
system.ruby.L1Cache_Controller.M.allocTBE::total      6190323                      
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in |      696381     11.24%     11.24% |     2819564     45.49%     56.73% |     1922075     31.01%     87.74% |      760184     12.26%    100.00%
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in::total      6198204                      
system.ruby.L1Cache_Controller.M_evict.Progress |      690147     11.15%     11.15% |     2818976     45.54%     56.69% |     1921638     31.04%     87.73% |      759562     12.27%    100.00%
system.ruby.L1Cache_Controller.M_evict.Progress::total      6190323                      
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in |   111746873     11.14%     11.14% |   456912222     45.56%     56.70% |   310885459     31.00%     87.69% |   123414746     12.31%    100.00%
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in::total   1002959300                      
system.ruby.L1Cache_Controller.MloadMEvent |    53533915     24.59%     24.59% |    54273213     24.93%     49.51% |    54991861     25.26%     74.77% |    54946306     25.23%    100.00%
system.ruby.L1Cache_Controller.MloadMEvent::total    217745295                      
system.ruby.L1Cache_Controller.MstoreMEvent |    39071540     25.61%     25.61% |    36919745     24.20%     49.81% |    37817906     24.79%     74.59% |    38767611     25.41%    100.00%
system.ruby.L1Cache_Controller.MstoreMEvent::total    152576802                      
system.ruby.L1Cache_Controller.Progress  |     2344845     18.10%     18.10% |     4567401     35.25%     53.35% |     3459049     26.70%     80.05% |     2584580     19.95%    100.00%
system.ruby.L1Cache_Controller.Progress::total     12955875                      
system.ruby.L1Cache_Controller.S.SloadSEvent |   705686247     25.00%     25.00% |   707068639     25.05%     50.06% |   706663107     25.04%     75.10% |   702826258     24.90%    100.00%
system.ruby.L1Cache_Controller.S.SloadSEvent::total   2822244251                      
system.ruby.L1Cache_Controller.S.allocTBE |     1648884     24.40%     24.40% |     1748160     25.86%     50.26% |     1537109     22.74%     73.00% |     1824676     27.00%    100.00%
system.ruby.L1Cache_Controller.S.allocTBE::total      6758829                      
system.ruby.L1Cache_Controller.S.deallocTBE |        6065     86.40%     86.40% |         355      5.06%     91.45% |         232      3.30%     94.76% |         368      5.24%    100.00%
system.ruby.L1Cache_Controller.S.deallocTBE::total         7020                      
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in |     1643986     24.31%     24.31% |     1751693     25.91%     50.22% |     1538953     22.76%     72.98% |     1827276     27.02%    100.00%
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in::total      6761908                      
system.ruby.L1Cache_Controller.S_evict.Progress |     1523443     24.46%     24.46% |     1605325     25.78%     50.24% |     1422926     22.85%     73.09% |     1675885     26.91%    100.00%
system.ruby.L1Cache_Controller.S_evict.Progress::total      6227579                      
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in |   124822047     24.38%     24.38% |   132592598     25.90%     50.28% |   116428943     22.74%     73.03% |   138074733     26.97%    100.00%
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in::total    511918321                      
system.ruby.L1Cache_Controller.S_store.Progress |      129913     24.21%     24.21% |      143078     26.67%     50.88% |      114431     21.33%     72.21% |      149083     27.79%    100.00%
system.ruby.L1Cache_Controller.S_store.Progress::total       536505                      
system.ruby.L1Cache_Controller.SloadSEvent |   705686247     25.00%     25.00% |   707068639     25.05%     50.06% |   706663107     25.04%     75.10% |   702826258     24.90%    100.00%
system.ruby.L1Cache_Controller.SloadSEvent::total   2822244251                      
system.ruby.L1Cache_Controller.Stallfwdfrom_in |           0      0.00%      0.00% |           4     12.50%     12.50% |           4     12.50%     25.00% |          24     75.00%    100.00%
system.ruby.L1Cache_Controller.Stallfwdfrom_in::total           32                      
system.ruby.L1Cache_Controller.Stallmandatory_in |   236568920     15.62%     15.62% |   589504820     38.91%     54.53% |   427314402     28.21%     82.74% |   261489479     17.26%    100.00%
system.ruby.L1Cache_Controller.Stallmandatory_in::total   1514877621                      
system.ruby.L1Cache_Controller.allocI_load |     1643986     24.31%     24.31% |     1751694     25.91%     50.22% |     1538953     22.76%     72.98% |     1827276     27.02%    100.00%
system.ruby.L1Cache_Controller.allocI_load::total      6761909                      
system.ruby.L1Cache_Controller.allocI_store |      570940     10.07%     10.07% |     2676729     47.23%     57.31% |     1807892     31.90%     89.21% |      611393     10.79%    100.00%
system.ruby.L1Cache_Controller.allocI_store::total      5666954                      
system.ruby.L1Cache_Controller.allocTBE  |     2339031     18.06%     18.06% |     4567136     35.27%     53.33% |     3458747     26.71%     80.04% |     2584238     19.96%    100.00%
system.ruby.L1Cache_Controller.allocTBE::total     12949152                      
system.ruby.L1Cache_Controller.deallocTBE |        6065     86.40%     86.40% |         355      5.06%     91.45% |         232      3.30%     94.76% |         368      5.24%    100.00%
system.ruby.L1Cache_Controller.deallocTBE::total         7020                      
system.ruby.L1Cache_Controller.deallocfwdfrom_in |     2213923     17.82%     17.82% |     4427407     35.63%     53.45% |     3345854     26.93%     80.38% |     2437659     19.62%    100.00%
system.ruby.L1Cache_Controller.deallocfwdfrom_in::total     12424843                      
system.ruby.L1Cache_Controller.externalloadSrespfrom_in |     1643986     24.31%     24.31% |     1751693     25.91%     50.22% |     1538953     22.76%     72.98% |     1827276     27.02%    100.00%
system.ruby.L1Cache_Controller.externalloadSrespfrom_in::total      6761908                      
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in |      696381     11.24%     11.24% |     2819564     45.49%     56.73% |     1922075     31.01%     87.74% |      760184     12.26%    100.00%
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in::total      6198204                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples    480439324                      
system.ruby.LD.hit_latency_hist_seqr     |   480439324    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total    480439324                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples    484444584                      
system.ruby.LD.latency_hist_seqr         |   484444584    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total     484444584                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples      4005260                      
system.ruby.LD.miss_latency_hist_seqr    |     4005260    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total      4005260                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples       164713                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |      164713    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total       164713                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples       187505                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |      187505    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total       187505                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples        22792                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |       22792    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total        22792                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples       187505                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |      187505    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total       187505                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples       187505                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |      187505    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total       187505                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples      7239306                      
system.ruby.RMW_Read.hit_latency_hist_seqr |     7239306    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total      7239306                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples      7288985                      
system.ruby.RMW_Read.latency_hist_seqr   |     7288985    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total      7288985                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples        49679                      
system.ruby.RMW_Read.miss_latency_hist_seqr |       49679    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total        49679                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples    144985278                      
system.ruby.ST.hit_latency_hist_seqr     |   144985278    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total    144985278                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples    151111011                      
system.ruby.ST.latency_hist_seqr         |   151111011    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total     151111011                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples      6125733                      
system.ruby.ST.miss_latency_hist_seqr    |     6125733    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total      6125733                      
system.ruby.dir_cntrl0.fully_busy_cycles       166126                       # cycles for which number of transistions == max transitions
system.ruby.dir_cntrl0.fwdFrom.avg_buf_msgs     0.008360                       # Average number of messages in buffer
system.ruby.dir_cntrl0.fwdFrom.avg_stall_time  2999.979955                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.reqTo.avg_buf_msgs     0.002922                       # Average number of messages in buffer
system.ruby.dir_cntrl0.reqTo.avg_stall_time  5936.424310                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToMemory.avg_buf_msgs     0.002128                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToMemory.avg_stall_time   500.004429                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.respFrom.avg_buf_msgs     0.008714                       # Average number of messages in buffer
system.ruby.dir_cntrl0.respFrom.avg_stall_time  3000.169958                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.respTo.avg_buf_msgs     0.000002                       # Average number of messages in buffer
system.ruby.dir_cntrl0.respTo.avg_stall_time 12904.639731                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.003836                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.999971                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.fully_busy_cycles       128337                       # cycles for which number of transistions == max transitions
system.ruby.dir_cntrl1.fwdFrom.avg_buf_msgs     0.007844                       # Average number of messages in buffer
system.ruby.dir_cntrl1.fwdFrom.avg_stall_time  2999.962256                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.reqTo.avg_buf_msgs     0.002724                       # Average number of messages in buffer
system.ruby.dir_cntrl1.reqTo.avg_stall_time  5834.260039                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.requestToMemory.avg_buf_msgs     0.002032                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToMemory.avg_stall_time   500.005135                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.respFrom.avg_buf_msgs     0.008144                       # Average number of messages in buffer
system.ruby.dir_cntrl1.respFrom.avg_stall_time  3000.303464                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.respTo.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.dir_cntrl1.respTo.avg_stall_time 14028.940531                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.003694                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time   499.999971                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.fully_busy_cycles        78514                       # cycles for which number of transistions == max transitions
system.ruby.dir_cntrl2.fwdFrom.avg_buf_msgs     0.008327                       # Average number of messages in buffer
system.ruby.dir_cntrl2.fwdFrom.avg_stall_time  2999.948765                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.reqTo.avg_buf_msgs     0.002878                       # Average number of messages in buffer
system.ruby.dir_cntrl2.reqTo.avg_stall_time  6055.923356                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.requestToMemory.avg_buf_msgs     0.002152                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToMemory.avg_stall_time   500.003402                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.respFrom.avg_buf_msgs     0.008729                       # Average number of messages in buffer
system.ruby.dir_cntrl2.respFrom.avg_stall_time  3000.419122                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.respTo.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.dir_cntrl2.respTo.avg_stall_time 14342.558333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.003896                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time   499.999872                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.fully_busy_cycles        89552                       # cycles for which number of transistions == max transitions
system.ruby.dir_cntrl3.fwdFrom.avg_buf_msgs     0.008062                       # Average number of messages in buffer
system.ruby.dir_cntrl3.fwdFrom.avg_stall_time  2999.971726                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.reqTo.avg_buf_msgs     0.002784                       # Average number of messages in buffer
system.ruby.dir_cntrl3.reqTo.avg_stall_time  5917.517215                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.requestToMemory.avg_buf_msgs     0.002059                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToMemory.avg_stall_time   500.002770                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.respFrom.avg_buf_msgs     0.008402                       # Average number of messages in buffer
system.ruby.dir_cntrl3.respFrom.avg_stall_time  3000.617764                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.respTo.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.dir_cntrl3.respTo.avg_stall_time 15129.724215                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.003724                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time   499.999938                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dma_cntrl0.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.dma_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.dma_cntrl0.fully_busy_cycles        13693                       # cycles for which number of transistions == max transitions
system.ruby.dma_cntrl0.fwdFrom.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.dma_cntrl0.fwdFrom.avg_stall_time  6305.790289                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.mandatoryQueue.avg_buf_msgs     0.000658                       # Average number of messages in buffer
system.ruby.dma_cntrl0.mandatoryQueue.avg_stall_time 1242192.174656                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.reqTo.avg_buf_msgs     0.000002                       # Average number of messages in buffer
system.ruby.dma_cntrl0.reqTo.avg_stall_time   485.073462                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.respFrom.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.dma_cntrl0.respFrom.avg_stall_time 16008.416772                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.respTo.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dma_cntrl0.respTo.avg_stall_time   969.996444                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples   3192566348                      
system.ruby.hit_latency_hist_seqr        |  3192566348    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total   3192566348                      
system.ruby.io_controller.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.io_controller.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.io_controller.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl0.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.fully_busy_cycles      60249206                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.fwdFrom.avg_buf_msgs     0.000970                       # Average number of messages in buffer
system.ruby.l1_cntrl0.fwdFrom.avg_stall_time  6555.809126                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.376321                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time  2404.405558                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.reqTo.avg_buf_msgs     0.001990                       # Average number of messages in buffer
system.ruby.l1_cntrl0.reqTo.avg_stall_time   499.949966                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respFrom.avg_buf_msgs     0.001025                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respFrom.avg_stall_time 16459.842967                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respTo.avg_buf_msgs     0.000010                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respTo.avg_stall_time   965.710832                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl1.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl1.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl1.fully_busy_cycles     149588408                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl1.fwdFrom.avg_buf_msgs     0.001935                       # Average number of messages in buffer
system.ruby.l1_cntrl1.fwdFrom.avg_stall_time  6518.161478                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.416337                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time  4206.936527                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.reqTo.avg_buf_msgs     0.003931                       # Average number of messages in buffer
system.ruby.l1_cntrl1.reqTo.avg_stall_time   499.999999                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respFrom.avg_buf_msgs     0.001998                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respFrom.avg_stall_time 16525.258668                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respTo.avg_buf_msgs     0.000002                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respTo.avg_stall_time   515.860940                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl2.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl2.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl2.fully_busy_cycles     108500895                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl2.fwdFrom.avg_buf_msgs     0.001462                       # Average number of messages in buffer
system.ruby.l1_cntrl2.fwdFrom.avg_stall_time  6486.366716                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.398417                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time  3450.894658                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.reqTo.avg_buf_msgs     0.002974                       # Average number of messages in buffer
system.ruby.l1_cntrl2.reqTo.avg_stall_time   499.942691                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respFrom.avg_buf_msgs     0.001513                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respFrom.avg_stall_time 16410.864461                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respTo.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respTo.avg_stall_time   512.423178                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl3.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl3.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl3.fully_busy_cycles      66590115                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl3.fwdFrom.avg_buf_msgs     0.001065                       # Average number of messages in buffer
system.ruby.l1_cntrl3.fwdFrom.avg_stall_time  6566.166852                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.378430                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time  2637.280297                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.reqTo.avg_buf_msgs     0.002195                       # Average number of messages in buffer
system.ruby.l1_cntrl3.reqTo.avg_stall_time   499.999999                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respFrom.avg_buf_msgs     0.001131                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respFrom.avg_stall_time 16543.297261                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respTo.avg_buf_msgs     0.000002                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respTo.avg_stall_time   505.448117                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples     3205526460                      
system.ruby.latency_hist_seqr            |  3205526460    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total       3205526460                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples     12960112                      
system.ruby.miss_latency_hist_seqr       |    12960112    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total     12960112                      
system.ruby.network.average_flit_latency    16.560762                      
system.ruby.network.average_flit_network_latency    12.529246                      
system.ruby.network.average_flit_queueing_latency     4.031516                      
system.ruby.network.average_flit_vnet_latency |   15.018031                       |    5.002319                       |   11.176563                      
system.ruby.network.average_flit_vqueue_latency |    5.998008                       |    6.000014                       |    1.000123                      
system.ruby.network.average_hops             0.999940                      
system.ruby.network.average_packet_latency    16.056581                      
system.ruby.network.average_packet_network_latency    12.556350                      
system.ruby.network.average_packet_queueing_latency     3.500231                      
system.ruby.network.average_packet_vnet_latency |   25.016708                       |    5.002319                       |    9.884224                      
system.ruby.network.average_packet_vqueue_latency |    5.994547                       |    6.000014                       |    1.000065                      
system.ruby.network.avg_link_utilization     0.167066                      
system.ruby.network.avg_vc_load          |    0.063627     38.08%     38.08% |    0.007245      4.34%     42.42% |    0.007087      4.24%     46.66% |    0.007087      4.24%     50.91% |    0.012221      7.32%     58.22% |    0.001363      0.82%     59.04% |    0.001358      0.81%     59.85% |    0.001358      0.81%     60.66% |    0.048780     29.20%     89.86% |    0.005978      3.58%     93.44% |    0.005465      3.27%     96.71% |    0.005496      3.29%    100.00%
system.ruby.network.avg_vc_load::total       0.167066                      
system.ruby.network.ext_in_link_utilization    127437390                      
system.ruby.network.ext_out_link_utilization    127437390                      
system.ruby.network.flit_network_latency |   974027910                       |    62193970                       |   560472592                      
system.ruby.network.flit_queueing_latency |   389014195                       |    74598342                       |    50153303                      
system.ruby.network.flits_injected       |    64857231     50.89%     50.89% |    12433028      9.76%     60.65% |    50147131     39.35%    100.00%
system.ruby.network.flits_injected::total    127437390                      
system.ruby.network.flits_received       |    64857231     50.89%     50.89% |    12433028      9.76%     60.65% |    50147131     39.35%    100.00%
system.ruby.network.flits_received::total    127437390                      
system.ruby.network.int_link_utilization    127429783                      
system.ruby.network.packet_network_latency |   324728654                       |    62193970                       |   250873701                      
system.ruby.network.packet_queueing_latency |    77812043                       |    74598342                       |    25382863                      
system.ruby.network.packets_injected     |    12980471     25.55%     25.55% |    12433028     24.48%     50.03% |    25381223     49.97%    100.00%
system.ruby.network.packets_injected::total     50794722                      
system.ruby.network.packets_received     |    12980471     25.55%     25.55% |    12433028     24.48%     50.03% |    25381223     49.97%    100.00%
system.ruby.network.packets_received::total     50794722                      
system.ruby.network.routers0.buffer_reads     58430857                      
system.ruby.network.routers0.buffer_writes     58430857                      
system.ruby.network.routers0.crossbar_activity     58430857                      
system.ruby.network.routers0.sw_input_arbiter_activity     58497654                      
system.ruby.network.routers0.sw_output_arbiter_activity     58430857                      
system.ruby.network.routers1.buffer_reads     72603238                      
system.ruby.network.routers1.buffer_writes     72603238                      
system.ruby.network.routers1.crossbar_activity     72603238                      
system.ruby.network.routers1.sw_input_arbiter_activity     72674088                      
system.ruby.network.routers1.sw_output_arbiter_activity     72603238                      
system.ruby.network.routers2.buffer_reads     64213196                      
system.ruby.network.routers2.buffer_writes     64213196                      
system.ruby.network.routers2.crossbar_activity     64213196                      
system.ruby.network.routers2.sw_input_arbiter_activity     64282675                      
system.ruby.network.routers2.sw_output_arbiter_activity     64213196                      
system.ruby.network.routers3.buffer_reads     59619882                      
system.ruby.network.routers3.buffer_writes     59619882                      
system.ruby.network.routers3.crossbar_activity     59619882                      
system.ruby.network.routers3.sw_input_arbiter_activity     59683106                      
system.ruby.network.routers3.sw_output_arbiter_activity     59619882                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples   3205526461                      
system.ruby.outstanding_req_hist_seqr::mean     1.000000                      
system.ruby.outstanding_req_hist_seqr::gmean     1.000000                      
system.ruby.outstanding_req_hist_seqr::stdev     0.000079                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |  3205526441    100.00%    100.00% |          20      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total   3205526461                      
system.switch_cpus0.Branches                 59976523                       # Number of branches fetched
system.switch_cpus0.committedInsts          438917853                       # Number of instructions committed
system.switch_cpus0.committedOps            795614845                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.rdAccesses          122767126                       # TLB accesses on read requests
system.switch_cpus0.dtb.rdMisses                43230                       # TLB misses on read requests
system.switch_cpus0.dtb.wrAccesses           37897004                       # TLB accesses on write requests
system.switch_cpus0.dtb.wrMisses                 8150                       # TLB misses on write requests
system.switch_cpus0.idle_fraction            0.129391                       # Percentage of idle cycles
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrAccesses          639765416                       # TLB accesses on write requests
system.switch_cpus0.itb.wrMisses                18269                       # TLB misses on write requests
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.not_idle_fraction        0.870609                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles              2287635119                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      1991635584.362141                       # Number of busy cycles
system.switch_cpus0.num_cc_register_reads    288664864                       # number of times the CC registers were read
system.switch_cpus0.num_cc_register_writes    228328660                       # number of times the CC registers were written
system.switch_cpus0.num_conditional_control_insts     45485400                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses     273210286                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts            273210286                       # number of float instructions
system.switch_cpus0.num_fp_register_reads    411923947                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes    247859314                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls            9039416                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      295999534.637859                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses    613035107                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts           613035107                       # number of integer instructions
system.switch_cpus0.num_int_register_reads   1153918191                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes    448034070                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts          122723891                       # Number of load instructions
system.switch_cpus0.num_mem_refs            160612775                       # number of memory refs
system.switch_cpus0.num_store_insts          37888884                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass       315736      0.04%      0.04% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu        476652261     59.91%     59.95% # Class of executed instruction
system.switch_cpus0.op_class::IntMult         4881054      0.61%     60.56% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv            48563      0.01%     60.57% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd       29994175      3.77%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt             96      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd             498      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu        20002849      2.51%     66.85% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     66.85% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt             232      0.00%     66.85% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc        7655619      0.96%     67.82% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     67.82% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     67.82% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift           224      0.00%     67.82% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     67.82% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     67.82% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     67.82% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd     43010892      5.41%     73.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     73.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp        40000      0.01%     73.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt      8512909      1.07%     74.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv      1015001      0.13%     74.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     74.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult     42869479      5.39%     79.81% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     79.81% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt         2508      0.00%     79.81% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     79.81% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     79.81% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     79.81% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     79.81% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     79.81% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     79.81% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     79.81% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     79.81% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     79.81% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     79.81% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     79.81% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     79.81% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     79.81% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     79.81% # Class of executed instruction
system.switch_cpus0.op_class::MemRead        52784401      6.63%     86.45% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite       23978222      3.01%     89.46% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead     69939490      8.79%     98.25% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite     13910662      1.75%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total         795614871                       # Class of executed instruction
system.switch_cpus1.Branches                 60024213                       # Number of branches fetched
system.switch_cpus1.committedInsts          440354397                       # Number of instructions committed
system.switch_cpus1.committedOps            797040437                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.rdAccesses          122891303                       # TLB accesses on read requests
system.switch_cpus1.dtb.rdMisses                47268                       # TLB misses on read requests
system.switch_cpus1.dtb.wrAccesses           37883948                       # TLB accesses on write requests
system.switch_cpus1.dtb.wrMisses                 9501                       # TLB misses on write requests
system.switch_cpus1.idle_fraction            0.000073                       # Percentage of idle cycles
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrAccesses          641832782                       # TLB accesses on write requests
system.switch_cpus1.itb.wrMisses                20952                       # TLB misses on write requests
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.not_idle_fraction        0.999927                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles              2288345853                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      2288179779.006024                       # Number of busy cycles
system.switch_cpus1.num_cc_register_reads    288626250                       # number of times the CC registers were read
system.switch_cpus1.num_cc_register_writes    228986042                       # number of times the CC registers were written
system.switch_cpus1.num_conditional_control_insts     45524723                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses     274434944                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts            274434944                       # number of float instructions
system.switch_cpus1.num_fp_register_reads    413721997                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes    248878243                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls            9033618                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      166073.993976                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses    613872526                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts           613872526                       # number of integer instructions
system.switch_cpus1.num_int_register_reads   1154910820                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes    448397517                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts          122844440                       # Number of load instructions
system.switch_cpus1.num_mem_refs            160719055                       # number of memory refs
system.switch_cpus1.num_store_insts          37874615                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass       152597      0.02%      0.02% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu        477530244     59.91%     59.93% # Class of executed instruction
system.switch_cpus1.op_class::IntMult         4879248      0.61%     60.54% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv            52212      0.01%     60.55% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd       30130991      3.78%     64.33% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     64.33% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt             64      0.00%     64.33% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     64.33% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     64.33% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     64.33% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     64.33% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     64.33% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd             414      0.00%     64.33% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     64.33% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu        20010980      2.51%     66.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     66.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt              64      0.00%     66.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc        7698119      0.97%     67.81% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     67.81% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     67.81% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift           186      0.00%     67.81% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     67.81% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     67.81% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     67.81% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd     43166932      5.42%     73.22% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     73.22% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp        40000      0.01%     73.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt      8532569      1.07%     74.30% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv      1015501      0.13%     74.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     74.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult     43108779      5.41%     79.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt         2508      0.00%     79.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     79.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus1.op_class::MemRead        52608212      6.60%     86.44% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite       23826813      2.99%     89.43% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead     70236228      8.81%     98.24% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite     14047802      1.76%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total         797040463                       # Class of executed instruction
system.switch_cpus2.Branches                 60047770                       # Number of branches fetched
system.switch_cpus2.committedInsts          440442976                       # Number of instructions committed
system.switch_cpus2.committedOps            797175610                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.rdAccesses          122892882                       # TLB accesses on read requests
system.switch_cpus2.dtb.rdMisses                43093                       # TLB misses on read requests
system.switch_cpus2.dtb.wrAccesses           37883800                       # TLB accesses on write requests
system.switch_cpus2.dtb.wrMisses                 8954                       # TLB misses on write requests
system.switch_cpus2.idle_fraction            0.060462                       # Percentage of idle cycles
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrAccesses          641947753                       # TLB accesses on write requests
system.switch_cpus2.itb.wrMisses                19698                       # TLB misses on write requests
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.not_idle_fraction        0.939538                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles              2287663496                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      2149346944.636111                       # Number of busy cycles
system.switch_cpus2.num_cc_register_reads    288713619                       # number of times the CC registers were read
system.switch_cpus2.num_cc_register_writes    229046270                       # number of times the CC registers were written
system.switch_cpus2.num_conditional_control_insts     45545475                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses     274485306                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts            274485306                       # number of float instructions
system.switch_cpus2.num_fp_register_reads    413805526                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes    248923464                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls            9036980                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      138316551.363889                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses    613975551                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts           613975551                       # number of integer instructions
system.switch_cpus2.num_int_register_reads   1155019126                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes    448461580                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts          122849794                       # Number of load instructions
system.switch_cpus2.num_mem_refs            160724682                       # number of memory refs
system.switch_cpus2.num_store_insts          37874888                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass       149164      0.02%      0.02% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu        477634483     59.92%     59.93% # Class of executed instruction
system.switch_cpus2.op_class::IntMult         4879904      0.61%     60.55% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv            50408      0.01%     60.55% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd       30135658      3.78%     64.33% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     64.33% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt            112      0.00%     64.33% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     64.33% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     64.33% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     64.33% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     64.33% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     64.33% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd             518      0.00%     64.33% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     64.33% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu        20017920      2.51%     66.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     66.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt             272      0.00%     66.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc        7700862      0.97%     67.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     67.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     67.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift           201      0.00%     67.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     67.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     67.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     67.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd     43175337      5.42%     73.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     73.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp        40000      0.01%     73.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt      8536102      1.07%     74.30% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv      1015343      0.13%     74.43% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     74.43% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult     43112166      5.41%     79.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt         2508      0.00%     79.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     79.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus2.op_class::MemRead        52605575      6.60%     86.44% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite       23825902      2.99%     89.43% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead     70244219      8.81%     98.24% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite     14048986      1.76%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         797175640                       # Class of executed instruction
system.switch_cpus3.Branches                 59774143                       # Number of branches fetched
system.switch_cpus3.committedInsts          438262362                       # Number of instructions committed
system.switch_cpus3.committedOps            793472081                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.rdAccesses          122421853                       # TLB accesses on read requests
system.switch_cpus3.dtb.rdMisses                39561                       # TLB misses on read requests
system.switch_cpus3.dtb.wrAccesses           37673432                       # TLB accesses on write requests
system.switch_cpus3.dtb.wrMisses                 8421                       # TLB misses on write requests
system.switch_cpus3.idle_fraction            0.111640                       # Percentage of idle cycles
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrAccesses          638838638                       # TLB accesses on write requests
system.switch_cpus3.itb.wrMisses                18800                       # TLB misses on write requests
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.not_idle_fraction        0.888360                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles              2288345728                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      2032874367.221607                       # Number of busy cycles
system.switch_cpus3.num_cc_register_reads    287440692                       # number of times the CC registers were read
system.switch_cpus3.num_cc_register_writes    227913810                       # number of times the CC registers were written
system.switch_cpus3.num_conditional_control_insts     45344044                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses     272925494                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts            272925494                       # number of float instructions
system.switch_cpus3.num_fp_register_reads    411444399                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes    247600182                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls            8989482                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      255471360.778393                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses    611254765                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts           611254765                       # number of integer instructions
system.switch_cpus3.num_int_register_reads   1150043217                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes    446608399                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts          122382284                       # Number of load instructions
system.switch_cpus3.num_mem_refs            160047333                       # number of memory refs
system.switch_cpus3.num_store_insts          37665049                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass       177765      0.02%      0.02% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu        475379933     59.91%     59.93% # Class of executed instruction
system.switch_cpus3.op_class::IntMult         4883140      0.62%     60.55% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv            51154      0.01%     60.56% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd       29968641      3.78%     64.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     64.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt            224      0.00%     64.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     64.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     64.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     64.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     64.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     64.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd             554      0.00%     64.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     64.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu        19958929      2.52%     66.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     66.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt             344      0.00%     66.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc        7642437      0.96%     67.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     67.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     67.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift           240      0.00%     67.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     67.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     67.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     67.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd     42962640      5.41%     73.23% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     73.23% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp        40000      0.01%     73.23% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt      8493079      1.07%     74.30% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv      1016055      0.13%     74.43% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     74.43% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult     42847139      5.40%     79.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     79.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt         2508      0.00%     79.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     79.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     79.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     79.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     79.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     79.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     79.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     79.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     79.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     79.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     79.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     79.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     79.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     79.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     79.83% # Class of executed instruction
system.switch_cpus3.op_class::MemRead        52488297      6.62%     86.44% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite       23758089      2.99%     89.44% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead     69893987      8.81%     98.25% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite     13906960      1.75%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total         793472115                       # Class of executed instruction
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.numTransitions          147                       # Number of power state transitions
system.switch_cpus2.power_state.ticksClkGated::samples           73                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::mean 945859801.383562                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::stdev 193298490.758216                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::1000-5e+10           73    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::min_value     29064500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::max_value    993376000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::total           73                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.pwrStateResidencyTicks::ON 1074994061500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::CLK_GATED  69047765501                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF 100637343656000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.numTransitions          263                       # Number of power state transitions
system.switch_cpus3.power_state.ticksClkGated::samples          131                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::mean 975081618.320611                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::stdev 105361300.791222                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::1000-5e+10          131    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::min_value     50125500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::max_value    993459000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::total          131                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.pwrStateResidencyTicks::ON 1015177979501                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::CLK_GATED 127735692000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF 100638471811500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.numTransitions          321                       # Number of power state transitions
system.switch_cpus0.power_state.ticksClkGated::samples          160                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::mean 924570381.256250                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::stdev 225322910.559461                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::1000-5e+10          160    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::min_value     22265000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::max_value    990952500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::total          160                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.pwrStateResidencyTicks::ON 996127214000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::CLK_GATED 147931261001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 100637327008000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.numTransitions            3                       # Number of power state transitions
system.switch_cpus1.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::mean     83037000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::min_value     83037000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::max_value     83037000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.pwrStateResidencyTicks::ON 1143575184501                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::CLK_GATED     83037000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 100637727261500                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF 1144172968001                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF 1144172968001                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF 1144172968001                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF 1144172968001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.dma_cntrl0.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.ruby.dma_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs8.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs9.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs6.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs7.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs4.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs5.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs2.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs3.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs0.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs1.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.dir_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::.ruby.dir_cntrl2    212858880                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total         212858880                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_written::.ruby.dir_cntrl2    102302528                       # Number of bytes written to this memory
system.mem_ctrls2.bytes_written::total      102302528                       # Number of bytes written to this memory
system.mem_ctrls2.num_reads::.ruby.dir_cntrl2      3325920                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total            3325920                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_writes::.ruby.dir_cntrl2      1598477                       # Number of write requests responded to by this memory
system.mem_ctrls2.num_writes::total           1598477                       # Number of write requests responded to by this memory
system.mem_ctrls2.bw_read::.ruby.dir_cntrl2    186037326                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total            186037326                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::.ruby.dir_cntrl2     89411768                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::total            89411768                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::.ruby.dir_cntrl2    275449095                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total           275449095                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.avgPriority_.ruby.dir_cntrl2::samples   3853894.00                       # Average QoS priority value for accepted requests
system.mem_ctrls2.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls2.priorityMaxLatency     0.001173466500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls2.numReadWriteTurnArounds        73484                       # Number of turnarounds from READ to WRITE
system.mem_ctrls2.numWriteReadTurnArounds        73484                       # Number of turnarounds from WRITE to READ
system.mem_ctrls2.numStayReadState            6992513                       # Number of times bus staying in READ state
system.mem_ctrls2.numStayWriteState           1206365                       # Number of times bus staying in WRITE state
system.mem_ctrls2.readReqs                    3325921                       # Number of read requests accepted
system.mem_ctrls2.writeReqs                   1598477                       # Number of write requests accepted
system.mem_ctrls2.readBursts                  3325921                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                 1598477                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.servicedByWrQ                750541                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts               319963                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0           130330                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1           154271                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2           138094                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3            64217                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4            58207                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5           304308                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6           245740                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7            62250                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8           279901                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9            95837                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10          431656                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11          128276                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12           86892                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13          151927                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14          128549                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15          114925                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0            42730                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1            51594                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2           112124                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3            20037                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4            95917                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5            97176                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6            15308                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7            21120                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8           134426                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9            59705                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10          134501                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11          105131                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12           76899                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13           99598                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14          137474                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15           74752                       # Per bank write bursts
system.mem_ctrls2.avgRdQLen                      1.04                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                     24.93                       # Average write queue length when enqueuing
system.mem_ctrls2.totQLat                 32558921190                       # Total ticks spent queuing
system.mem_ctrls2.totBusLat               12876900000                       # Total ticks spent in databus transfers
system.mem_ctrls2.totMemAccLat            80847296190                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.avgQLat                    12642.38                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               31392.38                       # Average memory access latency per DRAM burst
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.readRowHits                 1455409                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                 985737                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                56.51                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate               77.10                       # Row buffer hit rate for writes
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6              3325921                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6             1598477                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                2422005                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                 147678                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                   5394                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                    126                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                     17                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                     18                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                     14                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                     14                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                     41                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                     30                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                    13                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                    11                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     6                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     4                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     4                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     4                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     1                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                 49008                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                 50208                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                 71749                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                 73948                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                 73971                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                 73958                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                 73956                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                 73954                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                 73974                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                 73958                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                 73963                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                 73928                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                 73805                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                 73641                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                 73595                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                 73536                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                 73493                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                 73487                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                   301                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                    58                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     5                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     2                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples      1412717                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   174.590234                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean   123.205695                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   184.119353                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127       689215     48.79%     48.79% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255       398081     28.18%     76.96% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383       164853     11.67%     88.63% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511        68710      4.86%     93.50% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639        33235      2.35%     95.85% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767        18060      1.28%     97.13% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895        11913      0.84%     97.97% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023         7628      0.54%     98.51% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151        21022      1.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total      1412717                       # Bytes accessed per row activation
system.mem_ctrls2.rdPerTurnAround::samples        73484                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::mean     35.046432                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::stdev    23.808589                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::0-31         36648     49.87%     49.87% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::32-63        27504     37.43%     87.30% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::64-95         8249     11.23%     98.53% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::96-127         1016      1.38%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::128-159           58      0.08%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::160-191            7      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::192-223            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::736-767            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::total        73484                       # Reads before turning the bus around for writes
system.mem_ctrls2.wrPerTurnAround::samples        73484                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::mean     17.398236                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::gmean    17.369036                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::stdev     0.997663                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::16           23645     32.18%     32.18% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::17             701      0.95%     33.13% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::18           45654     62.13%     95.26% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::19            3239      4.41%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::20             217      0.30%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::21              19      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::22               5      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::23               3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::24               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::total        73484                       # Writes before turning the bus around for reads
system.mem_ctrls2.bytesReadDRAM             164824320                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ               48034624                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten               81823488                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys              212858944                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys           102302528                       # Total written bytes from the system interface side
system.mem_ctrls2.avgRdBW                      144.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                       71.51                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                   186.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                    89.41                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        1.68                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    1.13                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.56                       # Data bus utilization in percentage for writes
system.mem_ctrls2.totGap                 1144172713000                       # Total gap between requests
system.mem_ctrls2.avgGap                    232347.73                       # Average gap between requests
system.mem_ctrls2.masterReadBytes::.ruby.dir_cntrl2    164824320                       # Per-master bytes read from memory
system.mem_ctrls2.masterWriteBytes::.ruby.dir_cntrl2     81823488                       # Per-master bytes write to memory
system.mem_ctrls2.masterReadRate::.ruby.dir_cntrl2 144055422.221665292978                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls2.masterWriteRate::.ruby.dir_cntrl2 71513215.473841264844                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls2.masterReadAccesses::.ruby.dir_cntrl2      3325921                       # Per-master read serviced memory accesses
system.mem_ctrls2.masterWriteAccesses::.ruby.dir_cntrl2      1598477                       # Per-master write serviced memory accesses
system.mem_ctrls2.masterReadTotalLat::.ruby.dir_cntrl2  80847296190                       # Per-master read total memory access latency
system.mem_ctrls2.masterWriteTotalLat::.ruby.dir_cntrl2 27494692698096                       # Per-master write total memory access latency
system.mem_ctrls2.masterReadAvgLat::.ruby.dir_cntrl2     24308.24                       # Per-master read average memory access latency
system.mem_ctrls2.masterWriteAvgLat::.ruby.dir_cntrl2  17200555.72                       # Per-master write average memory access latency
system.mem_ctrls2.pageHitRate                   63.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.rank1.actEnergy          5344511340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank1.preEnergy          2840659965                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank1.readEnergy        10124255820                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank1.writeEnergy        4293376920                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank1.refreshEnergy    90319504080.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank1.actBackEnergy    399597947100                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank1.preBackEnergy    102858792960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank1.totalEnergy      615379048185                       # Total energy per rank (pJ)
system.mem_ctrls2.rank1.averagePower       537.837430                       # Core power per rank (mW)
system.mem_ctrls2.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank1.memoryStateTime::IDLE 263758306200                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::REF  38206220000                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT 842208441801                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.actEnergy          4742352300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank0.preEnergy          2520601050                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank0.readEnergy         8263950240                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank0.writeEnergy        2380351320                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank0.refreshEnergy    90319504080.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank0.actBackEnergy    385679627250                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank0.preBackEnergy    114579363840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank0.totalEnergy      608485750080                       # Total energy per rank (pJ)
system.mem_ctrls2.rank0.averagePower       531.812730                       # Core power per rank (mW)
system.mem_ctrls2.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank0.memoryStateTime::IDLE 294312630199                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::REF  38206220000                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT 811654117802                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::.ruby.dir_cntrl3    204895296                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total         204895296                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_written::.ruby.dir_cntrl3     96605248                       # Number of bytes written to this memory
system.mem_ctrls3.bytes_written::total       96605248                       # Number of bytes written to this memory
system.mem_ctrls3.num_reads::.ruby.dir_cntrl3      3201489                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total            3201489                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_writes::.ruby.dir_cntrl3      1509457                       # Number of write requests responded to by this memory
system.mem_ctrls3.num_writes::total           1509457                       # Number of write requests responded to by this memory
system.mem_ctrls3.bw_read::.ruby.dir_cntrl3    179077204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total            179077204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::.ruby.dir_cntrl3     84432381                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::total            84432381                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::.ruby.dir_cntrl3    263509585                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total           263509585                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.avgPriority_.ruby.dir_cntrl3::samples   3712861.00                       # Average QoS priority value for accepted requests
system.mem_ctrls3.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls3.priorityMaxLatency     0.001377669500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls3.numReadWriteTurnArounds        69679                       # Number of turnarounds from READ to WRITE
system.mem_ctrls3.numWriteReadTurnArounds        69679                       # Number of turnarounds from WRITE to READ
system.mem_ctrls3.numStayReadState            6753773                       # Number of times bus staying in READ state
system.mem_ctrls3.numStayWriteState           1145783                       # Number of times bus staying in WRITE state
system.mem_ctrls3.readReqs                    3201489                       # Number of read requests accepted
system.mem_ctrls3.writeReqs                   1509457                       # Number of write requests accepted
system.mem_ctrls3.readBursts                  3201489                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                 1509457                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.servicedByWrQ                702810                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts               295275                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0           128818                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1           153983                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2           155740                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3            79001                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4            55191                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5           301281                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6           269124                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7            57270                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8           254025                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9           110428                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10          415007                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11          103696                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12           70164                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13          125882                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14          131014                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15           88055                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0            46490                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1            50411                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2           120675                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3            18418                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4            96292                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5            77906                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6            15346                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7            19839                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8           123319                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9            43728                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10          133268                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11           97679                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12           69054                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13           99237                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14          135376                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15           67124                       # Per bank write bursts
system.mem_ctrls3.avgRdQLen                      1.04                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                     24.91                       # Average write queue length when enqueuing
system.mem_ctrls3.totQLat                 32493782057                       # Total ticks spent queuing
system.mem_ctrls3.totBusLat               12493395000                       # Total ticks spent in databus transfers
system.mem_ctrls3.totMemAccLat            79344013307                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.avgQLat                    13004.38                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               31754.38                       # Average memory access latency per DRAM burst
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.readRowHits                 1367069                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                 934893                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                54.71                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate               77.00                       # Row buffer hit rate for writes
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6              3201489                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6             1509457                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                2355131                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                 138554                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                   4718                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                    102                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                     16                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                     18                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                     18                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                     13                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                     42                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                     30                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     7                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     7                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     8                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     6                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     5                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     3                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                 47356                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                 48594                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                 68224                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                 70086                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                 70186                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                 70082                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                 70100                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                 70095                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                 70135                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                 70087                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                 70070                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                 70102                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                 69978                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                 69836                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                 69805                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                 69720                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                 69688                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                 69687                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                   278                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                    53                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     5                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples      1410870                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   168.421380                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean   119.965475                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   178.131194                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127       702200     49.77%     49.77% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255       410558     29.10%     78.87% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383       148625     10.53%     89.40% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511        66013      4.68%     94.08% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639        29222      2.07%     96.15% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767        16758      1.19%     97.34% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895        11280      0.80%     98.14% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023         8091      0.57%     98.72% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151        18123      1.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total      1410870                       # Bytes accessed per row activation
system.mem_ctrls3.rdPerTurnAround::samples        69679                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::mean     35.859771                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::stdev    25.398003                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::0-31         35110     50.39%     50.39% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::32-63        24582     35.28%     85.67% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::64-95         8260     11.85%     97.52% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::96-127         1515      2.17%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::128-159          188      0.27%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::160-191           19      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::192-223            4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::864-895            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::total        69679                       # Reads before turning the bus around for writes
system.mem_ctrls3.wrPerTurnAround::samples        69679                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::mean     17.425078                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::gmean    17.396347                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::stdev     0.989472                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::16           21563     30.95%     30.95% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::17             645      0.93%     31.87% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::18           44036     63.20%     95.07% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::19            3197      4.59%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::20             206      0.30%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::21              27      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::22               4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::23               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::total        69679                       # Writes before turning the bus around for reads
system.mem_ctrls3.bytesReadDRAM             159915456                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ               44979840                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten               77706368                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys              204895296                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys            96605248                       # Total written bytes from the system interface side
system.mem_ctrls3.avgRdBW                      139.77                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                       67.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                   179.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                    84.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        1.62                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    1.09                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.53                       # Data bus utilization in percentage for writes
system.mem_ctrls3.totGap                 1144172853500                       # Total gap between requests
system.mem_ctrls3.avgGap                    242875.39                       # Average gap between requests
system.mem_ctrls3.masterReadBytes::.ruby.dir_cntrl3    159915456                       # Per-master bytes read from memory
system.mem_ctrls3.masterWriteBytes::.ruby.dir_cntrl3     77706368                       # Per-master bytes write to memory
system.mem_ctrls3.masterReadRate::.ruby.dir_cntrl3 139765105.864535897970                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls3.masterWriteRate::.ruby.dir_cntrl3 67914878.408429667354                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls3.masterReadAccesses::.ruby.dir_cntrl3      3201489                       # Per-master read serviced memory accesses
system.mem_ctrls3.masterWriteAccesses::.ruby.dir_cntrl3      1509457                       # Per-master write serviced memory accesses
system.mem_ctrls3.masterReadTotalLat::.ruby.dir_cntrl3  79344013307                       # Per-master read total memory access latency
system.mem_ctrls3.masterWriteTotalLat::.ruby.dir_cntrl3 27471827471096                       # Per-master write total memory access latency
system.mem_ctrls3.masterReadAvgLat::.ruby.dir_cntrl3     24783.47                       # Per-master read average memory access latency
system.mem_ctrls3.masterWriteAvgLat::.ruby.dir_cntrl3  18199807.93                       # Per-master write average memory access latency
system.mem_ctrls3.pageHitRate                   62.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.rank1.actEnergy          5009538240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank1.preEnergy          2662613745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank1.readEnergy         9269654940                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank1.writeEnergy        4013057700                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank1.refreshEnergy    90319504080.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank1.actBackEnergy    401041605480                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank1.preBackEnergy    101643139200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank1.totalEnergy      613959113385                       # Total energy per rank (pJ)
system.mem_ctrls3.rank1.averagePower       536.596416                       # Core power per rank (mW)
system.mem_ctrls3.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank1.memoryStateTime::IDLE 260555235027                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::REF  38206220000                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT 845411512974                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.actEnergy          5064137820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank0.preEnergy          2691637905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank0.readEnergy         8570913120                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank0.writeEnergy        2324867940                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank0.refreshEnergy    90319504080.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank0.actBackEnergy    388016115390                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank0.preBackEnergy    112611944160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank0.totalEnergy      609599120415                       # Total energy per rank (pJ)
system.mem_ctrls3.rank0.averagePower       532.785809                       # Core power per rank (mW)
system.mem_ctrls3.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank0.memoryStateTime::IDLE 289155894067                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::REF  38206220000                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT 816810853934                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.ruby.dir_cntrl0    212643264                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         212643264                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.ruby.dir_cntrl0     98990528                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       98990528                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.ruby.dir_cntrl0      3322551                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            3322551                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.ruby.dir_cntrl0      1546727                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total           1546727                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.ruby.dir_cntrl0    185848879                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            185848879                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.ruby.dir_cntrl0     86517101                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            86517101                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.ruby.dir_cntrl0    272365980                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           272365980                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.ruby.dir_cntrl0::samples   3861051.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.001103530500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        71122                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        71122                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            7036731                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           1168944                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    3322551                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                   1546727                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  3322551                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 1546727                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                700224                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts               308003                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           151026                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           144079                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           142053                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            74251                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4            52584                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           284025                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           257936                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7            61543                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           339461                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            79439                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          490592                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          120521                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           97532                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          146877                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           77569                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          102839                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            42117                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            48955                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2           112477                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            21488                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            97452                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            90542                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            16864                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            23014                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8           122819                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            52029                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10          129989                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11          105804                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           77039                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           93394                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14          132666                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           72051                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      1.04                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     24.94                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 33274445832                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               13111635000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            82443077082                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    12688.90                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               31438.90                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 1485601                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 960649                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                56.65                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               77.55                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              3322551                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             1546727                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                2468285                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 148776                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                   5003                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                     90                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     15                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     14                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                     14                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                     15                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                     39                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                     32                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                    11                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                    11                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                    10                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     5                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 47957                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 49358                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 69585                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 71581                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 71571                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 71560                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 71554                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 71591                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 71559                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 71600                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 71533                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 71534                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 71454                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 71245                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 71235                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 71168                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 71129                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 71127                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                   292                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                    64                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                    10                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      1414768                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   174.660937                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   124.047410                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   183.324536                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127       667399     47.17%     47.17% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       431514     30.50%     77.67% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       156215     11.04%     88.72% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        67922      4.80%     93.52% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        33295      2.35%     95.87% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        18108      1.28%     97.15% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        11394      0.81%     97.96% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023         7728      0.55%     98.50% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151        21193      1.50%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      1414768                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        71122                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     36.870251                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    25.891543                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-31         34350     48.30%     48.30% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-63        26010     36.57%     84.87% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-95         8877     12.48%     97.35% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-127         1607      2.26%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-159          244      0.34%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::160-191           30      0.04%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::192-223            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::256-287            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::832-863            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        71122                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        71122                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.416552                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.387483                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.995365                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16           22388     31.48%     31.48% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             630      0.89%     32.36% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           44440     62.48%     94.85% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19            3459      4.86%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20             168      0.24%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21              33      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22               4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        71122                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             167828928                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ               44814336                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               79276800                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              212643264                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            98990528                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      146.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       69.29                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   185.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    86.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        1.69                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    1.15                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.54                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1144172878000                       # Total gap between requests
system.mem_ctrls0.avgGap                    234977.93                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.ruby.dir_cntrl0    167828928                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.ruby.dir_cntrl0     79276800                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.ruby.dir_cntrl0 146681430.774593621492                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.ruby.dir_cntrl0 69287426.129727184772                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.ruby.dir_cntrl0      3322551                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.ruby.dir_cntrl0      1546727                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.ruby.dir_cntrl0  82443077082                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.ruby.dir_cntrl0 27505923445094                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.ruby.dir_cntrl0     24813.19                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.ruby.dir_cntrl0  17783308.53                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   63.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          4998799680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          2656906065                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        10387486200                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        4101829020                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    90319504080.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    403070005770                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     99934983840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      615469514655                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       537.916497                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 256153573831                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  38206220000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 849813174170                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          5102708100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          2712138495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         8335928580                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        2364184980                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    90319504080.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    386210615310                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    114132425760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      609177505305                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       532.417320                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 293165000120                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  38206220000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 812801747881                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.ruby.dir_cntrl1    198717056                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         198717056                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.ruby.dir_cntrl1     98805888                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       98805888                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.ruby.dir_cntrl1      3104954                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            3104954                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.ruby.dir_cntrl1      1543842                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           1543842                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.ruby.dir_cntrl1    173677461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            173677461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.ruby.dir_cntrl1     86355727                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            86355727                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.ruby.dir_cntrl1    260033188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           260033188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.ruby.dir_cntrl1::samples   3629902.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.001329234500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        70708                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        70708                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            6586130                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           1162371                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    3104954                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                   1543842                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  3104954                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 1543842                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                706769                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts               312125                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           136279                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           149403                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           149548                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           191740                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            78236                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           279695                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           225594                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            57353                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           174287                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            63507                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          374710                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          115179                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           75588                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          144774                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           69396                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          112896                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            45239                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            49464                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2           116176                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            21603                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           102544                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            80087                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            15810                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            21446                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8           124520                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            44821                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10          133748                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           95848                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           72277                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           97587                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14          140620                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           69903                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      1.04                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     24.91                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 31456144382                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               11990925000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            76422113132                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    13116.65                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               31866.65                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 1286964                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 957812                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                53.66                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               77.76                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              3104954                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             1543842                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                2259240                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 133819                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                   4839                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                    110                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     15                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     15                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                     16                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                     15                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                     38                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                     26                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     9                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                    14                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                    12                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     8                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     3                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     3                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 47568                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 49283                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 69310                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 71152                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 71178                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 71156                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 71188                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 71155                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 71149                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 71173                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 71074                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 71125                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 70996                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 70831                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 70820                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 70757                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 70720                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 70711                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                   280                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                    62                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                    10                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     4                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      1385090                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   167.722658                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   118.646675                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   181.122333                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127       704209     50.84%     50.84% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       391131     28.24%     79.08% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       144167     10.41%     89.49% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        61590      4.45%     93.94% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        29453      2.13%     96.06% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        15669      1.13%     97.19% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        10682      0.77%     97.96% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023         7714      0.56%     98.52% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151        20475      1.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      1385090                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        70708                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     33.916318                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    22.742228                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-31         36223     51.23%     51.23% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-63        27046     38.25%     89.48% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-95         6602      9.34%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-127          724      1.02%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-159           99      0.14%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::160-191           10      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::192-223            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::832-863            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        70708                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        70708                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.419429                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.389878                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     1.004128                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           22367     31.63%     31.63% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             647      0.92%     32.55% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           43665     61.75%     94.30% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19            3764      5.32%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20             232      0.33%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21              30      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22               3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        70708                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             153483840                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ               45233216                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               78828352                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              198717056                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            98805888                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      134.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       68.90                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   173.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    86.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        1.59                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    1.05                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.54                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1144172698500                       # Total gap between requests
system.mem_ctrls1.avgGap                    246122.37                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.ruby.dir_cntrl1    153483840                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.ruby.dir_cntrl1     78828352                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.ruby.dir_cntrl1 134143913.807152494788                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.ruby.dir_cntrl1 68895485.389522939920                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.ruby.dir_cntrl1      3104954                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.ruby.dir_cntrl1      1543842                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.ruby.dir_cntrl1  76422113132                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.ruby.dir_cntrl1 27490039474564                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.ruby.dir_cntrl1     24612.96                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.ruby.dir_cntrl1  17806251.85                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   61.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          4338720960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          2306058315                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         8070606180                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        4068071280                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    90319504080.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    374591022810                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    123917013600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      607610997225                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       531.048202                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 318613389093                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  38206220000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 787353358908                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          5550907320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          2950358235                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         9052434720                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        2361366180                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    90319504080.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    414093593160                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     90652023360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      614980187055                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       537.488828                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 231923788248                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  38206220000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 874042959753                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobus.trans_dist::ReadReq                  430                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 430                       # Transaction distribution
system.iobus.trans_dist::WriteReq                4944                       # Transaction distribution
system.iobus.trans_dist::WriteResp               4944                       # Transaction distribution
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port          270                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          270                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.pc.com_1.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         2316                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total         2318                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           24                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio         1074                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         2326                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total         3430                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           34                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port            8                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         2330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total         2374                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           10                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         2342                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total         2356                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   10748                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port          540                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          540                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.pc.com_1.pio            1                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         4632                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total         4633                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           12                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio          537                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port            4                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         4652                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port            4                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port            4                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total         5213                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           20                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           16                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         4660                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port            4                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total         4700                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           20                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port            4                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port            4                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         4684                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total         4712                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    19798                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer2.occupancy                48500                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 101781385483001                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer19.occupancy             3187921                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer17.occupancy             3148499                       # Layer occupancy (ticks)
system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer12.occupancy              678500                       # Layer occupancy (ticks)
system.iobus.reqLayer12.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer18.occupancy             3459846                       # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer9.occupancy             1771000                       # Layer occupancy (ticks)
system.iobus.respLayer9.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer5.occupancy             2710500                       # Layer occupancy (ticks)
system.iobus.respLayer5.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer7.occupancy             1779000                       # Layer occupancy (ticks)
system.iobus.respLayer7.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              200999                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy             1738000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy             3163975                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
