#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Dec 29 13:17:34 2023
# Process ID: 8056
# Current directory: B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5644 B:\Vivado_Projects\EEX7436\EEX7436_NEW11\EEX7436_Project\EEX7436_Project.xpr
# Log file: B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/vivado.log
# Journal file: B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.xpr
update_compile_order -fileset sources_1
update_module_reference design_1_Processor_0_0
launch_runs synth_2 -jobs 4
wait_on_run synth_2
update_module_reference design_1_RAM_0_0
connect_bd_net [get_bd_pins RAM_0/r_add_in] [get_bd_pins Processor_0/ROM_r_add]
save_bd_design
reset_run synth_2
generate_target all [get_files  B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/design_1.bd] -directory B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.ip_user_files/sim_scripts -ip_user_files_dir B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.ip_user_files -ipstatic_source_dir B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.ip_user_files/ipstatic -lib_map_path [list {modelsim=B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.cache/compile_simlib/modelsim} {questa=B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.cache/compile_simlib/questa} {riviera=B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.cache/compile_simlib/riviera} {activehdl=B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_module_reference design_1_sensor_val_0_0
update_module_reference design_1_RAM_0_0
generate_target all [get_files  B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/design_1.bd] -directory B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.ip_user_files/sim_scripts -ip_user_files_dir B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.ip_user_files -ipstatic_source_dir B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.ip_user_files/ipstatic -lib_map_path [list {modelsim=B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.cache/compile_simlib/modelsim} {questa=B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.cache/compile_simlib/questa} {riviera=B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.cache/compile_simlib/riviera} {activehdl=B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs synth_2 -jobs 4
wait_on_run synth_2
open_run synth_2 -name synth_2
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list clk_0_IBUF_BUFG ]]
set_property port_width 12 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {Actuator_output_value_0_OBUF[0]} {Actuator_output_value_0_OBUF[1]} {Actuator_output_value_0_OBUF[2]} {Actuator_output_value_0_OBUF[3]} {Actuator_output_value_0_OBUF[4]} {Actuator_output_value_0_OBUF[5]} {Actuator_output_value_0_OBUF[6]} {Actuator_output_value_0_OBUF[7]} {Actuator_output_value_0_OBUF[8]} {Actuator_output_value_0_OBUF[9]} {Actuator_output_value_0_OBUF[10]} {Actuator_output_value_0_OBUF[11]} ]]
create_debug_port u_ila_0 probe
set_property port_width 5 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/Processor_0/U0/CONTROL_U/Current_state[0]} {design_1_i/Processor_0/U0/CONTROL_U/Current_state[1]} {design_1_i/Processor_0/U0/CONTROL_U/Current_state[2]} {design_1_i/Processor_0/U0/CONTROL_U/Current_state[3]} {design_1_i/Processor_0/U0/CONTROL_U/Current_state[4]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/Processor_0/U0/CONTROL_U/FSM_sequential_Next_state_reg[0]_i_1_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/Processor_0/U0/CONTROL_U/FSM_sequential_Next_state_reg[0]_i_2_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {design_1_i/Processor_0/U0/CONTROL_U/FSM_sequential_Next_state_reg[0]_i_3_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {design_1_i/Processor_0/U0/CONTROL_U/FSM_sequential_Next_state_reg[1]_i_1_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {design_1_i/Processor_0/U0/CONTROL_U/FSM_sequential_Next_state_reg[1]_i_2_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {design_1_i/Processor_0/U0/CONTROL_U/FSM_sequential_Next_state_reg[1]_i_3_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {design_1_i/Processor_0/U0/CONTROL_U/FSM_sequential_Next_state_reg[1]_i_4_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {design_1_i/Processor_0/U0/CONTROL_U/FSM_sequential_Next_state_reg[2]_i_2_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {design_1_i/Processor_0/U0/CONTROL_U/FSM_sequential_Next_state_reg[2]_i_1_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {design_1_i/Processor_0/U0/CONTROL_U/FSM_sequential_Next_state_reg[3]_i_1_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {design_1_i/Processor_0/U0/CONTROL_U/FSM_sequential_Next_state_reg[3]_i_2_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {design_1_i/Processor_0/U0/CONTROL_U/FSM_sequential_Next_state_reg[4]_i_1_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {design_1_i/Processor_0/U0/CONTROL_U/FSM_sequential_Next_state_reg[4]_i_3_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {design_1_i/Processor_0/U0/CONTROL_U/FSM_sequential_Next_state_reg[4]_i_4_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {design_1_i/Processor_0/U0/CONTROL_U/FSM_sequential_Next_state_reg[4]_i_5_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list design_1_i/Processor_0/U0/CONTROL_U/PC_en ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list design_1_i/Processor_0/U0/CONTROL_U/PC_ld ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list design_1_i/Processor_0/U0/CONTROL_U/PC_rst ]]
save_constraints
launch_runs impl_3 -jobs 4
wait_on_run impl_3
open_run impl_3
