vhdl xil_defaultlib  \
"../../../../ArtificialNeuron.srcs/sources_1/ip/ROM_a22/ROM_a22_sim_netlist.vhdl" \

nosort
