# Tiny Tapeout project information
project:
  title:        "Minibyte CPU"              # Project title
  author:       "Zach Frazee"               # Your name
  discord:      ""                          # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "A super simple 8-bit CPU"  # One line description of what your project does
  language:     "Verilog"                   # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     50000000                    # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_minibyte"

  # List your project's source files here. Source files must be in ./src and you must list each source file separately, one per line:
  source_files:
    - "project.v"
    - "cpu.v"
    - "control_unit.v"
    - "alu.v"
    - "register.v"
    - "mux.v"
    - "drive.v"
    - "demo_rom.v"
    - "reg_ram.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  ui[0]: "DEBUG_OUT_SELECT_0"
  ui[1]: "DEBUG_OUT_SELECT_1"
  ui[2]: "DEBUG_OUT_SELECT_2"
  ui[3]: "HALT_CU"
  ui[4]: "DEMO_ROM_ENABLE"
  ui[5]: ""
  ui[6]: ""
  ui[7]: "ENABLE_GEN_REGS"

  # Outputs
  uo[0]: "ADDR_OUT_0"
  uo[1]: "ADDR_OUT_1"
  uo[2]: "ADDR_OUT_2"
  uo[3]: "ADDR_OUT_3"
  uo[4]: "ADDR_OUT_4"
  uo[5]: "ADDR_OUT_5"
  uo[6]: "ADDR_OUT_6"
  uo[7]: "WE_OUT"

  # Bidirectional pins
  uio[0]: "DATA_0"
  uio[1]: "DATA_1"
  uio[2]: "DATA_2"
  uio[3]: "DATA_3"
  uio[4]: "DATA_4"
  uio[5]: "DATA_5"
  uio[6]: "DATA_6"
  uio[7]: "DATA_7"

# Do not change!
yaml_version: 6
