arch	circuit	script_params	vtr_flow_elapsed_time	error	odin_synth_time	max_odin_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision	vpr_build_info	vpr_compiler	vpr_compiled	hostname	rundir	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_time	placed_wirelength_est	place_time	place_quench_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_delay_matrix_lookup_time	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	router_lookahead_computation_time	crit_path_route_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time	
k6_frac_N10_mem32K_40nm.xml	multiclock_output_and_latch.v	common	0.47		0.01	6012	1	0.02	-1	-1	31724	-1	-1	2	6	0	0	success	v8.0.0-4632-gf02de88fd-dirty	release IPO VTR_ASSERT_LEVEL=2	GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	2021-10-06T13:37:51	betzgrp-wintermute.eecg.utoronto.ca	/home/khalid88/Documents/vtr-verilog-to-routing/vtr_flow/tasks	363552	6	1	13	14	2	8	9	4	4	16	clb	auto	0.01	-1	0.01	0.00	0.875884	-3.21653	-0.875884	0.545	0.01	3.4411e-05	2.1961e-05	0.00368207	0.00246873	20	10	6	107788	107788	10441.3	652.579	0.03	0.00459979	0.00314804	16	3	12	12	207	122	1.35239	0.545	-4.15262	-1.35239	0	0	13748.8	859.301	0.00	0.00	0.000495665	0.000372131	
k6_frac_N10_mem32K_40nm.xml	multiclock_reader_writer.v	common	0.48		0.01	6164	1	0.02	-1	-1	31800	-1	-1	2	3	0	0	success	v8.0.0-4632-gf02de88fd-dirty	release IPO VTR_ASSERT_LEVEL=2	GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	2021-10-06T13:37:51	betzgrp-wintermute.eecg.utoronto.ca	/home/khalid88/Documents/vtr-verilog-to-routing/vtr_flow/tasks	362544	3	1	25	26	2	8	6	4	4	16	clb	auto	0.01	-1	0.01	0.00	0.571	-8.56916	-0.571	0.557849	0.01	4.8159e-05	3.386e-05	0.00539665	0.00399034	20	20	1	107788	107788	10441.3	652.579	0.01	0.00657459	0.00497701	18	2	7	7	96	57	0.655568	0.557849	-8.85867	-0.655568	0	0	13748.8	859.301	0.00	0.00	0.00123976	0.00106711	
k6_frac_N10_mem32K_40nm.xml	multiclock_separate_and_latch.v	common	0.49		0.01	5628	1	0.01	-1	-1	29548	-1	-1	2	6	0	0	success	v8.0.0-4632-gf02de88fd-dirty	release IPO VTR_ASSERT_LEVEL=2	GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	2021-10-06T13:37:51	betzgrp-wintermute.eecg.utoronto.ca	/home/khalid88/Documents/vtr-verilog-to-routing/vtr_flow/tasks	362824	6	2	10	12	2	8	10	4	4	16	clb	auto	0.01	-1	0.01	0.00	0.543757	-1.83554	-0.543757	nan	0.01	4.484e-05	2.4527e-05	0.00289715	0.00191853	20	7	8	107788	107788	10441.3	652.579	0.01	0.00374175	0.00248438	13	1	6	6	101	62	0.738225	nan	-2.20417	-0.738225	0	0	13748.8	859.301	0.00	0.00	0.000319344	0.000230934	
