// Seed: 1494744742
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_11;
  assign id_1 = 1;
  uwire id_12, id_13, id_14, id_15;
  wire id_16;
  assign id_13 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  always @(posedge id_2) if (1 && 1) id_3 <= (id_12);
  module_0 modCall_1 (
      id_8,
      id_11,
      id_13,
      id_9,
      id_5,
      id_9,
      id_14,
      id_14,
      id_9,
      id_6
  );
  assign modCall_1.id_14 = 0;
endmodule
