# module (FPGA)

Generated by STUNIR FPGA Emitter.

## Language

VERILOG

## Files

- `*.v` - HDL modules
- `module_top.v` - Top module
- `module_tb.v` - Testbench
- `module.xdc` - Timing constraints

## Simulation

```bash
# Icarus Verilog
iverilog -o module_tb.vvp module_tb.v module_top.v *.v
vvp module_tb.vvp
```

## Statistics

- Modules: 11
- Clock: 100 MHz target
- Epoch: 1769938964

## Schema

stunir.fpga.verilog.v1
