// Seed: 4114876183
module module_0 (
    input wire id_0,
    input tri1 id_1,
    input tri0 id_2,
    input tri1 id_3,
    output tri0 id_4,
    input supply0 id_5,
    input tri1 id_6,
    output tri0 id_7
);
  wire id_9;
endmodule
module module_1 #(
    parameter id_10 = 32'd64,
    parameter id_11 = 32'd28
) (
    output supply0 id_0,
    output uwire id_1,
    output supply0 id_2,
    output wand id_3,
    input wor id_4,
    input supply1 id_5,
    input tri id_6,
    input supply1 module_1
);
  tri id_9 = ~id_4;
  assign id_9 = id_7;
  defparam id_10.id_11 = 1; id_12(
      id_0, 1
  ); module_0(
      id_9, id_5, id_5, id_9, id_9, id_4, id_6, id_0
  );
  wire id_13;
endmodule
