#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "F:\iverilog\lib\ivl\system.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "F:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "F:\iverilog\lib\ivl\va_math.vpi";
S_000001d025beacd0 .scope module, "reg_file_tb" "reg_file_tb" 2 11;
 .timescale 0 0;
v000001d025c52e40_0 .var "CLK", 0 0;
v000001d025c52080_0 .var "READREG1", 2 0;
v000001d025c52da0_0 .var "READREG2", 2 0;
v000001d025c521c0_0 .net "REGOUT1", 7 0, L_000001d025bfe280;  1 drivers
v000001d025c52d00_0 .net "REGOUT2", 7 0, L_000001d025bfe6e0;  1 drivers
v000001d025c52ee0_0 .var "RESET", 0 0;
v000001d025c52120_0 .var "WRITEDATA", 7 0;
v000001d025c52800_0 .var "WRITEENABLE", 0 0;
v000001d025c52940_0 .var "WRITEREG", 2 0;
S_000001d025b6e6d0 .scope module, "regfile" "reg_file" 2 21, 3 20 0, S_000001d025beacd0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT1";
    .port_info 2 /OUTPUT 8 "OUT2";
    .port_info 3 /INPUT 3 "INADDRESS";
    .port_info 4 /INPUT 3 "OUT1ADDRESS";
    .port_info 5 /INPUT 3 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
L_000001d025bfe280/d .functor BUFZ 8, L_000001d025c52300, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001d025bfe280 .delay 8 (2,2,2) L_000001d025bfe280/d;
L_000001d025bfe6e0/d .functor BUFZ 8, L_000001d025c523a0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001d025bfe6e0 .delay 8 (2,2,2) L_000001d025bfe6e0/d;
v000001d025b6e860_0 .net "CLK", 0 0, v000001d025c52e40_0;  1 drivers
v000001d025bc3120_0 .net "IN", 7 0, v000001d025c52120_0;  1 drivers
v000001d025b6e900_0 .net "INADDRESS", 2 0, v000001d025c52940_0;  1 drivers
v000001d025b6e9a0_0 .net "OUT1", 7 0, L_000001d025bfe280;  alias, 1 drivers
v000001d025b6ea40_0 .net "OUT1ADDRESS", 2 0, v000001d025c52080_0;  1 drivers
v000001d025bf46d0_0 .net "OUT2", 7 0, L_000001d025bfe6e0;  alias, 1 drivers
v000001d025bf4770_0 .net "OUT2ADDRESS", 2 0, v000001d025c52da0_0;  1 drivers
v000001d025bf4c20_0 .net "RESET", 0 0, v000001d025c52ee0_0;  1 drivers
v000001d025bf4cc0_0 .net "WRITE", 0 0, v000001d025c52800_0;  1 drivers
v000001d025bf4d60_0 .net *"_ivl_0", 7 0, L_000001d025c52300;  1 drivers
v000001d025c52f80_0 .net *"_ivl_10", 4 0, L_000001d025c524e0;  1 drivers
L_000001d025c53090 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d025c52760_0 .net *"_ivl_13", 1 0, L_000001d025c53090;  1 drivers
v000001d025c526c0_0 .net *"_ivl_2", 4 0, L_000001d025c52260;  1 drivers
L_000001d025c53048 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d025c52b20_0 .net *"_ivl_5", 1 0, L_000001d025c53048;  1 drivers
v000001d025c52440_0 .net *"_ivl_8", 7 0, L_000001d025c523a0;  1 drivers
v000001d025c528a0 .array "registers", 0 7, 7 0;
E_000001d025beca10 .event posedge, v000001d025b6e860_0;
L_000001d025c52300 .array/port v000001d025c528a0, L_000001d025c52260;
L_000001d025c52260 .concat [ 3 2 0 0], v000001d025c52080_0, L_000001d025c53048;
L_000001d025c523a0 .array/port v000001d025c528a0, L_000001d025c524e0;
L_000001d025c524e0 .concat [ 3 2 0 0], v000001d025c52da0_0, L_000001d025c53090;
    .scope S_000001d025b6e6d0;
T_0 ;
    %wait E_000001d025beca10;
    %load/vec4 v000001d025bf4cc0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.2, 9;
    %load/vec4 v000001d025bf4c20_0;
    %inv;
    %and;
T_0.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %delay 1, 0;
    %load/vec4 v000001d025bc3120_0;
    %load/vec4 v000001d025b6e900_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v000001d025c528a0, 4, 0;
T_0.0 ;
    %load/vec4 v000001d025bf4c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.3, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d025c528a0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d025c528a0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d025c528a0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d025c528a0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d025c528a0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d025c528a0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d025c528a0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d025c528a0, 4, 0;
T_0.3 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001d025beacd0;
T_1 ;
    %vpi_call 2 25 "$monitor", $time, "WRITEDATA = %d | REGOUT1 = %d, REGOUT2 = %d | WRITEREG =  %d, READREG1 = %d, READREG2 = %d | WRITEENABLE = %d, CLK = %d, RESET %d", v000001d025c52120_0, v000001d025c521c0_0, v000001d025c52d00_0, v000001d025c52940_0, v000001d025c52080_0, v000001d025c52da0_0, v000001d025c52800_0, v000001d025c52e40_0, v000001d025c52ee0_0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_000001d025beacd0;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d025c52e40_0, 0, 1;
    %vpi_call 2 33 "$dumpfile", "reg_file_wavedata.vcd" {0 0 0};
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001d025beacd0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d025c52ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d025c52800_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d025c52ee0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001d025c52080_0, 0, 3;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001d025c52da0_0, 0, 3;
    %delay 6, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d025c52ee0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001d025c52940_0, 0, 3;
    %pushi/vec4 95, 0, 8;
    %store/vec4 v000001d025c52120_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d025c52800_0, 0, 1;
    %delay 7, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d025c52800_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001d025c52080_0, 0, 3;
    %delay 7, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001d025c52940_0, 0, 3;
    %pushi/vec4 28, 0, 8;
    %store/vec4 v000001d025c52120_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d025c52800_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001d025c52080_0, 0, 3;
    %delay 8, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d025c52800_0, 0, 1;
    %delay 8, 0;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001d025c52940_0, 0, 3;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v000001d025c52120_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d025c52800_0, 0, 1;
    %delay 8, 0;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v000001d025c52120_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d025c52800_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d025c52800_0, 0, 1;
    %delay 6, 0;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000001d025c52940_0, 0, 3;
    %pushi/vec4 50, 0, 8;
    %store/vec4 v000001d025c52120_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d025c52800_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d025c52800_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 89 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_000001d025beacd0;
T_3 ;
    %delay 4, 0;
    %load/vec4 v000001d025c52e40_0;
    %inv;
    %store/vec4 v000001d025c52e40_0, 0, 1;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "reg_file_tb.v";
    "./reg_file.v";
