{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1641636553907 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641636553907 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan  8 18:09:13 2022 " "Processing started: Sat Jan  8 18:09:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1641636553907 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641636553907 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641636553907 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1641636554205 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1641636554206 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "rand main.v(58) " "Verilog HDL Declaration warning at main.v(58): \"rand\" is SystemVerilog-2005 keyword" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 58 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1641636560534 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "rand main.v(529) " "Verilog HDL Declaration warning at main.v(529): \"rand\" is SystemVerilog-2005 keyword" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 529 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1641636560535 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "main.v(537) " "Verilog HDL information at main.v(537): always construct contains both blocking and non-blocking assignments" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 537 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1641636560535 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "rand main.v(696) " "Verilog HDL Declaration warning at main.v(696): \"rand\" is SystemVerilog-2005 keyword" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 696 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1641636560535 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "hit Hit main.v(698) " "Verilog HDL Declaration information at main.v(698): object \"hit\" differs only in case from object \"Hit\" in the same scope" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 698 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641636560535 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "score Score main.v(716) " "Verilog HDL Declaration information at main.v(716): object \"score\" differs only in case from object \"Score\" in the same scope" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 716 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641636560535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 11 11 " "Found 11 design units, including 11 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk1Hz " "Found entity 1: clk1Hz" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641636560536 ""} { "Info" "ISGN_ENTITY_NAME" "2 level " "Found entity 2: level" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641636560536 ""} { "Info" "ISGN_ENTITY_NAME" "3 countDown " "Found entity 3: countDown" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641636560536 ""} { "Info" "ISGN_ENTITY_NAME" "4 display " "Found entity 4: display" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 137 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641636560536 ""} { "Info" "ISGN_ENTITY_NAME" "5 addScore " "Found entity 5: addScore" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641636560536 ""} { "Info" "ISGN_ENTITY_NAME" "6 image " "Found entity 6: image" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 202 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641636560536 ""} { "Info" "ISGN_ENTITY_NAME" "7 matrix " "Found entity 7: matrix" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641636560536 ""} { "Info" "ISGN_ENTITY_NAME" "8 checkkeypad " "Found entity 8: checkkeypad" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 527 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641636560536 ""} { "Info" "ISGN_ENTITY_NAME" "9 clk_div_matrix " "Found entity 9: clk_div_matrix" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 629 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641636560536 ""} { "Info" "ISGN_ENTITY_NAME" "10 hit " "Found entity 10: hit" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 663 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641636560536 ""} { "Info" "ISGN_ENTITY_NAME" "11 main " "Found entity 11: main" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 684 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641636560536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641636560536 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1641636560566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk1Hz clk1Hz:Clk1Hz " "Elaborating entity \"clk1Hz\" for hierarchy \"clk1Hz:Clk1Hz\"" {  } { { "main.v" "Clk1Hz" { Text "D:/Homework/110/verilog/verilog/main.v" 702 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641636560569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "level level:Level " "Elaborating entity \"level\" for hierarchy \"level:Level\"" {  } { { "main.v" "Level" { Text "D:/Homework/110/verilog/verilog/main.v" 704 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641636560573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countDown countDown:CountDown " "Elaborating entity \"countDown\" for hierarchy \"countDown:CountDown\"" {  } { { "main.v" "CountDown" { Text "D:/Homework/110/verilog/verilog/main.v" 707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641636560579 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 main.v(98) " "Verilog HDL assignment warning at main.v(98): truncated value with size 32 to match size of target (5)" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641636560582 "|main|countDown:CountDown"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 main.v(102) " "Verilog HDL assignment warning at main.v(102): truncated value with size 32 to match size of target (5)" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641636560582 "|main|countDown:CountDown"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:LevelDisplay " "Elaborating entity \"display\" for hierarchy \"display:LevelDisplay\"" {  } { { "main.v" "LevelDisplay" { Text "D:/Homework/110/verilog/verilog/main.v" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641636560582 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 main.v(145) " "Verilog HDL assignment warning at main.v(145): truncated value with size 32 to match size of target (5)" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641636560585 "|main|display:LevelDisplay"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 main.v(146) " "Verilog HDL assignment warning at main.v(146): truncated value with size 32 to match size of target (5)" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641636560585 "|main|display:LevelDisplay"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "first main.v(150) " "Verilog HDL Always Construct warning at main.v(150): variable \"first\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 150 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1641636560585 "|main|display:LevelDisplay"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "main.v(150) " "Verilog HDL Case Statement warning at main.v(150): incomplete case statement has no default case item" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 150 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1641636560585 "|main|display:LevelDisplay"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "second main.v(162) " "Verilog HDL Always Construct warning at main.v(162): variable \"second\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 162 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1641636560585 "|main|display:LevelDisplay"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "main.v(162) " "Verilog HDL Case Statement warning at main.v(162): incomplete case statement has no default case item" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 162 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1641636560585 "|main|display:LevelDisplay"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out1 main.v(148) " "Verilog HDL Always Construct warning at main.v(148): inferring latch(es) for variable \"out1\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1641636560585 "|main|display:LevelDisplay"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out2 main.v(148) " "Verilog HDL Always Construct warning at main.v(148): inferring latch(es) for variable \"out2\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1641636560585 "|main|display:LevelDisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[0\] main.v(148) " "Inferred latch for \"out2\[0\]\" at main.v(148)" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641636560585 "|main|display:LevelDisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[1\] main.v(148) " "Inferred latch for \"out2\[1\]\" at main.v(148)" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641636560585 "|main|display:LevelDisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[2\] main.v(148) " "Inferred latch for \"out2\[2\]\" at main.v(148)" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641636560585 "|main|display:LevelDisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[3\] main.v(148) " "Inferred latch for \"out2\[3\]\" at main.v(148)" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641636560585 "|main|display:LevelDisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[4\] main.v(148) " "Inferred latch for \"out2\[4\]\" at main.v(148)" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641636560585 "|main|display:LevelDisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[5\] main.v(148) " "Inferred latch for \"out2\[5\]\" at main.v(148)" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641636560585 "|main|display:LevelDisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[6\] main.v(148) " "Inferred latch for \"out2\[6\]\" at main.v(148)" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641636560585 "|main|display:LevelDisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[0\] main.v(148) " "Inferred latch for \"out1\[0\]\" at main.v(148)" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641636560585 "|main|display:LevelDisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[1\] main.v(148) " "Inferred latch for \"out1\[1\]\" at main.v(148)" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641636560585 "|main|display:LevelDisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[2\] main.v(148) " "Inferred latch for \"out1\[2\]\" at main.v(148)" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641636560585 "|main|display:LevelDisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[3\] main.v(148) " "Inferred latch for \"out1\[3\]\" at main.v(148)" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641636560585 "|main|display:LevelDisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[4\] main.v(148) " "Inferred latch for \"out1\[4\]\" at main.v(148)" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641636560585 "|main|display:LevelDisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[5\] main.v(148) " "Inferred latch for \"out1\[5\]\" at main.v(148)" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641636560585 "|main|display:LevelDisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[6\] main.v(148) " "Inferred latch for \"out1\[6\]\" at main.v(148)" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641636560586 "|main|display:LevelDisplay"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div_matrix clk_div_matrix:u_mHz " "Elaborating entity \"clk_div_matrix\" for hierarchy \"clk_div_matrix:u_mHz\"" {  } { { "main.v" "u_mHz" { Text "D:/Homework/110/verilog/verilog/main.v" 711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641636560586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix matrix:u_matrix " "Elaborating entity \"matrix\" for hierarchy \"matrix:u_matrix\"" {  } { { "main.v" "u_matrix" { Text "D:/Homework/110/verilog/verilog/main.v" 712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641636560593 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 main.v(297) " "Verilog HDL assignment warning at main.v(297): truncated value with size 32 to match size of target (3)" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641636560595 "|main|matrix:u_matrix"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "checkkeypad checkkeypad:u_pad " "Elaborating entity \"checkkeypad\" for hierarchy \"checkkeypad:u_pad\"" {  } { { "main.v" "u_pad" { Text "D:/Homework/110/verilog/verilog/main.v" 713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641636560596 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "keypadBuf main.v(533) " "Verilog HDL or VHDL warning at main.v(533): object \"keypadBuf\" assigned a value but never read" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 533 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641636560598 "|main|checkkeypad:u_pad"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hit hit:Hit " "Elaborating entity \"hit\" for hierarchy \"hit:Hit\"" {  } { { "main.v" "Hit" { Text "D:/Homework/110/verilog/verilog/main.v" 715 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641636560599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addScore addScore:Score " "Elaborating entity \"addScore\" for hierarchy \"addScore:Score\"" {  } { { "main.v" "Score" { Text "D:/Homework/110/verilog/verilog/main.v" 717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641636560605 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 main.v(192) " "Verilog HDL assignment warning at main.v(192): truncated value with size 32 to match size of target (5)" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641636560607 "|main|addScore:Score"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image image:u_image " "Elaborating entity \"image\" for hierarchy \"image:u_image\"" {  } { { "main.v" "u_image" { Text "D:/Homework/110/verilog/verilog/main.v" 719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641636560607 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display:LevelDisplay\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display:LevelDisplay\|Mod0\"" {  } { { "main.v" "Mod0" { Text "D:/Homework/110/verilog/verilog/main.v" 145 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1641636560899 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display:LevelDisplay\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display:LevelDisplay\|Div0\"" {  } { { "main.v" "Div0" { Text "D:/Homework/110/verilog/verilog/main.v" 146 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1641636560899 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display:CountDownDisplay\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display:CountDownDisplay\|Mod0\"" {  } { { "main.v" "Mod0" { Text "D:/Homework/110/verilog/verilog/main.v" 145 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1641636560899 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display:CountDownDisplay\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display:CountDownDisplay\|Div0\"" {  } { { "main.v" "Div0" { Text "D:/Homework/110/verilog/verilog/main.v" 146 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1641636560899 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display:ScoreDisplay\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display:ScoreDisplay\|Mod0\"" {  } { { "main.v" "Mod0" { Text "D:/Homework/110/verilog/verilog/main.v" 145 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1641636560899 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display:ScoreDisplay\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display:ScoreDisplay\|Div0\"" {  } { { "main.v" "Div0" { Text "D:/Homework/110/verilog/verilog/main.v" 146 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1641636560899 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1641636560899 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display:LevelDisplay\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"display:LevelDisplay\|lpm_divide:Mod0\"" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 145 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641636560934 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display:LevelDisplay\|lpm_divide:Mod0 " "Instantiated megafunction \"display:LevelDisplay\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641636560934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641636560934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641636560934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641636560934 ""}  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 145 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641636560934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_52m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_52m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_52m " "Found entity 1: lpm_divide_52m" {  } { { "db/lpm_divide_52m.tdf" "" { Text "D:/Homework/110/verilog/verilog/db/lpm_divide_52m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641636560972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641636560972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "D:/Homework/110/verilog/verilog/db/sign_div_unsign_8kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641636560981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641636560981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mse " "Found entity 1: alt_u_div_mse" {  } { { "db/alt_u_div_mse.tdf" "" { Text "D:/Homework/110/verilog/verilog/db/alt_u_div_mse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641636560995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641636560995 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display:LevelDisplay\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"display:LevelDisplay\|lpm_divide:Div0\"" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 146 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641636561010 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display:LevelDisplay\|lpm_divide:Div0 " "Instantiated megafunction \"display:LevelDisplay\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641636561010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641636561010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641636561010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641636561010 ""}  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 146 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641636561010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2am " "Found entity 1: lpm_divide_2am" {  } { { "db/lpm_divide_2am.tdf" "" { Text "D:/Homework/110/verilog/verilog/db/lpm_divide_2am.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641636561047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641636561047 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:LevelDisplay\|out2\[0\] " "LATCH primitive \"display:LevelDisplay\|out2\[0\]\" is permanently enabled" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1641636561083 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:LevelDisplay\|out2\[2\] " "LATCH primitive \"display:LevelDisplay\|out2\[2\]\" is permanently enabled" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1641636561083 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:LevelDisplay\|out2\[3\] " "LATCH primitive \"display:LevelDisplay\|out2\[3\]\" is permanently enabled" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1641636561083 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:LevelDisplay\|out2\[4\] " "LATCH primitive \"display:LevelDisplay\|out2\[4\]\" is permanently enabled" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1641636561083 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:LevelDisplay\|out2\[5\] " "LATCH primitive \"display:LevelDisplay\|out2\[5\]\" is permanently enabled" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1641636561083 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:LevelDisplay\|out2\[6\] " "LATCH primitive \"display:LevelDisplay\|out2\[6\]\" is permanently enabled" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1641636561083 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:CountDownDisplay\|out2\[0\] " "LATCH primitive \"display:CountDownDisplay\|out2\[0\]\" is permanently enabled" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1641636561083 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:CountDownDisplay\|out2\[2\] " "LATCH primitive \"display:CountDownDisplay\|out2\[2\]\" is permanently enabled" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1641636561083 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:CountDownDisplay\|out2\[3\] " "LATCH primitive \"display:CountDownDisplay\|out2\[3\]\" is permanently enabled" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1641636561083 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:CountDownDisplay\|out2\[4\] " "LATCH primitive \"display:CountDownDisplay\|out2\[4\]\" is permanently enabled" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1641636561083 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:CountDownDisplay\|out2\[5\] " "LATCH primitive \"display:CountDownDisplay\|out2\[5\]\" is permanently enabled" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1641636561083 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:CountDownDisplay\|out2\[6\] " "LATCH primitive \"display:CountDownDisplay\|out2\[6\]\" is permanently enabled" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1641636561083 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:ScoreDisplay\|out2\[0\] " "LATCH primitive \"display:ScoreDisplay\|out2\[0\]\" is permanently enabled" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1641636561083 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:ScoreDisplay\|out2\[2\] " "LATCH primitive \"display:ScoreDisplay\|out2\[2\]\" is permanently enabled" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1641636561083 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:ScoreDisplay\|out2\[3\] " "LATCH primitive \"display:ScoreDisplay\|out2\[3\]\" is permanently enabled" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1641636561083 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:ScoreDisplay\|out2\[4\] " "LATCH primitive \"display:ScoreDisplay\|out2\[4\]\" is permanently enabled" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1641636561083 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:ScoreDisplay\|out2\[5\] " "LATCH primitive \"display:ScoreDisplay\|out2\[5\]\" is permanently enabled" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1641636561083 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:ScoreDisplay\|out2\[6\] " "LATCH primitive \"display:ScoreDisplay\|out2\[6\]\" is permanently enabled" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1641636561083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:LevelDisplay\|out1\[0\] " "Latch display:LevelDisplay\|out1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s1 " "Ports D and ENA on the latch are fed by the same signal s1" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 685 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641636561158 ""}  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641636561158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:LevelDisplay\|out1\[1\] " "Latch display:LevelDisplay\|out1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA level:Level\|pointOut\[4\] " "Ports D and ENA on the latch are fed by the same signal level:Level\|pointOut\[4\]" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641636561158 ""}  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641636561158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:LevelDisplay\|out1\[2\] " "Latch display:LevelDisplay\|out1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA level:Level\|pointOut\[4\] " "Ports D and ENA on the latch are fed by the same signal level:Level\|pointOut\[4\]" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641636561158 ""}  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641636561158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:LevelDisplay\|out1\[3\] " "Latch display:LevelDisplay\|out1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s1 " "Ports D and ENA on the latch are fed by the same signal s1" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 685 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641636561158 ""}  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641636561158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:LevelDisplay\|out1\[4\] " "Latch display:LevelDisplay\|out1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s1 " "Ports D and ENA on the latch are fed by the same signal s1" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 685 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641636561159 ""}  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641636561159 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:LevelDisplay\|out1\[5\] " "Latch display:LevelDisplay\|out1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s1 " "Ports D and ENA on the latch are fed by the same signal s1" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 685 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641636561159 ""}  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641636561159 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:LevelDisplay\|out1\[6\] " "Latch display:LevelDisplay\|out1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s1 " "Ports D and ENA on the latch are fed by the same signal s1" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 685 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641636561159 ""}  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641636561159 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:CountDownDisplay\|out1\[0\] " "Latch display:CountDownDisplay\|out1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA countDown:CountDown\|timeNow\[1\] " "Ports D and ENA on the latch are fed by the same signal countDown:CountDown\|timeNow\[1\]" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641636561159 ""}  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641636561159 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:CountDownDisplay\|out1\[1\] " "Latch display:CountDownDisplay\|out1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA countDown:CountDown\|timeNow\[2\] " "Ports D and ENA on the latch are fed by the same signal countDown:CountDown\|timeNow\[2\]" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641636561159 ""}  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641636561159 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:CountDownDisplay\|out1\[2\] " "Latch display:CountDownDisplay\|out1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA countDown:CountDown\|timeNow\[2\] " "Ports D and ENA on the latch are fed by the same signal countDown:CountDown\|timeNow\[2\]" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641636561159 ""}  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641636561159 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:CountDownDisplay\|out1\[3\] " "Latch display:CountDownDisplay\|out1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA countDown:CountDown\|timeNow\[1\] " "Ports D and ENA on the latch are fed by the same signal countDown:CountDown\|timeNow\[1\]" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641636561159 ""}  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641636561159 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:CountDownDisplay\|out1\[4\] " "Latch display:CountDownDisplay\|out1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA countDown:CountDown\|timeNow\[2\] " "Ports D and ENA on the latch are fed by the same signal countDown:CountDown\|timeNow\[2\]" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641636561159 ""}  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641636561159 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:CountDownDisplay\|out1\[5\] " "Latch display:CountDownDisplay\|out1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA countDown:CountDown\|timeNow\[1\] " "Ports D and ENA on the latch are fed by the same signal countDown:CountDown\|timeNow\[1\]" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641636561159 ""}  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641636561159 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:CountDownDisplay\|out1\[6\] " "Latch display:CountDownDisplay\|out1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA countDown:CountDown\|timeNow\[1\] " "Ports D and ENA on the latch are fed by the same signal countDown:CountDown\|timeNow\[1\]" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641636561159 ""}  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641636561159 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:ScoreDisplay\|out1\[0\] " "Latch display:ScoreDisplay\|out1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA addScore:Score\|score\[1\] " "Ports D and ENA on the latch are fed by the same signal addScore:Score\|score\[1\]" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 190 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641636561159 ""}  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641636561159 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:ScoreDisplay\|out1\[1\] " "Latch display:ScoreDisplay\|out1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA addScore:Score\|score\[2\] " "Ports D and ENA on the latch are fed by the same signal addScore:Score\|score\[2\]" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 190 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641636561159 ""}  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641636561159 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:ScoreDisplay\|out1\[2\] " "Latch display:ScoreDisplay\|out1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA addScore:Score\|score\[2\] " "Ports D and ENA on the latch are fed by the same signal addScore:Score\|score\[2\]" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 190 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641636561159 ""}  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641636561159 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:ScoreDisplay\|out1\[3\] " "Latch display:ScoreDisplay\|out1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA addScore:Score\|score\[1\] " "Ports D and ENA on the latch are fed by the same signal addScore:Score\|score\[1\]" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 190 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641636561159 ""}  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641636561159 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:ScoreDisplay\|out1\[4\] " "Latch display:ScoreDisplay\|out1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA addScore:Score\|score\[2\] " "Ports D and ENA on the latch are fed by the same signal addScore:Score\|score\[2\]" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 190 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641636561159 ""}  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641636561159 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:ScoreDisplay\|out1\[5\] " "Latch display:ScoreDisplay\|out1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA addScore:Score\|score\[1\] " "Ports D and ENA on the latch are fed by the same signal addScore:Score\|score\[1\]" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 190 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641636561159 ""}  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641636561159 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:ScoreDisplay\|out1\[6\] " "Latch display:ScoreDisplay\|out1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA addScore:Score\|score\[1\] " "Ports D and ENA on the latch are fed by the same signal addScore:Score\|score\[1\]" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 190 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641636561159 ""}  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641636561159 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out2\[1\] GND " "Pin \"out2\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 687 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641636561242 "|main|out2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out4\[1\] GND " "Pin \"out4\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 687 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641636561242 "|main|out4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out6\[1\] GND " "Pin \"out6\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 687 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641636561242 "|main|out6[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1641636561242 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1641636561298 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Homework/110/verilog/verilog/output_files/main.map.smsg " "Generated suppressed messages file D:/Homework/110/verilog/verilog/output_files/main.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641636561528 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1641636561679 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641636561679 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "456 " "Implemented 456 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1641636561763 ""} { "Info" "ICUT_CUT_TM_OPINS" "80 " "Implemented 80 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1641636561763 ""} { "Info" "ICUT_CUT_TM_LCELLS" "367 " "Implemented 367 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1641636561763 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1641636561763 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 81 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 81 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4909 " "Peak virtual memory: 4909 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1641636561811 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan  8 18:09:21 2022 " "Processing ended: Sat Jan  8 18:09:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1641636561811 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1641636561811 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1641636561811 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1641636561811 ""}
