/home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/src_hw/test.vhd {0 {vcom -work work -2002 -explicit -vopt -stats=none /home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/src_hw/test.vhd
QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity test
-- Compiling architecture mixed of test
** Error: /home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/src_hw/test.vhd(15): Type error resolving infix expression "=" as type ieee.std_logic_1164.STD_LOGIC.
** Note: /home/sfstowe/sfstowe/cpre381/ProjPart2/sPipelinedProcessor/src_hw/test.vhd(17): VHDL Compiler exiting

} {8.0 9.0} {}}
