# started on Tue Jan 14 14:30:00 2025

1830.16	msec	task-clock:u	1830162676	100.00	0.995	CPUs utilized
0		context-switches:u	1830162676	100.00	0.000	/sec
0		cpu-migrations:u	1830162676	100.00	0.000	/sec
34		page-faults:u	1830162676	100.00	18.578	/sec
4385833508		cycles:u	907223406	49.00	2.396	GHz
6577943203		instructions:u	909121826	49.00	1.50	insn per cycle
2216159676		branches:u	906282571	49.00	1.211	G/sec
3920		branch-misses:u	910283275	49.00	0.00	of all branches
72301		L1-dcache-loads:u	914333145	49.00	39.505	K/sec
3423		L1-dcache-load-misses:u	918327845	50.00	4.73	of all L1-dcache accesses
6204		LLC-loads:u	922327790	50.00	3.390	K/sec
16		LLC-load-misses:u	789039813	43.00	0.26	of all LL-cache accesses
4317238516		L1-icache-loads:u	792049923	43.00	2.359	G/sec
2063		L1-icache-load-misses:u	791879213	43.00	0.00	of all L1-icache accesses
7022		dTLB-loads:u	787826292	43.00	3.837	K/sec
116		dTLB-load-misses:u	783835609	42.00	1.65	of all dTLB cache accesses
4293486353		iTLB-loads:u	779835034	42.00	2.346	G/sec
68		iTLB-load-misses:u	775833720	42.00	0.00	of all iTLB cache accesses
<not supported>		L1-dcache-prefetches:u	0	100.00		
<not supported>		L1-dcache-prefetch-misses:u	0	100.00		
