Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jul 28 07:19:19 2022
| Host         : Fahim-PC running 64-bit major release  (build 9200)
| Command      : report_methodology -file decoder_methodology_drc_routed.rpt -pb decoder_methodology_drc_routed.pb -rpx decoder_methodology_drc_routed.rpx
| Design       : decoder
| Device       : xc7s100fgga676-2
| Speed File   : -2
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 23
+-----------+----------+------------------------------------------+------------+
| Rule      | Severity | Description                              | Violations |
+-----------+----------+------------------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay            | 16         |
| XDCH-2    | Warning  | Same min and max delay values on IO port | 7          |
+-----------+----------+------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on dat[0] relative to clock(s) clk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on dat[10] relative to clock(s) clk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on dat[11] relative to clock(s) clk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on dat[12] relative to clock(s) clk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on dat[13] relative to clock(s) clk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on dat[1] relative to clock(s) clk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on dat[2] relative to clock(s) clk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on dat[3] relative to clock(s) clk
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on dat[4] relative to clock(s) clk
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on dat[5] relative to clock(s) clk
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on dat[6] relative to clock(s) clk
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on dat[7] relative to clock(s) clk
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on dat[8] relative to clock(s) clk
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on dat[9] relative to clock(s) clk
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on ready relative to clock(s) clk
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) clk
Related violations: <none>

XDCH-2#1 Warning
Same min and max delay values on IO port  
The same output delay of 1.000 ns has been defined on port 'out[0]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 1.000 out
C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.srcs/constrs_1/new/Constraints_1.xdc (Line: 38)
Related violations: <none>

XDCH-2#2 Warning
Same min and max delay values on IO port  
The same output delay of 1.000 ns has been defined on port 'out[1]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 1.000 out
C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.srcs/constrs_1/new/Constraints_1.xdc (Line: 38)
Related violations: <none>

XDCH-2#3 Warning
Same min and max delay values on IO port  
The same output delay of 1.000 ns has been defined on port 'out[2]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 1.000 out
C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.srcs/constrs_1/new/Constraints_1.xdc (Line: 38)
Related violations: <none>

XDCH-2#4 Warning
Same min and max delay values on IO port  
The same output delay of 1.000 ns has been defined on port 'out[3]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 1.000 out
C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.srcs/constrs_1/new/Constraints_1.xdc (Line: 38)
Related violations: <none>

XDCH-2#5 Warning
Same min and max delay values on IO port  
The same output delay of 1.000 ns has been defined on port 'out[4]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 1.000 out
C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.srcs/constrs_1/new/Constraints_1.xdc (Line: 38)
Related violations: <none>

XDCH-2#6 Warning
Same min and max delay values on IO port  
The same output delay of 1.000 ns has been defined on port 'out[5]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 1.000 out
C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.srcs/constrs_1/new/Constraints_1.xdc (Line: 38)
Related violations: <none>

XDCH-2#7 Warning
Same min and max delay values on IO port  
The same output delay of 1.000 ns has been defined on port 'out[6]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 1.000 out
C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.srcs/constrs_1/new/Constraints_1.xdc (Line: 38)
Related violations: <none>


