Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

INFO:EDK - file name is pcores/jaip_v1_00_a/netlist/divider.ngc
INFO:EDK - file name is pcores/jaip_v1_00_a/netlist/multiplier.ngc

********************************************************************************
At Local date and time: Tue Jun 24 12:29:19 2014
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf SDK
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!
INFO:EDK - file name is pcores/jaip_v1_00_a/netlist/divider.ngc
INFO:EDK - file name is pcores/jaip_v1_00_a/netlist/multiplier.ngc

********************************************************************************
At Local date and time: Tue Jun 24 12:29:30 2014
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc5vfx70tff1136-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vfx70tff1136-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc5vfx70t' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR2_SDRAM -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_USE_MIG_V5_PHY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 214 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 32 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 40000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 55000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 15000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 15000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 275 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 10000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 105000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 200 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 3 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 266 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 290 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x50000000-0x5fffffff) DDR2_SDRAM	mb_plb
  (0x81800000-0x8180001f) xps_intc_0	mb_plb
  (0x83600000-0x8360ffff) SysACE_CompactFlash	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x88000000-0x8800ffff) jaip_0	mb_plb
  (0x88010000-0x8801ffff) jaip_0	mb_plb
  (0x88080000-0x880801ff) data_coherence_controller_0	mb_plb
  (0x88080200-0x880803ff) data_coherence_controller_0	mb_plb
  (0x8a300000-0x8a3fffff) SRAM	mb_plb
  (0x8a300000-0x8a3fffff) SRAM	microblaze_0_DXCL
  (0x8a300000-0x8a3fffff) SRAM	microblaze_0_IXCL
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 366 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_DPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 200 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_IPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 9 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x2000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_2 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_2 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_2 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:SRAM - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:SRAM - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:SRAM - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 90 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: xps_sysace, INSTANCE:SysACE_CompactFlash - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: xps_sysace, INSTANCE:SysACE_CompactFlash - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_sysace, INSTANCE:SysACE_CompactFlash - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 90 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: data_coherence_controller,
   INSTANCE:data_coherence_controller_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\data_coherence_controller_v
   1_00_a\data\data_coherence_controller_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: data_coherence_controller,
   INSTANCE:data_coherence_controller_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 4 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\data_coherence_controller_v
   1_00_a\data\data_coherence_controller_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: data_coherence_controller,
   INSTANCE:data_coherence_controller_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\data_coherence_controller_v
   1_00_a\data\data_coherence_controller_v2_1_0.mpd line 30 
INFO:EDK:4130 - IPNAME: data_coherence_controller,
   INSTANCE:data_coherence_controller_0 - tool is overriding PARAMETER
   C_MPLB_DWIDTH value to 64 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\data_coherence_controller_v
   1_00_a\data\data_coherence_controller_v2_1_0.mpd line 39 
INFO:EDK:4130 - IPNAME: jaip, INSTANCE:jaip_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\jaip_v1_00_a\data\jaip_v2_1
   _0.mpd line 30 
INFO:EDK:4130 - IPNAME: jaip, INSTANCE:jaip_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 4 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\jaip_v1_00_a\data\jaip_v2_1
   _0.mpd line 31 
INFO:EDK:4130 - IPNAME: jaip, INSTANCE:jaip_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\jaip_v1_00_a\data\jaip_v2_1
   _0.mpd line 32 
INFO:EDK:4130 - IPNAME: jaip, INSTANCE:jaip_0 - tool is overriding PARAMETER
   C_MPLB_DWIDTH value to 64 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\jaip_v1_00_a\data\jaip_v2_1
   _0.mpd line 41 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 4 master(s) : 9 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: ICACHE_FSL_IN_CLK, CONNECTOR:
   microblaze_0_IXCL_FSL_S_Clk - floating connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 978 
WARNING:EDK:4181 - PORT: ICACHE_FSL_OUT_CLK, CONNECTOR:
   microblaze_0_IXCL_FSL_M_Clk - floating connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 983 
WARNING:EDK:4181 - PORT: DCACHE_FSL_IN_CLK, CONNECTOR:
   microblaze_0_DXCL_FSL_S_Clk - floating connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 988 
WARNING:EDK:4181 - PORT: DCACHE_FSL_OUT_CLK, CONNECTOR:
   microblaze_0_DXCL_FSL_M_Clk - floating connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 993 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 229 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 8 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 332 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 8 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 362 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 398 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x90000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x90000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to PLB -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_TWR value to 15000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 766 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_IS_WRITE_INDEX value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 768 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_RAS_N_INDEX value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 769 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_CAS_N_INDEX value to 3 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 770 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_WE_N_INDEX value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 771 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_RMW_INDEX value to 6 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 772 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_0_INDEX value to 7 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 773 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DQS_O_INDEX value to 8 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 774 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_1_INDEX value to 9 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 775 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_PUSH_INDEX value to 10 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 776 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_2_INDEX value to 11 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 777 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_LOAD_INDEX value to 12 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 778 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_ENABLE_INDEX value to 13 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 779 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 780 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_ROW_COL_SEL_INDEX value to 15 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 781 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_FORCE_DM_INDEX value to 16 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 782 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_REPEAT4_INDEX value to 17 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 783 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_ARB_RDMODWR_DELAY value to 3 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 794 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 795 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_LOAD_RDWDADDR_DELAY value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 799 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 12 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 800 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_SIZE_DELAY value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 801 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 802 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 803 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q0_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 804 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q1_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 805 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q2_DELAY value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 806 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q3_DELAY value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 807 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q4_DELAY value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 808 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q6_DELAY value to 5 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 810 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q7_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 811 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q8_DELAY value to 3 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 812 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q9_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 813 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q10_DELAY value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 814 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q11_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 815 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q12_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 816 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q13_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 817 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q14_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 818 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q15_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 819 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q16_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 820 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q17_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 821 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_1_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 840 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_2_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 841 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_3_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 842 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_4_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 843 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_5_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 844 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_6_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 845 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_7_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 846 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_B64_REPEAT_CNT value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 849 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL0 value to 0x00e -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 852 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL1 value to 0x00f -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 853 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL1 value to 0x019 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 854 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL2 value to 0x01a -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 855 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL2 value to 0x028 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 856 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL3 value to 0x029 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 857 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL3 value to 0x033 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 858 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL4 value to 0x034 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 859 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL4 value to 0x042 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 860 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL5 value to 0x043 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 861 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL5 value to 0x04d -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 862 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL6 value to 0x04e -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 863 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL6 value to 0x05c -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 864 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL7 value to 0x05d -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 865 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL7 value to 0x067 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 866 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL8 value to 0x068 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 867 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL8 value to 0x078 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 868 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL9 value to 0x079 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 869 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL9 value to 0x083 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 870 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL10 value to 0x084 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 871 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL10 value to 0x098 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 872 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL11 value to 0x099 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 873 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL11 value to 0x0a7 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 874 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL12 value to 0x0a8 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 875 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL12 value to 0x0bc -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 876 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL13 value to 0x0bd -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 877 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL13 value to 0x0cb -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 878 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL14 value to 0x0cc -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 879 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL14 value to 0x0e1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 880 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL15 value to 0x0e2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 881 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL15 value to 0x0e3 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 882 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_1C value to
   0x000002FC000002FC000002FC000002FC0000001C0000001C0000001C0000001C -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 920 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_1B value to
   0x0000001C0000001C0000001C0000001D0000001C0000001C0000001C0000001C -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 921 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_1A value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C00000010 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 922 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_19 value to
   0x0000001C0000001C0000001C000040080000001C0000001C0000001C00004008 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 923 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_18 value to
   0x0000001C000024150000041C000024140000041C000024140002041C00002414 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 924 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_17 value to
   0x0000141C0000001C000080180000001E0000001E0000001E0000001E0000400A -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 925 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_16 value to
   0x0000001F0000001E0000001E0000001E0000201E0000001E000020060000011E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 926 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_15 value to
   0x000021060000011E000021060002011E000021060000111E0000011E0000801A -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 927 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_14 value to
   0x0000001C0000001C0000001C000040080000001C000024150000041C00002414 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 928 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_13 value to
   0x0000041C000024140002041C000024140000141C0000001C000080180000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 929 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_12 value to
   0x0000001E0000001E0000001E0000400A0000001F0000001E0000001E0000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 930 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_11 value to
   0x0000201E0000001E000020060000011E000021060000011E000021060002011E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 931 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_10 value to
   0x000021060000111E0000011E0000801A0000001C0000001C0000001C00004008 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 932 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0F value to
   0x0000001C000024150000041C000024140000141C0000001C000080180000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 933 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0E value to
   0x0000001E0000001E0000001E0000400A0000001F0000001E0000001E0000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 934 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0D value to
   0x0000201E0000001E000020060000011E000021060000111E0000011E0000801A -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 935 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0C value to
   0x0000001C0000001C0000001C000040080000001C0000001D0000001C00002414 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 936 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0B value to
   0x0000141C0000001C000080180000001E0000001E0000001E0000001E0000400A -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 937 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0A value to
   0x0000001F0000001E0000001E0000001E0000201E0000001E000020060000111E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 938 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_09 value to
   0x0000011E0000801A0000001C0000001C0000001C000040080000001C0000001D -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 939 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_08 value to
   0x0000001C000020140000141C0000001C000080180000001E0000001E0000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 940 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_07 value to
   0x0000001E0000400A0000001F0000001E0000001E0000001E0000001E0000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 941 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_06 value to
   0x000020060001111E0000011E0000801A0000001C0000001C0000001C00004008 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 942 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_05 value to
   0x0000001C0000001D0000001C000020140000141C0000001C000080180000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 943 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_04 value to
   0x0000001E0000001E0000001E0000400A0000001F0000001E0000001E0000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 944 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_03 value to
   0x0000001E0000001E000020060001111E0000011E0000801A0000001C0000001C -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 945 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_02 value to
   0x0000001C000040080000001C0000001D0000001C000020140000141C0000001C -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 946 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_01 value to
   0x000080180000001E0000001E0000001E0000001E0000400A0000001F0000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 947 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_00 value to
   0x0000001E0000001E0000001E0000001E000020060001111E0000011E0000801A -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 948 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 954 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 955 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_01 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 956 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_00 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 957 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111110 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: chipscope_icon, INSTANCE:chipscope_icon_0 - tcl is
   overriding PARAMETER C_SYSTEM_CONTAINS_MDM value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_06
   _a\data\chipscope_icon_v2_1_0.mpd line 80 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Chipscope Integrate Controller, instance 'chipscope_icon', exists in System 

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:jaip INSTANCE:jaip_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 336 - Copying
(BBD-specified) netlist files.
IPNAME:chipscope_ila INSTANCE:chipscope_ila_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 382 - Copying
(BBD-specified) netlist files.
IPNAME:chipscope_icon INSTANCE:chipscope_icon_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 393 - Copying
(BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 121 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 242 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
IPNAME:chipscope_ila INSTANCE:chipscope_ila_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 382 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_ila_0_v1_05_a/synhdl/vhdl/
Generating ChipScope core: chipscope_ila_0 ...
ChipScope Core Generator command: coregen.exe -b
E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0.xco
Release 13.4 - Xilinx CORE Generator O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\implementation\chipscope_ila_0_wrappe
r\coregen.log
Updating project device from '5vfx70t' to 'xc5vfx70t'.
Wrote CGP file for project 'coregen'.
Resolving generic values...
Finished resolving generic values.
Generating IP...
Configuring files for chipscope_ila_0 root...
Gathering HDL files for chipscope_ila_0 root...
Creating XST project for chipscope_ila_0...
Creating XST script file for chipscope_ila_0...
Creating XST instantiation file for chipscope_ila_0...
Running XST for chipscope_ila_0...
XST: HDL Compilation
XST: Design Hierarchy Analysis
XST: HDL Analysis
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
Not generating VHDL wrapper
Not generating Verilog wrapper
Skipping VHDL instantiation template for chipscope_ila_0...
Skipping Verilog instantiation template for chipscope_ila_0...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
Generating metadata file...
Generating ISE project...
XCO file found: chipscope_ila_0.xco
XMDF file found: chipscope_ila_0_xmdf.tcl
WARNING:EDK - : chipscope_ila_0.vhd does not exist, will not be added to ISE
   project.

WARNING:EDK - : chipscope_ila_0.vho does not exist, will not be added to ISE
   project.

Adding
E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wrappe
r/tmp/_cg/chipscope_ila_0.asy -view all -origin_type imported
Adding
E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wrappe
r/tmp/_cg/chipscope_ila_0.ngc -view all -origin_type created
Checking file
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wrapp
er/tmp/_cg/chipscope_ila_0.ngc" for project device match ...
File
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wrapp
er/tmp/_cg/chipscope_ila_0.ngc" device information matches project device.
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/chipscope_ila_0"
Generating README file...
Generating FLIST file...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
*************************************************************
IPNAME:chipscope_icon INSTANCE:chipscope_icon_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 393 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_icon_0_v1_06_a/synhdl/vhdl/
Generating ChipScope core: chipscope_icon_0 ...
ChipScope Core Generator command: coregen.exe -b
E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0.xco
Release 13.4 - Xilinx CORE Generator O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\implementation\chipscope_icon_0_wrapp
er\coregen.log
Updating project device from '5vfx70t' to 'xc5vfx70t'.
Wrote CGP file for project 'coregen'.
Resolving generic values...
Finished resolving generic values.
Generating IP...
Configuring files for chipscope_icon_0 root...
Gathering HDL files for chipscope_icon_0 root...
Creating XST project for chipscope_icon_0...
Creating XST script file for chipscope_icon_0...
Creating XST instantiation file for chipscope_icon_0...
Running XST for chipscope_icon_0...
XST: HDL Compilation
XST: Design Hierarchy Analysis
XST: HDL Analysis
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
Not generating VHDL wrapper
Not generating Verilog wrapper
Skipping VHDL instantiation template for chipscope_icon_0...
Skipping Verilog instantiation template for chipscope_icon_0...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
Generating metadata file...
Generating ISE project...
XCO file found: chipscope_icon_0.xco
XMDF file found: chipscope_icon_0_xmdf.tcl
WARNING:EDK - : chipscope_icon_0.vhd does not exist, will not be added to ISE
   project.

WARNING:EDK - : chipscope_icon_0.vho does not exist, will not be added to ISE
   project.

Adding
E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_wrapp
er/tmp/_cg/chipscope_icon_0.asy -view all -origin_type imported
Adding
E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_wrapp
er/tmp/_cg/chipscope_icon_0.ngc -view all -origin_type created
Checking file
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_wrap
per/tmp/_cg/chipscope_icon_0.ngc" for project device match ...
File
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_wrap
per/tmp/_cg/chipscope_icon_0.ngc" device information matches project device.
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/chipscope_icon_0"
Generating README file...
Generating FLIST file...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
*************************************************************

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 2.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs
line 56 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:mb_plb - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 82
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ilmb - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 89 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dlmb - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 96 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dlmb_cntlr - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line
103 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ilmb_cntlr - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line
112 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:lmb_bram - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line
121 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:rs232_uart_1 - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs
line 128 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:rs232_uart_2 - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs
line 142 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:sram - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 156 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ddr2_sdram - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line
187 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:sysace_compactflash -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 226 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:clock_generator_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 242 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:mdm_0 - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 277
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:proc_sys_reset_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 289 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_intc_0 - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line
302 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:data_coherence_controller_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 312 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:jaip_0 - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 336
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:chipscope_ila_0 - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs
line 382 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:chipscope_icon_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 393 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Running NGCBUILD ...
IPNAME:microblaze_0_wrapper INSTANCE:microblaze_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 56 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. microblaze_0_wrapper.ngc
../microblaze_0_wrapper

Reading NGO file
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/microblaze_0_wrapper/
microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:ilmb_wrapper INSTANCE:ilmb -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 89 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. ilmb_wrapper.ngc ../ilmb_wrapper

Reading NGO file
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/ilmb_wrapper/ilmb_wra
pper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:dlmb_wrapper INSTANCE:dlmb -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 96 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. dlmb_wrapper.ngc ../dlmb_wrapper

Reading NGO file
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/dlmb_wrapper/dlmb_wra
pper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:ddr2_sdram_wrapper INSTANCE:ddr2_sdram -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 187 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. ddr2_sdram_wrapper.ngc
../ddr2_sdram_wrapper

Reading NGO file
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/ddr2_sdram_wrapper/dd
r2_sdram_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ddr2_sdram_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../ddr2_sdram_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 242 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/clock_generator_0_wra
pper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:xps_intc_0_wrapper INSTANCE:xps_intc_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 302 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. xps_intc_0_wrapper.ngc
../xps_intc_0_wrapper

Reading NGO file
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/xps_intc_0_wrapper/xp
s_intc_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../xps_intc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../xps_intc_0_wrapper.blc"...

NGCBUILD done.
IPNAME:jaip_0_wrapper INSTANCE:jaip_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 336 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. jaip_0_wrapper.ngc
../jaip_0_wrapper

Reading NGO file
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/jaip_0_wrapper/jaip_0
_wrapper.ngc" ...
Loading design module
"E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\implementation\jaip_0_wrapper/multip
lier.ngc"...
Loading design module
"E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\implementation\jaip_0_wrapper/divide
r.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../jaip_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../jaip_0_wrapper.blc"...

NGCBUILD done.
IPNAME:chipscope_ila_0_wrapper INSTANCE:chipscope_ila_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 382 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. chipscope_ila_0_wrapper.ngc
../chipscope_ila_0_wrapper

Reading NGO file
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wrapp
er/chipscope_ila_0_wrapper.ngc" ...
Loading design module
"E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\implementation\chipscope_ila_0_wrapp
er/chipscope_ila_0.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../chipscope_ila_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../chipscope_ila_0_wrapper.blc"...

NGCBUILD done.
IPNAME:chipscope_icon_0_wrapper INSTANCE:chipscope_icon_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 393 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. chipscope_icon_0_wrapper.ngc
../chipscope_icon_0_wrapper

Reading NGO file
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_wrap
per/chipscope_icon_0_wrapper.ngc" ...
Loading design module
"E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\implementation\chipscope_icon_0_wrap
per/chipscope_icon_0.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../chipscope_icon_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../chipscope_icon_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 1402.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc5vfx70tff1136-1 -implement xflow.opt system.ngc
Release 13.4 - Xflow O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc5vfx70tff1136-1 -implement xflow.opt
system.ngc  
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
.... Copying flowfile E:/Xilinx/13.4/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation 

Using Flow File:
E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/fpga.flw 
Using Option File(s): 
 E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vfx70tff1136-1 -nt timestamp -bm system.bmm
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 13.4 - ngdbuild O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc5vfx70tff1136-1 -nt timestamp -bm system.bmm
E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/system.ngc" ...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/microblaze_0_wrapper.
ngc"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/mb_plb_wrapper.ngc"..
.
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/ilmb_wrapper.ngc"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/dlmb_wrapper.ngc"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/dlmb_cntlr_wrapper.ng
c"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/ilmb_cntlr_wrapper.ng
c"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/lmb_bram_wrapper.ngc"
...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/rs232_uart_1_wrapper.
ngc"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/rs232_uart_2_wrapper.
ngc"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/sram_wrapper.ngc"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/ddr2_sdram_wrapper.ng
c"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/sysace_compactflash_w
rapper.ngc"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/clock_generator_0_wra
pper.ngc"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/mdm_0_wrapper.ngc"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/proc_sys_reset_0_wrap
per.ngc"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/xps_intc_0_wrapper.ng
c"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/data_coherence_contro
ller_0_wrapper.ngc"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/jaip_0_wrapper.ngc"..
.
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wrapp
er.ngc"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_wrap
per.ngc"...
Applying constraints in
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/ddr2_sdram_wrapper.nc
f" to module "DDR2_SDRAM"...
Checking Constraint Associations...
Applying constraints in
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wrapp
er.ncf" to module "chipscope_ila_0"...
WARNING:ConstraintSystem:192 - The TNM 'D2_CLK', does not directly or indirectly
   drive any flip-flops, latches and/or RAMS and cannot be actively used by the
   referencing TIg constraint ''. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the none of
   the referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC TS_D2_TO_T2 = FROM D2_CLK TO "FFS" TIG;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wr
   apper.ncf(6)]
   <TIMESPEC TS_J2_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wr
   apper.ncf(7)]
   <TIMESPEC TS_J3_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wr
   apper.ncf(8)]
   <TIMESPEC TS_J4_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wr
   apper.ncf(9)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_D2_TO_T2 = FROM D2_CLK TO "FFS" TIG;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wr
   apper.ncf(6)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J2_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wr
   apper.ncf(7)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J3_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wr
   apper.ncf(8)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J4_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wr
   apper.ncf(9)]

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST "U0/*/U_STAT/U_DIRTY_LDC" TNM = D2_CLK;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wr
   apper.ncf(5)]'
Applying constraints in
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_wrap
per.ncf" to module "chipscope_icon_0"...
WARNING:ConstraintSystem:190 - The TNM 'J_CLK', does not directly or indirectly
   drive any flip-flops, latches and/or RAMS and cannot be actively used by the
   referencing Period constraint 'TS_J_CLK'. If clock manager blocks are
   directly or indirectly driven, a new TNM and PERIOD are derived only if the
   PERIOD constraint is the only referencing constraint and if an output of the
   clock manager block drives flip-flops, latches or RAMs.  
   This TNM is used in the following user groups and/or specifications:
   <TIMESPEC TS_J_CLK = PERIOD J_CLK 30 ns ;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_w
   rapper.ncf(2)]
   <TIMESPEC TS_U_TO_J = FROM U_CLK TO J_CLK 15 ns ;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_w
   rapper.ncf(6)]
   <TIMESPEC TS_J_TO_D = FROM J_CLK TO D_CLK TIG ;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_w
   rapper.ncf(8)]
   <TIMESPEC TS_D_TO_J = FROM D_CLK TO J_CLK TIG ;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_w
   rapper.ncf(9)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J_CLK = PERIOD J_CLK 30 ns ;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_w
   rapper.ncf(2)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_U_TO_J = FROM U_CLK TO J_CLK 15 ns ;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_w
   rapper.ncf(6)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J_TO_D = FROM J_CLK TO D_CLK TIG ;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_w
   rapper.ncf(8)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_D_TO_J = FROM D_CLK TO J_CLK TIG ;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_w
   rapper.ncf(9)]

WARNING:ConstraintSystem:192 - The TNM 'U_CLK', does not directly or indirectly
   drive any flip-flops, latches and/or RAMS and cannot be actively used by the
   referencing MaxDelay constraint 'TS_U_TO_J'. If clock manager blocks are
   directly or indirectly driven, a new TNM constraint will not be derived since
   the none of the referencing constraints are a PERIOD constraint. This TNM is
   used in the following user groups and/or specifications:
   <TIMESPEC TS_U_TO_J = FROM U_CLK TO J_CLK 15 ns ;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_w
   rapper.ncf(6)]
   <TIMESPEC TS_U_TO_U = FROM U_CLK TO U_CLK 15 ns ;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_w
   rapper.ncf(7)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_U_TO_J = FROM U_CLK TO J_CLK 15 ns ;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_w
   rapper.ncf(6)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_U_TO_U = FROM U_CLK TO U_CLK 15 ns ;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_w
   rapper.ncf(7)]

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<NET "U0/U_ICON/*/iDRCK_LOCAL" TNM_NET = J_CLK ;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_w
   rapper.ncf(1)]'
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<NET "U0/iUPDATE_OUT" TNM_NET = U_CLK ;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_w
   rapper.ncf(4)]'
WARNING:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<NET "U0/iSHIFT_OUT" TIG ;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_w
   rapper.ncf(5)]'
INFO:NgdBuild:1317 - Using core chipscope_ila_v1 requires a ChipScopePro
   license.  The following blocks are instances of core chipscope_ila_v1:
	/system/chipscope_ila_0

INFO:NgdBuild:1317 - Using core chipscope_ila_v1 requires a ChipScopePro
   license.  The following blocks are instances of core chipscope_ila_v1:
	/system/chipscope_ila_0

-----------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

-----------------------------------------------

-----------------------------------------------
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J_CLK = PERIOD "J_CLK"
   30000.000000000 pS HIGH 50.000000000 ;>: Unable to find an active 'TNM' or
   'TimeGrp' constraint named 'J_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_U_TO_J = FROM "U_CLK" TO
   "J_CLK" 15000.000000000 pS;>: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'U_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_U_TO_J = FROM "U_CLK" TO
   "J_CLK" 15000.000000000 pS;>: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'J_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_U_TO_U = FROM "U_CLK" TO
   "U_CLK" 15000.000000000 pS;>: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'U_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_U_TO_U = FROM "U_CLK" TO
   "U_CLK" 15000.000000000 pS;>: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'U_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J_TO_D = FROM "J_CLK" TO
   "D_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'J_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_D_TO_J = FROM "D_CLK" TO
   "J_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'J_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_D2_TO_T2 = FROM "D2_CLK"
   TO FFS TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J2_TO_D2 = FROM FFS TO
   "D2_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J3_TO_D2 = FROM FFS TO
   "D2_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J4_TO_D2 = FROM FFS TO
   "D2_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 1.666666667 PHASE 1.5 ns HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1" TS_sys_clk_pin
   * 1.666666667 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 2 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3" TS_sys_clk_pin
   * 0.833333333 HIGH 50>

INFO:ConstraintSystem - The Period constraint <PERIOD = 30000 ps;>
   [system.ucf(193)], is specified using the Net Period method which is not
   recommended. Please use the Timespec PERIOD method.

Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1212 - User specified non-default attribute value
   (12.0000000000000000) was detected for the CLKIN_PERIOD attribute on DCM
   "clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST".  This does not
   match the PERIOD constraint value (83333.3333 KHz.).  The uncertainty
   calculation will use the non-default attribute value.  This could result in
   incorrect uncertainty calculated for DCM output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/SYNC_MEM_DQT.REG_DQT_GEN[2].DQT_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/GSYNC_MEM_RDACK_GEN.ADDR_ALIGN_PIPE_GEN[3].
   ALIGN_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_
   REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_
   REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN
   [6].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[
   6].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_
   BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_
   BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_
   BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_
   BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S
   _H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[1].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[2].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[3].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[4].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[5].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[6].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[7].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'data_coherence_controller_0/data_coherence_controller_0/PLBV46_MASTER_BURST_
   I/I_RD_WR_CONTROL/I_FIFO_REN_WRACK_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'data_coherence_controller_0/data_coherence_controller_0/PLBV46_MASTER_BURST_
   I/I_RD_WR_CONTROL/I_RDERR_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'data_coherence_controller_0/data_coherence_controller_0/PLBV46_MASTER_BURST_
   I/I_RD_WR_CONTROL/I_WRERR_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'data_coherence_controller_0/data_coherence_controller_0/PLBV46_MASTER_BURST_
   I/I_RD_WR_CONTROL/I_RDSOP_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'data_coherence_controller_0/data_coherence_controller_0/PLBV46_MASTER_BURST_
   I/I_RD_WR_CONTROL/I_RDEOP_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'jaip_0/jaip_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_RDERR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'jaip_0/jaip_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_WRERR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'jaip_0/jaip_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_RDSOP_REG' has
   unconnected output pin
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver
WARNING:NgdBuild:452 - logical net 'N255' has no driver
WARNING:NgdBuild:452 - logical net 'N256' has no driver
WARNING:NgdBuild:452 - logical net 'N257' has no driver
WARNING:NgdBuild:483 - Attribute "INIT" on
   "jaip_0/jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/ALU_Unit/divider0/blk000
   00003/sig000001cd" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 142

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  48 sec
Total CPU time to NGDBUILD completion:  1 min  44 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.4 - Map O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vfx70tff1136-1".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc5vfx70t' is not a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:MapLib:701 - Signal fpga_0_SysACE_CompactFlash_SysACE_MPIRQ_pin
   connected to top level port fpga_0_SysACE_CompactFlash_SysACE_MPIRQ_pin has
   been removed.
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   jaip_0/jaip_0/USER_LOGIC_I/GC1/Mram_MEM
   of frag REGCLKAU connected to power/ground net
   jaip_0/jaip_0/USER_LOGIC_I/GC1/Mram_MEM_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   jaip_0/jaip_0/USER_LOGIC_I/GC1/Mram_MEM
   of frag REGCLKAL connected to power/ground net
   jaip_0/jaip_0/USER_LOGIC_I/GC1/Mram_MEM_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].
   RAMB36_I1
   of frag REGCLKAU connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].
   RAMB36_I1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].
   RAMB36_I1
   of frag REGCLKAL connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].
   RAMB36_I1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].
   RAMB36_I1
   of frag REGCLKBU connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].
   RAMB36_I1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].
   RAMB36_I1
   of frag REGCLKBL connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].
   RAMB36_I1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].R
   AMB36_I1
   of frag REGCLKAU connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].R
   AMB36_I1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].R
   AMB36_I1
   of frag REGCLKAL connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].R
   AMB36_I1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].R
   AMB36_I1
   of frag REGCLKBU connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].R
   AMB36_I1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].R
   AMB36_I1
   of frag REGCLKBL connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].R
   AMB36_I1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Data_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1
   of frag REGCLKAU connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Data_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1_REGCLKAU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Data_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1
   of frag REGCLKAL connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Data_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1_REGCLKAL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Data_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1
   of frag REGCLKBU connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Data_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1_REGCLKBU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Data_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1
   of frag REGCLKBL connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Data_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1_REGCLKBL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1
   of frag REGCLKAU connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1_REGCLKAU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1
   of frag REGCLKAL connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1_REGCLKAL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1
   of frag REGCLKBU connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1
   of frag REGCLKBL connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1_REGCLKBL_t
   iesig
Running directed packing...
WARNING:Pack:2574 - The F7 multiplexer symbol
   "jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/Mcount_mem_flush_set_xor<5>1_f7" and its I1 input driver "jaip_0/XST_GND" were implemented suboptimally in
   the same slice component. The function generator could not be placed directly
   driving the F7 multiplexer. The design will exhibit suboptimal timing.
WARNING:Pack:2143 - The function generator "jaip_0/XST_GND" failed to merge with
   F7 multiplexer
   "jaip_0/jaip_0/USER_LOGIC_I/Java_core/TH_data_in_mux0004<11>92".  There are
   more than two MUXF7 wide function muxes.  The design will exhibit suboptimal
   timing.
WARNING:Pack:2143 - The function generator "jaip_0/XST_GND" failed to merge with
   F7 multiplexer
   "jaip_0/jaip_0/USER_LOGIC_I/Java_core/TH_data_in_mux0004<13>92".  There are
   more than two MUXF7 wide function muxes.  The design will exhibit suboptimal
   timing.
WARNING:Pack:2143 - The function generator "jaip_0/XST_GND" failed to merge with
   F7 multiplexer
   "jaip_0/jaip_0/USER_LOGIC_I/Java_core/TH_data_in_mux0004<15>92".  There are
   more than two MUXF7 wide function muxes.  The design will exhibit suboptimal
   timing.
WARNING:Pack:2143 - The function generator "jaip_0/XST_GND" failed to merge with
   F7 multiplexer "jaip_0/jaip_0/USER_LOGIC_I/GC1/c_state_M_FSM_FFd11-In_f7". 
   There are more than two MUXF7 wide function muxes.  The design will exhibit
   suboptimal timing.
WARNING:Pack:2143 - The function generator "jaip_0/XST_GND" failed to merge with
   F7 multiplexer "jaip_0/jaip_0/USER_LOGIC_I/GC1/c_state_M_FSM_FFd10-In53_f7". 
   There are more than two MUXF7 wide function muxes.  The design will exhibit
   suboptimal timing.
WARNING:Pack:2143 - The function generator "jaip_0/XST_GND" failed to merge with
   F7 multiplexer
   "jaip_0/jaip_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sm_plb_ld_wrdata_reg_ns_
   f7".  There are more than two MUXF7 wide function muxes.  The design will
   exhibit suboptimal timing.
WARNING:Pack:2143 - The function generator "jaip_0/XST_GND" failed to merge with
   F7 multiplexer
   "jaip_0/jaip_0/USER_LOGIC_I/Java_core/Decode_Unit/load_immediate1_reg_mux0000
   <0>48".  There are more than two MUXF7 wide function muxes.  The design will
   exhibit suboptimal timing.
WARNING:Pack:2143 - The function generator "jaip_0/XST_GND" failed to merge with
   F7 multiplexer
   "jaip_0/jaip_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sm_post_wrreq_ns_f7". 
   There are more than two MUXF7 wide function muxes.  The design will exhibit
   suboptimal timing.
WARNING:Pack:2143 - The function generator "jaip_0/XST_GND" failed to merge with
   F7 multiplexer "jaip_0/jaip_0/USER_LOGIC_I/Java_core/arrayTag_and0000_f7". 
   There are more than two MUXF7 wide function muxes.  The design will exhibit
   suboptimal timing.
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 43 secs 
Total CPU  time at the beginning of Placer: 1 mins 39 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:ba2334df) REAL time: 1 mins 51 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<31>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<30>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<29>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<28>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<27>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<26>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<25>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<24>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<23>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<22>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<21>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<20>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<19>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<18>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<17>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<16>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<15>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<14>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<13>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<12>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<11>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<10>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<9>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<8>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<7>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<6>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<5>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<4>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<3>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<2>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<1>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<0>   IOSTANDARD = LVCMOS33


Phase 2.7  Design Feasibility Check (Checksum:ba2334df) REAL time: 1 mins 51 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:3622223a) REAL time: 1 mins 51 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:791ca89f) REAL time: 1 mins 51 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:791ca89f) REAL time: 2 mins 44 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:791ca89f) REAL time: 2 mins 45 secs 

Phase 7.2  Initial Clock and IO Placement



There are 16 clock regions on the target FPGA device:
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y7:                        | CLOCKREGION_X1Y7:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y6:                        | CLOCKREGION_X1Y6:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y5:                        | CLOCKREGION_X1Y5:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y4:                        | CLOCKREGION_X1Y4:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y3:                        | CLOCKREGION_X1Y3:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y2:                        | CLOCKREGION_X1Y2:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y1:                        | CLOCKREGION_X1Y1:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 2 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y0:                        | CLOCKREGION_X1Y0:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|


Clock-Region: <CLOCKREGION_X0Y1>
  key resource utilizations (used/available): edge-bufios - 2/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  24  |  2  |  0 |   60   |   60   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  24  |  4  |  0 |   40   |   40   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  24  |  0  |  0 |   80   |   80   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X0Y2>
  key resource utilizations (used/available): edge-bufios - 3/4; center-bufios - 0/2; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|   8  |  0  |  0 |   60   |   60   |  1280 |   640 |  1920 |   0  |   0  |  1  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  24  |  2  |  0 |   60   |   60   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  24  |  4  |  0 |   40   |   40   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X0Y6>
  key resource utilizations (used/available): edge-bufios - 3/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  24  |  0  |  0 |   80   |   80   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  24  |  4  |  0 |   40   |   40   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  24  |  2  |  0 |   60   |   60   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------




######################################################################################
# REGIONAL CLOCKING RESOURCE DISTRIBUTION UCF REPORT:
#
# Number of Regional Clocking Regions in the device: 16  (4 clock spines in each)
# Number of Regional Clock Networks used in this design: 8 (each network can be
# composed of up to 3 clock spines and cover up to 3 regional clock regions)
# 
######################################################################################

# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" driven by
"BUFIO_X0Y27"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y27" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" RANGE =
CLOCKREGION_X0Y6;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" driven by
"BUFIO_X0Y9"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y9" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" RANGE =
CLOCKREGION_X0Y2;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" driven by
"BUFIO_X0Y11"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y11" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" RANGE =
CLOCKREGION_X0Y2;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" driven by
"BUFIO_X0Y4"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y4" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" RANGE =
CLOCKREGION_X0Y1;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" driven by
"BUFIO_X0Y25"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y25" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" RANGE =
CLOCKREGION_X0Y6;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" driven by
"BUFIO_X0Y7"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y7" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" RANGE =
CLOCKREGION_X0Y1;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" driven by
"BUFIO_X0Y26"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y26" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" RANGE =
CLOCKREGION_X0Y6;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" driven by
"BUFIO_X0Y10"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y10" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" RANGE =
CLOCKREGION_X0Y2;


Phase 7.2  Initial Clock and IO Placement (Checksum:c01efe4f) REAL time: 2 mins 50 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:c01efe4f) REAL time: 2 mins 50 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:c01efe4f) REAL time: 2 mins 50 secs 

Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:c01efe4f) REAL time: 2 mins 50 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:c01efe4f) REAL time: 2 mins 51 secs 

Phase 12.8  Global Placement
.................................
...............................................................................................................................................
..........................................................................
..........................................................................................................................................................................................
...................................................
.............................................................................................
....................................................................................................
....................................................
Phase 12.8  Global Placement (Checksum:d6ddeca) REAL time: 6 mins 28 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:d6ddeca) REAL time: 6 mins 28 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:d6ddeca) REAL time: 6 mins 31 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:77dee180) REAL time: 9 mins 41 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:77dee180) REAL time: 9 mins 44 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:77dee180) REAL time: 9 mins 45 secs 

Total REAL time to Placer completion: 9 mins 47 secs 
Total CPU  time to Placer completion: 9 mins 43 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:  210
Slice Logic Utilization:
  Number of Slice Registers:                17,810 out of  44,800   39
    Number used as Flip Flops:              17,700
    Number used as Latches:                    104
    Number used as Latch-thrus:                  6
  Number of Slice LUTs:                     20,997 out of  44,800   46
    Number used as logic:                   19,524 out of  44,800   43
      Number using O6 output only:          18,205
      Number using O5 output only:             152
      Number using O5 and O6:                1,167
    Number used as Memory:                     898 out of  13,120    6
      Number used as Dual Port RAM:            152
        Number using O6 output only:            68
        Number using O5 and O6:                 84
      Number used as Single Port RAM:            4
        Number using O6 output only:             4
      Number used as Shift Register:           742
        Number using O6 output only:           740
        Number using O5 output only:             1
        Number using O5 and O6:                  1
    Number used as exclusive route-thru:       575
  Number of route-thrus:                       966
    Number using O6 output only:               599
    Number using O5 output only:               245
    Number using O5 and O6:                    122

Slice Logic Distribution:
  Number of occupied Slices:                 8,917 out of  11,200   79
  Number of LUT Flip Flop pairs used:       27,474
    Number with an unused Flip Flop:         9,664 out of  27,474   35
    Number with an unused LUT:               6,477 out of  27,474   23
    Number of fully used LUT-FF pairs:      11,333 out of  27,474   41
    Number of unique control sets:           1,383
    Number of slice register sites lost
      to control set restrictions:           2,897 out of  44,800    6

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       213 out of     640   33
    Number of LOCed IOBs:                      213 out of     213  100
    IOB Flip Flops:                            456

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      67 out of     148   45
    Number using BlockRAM only:                 67
    Total primitives used:
      Number of 36k BlockRAM used:              55
      Number of 18k BlockRAM used:              20
    Total Memory used (KB):                  2,340 out of   5,328   43
  Number of BUFG/BUFGCTRLs:                     10 out of      32   31
    Number used as BUFGs:                       10
  Number of IDELAYCTRLs:                         3 out of      22   13
  Number of BSCANs:                              2 out of       4   50
  Number of BUFIOs:                              8 out of      80   10
  Number of DCM_ADVs:                            1 out of      12    8
  Number of DSP48Es:                             6 out of     128    4
  Number of PLL_ADVs:                            1 out of       6   16

  Number of RPM macros:            9
Average Fanout of Non-Clock Nets:                3.85

Peak Memory Usage:  1138 MB
Total REAL time to MAP completion:  10 mins 17 secs 
Total CPU time to MAP completion:   10 mins 13 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - par O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <E:/Xilinx/13.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '5vfx70t.nph' in environment
E:\Xilinx\13.4\ISE_DS\ISE\;E:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc5vfx70t, package ff1136, speed -1
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc5vfx70t' is not a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.73 2012-01-07".



Device Utilization Summary:

   Number of BSCANs                          2 out of 4      50
   Number of BUFGs                          10 out of 32     31
   Number of BUFIOs                          8 out of 80     10
   Number of DCM_ADVs                        1 out of 12      8
   Number of DSP48Es                         6 out of 128     4
   Number of IDELAYCTRLs                     3 out of 22     13
      Number of LOCed IDELAYCTRLs            3 out of 3     100

   Number of ILOGICs                       123 out of 800    15
      Number of LOCed ILOGICs                8 out of 123     6

   Number of External IOBs                 213 out of 640    33
      Number of LOCed IOBs                 213 out of 213   100

   Number of IODELAYs                       80 out of 800    10
      Number of LOCed IODELAYs               8 out of 80     10

   Number of OLOGICs                       205 out of 800    25
   Number of PLL_ADVs                        1 out of 6      16
   Number of RAMB18X2s                      12 out of 148     8
   Number of RAMB36_EXPs                    55 out of 148    37
   Number of Slices                       8917 out of 11200  79
   Number of Slice Registers             17810 out of 44800  39
      Number used as Flip Flops          17700
      Number used as Latches               104
      Number used as LatchThrus              6

   Number of Slice LUTS                  20997 out of 44800  46
   Number of Slice LUT-Flip Flop pairs   27474 out of 44800  61


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please
   consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 46 secs 
Finished initial Timing Analysis.  REAL time: 47 secs 

WARNING:Par:288 - The signal mb_plb_PLB_MIRQ<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb_PLB_MIRQ<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb_PLB_MIRQ<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/PLB_Sssize<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb_PLB_MIRQ<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/N174 has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<10> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<21> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<4> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<5> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<29> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<3> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<11> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<1> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<28> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<23> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<0> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<9> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<7> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<6> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<20> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<2> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<4> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<5> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<8> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<1> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<6> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<18> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<0> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<22> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<2> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<3> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<17> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<29> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<11> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_rd_lvl2_n<3> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<13> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<24> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_wr_lvl1_n<3> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_rd_lvl1_n<3> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<14> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_wr_lvl2_n<3> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<10> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_rd_lvl3_n<3> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<21> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<19> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout<1> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<26> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<20> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<28> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<16> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout9<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout13<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_wr_lvl3_n<3> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<25> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<23> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<25> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<15> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<14> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<13> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal mb_plb_PLB_MWrErr<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout26<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout12<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout30<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout14<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout29<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout14<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<15> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<12> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<26> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout0<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout6<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<12> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout7<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout10<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout18<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBLOCKERR_MUX/lutout<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout12<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout20<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<8> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal mb_plb_PLB_MRdErr<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_REQ_PRIOR/lutout<1> has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout7<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout8<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout0<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout22<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout4<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout25<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout5<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout13<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout19<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<19> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal mb_plb_PLB_MWrErr<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<22> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<18> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal mb_plb_PLB_MWrErr<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb_PLB_MWrErr<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout21<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout6<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<27> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<7> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<16> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<9> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal mb_plb_PLB_MRdErr<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<27> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout5<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout1<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout1<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout27<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb_PLB_MRdErr<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout17<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout4<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<17> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout9<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout3<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<24> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal mb_plb_PLB_MRdErr<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout23<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout11<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout15<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout2<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout<1> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout11<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout8<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout24<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout10<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout2<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout16<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout28<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb_PLB_MRdWdAddr<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout3<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb_PLB_MRdWdAddr<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb_PLB_MRdWdAddr<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb_PLB_MRdWdAddr<0> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 137421 unrouted;      REAL time: 59 secs 
INFO:Route:538 - One or more MIG cores have been detected in your design and have been successfully
   placed and routed. These MIG core(s) have critical skew and delay requirements 
   that are independent of the user (UCF) timing constraints. These MIG-related timing 
   constraints have been successfully met in this design. However, the user must verify
   separately that all timing constraints specified in the UCF file have been met.


Phase  2  : 120757 unrouted;      REAL time: 1 mins 7 secs 

Phase  3  : 55885 unrouted;      REAL time: 2 mins 3 secs 

Phase  4  : 57168 unrouted; (Setup:128, Hold:700, Component Switching Limit:0)     REAL time: 2 mins 36 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:173, Hold:702, Component Switching Limit:0)     REAL time: 4 mins 10 secs 

Phase  6  : 0 unrouted; (Setup:68, Hold:702, Component Switching Limit:0)     REAL time: 4 mins 20 secs 

Updating file: system.ncd with current fully routed design.

Phase  7  : 0 unrouted; (Setup:0, Hold:702, Component Switching Limit:0)     REAL time: 5 mins 26 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:702, Component Switching Limit:0)     REAL time: 5 mins 26 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 5 mins 28 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 5 mins 40 secs 
Total REAL time to Router completion: 5 mins 40 secs 
Total CPU time to Router completion: 5 mins 55 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  clk_83_3333MHzPLL0 | BUFGCTRL_X0Y3| No   | 6187 |  0.638     |  2.173      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_ila_0_icon |              |      |      |            |             |
|         _control<0> |BUFGCTRL_X0Y29| No   |   86 |  0.363     |  2.173      |
+---------------------+--------------+------+------+------------+-------------+
| clk_166_6667MHzPLL0 | BUFGCTRL_X0Y1| No   |  781 |  0.357     |  2.108      |
+---------------------+--------------+------+------+------------+-------------+
|clk_166_6667MHz90PLL |              |      |      |            |             |
|                   0 | BUFGCTRL_X0Y0| No   |  160 |  0.256     |  2.028      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |BUFGCTRL_X0Y28| No   |   79 |  0.464     |  2.000      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_SysACE_Compac |              |      |      |            |             |
|tFlash_SysACE_CLK_pi |              |      |      |            |             |
|             n_BUFGP | BUFGCTRL_X0Y5| No   |   55 |  0.176     |  1.770      |
+---------------------+--------------+------+------+------------+-------------+
|jaip_0/jaip_0/USER_L |              |      |      |            |             |
|OGIC_I/Cache_control |              |      |      |            |             |
|ler1/victum_entry_in |              |      |      |            |             |
|              dex<0> |BUFGCTRL_X0Y31| No   |    8 |  0.116     |  1.896      |
+---------------------+--------------+------+------+------------+-------------+
|jaip_0/jaip_0/USER_L |              |      |      |            |             |
|OGIC_I/Cache_control |              |      |      |            |             |
|      ler1/flush_reg |BUFGCTRL_X0Y30| No   |   18 |  0.156     |  1.803      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<0> |        IO Clk| No   |   17 |  0.095     |  0.419      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<1> |        IO Clk| No   |   17 |  0.083     |  0.380      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<2> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<3> |        IO Clk| No   |   17 |  0.107     |  0.404      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<5> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<4> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<6> |        IO Clk| No   |   17 |  0.096     |  0.393      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<7> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|     clk_200_0000MHz | BUFGCTRL_X0Y2| No   |    3 |  0.077     |  1.879      |
+---------------------+--------------+------+------+------------+-------------+
|jaip_0_JAIP2COOR_cac |              |      |      |            |             |
|             he_w_en |         Local|      | 1761 |  0.483     |  7.005      |
+---------------------+--------------+------+------+------------+-------------+
|        bscan_update |         Local|      |   21 |  1.596     |  3.834      |
+---------------------+--------------+------+------+------------+-------------+
|jaip_0/jaip_0/USER_L |              |      |      |            |             |
|OGIC_I/Cache_control |              |      |      |            |             |
|ler1/cacheMB_dirty_i |              |      |      |            |             |
|         n_1_not0001 |         Local|      |    1 |  0.000     |  0.460      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_ila_0_icon |              |      |      |            |             |
|        _control<13> |         Local|      |    5 |  0.000     |  0.507      |
+---------------------+--------------+------+------+------------+-------------+
|jaip_0/jaip_0/USER_L |              |      |      |            |             |
|OGIC_I/labal_enable_ |              |      |      |            |             |
|arraycopy_0.HW_acc1/ |              |      |      |            |             |
|next_aryBufLen_not00 |              |      |      |            |             |
|                  01 |         Local|      |    3 |  0.034     |  0.926      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_icon_0/chi |              |      |      |            |             |
|pscope_icon_0/i_chip |              |      |      |            |             |
|scope_icon_0/U0/iUPD |              |      |      |            |             |
|             ATE_OUT |         Local|      |    1 |  0.000     |  2.110      |
+---------------------+--------------+------+------+------------+-------------+
|jaip_0/jaip_0/USER_L |              |      |      |            |             |
|OGIC_I/Cache_control |              |      |      |            |             |
|ler1/cacheMB_dirty_i |              |      |      |            |             |
|         n_0_not0001 |         Local|      |    1 |  0.000     |  0.647      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 3

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.012ns|     0.838ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[6].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.012ns|     0.838ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[7].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.037ns|    11.960ns|       0|           0
  G_PLL0_CLKOUT3 = PERIOD TIMEGRP         " | HOLD        |     0.126ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT3" TS_sys_clk_pin         * 0.8 |             |            |            |        |            
  33333333 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_ | SETUP       |     0.038ns|     1.862ns|       0|           0
  CE_IDDR" TO TIMEGRP "TNM_DQS_FLOPS"       | HOLD        |     1.004ns|            |       0|           0
     1.9 ns                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[0].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[1].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[5].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[2].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[3].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[4].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.072ns|     0.528ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<1>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<0>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<2>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<3>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<4>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<5>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<6>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<7>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.364ns|     5.635ns|       0|           0
  G_PLL0_CLKOUT1 = PERIOD TIMEGRP         " | HOLD        |     0.003ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT1" TS_sys_clk_pin         * 1.6 |             |            |            |        |            
  6666667 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.680ns|     5.319ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.475ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         * 1.6 |             |            |            |        |            
  6666667 PHASE 1.5 ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | MINPERIOD   |     3.334ns|     1.666ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " |             |            |            |        |            
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         * 2 H |             |            |            |        |            
  IGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FRO | SETUP       |     5.928ns|     6.072ns|       0|           0
  M TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO      | HOLD        |     0.213ns|            |       0|           0
      TIMEGRP "FFS" 12 ns                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP | SETUP       |     6.790ns|     5.210ns|       0|           0
   "TNM_RD_DATA_SEL" TO TIMEGRP "FFS"       | HOLD        |     0.420ns|            |       0|           0
     12 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP "T | SETUP       |     7.400ns|     4.600ns|       0|           0
  NM_GATE_DLY" TO TIMEGRP "FFS" 12 ns       | HOLD        |     0.387ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP "T | SETUP       |    10.122ns|     1.878ns|       0|           0
  NM_RDEN_DLY" TO TIMEGRP "FFS" 12 ns       | HOLD        |     0.171ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGR | SETUP       |    10.127ns|     1.873ns|       0|           0
  P "TNM_CAL_RDEN_DLY" TO TIMEGRP "FFS"     | HOLD        |     0.125ns|            |       0|           0
       12 ns                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "fpga_0_SysACE_CompactFlash_SysACE_CL | SETUP       |    26.039ns|     3.961ns|       0|           0
  K_pin_BUFGP/IBUFG" PERIOD = 30 ns         | HOLD        |     0.450ns|            |       0|           0
   HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM | N/A         |         N/A|         N/A|     N/A|         N/A
   TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO       |             |            |            |        |            
     TIMEGRP "FFS" 12 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      9.967ns|            0|            0|            0|    153281090|
| TS_clock_generator_0_clock_gen|      6.000ns|      5.319ns|          N/A|            0|            0|          898|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      6.000ns|      5.635ns|          N/A|            0|            0|        11694|            0|
| erator_0_SIG_PLL0_CLKOUT1     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      1.666ns|          N/A|            0|            0|            0|            0|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     12.000ns|     11.960ns|          N/A|            0|            0|    153268498|            0|
| erator_0_SIG_PLL0_CLKOUT3     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 140 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 6 mins 8 secs 
Total CPU time to PAR completion: 6 mins 15 secs 

Peak Memory Usage:  1158 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 142
Number of info messages: 2

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vfx70t.nph' in environment
E:\Xilinx\13.4\ISE_DS\ISE\;E:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc5vfx70t, package ff1136, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 13.4 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vfx70t,-1 (PRODUCTION 1.73 2012-01-07, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 153281918 paths, 16 nets, and 121916 connections

Design statistics:
   Minimum period:  11.960ns (Maximum frequency:  83.612MHz)
   Maximum path delay from/to any node:   6.072ns
   Maximum net delay:   0.838ns


Analysis completed Tue Jun 24 13:19:35 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 1 mins 15 secs 


xflow done!
touch __xps/system_routed
xilperl E:/Xilinx/13.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error no implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 13.4 - Bitgen O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vfx70t.nph' in environment
E:\Xilinx\13.4\ISE_DS\ISE\;E:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc5vfx70t, package ff1136, speed -1
Opened constraints file system.pcf.

Tue Jun 24 13:19:56 2014

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/cacheMB_dirty_in_1_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   chipscope_ila_0_icon_control<13> is sourced by a combinatorial pin. This is
   not good design practice. Use the CE pin to control the loading of data into
   the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   jaip_0/jaip_0/USER_LOGIC_I/labal_enable_arraycopy_0.HW_acc1/next_aryBufLen_no
   t0001 is sourced by a combinatorial pin. This is not good design practice.
   Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/cacheMB_dirty_in_0_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal <mb_plb_PLB_MIRQ<3>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <mb_plb_PLB_MIRQ<1>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <mb_plb_PLB_MIRQ<0>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <mb_plb/PLB_Sssize<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <mb_plb_PLB_MIRQ<2>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <mb_plb/N174> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<10>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<21>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<4>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<5>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<31>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<29>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<30>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<3>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<11>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<1>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<28>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<23>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<0>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<9>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<7>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<6>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<20>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<2>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<4>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<5>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<8>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<1>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<6>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<18>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<0>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<22>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<2>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<3>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<17>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<29>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<11>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_rd
   _lvl2_n<3>> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<13>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<24>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_wr
   _lvl1_n<3>> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_rd
   _lvl1_n<3>> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<14>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_wr
   _lvl2_n<3>> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<10>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_rd
   _lvl3_n<3>> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<21>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<19>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<26>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<20>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<28>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<16>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout9<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout13<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_wr
   _lvl3_n<3>> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<25>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<23>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<30>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<25>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<31>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<15>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<14>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<13>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <mb_plb_PLB_MWrErr<1>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout26<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout12<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout30<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout14<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout29<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout14<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<15>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<12>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<26>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout0<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout6<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<12>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout7<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout10<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout18<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBLOCKERR_MUX/lutout<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout12<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout20<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<8>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <mb_plb_PLB_MRdErr<1>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_REQ_PRIOR/lutou
   t<1>> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout7<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout8<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout0<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout22<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout4<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout25<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout5<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout13<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout19<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<19>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <mb_plb_PLB_MWrErr<2>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<22>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<18>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <mb_plb_PLB_MWrErr<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <mb_plb_PLB_MWrErr<3>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout21<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout6<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<27>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<7>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<16>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<9>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <mb_plb_PLB_MRdErr<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<27>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout5<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout1<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout1<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout27<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <mb_plb_PLB_MRdErr<3>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout17<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout4<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<17>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout9<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout3<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<24>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <mb_plb_PLB_MRdErr<2>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout23<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout11<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout15<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout2<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout11<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout8<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout24<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout10<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout2<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout16<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout28<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <mb_plb_PLB_MRdWdAddr<11>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout3<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <mb_plb_PLB_MRdWdAddr<13>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <mb_plb_PLB_MRdWdAddr<10>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <mb_plb_PLB_MRdWdAddr<0>> is
   incomplete. The signal does not drive any load pins in the design.
DRC detected 0 errors and 144 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:56 - Part 'xc5vfx70t' is not a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!
INFO:EDK - file name is pcores/jaip_v1_00_a/netlist/divider.ngc
INFO:EDK - file name is pcores/jaip_v1_00_a/netlist/multiplier.ngc
INFO:EDK - file name is pcores/jaip_v1_00_a/netlist/divider.ngc
INFO:EDK - file name is pcores/jaip_v1_00_a/netlist/multiplier.ngc
INFO:EDK - file name is pcores/jaip_v1_00_a/netlist/divider.ngc
INFO:EDK - file name is pcores/jaip_v1_00_a/netlist/multiplier.ngc

********************************************************************************
At Local date and time: Tue Jun 24 13:22:33 2014
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 13.4 - psf2Edward EDK_O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 4 master(s) : 9 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...
WARNING:EDK:4181 - PORT: ICACHE_FSL_IN_CLK, CONNECTOR:
   microblaze_0_IXCL_FSL_S_Clk - floating connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 978 
WARNING:EDK:4181 - PORT: ICACHE_FSL_OUT_CLK, CONNECTOR:
   microblaze_0_IXCL_FSL_M_Clk - floating connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 983 
WARNING:EDK:4181 - PORT: DCACHE_FSL_IN_CLK, CONNECTOR:
   microblaze_0_DXCL_FSL_S_Clk - floating connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 988 
WARNING:EDK:4181 - PORT: DCACHE_FSL_OUT_CLK, CONNECTOR:
   microblaze_0_DXCL_FSL_M_Clk - floating connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 993 

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Chipscope Integrate Controller, instance 'chipscope_icon', exists in System 
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 13.4 - xdsgen EDK_O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing RS232_Uart_2.jpg.....
Rasterizing SRAM.jpg.....
Rasterizing DDR2_SDRAM.jpg.....
Rasterizing SysACE_CompactFlash.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing xps_intc_0.jpg.....
Rasterizing data_coherence_controller_0.jpg.....
Rasterizing jaip_0.jpg.....
Rasterizing chipscope_ila_0.jpg.....
Rasterizing chipscope_icon_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
Done!

********************************************************************************
At Local date and time: Tue Jun 24 13:22:56 2014
 xsdk.exe -hwspec E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
INFO:EDK - file name is pcores/jaip_v1_00_a/netlist/divider.ngc
INFO:EDK - file name is pcores/jaip_v1_00_a/netlist/multiplier.ngc

********************************************************************************
At Local date and time: Tue Jun 24 13:27:38 2014
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf SDK
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!
Deleting Internal port chipscope_ila_0:chipscope_ila_control 
Deleting Internal port chipscope_icon_0:control0 
Deleting Internal port jaip_0:debug_AllocSize 
Deleting Internal port jaip_0:debug_Alloc_en 
Deleting Internal port jaip_0:debug_CTRL_state 
Deleting Internal port jaip_0:debug_GC_Mstate 
Deleting Internal port jaip_0:debug_GC_Mthd_Enter 
Deleting Internal port jaip_0:debug_GC_Mthd_Exit 
Deleting Internal port jaip_0:debug_GC_fMthd_Enter 
Deleting Internal port jaip_0:debug_TOS_A 
Deleting Internal port jaip_0:debug_TOS_B 
Deleting Internal port jaip_0:debug_TOS_C 
Deleting Internal port jaip_0:debug_IP2Bus_MstRd_Req 
Deleting Internal port jaip_0:debug_IP2Bus_MstWr_Req 
Deleting Internal port jaip_0:debug_GC_state 
Deleting Internal port jaip_0:debug_current_heap_ptr 
Deleting Internal port jaip_0:debug_stall_all 
Deleting Internal port jaip_0:debug_jpl_mst_address 
Deleting Internal port jaip_0:debug_fet_instrs_pkg 
Deleting Internal port jaip_0:debug_rrayAlloc_en 
Deleting Internal port jaip_0:debug_areturn 
Deleting Internal port jaip_0:debug_GC_Rcount 
Deleting Internal port jaip_0:debug_GC_M_ref 
Deleting Internal port chipscope_ila_0:TRIG0 

********************************************************************************
At Local date and time: Tue Jun 24 13:31:18 2014
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf SDK
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Tue Jun 24 13:31:22 2014
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc5vfx70tff1136-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vfx70tff1136-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc5vfx70t' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR2_SDRAM -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_USE_MIG_V5_PHY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 214 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 32 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 40000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 55000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 15000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 15000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 275 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 10000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 105000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 200 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 3 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 266 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 290 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x50000000-0x5fffffff) DDR2_SDRAM	mb_plb
  (0x81800000-0x8180001f) xps_intc_0	mb_plb
  (0x83600000-0x8360ffff) SysACE_CompactFlash	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x88000000-0x8800ffff) jaip_0	mb_plb
  (0x88010000-0x8801ffff) jaip_0	mb_plb
  (0x88080000-0x880801ff) data_coherence_controller_0	mb_plb
  (0x88080200-0x880803ff) data_coherence_controller_0	mb_plb
  (0x8a300000-0x8a3fffff) SRAM	mb_plb
  (0x8a300000-0x8a3fffff) SRAM	microblaze_0_DXCL
  (0x8a300000-0x8a3fffff) SRAM	microblaze_0_IXCL
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 366 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_DPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 200 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_IPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 9 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x2000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_2 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_2 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_2 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:SRAM - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:SRAM - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:SRAM - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 90 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: xps_sysace, INSTANCE:SysACE_CompactFlash - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: xps_sysace, INSTANCE:SysACE_CompactFlash - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_sysace, INSTANCE:SysACE_CompactFlash - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 90 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: data_coherence_controller,
   INSTANCE:data_coherence_controller_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\data_coherence_controller_v
   1_00_a\data\data_coherence_controller_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: data_coherence_controller,
   INSTANCE:data_coherence_controller_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 4 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\data_coherence_controller_v
   1_00_a\data\data_coherence_controller_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: data_coherence_controller,
   INSTANCE:data_coherence_controller_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\data_coherence_controller_v
   1_00_a\data\data_coherence_controller_v2_1_0.mpd line 30 
INFO:EDK:4130 - IPNAME: data_coherence_controller,
   INSTANCE:data_coherence_controller_0 - tool is overriding PARAMETER
   C_MPLB_DWIDTH value to 64 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\data_coherence_controller_v
   1_00_a\data\data_coherence_controller_v2_1_0.mpd line 39 
INFO:EDK:4130 - IPNAME: jaip, INSTANCE:jaip_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\jaip_v1_00_a\data\jaip_v2_1
   _0.mpd line 30 
INFO:EDK:4130 - IPNAME: jaip, INSTANCE:jaip_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 4 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\jaip_v1_00_a\data\jaip_v2_1
   _0.mpd line 31 
INFO:EDK:4130 - IPNAME: jaip, INSTANCE:jaip_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\jaip_v1_00_a\data\jaip_v2_1
   _0.mpd line 32 
INFO:EDK:4130 - IPNAME: jaip, INSTANCE:jaip_0 - tool is overriding PARAMETER
   C_MPLB_DWIDTH value to 64 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\jaip_v1_00_a\data\jaip_v2_1
   _0.mpd line 41 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 4 master(s) : 9 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: ICACHE_FSL_IN_CLK, CONNECTOR:
   microblaze_0_IXCL_FSL_S_Clk - floating connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 978 
WARNING:EDK:4181 - PORT: ICACHE_FSL_OUT_CLK, CONNECTOR:
   microblaze_0_IXCL_FSL_M_Clk - floating connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 983 
WARNING:EDK:4181 - PORT: DCACHE_FSL_IN_CLK, CONNECTOR:
   microblaze_0_DXCL_FSL_S_Clk - floating connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 988 
WARNING:EDK:4181 - PORT: DCACHE_FSL_OUT_CLK, CONNECTOR:
   microblaze_0_DXCL_FSL_M_Clk - floating connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 993 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 229 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 8 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 332 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 8 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 362 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 398 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x90000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x90000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to PLB -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_TWR value to 15000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 766 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_IS_WRITE_INDEX value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 768 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_RAS_N_INDEX value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 769 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_CAS_N_INDEX value to 3 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 770 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_WE_N_INDEX value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 771 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_RMW_INDEX value to 6 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 772 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_0_INDEX value to 7 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 773 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DQS_O_INDEX value to 8 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 774 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_1_INDEX value to 9 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 775 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_PUSH_INDEX value to 10 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 776 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_2_INDEX value to 11 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 777 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_LOAD_INDEX value to 12 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 778 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_ENABLE_INDEX value to 13 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 779 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 780 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_ROW_COL_SEL_INDEX value to 15 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 781 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_FORCE_DM_INDEX value to 16 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 782 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_REPEAT4_INDEX value to 17 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 783 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_ARB_RDMODWR_DELAY value to 3 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 794 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 795 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_LOAD_RDWDADDR_DELAY value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 799 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 12 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 800 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_SIZE_DELAY value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 801 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 802 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 803 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q0_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 804 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q1_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 805 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q2_DELAY value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 806 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q3_DELAY value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 807 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q4_DELAY value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 808 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q6_DELAY value to 5 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 810 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q7_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 811 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q8_DELAY value to 3 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 812 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q9_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 813 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q10_DELAY value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 814 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q11_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 815 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q12_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 816 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q13_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 817 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q14_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 818 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q15_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 819 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q16_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 820 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q17_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 821 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_1_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 840 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_2_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 841 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_3_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 842 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_4_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 843 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_5_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 844 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_6_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 845 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_7_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 846 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_B64_REPEAT_CNT value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 849 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL0 value to 0x00e -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 852 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL1 value to 0x00f -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 853 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL1 value to 0x019 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 854 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL2 value to 0x01a -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 855 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL2 value to 0x028 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 856 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL3 value to 0x029 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 857 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL3 value to 0x033 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 858 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL4 value to 0x034 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 859 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL4 value to 0x042 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 860 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL5 value to 0x043 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 861 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL5 value to 0x04d -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 862 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL6 value to 0x04e -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 863 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL6 value to 0x05c -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 864 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL7 value to 0x05d -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 865 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL7 value to 0x067 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 866 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL8 value to 0x068 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 867 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL8 value to 0x078 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 868 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL9 value to 0x079 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 869 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL9 value to 0x083 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 870 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL10 value to 0x084 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 871 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL10 value to 0x098 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 872 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL11 value to 0x099 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 873 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL11 value to 0x0a7 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 874 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL12 value to 0x0a8 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 875 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL12 value to 0x0bc -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 876 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL13 value to 0x0bd -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 877 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL13 value to 0x0cb -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 878 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL14 value to 0x0cc -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 879 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL14 value to 0x0e1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 880 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL15 value to 0x0e2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 881 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL15 value to 0x0e3 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 882 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_1C value to
   0x000002FC000002FC000002FC000002FC0000001C0000001C0000001C0000001C -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 920 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_1B value to
   0x0000001C0000001C0000001C0000001D0000001C0000001C0000001C0000001C -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 921 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_1A value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C00000010 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 922 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_19 value to
   0x0000001C0000001C0000001C000040080000001C0000001C0000001C00004008 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 923 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_18 value to
   0x0000001C000024150000041C000024140000041C000024140002041C00002414 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 924 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_17 value to
   0x0000141C0000001C000080180000001E0000001E0000001E0000001E0000400A -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 925 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_16 value to
   0x0000001F0000001E0000001E0000001E0000201E0000001E000020060000011E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 926 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_15 value to
   0x000021060000011E000021060002011E000021060000111E0000011E0000801A -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 927 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_14 value to
   0x0000001C0000001C0000001C000040080000001C000024150000041C00002414 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 928 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_13 value to
   0x0000041C000024140002041C000024140000141C0000001C000080180000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 929 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_12 value to
   0x0000001E0000001E0000001E0000400A0000001F0000001E0000001E0000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 930 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_11 value to
   0x0000201E0000001E000020060000011E000021060000011E000021060002011E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 931 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_10 value to
   0x000021060000111E0000011E0000801A0000001C0000001C0000001C00004008 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 932 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0F value to
   0x0000001C000024150000041C000024140000141C0000001C000080180000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 933 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0E value to
   0x0000001E0000001E0000001E0000400A0000001F0000001E0000001E0000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 934 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0D value to
   0x0000201E0000001E000020060000011E000021060000111E0000011E0000801A -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 935 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0C value to
   0x0000001C0000001C0000001C000040080000001C0000001D0000001C00002414 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 936 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0B value to
   0x0000141C0000001C000080180000001E0000001E0000001E0000001E0000400A -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 937 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0A value to
   0x0000001F0000001E0000001E0000001E0000201E0000001E000020060000111E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 938 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_09 value to
   0x0000011E0000801A0000001C0000001C0000001C000040080000001C0000001D -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 939 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_08 value to
   0x0000001C000020140000141C0000001C000080180000001E0000001E0000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 940 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_07 value to
   0x0000001E0000400A0000001F0000001E0000001E0000001E0000001E0000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 941 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_06 value to
   0x000020060001111E0000011E0000801A0000001C0000001C0000001C00004008 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 942 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_05 value to
   0x0000001C0000001D0000001C000020140000141C0000001C000080180000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 943 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_04 value to
   0x0000001E0000001E0000001E0000400A0000001F0000001E0000001E0000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 944 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_03 value to
   0x0000001E0000001E000020060001111E0000011E0000801A0000001C0000001C -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 945 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_02 value to
   0x0000001C000040080000001C0000001D0000001C000020140000141C0000001C -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 946 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_01 value to
   0x000080180000001E0000001E0000001E0000001E0000400A0000001F0000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 947 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_00 value to
   0x0000001E0000001E0000001E0000001E000020060001111E0000011E0000801A -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 948 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 954 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 955 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_01 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 956 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_00 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 957 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111110 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: chipscope_icon, INSTANCE:chipscope_icon_0 - tcl is
   overriding PARAMETER C_SYSTEM_CONTAINS_MDM value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_06
   _a\data\chipscope_icon_v2_1_0.mpd line 80 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Chipscope Integrate Controller, instance 'chipscope_icon', exists in System 

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:jaip INSTANCE:jaip_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 336 - Copying
(BBD-specified) netlist files.
IPNAME:chipscope_ila INSTANCE:chipscope_ila_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 382 - Copying
(BBD-specified) netlist files.
IPNAME:chipscope_icon INSTANCE:chipscope_icon_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 393 - Copying
(BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 121 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 242 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
IPNAME:chipscope_ila INSTANCE:chipscope_ila_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 382 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_ila_0_v1_05_a/synhdl/vhdl/
Generating ChipScope core: chipscope_ila_0 ...
ChipScope Core Generator command: coregen.exe -b
E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0.xco
Release 13.4 - Xilinx CORE Generator O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\implementation\chipscope_ila_0_wrappe
r\coregen.log
Updating project device from '5vfx70t' to 'xc5vfx70t'.
Wrote CGP file for project 'coregen'.
Resolving generic values...
Finished resolving generic values.
Generating IP...
Configuring files for chipscope_ila_0 root...
Gathering HDL files for chipscope_ila_0 root...
Creating XST project for chipscope_ila_0...
Creating XST script file for chipscope_ila_0...
Creating XST instantiation file for chipscope_ila_0...
Running XST for chipscope_ila_0...
XST: HDL Compilation
XST: Design Hierarchy Analysis
XST: HDL Analysis
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
Not generating VHDL wrapper
Not generating Verilog wrapper
Skipping VHDL instantiation template for chipscope_ila_0...
Skipping Verilog instantiation template for chipscope_ila_0...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
Generating metadata file...
Generating ISE project...
XCO file found: chipscope_ila_0.xco
XMDF file found: chipscope_ila_0_xmdf.tcl
WARNING:EDK - : chipscope_ila_0.vhd does not exist, will not be added to ISE
   project.

WARNING:EDK - : chipscope_ila_0.vho does not exist, will not be added to ISE
   project.

Adding
E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wrappe
r/tmp/_cg/chipscope_ila_0.asy -view all -origin_type imported
Adding
E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wrappe
r/tmp/_cg/chipscope_ila_0.ngc -view all -origin_type created
Checking file
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wrapp
er/tmp/_cg/chipscope_ila_0.ngc" for project device match ...
File
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wrapp
er/tmp/_cg/chipscope_ila_0.ngc" device information matches project device.
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/chipscope_ila_0"
Generating README file...
Generating FLIST file...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
*************************************************************
IPNAME:chipscope_icon INSTANCE:chipscope_icon_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 393 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_icon_0_v1_06_a/synhdl/vhdl/
Generating ChipScope core: chipscope_icon_0 ...
ChipScope Core Generator command: coregen.exe -b
E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0.xco
Release 13.4 - Xilinx CORE Generator O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\implementation\chipscope_icon_0_wrapp
er\coregen.log
Updating project device from '5vfx70t' to 'xc5vfx70t'.
Wrote CGP file for project 'coregen'.
Resolving generic values...
Finished resolving generic values.
Generating IP...
Configuring files for chipscope_icon_0 root...
Gathering HDL files for chipscope_icon_0 root...
Creating XST project for chipscope_icon_0...
Creating XST script file for chipscope_icon_0...
Creating XST instantiation file for chipscope_icon_0...
Running XST for chipscope_icon_0...
XST: HDL Compilation
XST: Design Hierarchy Analysis
XST: HDL Analysis
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
Not generating VHDL wrapper
Not generating Verilog wrapper
Skipping VHDL instantiation template for chipscope_icon_0...
Skipping Verilog instantiation template for chipscope_icon_0...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
Generating metadata file...
Generating ISE project...
XCO file found: chipscope_icon_0.xco
XMDF file found: chipscope_icon_0_xmdf.tcl
WARNING:EDK - : chipscope_icon_0.vhd does not exist, will not be added to ISE
   project.

WARNING:EDK - : chipscope_icon_0.vho does not exist, will not be added to ISE
   project.

Adding
E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_wrapp
er/tmp/_cg/chipscope_icon_0.asy -view all -origin_type imported
Adding
E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_wrapp
er/tmp/_cg/chipscope_icon_0.ngc -view all -origin_type created
Checking file
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_wrap
per/tmp/_cg/chipscope_icon_0.ngc" for project device match ...
File
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_wrap
per/tmp/_cg/chipscope_icon_0.ngc" device information matches project device.
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/chipscope_icon_0"
Generating README file...
Generating FLIST file...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
*************************************************************

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs
line 56 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:mb_plb - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 82
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ilmb - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 89 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dlmb - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 96 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dlmb_cntlr - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line
103 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ilmb_cntlr - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line
112 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:lmb_bram - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line
121 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:rs232_uart_1 - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs
line 128 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:rs232_uart_2 - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs
line 142 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:sram - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 156 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ddr2_sdram - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line
187 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:sysace_compactflash -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 226 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:clock_generator_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 242 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:mdm_0 - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 277
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:proc_sys_reset_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 289 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_intc_0 - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line
302 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:data_coherence_controller_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 312 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:jaip_0 - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 336
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
ERROR:HDLParsers:164 - "E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/pcores/jaip_v1_00_a/hdl/vhdl/GC.vhd" Line 275. parse error, unexpected OR, expecting COMMA or CLOSEPAR
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\synthesis\jaip_0_wrapper_xst.srp
   for details

Running NGCBUILD ...
IPNAME:microblaze_0_wrapper INSTANCE:microblaze_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 56 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. microblaze_0_wrapper.ngc
../microblaze_0_wrapper

Reading NGO file
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/microblaze_0_wrapper/
microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:ilmb_wrapper INSTANCE:ilmb -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 89 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. ilmb_wrapper.ngc ../ilmb_wrapper

Reading NGO file
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/ilmb_wrapper/ilmb_wra
pper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:dlmb_wrapper INSTANCE:dlmb -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 96 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. dlmb_wrapper.ngc ../dlmb_wrapper

Reading NGO file
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/dlmb_wrapper/dlmb_wra
pper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:ddr2_sdram_wrapper INSTANCE:ddr2_sdram -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 187 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. ddr2_sdram_wrapper.ngc
../ddr2_sdram_wrapper

Reading NGO file
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/ddr2_sdram_wrapper/dd
r2_sdram_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ddr2_sdram_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../ddr2_sdram_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 242 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/clock_generator_0_wra
pper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:xps_intc_0_wrapper INSTANCE:xps_intc_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 302 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. xps_intc_0_wrapper.ngc
../xps_intc_0_wrapper

Reading NGO file
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/xps_intc_0_wrapper/xp
s_intc_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../xps_intc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../xps_intc_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Tue Jun 24 13:49:05 2014
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc5vfx70tff1136-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vfx70tff1136-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc5vfx70t' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR2_SDRAM -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_USE_MIG_V5_PHY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 214 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 32 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 40000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 55000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 15000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 15000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 275 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 10000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 105000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 200 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 3 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 266 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 290 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x50000000-0x5fffffff) DDR2_SDRAM	mb_plb
  (0x81800000-0x8180001f) xps_intc_0	mb_plb
  (0x83600000-0x8360ffff) SysACE_CompactFlash	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x88000000-0x8800ffff) jaip_0	mb_plb
  (0x88010000-0x8801ffff) jaip_0	mb_plb
  (0x88080000-0x880801ff) data_coherence_controller_0	mb_plb
  (0x88080200-0x880803ff) data_coherence_controller_0	mb_plb
  (0x8a300000-0x8a3fffff) SRAM	mb_plb
  (0x8a300000-0x8a3fffff) SRAM	microblaze_0_DXCL
  (0x8a300000-0x8a3fffff) SRAM	microblaze_0_IXCL
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 366 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_DPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 200 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_IPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 9 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x2000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_2 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_2 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_2 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:SRAM - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:SRAM - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:SRAM - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 90 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: xps_sysace, INSTANCE:SysACE_CompactFlash - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: xps_sysace, INSTANCE:SysACE_CompactFlash - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_sysace, INSTANCE:SysACE_CompactFlash - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 90 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: data_coherence_controller,
   INSTANCE:data_coherence_controller_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\data_coherence_controller_v
   1_00_a\data\data_coherence_controller_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: data_coherence_controller,
   INSTANCE:data_coherence_controller_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 4 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\data_coherence_controller_v
   1_00_a\data\data_coherence_controller_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: data_coherence_controller,
   INSTANCE:data_coherence_controller_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\data_coherence_controller_v
   1_00_a\data\data_coherence_controller_v2_1_0.mpd line 30 
INFO:EDK:4130 - IPNAME: data_coherence_controller,
   INSTANCE:data_coherence_controller_0 - tool is overriding PARAMETER
   C_MPLB_DWIDTH value to 64 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\data_coherence_controller_v
   1_00_a\data\data_coherence_controller_v2_1_0.mpd line 39 
INFO:EDK:4130 - IPNAME: jaip, INSTANCE:jaip_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\jaip_v1_00_a\data\jaip_v2_1
   _0.mpd line 30 
INFO:EDK:4130 - IPNAME: jaip, INSTANCE:jaip_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 4 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\jaip_v1_00_a\data\jaip_v2_1
   _0.mpd line 31 
INFO:EDK:4130 - IPNAME: jaip, INSTANCE:jaip_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\jaip_v1_00_a\data\jaip_v2_1
   _0.mpd line 32 
INFO:EDK:4130 - IPNAME: jaip, INSTANCE:jaip_0 - tool is overriding PARAMETER
   C_MPLB_DWIDTH value to 64 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\jaip_v1_00_a\data\jaip_v2_1
   _0.mpd line 41 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 4 master(s) : 9 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: ICACHE_FSL_IN_CLK, CONNECTOR:
   microblaze_0_IXCL_FSL_S_Clk - floating connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 978 
WARNING:EDK:4181 - PORT: ICACHE_FSL_OUT_CLK, CONNECTOR:
   microblaze_0_IXCL_FSL_M_Clk - floating connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 983 
WARNING:EDK:4181 - PORT: DCACHE_FSL_IN_CLK, CONNECTOR:
   microblaze_0_DXCL_FSL_S_Clk - floating connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 988 
WARNING:EDK:4181 - PORT: DCACHE_FSL_OUT_CLK, CONNECTOR:
   microblaze_0_DXCL_FSL_M_Clk - floating connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 993 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 229 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 8 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 332 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 8 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 362 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 398 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x90000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x90000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to PLB -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_TWR value to 15000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 766 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_IS_WRITE_INDEX value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 768 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_RAS_N_INDEX value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 769 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_CAS_N_INDEX value to 3 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 770 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_WE_N_INDEX value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 771 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_RMW_INDEX value to 6 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 772 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_0_INDEX value to 7 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 773 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DQS_O_INDEX value to 8 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 774 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_1_INDEX value to 9 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 775 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_PUSH_INDEX value to 10 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 776 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_2_INDEX value to 11 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 777 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_LOAD_INDEX value to 12 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 778 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_ENABLE_INDEX value to 13 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 779 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 780 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_ROW_COL_SEL_INDEX value to 15 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 781 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_FORCE_DM_INDEX value to 16 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 782 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_REPEAT4_INDEX value to 17 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 783 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_ARB_RDMODWR_DELAY value to 3 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 794 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 795 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_LOAD_RDWDADDR_DELAY value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 799 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 12 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 800 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_SIZE_DELAY value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 801 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 802 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 803 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q0_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 804 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q1_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 805 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q2_DELAY value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 806 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q3_DELAY value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 807 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q4_DELAY value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 808 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q6_DELAY value to 5 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 810 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q7_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 811 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q8_DELAY value to 3 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 812 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q9_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 813 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q10_DELAY value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 814 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q11_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 815 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q12_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 816 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q13_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 817 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q14_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 818 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q15_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 819 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q16_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 820 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q17_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 821 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_1_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 840 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_2_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 841 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_3_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 842 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_4_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 843 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_5_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 844 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_6_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 845 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_7_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 846 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_B64_REPEAT_CNT value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 849 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL0 value to 0x00e -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 852 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL1 value to 0x00f -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 853 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL1 value to 0x019 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 854 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL2 value to 0x01a -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 855 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL2 value to 0x028 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 856 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL3 value to 0x029 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 857 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL3 value to 0x033 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 858 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL4 value to 0x034 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 859 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL4 value to 0x042 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 860 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL5 value to 0x043 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 861 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL5 value to 0x04d -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 862 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL6 value to 0x04e -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 863 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL6 value to 0x05c -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 864 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL7 value to 0x05d -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 865 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL7 value to 0x067 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 866 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL8 value to 0x068 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 867 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL8 value to 0x078 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 868 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL9 value to 0x079 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 869 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL9 value to 0x083 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 870 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL10 value to 0x084 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 871 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL10 value to 0x098 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 872 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL11 value to 0x099 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 873 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL11 value to 0x0a7 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 874 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL12 value to 0x0a8 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 875 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL12 value to 0x0bc -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 876 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL13 value to 0x0bd -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 877 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL13 value to 0x0cb -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 878 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL14 value to 0x0cc -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 879 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL14 value to 0x0e1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 880 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL15 value to 0x0e2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 881 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL15 value to 0x0e3 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 882 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_1C value to
   0x000002FC000002FC000002FC000002FC0000001C0000001C0000001C0000001C -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 920 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_1B value to
   0x0000001C0000001C0000001C0000001D0000001C0000001C0000001C0000001C -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 921 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_1A value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C00000010 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 922 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_19 value to
   0x0000001C0000001C0000001C000040080000001C0000001C0000001C00004008 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 923 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_18 value to
   0x0000001C000024150000041C000024140000041C000024140002041C00002414 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 924 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_17 value to
   0x0000141C0000001C000080180000001E0000001E0000001E0000001E0000400A -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 925 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_16 value to
   0x0000001F0000001E0000001E0000001E0000201E0000001E000020060000011E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 926 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_15 value to
   0x000021060000011E000021060002011E000021060000111E0000011E0000801A -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 927 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_14 value to
   0x0000001C0000001C0000001C000040080000001C000024150000041C00002414 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 928 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_13 value to
   0x0000041C000024140002041C000024140000141C0000001C000080180000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 929 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_12 value to
   0x0000001E0000001E0000001E0000400A0000001F0000001E0000001E0000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 930 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_11 value to
   0x0000201E0000001E000020060000011E000021060000011E000021060002011E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 931 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_10 value to
   0x000021060000111E0000011E0000801A0000001C0000001C0000001C00004008 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 932 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0F value to
   0x0000001C000024150000041C000024140000141C0000001C000080180000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 933 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0E value to
   0x0000001E0000001E0000001E0000400A0000001F0000001E0000001E0000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 934 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0D value to
   0x0000201E0000001E000020060000011E000021060000111E0000011E0000801A -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 935 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0C value to
   0x0000001C0000001C0000001C000040080000001C0000001D0000001C00002414 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 936 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0B value to
   0x0000141C0000001C000080180000001E0000001E0000001E0000001E0000400A -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 937 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0A value to
   0x0000001F0000001E0000001E0000001E0000201E0000001E000020060000111E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 938 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_09 value to
   0x0000011E0000801A0000001C0000001C0000001C000040080000001C0000001D -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 939 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_08 value to
   0x0000001C000020140000141C0000001C000080180000001E0000001E0000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 940 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_07 value to
   0x0000001E0000400A0000001F0000001E0000001E0000001E0000001E0000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 941 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_06 value to
   0x000020060001111E0000011E0000801A0000001C0000001C0000001C00004008 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 942 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_05 value to
   0x0000001C0000001D0000001C000020140000141C0000001C000080180000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 943 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_04 value to
   0x0000001E0000001E0000001E0000400A0000001F0000001E0000001E0000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 944 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_03 value to
   0x0000001E0000001E000020060001111E0000011E0000801A0000001C0000001C -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 945 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_02 value to
   0x0000001C000040080000001C0000001D0000001C000020140000141C0000001C -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 946 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_01 value to
   0x000080180000001E0000001E0000001E0000001E0000400A0000001F0000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 947 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_00 value to
   0x0000001E0000001E0000001E0000001E000020060001111E0000011E0000801A -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 948 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 954 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 955 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_01 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 956 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_00 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 957 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111110 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: chipscope_icon, INSTANCE:chipscope_icon_0 - tcl is
   overriding PARAMETER C_SYSTEM_CONTAINS_MDM value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_06
   _a\data\chipscope_icon_v2_1_0.mpd line 80 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Chipscope Integrate Controller, instance 'chipscope_icon', exists in System 

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:jaip INSTANCE:jaip_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 336 - Copying
(BBD-specified) netlist files.
IPNAME:chipscope_ila INSTANCE:chipscope_ila_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 382 - Copying
(BBD-specified) netlist files.
IPNAME:chipscope_icon INSTANCE:chipscope_icon_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 393 - Copying
(BBD-specified) netlist files.

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 56 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 82 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 89 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 96 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 103 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 112 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 121 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 128 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_2 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 142 - Copying cache
implementation netlist
IPNAME:xps_mch_emc INSTANCE:sram -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 156 - Copying cache
implementation netlist
IPNAME:mpmc INSTANCE:ddr2_sdram -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 187 - Copying cache
implementation netlist
IPNAME:xps_sysace INSTANCE:sysace_compactflash -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 226 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 277 - Copying cache
implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 289 - Copying cache
implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 302 - Copying cache
implementation netlist
IPNAME:data_coherence_controller INSTANCE:data_coherence_controller_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 312 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 121 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 242 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
IPNAME:chipscope_ila INSTANCE:chipscope_ila_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 382 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_ila_0_v1_05_a/synhdl/vhdl/
INFO: Chipscope core parameters not changed. Not regenerating core
IPNAME:chipscope_icon INSTANCE:chipscope_icon_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 393 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_icon_0_v1_06_a/synhdl/vhdl/
INFO: ChipScope core parameters not changed. Not regenerating core

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 2.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 242 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:data_coherence_controller_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 312 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:jaip_0 - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 336
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
Trying to terminate Process...
Done!

********************************************************************************
At Local date and time: Tue Jun 24 13:50:12 2014
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf SDK
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Tue Jun 24 13:50:19 2014
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf SDK
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Tue Jun 24 13:50:23 2014
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc5vfx70tff1136-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vfx70tff1136-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc5vfx70t' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR2_SDRAM -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_USE_MIG_V5_PHY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 214 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 32 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 40000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 55000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 15000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 15000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 275 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 10000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 105000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 200 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 3 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 266 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 290 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x50000000-0x5fffffff) DDR2_SDRAM	mb_plb
  (0x81800000-0x8180001f) xps_intc_0	mb_plb
  (0x83600000-0x8360ffff) SysACE_CompactFlash	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x88000000-0x8800ffff) jaip_0	mb_plb
  (0x88010000-0x8801ffff) jaip_0	mb_plb
  (0x88080000-0x880801ff) data_coherence_controller_0	mb_plb
  (0x88080200-0x880803ff) data_coherence_controller_0	mb_plb
  (0x8a300000-0x8a3fffff) SRAM	mb_plb
  (0x8a300000-0x8a3fffff) SRAM	microblaze_0_DXCL
  (0x8a300000-0x8a3fffff) SRAM	microblaze_0_IXCL
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 366 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_DPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 200 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_IPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 9 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x2000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_2 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_2 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_2 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:SRAM - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:SRAM - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:SRAM - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 90 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: xps_sysace, INSTANCE:SysACE_CompactFlash - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: xps_sysace, INSTANCE:SysACE_CompactFlash - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_sysace, INSTANCE:SysACE_CompactFlash - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 90 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: data_coherence_controller,
   INSTANCE:data_coherence_controller_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\data_coherence_controller_v
   1_00_a\data\data_coherence_controller_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: data_coherence_controller,
   INSTANCE:data_coherence_controller_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 4 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\data_coherence_controller_v
   1_00_a\data\data_coherence_controller_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: data_coherence_controller,
   INSTANCE:data_coherence_controller_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\data_coherence_controller_v
   1_00_a\data\data_coherence_controller_v2_1_0.mpd line 30 
INFO:EDK:4130 - IPNAME: data_coherence_controller,
   INSTANCE:data_coherence_controller_0 - tool is overriding PARAMETER
   C_MPLB_DWIDTH value to 64 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\data_coherence_controller_v
   1_00_a\data\data_coherence_controller_v2_1_0.mpd line 39 
INFO:EDK:4130 - IPNAME: jaip, INSTANCE:jaip_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\jaip_v1_00_a\data\jaip_v2_1
   _0.mpd line 30 
INFO:EDK:4130 - IPNAME: jaip, INSTANCE:jaip_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 4 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\jaip_v1_00_a\data\jaip_v2_1
   _0.mpd line 31 
INFO:EDK:4130 - IPNAME: jaip, INSTANCE:jaip_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\jaip_v1_00_a\data\jaip_v2_1
   _0.mpd line 32 
INFO:EDK:4130 - IPNAME: jaip, INSTANCE:jaip_0 - tool is overriding PARAMETER
   C_MPLB_DWIDTH value to 64 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\jaip_v1_00_a\data\jaip_v2_1
   _0.mpd line 41 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 4 master(s) : 9 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: ICACHE_FSL_IN_CLK, CONNECTOR:
   microblaze_0_IXCL_FSL_S_Clk - floating connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 978 
WARNING:EDK:4181 - PORT: ICACHE_FSL_OUT_CLK, CONNECTOR:
   microblaze_0_IXCL_FSL_M_Clk - floating connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 983 
WARNING:EDK:4181 - PORT: DCACHE_FSL_IN_CLK, CONNECTOR:
   microblaze_0_DXCL_FSL_S_Clk - floating connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 988 
WARNING:EDK:4181 - PORT: DCACHE_FSL_OUT_CLK, CONNECTOR:
   microblaze_0_DXCL_FSL_M_Clk - floating connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 993 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 229 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 8 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 332 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 8 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 362 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 398 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x90000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x90000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to PLB -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_TWR value to 15000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 766 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_IS_WRITE_INDEX value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 768 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_RAS_N_INDEX value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 769 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_CAS_N_INDEX value to 3 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 770 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_WE_N_INDEX value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 771 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_RMW_INDEX value to 6 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 772 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_0_INDEX value to 7 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 773 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DQS_O_INDEX value to 8 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 774 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_1_INDEX value to 9 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 775 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_PUSH_INDEX value to 10 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 776 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_2_INDEX value to 11 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 777 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_LOAD_INDEX value to 12 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 778 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_ENABLE_INDEX value to 13 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 779 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 780 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_ROW_COL_SEL_INDEX value to 15 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 781 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_FORCE_DM_INDEX value to 16 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 782 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_REPEAT4_INDEX value to 17 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 783 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_ARB_RDMODWR_DELAY value to 3 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 794 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 795 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_LOAD_RDWDADDR_DELAY value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 799 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 12 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 800 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_SIZE_DELAY value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 801 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 802 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 803 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q0_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 804 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q1_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 805 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q2_DELAY value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 806 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q3_DELAY value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 807 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q4_DELAY value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 808 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q6_DELAY value to 5 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 810 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q7_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 811 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q8_DELAY value to 3 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 812 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q9_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 813 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q10_DELAY value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 814 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q11_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 815 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q12_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 816 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q13_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 817 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q14_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 818 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q15_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 819 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q16_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 820 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q17_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 821 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_1_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 840 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_2_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 841 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_3_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 842 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_4_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 843 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_5_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 844 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_6_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 845 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_7_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 846 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_B64_REPEAT_CNT value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 849 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL0 value to 0x00e -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 852 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL1 value to 0x00f -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 853 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL1 value to 0x019 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 854 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL2 value to 0x01a -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 855 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL2 value to 0x028 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 856 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL3 value to 0x029 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 857 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL3 value to 0x033 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 858 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL4 value to 0x034 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 859 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL4 value to 0x042 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 860 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL5 value to 0x043 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 861 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL5 value to 0x04d -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 862 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL6 value to 0x04e -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 863 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL6 value to 0x05c -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 864 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL7 value to 0x05d -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 865 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL7 value to 0x067 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 866 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL8 value to 0x068 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 867 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL8 value to 0x078 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 868 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL9 value to 0x079 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 869 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL9 value to 0x083 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 870 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL10 value to 0x084 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 871 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL10 value to 0x098 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 872 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL11 value to 0x099 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 873 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL11 value to 0x0a7 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 874 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL12 value to 0x0a8 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 875 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL12 value to 0x0bc -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 876 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL13 value to 0x0bd -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 877 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL13 value to 0x0cb -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 878 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL14 value to 0x0cc -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 879 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL14 value to 0x0e1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 880 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL15 value to 0x0e2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 881 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL15 value to 0x0e3 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 882 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_1C value to
   0x000002FC000002FC000002FC000002FC0000001C0000001C0000001C0000001C -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 920 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_1B value to
   0x0000001C0000001C0000001C0000001D0000001C0000001C0000001C0000001C -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 921 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_1A value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C00000010 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 922 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_19 value to
   0x0000001C0000001C0000001C000040080000001C0000001C0000001C00004008 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 923 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_18 value to
   0x0000001C000024150000041C000024140000041C000024140002041C00002414 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 924 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_17 value to
   0x0000141C0000001C000080180000001E0000001E0000001E0000001E0000400A -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 925 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_16 value to
   0x0000001F0000001E0000001E0000001E0000201E0000001E000020060000011E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 926 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_15 value to
   0x000021060000011E000021060002011E000021060000111E0000011E0000801A -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 927 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_14 value to
   0x0000001C0000001C0000001C000040080000001C000024150000041C00002414 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 928 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_13 value to
   0x0000041C000024140002041C000024140000141C0000001C000080180000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 929 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_12 value to
   0x0000001E0000001E0000001E0000400A0000001F0000001E0000001E0000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 930 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_11 value to
   0x0000201E0000001E000020060000011E000021060000011E000021060002011E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 931 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_10 value to
   0x000021060000111E0000011E0000801A0000001C0000001C0000001C00004008 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 932 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0F value to
   0x0000001C000024150000041C000024140000141C0000001C000080180000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 933 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0E value to
   0x0000001E0000001E0000001E0000400A0000001F0000001E0000001E0000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 934 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0D value to
   0x0000201E0000001E000020060000011E000021060000111E0000011E0000801A -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 935 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0C value to
   0x0000001C0000001C0000001C000040080000001C0000001D0000001C00002414 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 936 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0B value to
   0x0000141C0000001C000080180000001E0000001E0000001E0000001E0000400A -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 937 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0A value to
   0x0000001F0000001E0000001E0000001E0000201E0000001E000020060000111E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 938 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_09 value to
   0x0000011E0000801A0000001C0000001C0000001C000040080000001C0000001D -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 939 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_08 value to
   0x0000001C000020140000141C0000001C000080180000001E0000001E0000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 940 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_07 value to
   0x0000001E0000400A0000001F0000001E0000001E0000001E0000001E0000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 941 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_06 value to
   0x000020060001111E0000011E0000801A0000001C0000001C0000001C00004008 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 942 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_05 value to
   0x0000001C0000001D0000001C000020140000141C0000001C000080180000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 943 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_04 value to
   0x0000001E0000001E0000001E0000400A0000001F0000001E0000001E0000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 944 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_03 value to
   0x0000001E0000001E000020060001111E0000011E0000801A0000001C0000001C -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 945 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_02 value to
   0x0000001C000040080000001C0000001D0000001C000020140000141C0000001C -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 946 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_01 value to
   0x000080180000001E0000001E0000001E0000001E0000400A0000001F0000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 947 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_00 value to
   0x0000001E0000001E0000001E0000001E000020060001111E0000011E0000801A -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 948 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 954 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 955 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_01 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 956 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_00 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 957 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111110 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: chipscope_icon, INSTANCE:chipscope_icon_0 - tcl is
   overriding PARAMETER C_SYSTEM_CONTAINS_MDM value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_06
   _a\data\chipscope_icon_v2_1_0.mpd line 80 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Chipscope Integrate Controller, instance 'chipscope_icon', exists in System 

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:jaip INSTANCE:jaip_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 336 - Copying
(BBD-specified) netlist files.
IPNAME:chipscope_ila INSTANCE:chipscope_ila_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 382 - Copying
(BBD-specified) netlist files.
IPNAME:chipscope_icon INSTANCE:chipscope_icon_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 393 - Copying
(BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 121 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 242 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
IPNAME:chipscope_ila INSTANCE:chipscope_ila_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 382 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_ila_0_v1_05_a/synhdl/vhdl/
Generating ChipScope core: chipscope_ila_0 ...
ChipScope Core Generator command: coregen.exe -b
E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0.xco
Release 13.4 - Xilinx CORE Generator O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\implementation\chipscope_ila_0_wrappe
r\coregen.log
Updating project device from '5vfx70t' to 'xc5vfx70t'.
Wrote CGP file for project 'coregen'.
Resolving generic values...
Finished resolving generic values.
Generating IP...
Configuring files for chipscope_ila_0 root...
Gathering HDL files for chipscope_ila_0 root...
Creating XST project for chipscope_ila_0...
Creating XST script file for chipscope_ila_0...
Creating XST instantiation file for chipscope_ila_0...
Running XST for chipscope_ila_0...
XST: HDL Compilation
XST: Design Hierarchy Analysis
XST: HDL Analysis
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
Not generating VHDL wrapper
Not generating Verilog wrapper
Skipping VHDL instantiation template for chipscope_ila_0...
Skipping Verilog instantiation template for chipscope_ila_0...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
Generating metadata file...
Generating ISE project...
XCO file found: chipscope_ila_0.xco
XMDF file found: chipscope_ila_0_xmdf.tcl
WARNING:EDK - : chipscope_ila_0.vhd does not exist, will not be added to ISE
   project.

WARNING:EDK - : chipscope_ila_0.vho does not exist, will not be added to ISE
   project.

Adding
E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wrappe
r/tmp/_cg/chipscope_ila_0.asy -view all -origin_type imported
Adding
E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wrappe
r/tmp/_cg/chipscope_ila_0.ngc -view all -origin_type created
Checking file
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wrapp
er/tmp/_cg/chipscope_ila_0.ngc" for project device match ...
File
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wrapp
er/tmp/_cg/chipscope_ila_0.ngc" device information matches project device.
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/chipscope_ila_0"
Generating README file...
Generating FLIST file...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
*************************************************************
IPNAME:chipscope_icon INSTANCE:chipscope_icon_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 393 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_icon_0_v1_06_a/synhdl/vhdl/
Generating ChipScope core: chipscope_icon_0 ...
ChipScope Core Generator command: coregen.exe -b
E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0.xco
Release 13.4 - Xilinx CORE Generator O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\implementation\chipscope_icon_0_wrapp
er\coregen.log
Updating project device from '5vfx70t' to 'xc5vfx70t'.
Wrote CGP file for project 'coregen'.
Resolving generic values...
Finished resolving generic values.
Generating IP...
Configuring files for chipscope_icon_0 root...
Gathering HDL files for chipscope_icon_0 root...
Creating XST project for chipscope_icon_0...
Creating XST script file for chipscope_icon_0...
Creating XST instantiation file for chipscope_icon_0...
Running XST for chipscope_icon_0...
XST: HDL Compilation
XST: Design Hierarchy Analysis
XST: HDL Analysis
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
Not generating VHDL wrapper
Not generating Verilog wrapper
Skipping VHDL instantiation template for chipscope_icon_0...
Skipping Verilog instantiation template for chipscope_icon_0...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
Generating metadata file...
Generating ISE project...
XCO file found: chipscope_icon_0.xco
XMDF file found: chipscope_icon_0_xmdf.tcl
WARNING:EDK - : chipscope_icon_0.vhd does not exist, will not be added to ISE
   project.

WARNING:EDK - : chipscope_icon_0.vho does not exist, will not be added to ISE
   project.

Adding
E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_wrapp
er/tmp/_cg/chipscope_icon_0.asy -view all -origin_type imported
Adding
E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_wrapp
er/tmp/_cg/chipscope_icon_0.ngc -view all -origin_type created
Checking file
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_wrap
per/tmp/_cg/chipscope_icon_0.ngc" for project device match ...
File
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_wrap
per/tmp/_cg/chipscope_icon_0.ngc" device information matches project device.
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/chipscope_icon_0"
Generating README file...
Generating FLIST file...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
*************************************************************

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs
line 56 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:mb_plb - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 82
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ilmb - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 89 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dlmb - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 96 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dlmb_cntlr - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line
103 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ilmb_cntlr - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line
112 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:lmb_bram - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line
121 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:rs232_uart_1 - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs
line 128 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:rs232_uart_2 - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs
line 142 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:sram - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 156 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ddr2_sdram - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line
187 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:sysace_compactflash -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 226 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:clock_generator_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 242 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:mdm_0 - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 277
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:proc_sys_reset_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 289 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_intc_0 - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line
302 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:data_coherence_controller_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 312 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:jaip_0 - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 336
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:chipscope_ila_0 - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs
line 382 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:chipscope_icon_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 393 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Running NGCBUILD ...
IPNAME:microblaze_0_wrapper INSTANCE:microblaze_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 56 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. microblaze_0_wrapper.ngc
../microblaze_0_wrapper

Reading NGO file
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/microblaze_0_wrapper/
microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:ilmb_wrapper INSTANCE:ilmb -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 89 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. ilmb_wrapper.ngc ../ilmb_wrapper

Reading NGO file
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/ilmb_wrapper/ilmb_wra
pper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:dlmb_wrapper INSTANCE:dlmb -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 96 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. dlmb_wrapper.ngc ../dlmb_wrapper

Reading NGO file
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/dlmb_wrapper/dlmb_wra
pper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:ddr2_sdram_wrapper INSTANCE:ddr2_sdram -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 187 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. ddr2_sdram_wrapper.ngc
../ddr2_sdram_wrapper

Reading NGO file
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/ddr2_sdram_wrapper/dd
r2_sdram_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ddr2_sdram_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../ddr2_sdram_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 242 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/clock_generator_0_wra
pper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:xps_intc_0_wrapper INSTANCE:xps_intc_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 302 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. xps_intc_0_wrapper.ngc
../xps_intc_0_wrapper

Reading NGO file
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/xps_intc_0_wrapper/xp
s_intc_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../xps_intc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../xps_intc_0_wrapper.blc"...

NGCBUILD done.
IPNAME:jaip_0_wrapper INSTANCE:jaip_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 336 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. jaip_0_wrapper.ngc
../jaip_0_wrapper

Reading NGO file
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/jaip_0_wrapper/jaip_0
_wrapper.ngc" ...
Loading design module
"E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\implementation\jaip_0_wrapper/multip
lier.ngc"...
Loading design module
"E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\implementation\jaip_0_wrapper/divide
r.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../jaip_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../jaip_0_wrapper.blc"...

NGCBUILD done.
IPNAME:chipscope_ila_0_wrapper INSTANCE:chipscope_ila_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 382 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. chipscope_ila_0_wrapper.ngc
../chipscope_ila_0_wrapper

Reading NGO file
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wrapp
er/chipscope_ila_0_wrapper.ngc" ...
Loading design module
"E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\implementation\chipscope_ila_0_wrapp
er/chipscope_ila_0.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../chipscope_ila_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../chipscope_ila_0_wrapper.blc"...

NGCBUILD done.
IPNAME:chipscope_icon_0_wrapper INSTANCE:chipscope_icon_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 393 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. chipscope_icon_0_wrapper.ngc
../chipscope_icon_0_wrapper

Reading NGO file
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_wrap
per/chipscope_icon_0_wrapper.ngc" ...
Loading design module
"E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\implementation\chipscope_icon_0_wrap
per/chipscope_icon_0.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../chipscope_icon_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../chipscope_icon_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 1373.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc5vfx70tff1136-1 -implement xflow.opt system.ngc
Release 13.4 - Xflow O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc5vfx70tff1136-1 -implement xflow.opt
system.ngc  
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
.... Copying flowfile E:/Xilinx/13.4/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation 

Using Flow File:
E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/fpga.flw 
Using Option File(s): 
 E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vfx70tff1136-1 -nt timestamp -bm system.bmm
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 13.4 - ngdbuild O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc5vfx70tff1136-1 -nt timestamp -bm system.bmm
E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/system.ngc" ...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/microblaze_0_wrapper.
ngc"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/mb_plb_wrapper.ngc"..
.
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/ilmb_wrapper.ngc"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/dlmb_wrapper.ngc"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/dlmb_cntlr_wrapper.ng
c"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/ilmb_cntlr_wrapper.ng
c"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/lmb_bram_wrapper.ngc"
...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/rs232_uart_1_wrapper.
ngc"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/rs232_uart_2_wrapper.
ngc"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/sram_wrapper.ngc"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/ddr2_sdram_wrapper.ng
c"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/sysace_compactflash_w
rapper.ngc"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/clock_generator_0_wra
pper.ngc"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/mdm_0_wrapper.ngc"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/proc_sys_reset_0_wrap
per.ngc"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/xps_intc_0_wrapper.ng
c"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/data_coherence_contro
ller_0_wrapper.ngc"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/jaip_0_wrapper.ngc"..
.
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wrapp
er.ngc"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_wrap
per.ngc"...
Applying constraints in
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/ddr2_sdram_wrapper.nc
f" to module "DDR2_SDRAM"...
Checking Constraint Associations...
Applying constraints in
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wrapp
er.ncf" to module "chipscope_ila_0"...
WARNING:ConstraintSystem:192 - The TNM 'D2_CLK', does not directly or indirectly
   drive any flip-flops, latches and/or RAMS and cannot be actively used by the
   referencing TIg constraint ''. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the none of
   the referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC TS_D2_TO_T2 = FROM D2_CLK TO "FFS" TIG;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wr
   apper.ncf(6)]
   <TIMESPEC TS_J2_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wr
   apper.ncf(7)]
   <TIMESPEC TS_J3_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wr
   apper.ncf(8)]
   <TIMESPEC TS_J4_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wr
   apper.ncf(9)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_D2_TO_T2 = FROM D2_CLK TO "FFS" TIG;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wr
   apper.ncf(6)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J2_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wr
   apper.ncf(7)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J3_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wr
   apper.ncf(8)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J4_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wr
   apper.ncf(9)]

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST "U0/*/U_STAT/U_DIRTY_LDC" TNM = D2_CLK;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wr
   apper.ncf(5)]'
Applying constraints in
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_wrap
per.ncf" to module "chipscope_icon_0"...
WARNING:ConstraintSystem:190 - The TNM 'J_CLK', does not directly or indirectly
   drive any flip-flops, latches and/or RAMS and cannot be actively used by the
   referencing Period constraint 'TS_J_CLK'. If clock manager blocks are
   directly or indirectly driven, a new TNM and PERIOD are derived only if the
   PERIOD constraint is the only referencing constraint and if an output of the
   clock manager block drives flip-flops, latches or RAMs.  
   This TNM is used in the following user groups and/or specifications:
   <TIMESPEC TS_J_CLK = PERIOD J_CLK 30 ns ;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_w
   rapper.ncf(2)]
   <TIMESPEC TS_U_TO_J = FROM U_CLK TO J_CLK 15 ns ;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_w
   rapper.ncf(6)]
   <TIMESPEC TS_J_TO_D = FROM J_CLK TO D_CLK TIG ;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_w
   rapper.ncf(8)]
   <TIMESPEC TS_D_TO_J = FROM D_CLK TO J_CLK TIG ;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_w
   rapper.ncf(9)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J_CLK = PERIOD J_CLK 30 ns ;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_w
   rapper.ncf(2)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_U_TO_J = FROM U_CLK TO J_CLK 15 ns ;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_w
   rapper.ncf(6)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J_TO_D = FROM J_CLK TO D_CLK TIG ;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_w
   rapper.ncf(8)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_D_TO_J = FROM D_CLK TO J_CLK TIG ;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_w
   rapper.ncf(9)]

WARNING:ConstraintSystem:192 - The TNM 'U_CLK', does not directly or indirectly
   drive any flip-flops, latches and/or RAMS and cannot be actively used by the
   referencing MaxDelay constraint 'TS_U_TO_J'. If clock manager blocks are
   directly or indirectly driven, a new TNM constraint will not be derived since
   the none of the referencing constraints are a PERIOD constraint. This TNM is
   used in the following user groups and/or specifications:
   <TIMESPEC TS_U_TO_J = FROM U_CLK TO J_CLK 15 ns ;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_w
   rapper.ncf(6)]
   <TIMESPEC TS_U_TO_U = FROM U_CLK TO U_CLK 15 ns ;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_w
   rapper.ncf(7)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_U_TO_J = FROM U_CLK TO J_CLK 15 ns ;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_w
   rapper.ncf(6)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_U_TO_U = FROM U_CLK TO U_CLK 15 ns ;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_w
   rapper.ncf(7)]

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<NET "U0/U_ICON/*/iDRCK_LOCAL" TNM_NET = J_CLK ;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_w
   rapper.ncf(1)]'
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<NET "U0/iUPDATE_OUT" TNM_NET = U_CLK ;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_w
   rapper.ncf(4)]'
WARNING:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<NET "U0/iSHIFT_OUT" TIG ;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_w
   rapper.ncf(5)]'
INFO:NgdBuild:1317 - Using core chipscope_ila_v1 requires a ChipScopePro
   license.  The following blocks are instances of core chipscope_ila_v1:
	/system/chipscope_ila_0

INFO:NgdBuild:1317 - Using core chipscope_ila_v1 requires a ChipScopePro
   license.  The following blocks are instances of core chipscope_ila_v1:
	/system/chipscope_ila_0

-----------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

-----------------------------------------------

-----------------------------------------------
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J_CLK = PERIOD "J_CLK"
   30000.000000000 pS HIGH 50.000000000 ;>: Unable to find an active 'TNM' or
   'TimeGrp' constraint named 'J_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_U_TO_J = FROM "U_CLK" TO
   "J_CLK" 15000.000000000 pS;>: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'U_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_U_TO_J = FROM "U_CLK" TO
   "J_CLK" 15000.000000000 pS;>: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'J_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_U_TO_U = FROM "U_CLK" TO
   "U_CLK" 15000.000000000 pS;>: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'U_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_U_TO_U = FROM "U_CLK" TO
   "U_CLK" 15000.000000000 pS;>: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'U_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J_TO_D = FROM "J_CLK" TO
   "D_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'J_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_D_TO_J = FROM "D_CLK" TO
   "J_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'J_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_D2_TO_T2 = FROM "D2_CLK"
   TO FFS TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J2_TO_D2 = FROM FFS TO
   "D2_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J3_TO_D2 = FROM FFS TO
   "D2_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J4_TO_D2 = FROM FFS TO
   "D2_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 1.666666667 PHASE 1.5 ns HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1" TS_sys_clk_pin
   * 1.666666667 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 2 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3" TS_sys_clk_pin
   * 0.833333333 HIGH 50>

INFO:ConstraintSystem - The Period constraint <PERIOD = 30000 ps;>
   [system.ucf(193)], is specified using the Net Period method which is not
   recommended. Please use the Timespec PERIOD method.

Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1212 - User specified non-default attribute value
   (12.0000000000000000) was detected for the CLKIN_PERIOD attribute on DCM
   "clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST".  This does not
   match the PERIOD constraint value (83333.3333 KHz.).  The uncertainty
   calculation will use the non-default attribute value.  This could result in
   incorrect uncertainty calculated for DCM output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/SYNC_MEM_DQT.REG_DQT_GEN[2].DQT_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/GSYNC_MEM_RDACK_GEN.ADDR_ALIGN_PIPE_GEN[3].
   ALIGN_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_
   REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_
   REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN
   [6].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[
   6].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_
   BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_
   BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_
   BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_
   BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S
   _H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[1].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[2].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[3].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[4].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[5].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[6].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[7].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'data_coherence_controller_0/data_coherence_controller_0/PLBV46_MASTER_BURST_
   I/I_RD_WR_CONTROL/I_FIFO_REN_WRACK_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'data_coherence_controller_0/data_coherence_controller_0/PLBV46_MASTER_BURST_
   I/I_RD_WR_CONTROL/I_RDERR_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'data_coherence_controller_0/data_coherence_controller_0/PLBV46_MASTER_BURST_
   I/I_RD_WR_CONTROL/I_WRERR_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'data_coherence_controller_0/data_coherence_controller_0/PLBV46_MASTER_BURST_
   I/I_RD_WR_CONTROL/I_RDSOP_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'data_coherence_controller_0/data_coherence_controller_0/PLBV46_MASTER_BURST_
   I/I_RD_WR_CONTROL/I_RDEOP_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'jaip_0/jaip_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_RDERR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'jaip_0/jaip_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_WRERR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'jaip_0/jaip_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_RDSOP_REG' has
   unconnected output pin
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BR
   AM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16" of type
   "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver
WARNING:NgdBuild:452 - logical net 'N255' has no driver
WARNING:NgdBuild:452 - logical net 'N256' has no driver
WARNING:NgdBuild:452 - logical net 'N257' has no driver
WARNING:NgdBuild:483 - Attribute "INIT" on
   "jaip_0/jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/ALU_Unit/divider0/blk000
   00003/sig000001cd" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 143

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  44 sec
Total CPU time to NGDBUILD completion:  1 min  41 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.4 - Map O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vfx70tff1136-1".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc5vfx70t' is not a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:MapLib:701 - Signal fpga_0_SysACE_CompactFlash_SysACE_MPIRQ_pin
   connected to top level port fpga_0_SysACE_CompactFlash_SysACE_MPIRQ_pin has
   been removed.
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   jaip_0/jaip_0/USER_LOGIC_I/GC1/Mram_MEM
   of frag REGCLKAU connected to power/ground net
   jaip_0/jaip_0/USER_LOGIC_I/GC1/Mram_MEM_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   jaip_0/jaip_0/USER_LOGIC_I/GC1/Mram_MEM
   of frag REGCLKAL connected to power/ground net
   jaip_0/jaip_0/USER_LOGIC_I/GC1/Mram_MEM_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].
   RAMB36_I1
   of frag REGCLKAU connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].
   RAMB36_I1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].
   RAMB36_I1
   of frag REGCLKAL connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].
   RAMB36_I1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].
   RAMB36_I1
   of frag REGCLKBU connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].
   RAMB36_I1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].
   RAMB36_I1
   of frag REGCLKBL connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].
   RAMB36_I1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].R
   AMB36_I1
   of frag REGCLKAU connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].R
   AMB36_I1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].R
   AMB36_I1
   of frag REGCLKAL connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].R
   AMB36_I1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].R
   AMB36_I1
   of frag REGCLKBU connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].R
   AMB36_I1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].R
   AMB36_I1
   of frag REGCLKBL connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].R
   AMB36_I1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Data_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1
   of frag REGCLKAU connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Data_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1_REGCLKAU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Data_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1
   of frag REGCLKAL connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Data_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1_REGCLKAL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Data_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1
   of frag REGCLKBU connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Data_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1_REGCLKBU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Data_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1
   of frag REGCLKBL connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Data_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1_REGCLKBL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1
   of frag REGCLKAU connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1_REGCLKAU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1
   of frag REGCLKAL connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1_REGCLKAL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1
   of frag REGCLKBU connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1
   of frag REGCLKBL connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1_REGCLKBL_t
   iesig
Running directed packing...
WARNING:Pack:2574 - The F7 multiplexer symbol
   "jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/Mcount_mem_flush_set_xor<5>1_f7" and its I1 input driver "jaip_0/XST_GND" were implemented suboptimally in
   the same slice component. The function generator could not be placed directly
   driving the F7 multiplexer. The design will exhibit suboptimal timing.
WARNING:Pack:2143 - The function generator "jaip_0/XST_GND" failed to merge with
   F7 multiplexer
   "jaip_0/jaip_0/USER_LOGIC_I/Java_core/TH_data_in_mux0004<11>92".  There are
   more than two MUXF7 wide function muxes.  The design will exhibit suboptimal
   timing.
WARNING:Pack:2143 - The function generator "jaip_0/XST_GND" failed to merge with
   F7 multiplexer
   "jaip_0/jaip_0/USER_LOGIC_I/Java_core/TH_data_in_mux0004<13>92".  There are
   more than two MUXF7 wide function muxes.  The design will exhibit suboptimal
   timing.
WARNING:Pack:2143 - The function generator "jaip_0/XST_GND" failed to merge with
   F7 multiplexer
   "jaip_0/jaip_0/USER_LOGIC_I/Java_core/TH_data_in_mux0004<15>92".  There are
   more than two MUXF7 wide function muxes.  The design will exhibit suboptimal
   timing.
WARNING:Pack:2143 - The function generator "jaip_0/XST_GND" failed to merge with
   F7 multiplexer "jaip_0/jaip_0/USER_LOGIC_I/GC1/c_state_M_FSM_FFd11-In_f7". 
   There are more than two MUXF7 wide function muxes.  The design will exhibit
   suboptimal timing.
WARNING:Pack:2143 - The function generator "jaip_0/XST_GND" failed to merge with
   F7 multiplexer "jaip_0/jaip_0/USER_LOGIC_I/GC1/c_state_M_FSM_FFd10-In53_f7". 
   There are more than two MUXF7 wide function muxes.  The design will exhibit
   suboptimal timing.
WARNING:Pack:2143 - The function generator "jaip_0/XST_GND" failed to merge with
   F7 multiplexer
   "jaip_0/jaip_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sm_plb_ld_wrdata_reg_ns_
   f7".  There are more than two MUXF7 wide function muxes.  The design will
   exhibit suboptimal timing.
WARNING:Pack:2143 - The function generator "jaip_0/XST_GND" failed to merge with
   F7 multiplexer
   "jaip_0/jaip_0/USER_LOGIC_I/Java_core/Decode_Unit/load_immediate1_reg_mux0000
   <0>48".  There are more than two MUXF7 wide function muxes.  The design will
   exhibit suboptimal timing.
WARNING:Pack:2143 - The function generator "jaip_0/XST_GND" failed to merge with
   F7 multiplexer
   "jaip_0/jaip_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sm_post_wrreq_ns_f7". 
   There are more than two MUXF7 wide function muxes.  The design will exhibit
   suboptimal timing.
WARNING:Pack:2143 - The function generator "jaip_0/XST_GND" failed to merge with
   F7 multiplexer "jaip_0/jaip_0/USER_LOGIC_I/Java_core/arrayTag_and0000_f7". 
   There are more than two MUXF7 wide function muxes.  The design will exhibit
   suboptimal timing.
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 42 secs 
Total CPU  time at the beginning of Placer: 1 mins 38 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:1b231c66) REAL time: 1 mins 50 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<31>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<30>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<29>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<28>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<27>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<26>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<25>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<24>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<23>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<22>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<21>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<20>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<19>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<18>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<17>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<16>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<15>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<14>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<13>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<12>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<11>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<10>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<9>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<8>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<7>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<6>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<5>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<4>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<3>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<2>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<1>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<0>   IOSTANDARD = LVCMOS33


Phase 2.7  Design Feasibility Check (Checksum:1b231c66) REAL time: 1 mins 51 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:6f338366) REAL time: 1 mins 51 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:72b08b84) REAL time: 1 mins 51 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:72b08b84) REAL time: 2 mins 43 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:72b08b84) REAL time: 2 mins 44 secs 

Phase 7.2  Initial Clock and IO Placement



There are 16 clock regions on the target FPGA device:
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y7:                        | CLOCKREGION_X1Y7:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y6:                        | CLOCKREGION_X1Y6:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y5:                        | CLOCKREGION_X1Y5:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y4:                        | CLOCKREGION_X1Y4:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y3:                        | CLOCKREGION_X1Y3:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y2:                        | CLOCKREGION_X1Y2:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y1:                        | CLOCKREGION_X1Y1:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 2 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y0:                        | CLOCKREGION_X1Y0:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|


Clock-Region: <CLOCKREGION_X0Y1>
  key resource utilizations (used/available): edge-bufios - 2/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  24  |  2  |  0 |   60   |   60   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  24  |  4  |  0 |   40   |   40   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  24  |  0  |  0 |   80   |   80   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X0Y2>
  key resource utilizations (used/available): edge-bufios - 3/4; center-bufios - 0/2; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|   8  |  0  |  0 |   60   |   60   |  1280 |   640 |  1920 |   0  |   0  |  1  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  24  |  2  |  0 |   60   |   60   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  24  |  4  |  0 |   40   |   40   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X0Y6>
  key resource utilizations (used/available): edge-bufios - 3/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  24  |  0  |  0 |   80   |   80   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  24  |  4  |  0 |   40   |   40   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  24  |  2  |  0 |   60   |   60   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------




######################################################################################
# REGIONAL CLOCKING RESOURCE DISTRIBUTION UCF REPORT:
#
# Number of Regional Clocking Regions in the device: 16  (4 clock spines in each)
# Number of Regional Clock Networks used in this design: 8 (each network can be
# composed of up to 3 clock spines and cover up to 3 regional clock regions)
# 
######################################################################################

# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" driven by
"BUFIO_X0Y27"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y27" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" RANGE =
CLOCKREGION_X0Y6;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" driven by
"BUFIO_X0Y9"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y9" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" RANGE =
CLOCKREGION_X0Y2;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" driven by
"BUFIO_X0Y11"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y11" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" RANGE =
CLOCKREGION_X0Y2;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" driven by
"BUFIO_X0Y4"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y4" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" RANGE =
CLOCKREGION_X0Y1;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" driven by
"BUFIO_X0Y25"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y25" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" RANGE =
CLOCKREGION_X0Y6;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" driven by
"BUFIO_X0Y7"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y7" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" RANGE =
CLOCKREGION_X0Y1;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" driven by
"BUFIO_X0Y26"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y26" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" RANGE =
CLOCKREGION_X0Y6;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" driven by
"BUFIO_X0Y10"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y10" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" RANGE =
CLOCKREGION_X0Y2;


Phase 7.2  Initial Clock and IO Placement (Checksum:6ab6b36f) REAL time: 2 mins 49 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:6ab6b36f) REAL time: 2 mins 49 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:6ab6b36f) REAL time: 2 mins 49 secs 

Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:6ab6b36f) REAL time: 2 mins 50 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:6ab6b36f) REAL time: 2 mins 51 secs 

Phase 12.8  Global Placement
..................................
............................................................................................................................................................
......................................................................................
..............................................................................................................................................................
.................................................................
........................................................................
...................................................
................................................................
Phase 12.8  Global Placement (Checksum:16aa806f) REAL time: 6 mins 19 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:16aa806f) REAL time: 6 mins 19 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:16aa806f) REAL time: 6 mins 22 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:7e0adbbb) REAL time: 9 mins 11 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:7e0adbbb) REAL time: 9 mins 14 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:7e0adbbb) REAL time: 9 mins 15 secs 

Total REAL time to Placer completion: 9 mins 17 secs 
Total CPU  time to Placer completion: 9 mins 11 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:  206
Slice Logic Utilization:
  Number of Slice Registers:                17,703 out of  44,800   39
    Number used as Flip Flops:              17,593
    Number used as Latches:                    104
    Number used as Latch-thrus:                  6
  Number of Slice LUTs:                     20,961 out of  44,800   46
    Number used as logic:                   19,516 out of  44,800   43
      Number using O6 output only:          18,193
      Number using O5 output only:             151
      Number using O5 and O6:                1,172
    Number used as Memory:                     867 out of  13,120    6
      Number used as Dual Port RAM:            152
        Number using O6 output only:            68
        Number using O5 and O6:                 84
      Number used as Single Port RAM:            4
        Number using O6 output only:             4
      Number used as Shift Register:           711
        Number using O6 output only:           709
        Number using O5 output only:             1
        Number using O5 and O6:                  1
    Number used as exclusive route-thru:       578
  Number of route-thrus:                       959
    Number using O6 output only:               617
    Number using O5 output only:               236
    Number using O5 and O6:                    106

Slice Logic Distribution:
  Number of occupied Slices:                 9,037 out of  11,200   80
  Number of LUT Flip Flop pairs used:       27,503
    Number with an unused Flip Flop:         9,800 out of  27,503   35
    Number with an unused LUT:               6,542 out of  27,503   23
    Number of fully used LUT-FF pairs:      11,161 out of  27,503   40
    Number of unique control sets:           1,383
    Number of slice register sites lost
      to control set restrictions:           2,895 out of  44,800    6

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       213 out of     640   33
    Number of LOCed IOBs:                      213 out of     213  100
    IOB Flip Flops:                            456

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      64 out of     148   43
    Number using BlockRAM only:                 64
    Total primitives used:
      Number of 36k BlockRAM used:              53
      Number of 18k BlockRAM used:              21
    Total Memory used (KB):                  2,286 out of   5,328   42
  Number of BUFG/BUFGCTRLs:                     10 out of      32   31
    Number used as BUFGs:                       10
  Number of IDELAYCTRLs:                         3 out of      22   13
  Number of BSCANs:                              2 out of       4   50
  Number of BUFIOs:                              8 out of      80   10
  Number of DCM_ADVs:                            1 out of      12    8
  Number of DSP48Es:                             6 out of     128    4
  Number of PLL_ADVs:                            1 out of       6   16

  Number of RPM macros:            9
Average Fanout of Non-Clock Nets:                3.85

Peak Memory Usage:  1138 MB
Total REAL time to MAP completion:  9 mins 47 secs 
Total CPU time to MAP completion:   9 mins 42 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - par O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <E:/Xilinx/13.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '5vfx70t.nph' in environment
E:\Xilinx\13.4\ISE_DS\ISE\;E:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc5vfx70t, package ff1136, speed -1
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc5vfx70t' is not a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.73 2012-01-07".



Device Utilization Summary:

   Number of BSCANs                          2 out of 4      50
   Number of BUFGs                          10 out of 32     31
   Number of BUFIOs                          8 out of 80     10
   Number of DCM_ADVs                        1 out of 12      8
   Number of DSP48Es                         6 out of 128     4
   Number of IDELAYCTRLs                     3 out of 22     13
      Number of LOCed IDELAYCTRLs            3 out of 3     100

   Number of ILOGICs                       123 out of 800    15
      Number of LOCed ILOGICs                8 out of 123     6

   Number of External IOBs                 213 out of 640    33
      Number of LOCed IOBs                 213 out of 213   100

   Number of IODELAYs                       80 out of 800    10
      Number of LOCed IODELAYs               8 out of 80     10

   Number of OLOGICs                       205 out of 800    25
   Number of PLL_ADVs                        1 out of 6      16
   Number of RAMB18X2s                      11 out of 148     7
   Number of RAMB36_EXPs                    53 out of 148    35
   Number of Slices                       9037 out of 11200  80
   Number of Slice Registers             17703 out of 44800  39
      Number used as Flip Flops          17593
      Number used as Latches               104
      Number used as LatchThrus              6

   Number of Slice LUTS                  20961 out of 44800  46
   Number of Slice LUT-Flip Flop pairs   27503 out of 44800  61


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please
   consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 48 secs 
Finished initial Timing Analysis.  REAL time: 49 secs 

WARNING:Par:288 - The signal mb_plb_PLB_MIRQ<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/PLB_Sssize<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb_PLB_MIRQ<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<7> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<29> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<26> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<0> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal mb_plb/N174 has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb_PLB_MIRQ<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb_PLB_MIRQ<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<5> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<1> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<3> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<25> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<4> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<8> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<6> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<9> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<2> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal mb_plb_PLB_MRdErr<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb_PLB_MWrErr<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<20> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<28> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal mb_plb_PLB_MRdErr<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<21> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<22> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<0> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal mb_plb_PLB_MRdErr<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb_PLB_MWrErr<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<19> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<12> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<13> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<1> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal mb_plb_PLB_MWrErr<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb_PLB_MWrErr<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<15> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<10> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<27> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<3> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<2> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<23> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal mb_plb_PLB_MRdErr<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<14> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<16> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<9> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<24> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<7> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<8> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<11> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<10> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_wr_lvl2_n<3> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<13> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_wr_lvl1_n<3> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_wr_lvl3_n<3> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<24> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_rd_lvl1_n<3> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_rd_lvl2_n<3> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<20> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout9<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<12> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<15> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<16> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout19<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_rd_lvl3_n<3> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<4> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<27> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<14> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<18> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<22> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<23> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<21> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<25> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<17> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<28> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<29> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<11> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<26> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<17> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<5> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<6> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<18> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout8<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout14<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout30<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<19> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout13<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout7<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout22<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout13<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout27<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout21<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout1<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout7<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout<1> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout15<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout11<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout2<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout2<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout24<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout26<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout0<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout6<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout10<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_REQ_PRIOR/lutout<1> has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout10<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout6<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout0<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout1<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout16<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout8<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout23<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout14<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout3<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout28<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout29<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout9<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout3<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout5<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout4<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout25<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout17<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout12<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout20<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBLOCKERR_MUX/lutout<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout12<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout5<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb_PLB_MRdWdAddr<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb_PLB_MRdWdAddr<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout4<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb_PLB_MRdWdAddr<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout<1> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout11<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb_PLB_MRdWdAddr<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout18<1> has no load.  PAR will
   not attempt to route this signal.
Starting Router


Phase  1  : 136981 unrouted;      REAL time: 1 mins 1 secs 
INFO:Route:538 - One or more MIG cores have been detected in your design and have been successfully
   placed and routed. These MIG core(s) have critical skew and delay requirements 
   that are independent of the user (UCF) timing constraints. These MIG-related timing 
   constraints have been successfully met in this design. However, the user must verify
   separately that all timing constraints specified in the UCF file have been met.


Phase  2  : 120530 unrouted;      REAL time: 1 mins 9 secs 

Phase  3  : 59048 unrouted;      REAL time: 2 mins 2 secs 

Phase  4  : 60897 unrouted; (Setup:0, Hold:755, Component Switching Limit:0)     REAL time: 2 mins 35 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:764, Component Switching Limit:0)     REAL time: 4 mins 13 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:764, Component Switching Limit:0)     REAL time: 4 mins 13 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:764, Component Switching Limit:0)     REAL time: 4 mins 13 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:764, Component Switching Limit:0)     REAL time: 4 mins 13 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 4 mins 16 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 4 mins 26 secs 
Total REAL time to Router completion: 4 mins 26 secs 
Total CPU time to Router completion: 4 mins 32 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  clk_83_3333MHzPLL0 | BUFGCTRL_X0Y3| No   | 6250 |  0.590     |  2.126      |
+---------------------+--------------+------+------+------------+-------------+
| clk_166_6667MHzPLL0 | BUFGCTRL_X0Y1| No   |  740 |  0.541     |  2.073      |
+---------------------+--------------+------+------+------------+-------------+
|clk_166_6667MHz90PLL |              |      |      |            |             |
|                   0 | BUFGCTRL_X0Y0| No   |  164 |  0.280     |  2.028      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_ila_0_icon |              |      |      |            |             |
|         _control<0> |BUFGCTRL_X0Y29| No   |   84 |  0.606     |  2.126      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |BUFGCTRL_X0Y28| No   |   76 |  0.417     |  1.955      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_SysACE_Compac |              |      |      |            |             |
|tFlash_SysACE_CLK_pi |              |      |      |            |             |
|             n_BUFGP | BUFGCTRL_X0Y5| No   |   55 |  0.212     |  1.834      |
+---------------------+--------------+------+------+------------+-------------+
|jaip_0/jaip_0/USER_L |              |      |      |            |             |
|OGIC_I/Cache_control |              |      |      |            |             |
|ler1/victum_entry_in |              |      |      |            |             |
|              dex<0> |BUFGCTRL_X0Y31| No   |    8 |  0.056     |  1.900      |
+---------------------+--------------+------+------+------------+-------------+
|jaip_0/jaip_0/USER_L |              |      |      |            |             |
|OGIC_I/Cache_control |              |      |      |            |             |
|      ler1/flush_reg |BUFGCTRL_X0Y30| No   |   18 |  0.135     |  1.904      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<0> |        IO Clk| No   |   17 |  0.095     |  0.419      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<1> |        IO Clk| No   |   17 |  0.083     |  0.380      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<2> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<3> |        IO Clk| No   |   17 |  0.107     |  0.404      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<5> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<4> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<6> |        IO Clk| No   |   17 |  0.096     |  0.393      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<7> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|     clk_200_0000MHz | BUFGCTRL_X0Y2| No   |    3 |  0.077     |  1.879      |
+---------------------+--------------+------+------+------------+-------------+
|jaip_0_JAIP2COOR_cac |              |      |      |            |             |
|             he_w_en |         Local|      | 1763 |  0.018     |  8.235      |
+---------------------+--------------+------+------+------------+-------------+
|        bscan_update |         Local|      |   21 |  2.616     |  4.485      |
+---------------------+--------------+------+------+------------+-------------+
|jaip_0/jaip_0/USER_L |              |      |      |            |             |
|OGIC_I/labal_enable_ |              |      |      |            |             |
|arraycopy_0.HW_acc1/ |              |      |      |            |             |
|next_aryBufLen_not00 |              |      |      |            |             |
|                  01 |         Local|      |    3 |  1.336     |  2.085      |
+---------------------+--------------+------+------+------------+-------------+
|jaip_0/jaip_0/USER_L |              |      |      |            |             |
|OGIC_I/Cache_control |              |      |      |            |             |
|ler1/cacheMB_dirty_i |              |      |      |            |             |
|         n_1_not0001 |         Local|      |    1 |  0.000     |  0.454      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_icon_0/chi |              |      |      |            |             |
|pscope_icon_0/i_chip |              |      |      |            |             |
|scope_icon_0/U0/iUPD |              |      |      |            |             |
|             ATE_OUT |         Local|      |    1 |  0.000     |  1.685      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_ila_0_icon |              |      |      |            |             |
|        _control<13> |         Local|      |    5 |  0.000     |  0.989      |
+---------------------+--------------+------+------+------------+-------------+
|jaip_0/jaip_0/USER_L |              |      |      |            |             |
|OGIC_I/Cache_control |              |      |      |            |             |
|ler1/cacheMB_dirty_i |              |      |      |            |             |
|         n_0_not0001 |         Local|      |    1 |  0.000     |  0.583      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 3

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.012ns|     0.838ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[3].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.012ns|     0.838ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[6].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.030ns|     5.969ns|       0|           0
  G_PLL0_CLKOUT1 = PERIOD TIMEGRP         " | HOLD        |     0.001ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT1" TS_sys_clk_pin         * 1.6 |             |            |            |        |            
  6666667 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_ | SETUP       |     0.038ns|     1.862ns|       0|           0
  CE_IDDR" TO TIMEGRP "TNM_DQS_FLOPS"       | HOLD        |     1.004ns|            |       0|           0
     1.9 ns                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.043ns|    11.957ns|       0|           0
  G_PLL0_CLKOUT3 = PERIOD TIMEGRP         " | HOLD        |     0.007ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT3" TS_sys_clk_pin         * 0.8 |             |            |            |        |            
  33333333 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[0].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[1].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[5].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[2].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[4].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[7].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.531ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<1>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.073ns|     0.527ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<3>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<0>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<2>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<4>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<5>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<7>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<6>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.556ns|     5.443ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.398ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         * 1.6 |             |            |            |        |            
  6666667 PHASE 1.5 ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | MINPERIOD   |     3.334ns|     1.666ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " |             |            |            |        |            
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         * 2 H |             |            |            |        |            
  IGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP | SETUP       |     5.899ns|     6.101ns|       0|           0
   "TNM_RD_DATA_SEL" TO TIMEGRP "FFS"       | HOLD        |     0.285ns|            |       0|           0
     12 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FRO | SETUP       |     6.161ns|     5.839ns|       0|           0
  M TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO      | HOLD        |     0.271ns|            |       0|           0
      TIMEGRP "FFS" 12 ns                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP "T | SETUP       |     7.513ns|     4.487ns|       0|           0
  NM_GATE_DLY" TO TIMEGRP "FFS" 12 ns       | HOLD        |     0.117ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP "T | SETUP       |     9.963ns|     2.037ns|       0|           0
  NM_RDEN_DLY" TO TIMEGRP "FFS" 12 ns       | HOLD        |     0.002ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGR | SETUP       |    10.115ns|     1.885ns|       0|           0
  P "TNM_CAL_RDEN_DLY" TO TIMEGRP "FFS"     | HOLD        |     0.153ns|            |       0|           0
       12 ns                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "fpga_0_SysACE_CompactFlash_SysACE_CL | SETUP       |    24.405ns|     5.595ns|       0|           0
  K_pin_BUFGP/IBUFG" PERIOD = 30 ns         | HOLD        |     0.465ns|            |       0|           0
   HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM | N/A         |         N/A|         N/A|     N/A|         N/A
   TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO       |             |            |            |        |            
     TIMEGRP "FFS" 12 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      9.964ns|            0|            0|            0|    153280727|
| TS_clock_generator_0_clock_gen|      6.000ns|      5.443ns|          N/A|            0|            0|          898|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      6.000ns|      5.969ns|          N/A|            0|            0|        11694|            0|
| erator_0_SIG_PLL0_CLKOUT1     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      1.666ns|          N/A|            0|            0|            0|            0|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     12.000ns|     11.957ns|          N/A|            0|            0|    153268135|            0|
| erator_0_SIG_PLL0_CLKOUT3     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 140 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 4 mins 54 secs 
Total CPU time to PAR completion: 4 mins 51 secs 

Peak Memory Usage:  1094 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 142
Number of info messages: 2

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vfx70t.nph' in environment
E:\Xilinx\13.4\ISE_DS\ISE\;E:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc5vfx70t, package ff1136, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 13.4 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vfx70t,-1 (PRODUCTION 1.73 2012-01-07, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 153281555 paths, 16 nets, and 121768 connections

Design statistics:
   Minimum period:  11.957ns (Maximum frequency:  83.633MHz)
   Maximum path delay from/to any node:   6.101ns
   Maximum net delay:   0.838ns


Analysis completed Tue Jun 24 14:37:46 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 1 mins 17 secs 


xflow done!
touch __xps/system_routed
xilperl E:/Xilinx/13.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error no implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 13.4 - Bitgen O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vfx70t.nph' in environment
E:\Xilinx\13.4\ISE_DS\ISE\;E:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc5vfx70t, package ff1136, speed -1
Opened constraints file system.pcf.

Tue Jun 24 14:38:08 2014

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   jaip_0/jaip_0/USER_LOGIC_I/labal_enable_arraycopy_0.HW_acc1/next_aryBufLen_no
   t0001 is sourced by a combinatorial pin. This is not good design practice.
   Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/cacheMB_dirty_in_1_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   chipscope_ila_0_icon_control<13> is sourced by a combinatorial pin. This is
   not good design practice. Use the CE pin to control the loading of data into
   the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/cacheMB_dirty_in_0_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal <mb_plb_PLB_MIRQ<0>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <mb_plb/PLB_Sssize<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <mb_plb_PLB_MIRQ<2>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<7>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<29>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<26>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<0>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <mb_plb/N174> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <mb_plb_PLB_MIRQ<3>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <mb_plb_PLB_MIRQ<1>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<5>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<1>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<3>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<25>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<4>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<8>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<6>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<9>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<2>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <mb_plb_PLB_MRdErr<2>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <mb_plb_PLB_MWrErr<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<20>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<28>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<30>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <mb_plb_PLB_MRdErr<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<21>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<22>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<0>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <mb_plb_PLB_MRdErr<1>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <mb_plb_PLB_MWrErr<2>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<19>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<12>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<13>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<1>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <mb_plb_PLB_MWrErr<3>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <mb_plb_PLB_MWrErr<1>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<15>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<10>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<27>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<3>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<2>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<31>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<23>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <mb_plb_PLB_MRdErr<3>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<14>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<16>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<9>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<24>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<7>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<8>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<11>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<10>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_wr
   _lvl2_n<3>> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<13>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_wr
   _lvl1_n<3>> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_wr
   _lvl3_n<3>> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<24>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_rd
   _lvl1_n<3>> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_rd
   _lvl2_n<3>> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<20>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout9<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<12>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<15>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<16>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout19<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_rd
   _lvl3_n<3>> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<4>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<27>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<14>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<18>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<22>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<23>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<21>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<25>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<17>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<28>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<29>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<30>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<11>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<26>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<31>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<17>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<5>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<6>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<18>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout8<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout14<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout30<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<19>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout13<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout7<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout22<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout13<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout27<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout21<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout1<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout7<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout15<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout11<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout2<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout2<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout24<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout26<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout0<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout6<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout10<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_REQ_PRIOR/lutou
   t<1>> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout10<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout6<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout0<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout1<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout16<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout8<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout23<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout14<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout3<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout28<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout29<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout9<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout3<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout5<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout4<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout25<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout17<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout12<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout20<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBLOCKERR_MUX/lutout<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout12<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout5<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <mb_plb_PLB_MRdWdAddr<10>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <mb_plb_PLB_MRdWdAddr<13>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout4<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <mb_plb_PLB_MRdWdAddr<11>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout11<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <mb_plb_PLB_MRdWdAddr<0>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout18<1>> is
   incomplete. The signal does not drive any load pins in the design.
DRC detected 0 errors and 144 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:56 - Part 'xc5vfx70t' is not a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Tue Jun 24 14:43:04 2014
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 13.4 - psf2Edward EDK_O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 4 master(s) : 9 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4181 - PORT: ICACHE_FSL_IN_CLK, CONNECTOR:
   microblaze_0_IXCL_FSL_S_Clk - floating connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 978 
WARNING:EDK:4181 - PORT: ICACHE_FSL_OUT_CLK, CONNECTOR:
   microblaze_0_IXCL_FSL_M_Clk - floating connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 983 
WARNING:EDK:4181 - PORT: DCACHE_FSL_IN_CLK, CONNECTOR:
   microblaze_0_DXCL_FSL_S_Clk - floating connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 988 
WARNING:EDK:4181 - PORT: DCACHE_FSL_OUT_CLK, CONNECTOR:
   microblaze_0_DXCL_FSL_M_Clk - floating connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 993 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Chipscope Integrate Controller, instance 'chipscope_icon', exists in System 
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 13.4 - xdsgen EDK_O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing RS232_Uart_2.jpg.....
Rasterizing SRAM.jpg.....
Rasterizing DDR2_SDRAM.jpg.....
Rasterizing SysACE_CompactFlash.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing xps_intc_0.jpg.....
Rasterizing data_coherence_controller_0.jpg.....
Rasterizing jaip_0.jpg.....
Rasterizing chipscope_ila_0.jpg.....
Rasterizing chipscope_icon_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
Done!

********************************************************************************
At Local date and time: Tue Jun 24 14:43:29 2014
 xsdk.exe -hwspec E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Tue Jun 24 15:13:40 2014
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf SDK
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!
Deleting Internal port chipscope_ila_0:chipscope_ila_control 
Deleting Internal port chipscope_icon_0:control0 
Deleting Internal port jaip_0:debug_CTRL_state 
Deleting Internal port jaip_0:debug_Alloc_en 
Deleting Internal port jaip_0:debug_AllocSize 
Deleting Internal port jaip_0:debug_GC_Mthd_Enter 
Deleting Internal port jaip_0:debug_GC_Mthd_Exit 
Deleting Internal port jaip_0:debug_GC_fMthd_Enter 
Deleting Internal port jaip_0:debug_rrayAlloc_en 
Deleting Internal port jaip_0:debug_jpl_mst_address 
Deleting Internal port jaip_0:debug_fet_instrs_pkg 
Deleting Internal port jaip_0:debug_current_heap_ptr 
Deleting Internal port jaip_0:debug_M_addr 
Deleting Internal port jaip_0:debug_IP2Bus_MstWr_Req 
Deleting Internal port jaip_0:debug_IP2Bus_MstRd_Req 
Deleting Internal port jaip_0:debug_GC_state 
Deleting Internal port jaip_0:debug_GC_ref 
Deleting Internal port jaip_0:debug_GC_outC 
Deleting Internal port jaip_0:debug_GC_Rcount 
Deleting Internal port jaip_0:debug_GC_Mstate 
Deleting Internal port jaip_0:debug_GC_M_ref 
Deleting Internal port jaip_0:debug_areturn 
Deleting Internal port jaip_0:debug_TOS_A 
Deleting Internal port chipscope_ila_0:TRIG0 
Writing filter settings....
Done writing filter settings to:
	E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\etc\system.filters
Done writing Tab View settings to:
	E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\etc\system.gui

********************************************************************************
At Local date and time: Tue Jun 24 15:21:03 2014
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf SDK
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Tue Jun 24 15:21:08 2014
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc5vfx70tff1136-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vfx70tff1136-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc5vfx70t' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR2_SDRAM -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_USE_MIG_V5_PHY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 214 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 32 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 40000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 55000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 15000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 15000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 275 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 10000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 105000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 200 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 3 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 266 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 290 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x50000000-0x5fffffff) DDR2_SDRAM	mb_plb
  (0x81800000-0x8180001f) xps_intc_0	mb_plb
  (0x83600000-0x8360ffff) SysACE_CompactFlash	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x88000000-0x8800ffff) jaip_0	mb_plb
  (0x88010000-0x8801ffff) jaip_0	mb_plb
  (0x88080000-0x880801ff) data_coherence_controller_0	mb_plb
  (0x88080200-0x880803ff) data_coherence_controller_0	mb_plb
  (0x8a300000-0x8a3fffff) SRAM	mb_plb
  (0x8a300000-0x8a3fffff) SRAM	microblaze_0_DXCL
  (0x8a300000-0x8a3fffff) SRAM	microblaze_0_IXCL
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 366 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_DPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 200 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_IPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 9 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x2000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_2 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_2 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_2 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:SRAM - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:SRAM - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:SRAM - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 90 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: xps_sysace, INSTANCE:SysACE_CompactFlash - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: xps_sysace, INSTANCE:SysACE_CompactFlash - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_sysace, INSTANCE:SysACE_CompactFlash - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 90 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: data_coherence_controller,
   INSTANCE:data_coherence_controller_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\data_coherence_controller_v
   1_00_a\data\data_coherence_controller_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: data_coherence_controller,
   INSTANCE:data_coherence_controller_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 4 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\data_coherence_controller_v
   1_00_a\data\data_coherence_controller_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: data_coherence_controller,
   INSTANCE:data_coherence_controller_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\data_coherence_controller_v
   1_00_a\data\data_coherence_controller_v2_1_0.mpd line 30 
INFO:EDK:4130 - IPNAME: data_coherence_controller,
   INSTANCE:data_coherence_controller_0 - tool is overriding PARAMETER
   C_MPLB_DWIDTH value to 64 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\data_coherence_controller_v
   1_00_a\data\data_coherence_controller_v2_1_0.mpd line 39 
INFO:EDK:4130 - IPNAME: jaip, INSTANCE:jaip_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\jaip_v1_00_a\data\jaip_v2_1
   _0.mpd line 30 
INFO:EDK:4130 - IPNAME: jaip, INSTANCE:jaip_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 4 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\jaip_v1_00_a\data\jaip_v2_1
   _0.mpd line 31 
INFO:EDK:4130 - IPNAME: jaip, INSTANCE:jaip_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\jaip_v1_00_a\data\jaip_v2_1
   _0.mpd line 32 
INFO:EDK:4130 - IPNAME: jaip, INSTANCE:jaip_0 - tool is overriding PARAMETER
   C_MPLB_DWIDTH value to 64 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\jaip_v1_00_a\data\jaip_v2_1
   _0.mpd line 41 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 4 master(s) : 9 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: ICACHE_FSL_IN_CLK, CONNECTOR:
   microblaze_0_IXCL_FSL_S_Clk - floating connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 978 
WARNING:EDK:4181 - PORT: ICACHE_FSL_OUT_CLK, CONNECTOR:
   microblaze_0_IXCL_FSL_M_Clk - floating connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 983 
WARNING:EDK:4181 - PORT: DCACHE_FSL_IN_CLK, CONNECTOR:
   microblaze_0_DXCL_FSL_S_Clk - floating connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 988 
WARNING:EDK:4181 - PORT: DCACHE_FSL_OUT_CLK, CONNECTOR:
   microblaze_0_DXCL_FSL_M_Clk - floating connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 993 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 229 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 8 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 332 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 8 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 362 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 398 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x90000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x90000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to PLB -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_TWR value to 15000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 766 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_IS_WRITE_INDEX value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 768 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_RAS_N_INDEX value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 769 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_CAS_N_INDEX value to 3 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 770 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_WE_N_INDEX value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 771 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_RMW_INDEX value to 6 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 772 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_0_INDEX value to 7 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 773 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DQS_O_INDEX value to 8 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 774 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_1_INDEX value to 9 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 775 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_PUSH_INDEX value to 10 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 776 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_2_INDEX value to 11 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 777 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_LOAD_INDEX value to 12 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 778 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_ENABLE_INDEX value to 13 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 779 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 780 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_ROW_COL_SEL_INDEX value to 15 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 781 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_FORCE_DM_INDEX value to 16 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 782 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_REPEAT4_INDEX value to 17 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 783 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_ARB_RDMODWR_DELAY value to 3 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 794 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 795 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_LOAD_RDWDADDR_DELAY value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 799 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 12 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 800 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_SIZE_DELAY value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 801 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 802 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 803 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q0_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 804 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q1_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 805 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q2_DELAY value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 806 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q3_DELAY value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 807 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q4_DELAY value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 808 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q6_DELAY value to 5 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 810 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q7_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 811 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q8_DELAY value to 3 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 812 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q9_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 813 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q10_DELAY value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 814 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q11_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 815 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q12_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 816 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q13_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 817 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q14_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 818 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q15_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 819 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q16_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 820 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q17_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 821 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_1_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 840 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_2_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 841 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_3_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 842 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_4_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 843 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_5_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 844 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_6_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 845 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_7_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 846 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_B64_REPEAT_CNT value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 849 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL0 value to 0x00e -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 852 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL1 value to 0x00f -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 853 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL1 value to 0x019 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 854 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL2 value to 0x01a -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 855 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL2 value to 0x028 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 856 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL3 value to 0x029 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 857 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL3 value to 0x033 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 858 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL4 value to 0x034 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 859 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL4 value to 0x042 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 860 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL5 value to 0x043 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 861 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL5 value to 0x04d -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 862 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL6 value to 0x04e -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 863 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL6 value to 0x05c -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 864 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL7 value to 0x05d -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 865 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL7 value to 0x067 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 866 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL8 value to 0x068 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 867 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL8 value to 0x078 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 868 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL9 value to 0x079 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 869 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL9 value to 0x083 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 870 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL10 value to 0x084 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 871 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL10 value to 0x098 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 872 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL11 value to 0x099 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 873 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL11 value to 0x0a7 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 874 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL12 value to 0x0a8 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 875 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL12 value to 0x0bc -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 876 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL13 value to 0x0bd -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 877 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL13 value to 0x0cb -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 878 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL14 value to 0x0cc -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 879 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL14 value to 0x0e1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 880 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL15 value to 0x0e2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 881 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL15 value to 0x0e3 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 882 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_1C value to
   0x000002FC000002FC000002FC000002FC0000001C0000001C0000001C0000001C -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 920 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_1B value to
   0x0000001C0000001C0000001C0000001D0000001C0000001C0000001C0000001C -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 921 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_1A value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C00000010 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 922 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_19 value to
   0x0000001C0000001C0000001C000040080000001C0000001C0000001C00004008 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 923 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_18 value to
   0x0000001C000024150000041C000024140000041C000024140002041C00002414 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 924 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_17 value to
   0x0000141C0000001C000080180000001E0000001E0000001E0000001E0000400A -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 925 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_16 value to
   0x0000001F0000001E0000001E0000001E0000201E0000001E000020060000011E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 926 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_15 value to
   0x000021060000011E000021060002011E000021060000111E0000011E0000801A -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 927 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_14 value to
   0x0000001C0000001C0000001C000040080000001C000024150000041C00002414 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 928 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_13 value to
   0x0000041C000024140002041C000024140000141C0000001C000080180000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 929 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_12 value to
   0x0000001E0000001E0000001E0000400A0000001F0000001E0000001E0000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 930 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_11 value to
   0x0000201E0000001E000020060000011E000021060000011E000021060002011E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 931 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_10 value to
   0x000021060000111E0000011E0000801A0000001C0000001C0000001C00004008 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 932 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0F value to
   0x0000001C000024150000041C000024140000141C0000001C000080180000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 933 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0E value to
   0x0000001E0000001E0000001E0000400A0000001F0000001E0000001E0000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 934 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0D value to
   0x0000201E0000001E000020060000011E000021060000111E0000011E0000801A -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 935 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0C value to
   0x0000001C0000001C0000001C000040080000001C0000001D0000001C00002414 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 936 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0B value to
   0x0000141C0000001C000080180000001E0000001E0000001E0000001E0000400A -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 937 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0A value to
   0x0000001F0000001E0000001E0000001E0000201E0000001E000020060000111E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 938 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_09 value to
   0x0000011E0000801A0000001C0000001C0000001C000040080000001C0000001D -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 939 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_08 value to
   0x0000001C000020140000141C0000001C000080180000001E0000001E0000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 940 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_07 value to
   0x0000001E0000400A0000001F0000001E0000001E0000001E0000001E0000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 941 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_06 value to
   0x000020060001111E0000011E0000801A0000001C0000001C0000001C00004008 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 942 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_05 value to
   0x0000001C0000001D0000001C000020140000141C0000001C000080180000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 943 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_04 value to
   0x0000001E0000001E0000001E0000400A0000001F0000001E0000001E0000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 944 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_03 value to
   0x0000001E0000001E000020060001111E0000011E0000801A0000001C0000001C -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 945 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_02 value to
   0x0000001C000040080000001C0000001D0000001C000020140000141C0000001C -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 946 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_01 value to
   0x000080180000001E0000001E0000001E0000001E0000400A0000001F0000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 947 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_00 value to
   0x0000001E0000001E0000001E0000001E000020060001111E0000011E0000801A -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 948 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 954 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 955 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_01 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 956 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_00 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 957 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111110 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: chipscope_icon, INSTANCE:chipscope_icon_0 - tcl is
   overriding PARAMETER C_SYSTEM_CONTAINS_MDM value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_06
   _a\data\chipscope_icon_v2_1_0.mpd line 80 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Chipscope Integrate Controller, instance 'chipscope_icon', exists in System 

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:jaip INSTANCE:jaip_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 336 - Copying
(BBD-specified) netlist files.
IPNAME:chipscope_ila INSTANCE:chipscope_ila_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 385 - Copying
(BBD-specified) netlist files.
IPNAME:chipscope_icon INSTANCE:chipscope_icon_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 396 - Copying
(BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 121 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 242 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
IPNAME:chipscope_ila INSTANCE:chipscope_ila_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 385 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_ila_0_v1_05_a/synhdl/vhdl/
Generating ChipScope core: chipscope_ila_0 ...
ChipScope Core Generator command: coregen.exe -b
E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0.xco
Release 13.4 - Xilinx CORE Generator O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\implementation\chipscope_ila_0_wrappe
r\coregen.log
Updating project device from '5vfx70t' to 'xc5vfx70t'.
Wrote CGP file for project 'coregen'.
Resolving generic values...
Finished resolving generic values.
Generating IP...
Configuring files for chipscope_ila_0 root...
Gathering HDL files for chipscope_ila_0 root...
Creating XST project for chipscope_ila_0...
Creating XST script file for chipscope_ila_0...
Creating XST instantiation file for chipscope_ila_0...
Running XST for chipscope_ila_0...
XST: HDL Compilation
XST: Design Hierarchy Analysis
XST: HDL Analysis
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
Not generating VHDL wrapper
Not generating Verilog wrapper
Skipping VHDL instantiation template for chipscope_ila_0...
Skipping Verilog instantiation template for chipscope_ila_0...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
Generating metadata file...
Generating ISE project...
XCO file found: chipscope_ila_0.xco
XMDF file found: chipscope_ila_0_xmdf.tcl
WARNING:EDK - : chipscope_ila_0.vhd does not exist, will not be added to ISE
   project.

WARNING:EDK - : chipscope_ila_0.vho does not exist, will not be added to ISE
   project.

Adding
E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wrappe
r/tmp/_cg/chipscope_ila_0.asy -view all -origin_type imported
Adding
E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wrappe
r/tmp/_cg/chipscope_ila_0.ngc -view all -origin_type created
Checking file
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wrapp
er/tmp/_cg/chipscope_ila_0.ngc" for project device match ...
File
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wrapp
er/tmp/_cg/chipscope_ila_0.ngc" device information matches project device.
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/chipscope_ila_0"
Generating README file...
Generating FLIST file...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
*************************************************************
IPNAME:chipscope_icon INSTANCE:chipscope_icon_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 396 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_icon_0_v1_06_a/synhdl/vhdl/
Generating ChipScope core: chipscope_icon_0 ...
ChipScope Core Generator command: coregen.exe -b
E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0.xco
Release 13.4 - Xilinx CORE Generator O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\implementation\chipscope_icon_0_wrapp
er\coregen.log
Updating project device from '5vfx70t' to 'xc5vfx70t'.
Wrote CGP file for project 'coregen'.
Resolving generic values...
Finished resolving generic values.
Generating IP...
Configuring files for chipscope_icon_0 root...
Gathering HDL files for chipscope_icon_0 root...
Creating XST project for chipscope_icon_0...
Creating XST script file for chipscope_icon_0...
Creating XST instantiation file for chipscope_icon_0...
Running XST for chipscope_icon_0...
XST: HDL Compilation
XST: Design Hierarchy Analysis
XST: HDL Analysis
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
Not generating VHDL wrapper
Not generating Verilog wrapper
Skipping VHDL instantiation template for chipscope_icon_0...
Skipping Verilog instantiation template for chipscope_icon_0...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
Generating metadata file...
Generating ISE project...
XCO file found: chipscope_icon_0.xco
XMDF file found: chipscope_icon_0_xmdf.tcl
WARNING:EDK - : chipscope_icon_0.vhd does not exist, will not be added to ISE
   project.

WARNING:EDK - : chipscope_icon_0.vho does not exist, will not be added to ISE
   project.

Adding
E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_wrapp
er/tmp/_cg/chipscope_icon_0.asy -view all -origin_type imported
Adding
E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_wrapp
er/tmp/_cg/chipscope_icon_0.ngc -view all -origin_type created
Checking file
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_wrap
per/tmp/_cg/chipscope_icon_0.ngc" for project device match ...
File
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_wrap
per/tmp/_cg/chipscope_icon_0.ngc" device information matches project device.
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/chipscope_icon_0"
Generating README file...
Generating FLIST file...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
*************************************************************

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs
line 56 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:mb_plb - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 82
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ilmb - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 89 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dlmb - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 96 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dlmb_cntlr - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line
103 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ilmb_cntlr - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line
112 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:lmb_bram - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line
121 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:rs232_uart_1 - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs
line 128 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:rs232_uart_2 - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs
line 142 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:sram - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 156 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ddr2_sdram - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line
187 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:sysace_compactflash -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 226 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:clock_generator_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 242 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:mdm_0 - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 277
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:proc_sys_reset_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 289 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_intc_0 - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line
302 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:data_coherence_controller_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 312 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:jaip_0 - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 336
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
ERROR:HDLParsers:3367 - "E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/pcores/jaip_v1_00_a/hdl/vhdl/user_logic.vhd" Line 2149. 86 is not included in the index range, 75 downto 0, of array debug_GC_port.
ERROR:HDLParsers:3367 - "E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/pcores/jaip_v1_00_a/hdl/vhdl/user_logic.vhd" Line 2149. 76 is not included in the index range, 75 downto 0, of array debug_GC_port.
ERROR:HDLParsers:3367 - "E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/pcores/jaip_v1_00_a/hdl/vhdl/user_logic.vhd" Line 2150. 97 is not included in the index range, 75 downto 0, of array debug_GC_port.
ERROR:HDLParsers:3367 - "E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/pcores/jaip_v1_00_a/hdl/vhdl/user_logic.vhd" Line 2150. 87 is not included in the index range, 75 downto 0, of array debug_GC_port.
ERROR:HDLParsers:3367 - "E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/pcores/jaip_v1_00_a/hdl/vhdl/user_logic.vhd" Line 2151. 98 is not included in the index range, 75 downto 0, of array debug_GC_port.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\synthesis\jaip_0_wrapper_xst.srp
   for details

Running NGCBUILD ...
IPNAME:microblaze_0_wrapper INSTANCE:microblaze_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 56 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. microblaze_0_wrapper.ngc
../microblaze_0_wrapper

Reading NGO file
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/microblaze_0_wrapper/
microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:ilmb_wrapper INSTANCE:ilmb -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 89 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. ilmb_wrapper.ngc ../ilmb_wrapper

Reading NGO file
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/ilmb_wrapper/ilmb_wra
pper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:dlmb_wrapper INSTANCE:dlmb -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 96 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. dlmb_wrapper.ngc ../dlmb_wrapper

Reading NGO file
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/dlmb_wrapper/dlmb_wra
pper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:ddr2_sdram_wrapper INSTANCE:ddr2_sdram -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 187 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. ddr2_sdram_wrapper.ngc
../ddr2_sdram_wrapper

Reading NGO file
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/ddr2_sdram_wrapper/dd
r2_sdram_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ddr2_sdram_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../ddr2_sdram_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 242 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/clock_generator_0_wra
pper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:xps_intc_0_wrapper INSTANCE:xps_intc_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 302 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. xps_intc_0_wrapper.ngc
../xps_intc_0_wrapper

Reading NGO file
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/xps_intc_0_wrapper/xp
s_intc_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../xps_intc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../xps_intc_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Tue Jun 24 15:53:39 2014
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc5vfx70tff1136-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vfx70tff1136-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc5vfx70t' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR2_SDRAM -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_USE_MIG_V5_PHY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 214 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 32 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 40000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 55000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 15000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 15000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 275 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 10000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 105000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 200 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 3 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 266 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 290 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x50000000-0x5fffffff) DDR2_SDRAM	mb_plb
  (0x81800000-0x8180001f) xps_intc_0	mb_plb
  (0x83600000-0x8360ffff) SysACE_CompactFlash	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x88000000-0x8800ffff) jaip_0	mb_plb
  (0x88010000-0x8801ffff) jaip_0	mb_plb
  (0x88080000-0x880801ff) data_coherence_controller_0	mb_plb
  (0x88080200-0x880803ff) data_coherence_controller_0	mb_plb
  (0x8a300000-0x8a3fffff) SRAM	mb_plb
  (0x8a300000-0x8a3fffff) SRAM	microblaze_0_DXCL
  (0x8a300000-0x8a3fffff) SRAM	microblaze_0_IXCL
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 366 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_DPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 200 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_IPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 9 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x2000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_2 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_2 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_2 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:SRAM - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:SRAM - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:SRAM - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 90 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: xps_sysace, INSTANCE:SysACE_CompactFlash - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: xps_sysace, INSTANCE:SysACE_CompactFlash - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_sysace, INSTANCE:SysACE_CompactFlash - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 90 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: data_coherence_controller,
   INSTANCE:data_coherence_controller_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\data_coherence_controller_v
   1_00_a\data\data_coherence_controller_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: data_coherence_controller,
   INSTANCE:data_coherence_controller_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 4 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\data_coherence_controller_v
   1_00_a\data\data_coherence_controller_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: data_coherence_controller,
   INSTANCE:data_coherence_controller_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\data_coherence_controller_v
   1_00_a\data\data_coherence_controller_v2_1_0.mpd line 30 
INFO:EDK:4130 - IPNAME: data_coherence_controller,
   INSTANCE:data_coherence_controller_0 - tool is overriding PARAMETER
   C_MPLB_DWIDTH value to 64 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\data_coherence_controller_v
   1_00_a\data\data_coherence_controller_v2_1_0.mpd line 39 
INFO:EDK:4130 - IPNAME: jaip, INSTANCE:jaip_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\jaip_v1_00_a\data\jaip_v2_1
   _0.mpd line 30 
INFO:EDK:4130 - IPNAME: jaip, INSTANCE:jaip_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 4 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\jaip_v1_00_a\data\jaip_v2_1
   _0.mpd line 31 
INFO:EDK:4130 - IPNAME: jaip, INSTANCE:jaip_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\jaip_v1_00_a\data\jaip_v2_1
   _0.mpd line 32 
INFO:EDK:4130 - IPNAME: jaip, INSTANCE:jaip_0 - tool is overriding PARAMETER
   C_MPLB_DWIDTH value to 64 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\jaip_v1_00_a\data\jaip_v2_1
   _0.mpd line 41 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 4 master(s) : 9 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: ICACHE_FSL_IN_CLK, CONNECTOR:
   microblaze_0_IXCL_FSL_S_Clk - floating connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 978 
WARNING:EDK:4181 - PORT: ICACHE_FSL_OUT_CLK, CONNECTOR:
   microblaze_0_IXCL_FSL_M_Clk - floating connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 983 
WARNING:EDK:4181 - PORT: DCACHE_FSL_IN_CLK, CONNECTOR:
   microblaze_0_DXCL_FSL_S_Clk - floating connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 988 
WARNING:EDK:4181 - PORT: DCACHE_FSL_OUT_CLK, CONNECTOR:
   microblaze_0_DXCL_FSL_M_Clk - floating connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 993 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 229 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 8 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 332 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 8 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 362 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 398 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x90000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x90000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to PLB -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_TWR value to 15000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 766 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_IS_WRITE_INDEX value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 768 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_RAS_N_INDEX value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 769 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_CAS_N_INDEX value to 3 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 770 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_WE_N_INDEX value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 771 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_RMW_INDEX value to 6 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 772 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_0_INDEX value to 7 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 773 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DQS_O_INDEX value to 8 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 774 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_1_INDEX value to 9 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 775 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_PUSH_INDEX value to 10 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 776 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_2_INDEX value to 11 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 777 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_LOAD_INDEX value to 12 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 778 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_ENABLE_INDEX value to 13 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 779 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 780 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_ROW_COL_SEL_INDEX value to 15 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 781 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_FORCE_DM_INDEX value to 16 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 782 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_REPEAT4_INDEX value to 17 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 783 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_ARB_RDMODWR_DELAY value to 3 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 794 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 795 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_LOAD_RDWDADDR_DELAY value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 799 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 12 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 800 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_SIZE_DELAY value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 801 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 802 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 803 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q0_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 804 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q1_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 805 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q2_DELAY value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 806 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q3_DELAY value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 807 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q4_DELAY value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 808 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q6_DELAY value to 5 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 810 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q7_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 811 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q8_DELAY value to 3 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 812 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q9_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 813 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q10_DELAY value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 814 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q11_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 815 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q12_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 816 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q13_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 817 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q14_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 818 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q15_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 819 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q16_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 820 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q17_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 821 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_1_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 840 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_2_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 841 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_3_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 842 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_4_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 843 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_5_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 844 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_6_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 845 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_7_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 846 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_B64_REPEAT_CNT value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 849 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL0 value to 0x00e -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 852 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL1 value to 0x00f -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 853 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL1 value to 0x019 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 854 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL2 value to 0x01a -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 855 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL2 value to 0x028 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 856 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL3 value to 0x029 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 857 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL3 value to 0x033 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 858 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL4 value to 0x034 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 859 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL4 value to 0x042 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 860 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL5 value to 0x043 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 861 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL5 value to 0x04d -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 862 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL6 value to 0x04e -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 863 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL6 value to 0x05c -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 864 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL7 value to 0x05d -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 865 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL7 value to 0x067 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 866 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL8 value to 0x068 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 867 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL8 value to 0x078 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 868 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL9 value to 0x079 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 869 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL9 value to 0x083 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 870 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL10 value to 0x084 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 871 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL10 value to 0x098 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 872 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL11 value to 0x099 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 873 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL11 value to 0x0a7 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 874 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL12 value to 0x0a8 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 875 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL12 value to 0x0bc -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 876 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL13 value to 0x0bd -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 877 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL13 value to 0x0cb -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 878 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL14 value to 0x0cc -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 879 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL14 value to 0x0e1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 880 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL15 value to 0x0e2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 881 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL15 value to 0x0e3 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 882 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_1C value to
   0x000002FC000002FC000002FC000002FC0000001C0000001C0000001C0000001C -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 920 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_1B value to
   0x0000001C0000001C0000001C0000001D0000001C0000001C0000001C0000001C -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 921 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_1A value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C00000010 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 922 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_19 value to
   0x0000001C0000001C0000001C000040080000001C0000001C0000001C00004008 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 923 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_18 value to
   0x0000001C000024150000041C000024140000041C000024140002041C00002414 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 924 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_17 value to
   0x0000141C0000001C000080180000001E0000001E0000001E0000001E0000400A -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 925 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_16 value to
   0x0000001F0000001E0000001E0000001E0000201E0000001E000020060000011E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 926 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_15 value to
   0x000021060000011E000021060002011E000021060000111E0000011E0000801A -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 927 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_14 value to
   0x0000001C0000001C0000001C000040080000001C000024150000041C00002414 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 928 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_13 value to
   0x0000041C000024140002041C000024140000141C0000001C000080180000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 929 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_12 value to
   0x0000001E0000001E0000001E0000400A0000001F0000001E0000001E0000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 930 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_11 value to
   0x0000201E0000001E000020060000011E000021060000011E000021060002011E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 931 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_10 value to
   0x000021060000111E0000011E0000801A0000001C0000001C0000001C00004008 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 932 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0F value to
   0x0000001C000024150000041C000024140000141C0000001C000080180000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 933 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0E value to
   0x0000001E0000001E0000001E0000400A0000001F0000001E0000001E0000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 934 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0D value to
   0x0000201E0000001E000020060000011E000021060000111E0000011E0000801A -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 935 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0C value to
   0x0000001C0000001C0000001C000040080000001C0000001D0000001C00002414 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 936 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0B value to
   0x0000141C0000001C000080180000001E0000001E0000001E0000001E0000400A -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 937 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0A value to
   0x0000001F0000001E0000001E0000001E0000201E0000001E000020060000111E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 938 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_09 value to
   0x0000011E0000801A0000001C0000001C0000001C000040080000001C0000001D -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 939 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_08 value to
   0x0000001C000020140000141C0000001C000080180000001E0000001E0000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 940 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_07 value to
   0x0000001E0000400A0000001F0000001E0000001E0000001E0000001E0000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 941 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_06 value to
   0x000020060001111E0000011E0000801A0000001C0000001C0000001C00004008 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 942 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_05 value to
   0x0000001C0000001D0000001C000020140000141C0000001C000080180000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 943 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_04 value to
   0x0000001E0000001E0000001E0000400A0000001F0000001E0000001E0000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 944 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_03 value to
   0x0000001E0000001E000020060001111E0000011E0000801A0000001C0000001C -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 945 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_02 value to
   0x0000001C000040080000001C0000001D0000001C000020140000141C0000001C -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 946 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_01 value to
   0x000080180000001E0000001E0000001E0000001E0000400A0000001F0000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 947 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_00 value to
   0x0000001E0000001E0000001E0000001E000020060001111E0000011E0000801A -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 948 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 954 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 955 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_01 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 956 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_00 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 957 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111110 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: chipscope_icon, INSTANCE:chipscope_icon_0 - tcl is
   overriding PARAMETER C_SYSTEM_CONTAINS_MDM value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_06
   _a\data\chipscope_icon_v2_1_0.mpd line 80 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Chipscope Integrate Controller, instance 'chipscope_icon', exists in System 

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:jaip INSTANCE:jaip_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 336 - Copying
(BBD-specified) netlist files.
IPNAME:chipscope_ila INSTANCE:chipscope_ila_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 385 - Copying
(BBD-specified) netlist files.
IPNAME:chipscope_icon INSTANCE:chipscope_icon_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 396 - Copying
(BBD-specified) netlist files.

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 56 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 82 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 89 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 96 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 103 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 112 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 121 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 128 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_2 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 142 - Copying cache
implementation netlist
IPNAME:xps_mch_emc INSTANCE:sram -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 156 - Copying cache
implementation netlist
IPNAME:mpmc INSTANCE:ddr2_sdram -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 187 - Copying cache
implementation netlist
IPNAME:xps_sysace INSTANCE:sysace_compactflash -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 226 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 277 - Copying cache
implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 289 - Copying cache
implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 302 - Copying cache
implementation netlist
IPNAME:data_coherence_controller INSTANCE:data_coherence_controller_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 312 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 121 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 242 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
IPNAME:chipscope_ila INSTANCE:chipscope_ila_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 385 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_ila_0_v1_05_a/synhdl/vhdl/
INFO: Chipscope core parameters not changed. Not regenerating core
IPNAME:chipscope_icon INSTANCE:chipscope_icon_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 396 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_icon_0_v1_06_a/synhdl/vhdl/
INFO: ChipScope core parameters not changed. Not regenerating core

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 2.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 242 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:data_coherence_controller_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 312 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:jaip_0 - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 336
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
ERROR:HDLParsers:164 - "E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/pcores/jaip_v1_00_a/hdl/vhdl/jaip.vhd" Line 794. parse error, unexpected COLON, expecting COMMA or CLOSEPAR
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\synthesis\jaip_0_wrapper_xst.srp
   for details

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 242 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/clock_generator_0_wra
pper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Tue Jun 24 15:55:25 2014
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc5vfx70tff1136-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vfx70tff1136-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc5vfx70t' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR2_SDRAM -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_USE_MIG_V5_PHY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 214 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 32 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 40000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 55000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 15000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 15000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 275 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 10000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 105000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 200 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 3 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 266 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 290 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x50000000-0x5fffffff) DDR2_SDRAM	mb_plb
  (0x81800000-0x8180001f) xps_intc_0	mb_plb
  (0x83600000-0x8360ffff) SysACE_CompactFlash	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x88000000-0x8800ffff) jaip_0	mb_plb
  (0x88010000-0x8801ffff) jaip_0	mb_plb
  (0x88080000-0x880801ff) data_coherence_controller_0	mb_plb
  (0x88080200-0x880803ff) data_coherence_controller_0	mb_plb
  (0x8a300000-0x8a3fffff) SRAM	mb_plb
  (0x8a300000-0x8a3fffff) SRAM	microblaze_0_DXCL
  (0x8a300000-0x8a3fffff) SRAM	microblaze_0_IXCL
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 366 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_DPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 200 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_IPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 9 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x2000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_2 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_2 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_2 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:SRAM - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:SRAM - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:SRAM - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 90 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: xps_sysace, INSTANCE:SysACE_CompactFlash - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: xps_sysace, INSTANCE:SysACE_CompactFlash - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_sysace, INSTANCE:SysACE_CompactFlash - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 90 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: data_coherence_controller,
   INSTANCE:data_coherence_controller_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\data_coherence_controller_v
   1_00_a\data\data_coherence_controller_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: data_coherence_controller,
   INSTANCE:data_coherence_controller_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 4 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\data_coherence_controller_v
   1_00_a\data\data_coherence_controller_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: data_coherence_controller,
   INSTANCE:data_coherence_controller_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\data_coherence_controller_v
   1_00_a\data\data_coherence_controller_v2_1_0.mpd line 30 
INFO:EDK:4130 - IPNAME: data_coherence_controller,
   INSTANCE:data_coherence_controller_0 - tool is overriding PARAMETER
   C_MPLB_DWIDTH value to 64 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\data_coherence_controller_v
   1_00_a\data\data_coherence_controller_v2_1_0.mpd line 39 
INFO:EDK:4130 - IPNAME: jaip, INSTANCE:jaip_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\jaip_v1_00_a\data\jaip_v2_1
   _0.mpd line 30 
INFO:EDK:4130 - IPNAME: jaip, INSTANCE:jaip_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 4 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\jaip_v1_00_a\data\jaip_v2_1
   _0.mpd line 31 
INFO:EDK:4130 - IPNAME: jaip, INSTANCE:jaip_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\jaip_v1_00_a\data\jaip_v2_1
   _0.mpd line 32 
INFO:EDK:4130 - IPNAME: jaip, INSTANCE:jaip_0 - tool is overriding PARAMETER
   C_MPLB_DWIDTH value to 64 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\jaip_v1_00_a\data\jaip_v2_1
   _0.mpd line 41 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 4 master(s) : 9 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: ICACHE_FSL_IN_CLK, CONNECTOR:
   microblaze_0_IXCL_FSL_S_Clk - floating connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 978 
WARNING:EDK:4181 - PORT: ICACHE_FSL_OUT_CLK, CONNECTOR:
   microblaze_0_IXCL_FSL_M_Clk - floating connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 983 
WARNING:EDK:4181 - PORT: DCACHE_FSL_IN_CLK, CONNECTOR:
   microblaze_0_DXCL_FSL_S_Clk - floating connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 988 
WARNING:EDK:4181 - PORT: DCACHE_FSL_OUT_CLK, CONNECTOR:
   microblaze_0_DXCL_FSL_M_Clk - floating connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 993 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 229 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 8 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 332 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 8 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 362 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 398 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x90000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x90000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to PLB -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_TWR value to 15000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 766 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_IS_WRITE_INDEX value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 768 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_RAS_N_INDEX value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 769 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_CAS_N_INDEX value to 3 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 770 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_WE_N_INDEX value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 771 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_RMW_INDEX value to 6 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 772 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_0_INDEX value to 7 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 773 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DQS_O_INDEX value to 8 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 774 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_1_INDEX value to 9 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 775 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_PUSH_INDEX value to 10 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 776 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_2_INDEX value to 11 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 777 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_LOAD_INDEX value to 12 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 778 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_ENABLE_INDEX value to 13 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 779 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 780 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_ROW_COL_SEL_INDEX value to 15 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 781 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_FORCE_DM_INDEX value to 16 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 782 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_REPEAT4_INDEX value to 17 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 783 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_ARB_RDMODWR_DELAY value to 3 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 794 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 795 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_LOAD_RDWDADDR_DELAY value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 799 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 12 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 800 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_SIZE_DELAY value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 801 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 802 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 803 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q0_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 804 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q1_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 805 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q2_DELAY value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 806 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q3_DELAY value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 807 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q4_DELAY value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 808 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q6_DELAY value to 5 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 810 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q7_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 811 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q8_DELAY value to 3 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 812 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q9_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 813 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q10_DELAY value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 814 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q11_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 815 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q12_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 816 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q13_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 817 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q14_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 818 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q15_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 819 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q16_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 820 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q17_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 821 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_1_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 840 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_2_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 841 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_3_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 842 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_4_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 843 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_5_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 844 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_6_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 845 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_7_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 846 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_B64_REPEAT_CNT value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 849 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL0 value to 0x00e -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 852 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL1 value to 0x00f -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 853 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL1 value to 0x019 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 854 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL2 value to 0x01a -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 855 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL2 value to 0x028 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 856 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL3 value to 0x029 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 857 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL3 value to 0x033 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 858 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL4 value to 0x034 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 859 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL4 value to 0x042 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 860 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL5 value to 0x043 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 861 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL5 value to 0x04d -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 862 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL6 value to 0x04e -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 863 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL6 value to 0x05c -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 864 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL7 value to 0x05d -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 865 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL7 value to 0x067 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 866 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL8 value to 0x068 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 867 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL8 value to 0x078 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 868 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL9 value to 0x079 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 869 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL9 value to 0x083 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 870 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL10 value to 0x084 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 871 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL10 value to 0x098 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 872 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL11 value to 0x099 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 873 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL11 value to 0x0a7 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 874 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL12 value to 0x0a8 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 875 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL12 value to 0x0bc -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 876 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL13 value to 0x0bd -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 877 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL13 value to 0x0cb -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 878 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL14 value to 0x0cc -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 879 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL14 value to 0x0e1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 880 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL15 value to 0x0e2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 881 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL15 value to 0x0e3 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 882 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_1C value to
   0x000002FC000002FC000002FC000002FC0000001C0000001C0000001C0000001C -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 920 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_1B value to
   0x0000001C0000001C0000001C0000001D0000001C0000001C0000001C0000001C -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 921 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_1A value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C00000010 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 922 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_19 value to
   0x0000001C0000001C0000001C000040080000001C0000001C0000001C00004008 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 923 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_18 value to
   0x0000001C000024150000041C000024140000041C000024140002041C00002414 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 924 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_17 value to
   0x0000141C0000001C000080180000001E0000001E0000001E0000001E0000400A -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 925 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_16 value to
   0x0000001F0000001E0000001E0000001E0000201E0000001E000020060000011E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 926 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_15 value to
   0x000021060000011E000021060002011E000021060000111E0000011E0000801A -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 927 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_14 value to
   0x0000001C0000001C0000001C000040080000001C000024150000041C00002414 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 928 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_13 value to
   0x0000041C000024140002041C000024140000141C0000001C000080180000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 929 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_12 value to
   0x0000001E0000001E0000001E0000400A0000001F0000001E0000001E0000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 930 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_11 value to
   0x0000201E0000001E000020060000011E000021060000011E000021060002011E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 931 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_10 value to
   0x000021060000111E0000011E0000801A0000001C0000001C0000001C00004008 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 932 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0F value to
   0x0000001C000024150000041C000024140000141C0000001C000080180000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 933 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0E value to
   0x0000001E0000001E0000001E0000400A0000001F0000001E0000001E0000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 934 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0D value to
   0x0000201E0000001E000020060000011E000021060000111E0000011E0000801A -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 935 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0C value to
   0x0000001C0000001C0000001C000040080000001C0000001D0000001C00002414 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 936 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0B value to
   0x0000141C0000001C000080180000001E0000001E0000001E0000001E0000400A -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 937 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0A value to
   0x0000001F0000001E0000001E0000001E0000201E0000001E000020060000111E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 938 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_09 value to
   0x0000011E0000801A0000001C0000001C0000001C000040080000001C0000001D -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 939 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_08 value to
   0x0000001C000020140000141C0000001C000080180000001E0000001E0000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 940 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_07 value to
   0x0000001E0000400A0000001F0000001E0000001E0000001E0000001E0000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 941 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_06 value to
   0x000020060001111E0000011E0000801A0000001C0000001C0000001C00004008 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 942 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_05 value to
   0x0000001C0000001D0000001C000020140000141C0000001C000080180000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 943 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_04 value to
   0x0000001E0000001E0000001E0000400A0000001F0000001E0000001E0000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 944 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_03 value to
   0x0000001E0000001E000020060001111E0000011E0000801A0000001C0000001C -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 945 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_02 value to
   0x0000001C000040080000001C0000001D0000001C000020140000141C0000001C -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 946 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_01 value to
   0x000080180000001E0000001E0000001E0000001E0000400A0000001F0000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 947 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_00 value to
   0x0000001E0000001E0000001E0000001E000020060001111E0000011E0000801A -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 948 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 954 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 955 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_01 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 956 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_00 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 957 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111110 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: chipscope_icon, INSTANCE:chipscope_icon_0 - tcl is
   overriding PARAMETER C_SYSTEM_CONTAINS_MDM value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_06
   _a\data\chipscope_icon_v2_1_0.mpd line 80 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Chipscope Integrate Controller, instance 'chipscope_icon', exists in System 

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:jaip INSTANCE:jaip_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 336 - Copying
(BBD-specified) netlist files.
IPNAME:chipscope_ila INSTANCE:chipscope_ila_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 385 - Copying
(BBD-specified) netlist files.
IPNAME:chipscope_icon INSTANCE:chipscope_icon_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 396 - Copying
(BBD-specified) netlist files.

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 56 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 82 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 89 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 96 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 103 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 112 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 121 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 128 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_2 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 142 - Copying cache
implementation netlist
IPNAME:xps_mch_emc INSTANCE:sram -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 156 - Copying cache
implementation netlist
IPNAME:mpmc INSTANCE:ddr2_sdram -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 187 - Copying cache
implementation netlist
IPNAME:xps_sysace INSTANCE:sysace_compactflash -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 226 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 277 - Copying cache
implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 289 - Copying cache
implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 302 - Copying cache
implementation netlist
IPNAME:data_coherence_controller INSTANCE:data_coherence_controller_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 312 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 121 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 242 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
IPNAME:chipscope_ila INSTANCE:chipscope_ila_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 385 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_ila_0_v1_05_a/synhdl/vhdl/
INFO: Chipscope core parameters not changed. Not regenerating core
IPNAME:chipscope_icon INSTANCE:chipscope_icon_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 396 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_icon_0_v1_06_a/synhdl/vhdl/
INFO: ChipScope core parameters not changed. Not regenerating core

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 242 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:data_coherence_controller_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 312 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:jaip_0 - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 336
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
Trying to terminate Process...
Done!

********************************************************************************
At Local date and time: Tue Jun 24 15:56:30 2014
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf SDK
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Tue Jun 24 15:56:36 2014
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc5vfx70tff1136-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vfx70tff1136-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc5vfx70t' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR2_SDRAM -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_USE_MIG_V5_PHY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 214 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 32 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 40000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 55000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 15000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 15000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 275 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 10000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 105000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 200 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 3 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 266 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 290 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x50000000-0x5fffffff) DDR2_SDRAM	mb_plb
  (0x81800000-0x8180001f) xps_intc_0	mb_plb
  (0x83600000-0x8360ffff) SysACE_CompactFlash	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x88000000-0x8800ffff) jaip_0	mb_plb
  (0x88010000-0x8801ffff) jaip_0	mb_plb
  (0x88080000-0x880801ff) data_coherence_controller_0	mb_plb
  (0x88080200-0x880803ff) data_coherence_controller_0	mb_plb
  (0x8a300000-0x8a3fffff) SRAM	mb_plb
  (0x8a300000-0x8a3fffff) SRAM	microblaze_0_DXCL
  (0x8a300000-0x8a3fffff) SRAM	microblaze_0_IXCL
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 366 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_DPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 200 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_IPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 9 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x2000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_2 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_2 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_2 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:SRAM - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:SRAM - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:SRAM - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 90 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: xps_sysace, INSTANCE:SysACE_CompactFlash - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: xps_sysace, INSTANCE:SysACE_CompactFlash - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_sysace, INSTANCE:SysACE_CompactFlash - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 90 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: data_coherence_controller,
   INSTANCE:data_coherence_controller_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\data_coherence_controller_v
   1_00_a\data\data_coherence_controller_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: data_coherence_controller,
   INSTANCE:data_coherence_controller_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 4 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\data_coherence_controller_v
   1_00_a\data\data_coherence_controller_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: data_coherence_controller,
   INSTANCE:data_coherence_controller_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\data_coherence_controller_v
   1_00_a\data\data_coherence_controller_v2_1_0.mpd line 30 
INFO:EDK:4130 - IPNAME: data_coherence_controller,
   INSTANCE:data_coherence_controller_0 - tool is overriding PARAMETER
   C_MPLB_DWIDTH value to 64 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\data_coherence_controller_v
   1_00_a\data\data_coherence_controller_v2_1_0.mpd line 39 
INFO:EDK:4130 - IPNAME: jaip, INSTANCE:jaip_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\jaip_v1_00_a\data\jaip_v2_1
   _0.mpd line 30 
INFO:EDK:4130 - IPNAME: jaip, INSTANCE:jaip_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 4 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\jaip_v1_00_a\data\jaip_v2_1
   _0.mpd line 31 
INFO:EDK:4130 - IPNAME: jaip, INSTANCE:jaip_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\jaip_v1_00_a\data\jaip_v2_1
   _0.mpd line 32 
INFO:EDK:4130 - IPNAME: jaip, INSTANCE:jaip_0 - tool is overriding PARAMETER
   C_MPLB_DWIDTH value to 64 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\jaip_v1_00_a\data\jaip_v2_1
   _0.mpd line 41 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 4 master(s) : 9 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: ICACHE_FSL_IN_CLK, CONNECTOR:
   microblaze_0_IXCL_FSL_S_Clk - floating connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 978 
WARNING:EDK:4181 - PORT: ICACHE_FSL_OUT_CLK, CONNECTOR:
   microblaze_0_IXCL_FSL_M_Clk - floating connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 983 
WARNING:EDK:4181 - PORT: DCACHE_FSL_IN_CLK, CONNECTOR:
   microblaze_0_DXCL_FSL_S_Clk - floating connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 988 
WARNING:EDK:4181 - PORT: DCACHE_FSL_OUT_CLK, CONNECTOR:
   microblaze_0_DXCL_FSL_M_Clk - floating connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 993 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 229 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 8 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 332 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 8 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 362 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 398 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x90000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x90000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to PLB -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_TWR value to 15000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 766 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_IS_WRITE_INDEX value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 768 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_RAS_N_INDEX value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 769 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_CAS_N_INDEX value to 3 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 770 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_WE_N_INDEX value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 771 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_RMW_INDEX value to 6 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 772 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_0_INDEX value to 7 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 773 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DQS_O_INDEX value to 8 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 774 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_1_INDEX value to 9 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 775 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_PUSH_INDEX value to 10 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 776 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_2_INDEX value to 11 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 777 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_LOAD_INDEX value to 12 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 778 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_ENABLE_INDEX value to 13 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 779 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 780 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_ROW_COL_SEL_INDEX value to 15 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 781 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_FORCE_DM_INDEX value to 16 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 782 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_REPEAT4_INDEX value to 17 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 783 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_ARB_RDMODWR_DELAY value to 3 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 794 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 795 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_LOAD_RDWDADDR_DELAY value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 799 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 12 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 800 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_SIZE_DELAY value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 801 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 802 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 803 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q0_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 804 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q1_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 805 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q2_DELAY value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 806 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q3_DELAY value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 807 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q4_DELAY value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 808 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q6_DELAY value to 5 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 810 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q7_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 811 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q8_DELAY value to 3 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 812 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q9_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 813 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q10_DELAY value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 814 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q11_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 815 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q12_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 816 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q13_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 817 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q14_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 818 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q15_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 819 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q16_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 820 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q17_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 821 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_1_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 840 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_2_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 841 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_3_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 842 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_4_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 843 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_5_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 844 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_6_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 845 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_7_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 846 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_B64_REPEAT_CNT value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 849 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL0 value to 0x00e -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 852 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL1 value to 0x00f -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 853 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL1 value to 0x019 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 854 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL2 value to 0x01a -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 855 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL2 value to 0x028 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 856 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL3 value to 0x029 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 857 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL3 value to 0x033 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 858 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL4 value to 0x034 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 859 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL4 value to 0x042 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 860 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL5 value to 0x043 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 861 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL5 value to 0x04d -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 862 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL6 value to 0x04e -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 863 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL6 value to 0x05c -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 864 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL7 value to 0x05d -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 865 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL7 value to 0x067 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 866 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL8 value to 0x068 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 867 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL8 value to 0x078 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 868 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL9 value to 0x079 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 869 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL9 value to 0x083 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 870 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL10 value to 0x084 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 871 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL10 value to 0x098 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 872 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL11 value to 0x099 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 873 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL11 value to 0x0a7 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 874 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL12 value to 0x0a8 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 875 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL12 value to 0x0bc -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 876 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL13 value to 0x0bd -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 877 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL13 value to 0x0cb -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 878 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL14 value to 0x0cc -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 879 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL14 value to 0x0e1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 880 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL15 value to 0x0e2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 881 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL15 value to 0x0e3 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 882 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_1C value to
   0x000002FC000002FC000002FC000002FC0000001C0000001C0000001C0000001C -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 920 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_1B value to
   0x0000001C0000001C0000001C0000001D0000001C0000001C0000001C0000001C -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 921 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_1A value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C00000010 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 922 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_19 value to
   0x0000001C0000001C0000001C000040080000001C0000001C0000001C00004008 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 923 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_18 value to
   0x0000001C000024150000041C000024140000041C000024140002041C00002414 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 924 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_17 value to
   0x0000141C0000001C000080180000001E0000001E0000001E0000001E0000400A -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 925 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_16 value to
   0x0000001F0000001E0000001E0000001E0000201E0000001E000020060000011E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 926 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_15 value to
   0x000021060000011E000021060002011E000021060000111E0000011E0000801A -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 927 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_14 value to
   0x0000001C0000001C0000001C000040080000001C000024150000041C00002414 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 928 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_13 value to
   0x0000041C000024140002041C000024140000141C0000001C000080180000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 929 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_12 value to
   0x0000001E0000001E0000001E0000400A0000001F0000001E0000001E0000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 930 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_11 value to
   0x0000201E0000001E000020060000011E000021060000011E000021060002011E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 931 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_10 value to
   0x000021060000111E0000011E0000801A0000001C0000001C0000001C00004008 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 932 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0F value to
   0x0000001C000024150000041C000024140000141C0000001C000080180000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 933 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0E value to
   0x0000001E0000001E0000001E0000400A0000001F0000001E0000001E0000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 934 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0D value to
   0x0000201E0000001E000020060000011E000021060000111E0000011E0000801A -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 935 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0C value to
   0x0000001C0000001C0000001C000040080000001C0000001D0000001C00002414 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 936 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0B value to
   0x0000141C0000001C000080180000001E0000001E0000001E0000001E0000400A -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 937 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0A value to
   0x0000001F0000001E0000001E0000001E0000201E0000001E000020060000111E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 938 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_09 value to
   0x0000011E0000801A0000001C0000001C0000001C000040080000001C0000001D -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 939 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_08 value to
   0x0000001C000020140000141C0000001C000080180000001E0000001E0000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 940 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_07 value to
   0x0000001E0000400A0000001F0000001E0000001E0000001E0000001E0000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 941 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_06 value to
   0x000020060001111E0000011E0000801A0000001C0000001C0000001C00004008 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 942 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_05 value to
   0x0000001C0000001D0000001C000020140000141C0000001C000080180000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 943 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_04 value to
   0x0000001E0000001E0000001E0000400A0000001F0000001E0000001E0000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 944 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_03 value to
   0x0000001E0000001E000020060001111E0000011E0000801A0000001C0000001C -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 945 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_02 value to
   0x0000001C000040080000001C0000001D0000001C000020140000141C0000001C -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 946 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_01 value to
   0x000080180000001E0000001E0000001E0000001E0000400A0000001F0000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 947 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_00 value to
   0x0000001E0000001E0000001E0000001E000020060001111E0000011E0000801A -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 948 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 954 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 955 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_01 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 956 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_00 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 957 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111110 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: chipscope_icon, INSTANCE:chipscope_icon_0 - tcl is
   overriding PARAMETER C_SYSTEM_CONTAINS_MDM value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_06
   _a\data\chipscope_icon_v2_1_0.mpd line 80 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Chipscope Integrate Controller, instance 'chipscope_icon', exists in System 

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:jaip INSTANCE:jaip_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 336 - Copying
(BBD-specified) netlist files.
IPNAME:chipscope_ila INSTANCE:chipscope_ila_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 385 - Copying
(BBD-specified) netlist files.
IPNAME:chipscope_icon INSTANCE:chipscope_icon_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 396 - Copying
(BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 121 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 242 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
IPNAME:chipscope_ila INSTANCE:chipscope_ila_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 385 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_ila_0_v1_05_a/synhdl/vhdl/
Generating ChipScope core: chipscope_ila_0 ...
ChipScope Core Generator command: coregen.exe -b
E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0.xco
Release 13.4 - Xilinx CORE Generator O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\implementation\chipscope_ila_0_wrappe
r\coregen.log
Updating project device from '5vfx70t' to 'xc5vfx70t'.
Wrote CGP file for project 'coregen'.
Resolving generic values...
Finished resolving generic values.
Generating IP...
Configuring files for chipscope_ila_0 root...
Gathering HDL files for chipscope_ila_0 root...
Creating XST project for chipscope_ila_0...
Creating XST script file for chipscope_ila_0...
Creating XST instantiation file for chipscope_ila_0...
Running XST for chipscope_ila_0...
XST: HDL Compilation
XST: Design Hierarchy Analysis
XST: HDL Analysis
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
Not generating VHDL wrapper
Not generating Verilog wrapper
Skipping VHDL instantiation template for chipscope_ila_0...
Skipping Verilog instantiation template for chipscope_ila_0...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
Generating metadata file...
Generating ISE project...
XCO file found: chipscope_ila_0.xco
XMDF file found: chipscope_ila_0_xmdf.tcl
WARNING:EDK - : chipscope_ila_0.vhd does not exist, will not be added to ISE
   project.

WARNING:EDK - : chipscope_ila_0.vho does not exist, will not be added to ISE
   project.

Adding
E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wrappe
r/tmp/_cg/chipscope_ila_0.asy -view all -origin_type imported
Adding
E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wrappe
r/tmp/_cg/chipscope_ila_0.ngc -view all -origin_type created
Checking file
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wrapp
er/tmp/_cg/chipscope_ila_0.ngc" for project device match ...
File
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wrapp
er/tmp/_cg/chipscope_ila_0.ngc" device information matches project device.
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/chipscope_ila_0"
Generating README file...
Generating FLIST file...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
*************************************************************
IPNAME:chipscope_icon INSTANCE:chipscope_icon_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 396 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_icon_0_v1_06_a/synhdl/vhdl/
Generating ChipScope core: chipscope_icon_0 ...
ChipScope Core Generator command: coregen.exe -b
E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0.xco
Release 13.4 - Xilinx CORE Generator O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\implementation\chipscope_icon_0_wrapp
er\coregen.log
Updating project device from '5vfx70t' to 'xc5vfx70t'.
Wrote CGP file for project 'coregen'.
Resolving generic values...
Finished resolving generic values.
Generating IP...
Configuring files for chipscope_icon_0 root...
Gathering HDL files for chipscope_icon_0 root...
Creating XST project for chipscope_icon_0...
Creating XST script file for chipscope_icon_0...
Creating XST instantiation file for chipscope_icon_0...
Running XST for chipscope_icon_0...
XST: HDL Compilation
XST: Design Hierarchy Analysis
XST: HDL Analysis
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
Not generating VHDL wrapper
Not generating Verilog wrapper
Skipping VHDL instantiation template for chipscope_icon_0...
Skipping Verilog instantiation template for chipscope_icon_0...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
Generating metadata file...
Generating ISE project...
XCO file found: chipscope_icon_0.xco
XMDF file found: chipscope_icon_0_xmdf.tcl
WARNING:EDK - : chipscope_icon_0.vhd does not exist, will not be added to ISE
   project.

WARNING:EDK - : chipscope_icon_0.vho does not exist, will not be added to ISE
   project.

Adding
E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_wrapp
er/tmp/_cg/chipscope_icon_0.asy -view all -origin_type imported
Adding
E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_wrapp
er/tmp/_cg/chipscope_icon_0.ngc -view all -origin_type created
Checking file
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_wrap
per/tmp/_cg/chipscope_icon_0.ngc" for project device match ...
File
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_wrap
per/tmp/_cg/chipscope_icon_0.ngc" device information matches project device.
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/chipscope_icon_0"
Generating README file...
Generating FLIST file...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
*************************************************************

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 2.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs
line 56 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:mb_plb - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 82
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ilmb - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 89 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dlmb - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 96 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dlmb_cntlr - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line
103 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ilmb_cntlr - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line
112 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:lmb_bram - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line
121 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:rs232_uart_1 - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs
line 128 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:rs232_uart_2 - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs
line 142 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:sram - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 156 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ddr2_sdram - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line
187 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:sysace_compactflash -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 226 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:clock_generator_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 242 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:mdm_0 - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 277
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:proc_sys_reset_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 289 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_intc_0 - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line
302 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:data_coherence_controller_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 312 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:jaip_0 - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 336
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:chipscope_ila_0 - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs
line 385 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:chipscope_icon_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 396 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Running NGCBUILD ...
IPNAME:microblaze_0_wrapper INSTANCE:microblaze_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 56 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. microblaze_0_wrapper.ngc
../microblaze_0_wrapper

Reading NGO file
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/microblaze_0_wrapper/
microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:ilmb_wrapper INSTANCE:ilmb -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 89 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. ilmb_wrapper.ngc ../ilmb_wrapper

Reading NGO file
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/ilmb_wrapper/ilmb_wra
pper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:dlmb_wrapper INSTANCE:dlmb -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 96 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. dlmb_wrapper.ngc ../dlmb_wrapper

Reading NGO file
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/dlmb_wrapper/dlmb_wra
pper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:ddr2_sdram_wrapper INSTANCE:ddr2_sdram -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 187 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. ddr2_sdram_wrapper.ngc
../ddr2_sdram_wrapper

Reading NGO file
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/ddr2_sdram_wrapper/dd
r2_sdram_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ddr2_sdram_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../ddr2_sdram_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 242 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/clock_generator_0_wra
pper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:xps_intc_0_wrapper INSTANCE:xps_intc_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 302 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. xps_intc_0_wrapper.ngc
../xps_intc_0_wrapper

Reading NGO file
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/xps_intc_0_wrapper/xp
s_intc_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../xps_intc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../xps_intc_0_wrapper.blc"...

NGCBUILD done.
IPNAME:jaip_0_wrapper INSTANCE:jaip_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 336 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. jaip_0_wrapper.ngc
../jaip_0_wrapper

Reading NGO file
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/jaip_0_wrapper/jaip_0
_wrapper.ngc" ...
Loading design module
"E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\implementation\jaip_0_wrapper/multip
lier.ngc"...
Loading design module
"E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\implementation\jaip_0_wrapper/divide
r.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../jaip_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../jaip_0_wrapper.blc"...

NGCBUILD done.
IPNAME:chipscope_ila_0_wrapper INSTANCE:chipscope_ila_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 385 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. chipscope_ila_0_wrapper.ngc
../chipscope_ila_0_wrapper

Reading NGO file
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wrapp
er/chipscope_ila_0_wrapper.ngc" ...
Loading design module
"E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\implementation\chipscope_ila_0_wrapp
er/chipscope_ila_0.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../chipscope_ila_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../chipscope_ila_0_wrapper.blc"...

NGCBUILD done.
IPNAME:chipscope_icon_0_wrapper INSTANCE:chipscope_icon_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 396 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. chipscope_icon_0_wrapper.ngc
../chipscope_icon_0_wrapper

Reading NGO file
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_wrap
per/chipscope_icon_0_wrapper.ngc" ...
Loading design module
"E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\implementation\chipscope_icon_0_wrap
per/chipscope_icon_0.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../chipscope_icon_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../chipscope_icon_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 1473.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc5vfx70tff1136-1 -implement xflow.opt system.ngc
Release 13.4 - Xflow O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc5vfx70tff1136-1 -implement xflow.opt
system.ngc  
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
.... Copying flowfile E:/Xilinx/13.4/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation 

Using Flow File:
E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/fpga.flw 
Using Option File(s): 
 E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vfx70tff1136-1 -nt timestamp -bm system.bmm
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 13.4 - ngdbuild O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc5vfx70tff1136-1 -nt timestamp -bm system.bmm
E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/system.ngc" ...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/microblaze_0_wrapper.
ngc"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/mb_plb_wrapper.ngc"..
.
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/ilmb_wrapper.ngc"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/dlmb_wrapper.ngc"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/dlmb_cntlr_wrapper.ng
c"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/ilmb_cntlr_wrapper.ng
c"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/lmb_bram_wrapper.ngc"
...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/rs232_uart_1_wrapper.
ngc"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/rs232_uart_2_wrapper.
ngc"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/sram_wrapper.ngc"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/ddr2_sdram_wrapper.ng
c"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/sysace_compactflash_w
rapper.ngc"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/clock_generator_0_wra
pper.ngc"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/mdm_0_wrapper.ngc"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/proc_sys_reset_0_wrap
per.ngc"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/xps_intc_0_wrapper.ng
c"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/data_coherence_contro
ller_0_wrapper.ngc"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/jaip_0_wrapper.ngc"..
.
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wrapp
er.ngc"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_wrap
per.ngc"...
Applying constraints in
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/ddr2_sdram_wrapper.nc
f" to module "DDR2_SDRAM"...
Checking Constraint Associations...
Applying constraints in
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wrapp
er.ncf" to module "chipscope_ila_0"...
WARNING:ConstraintSystem:192 - The TNM 'D2_CLK', does not directly or indirectly
   drive any flip-flops, latches and/or RAMS and cannot be actively used by the
   referencing TIg constraint ''. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the none of
   the referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC TS_D2_TO_T2 = FROM D2_CLK TO "FFS" TIG;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wr
   apper.ncf(6)]
   <TIMESPEC TS_J2_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wr
   apper.ncf(7)]
   <TIMESPEC TS_J3_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wr
   apper.ncf(8)]
   <TIMESPEC TS_J4_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wr
   apper.ncf(9)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_D2_TO_T2 = FROM D2_CLK TO "FFS" TIG;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wr
   apper.ncf(6)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J2_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wr
   apper.ncf(7)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J3_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wr
   apper.ncf(8)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J4_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wr
   apper.ncf(9)]

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST "U0/*/U_STAT/U_DIRTY_LDC" TNM = D2_CLK;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wr
   apper.ncf(5)]'
Applying constraints in
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_wrap
per.ncf" to module "chipscope_icon_0"...
WARNING:ConstraintSystem:190 - The TNM 'J_CLK', does not directly or indirectly
   drive any flip-flops, latches and/or RAMS and cannot be actively used by the
   referencing Period constraint 'TS_J_CLK'. If clock manager blocks are
   directly or indirectly driven, a new TNM and PERIOD are derived only if the
   PERIOD constraint is the only referencing constraint and if an output of the
   clock manager block drives flip-flops, latches or RAMs.  
   This TNM is used in the following user groups and/or specifications:
   <TIMESPEC TS_J_CLK = PERIOD J_CLK 30 ns ;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_w
   rapper.ncf(2)]
   <TIMESPEC TS_U_TO_J = FROM U_CLK TO J_CLK 15 ns ;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_w
   rapper.ncf(6)]
   <TIMESPEC TS_J_TO_D = FROM J_CLK TO D_CLK TIG ;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_w
   rapper.ncf(8)]
   <TIMESPEC TS_D_TO_J = FROM D_CLK TO J_CLK TIG ;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_w
   rapper.ncf(9)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J_CLK = PERIOD J_CLK 30 ns ;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_w
   rapper.ncf(2)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_U_TO_J = FROM U_CLK TO J_CLK 15 ns ;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_w
   rapper.ncf(6)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J_TO_D = FROM J_CLK TO D_CLK TIG ;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_w
   rapper.ncf(8)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_D_TO_J = FROM D_CLK TO J_CLK TIG ;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_w
   rapper.ncf(9)]

WARNING:ConstraintSystem:192 - The TNM 'U_CLK', does not directly or indirectly
   drive any flip-flops, latches and/or RAMS and cannot be actively used by the
   referencing MaxDelay constraint 'TS_U_TO_J'. If clock manager blocks are
   directly or indirectly driven, a new TNM constraint will not be derived since
   the none of the referencing constraints are a PERIOD constraint. This TNM is
   used in the following user groups and/or specifications:
   <TIMESPEC TS_U_TO_J = FROM U_CLK TO J_CLK 15 ns ;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_w
   rapper.ncf(6)]
   <TIMESPEC TS_U_TO_U = FROM U_CLK TO U_CLK 15 ns ;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_w
   rapper.ncf(7)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_U_TO_J = FROM U_CLK TO J_CLK 15 ns ;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_w
   rapper.ncf(6)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_U_TO_U = FROM U_CLK TO U_CLK 15 ns ;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_w
   rapper.ncf(7)]

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<NET "U0/U_ICON/*/iDRCK_LOCAL" TNM_NET = J_CLK ;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_w
   rapper.ncf(1)]'
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<NET "U0/iUPDATE_OUT" TNM_NET = U_CLK ;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_w
   rapper.ncf(4)]'
WARNING:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<NET "U0/iSHIFT_OUT" TIG ;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_w
   rapper.ncf(5)]'
INFO:NgdBuild:1317 - Using core chipscope_ila_v1 requires a ChipScopePro
   license.  The following blocks are instances of core chipscope_ila_v1:
	/system/chipscope_ila_0

INFO:NgdBuild:1317 - Using core chipscope_ila_v1 requires a ChipScopePro
   license.  The following blocks are instances of core chipscope_ila_v1:
	/system/chipscope_ila_0

-----------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

-----------------------------------------------

-----------------------------------------------
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J_CLK = PERIOD "J_CLK"
   30000.000000000 pS HIGH 50.000000000 ;>: Unable to find an active 'TNM' or
   'TimeGrp' constraint named 'J_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_U_TO_J = FROM "U_CLK" TO
   "J_CLK" 15000.000000000 pS;>: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'U_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_U_TO_J = FROM "U_CLK" TO
   "J_CLK" 15000.000000000 pS;>: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'J_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_U_TO_U = FROM "U_CLK" TO
   "U_CLK" 15000.000000000 pS;>: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'U_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_U_TO_U = FROM "U_CLK" TO
   "U_CLK" 15000.000000000 pS;>: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'U_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J_TO_D = FROM "J_CLK" TO
   "D_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'J_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_D_TO_J = FROM "D_CLK" TO
   "J_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'J_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_D2_TO_T2 = FROM "D2_CLK"
   TO FFS TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J2_TO_D2 = FROM FFS TO
   "D2_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J3_TO_D2 = FROM FFS TO
   "D2_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J4_TO_D2 = FROM FFS TO
   "D2_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 1.666666667 PHASE 1.5 ns HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1" TS_sys_clk_pin
   * 1.666666667 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 2 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3" TS_sys_clk_pin
   * 0.833333333 HIGH 50>

INFO:ConstraintSystem - The Period constraint <PERIOD = 30000 ps;>
   [system.ucf(193)], is specified using the Net Period method which is not
   recommended. Please use the Timespec PERIOD method.

Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1212 - User specified non-default attribute value
   (12.0000000000000000) was detected for the CLKIN_PERIOD attribute on DCM
   "clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST".  This does not
   match the PERIOD constraint value (83333.3333 KHz.).  The uncertainty
   calculation will use the non-default attribute value.  This could result in
   incorrect uncertainty calculated for DCM output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/SYNC_MEM_DQT.REG_DQT_GEN[2].DQT_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/GSYNC_MEM_RDACK_GEN.ADDR_ALIGN_PIPE_GEN[3].
   ALIGN_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_
   REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_
   REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN
   [6].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[
   6].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_
   BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_
   BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_
   BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_
   BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S
   _H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[1].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[2].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[3].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[4].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[5].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[6].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[7].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'data_coherence_controller_0/data_coherence_controller_0/PLBV46_MASTER_BURST_
   I/I_RD_WR_CONTROL/I_FIFO_REN_WRACK_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'data_coherence_controller_0/data_coherence_controller_0/PLBV46_MASTER_BURST_
   I/I_RD_WR_CONTROL/I_RDERR_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'data_coherence_controller_0/data_coherence_controller_0/PLBV46_MASTER_BURST_
   I/I_RD_WR_CONTROL/I_WRERR_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'data_coherence_controller_0/data_coherence_controller_0/PLBV46_MASTER_BURST_
   I/I_RD_WR_CONTROL/I_RDSOP_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'data_coherence_controller_0/data_coherence_controller_0/PLBV46_MASTER_BURST_
   I/I_RD_WR_CONTROL/I_RDEOP_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'jaip_0/jaip_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_RDERR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'jaip_0/jaip_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_WRERR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'jaip_0/jaip_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_RDSOP_REG' has
   unconnected output pin
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BR
   AM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16" of type
   "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver
WARNING:NgdBuild:452 - logical net 'N255' has no driver
WARNING:NgdBuild:452 - logical net 'N256' has no driver
WARNING:NgdBuild:452 - logical net 'N257' has no driver
WARNING:NgdBuild:483 - Attribute "INIT" on
   "jaip_0/jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/ALU_Unit/divider0/blk000
   00003/sig000001cd" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 143

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  47 sec
Total CPU time to NGDBUILD completion:  1 min  43 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.4 - Map O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vfx70tff1136-1".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc5vfx70t' is not a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:MapLib:701 - Signal fpga_0_SysACE_CompactFlash_SysACE_MPIRQ_pin
   connected to top level port fpga_0_SysACE_CompactFlash_SysACE_MPIRQ_pin has
   been removed.
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   jaip_0/jaip_0/USER_LOGIC_I/GC1/Mram_MEM
   of frag REGCLKAU connected to power/ground net
   jaip_0/jaip_0/USER_LOGIC_I/GC1/Mram_MEM_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   jaip_0/jaip_0/USER_LOGIC_I/GC1/Mram_MEM
   of frag REGCLKAL connected to power/ground net
   jaip_0/jaip_0/USER_LOGIC_I/GC1/Mram_MEM_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].
   RAMB36_I1
   of frag REGCLKAU connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].
   RAMB36_I1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].
   RAMB36_I1
   of frag REGCLKAL connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].
   RAMB36_I1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].
   RAMB36_I1
   of frag REGCLKBU connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].
   RAMB36_I1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].
   RAMB36_I1
   of frag REGCLKBL connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].
   RAMB36_I1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].R
   AMB36_I1
   of frag REGCLKAU connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].R
   AMB36_I1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].R
   AMB36_I1
   of frag REGCLKAL connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].R
   AMB36_I1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].R
   AMB36_I1
   of frag REGCLKBU connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].R
   AMB36_I1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].R
   AMB36_I1
   of frag REGCLKBL connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].R
   AMB36_I1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Data_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1
   of frag REGCLKAU connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Data_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1_REGCLKAU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Data_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1
   of frag REGCLKAL connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Data_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1_REGCLKAL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Data_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1
   of frag REGCLKBU connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Data_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1_REGCLKBU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Data_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1
   of frag REGCLKBL connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Data_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1_REGCLKBL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1
   of frag REGCLKAU connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1_REGCLKAU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1
   of frag REGCLKAL connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1_REGCLKAL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1
   of frag REGCLKBU connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1
   of frag REGCLKBL connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1_REGCLKBL_t
   iesig
Running directed packing...
WARNING:Pack:2574 - The F7 multiplexer symbol
   "jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/Mcount_mem_flush_set_xor<5>1_f7" and its I1 input driver "jaip_0/XST_GND" were implemented suboptimally in
   the same slice component. The function generator could not be placed directly
   driving the F7 multiplexer. The design will exhibit suboptimal timing.
WARNING:Pack:2143 - The function generator "jaip_0/XST_GND" failed to merge with
   F7 multiplexer
   "jaip_0/jaip_0/USER_LOGIC_I/Java_core/TH_data_in_mux0004<11>92".  There are
   more than two MUXF7 wide function muxes.  The design will exhibit suboptimal
   timing.
WARNING:Pack:2143 - The function generator "jaip_0/XST_GND" failed to merge with
   F7 multiplexer
   "jaip_0/jaip_0/USER_LOGIC_I/Java_core/TH_data_in_mux0004<13>92".  There are
   more than two MUXF7 wide function muxes.  The design will exhibit suboptimal
   timing.
WARNING:Pack:2143 - The function generator "jaip_0/XST_GND" failed to merge with
   F7 multiplexer
   "jaip_0/jaip_0/USER_LOGIC_I/Java_core/TH_data_in_mux0004<15>92".  There are
   more than two MUXF7 wide function muxes.  The design will exhibit suboptimal
   timing.
WARNING:Pack:2143 - The function generator "jaip_0/XST_GND" failed to merge with
   F7 multiplexer "jaip_0/jaip_0/USER_LOGIC_I/GC1/c_state_M_FSM_FFd11-In_f7". 
   There are more than two MUXF7 wide function muxes.  The design will exhibit
   suboptimal timing.
WARNING:Pack:2143 - The function generator "jaip_0/XST_GND" failed to merge with
   F7 multiplexer "jaip_0/jaip_0/USER_LOGIC_I/GC1/c_state_M_FSM_FFd10-In53_f7". 
   There are more than two MUXF7 wide function muxes.  The design will exhibit
   suboptimal timing.
WARNING:Pack:2143 - The function generator "jaip_0/XST_GND" failed to merge with
   F7 multiplexer
   "jaip_0/jaip_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sm_plb_ld_wrdata_reg_ns_
   f7".  There are more than two MUXF7 wide function muxes.  The design will
   exhibit suboptimal timing.
WARNING:Pack:2143 - The function generator "jaip_0/XST_GND" failed to merge with
   F7 multiplexer
   "jaip_0/jaip_0/USER_LOGIC_I/Java_core/Decode_Unit/load_immediate1_reg_mux0000
   <0>48".  There are more than two MUXF7 wide function muxes.  The design will
   exhibit suboptimal timing.
WARNING:Pack:2143 - The function generator "jaip_0/XST_GND" failed to merge with
   F7 multiplexer
   "jaip_0/jaip_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sm_post_wrreq_ns_f7". 
   There are more than two MUXF7 wide function muxes.  The design will exhibit
   suboptimal timing.
WARNING:Pack:2143 - The function generator "jaip_0/XST_GND" failed to merge with
   F7 multiplexer "jaip_0/jaip_0/USER_LOGIC_I/Java_core/arrayTag_and0000_f7". 
   There are more than two MUXF7 wide function muxes.  The design will exhibit
   suboptimal timing.
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 43 secs 
Total CPU  time at the beginning of Placer: 1 mins 40 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:31883345) REAL time: 1 mins 51 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<31>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<30>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<29>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<28>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<27>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<26>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<25>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<24>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<23>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<22>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<21>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<20>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<19>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<18>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<17>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<16>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<15>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<14>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<13>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<12>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<11>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<10>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<9>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<8>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<7>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<6>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<5>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<4>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<3>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<2>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<1>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<0>   IOSTANDARD = LVCMOS33


Phase 2.7  Design Feasibility Check (Checksum:31883345) REAL time: 1 mins 52 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:41df0533) REAL time: 1 mins 52 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:fb97981b) REAL time: 1 mins 52 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:fb97981b) REAL time: 2 mins 44 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:fb97981b) REAL time: 2 mins 45 secs 

Phase 7.2  Initial Clock and IO Placement



There are 16 clock regions on the target FPGA device:
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y7:                        | CLOCKREGION_X1Y7:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y6:                        | CLOCKREGION_X1Y6:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y5:                        | CLOCKREGION_X1Y5:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y4:                        | CLOCKREGION_X1Y4:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y3:                        | CLOCKREGION_X1Y3:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y2:                        | CLOCKREGION_X1Y2:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y1:                        | CLOCKREGION_X1Y1:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 2 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y0:                        | CLOCKREGION_X1Y0:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|


Clock-Region: <CLOCKREGION_X0Y1>
  key resource utilizations (used/available): edge-bufios - 2/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  24  |  2  |  0 |   60   |   60   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  24  |  4  |  0 |   40   |   40   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  24  |  0  |  0 |   80   |   80   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X0Y2>
  key resource utilizations (used/available): edge-bufios - 3/4; center-bufios - 0/2; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|   8  |  0  |  0 |   60   |   60   |  1280 |   640 |  1920 |   0  |   0  |  1  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  24  |  2  |  0 |   60   |   60   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  24  |  4  |  0 |   40   |   40   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X0Y6>
  key resource utilizations (used/available): edge-bufios - 3/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  24  |  0  |  0 |   80   |   80   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  24  |  4  |  0 |   40   |   40   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  24  |  2  |  0 |   60   |   60   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------




######################################################################################
# REGIONAL CLOCKING RESOURCE DISTRIBUTION UCF REPORT:
#
# Number of Regional Clocking Regions in the device: 16  (4 clock spines in each)
# Number of Regional Clock Networks used in this design: 8 (each network can be
# composed of up to 3 clock spines and cover up to 3 regional clock regions)
# 
######################################################################################

# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" driven by
"BUFIO_X0Y27"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y27" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" RANGE =
CLOCKREGION_X0Y6;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" driven by
"BUFIO_X0Y9"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y9" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" RANGE =
CLOCKREGION_X0Y2;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" driven by
"BUFIO_X0Y11"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y11" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" RANGE =
CLOCKREGION_X0Y2;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" driven by
"BUFIO_X0Y4"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y4" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" RANGE =
CLOCKREGION_X0Y1;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" driven by
"BUFIO_X0Y25"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y25" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" RANGE =
CLOCKREGION_X0Y6;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" driven by
"BUFIO_X0Y7"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y7" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" RANGE =
CLOCKREGION_X0Y1;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" driven by
"BUFIO_X0Y26"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y26" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" RANGE =
CLOCKREGION_X0Y6;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" driven by
"BUFIO_X0Y10"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y10" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" RANGE =
CLOCKREGION_X0Y2;


Phase 7.2  Initial Clock and IO Placement (Checksum:6d6cc961) REAL time: 2 mins 50 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:6d6cc961) REAL time: 2 mins 50 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:6d6cc961) REAL time: 2 mins 50 secs 

Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:6d6cc961) REAL time: 2 mins 50 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:6d6cc961) REAL time: 2 mins 51 secs 

Phase 12.8  Global Placement
.................................
...............................................................................................................................................................
........................................
................................................................................................................................................................................
...................................................
..........................................................
......................................................................................
...........................................................................................................
Phase 12.8  Global Placement (Checksum:4bcfaa4) REAL time: 6 mins 26 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:4bcfaa4) REAL time: 6 mins 26 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:4bcfaa4) REAL time: 6 mins 29 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:4ed3439f) REAL time: 9 mins 15 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:4ed3439f) REAL time: 9 mins 17 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:4ed3439f) REAL time: 9 mins 18 secs 

Total REAL time to Placer completion: 9 mins 21 secs 
Total CPU  time to Placer completion: 9 mins 16 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:  208
Slice Logic Utilization:
  Number of Slice Registers:                17,795 out of  44,800   39
    Number used as Flip Flops:              17,685
    Number used as Latches:                    104
    Number used as Latch-thrus:                  6
  Number of Slice LUTs:                     20,999 out of  44,800   46
    Number used as logic:                   19,529 out of  44,800   43
      Number using O6 output only:          18,205
      Number using O5 output only:             155
      Number using O5 and O6:                1,169
    Number used as Memory:                     894 out of  13,120    6
      Number used as Dual Port RAM:            152
        Number using O6 output only:            68
        Number using O5 and O6:                 84
      Number used as Single Port RAM:            4
        Number using O6 output only:             4
      Number used as Shift Register:           738
        Number using O6 output only:           736
        Number using O5 output only:             1
        Number using O5 and O6:                  1
    Number used as exclusive route-thru:       576
  Number of route-thrus:                     1,019
    Number using O6 output only:               616
    Number using O5 output only:               295
    Number using O5 and O6:                    108

Slice Logic Distribution:
  Number of occupied Slices:                 8,908 out of  11,200   79
  Number of LUT Flip Flop pairs used:       27,555
    Number with an unused Flip Flop:         9,760 out of  27,555   35
    Number with an unused LUT:               6,556 out of  27,555   23
    Number of fully used LUT-FF pairs:      11,239 out of  27,555   40
    Number of unique control sets:           1,383
    Number of slice register sites lost
      to control set restrictions:           2,896 out of  44,800    6

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       213 out of     640   33
    Number of LOCed IOBs:                      213 out of     213  100
    IOB Flip Flops:                            456

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      67 out of     148   45
    Number using BlockRAM only:                 67
    Total primitives used:
      Number of 36k BlockRAM used:              54
      Number of 18k BlockRAM used:              21
    Total Memory used (KB):                  2,322 out of   5,328   43
  Number of BUFG/BUFGCTRLs:                     10 out of      32   31
    Number used as BUFGs:                       10
  Number of IDELAYCTRLs:                         3 out of      22   13
  Number of BSCANs:                              2 out of       4   50
  Number of BUFIOs:                              8 out of      80   10
  Number of DCM_ADVs:                            1 out of      12    8
  Number of DSP48Es:                             6 out of     128    4
  Number of PLL_ADVs:                            1 out of       6   16

  Number of RPM macros:            9
Average Fanout of Non-Clock Nets:                3.85

Peak Memory Usage:  1140 MB
Total REAL time to MAP completion:  9 mins 50 secs 
Total CPU time to MAP completion:   9 mins 45 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - par O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <E:/Xilinx/13.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '5vfx70t.nph' in environment
E:\Xilinx\13.4\ISE_DS\ISE\;E:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc5vfx70t, package ff1136, speed -1
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc5vfx70t' is not a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.73 2012-01-07".



Device Utilization Summary:

   Number of BSCANs                          2 out of 4      50
   Number of BUFGs                          10 out of 32     31
   Number of BUFIOs                          8 out of 80     10
   Number of DCM_ADVs                        1 out of 12      8
   Number of DSP48Es                         6 out of 128     4
   Number of IDELAYCTRLs                     3 out of 22     13
      Number of LOCed IDELAYCTRLs            3 out of 3     100

   Number of ILOGICs                       123 out of 800    15
      Number of LOCed ILOGICs                8 out of 123     6

   Number of External IOBs                 213 out of 640    33
      Number of LOCed IOBs                 213 out of 213   100

   Number of IODELAYs                       80 out of 800    10
      Number of LOCed IODELAYs               8 out of 80     10

   Number of OLOGICs                       205 out of 800    25
   Number of PLL_ADVs                        1 out of 6      16
   Number of RAMB18X2s                      13 out of 148     8
   Number of RAMB36_EXPs                    54 out of 148    36
   Number of Slices                       8908 out of 11200  79
   Number of Slice Registers             17795 out of 44800  39
      Number used as Flip Flops          17685
      Number used as Latches               104
      Number used as LatchThrus              6

   Number of Slice LUTS                  20999 out of 44800  46
   Number of Slice LUT-Flip Flop pairs   27555 out of 44800  61


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please
   consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 47 secs 
Finished initial Timing Analysis.  REAL time: 48 secs 

WARNING:Par:288 - The signal mb_plb/PLB_Sssize<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb_PLB_MIRQ<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb_PLB_MIRQ<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb_PLB_MIRQ<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/N174 has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb_PLB_MIRQ<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<27> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<12> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<16> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<18> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<26> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<19> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<15> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<21> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<17> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<20> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<23> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<24> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<13> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<22> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<25> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout21<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<0> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout13<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<9> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<11> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<8> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<14> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<1> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<3> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<10> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<2> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout24<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout16<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout22<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<27> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<10> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<22> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<28> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<23> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<12> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<11> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<25> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<7> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout30<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout14<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<16> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<19> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<20> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<24> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<29> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<15> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<21> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<29> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<17> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<8> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<14> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<9> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<6> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout2<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout7<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<26> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<13> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal mb_plb_PLB_MWrErr<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb_PLB_MRdErr<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb_PLB_MWrErr<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb_PLB_MRdErr<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout10<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb_PLB_MRdErr<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout13<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<18> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<28> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<5> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal mb_plb_PLB_MWrErr<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb_PLB_MWrErr<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout0<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout6<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout15<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout<1> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout3<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<5> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<0> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal mb_plb_PLB_MRdErr<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout2<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout8<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<7> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<4> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout19<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout<1> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout11<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout10<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_REQ_PRIOR/lutout<1> has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout11<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout23<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout0<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout6<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout18<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout26<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<6> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout8<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout3<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout14<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<2> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout28<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout9<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<4> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_wr_lvl3_n<3> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb_PLB_MRdWdAddr<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout27<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb_PLB_MRdWdAddr<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb_PLB_MRdWdAddr<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<3> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<1> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_rd_lvl3_n<3> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout5<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_wr_lvl1_n<3> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_rd_lvl1_n<3> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb_PLB_MRdWdAddr<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout29<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout1<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout7<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout5<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout12<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout20<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout1<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout4<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout4<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout17<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBLOCKERR_MUX/lutout<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout9<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout25<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout12<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_rd_lvl2_n<3> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_wr_lvl2_n<3> has
   no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 137317 unrouted;      REAL time: 59 secs 
INFO:Route:538 - One or more MIG cores have been detected in your design and have been successfully
   placed and routed. These MIG core(s) have critical skew and delay requirements 
   that are independent of the user (UCF) timing constraints. These MIG-related timing 
   constraints have been successfully met in this design. However, the user must verify
   separately that all timing constraints specified in the UCF file have been met.


Phase  2  : 120683 unrouted;      REAL time: 1 mins 7 secs 

Phase  3  : 58282 unrouted;      REAL time: 2 mins 4 secs 

Phase  4  : 59955 unrouted; (Setup:0, Hold:327, Component Switching Limit:0)     REAL time: 2 mins 36 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:336, Component Switching Limit:0)     REAL time: 4 mins 17 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:336, Component Switching Limit:0)     REAL time: 4 mins 17 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:336, Component Switching Limit:0)     REAL time: 4 mins 17 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:336, Component Switching Limit:0)     REAL time: 4 mins 17 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 4 mins 19 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 4 mins 30 secs 
Total REAL time to Router completion: 4 mins 30 secs 
Total CPU time to Router completion: 4 mins 36 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  clk_83_3333MHzPLL0 | BUFGCTRL_X0Y3| No   | 6190 |  0.659     |  2.193      |
+---------------------+--------------+------+------+------------+-------------+
| clk_166_6667MHzPLL0 | BUFGCTRL_X0Y1| No   |  743 |  0.518     |  2.045      |
+---------------------+--------------+------+------+------------+-------------+
|clk_166_6667MHz90PLL |              |      |      |            |             |
|                   0 | BUFGCTRL_X0Y0| No   |  163 |  0.262     |  2.028      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |BUFGCTRL_X0Y28| No   |   75 |  0.458     |  2.052      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_SysACE_Compac |              |      |      |            |             |
|tFlash_SysACE_CLK_pi |              |      |      |            |             |
|             n_BUFGP | BUFGCTRL_X0Y5| No   |   54 |  0.211     |  1.843      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_ila_0_icon |              |      |      |            |             |
|         _control<0> |BUFGCTRL_X0Y29| No   |   87 |  0.352     |  2.111      |
+---------------------+--------------+------+------+------------+-------------+
|jaip_0/jaip_0/USER_L |              |      |      |            |             |
|OGIC_I/Cache_control |              |      |      |            |             |
|ler1/victum_entry_in |              |      |      |            |             |
|              dex<0> |BUFGCTRL_X0Y31| No   |    8 |  0.128     |  1.862      |
+---------------------+--------------+------+------+------------+-------------+
|jaip_0/jaip_0/USER_L |              |      |      |            |             |
|OGIC_I/Cache_control |              |      |      |            |             |
|      ler1/flush_reg |BUFGCTRL_X0Y30| No   |   17 |  0.108     |  1.868      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<0> |        IO Clk| No   |   17 |  0.095     |  0.419      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<1> |        IO Clk| No   |   17 |  0.083     |  0.380      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<2> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<3> |        IO Clk| No   |   17 |  0.107     |  0.404      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<5> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<4> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<6> |        IO Clk| No   |   17 |  0.096     |  0.393      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<7> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|     clk_200_0000MHz | BUFGCTRL_X0Y2| No   |    3 |  0.077     |  1.879      |
+---------------------+--------------+------+------+------------+-------------+
|        bscan_update |         Local|      |   21 |  1.589     |  3.868      |
+---------------------+--------------+------+------+------------+-------------+
|jaip_0_JAIP2COOR_cac |              |      |      |            |             |
|             he_w_en |         Local|      | 1764 |  0.139     |  5.006      |
+---------------------+--------------+------+------+------------+-------------+
|jaip_0/jaip_0/USER_L |              |      |      |            |             |
|OGIC_I/Cache_control |              |      |      |            |             |
|ler1/cacheMB_dirty_i |              |      |      |            |             |
|         n_1_not0001 |         Local|      |    1 |  0.000     |  0.490      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_ila_0_icon |              |      |      |            |             |
|        _control<13> |         Local|      |    5 |  0.000     |  0.647      |
+---------------------+--------------+------+------+------------+-------------+
|jaip_0/jaip_0/USER_L |              |      |      |            |             |
|OGIC_I/labal_enable_ |              |      |      |            |             |
|arraycopy_0.HW_acc1/ |              |      |      |            |             |
|next_aryBufLen_not00 |              |      |      |            |             |
|                  01 |         Local|      |    3 |  0.563     |  1.354      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_icon_0/chi |              |      |      |            |             |
|pscope_icon_0/i_chip |              |      |      |            |             |
|scope_icon_0/U0/iUPD |              |      |      |            |             |
|             ATE_OUT |         Local|      |    1 |  0.000     |  1.773      |
+---------------------+--------------+------+------+------------+-------------+
|jaip_0/jaip_0/USER_L |              |      |      |            |             |
|OGIC_I/Cache_control |              |      |      |            |             |
|ler1/cacheMB_dirty_i |              |      |      |            |             |
|         n_0_not0001 |         Local|      |    1 |  0.000     |  0.723      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 3

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.035ns|    11.965ns|       0|           0
  G_PLL0_CLKOUT3 = PERIOD TIMEGRP         " | HOLD        |     0.012ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT3" TS_sys_clk_pin         * 0.8 |             |            |            |        |            
  33333333 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_ | SETUP       |     0.035ns|     1.865ns|       0|           0
  CE_IDDR" TO TIMEGRP "TNM_DQS_FLOPS"       | HOLD        |     1.006ns|            |       0|           0
     1.9 ns                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[0].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[1].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[5].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[2].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[3].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[4].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[6].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[7].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.531ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<4>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.072ns|     0.528ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<1>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<0>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<2>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<3>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<5>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<6>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<7>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.094ns|     5.905ns|       0|           0
  G_PLL0_CLKOUT1 = PERIOD TIMEGRP         " | HOLD        |     0.021ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT1" TS_sys_clk_pin         * 1.6 |             |            |            |        |            
  6666667 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.120ns|     5.879ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.431ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         * 1.6 |             |            |            |        |            
  6666667 PHASE 1.5 ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | MINPERIOD   |     3.334ns|     1.666ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " |             |            |            |        |            
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         * 2 H |             |            |            |        |            
  IGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FRO | SETUP       |     6.422ns|     5.578ns|       0|           0
  M TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO      | HOLD        |     0.988ns|            |       0|           0
      TIMEGRP "FFS" 12 ns                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP | SETUP       |     6.616ns|     5.384ns|       0|           0
   "TNM_RD_DATA_SEL" TO TIMEGRP "FFS"       | HOLD        |     0.398ns|            |       0|           0
     12 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP "T | SETUP       |     7.734ns|     4.266ns|       0|           0
  NM_GATE_DLY" TO TIMEGRP "FFS" 12 ns       | HOLD        |     0.009ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGR | SETUP       |    10.036ns|     1.964ns|       0|           0
  P "TNM_CAL_RDEN_DLY" TO TIMEGRP "FFS"     | HOLD        |     0.150ns|            |       0|           0
       12 ns                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP "T | SETUP       |    10.082ns|     1.918ns|       0|           0
  NM_RDEN_DLY" TO TIMEGRP "FFS" 12 ns       | HOLD        |     0.132ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  NET "fpga_0_SysACE_CompactFlash_SysACE_CL | SETUP       |    25.067ns|     4.933ns|       0|           0
  K_pin_BUFGP/IBUFG" PERIOD = 30 ns         | HOLD        |     0.476ns|            |       0|           0
   HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM | N/A         |         N/A|         N/A|     N/A|         N/A
   TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO       |             |            |            |        |            
     TIMEGRP "FFS" 12 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      9.971ns|            0|            0|            0|    153280976|
| TS_clock_generator_0_clock_gen|      6.000ns|      5.879ns|          N/A|            0|            0|          898|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      6.000ns|      5.905ns|          N/A|            0|            0|        11694|            0|
| erator_0_SIG_PLL0_CLKOUT1     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      1.666ns|          N/A|            0|            0|            0|            0|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     12.000ns|     11.965ns|          N/A|            0|            0|    153268384|            0|
| erator_0_SIG_PLL0_CLKOUT3     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 140 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 4 mins 59 secs 
Total CPU time to PAR completion: 4 mins 56 secs 

Peak Memory Usage:  1093 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 142
Number of info messages: 2

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vfx70t.nph' in environment
E:\Xilinx\13.4\ISE_DS\ISE\;E:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc5vfx70t, package ff1136, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 13.4 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vfx70t,-1 (PRODUCTION 1.73 2012-01-07, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 153281804 paths, 16 nets, and 121803 connections

Design statistics:
   Minimum period:  11.965ns (Maximum frequency:  83.577MHz)
   Maximum path delay from/to any node:   5.578ns
   Maximum net delay:   0.805ns


Analysis completed Tue Jun 24 16:46:05 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 1 mins 24 secs 


xflow done!
touch __xps/system_routed
xilperl E:/Xilinx/13.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error no implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 13.4 - Bitgen O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vfx70t.nph' in environment
E:\Xilinx\13.4\ISE_DS\ISE\;E:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc5vfx70t, package ff1136, speed -1
Opened constraints file system.pcf.

Tue Jun 24 16:46:29 2014

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/cacheMB_dirty_in_1_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   chipscope_ila_0_icon_control<13> is sourced by a combinatorial pin. This is
   not good design practice. Use the CE pin to control the loading of data into
   the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   jaip_0/jaip_0/USER_LOGIC_I/labal_enable_arraycopy_0.HW_acc1/next_aryBufLen_no
   t0001 is sourced by a combinatorial pin. This is not good design practice.
   Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/cacheMB_dirty_in_0_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal <mb_plb/PLB_Sssize<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <mb_plb_PLB_MIRQ<0>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <mb_plb_PLB_MIRQ<2>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <mb_plb_PLB_MIRQ<3>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <mb_plb/N174> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <mb_plb_PLB_MIRQ<1>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<27>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<12>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<16>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<18>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<26>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<19>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<15>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<21>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<17>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<20>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<23>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<24>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<13>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<22>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<25>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout21<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<0>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout13<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<9>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<11>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<8>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<14>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<1>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<3>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<10>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<2>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout24<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout16<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout22<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<27>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<10>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<22>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<28>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<23>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<12>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<11>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<25>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<7>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout30<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout14<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<16>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<19>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<30>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<20>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<24>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<29>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<15>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<21>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<29>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<17>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<30>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<8>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<14>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<9>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<6>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout2<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout7<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<26>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<13>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <mb_plb_PLB_MWrErr<2>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <mb_plb_PLB_MRdErr<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <mb_plb_PLB_MWrErr<3>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <mb_plb_PLB_MRdErr<3>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout10<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <mb_plb_PLB_MRdErr<1>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout13<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<18>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<31>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<28>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<31>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<5>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <mb_plb_PLB_MWrErr<1>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <mb_plb_PLB_MWrErr<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout0<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout6<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout15<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout3<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<5>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<0>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <mb_plb_PLB_MRdErr<2>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout2<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout8<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<7>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<4>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout19<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout11<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout10<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_REQ_PRIOR/lutou
   t<1>> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout11<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout23<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout0<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout6<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout18<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout26<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<6>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout8<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout3<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout14<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<2>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout28<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout9<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<4>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_wr
   _lvl3_n<3>> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal <mb_plb_PLB_MRdWdAddr<10>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout27<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <mb_plb_PLB_MRdWdAddr<11>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <mb_plb_PLB_MRdWdAddr<13>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<3>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<1>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_rd
   _lvl3_n<3>> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout5<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_wr
   _lvl1_n<3>> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_rd
   _lvl1_n<3>> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal <mb_plb_PLB_MRdWdAddr<0>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout29<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout1<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout7<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout5<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout12<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout20<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout1<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout4<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout4<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout17<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBLOCKERR_MUX/lutout<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout9<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout25<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout12<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_rd
   _lvl2_n<3>> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_wr
   _lvl2_n<3>> is incomplete. The signal does not drive any load pins in the
   design.
DRC detected 0 errors and 144 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:56 - Part 'xc5vfx70t' is not a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Wed Jun 25 08:45:51 2014
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 13.4 - psf2Edward EDK_O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 4 master(s) : 9 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4181 - PORT: ICACHE_FSL_IN_CLK, CONNECTOR:
   microblaze_0_IXCL_FSL_S_Clk - floating connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 978 
WARNING:EDK:4181 - PORT: ICACHE_FSL_OUT_CLK, CONNECTOR:
   microblaze_0_IXCL_FSL_M_Clk - floating connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 983 
WARNING:EDK:4181 - PORT: DCACHE_FSL_IN_CLK, CONNECTOR:
   microblaze_0_DXCL_FSL_S_Clk - floating connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 988 
WARNING:EDK:4181 - PORT: DCACHE_FSL_OUT_CLK, CONNECTOR:
   microblaze_0_DXCL_FSL_M_Clk - floating connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 993 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Chipscope Integrate Controller, instance 'chipscope_icon', exists in System 
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 13.4 - xdsgen EDK_O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing RS232_Uart_2.jpg.....
Rasterizing SRAM.jpg.....
Rasterizing DDR2_SDRAM.jpg.....
Rasterizing SysACE_CompactFlash.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing xps_intc_0.jpg.....
Rasterizing data_coherence_controller_0.jpg.....
Rasterizing jaip_0.jpg.....
Rasterizing chipscope_ila_0.jpg.....
Rasterizing chipscope_icon_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
Done!

********************************************************************************
At Local date and time: Wed Jun 25 08:46:15 2014
 xsdk.exe -hwspec E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Wed Jun 25 09:08:14 2014
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf SDK
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Wed Jun 25 09:08:21 2014
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc5vfx70tff1136-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vfx70tff1136-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc5vfx70t' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR2_SDRAM -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_USE_MIG_V5_PHY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 214 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 32 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 40000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 55000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 15000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 15000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 275 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 10000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 105000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 200 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 3 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 266 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 290 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x50000000-0x5fffffff) DDR2_SDRAM	mb_plb
  (0x81800000-0x8180001f) xps_intc_0	mb_plb
  (0x83600000-0x8360ffff) SysACE_CompactFlash	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x88000000-0x8800ffff) jaip_0	mb_plb
  (0x88010000-0x8801ffff) jaip_0	mb_plb
  (0x88080000-0x880801ff) data_coherence_controller_0	mb_plb
  (0x88080200-0x880803ff) data_coherence_controller_0	mb_plb
  (0x8a300000-0x8a3fffff) SRAM	mb_plb
  (0x8a300000-0x8a3fffff) SRAM	microblaze_0_DXCL
  (0x8a300000-0x8a3fffff) SRAM	microblaze_0_IXCL
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 366 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_DPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 200 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_IPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 9 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x2000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_2 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_2 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_2 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:SRAM - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:SRAM - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:SRAM - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 90 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: xps_sysace, INSTANCE:SysACE_CompactFlash - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: xps_sysace, INSTANCE:SysACE_CompactFlash - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_sysace, INSTANCE:SysACE_CompactFlash - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 90 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: data_coherence_controller,
   INSTANCE:data_coherence_controller_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\data_coherence_controller_v
   1_00_a\data\data_coherence_controller_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: data_coherence_controller,
   INSTANCE:data_coherence_controller_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 4 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\data_coherence_controller_v
   1_00_a\data\data_coherence_controller_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: data_coherence_controller,
   INSTANCE:data_coherence_controller_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\data_coherence_controller_v
   1_00_a\data\data_coherence_controller_v2_1_0.mpd line 30 
INFO:EDK:4130 - IPNAME: data_coherence_controller,
   INSTANCE:data_coherence_controller_0 - tool is overriding PARAMETER
   C_MPLB_DWIDTH value to 64 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\data_coherence_controller_v
   1_00_a\data\data_coherence_controller_v2_1_0.mpd line 39 
INFO:EDK:4130 - IPNAME: jaip, INSTANCE:jaip_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\jaip_v1_00_a\data\jaip_v2_1
   _0.mpd line 30 
INFO:EDK:4130 - IPNAME: jaip, INSTANCE:jaip_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 4 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\jaip_v1_00_a\data\jaip_v2_1
   _0.mpd line 31 
INFO:EDK:4130 - IPNAME: jaip, INSTANCE:jaip_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\jaip_v1_00_a\data\jaip_v2_1
   _0.mpd line 32 
INFO:EDK:4130 - IPNAME: jaip, INSTANCE:jaip_0 - tool is overriding PARAMETER
   C_MPLB_DWIDTH value to 64 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\jaip_v1_00_a\data\jaip_v2_1
   _0.mpd line 41 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 4 master(s) : 9 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: ICACHE_FSL_IN_CLK, CONNECTOR:
   microblaze_0_IXCL_FSL_S_Clk - floating connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 978 
WARNING:EDK:4181 - PORT: ICACHE_FSL_OUT_CLK, CONNECTOR:
   microblaze_0_IXCL_FSL_M_Clk - floating connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 983 
WARNING:EDK:4181 - PORT: DCACHE_FSL_IN_CLK, CONNECTOR:
   microblaze_0_DXCL_FSL_S_Clk - floating connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 988 
WARNING:EDK:4181 - PORT: DCACHE_FSL_OUT_CLK, CONNECTOR:
   microblaze_0_DXCL_FSL_M_Clk - floating connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 993 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 229 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 8 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 332 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 8 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 362 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 398 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x90000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x90000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to PLB -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_TWR value to 15000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 766 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_IS_WRITE_INDEX value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 768 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_RAS_N_INDEX value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 769 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_CAS_N_INDEX value to 3 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 770 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_WE_N_INDEX value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 771 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_RMW_INDEX value to 6 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 772 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_0_INDEX value to 7 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 773 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DQS_O_INDEX value to 8 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 774 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_1_INDEX value to 9 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 775 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_PUSH_INDEX value to 10 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 776 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_2_INDEX value to 11 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 777 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_LOAD_INDEX value to 12 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 778 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_ENABLE_INDEX value to 13 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 779 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 780 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_ROW_COL_SEL_INDEX value to 15 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 781 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_FORCE_DM_INDEX value to 16 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 782 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_REPEAT4_INDEX value to 17 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 783 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_ARB_RDMODWR_DELAY value to 3 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 794 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 795 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_LOAD_RDWDADDR_DELAY value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 799 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 12 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 800 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_SIZE_DELAY value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 801 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 802 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 803 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q0_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 804 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q1_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 805 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q2_DELAY value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 806 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q3_DELAY value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 807 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q4_DELAY value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 808 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q6_DELAY value to 5 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 810 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q7_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 811 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q8_DELAY value to 3 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 812 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q9_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 813 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q10_DELAY value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 814 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q11_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 815 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q12_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 816 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q13_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 817 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q14_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 818 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q15_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 819 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q16_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 820 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q17_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 821 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_1_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 840 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_2_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 841 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_3_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 842 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_4_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 843 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_5_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 844 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_6_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 845 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_7_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 846 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_B64_REPEAT_CNT value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 849 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL0 value to 0x00e -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 852 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL1 value to 0x00f -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 853 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL1 value to 0x019 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 854 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL2 value to 0x01a -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 855 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL2 value to 0x028 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 856 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL3 value to 0x029 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 857 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL3 value to 0x033 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 858 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL4 value to 0x034 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 859 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL4 value to 0x042 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 860 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL5 value to 0x043 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 861 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL5 value to 0x04d -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 862 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL6 value to 0x04e -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 863 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL6 value to 0x05c -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 864 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL7 value to 0x05d -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 865 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL7 value to 0x067 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 866 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL8 value to 0x068 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 867 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL8 value to 0x078 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 868 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL9 value to 0x079 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 869 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL9 value to 0x083 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 870 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL10 value to 0x084 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 871 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL10 value to 0x098 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 872 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL11 value to 0x099 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 873 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL11 value to 0x0a7 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 874 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL12 value to 0x0a8 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 875 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL12 value to 0x0bc -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 876 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL13 value to 0x0bd -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 877 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL13 value to 0x0cb -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 878 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL14 value to 0x0cc -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 879 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL14 value to 0x0e1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 880 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL15 value to 0x0e2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 881 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL15 value to 0x0e3 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 882 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_1C value to
   0x000002FC000002FC000002FC000002FC0000001C0000001C0000001C0000001C -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 920 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_1B value to
   0x0000001C0000001C0000001C0000001D0000001C0000001C0000001C0000001C -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 921 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_1A value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C00000010 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 922 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_19 value to
   0x0000001C0000001C0000001C000040080000001C0000001C0000001C00004008 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 923 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_18 value to
   0x0000001C000024150000041C000024140000041C000024140002041C00002414 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 924 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_17 value to
   0x0000141C0000001C000080180000001E0000001E0000001E0000001E0000400A -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 925 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_16 value to
   0x0000001F0000001E0000001E0000001E0000201E0000001E000020060000011E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 926 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_15 value to
   0x000021060000011E000021060002011E000021060000111E0000011E0000801A -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 927 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_14 value to
   0x0000001C0000001C0000001C000040080000001C000024150000041C00002414 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 928 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_13 value to
   0x0000041C000024140002041C000024140000141C0000001C000080180000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 929 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_12 value to
   0x0000001E0000001E0000001E0000400A0000001F0000001E0000001E0000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 930 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_11 value to
   0x0000201E0000001E000020060000011E000021060000011E000021060002011E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 931 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_10 value to
   0x000021060000111E0000011E0000801A0000001C0000001C0000001C00004008 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 932 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0F value to
   0x0000001C000024150000041C000024140000141C0000001C000080180000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 933 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0E value to
   0x0000001E0000001E0000001E0000400A0000001F0000001E0000001E0000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 934 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0D value to
   0x0000201E0000001E000020060000011E000021060000111E0000011E0000801A -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 935 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0C value to
   0x0000001C0000001C0000001C000040080000001C0000001D0000001C00002414 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 936 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0B value to
   0x0000141C0000001C000080180000001E0000001E0000001E0000001E0000400A -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 937 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0A value to
   0x0000001F0000001E0000001E0000001E0000201E0000001E000020060000111E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 938 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_09 value to
   0x0000011E0000801A0000001C0000001C0000001C000040080000001C0000001D -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 939 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_08 value to
   0x0000001C000020140000141C0000001C000080180000001E0000001E0000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 940 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_07 value to
   0x0000001E0000400A0000001F0000001E0000001E0000001E0000001E0000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 941 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_06 value to
   0x000020060001111E0000011E0000801A0000001C0000001C0000001C00004008 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 942 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_05 value to
   0x0000001C0000001D0000001C000020140000141C0000001C000080180000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 943 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_04 value to
   0x0000001E0000001E0000001E0000400A0000001F0000001E0000001E0000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 944 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_03 value to
   0x0000001E0000001E000020060001111E0000011E0000801A0000001C0000001C -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 945 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_02 value to
   0x0000001C000040080000001C0000001D0000001C000020140000141C0000001C -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 946 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_01 value to
   0x000080180000001E0000001E0000001E0000001E0000400A0000001F0000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 947 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_00 value to
   0x0000001E0000001E0000001E0000001E000020060001111E0000011E0000801A -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 948 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 954 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 955 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_01 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 956 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_00 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 957 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111110 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: chipscope_icon, INSTANCE:chipscope_icon_0 - tcl is
   overriding PARAMETER C_SYSTEM_CONTAINS_MDM value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_06
   _a\data\chipscope_icon_v2_1_0.mpd line 80 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Chipscope Integrate Controller, instance 'chipscope_icon', exists in System 

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:jaip INSTANCE:jaip_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 336 - Copying
(BBD-specified) netlist files.
IPNAME:chipscope_ila INSTANCE:chipscope_ila_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 385 - Copying
(BBD-specified) netlist files.
IPNAME:chipscope_icon INSTANCE:chipscope_icon_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 396 - Copying
(BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 121 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 242 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
IPNAME:chipscope_ila INSTANCE:chipscope_ila_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 385 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_ila_0_v1_05_a/synhdl/vhdl/
Generating ChipScope core: chipscope_ila_0 ...
ChipScope Core Generator command: coregen.exe -b
E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0.xco
Release 13.4 - Xilinx CORE Generator O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\implementation\chipscope_ila_0_wrappe
r\coregen.log
Updating project device from '5vfx70t' to 'xc5vfx70t'.
Wrote CGP file for project 'coregen'.
Resolving generic values...
Finished resolving generic values.
Generating IP...
Configuring files for chipscope_ila_0 root...
Gathering HDL files for chipscope_ila_0 root...
Creating XST project for chipscope_ila_0...
Creating XST script file for chipscope_ila_0...
Creating XST instantiation file for chipscope_ila_0...
Running XST for chipscope_ila_0...
XST: HDL Compilation
XST: Design Hierarchy Analysis
XST: HDL Analysis
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
Not generating VHDL wrapper
Not generating Verilog wrapper
Skipping VHDL instantiation template for chipscope_ila_0...
Skipping Verilog instantiation template for chipscope_ila_0...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
Generating metadata file...
Generating ISE project...
XCO file found: chipscope_ila_0.xco
XMDF file found: chipscope_ila_0_xmdf.tcl
WARNING:EDK - : chipscope_ila_0.vhd does not exist, will not be added to ISE
   project.

WARNING:EDK - : chipscope_ila_0.vho does not exist, will not be added to ISE
   project.

Adding
E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wrappe
r/tmp/_cg/chipscope_ila_0.asy -view all -origin_type imported
Adding
E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wrappe
r/tmp/_cg/chipscope_ila_0.ngc -view all -origin_type created
Checking file
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wrapp
er/tmp/_cg/chipscope_ila_0.ngc" for project device match ...
File
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wrapp
er/tmp/_cg/chipscope_ila_0.ngc" device information matches project device.
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/chipscope_ila_0"
Generating README file...
Generating FLIST file...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
*************************************************************
IPNAME:chipscope_icon INSTANCE:chipscope_icon_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 396 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_icon_0_v1_06_a/synhdl/vhdl/
Generating ChipScope core: chipscope_icon_0 ...
ChipScope Core Generator command: coregen.exe -b
E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0.xco
Release 13.4 - Xilinx CORE Generator O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\implementation\chipscope_icon_0_wrapp
er\coregen.log
Updating project device from '5vfx70t' to 'xc5vfx70t'.
Wrote CGP file for project 'coregen'.
Resolving generic values...
Finished resolving generic values.
Generating IP...
Configuring files for chipscope_icon_0 root...
Gathering HDL files for chipscope_icon_0 root...
Creating XST project for chipscope_icon_0...
Creating XST script file for chipscope_icon_0...
Creating XST instantiation file for chipscope_icon_0...
Running XST for chipscope_icon_0...
XST: HDL Compilation
XST: Design Hierarchy Analysis
XST: HDL Analysis
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
Not generating VHDL wrapper
Not generating Verilog wrapper
Skipping VHDL instantiation template for chipscope_icon_0...
Skipping Verilog instantiation template for chipscope_icon_0...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
Generating metadata file...
Generating ISE project...
XCO file found: chipscope_icon_0.xco
XMDF file found: chipscope_icon_0_xmdf.tcl
Adding
E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_wrapp
er/tmp/_cg/chipscope_icon_0.asy -view all -origin_type imported
Adding
E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_wrapp
er/tmp/_cg/chipscope_icon_0.ngc -view all -origin_type created
Checking file
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_wrap
per/tmp/_cg/chipscope_icon_0.ngc" for project device match ...
File
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_wrap
per/tmp/_cg/chipscope_icon_0.ngc" device information matches project device.
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/chipscope_icon_0"
Generating README file...
Generating FLIST file...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
*************************************************************

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs
line 56 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:mb_plb - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 82
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ilmb - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 89 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dlmb - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 96 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dlmb_cntlr - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line
103 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ilmb_cntlr - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line
112 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:lmb_bram - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line
121 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:rs232_uart_1 - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs
line 128 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:rs232_uart_2 - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs
line 142 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:sram - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 156 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ddr2_sdram - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line
187 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:sysace_compactflash -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 226 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:clock_generator_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 242 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:mdm_0 - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 277
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:proc_sys_reset_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 289 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_intc_0 - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line
302 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:data_coherence_controller_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 312 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:jaip_0 - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 336
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
ERROR:Xst:528 - Multi-source in Unit <GC> on signal <normal_last_sear_flag>; this signal is connected to multiple drivers.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\synthesis\jaip_0_wrapper_xst.srp
   for details

Running NGCBUILD ...
IPNAME:microblaze_0_wrapper INSTANCE:microblaze_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 56 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. microblaze_0_wrapper.ngc
../microblaze_0_wrapper

Reading NGO file
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/microblaze_0_wrapper/
microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:ilmb_wrapper INSTANCE:ilmb -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 89 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. ilmb_wrapper.ngc ../ilmb_wrapper

Reading NGO file
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/ilmb_wrapper/ilmb_wra
pper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:dlmb_wrapper INSTANCE:dlmb -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 96 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. dlmb_wrapper.ngc ../dlmb_wrapper

Reading NGO file
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/dlmb_wrapper/dlmb_wra
pper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:ddr2_sdram_wrapper INSTANCE:ddr2_sdram -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 187 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. ddr2_sdram_wrapper.ngc
../ddr2_sdram_wrapper

Reading NGO file
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/ddr2_sdram_wrapper/dd
r2_sdram_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ddr2_sdram_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../ddr2_sdram_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 242 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/clock_generator_0_wra
pper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:xps_intc_0_wrapper INSTANCE:xps_intc_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 302 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. xps_intc_0_wrapper.ngc
../xps_intc_0_wrapper

Reading NGO file
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/xps_intc_0_wrapper/xp
s_intc_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../xps_intc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../xps_intc_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Wed Jun 25 14:20:32 2014
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc5vfx70tff1136-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vfx70tff1136-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc5vfx70t' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR2_SDRAM -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_USE_MIG_V5_PHY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 214 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 32 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 40000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 55000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 15000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 15000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 275 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 10000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 105000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 200 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 3 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 266 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 290 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x50000000-0x5fffffff) DDR2_SDRAM	mb_plb
  (0x81800000-0x8180001f) xps_intc_0	mb_plb
  (0x83600000-0x8360ffff) SysACE_CompactFlash	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x88000000-0x8800ffff) jaip_0	mb_plb
  (0x88010000-0x8801ffff) jaip_0	mb_plb
  (0x88080000-0x880801ff) data_coherence_controller_0	mb_plb
  (0x88080200-0x880803ff) data_coherence_controller_0	mb_plb
  (0x8a300000-0x8a3fffff) SRAM	mb_plb
  (0x8a300000-0x8a3fffff) SRAM	microblaze_0_DXCL
  (0x8a300000-0x8a3fffff) SRAM	microblaze_0_IXCL
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 366 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_DPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 200 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_IPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 9 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x2000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_2 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_2 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_2 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:SRAM - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:SRAM - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:SRAM - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 90 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: xps_sysace, INSTANCE:SysACE_CompactFlash - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: xps_sysace, INSTANCE:SysACE_CompactFlash - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_sysace, INSTANCE:SysACE_CompactFlash - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 90 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: data_coherence_controller,
   INSTANCE:data_coherence_controller_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\data_coherence_controller_v
   1_00_a\data\data_coherence_controller_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: data_coherence_controller,
   INSTANCE:data_coherence_controller_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 4 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\data_coherence_controller_v
   1_00_a\data\data_coherence_controller_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: data_coherence_controller,
   INSTANCE:data_coherence_controller_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\data_coherence_controller_v
   1_00_a\data\data_coherence_controller_v2_1_0.mpd line 30 
INFO:EDK:4130 - IPNAME: data_coherence_controller,
   INSTANCE:data_coherence_controller_0 - tool is overriding PARAMETER
   C_MPLB_DWIDTH value to 64 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\data_coherence_controller_v
   1_00_a\data\data_coherence_controller_v2_1_0.mpd line 39 
INFO:EDK:4130 - IPNAME: jaip, INSTANCE:jaip_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\jaip_v1_00_a\data\jaip_v2_1
   _0.mpd line 30 
INFO:EDK:4130 - IPNAME: jaip, INSTANCE:jaip_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 4 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\jaip_v1_00_a\data\jaip_v2_1
   _0.mpd line 31 
INFO:EDK:4130 - IPNAME: jaip, INSTANCE:jaip_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\jaip_v1_00_a\data\jaip_v2_1
   _0.mpd line 32 
INFO:EDK:4130 - IPNAME: jaip, INSTANCE:jaip_0 - tool is overriding PARAMETER
   C_MPLB_DWIDTH value to 64 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\jaip_v1_00_a\data\jaip_v2_1
   _0.mpd line 41 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 4 master(s) : 9 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: ICACHE_FSL_IN_CLK, CONNECTOR:
   microblaze_0_IXCL_FSL_S_Clk - floating connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 978 
WARNING:EDK:4181 - PORT: ICACHE_FSL_OUT_CLK, CONNECTOR:
   microblaze_0_IXCL_FSL_M_Clk - floating connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 983 
WARNING:EDK:4181 - PORT: DCACHE_FSL_IN_CLK, CONNECTOR:
   microblaze_0_DXCL_FSL_S_Clk - floating connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 988 
WARNING:EDK:4181 - PORT: DCACHE_FSL_OUT_CLK, CONNECTOR:
   microblaze_0_DXCL_FSL_M_Clk - floating connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 993 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 229 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 8 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 332 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 8 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 362 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 398 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x90000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x90000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to PLB -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_TWR value to 15000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 766 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_IS_WRITE_INDEX value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 768 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_RAS_N_INDEX value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 769 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_CAS_N_INDEX value to 3 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 770 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_WE_N_INDEX value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 771 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_RMW_INDEX value to 6 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 772 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_0_INDEX value to 7 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 773 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DQS_O_INDEX value to 8 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 774 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_1_INDEX value to 9 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 775 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_PUSH_INDEX value to 10 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 776 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_2_INDEX value to 11 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 777 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_LOAD_INDEX value to 12 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 778 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_ENABLE_INDEX value to 13 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 779 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 780 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_ROW_COL_SEL_INDEX value to 15 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 781 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_FORCE_DM_INDEX value to 16 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 782 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_REPEAT4_INDEX value to 17 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 783 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_ARB_RDMODWR_DELAY value to 3 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 794 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 795 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_LOAD_RDWDADDR_DELAY value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 799 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 12 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 800 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_SIZE_DELAY value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 801 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 802 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 803 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q0_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 804 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q1_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 805 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q2_DELAY value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 806 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q3_DELAY value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 807 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q4_DELAY value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 808 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q6_DELAY value to 5 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 810 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q7_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 811 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q8_DELAY value to 3 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 812 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q9_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 813 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q10_DELAY value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 814 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q11_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 815 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q12_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 816 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q13_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 817 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q14_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 818 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q15_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 819 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q16_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 820 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q17_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 821 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_1_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 840 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_2_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 841 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_3_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 842 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_4_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 843 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_5_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 844 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_6_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 845 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_7_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 846 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_B64_REPEAT_CNT value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 849 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL0 value to 0x00e -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 852 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL1 value to 0x00f -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 853 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL1 value to 0x019 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 854 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL2 value to 0x01a -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 855 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL2 value to 0x028 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 856 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL3 value to 0x029 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 857 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL3 value to 0x033 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 858 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL4 value to 0x034 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 859 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL4 value to 0x042 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 860 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL5 value to 0x043 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 861 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL5 value to 0x04d -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 862 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL6 value to 0x04e -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 863 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL6 value to 0x05c -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 864 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL7 value to 0x05d -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 865 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL7 value to 0x067 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 866 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL8 value to 0x068 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 867 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL8 value to 0x078 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 868 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL9 value to 0x079 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 869 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL9 value to 0x083 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 870 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL10 value to 0x084 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 871 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL10 value to 0x098 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 872 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL11 value to 0x099 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 873 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL11 value to 0x0a7 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 874 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL12 value to 0x0a8 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 875 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL12 value to 0x0bc -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 876 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL13 value to 0x0bd -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 877 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL13 value to 0x0cb -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 878 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL14 value to 0x0cc -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 879 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL14 value to 0x0e1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 880 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL15 value to 0x0e2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 881 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL15 value to 0x0e3 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 882 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_1C value to
   0x000002FC000002FC000002FC000002FC0000001C0000001C0000001C0000001C -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 920 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_1B value to
   0x0000001C0000001C0000001C0000001D0000001C0000001C0000001C0000001C -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 921 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_1A value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C00000010 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 922 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_19 value to
   0x0000001C0000001C0000001C000040080000001C0000001C0000001C00004008 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 923 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_18 value to
   0x0000001C000024150000041C000024140000041C000024140002041C00002414 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 924 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_17 value to
   0x0000141C0000001C000080180000001E0000001E0000001E0000001E0000400A -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 925 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_16 value to
   0x0000001F0000001E0000001E0000001E0000201E0000001E000020060000011E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 926 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_15 value to
   0x000021060000011E000021060002011E000021060000111E0000011E0000801A -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 927 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_14 value to
   0x0000001C0000001C0000001C000040080000001C000024150000041C00002414 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 928 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_13 value to
   0x0000041C000024140002041C000024140000141C0000001C000080180000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 929 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_12 value to
   0x0000001E0000001E0000001E0000400A0000001F0000001E0000001E0000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 930 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_11 value to
   0x0000201E0000001E000020060000011E000021060000011E000021060002011E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 931 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_10 value to
   0x000021060000111E0000011E0000801A0000001C0000001C0000001C00004008 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 932 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0F value to
   0x0000001C000024150000041C000024140000141C0000001C000080180000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 933 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0E value to
   0x0000001E0000001E0000001E0000400A0000001F0000001E0000001E0000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 934 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0D value to
   0x0000201E0000001E000020060000011E000021060000111E0000011E0000801A -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 935 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0C value to
   0x0000001C0000001C0000001C000040080000001C0000001D0000001C00002414 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 936 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0B value to
   0x0000141C0000001C000080180000001E0000001E0000001E0000001E0000400A -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 937 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0A value to
   0x0000001F0000001E0000001E0000001E0000201E0000001E000020060000111E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 938 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_09 value to
   0x0000011E0000801A0000001C0000001C0000001C000040080000001C0000001D -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 939 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_08 value to
   0x0000001C000020140000141C0000001C000080180000001E0000001E0000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 940 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_07 value to
   0x0000001E0000400A0000001F0000001E0000001E0000001E0000001E0000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 941 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_06 value to
   0x000020060001111E0000011E0000801A0000001C0000001C0000001C00004008 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 942 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_05 value to
   0x0000001C0000001D0000001C000020140000141C0000001C000080180000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 943 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_04 value to
   0x0000001E0000001E0000001E0000400A0000001F0000001E0000001E0000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 944 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_03 value to
   0x0000001E0000001E000020060001111E0000011E0000801A0000001C0000001C -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 945 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_02 value to
   0x0000001C000040080000001C0000001D0000001C000020140000141C0000001C -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 946 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_01 value to
   0x000080180000001E0000001E0000001E0000001E0000400A0000001F0000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 947 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_00 value to
   0x0000001E0000001E0000001E0000001E000020060001111E0000011E0000801A -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 948 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 954 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 955 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_01 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 956 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_00 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 957 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111110 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: chipscope_icon, INSTANCE:chipscope_icon_0 - tcl is
   overriding PARAMETER C_SYSTEM_CONTAINS_MDM value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_06
   _a\data\chipscope_icon_v2_1_0.mpd line 80 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Chipscope Integrate Controller, instance 'chipscope_icon', exists in System 

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:jaip INSTANCE:jaip_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 336 - Copying
(BBD-specified) netlist files.
IPNAME:chipscope_ila INSTANCE:chipscope_ila_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 385 - Copying
(BBD-specified) netlist files.
IPNAME:chipscope_icon INSTANCE:chipscope_icon_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 396 - Copying
(BBD-specified) netlist files.

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 56 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 82 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 89 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 96 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 103 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 112 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 121 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 128 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_2 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 142 - Copying cache
implementation netlist
IPNAME:xps_mch_emc INSTANCE:sram -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 156 - Copying cache
implementation netlist
IPNAME:mpmc INSTANCE:ddr2_sdram -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 187 - Copying cache
implementation netlist
IPNAME:xps_sysace INSTANCE:sysace_compactflash -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 226 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 277 - Copying cache
implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 289 - Copying cache
implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 302 - Copying cache
implementation netlist
IPNAME:data_coherence_controller INSTANCE:data_coherence_controller_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 312 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 121 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 242 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
IPNAME:chipscope_ila INSTANCE:chipscope_ila_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 385 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_ila_0_v1_05_a/synhdl/vhdl/
INFO: Chipscope core parameters not changed. Not regenerating core
IPNAME:chipscope_icon INSTANCE:chipscope_icon_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 396 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_icon_0_v1_06_a/synhdl/vhdl/
INFO: ChipScope core parameters not changed. Not regenerating core

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 2.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 242 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:data_coherence_controller_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 312 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:jaip_0 - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 336
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
Trying to terminate Process...
Done!

********************************************************************************
At Local date and time: Wed Jun 25 14:23:25 2014
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf SDK
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Wed Jun 25 14:23:31 2014
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc5vfx70tff1136-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vfx70tff1136-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc5vfx70t' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR2_SDRAM -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_USE_MIG_V5_PHY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 214 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 32 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 40000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 55000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 15000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 15000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 275 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 10000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 105000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 200 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 3 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 266 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 290 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x50000000-0x5fffffff) DDR2_SDRAM	mb_plb
  (0x81800000-0x8180001f) xps_intc_0	mb_plb
  (0x83600000-0x8360ffff) SysACE_CompactFlash	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x88000000-0x8800ffff) jaip_0	mb_plb
  (0x88010000-0x8801ffff) jaip_0	mb_plb
  (0x88080000-0x880801ff) data_coherence_controller_0	mb_plb
  (0x88080200-0x880803ff) data_coherence_controller_0	mb_plb
  (0x8a300000-0x8a3fffff) SRAM	mb_plb
  (0x8a300000-0x8a3fffff) SRAM	microblaze_0_DXCL
  (0x8a300000-0x8a3fffff) SRAM	microblaze_0_IXCL
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 366 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_DPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 200 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_IPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 9 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x2000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_2 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_2 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_2 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:SRAM - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:SRAM - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:SRAM - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 90 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: xps_sysace, INSTANCE:SysACE_CompactFlash - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: xps_sysace, INSTANCE:SysACE_CompactFlash - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_sysace, INSTANCE:SysACE_CompactFlash - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 90 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: data_coherence_controller,
   INSTANCE:data_coherence_controller_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\data_coherence_controller_v
   1_00_a\data\data_coherence_controller_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: data_coherence_controller,
   INSTANCE:data_coherence_controller_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 4 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\data_coherence_controller_v
   1_00_a\data\data_coherence_controller_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: data_coherence_controller,
   INSTANCE:data_coherence_controller_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\data_coherence_controller_v
   1_00_a\data\data_coherence_controller_v2_1_0.mpd line 30 
INFO:EDK:4130 - IPNAME: data_coherence_controller,
   INSTANCE:data_coherence_controller_0 - tool is overriding PARAMETER
   C_MPLB_DWIDTH value to 64 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\data_coherence_controller_v
   1_00_a\data\data_coherence_controller_v2_1_0.mpd line 39 
INFO:EDK:4130 - IPNAME: jaip, INSTANCE:jaip_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\jaip_v1_00_a\data\jaip_v2_1
   _0.mpd line 30 
INFO:EDK:4130 - IPNAME: jaip, INSTANCE:jaip_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 4 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\jaip_v1_00_a\data\jaip_v2_1
   _0.mpd line 31 
INFO:EDK:4130 - IPNAME: jaip, INSTANCE:jaip_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\jaip_v1_00_a\data\jaip_v2_1
   _0.mpd line 32 
INFO:EDK:4130 - IPNAME: jaip, INSTANCE:jaip_0 - tool is overriding PARAMETER
   C_MPLB_DWIDTH value to 64 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\jaip_v1_00_a\data\jaip_v2_1
   _0.mpd line 41 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 4 master(s) : 9 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: ICACHE_FSL_IN_CLK, CONNECTOR:
   microblaze_0_IXCL_FSL_S_Clk - floating connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 978 
WARNING:EDK:4181 - PORT: ICACHE_FSL_OUT_CLK, CONNECTOR:
   microblaze_0_IXCL_FSL_M_Clk - floating connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 983 
WARNING:EDK:4181 - PORT: DCACHE_FSL_IN_CLK, CONNECTOR:
   microblaze_0_DXCL_FSL_S_Clk - floating connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 988 
WARNING:EDK:4181 - PORT: DCACHE_FSL_OUT_CLK, CONNECTOR:
   microblaze_0_DXCL_FSL_M_Clk - floating connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 993 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 229 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 8 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 332 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 8 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 362 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 398 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x90000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x90000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to PLB -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_TWR value to 15000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 766 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_IS_WRITE_INDEX value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 768 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_RAS_N_INDEX value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 769 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_CAS_N_INDEX value to 3 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 770 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_WE_N_INDEX value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 771 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_RMW_INDEX value to 6 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 772 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_0_INDEX value to 7 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 773 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DQS_O_INDEX value to 8 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 774 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_1_INDEX value to 9 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 775 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_PUSH_INDEX value to 10 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 776 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_2_INDEX value to 11 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 777 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_LOAD_INDEX value to 12 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 778 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_ENABLE_INDEX value to 13 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 779 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 780 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_ROW_COL_SEL_INDEX value to 15 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 781 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_FORCE_DM_INDEX value to 16 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 782 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_REPEAT4_INDEX value to 17 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 783 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_ARB_RDMODWR_DELAY value to 3 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 794 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 795 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_LOAD_RDWDADDR_DELAY value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 799 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 12 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 800 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_SIZE_DELAY value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 801 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 802 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 803 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q0_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 804 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q1_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 805 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q2_DELAY value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 806 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q3_DELAY value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 807 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q4_DELAY value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 808 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q6_DELAY value to 5 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 810 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q7_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 811 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q8_DELAY value to 3 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 812 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q9_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 813 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q10_DELAY value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 814 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q11_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 815 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q12_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 816 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q13_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 817 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q14_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 818 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q15_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 819 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q16_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 820 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q17_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 821 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_1_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 840 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_2_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 841 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_3_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 842 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_4_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 843 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_5_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 844 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_6_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 845 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_7_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 846 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_B64_REPEAT_CNT value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 849 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL0 value to 0x00e -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 852 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL1 value to 0x00f -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 853 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL1 value to 0x019 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 854 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL2 value to 0x01a -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 855 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL2 value to 0x028 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 856 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL3 value to 0x029 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 857 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL3 value to 0x033 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 858 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL4 value to 0x034 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 859 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL4 value to 0x042 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 860 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL5 value to 0x043 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 861 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL5 value to 0x04d -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 862 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL6 value to 0x04e -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 863 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL6 value to 0x05c -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 864 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL7 value to 0x05d -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 865 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL7 value to 0x067 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 866 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL8 value to 0x068 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 867 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL8 value to 0x078 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 868 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL9 value to 0x079 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 869 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL9 value to 0x083 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 870 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL10 value to 0x084 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 871 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL10 value to 0x098 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 872 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL11 value to 0x099 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 873 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL11 value to 0x0a7 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 874 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL12 value to 0x0a8 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 875 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL12 value to 0x0bc -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 876 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL13 value to 0x0bd -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 877 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL13 value to 0x0cb -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 878 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL14 value to 0x0cc -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 879 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL14 value to 0x0e1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 880 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL15 value to 0x0e2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 881 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL15 value to 0x0e3 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 882 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_1C value to
   0x000002FC000002FC000002FC000002FC0000001C0000001C0000001C0000001C -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 920 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_1B value to
   0x0000001C0000001C0000001C0000001D0000001C0000001C0000001C0000001C -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 921 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_1A value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C00000010 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 922 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_19 value to
   0x0000001C0000001C0000001C000040080000001C0000001C0000001C00004008 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 923 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_18 value to
   0x0000001C000024150000041C000024140000041C000024140002041C00002414 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 924 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_17 value to
   0x0000141C0000001C000080180000001E0000001E0000001E0000001E0000400A -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 925 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_16 value to
   0x0000001F0000001E0000001E0000001E0000201E0000001E000020060000011E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 926 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_15 value to
   0x000021060000011E000021060002011E000021060000111E0000011E0000801A -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 927 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_14 value to
   0x0000001C0000001C0000001C000040080000001C000024150000041C00002414 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 928 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_13 value to
   0x0000041C000024140002041C000024140000141C0000001C000080180000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 929 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_12 value to
   0x0000001E0000001E0000001E0000400A0000001F0000001E0000001E0000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 930 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_11 value to
   0x0000201E0000001E000020060000011E000021060000011E000021060002011E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 931 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_10 value to
   0x000021060000111E0000011E0000801A0000001C0000001C0000001C00004008 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 932 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0F value to
   0x0000001C000024150000041C000024140000141C0000001C000080180000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 933 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0E value to
   0x0000001E0000001E0000001E0000400A0000001F0000001E0000001E0000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 934 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0D value to
   0x0000201E0000001E000020060000011E000021060000111E0000011E0000801A -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 935 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0C value to
   0x0000001C0000001C0000001C000040080000001C0000001D0000001C00002414 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 936 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0B value to
   0x0000141C0000001C000080180000001E0000001E0000001E0000001E0000400A -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 937 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0A value to
   0x0000001F0000001E0000001E0000001E0000201E0000001E000020060000111E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 938 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_09 value to
   0x0000011E0000801A0000001C0000001C0000001C000040080000001C0000001D -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 939 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_08 value to
   0x0000001C000020140000141C0000001C000080180000001E0000001E0000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 940 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_07 value to
   0x0000001E0000400A0000001F0000001E0000001E0000001E0000001E0000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 941 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_06 value to
   0x000020060001111E0000011E0000801A0000001C0000001C0000001C00004008 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 942 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_05 value to
   0x0000001C0000001D0000001C000020140000141C0000001C000080180000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 943 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_04 value to
   0x0000001E0000001E0000001E0000400A0000001F0000001E0000001E0000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 944 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_03 value to
   0x0000001E0000001E000020060001111E0000011E0000801A0000001C0000001C -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 945 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_02 value to
   0x0000001C000040080000001C0000001D0000001C000020140000141C0000001C -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 946 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_01 value to
   0x000080180000001E0000001E0000001E0000001E0000400A0000001F0000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 947 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_00 value to
   0x0000001E0000001E0000001E0000001E000020060001111E0000011E0000801A -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 948 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 954 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 955 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_01 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 956 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_00 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 957 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111110 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: chipscope_icon, INSTANCE:chipscope_icon_0 - tcl is
   overriding PARAMETER C_SYSTEM_CONTAINS_MDM value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_06
   _a\data\chipscope_icon_v2_1_0.mpd line 80 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Chipscope Integrate Controller, instance 'chipscope_icon', exists in System 

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:jaip INSTANCE:jaip_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 336 - Copying
(BBD-specified) netlist files.
IPNAME:chipscope_ila INSTANCE:chipscope_ila_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 385 - Copying
(BBD-specified) netlist files.
IPNAME:chipscope_icon INSTANCE:chipscope_icon_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 396 - Copying
(BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 121 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 242 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
IPNAME:chipscope_ila INSTANCE:chipscope_ila_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 385 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_ila_0_v1_05_a/synhdl/vhdl/
Generating ChipScope core: chipscope_ila_0 ...
ChipScope Core Generator command: coregen.exe -b
E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0.xco
Release 13.4 - Xilinx CORE Generator O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\implementation\chipscope_ila_0_wrappe
r\coregen.log
Updating project device from '5vfx70t' to 'xc5vfx70t'.
Wrote CGP file for project 'coregen'.
Resolving generic values...
Finished resolving generic values.
Generating IP...
Configuring files for chipscope_ila_0 root...
Gathering HDL files for chipscope_ila_0 root...
Creating XST project for chipscope_ila_0...
Creating XST script file for chipscope_ila_0...
Creating XST instantiation file for chipscope_ila_0...
Running XST for chipscope_ila_0...
XST: HDL Compilation
XST: Design Hierarchy Analysis
XST: HDL Analysis
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
Not generating VHDL wrapper
Not generating Verilog wrapper
Skipping VHDL instantiation template for chipscope_ila_0...
Skipping Verilog instantiation template for chipscope_ila_0...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
Generating metadata file...
Generating ISE project...
XCO file found: chipscope_ila_0.xco
XMDF file found: chipscope_ila_0_xmdf.tcl
WARNING:EDK - : chipscope_ila_0.vhd does not exist, will not be added to ISE
   project.

WARNING:EDK - : chipscope_ila_0.vho does not exist, will not be added to ISE
   project.

Adding
E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wrappe
r/tmp/_cg/chipscope_ila_0.asy -view all -origin_type imported
Adding
E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wrappe
r/tmp/_cg/chipscope_ila_0.ngc -view all -origin_type created
Checking file
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wrapp
er/tmp/_cg/chipscope_ila_0.ngc" for project device match ...
File
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wrapp
er/tmp/_cg/chipscope_ila_0.ngc" device information matches project device.
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/chipscope_ila_0"
Generating README file...
Generating FLIST file...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
*************************************************************
IPNAME:chipscope_icon INSTANCE:chipscope_icon_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 396 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_icon_0_v1_06_a/synhdl/vhdl/
Generating ChipScope core: chipscope_icon_0 ...
ChipScope Core Generator command: coregen.exe -b
E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0.xco
Release 13.4 - Xilinx CORE Generator O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\implementation\chipscope_icon_0_wrapp
er\coregen.log
Updating project device from '5vfx70t' to 'xc5vfx70t'.
Wrote CGP file for project 'coregen'.
Resolving generic values...
Finished resolving generic values.
Generating IP...
Configuring files for chipscope_icon_0 root...
Gathering HDL files for chipscope_icon_0 root...
Creating XST project for chipscope_icon_0...
Creating XST script file for chipscope_icon_0...
Creating XST instantiation file for chipscope_icon_0...
Running XST for chipscope_icon_0...
XST: HDL Compilation
XST: Design Hierarchy Analysis
XST: HDL Analysis
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
Not generating VHDL wrapper
Not generating Verilog wrapper
Skipping VHDL instantiation template for chipscope_icon_0...
Skipping Verilog instantiation template for chipscope_icon_0...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
Generating metadata file...
Generating ISE project...
XCO file found: chipscope_icon_0.xco
XMDF file found: chipscope_icon_0_xmdf.tcl
WARNING:EDK - : chipscope_icon_0.vhd does not exist, will not be added to ISE
   project.

WARNING:EDK - : chipscope_icon_0.vho does not exist, will not be added to ISE
   project.

Adding
E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_wrapp
er/tmp/_cg/chipscope_icon_0.asy -view all -origin_type imported
Adding
E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_wrapp
er/tmp/_cg/chipscope_icon_0.ngc -view all -origin_type created
Checking file
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_wrap
per/tmp/_cg/chipscope_icon_0.ngc" for project device match ...
File
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_wrap
per/tmp/_cg/chipscope_icon_0.ngc" device information matches project device.
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/chipscope_icon_0"
Generating README file...
Generating FLIST file...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
*************************************************************

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs
line 56 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:mb_plb - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 82
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ilmb - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 89 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dlmb - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 96 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dlmb_cntlr - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line
103 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ilmb_cntlr - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line
112 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:lmb_bram - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line
121 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:rs232_uart_1 - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs
line 128 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:rs232_uart_2 - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs
line 142 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:sram - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 156 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ddr2_sdram - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line
187 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:sysace_compactflash -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 226 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:clock_generator_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 242 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:mdm_0 - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 277
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:proc_sys_reset_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 289 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_intc_0 - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line
302 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:data_coherence_controller_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 312 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:jaip_0 - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 336
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:chipscope_ila_0 - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs
line 385 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:chipscope_icon_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 396 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Running NGCBUILD ...
IPNAME:microblaze_0_wrapper INSTANCE:microblaze_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 56 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. microblaze_0_wrapper.ngc
../microblaze_0_wrapper

Reading NGO file
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/microblaze_0_wrapper/
microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:ilmb_wrapper INSTANCE:ilmb -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 89 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. ilmb_wrapper.ngc ../ilmb_wrapper

Reading NGO file
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/ilmb_wrapper/ilmb_wra
pper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:dlmb_wrapper INSTANCE:dlmb -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 96 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. dlmb_wrapper.ngc ../dlmb_wrapper

Reading NGO file
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/dlmb_wrapper/dlmb_wra
pper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:ddr2_sdram_wrapper INSTANCE:ddr2_sdram -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 187 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. ddr2_sdram_wrapper.ngc
../ddr2_sdram_wrapper

Reading NGO file
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/ddr2_sdram_wrapper/dd
r2_sdram_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ddr2_sdram_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../ddr2_sdram_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 242 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/clock_generator_0_wra
pper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:xps_intc_0_wrapper INSTANCE:xps_intc_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 302 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. xps_intc_0_wrapper.ngc
../xps_intc_0_wrapper

Reading NGO file
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/xps_intc_0_wrapper/xp
s_intc_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../xps_intc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../xps_intc_0_wrapper.blc"...

NGCBUILD done.
IPNAME:jaip_0_wrapper INSTANCE:jaip_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 336 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. jaip_0_wrapper.ngc
../jaip_0_wrapper

Reading NGO file
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/jaip_0_wrapper/jaip_0
_wrapper.ngc" ...
Loading design module
"E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\implementation\jaip_0_wrapper/multip
lier.ngc"...
Loading design module
"E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\implementation\jaip_0_wrapper/divide
r.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../jaip_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../jaip_0_wrapper.blc"...

NGCBUILD done.
IPNAME:chipscope_ila_0_wrapper INSTANCE:chipscope_ila_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 385 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. chipscope_ila_0_wrapper.ngc
../chipscope_ila_0_wrapper

Reading NGO file
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wrapp
er/chipscope_ila_0_wrapper.ngc" ...
Loading design module
"E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\implementation\chipscope_ila_0_wrapp
er/chipscope_ila_0.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../chipscope_ila_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../chipscope_ila_0_wrapper.blc"...

NGCBUILD done.
IPNAME:chipscope_icon_0_wrapper INSTANCE:chipscope_icon_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 396 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. chipscope_icon_0_wrapper.ngc
../chipscope_icon_0_wrapper

Reading NGO file
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_wrap
per/chipscope_icon_0_wrapper.ngc" ...
Loading design module
"E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\implementation\chipscope_icon_0_wrap
per/chipscope_icon_0.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../chipscope_icon_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../chipscope_icon_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 1321.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc5vfx70tff1136-1 -implement xflow.opt system.ngc
Release 13.4 - Xflow O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc5vfx70tff1136-1 -implement xflow.opt
system.ngc  
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
.... Copying flowfile E:/Xilinx/13.4/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation 

Using Flow File:
E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/fpga.flw 
Using Option File(s): 
 E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vfx70tff1136-1 -nt timestamp -bm system.bmm
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 13.4 - ngdbuild O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc5vfx70tff1136-1 -nt timestamp -bm system.bmm
E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/system.ngc" ...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/microblaze_0_wrapper.
ngc"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/mb_plb_wrapper.ngc"..
.
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/ilmb_wrapper.ngc"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/dlmb_wrapper.ngc"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/dlmb_cntlr_wrapper.ng
c"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/ilmb_cntlr_wrapper.ng
c"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/lmb_bram_wrapper.ngc"
...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/rs232_uart_1_wrapper.
ngc"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/rs232_uart_2_wrapper.
ngc"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/sram_wrapper.ngc"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/ddr2_sdram_wrapper.ng
c"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/sysace_compactflash_w
rapper.ngc"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/clock_generator_0_wra
pper.ngc"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/mdm_0_wrapper.ngc"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/proc_sys_reset_0_wrap
per.ngc"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/xps_intc_0_wrapper.ng
c"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/data_coherence_contro
ller_0_wrapper.ngc"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/jaip_0_wrapper.ngc"..
.
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wrapp
er.ngc"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_wrap
per.ngc"...
Applying constraints in
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/ddr2_sdram_wrapper.nc
f" to module "DDR2_SDRAM"...
Checking Constraint Associations...
Applying constraints in
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wrapp
er.ncf" to module "chipscope_ila_0"...
WARNING:ConstraintSystem:192 - The TNM 'D2_CLK', does not directly or indirectly
   drive any flip-flops, latches and/or RAMS and cannot be actively used by the
   referencing TIg constraint ''. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the none of
   the referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC TS_D2_TO_T2 = FROM D2_CLK TO "FFS" TIG;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wr
   apper.ncf(6)]
   <TIMESPEC TS_J2_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wr
   apper.ncf(7)]
   <TIMESPEC TS_J3_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wr
   apper.ncf(8)]
   <TIMESPEC TS_J4_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wr
   apper.ncf(9)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_D2_TO_T2 = FROM D2_CLK TO "FFS" TIG;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wr
   apper.ncf(6)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J2_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wr
   apper.ncf(7)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J3_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wr
   apper.ncf(8)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J4_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wr
   apper.ncf(9)]

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST "U0/*/U_STAT/U_DIRTY_LDC" TNM = D2_CLK;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wr
   apper.ncf(5)]'
Applying constraints in
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_wrap
per.ncf" to module "chipscope_icon_0"...
WARNING:ConstraintSystem:190 - The TNM 'J_CLK', does not directly or indirectly
   drive any flip-flops, latches and/or RAMS and cannot be actively used by the
   referencing Period constraint 'TS_J_CLK'. If clock manager blocks are
   directly or indirectly driven, a new TNM and PERIOD are derived only if the
   PERIOD constraint is the only referencing constraint and if an output of the
   clock manager block drives flip-flops, latches or RAMs.  
   This TNM is used in the following user groups and/or specifications:
   <TIMESPEC TS_J_CLK = PERIOD J_CLK 30 ns ;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_w
   rapper.ncf(2)]
   <TIMESPEC TS_U_TO_J = FROM U_CLK TO J_CLK 15 ns ;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_w
   rapper.ncf(6)]
   <TIMESPEC TS_J_TO_D = FROM J_CLK TO D_CLK TIG ;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_w
   rapper.ncf(8)]
   <TIMESPEC TS_D_TO_J = FROM D_CLK TO J_CLK TIG ;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_w
   rapper.ncf(9)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J_CLK = PERIOD J_CLK 30 ns ;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_w
   rapper.ncf(2)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_U_TO_J = FROM U_CLK TO J_CLK 15 ns ;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_w
   rapper.ncf(6)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J_TO_D = FROM J_CLK TO D_CLK TIG ;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_w
   rapper.ncf(8)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_D_TO_J = FROM D_CLK TO J_CLK TIG ;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_w
   rapper.ncf(9)]

WARNING:ConstraintSystem:192 - The TNM 'U_CLK', does not directly or indirectly
   drive any flip-flops, latches and/or RAMS and cannot be actively used by the
   referencing MaxDelay constraint 'TS_U_TO_J'. If clock manager blocks are
   directly or indirectly driven, a new TNM constraint will not be derived since
   the none of the referencing constraints are a PERIOD constraint. This TNM is
   used in the following user groups and/or specifications:
   <TIMESPEC TS_U_TO_J = FROM U_CLK TO J_CLK 15 ns ;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_w
   rapper.ncf(6)]
   <TIMESPEC TS_U_TO_U = FROM U_CLK TO U_CLK 15 ns ;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_w
   rapper.ncf(7)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_U_TO_J = FROM U_CLK TO J_CLK 15 ns ;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_w
   rapper.ncf(6)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_U_TO_U = FROM U_CLK TO U_CLK 15 ns ;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_w
   rapper.ncf(7)]

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<NET "U0/U_ICON/*/iDRCK_LOCAL" TNM_NET = J_CLK ;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_w
   rapper.ncf(1)]'
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<NET "U0/iUPDATE_OUT" TNM_NET = U_CLK ;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_w
   rapper.ncf(4)]'
WARNING:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<NET "U0/iSHIFT_OUT" TIG ;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_w
   rapper.ncf(5)]'
INFO:NgdBuild:1317 - Using core chipscope_ila_v1 requires a ChipScopePro
   license.  The following blocks are instances of core chipscope_ila_v1:
	/system/chipscope_ila_0

INFO:NgdBuild:1317 - Using core chipscope_ila_v1 requires a ChipScopePro
   license.  The following blocks are instances of core chipscope_ila_v1:
	/system/chipscope_ila_0

-----------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

-----------------------------------------------

-----------------------------------------------
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J_CLK = PERIOD "J_CLK"
   30000.000000000 pS HIGH 50.000000000 ;>: Unable to find an active 'TNM' or
   'TimeGrp' constraint named 'J_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_U_TO_J = FROM "U_CLK" TO
   "J_CLK" 15000.000000000 pS;>: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'U_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_U_TO_J = FROM "U_CLK" TO
   "J_CLK" 15000.000000000 pS;>: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'J_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_U_TO_U = FROM "U_CLK" TO
   "U_CLK" 15000.000000000 pS;>: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'U_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_U_TO_U = FROM "U_CLK" TO
   "U_CLK" 15000.000000000 pS;>: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'U_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J_TO_D = FROM "J_CLK" TO
   "D_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'J_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_D_TO_J = FROM "D_CLK" TO
   "J_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'J_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_D2_TO_T2 = FROM "D2_CLK"
   TO FFS TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J2_TO_D2 = FROM FFS TO
   "D2_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J3_TO_D2 = FROM FFS TO
   "D2_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J4_TO_D2 = FROM FFS TO
   "D2_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 1.666666667 PHASE 1.5 ns HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1" TS_sys_clk_pin
   * 1.666666667 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 2 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3" TS_sys_clk_pin
   * 0.833333333 HIGH 50>

INFO:ConstraintSystem - The Period constraint <PERIOD = 30000 ps;>
   [system.ucf(193)], is specified using the Net Period method which is not
   recommended. Please use the Timespec PERIOD method.

Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1212 - User specified non-default attribute value
   (12.0000000000000000) was detected for the CLKIN_PERIOD attribute on DCM
   "clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST".  This does not
   match the PERIOD constraint value (83333.3333 KHz.).  The uncertainty
   calculation will use the non-default attribute value.  This could result in
   incorrect uncertainty calculated for DCM output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/SYNC_MEM_DQT.REG_DQT_GEN[2].DQT_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/GSYNC_MEM_RDACK_GEN.ADDR_ALIGN_PIPE_GEN[3].
   ALIGN_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_
   REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_
   REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN
   [6].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[
   6].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_
   BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_
   BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_
   BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_
   BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S
   _H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[1].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[2].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[3].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[4].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[5].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[6].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[7].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'data_coherence_controller_0/data_coherence_controller_0/PLBV46_MASTER_BURST_
   I/I_RD_WR_CONTROL/I_FIFO_REN_WRACK_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'data_coherence_controller_0/data_coherence_controller_0/PLBV46_MASTER_BURST_
   I/I_RD_WR_CONTROL/I_RDERR_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'data_coherence_controller_0/data_coherence_controller_0/PLBV46_MASTER_BURST_
   I/I_RD_WR_CONTROL/I_WRERR_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'data_coherence_controller_0/data_coherence_controller_0/PLBV46_MASTER_BURST_
   I/I_RD_WR_CONTROL/I_RDSOP_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'data_coherence_controller_0/data_coherence_controller_0/PLBV46_MASTER_BURST_
   I/I_RD_WR_CONTROL/I_RDEOP_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'jaip_0/jaip_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_RDERR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'jaip_0/jaip_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_WRERR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'jaip_0/jaip_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_RDSOP_REG' has
   unconnected output pin
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BR
   AM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16" of type
   "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver
WARNING:NgdBuild:452 - logical net 'N255' has no driver
WARNING:NgdBuild:452 - logical net 'N256' has no driver
WARNING:NgdBuild:452 - logical net 'N257' has no driver
WARNING:NgdBuild:483 - Attribute "INIT" on
   "jaip_0/jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/ALU_Unit/divider0/blk000
   00003/sig000001cd" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 143

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  39 sec
Total CPU time to NGDBUILD completion:  1 min  35 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.4 - Map O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vfx70tff1136-1".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc5vfx70t' is not a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:MapLib:701 - Signal fpga_0_SysACE_CompactFlash_SysACE_MPIRQ_pin
   connected to top level port fpga_0_SysACE_CompactFlash_SysACE_MPIRQ_pin has
   been removed.
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   jaip_0/jaip_0/USER_LOGIC_I/GC1/Mram_MEM
   of frag REGCLKAU connected to power/ground net
   jaip_0/jaip_0/USER_LOGIC_I/GC1/Mram_MEM_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   jaip_0/jaip_0/USER_LOGIC_I/GC1/Mram_MEM
   of frag REGCLKAL connected to power/ground net
   jaip_0/jaip_0/USER_LOGIC_I/GC1/Mram_MEM_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].
   RAMB36_I1
   of frag REGCLKAU connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].
   RAMB36_I1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].
   RAMB36_I1
   of frag REGCLKAL connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].
   RAMB36_I1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].
   RAMB36_I1
   of frag REGCLKBU connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].
   RAMB36_I1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].
   RAMB36_I1
   of frag REGCLKBL connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].
   RAMB36_I1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].R
   AMB36_I1
   of frag REGCLKAU connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].R
   AMB36_I1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].R
   AMB36_I1
   of frag REGCLKAL connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].R
   AMB36_I1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].R
   AMB36_I1
   of frag REGCLKBU connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].R
   AMB36_I1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].R
   AMB36_I1
   of frag REGCLKBL connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].R
   AMB36_I1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Data_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1
   of frag REGCLKAU connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Data_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1_REGCLKAU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Data_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1
   of frag REGCLKAL connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Data_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1_REGCLKAL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Data_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1
   of frag REGCLKBU connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Data_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1_REGCLKBU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Data_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1
   of frag REGCLKBL connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Data_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1_REGCLKBL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1
   of frag REGCLKAU connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1_REGCLKAU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1
   of frag REGCLKAL connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1_REGCLKAL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1
   of frag REGCLKBU connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1
   of frag REGCLKBL connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1_REGCLKBL_t
   iesig
Running directed packing...
WARNING:Pack:2574 - The F7 multiplexer symbol
   "jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/Mcount_mem_flush_set_xor<5>1_f7" and its I1 input driver "jaip_0/XST_GND" were implemented suboptimally in
   the same slice component. The function generator could not be placed directly
   driving the F7 multiplexer. The design will exhibit suboptimal timing.
WARNING:Pack:2143 - The function generator "jaip_0/XST_GND" failed to merge with
   F7 multiplexer
   "jaip_0/jaip_0/USER_LOGIC_I/Java_core/TH_data_in_mux0004<11>92".  There are
   more than two MUXF7 wide function muxes.  The design will exhibit suboptimal
   timing.
WARNING:Pack:2143 - The function generator "jaip_0/XST_GND" failed to merge with
   F7 multiplexer
   "jaip_0/jaip_0/USER_LOGIC_I/Java_core/TH_data_in_mux0004<13>92".  There are
   more than two MUXF7 wide function muxes.  The design will exhibit suboptimal
   timing.
WARNING:Pack:2143 - The function generator "jaip_0/XST_GND" failed to merge with
   F7 multiplexer
   "jaip_0/jaip_0/USER_LOGIC_I/Java_core/TH_data_in_mux0004<15>92".  There are
   more than two MUXF7 wide function muxes.  The design will exhibit suboptimal
   timing.
WARNING:Pack:2143 - The function generator "jaip_0/XST_GND" failed to merge with
   F7 multiplexer
   "jaip_0/jaip_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sm_plb_ld_wrdata_reg_ns_
   f7".  There are more than two MUXF7 wide function muxes.  The design will
   exhibit suboptimal timing.
WARNING:Pack:2143 - The function generator "jaip_0/XST_GND" failed to merge with
   F7 multiplexer
   "jaip_0/jaip_0/USER_LOGIC_I/Java_core/Decode_Unit/load_immediate1_reg_mux0000
   <0>48".  There are more than two MUXF7 wide function muxes.  The design will
   exhibit suboptimal timing.
WARNING:Pack:2143 - The function generator "jaip_0/XST_GND" failed to merge with
   F7 multiplexer
   "jaip_0/jaip_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sm_post_wrreq_ns_f7". 
   There are more than two MUXF7 wide function muxes.  The design will exhibit
   suboptimal timing.
WARNING:Pack:2143 - The function generator "jaip_0/XST_GND" failed to merge with
   F7 multiplexer "jaip_0/jaip_0/USER_LOGIC_I/Java_core/arrayTag_and0000_f7". 
   There are more than two MUXF7 wide function muxes.  The design will exhibit
   suboptimal timing.
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 36 secs 
Total CPU  time at the beginning of Placer: 1 mins 32 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:20136a79) REAL time: 1 mins 44 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<31>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<30>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<29>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<28>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<27>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<26>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<25>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<24>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<23>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<22>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<21>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<20>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<19>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<18>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<17>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<16>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<15>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<14>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<13>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<12>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<11>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<10>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<9>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<8>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<7>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<6>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<5>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<4>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<3>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<2>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<1>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<0>   IOSTANDARD = LVCMOS33


Phase 2.7  Design Feasibility Check (Checksum:20136a79) REAL time: 1 mins 44 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:c52c71d1) REAL time: 1 mins 44 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:19283806) REAL time: 1 mins 44 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:19283806) REAL time: 2 mins 33 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:19283806) REAL time: 2 mins 35 secs 

Phase 7.2  Initial Clock and IO Placement



There are 16 clock regions on the target FPGA device:
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y7:                        | CLOCKREGION_X1Y7:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y6:                        | CLOCKREGION_X1Y6:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y5:                        | CLOCKREGION_X1Y5:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y4:                        | CLOCKREGION_X1Y4:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y3:                        | CLOCKREGION_X1Y3:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y2:                        | CLOCKREGION_X1Y2:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y1:                        | CLOCKREGION_X1Y1:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 2 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y0:                        | CLOCKREGION_X1Y0:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|


Clock-Region: <CLOCKREGION_X0Y1>
  key resource utilizations (used/available): edge-bufios - 2/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  24  |  2  |  0 |   60   |   60   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  24  |  4  |  0 |   40   |   40   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  24  |  0  |  0 |   80   |   80   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X0Y2>
  key resource utilizations (used/available): edge-bufios - 3/4; center-bufios - 0/2; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|   8  |  0  |  0 |   60   |   60   |  1280 |   640 |  1920 |   0  |   0  |  1  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  24  |  2  |  0 |   60   |   60   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  24  |  4  |  0 |   40   |   40   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X0Y6>
  key resource utilizations (used/available): edge-bufios - 3/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  24  |  0  |  0 |   80   |   80   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  24  |  4  |  0 |   40   |   40   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  24  |  2  |  0 |   60   |   60   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------




######################################################################################
# REGIONAL CLOCKING RESOURCE DISTRIBUTION UCF REPORT:
#
# Number of Regional Clocking Regions in the device: 16  (4 clock spines in each)
# Number of Regional Clock Networks used in this design: 8 (each network can be
# composed of up to 3 clock spines and cover up to 3 regional clock regions)
# 
######################################################################################

# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" driven by
"BUFIO_X0Y27"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y27" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" RANGE =
CLOCKREGION_X0Y6;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" driven by
"BUFIO_X0Y9"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y9" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" RANGE =
CLOCKREGION_X0Y2;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" driven by
"BUFIO_X0Y11"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y11" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" RANGE =
CLOCKREGION_X0Y2;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" driven by
"BUFIO_X0Y4"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y4" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" RANGE =
CLOCKREGION_X0Y1;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" driven by
"BUFIO_X0Y25"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y25" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" RANGE =
CLOCKREGION_X0Y6;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" driven by
"BUFIO_X0Y7"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y7" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" RANGE =
CLOCKREGION_X0Y1;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" driven by
"BUFIO_X0Y26"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y26" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" RANGE =
CLOCKREGION_X0Y6;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" driven by
"BUFIO_X0Y10"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y10" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" RANGE =
CLOCKREGION_X0Y2;


Phase 7.2  Initial Clock and IO Placement (Checksum:20322aa8) REAL time: 2 mins 39 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:20322aa8) REAL time: 2 mins 39 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:20322aa8) REAL time: 2 mins 39 secs 

Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:20322aa8) REAL time: 2 mins 39 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:20322aa8) REAL time: 2 mins 40 secs 

Phase 12.8  Global Placement
.................................
......................................................................................................................................................................................
..........................................................
...........................................................................................................................................................................................
....................................................................................................
......................................................................................
...................................................
.......................................................................
Phase 12.8  Global Placement (Checksum:1024651d) REAL time: 5 mins 57 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:1024651d) REAL time: 5 mins 57 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:1024651d) REAL time: 5 mins 59 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:86988af) REAL time: 9 mins 24 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:86988af) REAL time: 9 mins 27 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:86988af) REAL time: 9 mins 28 secs 

Total REAL time to Placer completion: 9 mins 30 secs 
Total CPU  time to Placer completion: 9 mins 17 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:  206
Slice Logic Utilization:
  Number of Slice Registers:                17,794 out of  44,800   39
    Number used as Flip Flops:              17,684
    Number used as Latches:                    104
    Number used as Latch-thrus:                  6
  Number of Slice LUTs:                     20,989 out of  44,800   46
    Number used as logic:                   19,519 out of  44,800   43
      Number using O6 output only:          18,193
      Number using O5 output only:             153
      Number using O5 and O6:                1,173
    Number used as Memory:                     894 out of  13,120    6
      Number used as Dual Port RAM:            152
        Number using O6 output only:            68
        Number using O5 and O6:                 84
      Number used as Single Port RAM:            4
        Number using O6 output only:             4
      Number used as Shift Register:           738
        Number using O6 output only:           736
        Number using O5 output only:             1
        Number using O5 and O6:                  1
    Number used as exclusive route-thru:       576
  Number of route-thrus:                       924
    Number using O6 output only:               618
    Number using O5 output only:               202
    Number using O5 and O6:                    104

Slice Logic Distribution:
  Number of occupied Slices:                 9,054 out of  11,200   80
  Number of LUT Flip Flop pairs used:       27,705
    Number with an unused Flip Flop:         9,911 out of  27,705   35
    Number with an unused LUT:               6,716 out of  27,705   24
    Number of fully used LUT-FF pairs:      11,078 out of  27,705   39
    Number of unique control sets:           1,383
    Number of slice register sites lost
      to control set restrictions:           2,897 out of  44,800    6

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       213 out of     640   33
    Number of LOCed IOBs:                      213 out of     213  100
    IOB Flip Flops:                            456

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      68 out of     148   45
    Number using BlockRAM only:                 68
    Total primitives used:
      Number of 36k BlockRAM used:              54
      Number of 18k BlockRAM used:              21
    Total Memory used (KB):                  2,322 out of   5,328   43
  Number of BUFG/BUFGCTRLs:                     10 out of      32   31
    Number used as BUFGs:                       10
  Number of IDELAYCTRLs:                         3 out of      22   13
  Number of BSCANs:                              2 out of       4   50
  Number of BUFIOs:                              8 out of      80   10
  Number of DCM_ADVs:                            1 out of      12    8
  Number of DSP48Es:                             6 out of     128    4
  Number of PLL_ADVs:                            1 out of       6   16

  Number of RPM macros:            9
Average Fanout of Non-Clock Nets:                3.85

Peak Memory Usage:  1138 MB
Total REAL time to MAP completion:  9 mins 58 secs 
Total CPU time to MAP completion:   9 mins 45 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - par O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <E:/Xilinx/13.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '5vfx70t.nph' in environment
E:\Xilinx\13.4\ISE_DS\ISE\;E:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc5vfx70t, package ff1136, speed -1
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc5vfx70t' is not a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.73 2012-01-07".



Device Utilization Summary:

   Number of BSCANs                          2 out of 4      50
   Number of BUFGs                          10 out of 32     31
   Number of BUFIOs                          8 out of 80     10
   Number of DCM_ADVs                        1 out of 12      8
   Number of DSP48Es                         6 out of 128     4
   Number of IDELAYCTRLs                     3 out of 22     13
      Number of LOCed IDELAYCTRLs            3 out of 3     100

   Number of ILOGICs                       123 out of 800    15
      Number of LOCed ILOGICs                8 out of 123     6

   Number of External IOBs                 213 out of 640    33
      Number of LOCed IOBs                 213 out of 213   100

   Number of IODELAYs                       80 out of 800    10
      Number of LOCed IODELAYs               8 out of 80     10

   Number of OLOGICs                       205 out of 800    25
   Number of PLL_ADVs                        1 out of 6      16
   Number of RAMB18X2s                      14 out of 148     9
   Number of RAMB36_EXPs                    54 out of 148    36
   Number of Slices                       9054 out of 11200  80
   Number of Slice Registers             17794 out of 44800  39
      Number used as Flip Flops          17684
      Number used as Latches               104
      Number used as LatchThrus              6

   Number of Slice LUTS                  20989 out of 44800  46
   Number of Slice LUT-Flip Flop pairs   27705 out of 44800  61


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please
   consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 44 secs 
Finished initial Timing Analysis.  REAL time: 45 secs 

WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<19> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<21> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<20> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal mb_plb_PLB_MIRQ<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb_PLB_MIRQ<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb_PLB_MIRQ<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/PLB_Sssize<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb_PLB_MIRQ<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/N174 has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<29> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<18> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<17> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<28> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<1> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<0> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<16> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<23> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<5> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<18> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<22> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<4> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<2> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<3> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<29> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<23> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<17> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<21> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<25> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<24> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<15> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<20> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<25> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<9> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<10> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<13> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<8> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<14> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<11> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<24> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<7> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<19> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<6> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<16> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<26> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<12> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<27> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<10> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<11> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<26> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<28> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<0> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<27> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<22> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<4> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<5> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<8> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<6> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<9> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<7> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<1> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<2> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<3> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal mb_plb_PLB_MWrErr<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb_PLB_MRdErr<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_rd_lvl1_n<3> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_wr_lvl3_n<3> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb_PLB_MRdWdAddr<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_wr_lvl2_n<3> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb_PLB_MRdWdAddr<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_rd_lvl3_n<3> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_rd_lvl2_n<3> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb_PLB_MWrErr<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_wr_lvl1_n<3> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb_PLB_MWrErr<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout4<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb_PLB_MRdWdAddr<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb_PLB_MRdErr<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb_PLB_MRdWdAddr<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb_PLB_MWrErr<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb_PLB_MRdErr<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout9<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_REQ_PRIOR/lutout<1> has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout10<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<15> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout14<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout19<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout10<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout11<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout3<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout13<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout26<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb_PLB_MRdErr<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout18<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout<1> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout30<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout0<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout15<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout11<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout17<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout0<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout6<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout3<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout25<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout4<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout23<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout5<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout9<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout12<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout5<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBLOCKERR_MUX/lutout<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout2<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout8<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout12<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout22<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout27<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout20<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout28<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout<1> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout13<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout6<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout29<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<14> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout1<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout1<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout7<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<13> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout2<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout21<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout7<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout8<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout14<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<12> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout24<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout16<1> has no load.  PAR will
   not attempt to route this signal.
Starting Router


Phase  1  : 137378 unrouted;      REAL time: 57 secs 
INFO:Route:538 - One or more MIG cores have been detected in your design and have been successfully
   placed and routed. These MIG core(s) have critical skew and delay requirements 
   that are independent of the user (UCF) timing constraints. These MIG-related timing 
   constraints have been successfully met in this design. However, the user must verify
   separately that all timing constraints specified in the UCF file have been met.


Phase  2  : 120756 unrouted;      REAL time: 1 mins 5 secs 

Phase  3  : 57767 unrouted;      REAL time: 1 mins 54 secs 

Phase  4  : 59590 unrouted; (Setup:4422, Hold:341, Component Switching Limit:0)     REAL time: 2 mins 30 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:3334, Hold:341, Component Switching Limit:0)     REAL time: 4 mins 10 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:341, Component Switching Limit:0)     REAL time: 4 mins 27 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:341, Component Switching Limit:0)     REAL time: 4 mins 27 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:341, Component Switching Limit:0)     REAL time: 4 mins 27 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 4 mins 29 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 4 mins 38 secs 
Total REAL time to Router completion: 4 mins 39 secs 
Total CPU time to Router completion: 4 mins 41 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  clk_83_3333MHzPLL0 | BUFGCTRL_X0Y3| No   | 6254 |  0.640     |  2.168      |
+---------------------+--------------+------+------+------------+-------------+
| clk_166_6667MHzPLL0 | BUFGCTRL_X0Y1| No   |  755 |  0.517     |  2.042      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |BUFGCTRL_X0Y28| No   |   74 |  0.394     |  2.066      |
+---------------------+--------------+------+------+------------+-------------+
|clk_166_6667MHz90PLL |              |      |      |            |             |
|                   0 | BUFGCTRL_X0Y0| No   |  163 |  0.292     |  2.028      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_SysACE_Compac |              |      |      |            |             |
|tFlash_SysACE_CLK_pi |              |      |      |            |             |
|             n_BUFGP | BUFGCTRL_X0Y5| No   |   55 |  0.173     |  1.866      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_ila_0_icon |              |      |      |            |             |
|         _control<0> |BUFGCTRL_X0Y29| No   |   87 |  0.419     |  2.126      |
+---------------------+--------------+------+------+------------+-------------+
|jaip_0/jaip_0/USER_L |              |      |      |            |             |
|OGIC_I/Cache_control |              |      |      |            |             |
|ler1/victum_entry_in |              |      |      |            |             |
|              dex<0> |BUFGCTRL_X0Y31| No   |    8 |  0.070     |  2.022      |
+---------------------+--------------+------+------+------------+-------------+
|jaip_0/jaip_0/USER_L |              |      |      |            |             |
|OGIC_I/Cache_control |              |      |      |            |             |
|      ler1/flush_reg |BUFGCTRL_X0Y30| No   |   18 |  0.118     |  1.830      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<0> |        IO Clk| No   |   17 |  0.095     |  0.419      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<1> |        IO Clk| No   |   17 |  0.083     |  0.380      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<2> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<3> |        IO Clk| No   |   17 |  0.107     |  0.404      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<5> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<4> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<6> |        IO Clk| No   |   17 |  0.096     |  0.393      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<7> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|     clk_200_0000MHz | BUFGCTRL_X0Y2| No   |    3 |  0.077     |  1.879      |
+---------------------+--------------+------+------+------------+-------------+
|jaip_0_JAIP2COOR_cac |              |      |      |            |             |
|             he_w_en |         Local|      | 1763 |  0.020     |  8.133      |
+---------------------+--------------+------+------+------------+-------------+
|jaip_0/jaip_0/USER_L |              |      |      |            |             |
|OGIC_I/Cache_control |              |      |      |            |             |
|ler1/cacheMB_dirty_i |              |      |      |            |             |
|         n_1_not0001 |         Local|      |    1 |  0.000     |  0.754      |
+---------------------+--------------+------+------+------------+-------------+
|        bscan_update |         Local|      |   21 |  3.039     |  4.909      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_ila_0_icon |              |      |      |            |             |
|        _control<13> |         Local|      |    5 |  0.000     |  0.472      |
+---------------------+--------------+------+------+------------+-------------+
|jaip_0/jaip_0/USER_L |              |      |      |            |             |
|OGIC_I/labal_enable_ |              |      |      |            |             |
|arraycopy_0.HW_acc1/ |              |      |      |            |             |
|next_aryBufLen_not00 |              |      |      |            |             |
|                  01 |         Local|      |    3 |  0.391     |  1.106      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_icon_0/chi |              |      |      |            |             |
|pscope_icon_0/i_chip |              |      |      |            |             |
|scope_icon_0/U0/iUPD |              |      |      |            |             |
|             ATE_OUT |         Local|      |    1 |  0.000     |  1.173      |
+---------------------+--------------+------+------+------------+-------------+
|jaip_0/jaip_0/USER_L |              |      |      |            |             |
|OGIC_I/Cache_control |              |      |      |            |             |
|ler1/cacheMB_dirty_i |              |      |      |            |             |
|         n_0_not0001 |         Local|      |    1 |  0.000     |  0.442      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 3

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.012ns|     0.838ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[2].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.012ns|     0.838ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[6].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.026ns|    11.974ns|       0|           0
  G_PLL0_CLKOUT3 = PERIOD TIMEGRP         " | HOLD        |     0.003ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT3" TS_sys_clk_pin         * 0.8 |             |            |            |        |            
  33333333 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.037ns|     5.949ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.495ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         * 1.6 |             |            |            |        |            
  6666667 PHASE 1.5 ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_ | SETUP       |     0.038ns|     1.862ns|       0|           0
  CE_IDDR" TO TIMEGRP "TNM_DQS_FLOPS"       | HOLD        |     0.998ns|            |       0|           0
     1.9 ns                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[0].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[1].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[5].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[7].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[4].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[3].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.053ns|     5.946ns|       0|           0
  G_PLL0_CLKOUT1 = PERIOD TIMEGRP         " | HOLD        |     0.018ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT1" TS_sys_clk_pin         * 1.6 |             |            |            |        |            
  6666667 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.531ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<4>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.531ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<7>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.072ns|     0.528ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<1>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<6>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<0>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<2>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<3>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<5>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | MINPERIOD   |     3.334ns|     1.666ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " |             |            |            |        |            
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         * 2 H |             |            |            |        |            
  IGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FRO | SETUP       |     4.583ns|     7.417ns|       0|           0
  M TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO      | HOLD        |     1.601ns|            |       0|           0
      TIMEGRP "FFS" 12 ns                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP | SETUP       |     6.217ns|     5.783ns|       0|           0
   "TNM_RD_DATA_SEL" TO TIMEGRP "FFS"       | HOLD        |     0.222ns|            |       0|           0
     12 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP "T | SETUP       |     8.121ns|     3.879ns|       0|           0
  NM_GATE_DLY" TO TIMEGRP "FFS" 12 ns       | HOLD        |     0.138ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGR | SETUP       |    10.050ns|     1.950ns|       0|           0
  P "TNM_CAL_RDEN_DLY" TO TIMEGRP "FFS"     | HOLD        |     0.219ns|            |       0|           0
       12 ns                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP "T | SETUP       |    10.086ns|     1.914ns|       0|           0
  NM_RDEN_DLY" TO TIMEGRP "FFS" 12 ns       | HOLD        |     0.006ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  NET "fpga_0_SysACE_CompactFlash_SysACE_CL | SETUP       |    24.656ns|     5.344ns|       0|           0
  K_pin_BUFGP/IBUFG" PERIOD = 30 ns         | HOLD        |     0.465ns|            |       0|           0
   HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM | N/A         |         N/A|         N/A|     N/A|         N/A
   TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO       |             |            |            |        |            
     TIMEGRP "FFS" 12 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      9.978ns|            0|            0|            0|    153280863|
| TS_clock_generator_0_clock_gen|      6.000ns|      5.949ns|          N/A|            0|            0|          898|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      6.000ns|      5.946ns|          N/A|            0|            0|        11694|            0|
| erator_0_SIG_PLL0_CLKOUT1     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      1.666ns|          N/A|            0|            0|            0|            0|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     12.000ns|     11.974ns|          N/A|            0|            0|    153268271|            0|
| erator_0_SIG_PLL0_CLKOUT3     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 140 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 5 mins 6 secs 
Total CPU time to PAR completion: 4 mins 59 secs 

Peak Memory Usage:  1155 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 142
Number of info messages: 2

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vfx70t.nph' in environment
E:\Xilinx\13.4\ISE_DS\ISE\;E:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc5vfx70t, package ff1136, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 13.4 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vfx70t,-1 (PRODUCTION 1.73 2012-01-07, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 153281691 paths, 16 nets, and 121940 connections

Design statistics:
   Minimum period:  11.974ns (Maximum frequency:  83.514MHz)
   Maximum path delay from/to any node:   7.417ns
   Maximum net delay:   0.838ns


Analysis completed Wed Jun 25 15:10:07 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 1 mins 10 secs 


xflow done!
touch __xps/system_routed
xilperl E:/Xilinx/13.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error no implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 13.4 - Bitgen O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vfx70t.nph' in environment
E:\Xilinx\13.4\ISE_DS\ISE\;E:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc5vfx70t, package ff1136, speed -1
Opened constraints file system.pcf.

Wed Jun 25 15:10:27 2014

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/cacheMB_dirty_in_1_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   chipscope_ila_0_icon_control<13> is sourced by a combinatorial pin. This is
   not good design practice. Use the CE pin to control the loading of data into
   the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   jaip_0/jaip_0/USER_LOGIC_I/labal_enable_arraycopy_0.HW_acc1/next_aryBufLen_no
   t0001 is sourced by a combinatorial pin. This is not good design practice.
   Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/cacheMB_dirty_in_0_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<19>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<21>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<20>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <mb_plb_PLB_MIRQ<2>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <mb_plb_PLB_MIRQ<0>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <mb_plb_PLB_MIRQ<3>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <mb_plb/PLB_Sssize<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <mb_plb_PLB_MIRQ<1>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <mb_plb/N174> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<29>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<18>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<31>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<31>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<17>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<30>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<28>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<1>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<30>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<0>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<16>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<23>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<5>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<18>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<22>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<4>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<2>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<3>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<29>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<23>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<17>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<21>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<25>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<24>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<15>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<20>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<25>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<9>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<10>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<13>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<8>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<14>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<11>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<24>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<7>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<19>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<6>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<16>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<26>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<12>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<27>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<10>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<11>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<26>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<28>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<0>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<27>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<22>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<4>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<5>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<8>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<6>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<9>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<7>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<1>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<2>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<3>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <mb_plb_PLB_MWrErr<2>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <mb_plb_PLB_MRdErr<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_rd
   _lvl1_n<3>> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_wr
   _lvl3_n<3>> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal <mb_plb_PLB_MRdWdAddr<10>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_wr
   _lvl2_n<3>> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal <mb_plb_PLB_MRdWdAddr<0>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_rd
   _lvl3_n<3>> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_rd
   _lvl2_n<3>> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal <mb_plb_PLB_MWrErr<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_wr
   _lvl1_n<3>> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal <mb_plb_PLB_MWrErr<1>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout4<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <mb_plb_PLB_MRdWdAddr<11>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <mb_plb_PLB_MRdErr<2>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <mb_plb_PLB_MRdWdAddr<13>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <mb_plb_PLB_MWrErr<3>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <mb_plb_PLB_MRdErr<3>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout9<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_REQ_PRIOR/lutou
   t<1>> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout10<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<15>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout14<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout19<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout10<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout11<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout3<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout13<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout26<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <mb_plb_PLB_MRdErr<1>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout18<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout30<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout0<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout15<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout11<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout17<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout0<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout6<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout3<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout25<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout4<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout23<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout5<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout9<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout12<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout5<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBLOCKERR_MUX/lutout<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout2<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout8<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout12<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout22<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout27<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout20<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout28<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout13<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout6<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout29<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<14>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout1<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout1<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout7<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<13>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout2<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout21<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout7<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout8<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout14<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<12>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout24<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout16<1>> is
   incomplete. The signal does not drive any load pins in the design.
DRC detected 0 errors and 144 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:56 - Part 'xc5vfx70t' is not a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Wed Jun 25 15:27:22 2014
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 13.4 - psf2Edward EDK_O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 4 master(s) : 9 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4181 - PORT: ICACHE_FSL_IN_CLK, CONNECTOR:
   microblaze_0_IXCL_FSL_S_Clk - floating connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 978 
WARNING:EDK:4181 - PORT: ICACHE_FSL_OUT_CLK, CONNECTOR:
   microblaze_0_IXCL_FSL_M_Clk - floating connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 983 
WARNING:EDK:4181 - PORT: DCACHE_FSL_IN_CLK, CONNECTOR:
   microblaze_0_DXCL_FSL_S_Clk - floating connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 988 
WARNING:EDK:4181 - PORT: DCACHE_FSL_OUT_CLK, CONNECTOR:
   microblaze_0_DXCL_FSL_M_Clk - floating connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 993 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Chipscope Integrate Controller, instance 'chipscope_icon', exists in System 
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 13.4 - xdsgen EDK_O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing RS232_Uart_2.jpg.....
Rasterizing SRAM.jpg.....
Rasterizing DDR2_SDRAM.jpg.....
Rasterizing SysACE_CompactFlash.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing xps_intc_0.jpg.....
Rasterizing data_coherence_controller_0.jpg.....
Rasterizing jaip_0.jpg.....
Rasterizing chipscope_ila_0.jpg.....
Rasterizing chipscope_icon_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
Done!

********************************************************************************
At Local date and time: Wed Jun 25 15:27:48 2014
 xsdk.exe -hwspec E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Wed Jun 25 16:52:39 2014
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf SDK
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Wed Jun 25 16:52:51 2014
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc5vfx70tff1136-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vfx70tff1136-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc5vfx70t' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR2_SDRAM -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_USE_MIG_V5_PHY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 214 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 32 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 40000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 55000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 15000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 15000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 275 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 10000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 105000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 200 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 3 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 266 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 290 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x50000000-0x5fffffff) DDR2_SDRAM	mb_plb
  (0x81800000-0x8180001f) xps_intc_0	mb_plb
  (0x83600000-0x8360ffff) SysACE_CompactFlash	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x88000000-0x8800ffff) jaip_0	mb_plb
  (0x88010000-0x8801ffff) jaip_0	mb_plb
  (0x88080000-0x880801ff) data_coherence_controller_0	mb_plb
  (0x88080200-0x880803ff) data_coherence_controller_0	mb_plb
  (0x8a300000-0x8a3fffff) SRAM	mb_plb
  (0x8a300000-0x8a3fffff) SRAM	microblaze_0_DXCL
  (0x8a300000-0x8a3fffff) SRAM	microblaze_0_IXCL
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 366 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_DPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 200 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_IPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 9 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x2000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_2 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_2 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_2 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:SRAM - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:SRAM - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:SRAM - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 90 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: xps_sysace, INSTANCE:SysACE_CompactFlash - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: xps_sysace, INSTANCE:SysACE_CompactFlash - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_sysace, INSTANCE:SysACE_CompactFlash - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 90 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: data_coherence_controller,
   INSTANCE:data_coherence_controller_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\data_coherence_controller_v
   1_00_a\data\data_coherence_controller_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: data_coherence_controller,
   INSTANCE:data_coherence_controller_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 4 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\data_coherence_controller_v
   1_00_a\data\data_coherence_controller_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: data_coherence_controller,
   INSTANCE:data_coherence_controller_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\data_coherence_controller_v
   1_00_a\data\data_coherence_controller_v2_1_0.mpd line 30 
INFO:EDK:4130 - IPNAME: data_coherence_controller,
   INSTANCE:data_coherence_controller_0 - tool is overriding PARAMETER
   C_MPLB_DWIDTH value to 64 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\data_coherence_controller_v
   1_00_a\data\data_coherence_controller_v2_1_0.mpd line 39 
INFO:EDK:4130 - IPNAME: jaip, INSTANCE:jaip_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\jaip_v1_00_a\data\jaip_v2_1
   _0.mpd line 30 
INFO:EDK:4130 - IPNAME: jaip, INSTANCE:jaip_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 4 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\jaip_v1_00_a\data\jaip_v2_1
   _0.mpd line 31 
INFO:EDK:4130 - IPNAME: jaip, INSTANCE:jaip_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\jaip_v1_00_a\data\jaip_v2_1
   _0.mpd line 32 
INFO:EDK:4130 - IPNAME: jaip, INSTANCE:jaip_0 - tool is overriding PARAMETER
   C_MPLB_DWIDTH value to 64 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\pcores\jaip_v1_00_a\data\jaip_v2_1
   _0.mpd line 41 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 4 master(s) : 9 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: ICACHE_FSL_IN_CLK, CONNECTOR:
   microblaze_0_IXCL_FSL_S_Clk - floating connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 978 
WARNING:EDK:4181 - PORT: ICACHE_FSL_OUT_CLK, CONNECTOR:
   microblaze_0_IXCL_FSL_M_Clk - floating connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 983 
WARNING:EDK:4181 - PORT: DCACHE_FSL_IN_CLK, CONNECTOR:
   microblaze_0_DXCL_FSL_S_Clk - floating connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 988 
WARNING:EDK:4181 - PORT: DCACHE_FSL_OUT_CLK, CONNECTOR:
   microblaze_0_DXCL_FSL_M_Clk - floating connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 993 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 229 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 8 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 332 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 8 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 362 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 398 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x90000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x90000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to PLB -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_TWR value to 15000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 766 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_IS_WRITE_INDEX value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 768 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_RAS_N_INDEX value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 769 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_CAS_N_INDEX value to 3 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 770 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_WE_N_INDEX value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 771 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_RMW_INDEX value to 6 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 772 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_0_INDEX value to 7 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 773 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DQS_O_INDEX value to 8 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 774 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_1_INDEX value to 9 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 775 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_PUSH_INDEX value to 10 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 776 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_2_INDEX value to 11 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 777 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_LOAD_INDEX value to 12 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 778 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_ENABLE_INDEX value to 13 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 779 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 780 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_ROW_COL_SEL_INDEX value to 15 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 781 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_FORCE_DM_INDEX value to 16 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 782 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_REPEAT4_INDEX value to 17 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 783 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_ARB_RDMODWR_DELAY value to 3 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 794 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 795 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_LOAD_RDWDADDR_DELAY value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 799 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 12 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 800 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_SIZE_DELAY value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 801 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 802 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 803 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q0_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 804 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q1_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 805 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q2_DELAY value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 806 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q3_DELAY value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 807 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q4_DELAY value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 808 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q6_DELAY value to 5 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 810 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q7_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 811 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q8_DELAY value to 3 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 812 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q9_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 813 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q10_DELAY value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 814 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q11_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 815 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q12_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 816 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q13_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 817 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q14_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 818 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q15_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 819 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q16_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 820 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q17_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 821 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_1_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 840 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_2_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 841 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_3_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 842 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_4_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 843 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_5_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 844 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_6_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 845 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_7_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 846 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_B64_REPEAT_CNT value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 849 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL0 value to 0x00e -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 852 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL1 value to 0x00f -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 853 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL1 value to 0x019 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 854 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL2 value to 0x01a -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 855 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL2 value to 0x028 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 856 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL3 value to 0x029 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 857 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL3 value to 0x033 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 858 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL4 value to 0x034 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 859 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL4 value to 0x042 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 860 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL5 value to 0x043 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 861 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL5 value to 0x04d -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 862 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL6 value to 0x04e -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 863 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL6 value to 0x05c -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 864 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL7 value to 0x05d -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 865 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL7 value to 0x067 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 866 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL8 value to 0x068 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 867 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL8 value to 0x078 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 868 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL9 value to 0x079 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 869 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL9 value to 0x083 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 870 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL10 value to 0x084 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 871 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL10 value to 0x098 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 872 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL11 value to 0x099 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 873 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL11 value to 0x0a7 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 874 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL12 value to 0x0a8 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 875 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL12 value to 0x0bc -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 876 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL13 value to 0x0bd -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 877 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL13 value to 0x0cb -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 878 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL14 value to 0x0cc -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 879 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL14 value to 0x0e1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 880 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL15 value to 0x0e2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 881 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL15 value to 0x0e3 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 882 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_1C value to
   0x000002FC000002FC000002FC000002FC0000001C0000001C0000001C0000001C -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 920 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_1B value to
   0x0000001C0000001C0000001C0000001D0000001C0000001C0000001C0000001C -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 921 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_1A value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C00000010 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 922 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_19 value to
   0x0000001C0000001C0000001C000040080000001C0000001C0000001C00004008 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 923 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_18 value to
   0x0000001C000024150000041C000024140000041C000024140002041C00002414 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 924 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_17 value to
   0x0000141C0000001C000080180000001E0000001E0000001E0000001E0000400A -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 925 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_16 value to
   0x0000001F0000001E0000001E0000001E0000201E0000001E000020060000011E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 926 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_15 value to
   0x000021060000011E000021060002011E000021060000111E0000011E0000801A -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 927 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_14 value to
   0x0000001C0000001C0000001C000040080000001C000024150000041C00002414 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 928 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_13 value to
   0x0000041C000024140002041C000024140000141C0000001C000080180000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 929 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_12 value to
   0x0000001E0000001E0000001E0000400A0000001F0000001E0000001E0000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 930 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_11 value to
   0x0000201E0000001E000020060000011E000021060000011E000021060002011E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 931 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_10 value to
   0x000021060000111E0000011E0000801A0000001C0000001C0000001C00004008 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 932 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0F value to
   0x0000001C000024150000041C000024140000141C0000001C000080180000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 933 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0E value to
   0x0000001E0000001E0000001E0000400A0000001F0000001E0000001E0000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 934 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0D value to
   0x0000201E0000001E000020060000011E000021060000111E0000011E0000801A -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 935 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0C value to
   0x0000001C0000001C0000001C000040080000001C0000001D0000001C00002414 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 936 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0B value to
   0x0000141C0000001C000080180000001E0000001E0000001E0000001E0000400A -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 937 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0A value to
   0x0000001F0000001E0000001E0000001E0000201E0000001E000020060000111E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 938 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_09 value to
   0x0000011E0000801A0000001C0000001C0000001C000040080000001C0000001D -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 939 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_08 value to
   0x0000001C000020140000141C0000001C000080180000001E0000001E0000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 940 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_07 value to
   0x0000001E0000400A0000001F0000001E0000001E0000001E0000001E0000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 941 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_06 value to
   0x000020060001111E0000011E0000801A0000001C0000001C0000001C00004008 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 942 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_05 value to
   0x0000001C0000001D0000001C000020140000141C0000001C000080180000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 943 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_04 value to
   0x0000001E0000001E0000001E0000400A0000001F0000001E0000001E0000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 944 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_03 value to
   0x0000001E0000001E000020060001111E0000011E0000801A0000001C0000001C -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 945 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_02 value to
   0x0000001C000040080000001C0000001D0000001C000020140000141C0000001C -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 946 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_01 value to
   0x000080180000001E0000001E0000001E0000001E0000400A0000001F0000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 947 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_00 value to
   0x0000001E0000001E0000001E0000001E000020060001111E0000011E0000801A -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 948 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 954 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 955 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_01 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 956 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_00 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 957 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111110 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: chipscope_icon, INSTANCE:chipscope_icon_0 - tcl is
   overriding PARAMETER C_SYSTEM_CONTAINS_MDM value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_06
   _a\data\chipscope_icon_v2_1_0.mpd line 80 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Chipscope Integrate Controller, instance 'chipscope_icon', exists in System 

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:jaip INSTANCE:jaip_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 336 - Copying
(BBD-specified) netlist files.
IPNAME:chipscope_ila INSTANCE:chipscope_ila_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 385 - Copying
(BBD-specified) netlist files.
IPNAME:chipscope_icon INSTANCE:chipscope_icon_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 396 - Copying
(BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 121 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 242 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
IPNAME:chipscope_ila INSTANCE:chipscope_ila_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 385 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_ila_0_v1_05_a/synhdl/vhdl/
Generating ChipScope core: chipscope_ila_0 ...
ChipScope Core Generator command: coregen.exe -b
E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0.xco
Release 13.4 - Xilinx CORE Generator O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\implementation\chipscope_ila_0_wrappe
r\coregen.log
Updating project device from '5vfx70t' to 'xc5vfx70t'.
Wrote CGP file for project 'coregen'.
Resolving generic values...
Finished resolving generic values.
Generating IP...
Configuring files for chipscope_ila_0 root...
Gathering HDL files for chipscope_ila_0 root...
Creating XST project for chipscope_ila_0...
Creating XST script file for chipscope_ila_0...
Creating XST instantiation file for chipscope_ila_0...
Running XST for chipscope_ila_0...
XST: HDL Compilation
XST: Design Hierarchy Analysis
XST: HDL Analysis
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
Not generating VHDL wrapper
Not generating Verilog wrapper
Skipping VHDL instantiation template for chipscope_ila_0...
Skipping Verilog instantiation template for chipscope_ila_0...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
Generating metadata file...
Generating ISE project...
XCO file found: chipscope_ila_0.xco
XMDF file found: chipscope_ila_0_xmdf.tcl
WARNING:EDK - : chipscope_ila_0.vhd does not exist, will not be added to ISE
   project.

WARNING:EDK - : chipscope_ila_0.vho does not exist, will not be added to ISE
   project.

Adding
E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wrappe
r/tmp/_cg/chipscope_ila_0.asy -view all -origin_type imported
Adding
E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wrappe
r/tmp/_cg/chipscope_ila_0.ngc -view all -origin_type created
Checking file
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wrapp
er/tmp/_cg/chipscope_ila_0.ngc" for project device match ...
File
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wrapp
er/tmp/_cg/chipscope_ila_0.ngc" device information matches project device.
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/chipscope_ila_0"
Generating README file...
Generating FLIST file...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
*************************************************************
IPNAME:chipscope_icon INSTANCE:chipscope_icon_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 396 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_icon_0_v1_06_a/synhdl/vhdl/
Generating ChipScope core: chipscope_icon_0 ...
ChipScope Core Generator command: coregen.exe -b
E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0.xco
Release 13.4 - Xilinx CORE Generator O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\implementation\chipscope_icon_0_wrapp
er\coregen.log
Updating project device from '5vfx70t' to 'xc5vfx70t'.
Wrote CGP file for project 'coregen'.
Resolving generic values...
Finished resolving generic values.
Generating IP...
Configuring files for chipscope_icon_0 root...
Gathering HDL files for chipscope_icon_0 root...
Creating XST project for chipscope_icon_0...
Creating XST script file for chipscope_icon_0...
Creating XST instantiation file for chipscope_icon_0...
Running XST for chipscope_icon_0...
XST: HDL Compilation
XST: Design Hierarchy Analysis
XST: HDL Analysis
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
Not generating VHDL wrapper
Not generating Verilog wrapper
Skipping VHDL instantiation template for chipscope_icon_0...
Skipping Verilog instantiation template for chipscope_icon_0...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
Generating metadata file...
Generating ISE project...
XCO file found: chipscope_icon_0.xco
XMDF file found: chipscope_icon_0_xmdf.tcl
Adding
E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_wrapp
er/tmp/_cg/chipscope_icon_0.asy -view all -origin_type imported
Adding
E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_wrapp
er/tmp/_cg/chipscope_icon_0.ngc -view all -origin_type created
Checking file
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_wrap
per/tmp/_cg/chipscope_icon_0.ngc" for project device match ...
File
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_wrap
per/tmp/_cg/chipscope_icon_0.ngc" device information matches project device.
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/chipscope_icon_0"
Generating README file...
Generating FLIST file...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
*************************************************************

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs
line 56 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:mb_plb - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 82
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ilmb - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 89 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dlmb - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 96 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dlmb_cntlr - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line
103 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ilmb_cntlr - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line
112 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:lmb_bram - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line
121 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:rs232_uart_1 - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs
line 128 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:rs232_uart_2 - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs
line 142 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:sram - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 156 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ddr2_sdram - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line
187 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:sysace_compactflash -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 226 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:clock_generator_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 242 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:mdm_0 - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 277
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:proc_sys_reset_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 289 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_intc_0 - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line
302 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:data_coherence_controller_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 312 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:jaip_0 - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 336
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:chipscope_ila_0 - E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs
line 385 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:chipscope_icon_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 396 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Running NGCBUILD ...
IPNAME:microblaze_0_wrapper INSTANCE:microblaze_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 56 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. microblaze_0_wrapper.ngc
../microblaze_0_wrapper

Reading NGO file
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/microblaze_0_wrapper/
microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:ilmb_wrapper INSTANCE:ilmb -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 89 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. ilmb_wrapper.ngc ../ilmb_wrapper

Reading NGO file
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/ilmb_wrapper/ilmb_wra
pper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:dlmb_wrapper INSTANCE:dlmb -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 96 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. dlmb_wrapper.ngc ../dlmb_wrapper

Reading NGO file
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/dlmb_wrapper/dlmb_wra
pper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:ddr2_sdram_wrapper INSTANCE:ddr2_sdram -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 187 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. ddr2_sdram_wrapper.ngc
../ddr2_sdram_wrapper

Reading NGO file
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/ddr2_sdram_wrapper/dd
r2_sdram_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ddr2_sdram_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../ddr2_sdram_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 242 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/clock_generator_0_wra
pper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:xps_intc_0_wrapper INSTANCE:xps_intc_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 302 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. xps_intc_0_wrapper.ngc
../xps_intc_0_wrapper

Reading NGO file
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/xps_intc_0_wrapper/xp
s_intc_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../xps_intc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../xps_intc_0_wrapper.blc"...

NGCBUILD done.
IPNAME:jaip_0_wrapper INSTANCE:jaip_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 336 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. jaip_0_wrapper.ngc
../jaip_0_wrapper

Reading NGO file
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/jaip_0_wrapper/jaip_0
_wrapper.ngc" ...
Loading design module
"E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\implementation\jaip_0_wrapper/multip
lier.ngc"...
Loading design module
"E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\implementation\jaip_0_wrapper/divide
r.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../jaip_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../jaip_0_wrapper.blc"...

NGCBUILD done.
IPNAME:chipscope_ila_0_wrapper INSTANCE:chipscope_ila_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 385 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. chipscope_ila_0_wrapper.ngc
../chipscope_ila_0_wrapper

Reading NGO file
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wrapp
er/chipscope_ila_0_wrapper.ngc" ...
Loading design module
"E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\implementation\chipscope_ila_0_wrapp
er/chipscope_ila_0.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../chipscope_ila_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../chipscope_ila_0_wrapper.blc"...

NGCBUILD done.
IPNAME:chipscope_icon_0_wrapper INSTANCE:chipscope_icon_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\system.mhs line 396 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. chipscope_icon_0_wrapper.ngc
../chipscope_icon_0_wrapper

Reading NGO file
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_wrap
per/chipscope_icon_0_wrapper.ngc" ...
Loading design module
"E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\implementation\chipscope_icon_0_wrap
per/chipscope_icon_0.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../chipscope_icon_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../chipscope_icon_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 1457.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc5vfx70tff1136-1 -implement xflow.opt system.ngc
Release 13.4 - Xflow O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc5vfx70tff1136-1 -implement xflow.opt
system.ngc  
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
.... Copying flowfile E:/Xilinx/13.4/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation 

Using Flow File:
E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/fpga.flw 
Using Option File(s): 
 E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vfx70tff1136-1 -nt timestamp -bm system.bmm
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 13.4 - ngdbuild O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc5vfx70tff1136-1 -nt timestamp -bm system.bmm
E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/system.ngc" ...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/microblaze_0_wrapper.
ngc"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/mb_plb_wrapper.ngc"..
.
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/ilmb_wrapper.ngc"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/dlmb_wrapper.ngc"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/dlmb_cntlr_wrapper.ng
c"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/ilmb_cntlr_wrapper.ng
c"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/lmb_bram_wrapper.ngc"
...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/rs232_uart_1_wrapper.
ngc"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/rs232_uart_2_wrapper.
ngc"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/sram_wrapper.ngc"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/ddr2_sdram_wrapper.ng
c"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/sysace_compactflash_w
rapper.ngc"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/clock_generator_0_wra
pper.ngc"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/mdm_0_wrapper.ngc"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/proc_sys_reset_0_wrap
per.ngc"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/xps_intc_0_wrapper.ng
c"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/data_coherence_contro
ller_0_wrapper.ngc"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/jaip_0_wrapper.ngc"..
.
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wrapp
er.ngc"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_wrap
per.ngc"...
Applying constraints in
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/ddr2_sdram_wrapper.nc
f" to module "DDR2_SDRAM"...
Checking Constraint Associations...
Applying constraints in
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wrapp
er.ncf" to module "chipscope_ila_0"...
WARNING:ConstraintSystem:192 - The TNM 'D2_CLK', does not directly or indirectly
   drive any flip-flops, latches and/or RAMS and cannot be actively used by the
   referencing TIg constraint ''. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the none of
   the referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC TS_D2_TO_T2 = FROM D2_CLK TO "FFS" TIG;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wr
   apper.ncf(6)]
   <TIMESPEC TS_J2_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wr
   apper.ncf(7)]
   <TIMESPEC TS_J3_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wr
   apper.ncf(8)]
   <TIMESPEC TS_J4_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wr
   apper.ncf(9)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_D2_TO_T2 = FROM D2_CLK TO "FFS" TIG;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wr
   apper.ncf(6)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J2_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wr
   apper.ncf(7)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J3_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wr
   apper.ncf(8)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J4_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wr
   apper.ncf(9)]

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST "U0/*/U_STAT/U_DIRTY_LDC" TNM = D2_CLK;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_ila_0_wr
   apper.ncf(5)]'
Applying constraints in
"E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_wrap
per.ncf" to module "chipscope_icon_0"...
WARNING:ConstraintSystem:190 - The TNM 'J_CLK', does not directly or indirectly
   drive any flip-flops, latches and/or RAMS and cannot be actively used by the
   referencing Period constraint 'TS_J_CLK'. If clock manager blocks are
   directly or indirectly driven, a new TNM and PERIOD are derived only if the
   PERIOD constraint is the only referencing constraint and if an output of the
   clock manager block drives flip-flops, latches or RAMs.  
   This TNM is used in the following user groups and/or specifications:
   <TIMESPEC TS_J_CLK = PERIOD J_CLK 30 ns ;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_w
   rapper.ncf(2)]
   <TIMESPEC TS_U_TO_J = FROM U_CLK TO J_CLK 15 ns ;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_w
   rapper.ncf(6)]
   <TIMESPEC TS_J_TO_D = FROM J_CLK TO D_CLK TIG ;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_w
   rapper.ncf(8)]
   <TIMESPEC TS_D_TO_J = FROM D_CLK TO J_CLK TIG ;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_w
   rapper.ncf(9)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J_CLK = PERIOD J_CLK 30 ns ;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_w
   rapper.ncf(2)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_U_TO_J = FROM U_CLK TO J_CLK 15 ns ;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_w
   rapper.ncf(6)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J_TO_D = FROM J_CLK TO D_CLK TIG ;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_w
   rapper.ncf(8)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_D_TO_J = FROM D_CLK TO J_CLK TIG ;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_w
   rapper.ncf(9)]

WARNING:ConstraintSystem:192 - The TNM 'U_CLK', does not directly or indirectly
   drive any flip-flops, latches and/or RAMS and cannot be actively used by the
   referencing MaxDelay constraint 'TS_U_TO_J'. If clock manager blocks are
   directly or indirectly driven, a new TNM constraint will not be derived since
   the none of the referencing constraints are a PERIOD constraint. This TNM is
   used in the following user groups and/or specifications:
   <TIMESPEC TS_U_TO_J = FROM U_CLK TO J_CLK 15 ns ;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_w
   rapper.ncf(6)]
   <TIMESPEC TS_U_TO_U = FROM U_CLK TO U_CLK 15 ns ;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_w
   rapper.ncf(7)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_U_TO_J = FROM U_CLK TO J_CLK 15 ns ;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_w
   rapper.ncf(6)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_U_TO_U = FROM U_CLK TO U_CLK 15 ns ;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_w
   rapper.ncf(7)]

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<NET "U0/U_ICON/*/iDRCK_LOCAL" TNM_NET = J_CLK ;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_w
   rapper.ncf(1)]'
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<NET "U0/iUPDATE_OUT" TNM_NET = U_CLK ;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_w
   rapper.ncf(4)]'
WARNING:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<NET "U0/iSHIFT_OUT" TIG ;>
   [E:/JAIP/WB_verison/WB_TMT_83_GC_debug_curr/implementation/chipscope_icon_0_w
   rapper.ncf(5)]'
INFO:NgdBuild:1317 - Using core chipscope_ila_v1 requires a ChipScopePro
   license.  The following blocks are instances of core chipscope_ila_v1:
	/system/chipscope_ila_0

INFO:NgdBuild:1317 - Using core chipscope_ila_v1 requires a ChipScopePro
   license.  The following blocks are instances of core chipscope_ila_v1:
	/system/chipscope_ila_0

-----------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

-----------------------------------------------

-----------------------------------------------
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J_CLK = PERIOD "J_CLK"
   30000.000000000 pS HIGH 50.000000000 ;>: Unable to find an active 'TNM' or
   'TimeGrp' constraint named 'J_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_U_TO_J = FROM "U_CLK" TO
   "J_CLK" 15000.000000000 pS;>: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'U_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_U_TO_J = FROM "U_CLK" TO
   "J_CLK" 15000.000000000 pS;>: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'J_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_U_TO_U = FROM "U_CLK" TO
   "U_CLK" 15000.000000000 pS;>: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'U_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_U_TO_U = FROM "U_CLK" TO
   "U_CLK" 15000.000000000 pS;>: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'U_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J_TO_D = FROM "J_CLK" TO
   "D_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'J_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_D_TO_J = FROM "D_CLK" TO
   "J_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'J_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_D2_TO_T2 = FROM "D2_CLK"
   TO FFS TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J2_TO_D2 = FROM FFS TO
   "D2_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J3_TO_D2 = FROM FFS TO
   "D2_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J4_TO_D2 = FROM FFS TO
   "D2_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 1.666666667 PHASE 1.5 ns HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1" TS_sys_clk_pin
   * 1.666666667 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 2 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3" TS_sys_clk_pin
   * 0.833333333 HIGH 50>

INFO:ConstraintSystem - The Period constraint <PERIOD = 30000 ps;>
   [system.ucf(193)], is specified using the Net Period method which is not
   recommended. Please use the Timespec PERIOD method.

Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1212 - User specified non-default attribute value
   (12.0000000000000000) was detected for the CLKIN_PERIOD attribute on DCM
   "clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST".  This does not
   match the PERIOD constraint value (83333.3333 KHz.).  The uncertainty
   calculation will use the non-default attribute value.  This could result in
   incorrect uncertainty calculated for DCM output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/SYNC_MEM_DQT.REG_DQT_GEN[2].DQT_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/GSYNC_MEM_RDACK_GEN.ADDR_ALIGN_PIPE_GEN[3].
   ALIGN_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_
   REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_
   REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN
   [6].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[
   6].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_
   BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_
   BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_
   BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_
   BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S
   _H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[1].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[2].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[3].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[4].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[5].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[6].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[7].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'data_coherence_controller_0/data_coherence_controller_0/PLBV46_MASTER_BURST_
   I/I_RD_WR_CONTROL/I_FIFO_REN_WRACK_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'data_coherence_controller_0/data_coherence_controller_0/PLBV46_MASTER_BURST_
   I/I_RD_WR_CONTROL/I_RDERR_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'data_coherence_controller_0/data_coherence_controller_0/PLBV46_MASTER_BURST_
   I/I_RD_WR_CONTROL/I_WRERR_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'data_coherence_controller_0/data_coherence_controller_0/PLBV46_MASTER_BURST_
   I/I_RD_WR_CONTROL/I_RDSOP_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'data_coherence_controller_0/data_coherence_controller_0/PLBV46_MASTER_BURST_
   I/I_RD_WR_CONTROL/I_RDEOP_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'jaip_0/jaip_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_RDERR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'jaip_0/jaip_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_WRERR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'jaip_0/jaip_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_RDSOP_REG' has
   unconnected output pin
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BR
   AM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16" of type
   "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver
WARNING:NgdBuild:452 - logical net 'N255' has no driver
WARNING:NgdBuild:452 - logical net 'N256' has no driver
WARNING:NgdBuild:452 - logical net 'N257' has no driver
WARNING:NgdBuild:483 - Attribute "INIT" on
   "jaip_0/jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/ALU_Unit/divider0/blk000
   00003/sig000001cd" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 143

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  37 sec
Total CPU time to NGDBUILD completion:  1 min  34 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.4 - Map O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vfx70tff1136-1".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc5vfx70t' is not a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:MapLib:701 - Signal fpga_0_SysACE_CompactFlash_SysACE_MPIRQ_pin
   connected to top level port fpga_0_SysACE_CompactFlash_SysACE_MPIRQ_pin has
   been removed.
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I
   _CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_3
   2K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   jaip_0/jaip_0/USER_LOGIC_I/GC1/Mram_MEM
   of frag REGCLKAU connected to power/ground net
   jaip_0/jaip_0/USER_LOGIC_I/GC1/Mram_MEM_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   jaip_0/jaip_0/USER_LOGIC_I/GC1/Mram_MEM
   of frag REGCLKAL connected to power/ground net
   jaip_0/jaip_0/USER_LOGIC_I/GC1/Mram_MEM_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].
   RAMB36_I1
   of frag REGCLKAU connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].
   RAMB36_I1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].
   RAMB36_I1
   of frag REGCLKAL connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].
   RAMB36_I1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].
   RAMB36_I1
   of frag REGCLKBU connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].
   RAMB36_I1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].
   RAMB36_I1
   of frag REGCLKBL connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].
   RAMB36_I1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].R
   AMB36_I1
   of frag REGCLKAU connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].R
   AMB36_I1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].R
   AMB36_I1
   of frag REGCLKAL connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].R
   AMB36_I1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].R
   AMB36_I1
   of frag REGCLKBU connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].R
   AMB36_I1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].R
   AMB36_I1
   of frag REGCLKBL connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].R
   AMB36_I1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Data_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1
   of frag REGCLKAU connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Data_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1_REGCLKAU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Data_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1
   of frag REGCLKAL connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Data_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1_REGCLKAL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Data_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1
   of frag REGCLKBU connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Data_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1_REGCLKBU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Data_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1
   of frag REGCLKBL connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Data_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1_REGCLKBL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1
   of frag REGCLKAU connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1_REGCLKAU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1
   of frag REGCLKAL connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1_REGCLKAL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1
   of frag REGCLKBU connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1
   of frag REGCLKBL connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1_REGCLKBL_t
   iesig
Running directed packing...
WARNING:Pack:2574 - The F7 multiplexer symbol
   "jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/Mcount_mem_flush_set_xor<5>1_f7" and its I1 input driver "jaip_0/XST_GND" were implemented suboptimally in
   the same slice component. The function generator could not be placed directly
   driving the F7 multiplexer. The design will exhibit suboptimal timing.
WARNING:Pack:2143 - The function generator "jaip_0/XST_GND" failed to merge with
   F7 multiplexer
   "jaip_0/jaip_0/USER_LOGIC_I/Java_core/TH_data_in_mux0004<11>92".  There are
   more than two MUXF7 wide function muxes.  The design will exhibit suboptimal
   timing.
WARNING:Pack:2143 - The function generator "jaip_0/XST_GND" failed to merge with
   F7 multiplexer
   "jaip_0/jaip_0/USER_LOGIC_I/Java_core/TH_data_in_mux0004<13>92".  There are
   more than two MUXF7 wide function muxes.  The design will exhibit suboptimal
   timing.
WARNING:Pack:2143 - The function generator "jaip_0/XST_GND" failed to merge with
   F7 multiplexer
   "jaip_0/jaip_0/USER_LOGIC_I/Java_core/TH_data_in_mux0004<15>92".  There are
   more than two MUXF7 wide function muxes.  The design will exhibit suboptimal
   timing.
WARNING:Pack:2143 - The function generator "jaip_0/XST_GND" failed to merge with
   F7 multiplexer
   "jaip_0/jaip_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sm_plb_ld_wrdata_reg_ns_
   f7".  There are more than two MUXF7 wide function muxes.  The design will
   exhibit suboptimal timing.
WARNING:Pack:2143 - The function generator "jaip_0/XST_GND" failed to merge with
   F7 multiplexer
   "jaip_0/jaip_0/USER_LOGIC_I/Java_core/Decode_Unit/load_immediate1_reg_mux0000
   <0>48".  There are more than two MUXF7 wide function muxes.  The design will
   exhibit suboptimal timing.
WARNING:Pack:2143 - The function generator "jaip_0/XST_GND" failed to merge with
   F7 multiplexer
   "jaip_0/jaip_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sm_post_wrreq_ns_f7". 
   There are more than two MUXF7 wide function muxes.  The design will exhibit
   suboptimal timing.
WARNING:Pack:2143 - The function generator "jaip_0/XST_GND" failed to merge with
   F7 multiplexer "jaip_0/jaip_0/USER_LOGIC_I/Java_core/arrayTag_and0000_f7". 
   There are more than two MUXF7 wide function muxes.  The design will exhibit
   suboptimal timing.
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 33 secs 
Total CPU  time at the beginning of Placer: 1 mins 30 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:fd4c4c91) REAL time: 1 mins 40 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<31>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<30>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<29>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<28>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<27>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<26>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<25>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<24>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<23>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<22>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<21>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<20>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<19>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<18>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<17>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<16>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<15>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<14>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<13>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<12>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<11>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<10>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<9>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<8>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<7>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<6>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<5>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<4>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<3>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<2>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<1>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<0>   IOSTANDARD = LVCMOS33


Phase 2.7  Design Feasibility Check (Checksum:fd4c4c91) REAL time: 1 mins 40 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:6fe22603) REAL time: 1 mins 40 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:750ea16b) REAL time: 1 mins 40 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:750ea16b) REAL time: 2 mins 28 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:750ea16b) REAL time: 2 mins 29 secs 

Phase 7.2  Initial Clock and IO Placement



There are 16 clock regions on the target FPGA device:
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y7:                        | CLOCKREGION_X1Y7:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y6:                        | CLOCKREGION_X1Y6:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y5:                        | CLOCKREGION_X1Y5:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y4:                        | CLOCKREGION_X1Y4:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y3:                        | CLOCKREGION_X1Y3:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y2:                        | CLOCKREGION_X1Y2:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y1:                        | CLOCKREGION_X1Y1:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 2 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y0:                        | CLOCKREGION_X1Y0:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|


Clock-Region: <CLOCKREGION_X0Y1>
  key resource utilizations (used/available): edge-bufios - 2/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  24  |  2  |  0 |   60   |   60   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  24  |  4  |  0 |   40   |   40   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  24  |  0  |  0 |   80   |   80   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X0Y2>
  key resource utilizations (used/available): edge-bufios - 3/4; center-bufios - 0/2; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|   8  |  0  |  0 |   60   |   60   |  1280 |   640 |  1920 |   0  |   0  |  1  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  24  |  2  |  0 |   60   |   60   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  24  |  4  |  0 |   40   |   40   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X0Y6>
  key resource utilizations (used/available): edge-bufios - 3/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  24  |  0  |  0 |   80   |   80   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  24  |  4  |  0 |   40   |   40   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  24  |  2  |  0 |   60   |   60   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------




######################################################################################
# REGIONAL CLOCKING RESOURCE DISTRIBUTION UCF REPORT:
#
# Number of Regional Clocking Regions in the device: 16  (4 clock spines in each)
# Number of Regional Clock Networks used in this design: 8 (each network can be
# composed of up to 3 clock spines and cover up to 3 regional clock regions)
# 
######################################################################################

# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" driven by
"BUFIO_X0Y27"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y27" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" RANGE =
CLOCKREGION_X0Y6;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" driven by
"BUFIO_X0Y9"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y9" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" RANGE =
CLOCKREGION_X0Y2;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" driven by
"BUFIO_X0Y11"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y11" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" RANGE =
CLOCKREGION_X0Y2;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" driven by
"BUFIO_X0Y4"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y4" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" RANGE =
CLOCKREGION_X0Y1;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" driven by
"BUFIO_X0Y25"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y25" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" RANGE =
CLOCKREGION_X0Y6;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" driven by
"BUFIO_X0Y7"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y7" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" RANGE =
CLOCKREGION_X0Y1;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" driven by
"BUFIO_X0Y26"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y26" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" RANGE =
CLOCKREGION_X0Y6;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" driven by
"BUFIO_X0Y10"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y10" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" RANGE =
CLOCKREGION_X0Y2;


Phase 7.2  Initial Clock and IO Placement (Checksum:a9d89831) REAL time: 2 mins 34 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:a9d89831) REAL time: 2 mins 34 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:a9d89831) REAL time: 2 mins 34 secs 

Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:a9d89831) REAL time: 2 mins 34 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:a9d89831) REAL time: 2 mins 35 secs 

Phase 12.8  Global Placement
..................................
...............................................................................................................................................................
..................................................................
..........................................................................................................................................................................................
........................................................................
....................................................................................................
........................................................................
.......................................................................
Phase 12.8  Global Placement (Checksum:4fe63e74) REAL time: 5 mins 52 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:4fe63e74) REAL time: 5 mins 52 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:4fe63e74) REAL time: 5 mins 55 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:d4ea6f83) REAL time: 8 mins 53 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:d4ea6f83) REAL time: 8 mins 56 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:d4ea6f83) REAL time: 8 mins 57 secs 

Total REAL time to Placer completion: 8 mins 59 secs 
Total CPU  time to Placer completion: 8 mins 56 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:  206
Slice Logic Utilization:
  Number of Slice Registers:                17,814 out of  44,800   39
    Number used as Flip Flops:              17,704
    Number used as Latches:                    104
    Number used as Latch-thrus:                  6
  Number of Slice LUTs:                     21,004 out of  44,800   46
    Number used as logic:                   19,534 out of  44,800   43
      Number using O6 output only:          18,215
      Number using O5 output only:             149
      Number using O5 and O6:                1,170
    Number used as Memory:                     894 out of  13,120    6
      Number used as Dual Port RAM:            152
        Number using O6 output only:            68
        Number using O5 and O6:                 84
      Number used as Single Port RAM:            4
        Number using O6 output only:             4
      Number used as Shift Register:           738
        Number using O6 output only:           736
        Number using O5 output only:             1
        Number using O5 and O6:                  1
    Number used as exclusive route-thru:       576
  Number of route-thrus:                       977
    Number using O6 output only:               613
    Number using O5 output only:               255
    Number using O5 and O6:                    109

Slice Logic Distribution:
  Number of occupied Slices:                 9,119 out of  11,200   81
  Number of LUT Flip Flop pairs used:       27,667
    Number with an unused Flip Flop:         9,853 out of  27,667   35
    Number with an unused LUT:               6,663 out of  27,667   24
    Number of fully used LUT-FF pairs:      11,151 out of  27,667   40
    Number of unique control sets:           1,384
    Number of slice register sites lost
      to control set restrictions:           2,901 out of  44,800    6

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       213 out of     640   33
    Number of LOCed IOBs:                      213 out of     213  100
    IOB Flip Flops:                            456

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      66 out of     148   44
    Number using BlockRAM only:                 66
    Total primitives used:
      Number of 36k BlockRAM used:              54
      Number of 18k BlockRAM used:              21
    Total Memory used (KB):                  2,322 out of   5,328   43
  Number of BUFG/BUFGCTRLs:                     10 out of      32   31
    Number used as BUFGs:                       10
  Number of IDELAYCTRLs:                         3 out of      22   13
  Number of BSCANs:                              2 out of       4   50
  Number of BUFIOs:                              8 out of      80   10
  Number of DCM_ADVs:                            1 out of      12    8
  Number of DSP48Es:                             6 out of     128    4
  Number of PLL_ADVs:                            1 out of       6   16

  Number of RPM macros:            9
Average Fanout of Non-Clock Nets:                3.85

Peak Memory Usage:  1138 MB
Total REAL time to MAP completion:  9 mins 26 secs 
Total CPU time to MAP completion:   9 mins 22 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - par O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <E:/Xilinx/13.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '5vfx70t.nph' in environment
E:\Xilinx\13.4\ISE_DS\ISE\;E:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc5vfx70t, package ff1136, speed -1
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc5vfx70t' is not a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.73 2012-01-07".



Device Utilization Summary:

   Number of BSCANs                          2 out of 4      50
   Number of BUFGs                          10 out of 32     31
   Number of BUFIOs                          8 out of 80     10
   Number of DCM_ADVs                        1 out of 12      8
   Number of DSP48Es                         6 out of 128     4
   Number of IDELAYCTRLs                     3 out of 22     13
      Number of LOCed IDELAYCTRLs            3 out of 3     100

   Number of ILOGICs                       123 out of 800    15
      Number of LOCed ILOGICs                8 out of 123     6

   Number of External IOBs                 213 out of 640    33
      Number of LOCed IOBs                 213 out of 213   100

   Number of IODELAYs                       80 out of 800    10
      Number of LOCed IODELAYs               8 out of 80     10

   Number of OLOGICs                       205 out of 800    25
   Number of PLL_ADVs                        1 out of 6      16
   Number of RAMB18X2s                      12 out of 148     8
   Number of RAMB36_EXPs                    54 out of 148    36
   Number of Slices                       9119 out of 11200  81
   Number of Slice Registers             17814 out of 44800  39
      Number used as Flip Flops          17704
      Number used as Latches               104
      Number used as LatchThrus              6

   Number of Slice LUTS                  21004 out of 44800  46
   Number of Slice LUT-Flip Flop pairs   27667 out of 44800  61


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please
   consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 43 secs 
Finished initial Timing Analysis.  REAL time: 44 secs 

WARNING:Par:288 - The signal mb_plb_PLB_MIRQ<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/N174 has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/PLB_Sssize<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout13<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout7<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<2> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout22<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<3> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout14<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<1> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout19<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb_PLB_MRdErr<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb_PLB_MWrErr<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb_PLB_MIRQ<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb_PLB_MIRQ<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb_PLB_MIRQ<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<0> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal mb_plb_PLB_MWrErr<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb_PLB_MRdErr<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb_PLB_MWrErr<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_rd_lvl1_n<3> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<27> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal mb_plb_PLB_MWrErr<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_rd_lvl2_n<3> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb_PLB_MRdErr<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout28<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_wr_lvl3_n<3> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_wr_lvl1_n<3> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_wr_lvl2_n<3> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb_PLB_MRdErr<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<28> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_rd_lvl3_n<3> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout8<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<25> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<6> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<22> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<29> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<26> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<24> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<13> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<7> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<19> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<16> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout<1> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout30<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<23> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<20> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout16<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout0<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout26<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<4> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<5> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout<1> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout8<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout2<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<15> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<21> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout20<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout25<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBLOCKERR_MUX/lutout<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout10<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout6<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout6<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout13<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout0<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout12<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout5<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout18<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout12<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<12> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<10> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout1<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout1<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout27<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout3<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout14<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<8> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<14> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout24<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout29<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<9> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_REQ_PRIOR/lutout<1> has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout3<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<6> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<7> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout9<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout9<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout5<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout10<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout2<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout7<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb_PLB_MRdWdAddr<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout21<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout17<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb_PLB_MRdWdAddr<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb_PLB_MRdWdAddr<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<17> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<4> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<5> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<15> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<13> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout11<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<18> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<11> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<14> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<12> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<3> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<18> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<16> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<2> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<25> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<19> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<1> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal mb_plb_PLB_MRdWdAddr<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<24> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<20> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<17> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_addr_out<0> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout4<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout4<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout23<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout15<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout11<1> has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<27> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<26> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<22> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<29> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<28> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<21> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<23> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<10> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<8> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<9> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal data_coherence_controller_0_DCC_0_data_out<11> has no load.  PAR will not attempt to route
   this signal.
Starting Router


Phase  1  : 137657 unrouted;      REAL time: 55 secs 
INFO:Route:538 - One or more MIG cores have been detected in your design and have been successfully
   placed and routed. These MIG core(s) have critical skew and delay requirements 
   that are independent of the user (UCF) timing constraints. These MIG-related timing 
   constraints have been successfully met in this design. However, the user must verify
   separately that all timing constraints specified in the UCF file have been met.


Phase  2  : 120909 unrouted;      REAL time: 1 mins 2 secs 

Phase  3  : 57077 unrouted;      REAL time: 1 mins 52 secs 

Phase  4  : 58806 unrouted; (Setup:580, Hold:421, Component Switching Limit:0)     REAL time: 2 mins 28 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:1303, Hold:421, Component Switching Limit:0)     REAL time: 4 mins 3 secs 

Phase  6  : 0 unrouted; (Setup:240, Hold:421, Component Switching Limit:0)     REAL time: 4 mins 27 secs 

Updating file: system.ncd with current fully routed design.

Phase  7  : 0 unrouted; (Setup:0, Hold:421, Component Switching Limit:0)     REAL time: 6 mins 33 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:421, Component Switching Limit:0)     REAL time: 6 mins 33 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 6 mins 35 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 6 mins 45 secs 
Total REAL time to Router completion: 6 mins 45 secs 
Total CPU time to Router completion: 7 mins 14 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  clk_83_3333MHzPLL0 | BUFGCTRL_X0Y3| No   | 6318 |  0.594     |  2.126      |
+---------------------+--------------+------+------+------------+-------------+
| clk_166_6667MHzPLL0 | BUFGCTRL_X0Y1| No   |  772 |  0.550     |  2.081      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_ila_0_icon |              |      |      |            |             |
|         _control<0> |BUFGCTRL_X0Y29| No   |   87 |  0.472     |  2.126      |
+---------------------+--------------+------+------+------------+-------------+
|clk_166_6667MHz90PLL |              |      |      |            |             |
|                   0 | BUFGCTRL_X0Y0| No   |  163 |  0.269     |  2.034      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |BUFGCTRL_X0Y28| No   |   72 |  0.468     |  2.039      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_SysACE_Compac |              |      |      |            |             |
|tFlash_SysACE_CLK_pi |              |      |      |            |             |
|             n_BUFGP | BUFGCTRL_X0Y5| No   |   55 |  0.266     |  1.828      |
+---------------------+--------------+------+------+------------+-------------+
|jaip_0/jaip_0/USER_L |              |      |      |            |             |
|OGIC_I/Cache_control |              |      |      |            |             |
|ler1/victum_entry_in |              |      |      |            |             |
|              dex<0> |BUFGCTRL_X0Y31| No   |    8 |  0.097     |  1.883      |
+---------------------+--------------+------+------+------------+-------------+
|jaip_0/jaip_0/USER_L |              |      |      |            |             |
|OGIC_I/Cache_control |              |      |      |            |             |
|      ler1/flush_reg |BUFGCTRL_X0Y30| No   |   18 |  0.065     |  1.917      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<0> |        IO Clk| No   |   17 |  0.095     |  0.419      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<1> |        IO Clk| No   |   17 |  0.083     |  0.380      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<2> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<3> |        IO Clk| No   |   17 |  0.107     |  0.404      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<5> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<4> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<6> |        IO Clk| No   |   17 |  0.096     |  0.393      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<7> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|     clk_200_0000MHz | BUFGCTRL_X0Y2| No   |    3 |  0.077     |  1.879      |
+---------------------+--------------+------+------+------------+-------------+
|jaip_0_JAIP2COOR_cac |              |      |      |            |             |
|             he_w_en |         Local|      | 1774 |  0.264     |  5.677      |
+---------------------+--------------+------+------+------------+-------------+
|        bscan_update |         Local|      |   21 |  2.845     |  4.793      |
+---------------------+--------------+------+------+------------+-------------+
|jaip_0/jaip_0/USER_L |              |      |      |            |             |
|OGIC_I/Cache_control |              |      |      |            |             |
|ler1/cacheMB_dirty_i |              |      |      |            |             |
|         n_1_not0001 |         Local|      |    1 |  0.000     |  0.459      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_ila_0_icon |              |      |      |            |             |
|        _control<13> |         Local|      |    5 |  0.000     |  0.473      |
+---------------------+--------------+------+------+------------+-------------+
|jaip_0/jaip_0/USER_L |              |      |      |            |             |
|OGIC_I/labal_enable_ |              |      |      |            |             |
|arraycopy_0.HW_acc1/ |              |      |      |            |             |
|next_aryBufLen_not00 |              |      |      |            |             |
|                  01 |         Local|      |    3 |  0.336     |  0.799      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_icon_0/chi |              |      |      |            |             |
|pscope_icon_0/i_chip |              |      |      |            |             |
|scope_icon_0/U0/iUPD |              |      |      |            |             |
|             ATE_OUT |         Local|      |    1 |  0.000     |  1.887      |
+---------------------+--------------+------+------+------------+-------------+
|jaip_0/jaip_0/USER_L |              |      |      |            |             |
|OGIC_I/Cache_control |              |      |      |            |             |
|ler1/cacheMB_dirty_i |              |      |      |            |             |
|         n_0_not0001 |         Local|      |    1 |  0.000     |  0.605      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 3

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.012ns|     0.838ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[6].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.027ns|     5.972ns|       0|           0
  G_PLL0_CLKOUT1 = PERIOD TIMEGRP         " | HOLD        |     0.017ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT1" TS_sys_clk_pin         * 1.6 |             |            |            |        |            
  6666667 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.030ns|    11.970ns|       0|           0
  G_PLL0_CLKOUT3 = PERIOD TIMEGRP         " | HOLD        |     0.008ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT3" TS_sys_clk_pin         * 0.8 |             |            |            |        |            
  33333333 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_ | SETUP       |     0.038ns|     1.862ns|       0|           0
  CE_IDDR" TO TIMEGRP "TNM_DQS_FLOPS"       | HOLD        |     0.998ns|            |       0|           0
     1.9 ns                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[0].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[1].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[5].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[2].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[3].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[4].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[7].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.531ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<6>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.072ns|     0.528ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<1>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<0>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<2>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<3>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<4>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<5>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<7>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.411ns|     5.588ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.444ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         * 1.6 |             |            |            |        |            
  6666667 PHASE 1.5 ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | MINPERIOD   |     3.334ns|     1.666ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " |             |            |            |        |            
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         * 2 H |             |            |            |        |            
  IGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FRO | SETUP       |     5.270ns|     6.730ns|       0|           0
  M TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO      | HOLD        |     0.254ns|            |       0|           0
      TIMEGRP "FFS" 12 ns                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP | SETUP       |     6.511ns|     5.489ns|       0|           0
   "TNM_RD_DATA_SEL" TO TIMEGRP "FFS"       | HOLD        |     0.090ns|            |       0|           0
     12 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP "T | SETUP       |     7.429ns|     4.571ns|       0|           0
  NM_GATE_DLY" TO TIMEGRP "FFS" 12 ns       | HOLD        |     0.429ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGR | SETUP       |    10.012ns|     1.988ns|       0|           0
  P "TNM_CAL_RDEN_DLY" TO TIMEGRP "FFS"     | HOLD        |     0.111ns|            |       0|           0
       12 ns                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP "T | SETUP       |    10.116ns|     1.884ns|       0|           0
  NM_RDEN_DLY" TO TIMEGRP "FFS" 12 ns       | HOLD        |     0.275ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  NET "fpga_0_SysACE_CompactFlash_SysACE_CL | SETUP       |    22.896ns|     7.104ns|       0|           0
  K_pin_BUFGP/IBUFG" PERIOD = 30 ns         | HOLD        |     0.465ns|            |       0|           0
   HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM | N/A         |         N/A|         N/A|     N/A|         N/A
   TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO       |             |            |            |        |            
     TIMEGRP "FFS" 12 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      9.975ns|            0|            0|            0|    153283463|
| TS_clock_generator_0_clock_gen|      6.000ns|      5.588ns|          N/A|            0|            0|          898|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      6.000ns|      5.972ns|          N/A|            0|            0|        11694|            0|
| erator_0_SIG_PLL0_CLKOUT1     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      1.666ns|          N/A|            0|            0|            0|            0|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     12.000ns|     11.970ns|          N/A|            0|            0|    153270871|            0|
| erator_0_SIG_PLL0_CLKOUT3     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 140 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 7 mins 12 secs 
Total CPU time to PAR completion: 7 mins 32 secs 

Peak Memory Usage:  1161 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 142
Number of info messages: 2

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vfx70t.nph' in environment
E:\Xilinx\13.4\ISE_DS\ISE\;E:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc5vfx70t, package ff1136, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 13.4 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vfx70t,-1 (PRODUCTION 1.73 2012-01-07, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 153284291 paths, 16 nets, and 122137 connections

Design statistics:
   Minimum period:  11.970ns (Maximum frequency:  83.542MHz)
   Maximum path delay from/to any node:   6.730ns
   Maximum net delay:   0.838ns


Analysis completed Wed Jun 25 17:43:03 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 1 mins 10 secs 


xflow done!
touch __xps/system_routed
xilperl E:/Xilinx/13.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error no implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 13.4 - Bitgen O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vfx70t.nph' in environment
E:\Xilinx\13.4\ISE_DS\ISE\;E:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc5vfx70t, package ff1136, speed -1
Opened constraints file system.pcf.

Wed Jun 25 17:43:24 2014

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/cacheMB_dirty_in_1_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   chipscope_ila_0_icon_control<13> is sourced by a combinatorial pin. This is
   not good design practice. Use the CE pin to control the loading of data into
   the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   jaip_0/jaip_0/USER_LOGIC_I/labal_enable_arraycopy_0.HW_acc1/next_aryBufLen_no
   t0001 is sourced by a combinatorial pin. This is not good design practice.
   Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/cacheMB_dirty_in_0_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal <mb_plb_PLB_MIRQ<1>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <mb_plb/N174> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <mb_plb/PLB_Sssize<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout13<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout7<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<2>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout22<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<3>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout14<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<1>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout19<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <mb_plb_PLB_MRdErr<2>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <mb_plb_PLB_MWrErr<2>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <mb_plb_PLB_MIRQ<3>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <mb_plb_PLB_MIRQ<2>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <mb_plb_PLB_MIRQ<0>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<0>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <mb_plb_PLB_MWrErr<3>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <mb_plb_PLB_MRdErr<1>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <mb_plb_PLB_MWrErr<1>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_rd
   _lvl1_n<3>> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<27>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <mb_plb_PLB_MWrErr<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_rd
   _lvl2_n<3>> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal <mb_plb_PLB_MRdErr<3>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout28<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_wr
   _lvl3_n<3>> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_wr
   _lvl1_n<3>> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_wr
   _lvl2_n<3>> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal <mb_plb_PLB_MRdErr<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<28>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_rd
   _lvl3_n<3>> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout8<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<25>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<6>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<22>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<29>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<26>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<24>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<13>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<7>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<19>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<16>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<30>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout30<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<23>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<20>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout16<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout0<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout26<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<4>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<5>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout8<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout2<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<15>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<31>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<21>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout20<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout25<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBLOCKERR_MUX/lutout<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout10<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout6<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout6<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout13<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout0<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout12<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout5<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout18<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout12<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<12>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<10>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout1<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout1<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout27<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout3<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout14<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<8>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<14>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout24<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout29<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<9>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_REQ_PRIOR/lutou
   t<1>> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout3<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<6>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<7>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout9<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout9<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout5<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout10<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout2<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout7<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <mb_plb_PLB_MRdWdAddr<13>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout21<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout17<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <mb_plb_PLB_MRdWdAddr<10>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <mb_plb_PLB_MRdWdAddr<11>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<17>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<4>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<5>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<15>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<13>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout11<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<18>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<11>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<14>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<12>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<3>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<18>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<16>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<2>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<25>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<19>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<1>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <mb_plb_PLB_MRdWdAddr<0>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<24>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<20>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<17>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_addr_out<0>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout4<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout4<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout23<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout15<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout11<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<27>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<26>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<30>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<22>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<29>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<28>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<21>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<23>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<10>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<31>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<8>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<9>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <data_coherence_controller_0_DCC_0_data_out<11>> is incomplete. The signal
   does not drive any load pins in the design.
DRC detected 0 errors and 144 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:56 - Part 'xc5vfx70t' is not a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Wed Jun 25 22:07:56 2014
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 13.4 - psf2Edward EDK_O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 4 master(s) : 9 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4181 - PORT: ICACHE_FSL_IN_CLK, CONNECTOR:
   microblaze_0_IXCL_FSL_S_Clk - floating connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 978 
WARNING:EDK:4181 - PORT: ICACHE_FSL_OUT_CLK, CONNECTOR:
   microblaze_0_IXCL_FSL_M_Clk - floating connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 983 
WARNING:EDK:4181 - PORT: DCACHE_FSL_IN_CLK, CONNECTOR:
   microblaze_0_DXCL_FSL_S_Clk - floating connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 988 
WARNING:EDK:4181 - PORT: DCACHE_FSL_OUT_CLK, CONNECTOR:
   microblaze_0_DXCL_FSL_M_Clk - floating connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 993 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Chipscope Integrate Controller, instance 'chipscope_icon', exists in System 
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 13.4 - xdsgen EDK_O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing RS232_Uart_2.jpg.....
Rasterizing SRAM.jpg.....
Rasterizing DDR2_SDRAM.jpg.....
Rasterizing SysACE_CompactFlash.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing xps_intc_0.jpg.....
Rasterizing data_coherence_controller_0.jpg.....
Rasterizing jaip_0.jpg.....
Rasterizing chipscope_ila_0.jpg.....
Rasterizing chipscope_icon_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
Done!

********************************************************************************
At Local date and time: Wed Jun 25 22:08:22 2014
 xsdk.exe -hwspec E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Thu Jun 26 10:03:38 2014
 make -f system.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Thu Jun 26 10:03:38 2014
 xsdk.exe -hwspec E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\etc\system.filters
Done writing Tab View settings to:
	E:\JAIP\WB_verison\WB_TMT_83_GC_debug_curr\etc\system.gui
