module top_module (
    input clk,
    input areset,
    input x,
    output z
); 
    localparam A = 0;
    localparam B = 1;
    
    reg[1:0] state, next;
    
    
    always@(*) begin
        case(state)
            A: if(x) begin
                next = B;
                z = 1;
            end
            else begin
                next = A;
                z = 0;
            end
            
            B: if(x) begin
                next = B;
                z = 0;
            end
            else begin
             next = B;
             z = 1;
            end
            
            default: next = A;
            
            
        endcase
        
        
        
    end
    
    
    
    
    always@(posedge clk or posedge areset) begin
        if(areset) begin
           state <= A;             
        end
        
        else begin
           state <= next; 
            
        end
        
        
    end
    

endmodule
