// Seed: 2723391486
module module_0 #(
    parameter id_1 = 32'd28,
    parameter id_2 = 32'd69
) (
    _id_1,
    _id_2
);
  input wire _id_2;
  input wire _id_1;
  logic [id_2 : -1  !=  id_1] id_3;
  ;
endmodule
module module_1 #(
    parameter id_2 = 32'd41,
    parameter id_6 = 32'd69
) (
    input  uwire id_0,
    input  wire  id_1
    , id_5,
    input  tri1  _id_2,
    output wire  id_3
);
  localparam id_6 = 1 == -1;
  assign id_3 = id_2;
  module_0 modCall_1 (
      id_6,
      id_6
  );
  assign modCall_1.id_2 = 0;
  tri0 id_7;
  assign id_7 = (-1'b0);
  supply1 id_8;
  ;
  logic [id_2  <=  1 : id_6] id_9 = 1 < 1;
  wire id_10;
  assign id_8 = 1;
  wire id_11;
endmodule
