#! /usr/share/iverilog-0.9.7/bin/vvp
:ivl_version "0.9.7 " "(v0_9_6)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1dfbf40 .scope module, "tb_full" "tb_full" 2 1;
 .timescale 0 0;
v0x1f40b10_0 .net "ALU_to_A", 3 0, L_0x1f43830; 1 drivers
v0x1f40d80_0 .net "ALU_to_B", 3 0, L_0x1f43890; 1 drivers
v0x1f40e00_0 .net "A_to_ALU", 3 0, v0x1f3d440_0; 1 drivers
v0x1f40e80_0 .net "A_to_OUT", 3 0, v0x1f3d4e0_0; 1 drivers
v0x1f40f50_0 .net "A_to_RAM", 3 0, v0x1f3d330_0; 1 drivers
v0x1f41020_0 .net "A_to_TMP", 3 0, v0x1f3d630_0; 1 drivers
v0x1f410f0_0 .net "B_to_A", 3 0, v0x1f3bf90_0; 1 drivers
v0x1f411c0_0 .net "B_to_ALU", 3 0, v0x1f3bef0_0; 1 drivers
v0x1f412e0_0 .net "Cea", 0 0, v0x1f3f730_0; 1 drivers
v0x1f413b0_0 .net "Cei", 0 0, v0x1f3f800_0; 1 drivers
v0x1f41430_0 .net "Cetmp", 0 0, v0x1f3f8b0_0; 1 drivers
v0x1f41500_0 .net "Cp", 0 0, v0x1f3f960_0; 1 drivers
v0x1f415d0_0 .net "EaOut", 0 0, v0x1f3fa40_0; 1 drivers
v0x1f416a0_0 .net "EaRAM", 0 0, v0x1f3faf0_0; 1 drivers
v0x1f417f0_0 .net "Eatmp", 0 0, v0x1f3fbb0_0; 1 drivers
v0x1f418c0_0 .net "Eba", 0 0, v0x1f3fc60_0; 1 drivers
v0x1f41720_0 .net "Ei", 0 0, v0x1f3fd10_0; 1 drivers
v0x1f41a70_0 .net "Ep", 0 0, v0x1f3fdc0_0; 1 drivers
v0x1f41b90_0 .net "Etmpb", 0 0, v0x1f3fe70_0; 1 drivers
v0x1f41c60_0 .net "Eu", 0 0, v0x1f3ff20_0; 1 drivers
v0x1f41d90_0 .net "IR_to_Control", 3 0, v0x1f3ddb0_0; 1 drivers
v0x1f41e10_0 .net "IR_to_MAR", 3 0, v0x1f3dc90_0; 1 drivers
v0x1f41ce0_0 .net "LA", 0 0, v0x1f40050_0; 1 drivers
v0x1f41fa0_0 .net "LaALU", 0 0, v0x1f40150_0; 1 drivers
v0x1f420f0_0 .net "LaOUT", 0 0, v0x1f40200_0; 1 drivers
v0x1f42170_0 .net "LaRam", 0 0, v0x1f400d0_0; 1 drivers
v0x1f42070_0 .net "Lab", 0 0, v0x1f40370_0; 1 drivers
v0x1f42320_0 .net "LbALU", 0 0, v0x1f40490_0; 1 drivers
v0x1f42240_0 .net "Lbtmp", 0 0, v0x1f40510_0; 1 drivers
v0x1f424e0_0 .net "Li", 0 0, v0x1f403f0_0; 1 drivers
v0x1f423f0_0 .net "Lmi", 0 0, v0x1f40670_0; 1 drivers
v0x1f426b0_0 .net "Lmp", 0 0, v0x1f405c0_0; 1 drivers
v0x1f425b0_0 .net "Lo", 0 0, v0x1f407e0_0; 1 drivers
v0x1f42840_0 .net "LtmpRAM", 0 0, v0x1f406f0_0; 1 drivers
v0x1f42780_0 .net "Ltmpa", 0 0, v0x1f40930_0; 1 drivers
v0x1f42a30_0 .net "MAR_to_RAM", 3 0, v0x1f3eee0_0; 1 drivers
v0x1f42910_0 .net "OUT_to_disp", 3 0, v0x1f3ad80_0; 1 drivers
v0x1f42be0_0 .net "PC_to_MAR", 3 0, v0x1f3f470_0; 1 drivers
RS_0x7f46fbd696d8 .resolv tri, v0x1f3e790_0, v0x1f3e8b0_0, C4<zzzz>, C4<zzzz>;
v0x1f42ab0_0 .net8 "RAM_to_A", 3 0, RS_0x7f46fbd696d8; 2 drivers
v0x1f42b30_0 .net "RAM_to_IR", 7 0, v0x1f3e810_0; 1 drivers
v0x1f42e00_0 .net "RAM_to_TMP", 3 0, C4<zzzz>; 0 drivers
v0x1f42e80_0 .net "Su", 0 0, v0x1f40890_0; 1 drivers
v0x1f42c60_0 .net "TMP_to_ALU", 3 0, C4<zzzz>; 0 drivers
v0x1f42ce0_0 .net "TMP_to_B", 3 0, v0x1f3c640_0; 1 drivers
v0x1f43070_0 .var "clk", 0 0;
v0x1f430f0_0 .var "reset", 0 0;
S_0x1f3f5b0 .scope module, "example_tbCS" "ControlSequencer" 2 24, 3 2, S_0x1dfbf40;
 .timescale 0 0;
v0x1f3f730_0 .var "Cea", 0 0;
v0x1f3f800_0 .var "Cei", 0 0;
v0x1f3f8b0_0 .var "Cetmp", 0 0;
v0x1f3f960_0 .var "Cp", 0 0;
v0x1f3fa40_0 .var "EaOut", 0 0;
v0x1f3faf0_0 .var "EaRAM", 0 0;
v0x1f3fbb0_0 .var "Eatmp", 0 0;
v0x1f3fc60_0 .var "Eba", 0 0;
v0x1f3fd10_0 .var "Ei", 0 0;
v0x1f3fdc0_0 .var "Ep", 0 0;
v0x1f3fe70_0 .var "Etmpb", 0 0;
v0x1f3ff20_0 .var "Eu", 0 0;
v0x1f3ffd0_0 .alias "IR_to_Control", 3 0, v0x1f41d90_0;
v0x1f40050_0 .var "LA", 0 0;
v0x1f40150_0 .var "LaALU", 0 0;
v0x1f40200_0 .var "LaOUT", 0 0;
v0x1f400d0_0 .var "LaRam", 0 0;
v0x1f40370_0 .var "Lab", 0 0;
v0x1f40490_0 .var "LbALU", 0 0;
v0x1f40510_0 .var "Lbtmp", 0 0;
v0x1f403f0_0 .var "Li", 0 0;
v0x1f40670_0 .var "Lmi", 0 0;
v0x1f405c0_0 .var "Lmp", 0 0;
v0x1f407e0_0 .var "Lo", 0 0;
v0x1f406f0_0 .var "LtmpRAM", 0 0;
v0x1f40930_0 .var "Ltmpa", 0 0;
v0x1f40890_0 .var "Su", 0 0;
v0x1f40a90_0 .net "clk", 0 0, v0x1f43070_0; 1 drivers
v0x1f409b0_0 .var "counter_state", 5 0;
v0x1f40c00_0 .net "reset", 0 0, v0x1f430f0_0; 1 drivers
E_0x1f3f330 .event negedge, v0x1f3acd0_0;
E_0x1f3f6e0 .event negedge, v0x1f3ae20_0, v0x1f3acd0_0;
S_0x1f3efe0 .scope module, "example_tbPC" "ProgramCounter" 2 25, 3 374, S_0x1dfbf40;
 .timescale 0 0;
v0x1f3f0d0_0 .alias "Cp", 0 0, v0x1f41500_0;
v0x1f3f190_0 .alias "Ep", 0 0, v0x1f41a70_0;
v0x1f3f230_0 .alias "PC_to_MAR", 3 0, v0x1f42be0_0;
v0x1f3f2b0_0 .alias "clk", 0 0, v0x1f40a90_0;
v0x1f3d3b0_0 .var "count", 3 0;
v0x1f3f470_0 .var "count_buffer", 3 0;
v0x1f3f530_0 .alias "reset", 0 0, v0x1f40c00_0;
S_0x1f3ea50 .scope module, "example_tbMAR" "MAR" 2 26, 3 416, S_0x1dfbf40;
 .timescale 0 0;
v0x1f3eb90_0 .alias "IR_to_MAR", 3 0, v0x1f41e10_0;
v0x1f3ec60_0 .alias "Lmi", 0 0, v0x1f423f0_0;
v0x1f3ece0_0 .alias "Lmp", 0 0, v0x1f426b0_0;
v0x1f3ed80_0 .alias "MAR_to_RAM", 3 0, v0x1f42a30_0;
v0x1f3ee60_0 .alias "PC_to_MAR", 3 0, v0x1f42be0_0;
v0x1f3eee0_0 .var "address", 3 0;
v0x1f3ef60_0 .alias "clk", 0 0, v0x1f40a90_0;
E_0x1f3e310 .event edge, v0x1f3ece0_0, v0x1f3ee60_0, v0x1f3ec60_0, v0x1f3dac0_0;
S_0x1f3df70 .scope module, "example_tbRAMRAM" "RAM" 2 27, 3 444, S_0x1dfbf40;
 .timescale 0 0;
v0x1f3e0a0_0 .alias "A_to_RAM", 3 0, v0x1f40f50_0;
v0x1f3e170_0 .alias "Cea", 0 0, v0x1f412e0_0;
v0x1f3e1f0_0 .alias "Cei", 0 0, v0x1f413b0_0;
v0x1f3e290_0 .alias "Cetmp", 0 0, v0x1f41430_0;
v0x1f3e340_0 .alias "LA", 0 0, v0x1f41ce0_0;
v0x1f3e3e0_0 .alias "MAR_to_RAM", 3 0, v0x1f42a30_0;
v0x1f3e480_0 .alias "RAM_to_A", 3 0, v0x1f42ab0_0;
v0x1f3e500_0 .alias "RAM_to_IR", 7 0, v0x1f42b30_0;
v0x1f3e5b0_0 .alias "RAM_to_TMP", 3 0, v0x1f42ab0_0;
v0x1f3e630_0 .var/i "address", 31 0;
v0x1f3e710_0 .alias "clk", 0 0, v0x1f40a90_0;
v0x1f3e790_0 .var "dataA", 3 0;
v0x1f3e810_0 .var "dataIR", 7 0;
v0x1f3e8b0_0 .var "dataTMP", 3 0;
v0x1f3e9d0 .array "ram", 15 0, 7 0;
E_0x1f3dbc0 .event edge, v0x1f3e340_0, v0x1f3cc00_0, v0x1f3e3e0_0;
S_0x1f3d860 .scope module, "example_tbIR" "InstructionRegister" 2 28, 3 514, S_0x1dfbf40;
 .timescale 0 0;
v0x1f3d950_0 .alias "Ei", 0 0, v0x1f41720_0;
v0x1f3da10_0 .alias "IR_to_Control", 3 0, v0x1f41d90_0;
v0x1f3dac0_0 .alias "IR_to_MAR", 3 0, v0x1f41e10_0;
v0x1f3db40_0 .alias "Li", 0 0, v0x1f424e0_0;
v0x1f3dbf0_0 .alias "RAM_to_IR", 7 0, v0x1f42b30_0;
v0x1f3dc90_0 .var "address_field", 3 0;
v0x1f3dd30_0 .alias "clk", 0 0, v0x1f40a90_0;
v0x1f3ddb0_0 .var "opcode", 3 0;
v0x1f3de50_0 .var "operand", 3 0;
v0x1f3def0_0 .alias "reset", 0 0, v0x1f40c00_0;
E_0x1f3d580 .event edge, v0x1f3db40_0, v0x1f3dbf0_0;
S_0x1f3c890 .scope module, "example_tbAR" "ARegister" 2 29, 3 560, S_0x1dfbf40;
 .timescale 0 0;
v0x1f3c9d0_0 .alias "ALU_to_A", 3 0, v0x1f40b10_0;
v0x1f3caa0_0 .alias "A_to_ALU", 3 0, v0x1f40e00_0;
v0x1f3cb50_0 .alias "A_to_OUT", 3 0, v0x1f40e80_0;
v0x1f3cc00_0 .alias "A_to_RAM", 3 0, v0x1f40f50_0;
v0x1f3ccb0_0 .alias "A_to_TMP", 3 0, v0x1f41020_0;
v0x1f3cd60_0 .alias "B_to_A", 3 0, v0x1f410f0_0;
v0x1f3ce20_0 .alias "EaOut", 0 0, v0x1f415d0_0;
v0x1f3cea0_0 .alias "EaRAM", 0 0, v0x1f416a0_0;
v0x1f3cf20_0 .alias "Eatmp", 0 0, v0x1f417f0_0;
v0x1f3cfa0_0 .alias "LaALU", 0 0, v0x1f41fa0_0;
v0x1f3d080_0 .alias "LaRam", 0 0, v0x1f42170_0;
v0x1f3d100_0 .alias "Lab", 0 0, v0x1f42070_0;
v0x1f3d210_0 .alias "RAM_to_A", 3 0, v0x1f42ab0_0;
v0x1f3d2b0_0 .alias "clk", 0 0, v0x1f40a90_0;
v0x1f3d440_0 .var "dataA", 3 0;
v0x1f3d4e0_0 .var "dataOut", 3 0;
v0x1f3d330_0 .var "dataRAM", 3 0;
v0x1f3d630_0 .var "dataTMP", 3 0;
v0x1f3d750_0 .alias "reset", 0 0, v0x1f40c00_0;
E_0x1f3c980/0 .event edge, v0x1f3d080_0, v0x1f3d210_0, v0x1f3d100_0, v0x1f3ba80_0;
E_0x1f3c980/1 .event edge, v0x1f3cfa0_0, v0x1f3b090_0;
E_0x1f3c980 .event/or E_0x1f3c980/0, E_0x1f3c980/1;
S_0x1f3c110 .scope module, "example_tbTMPR" "TMPRegister" 2 30, 3 634, S_0x1dfbf40;
 .timescale 0 0;
v0x1f3c220_0 .alias "A_to_TMP", 3 0, v0x1f41020_0;
v0x1f3c2e0_0 .alias "Etmpb", 0 0, v0x1f41b90_0;
v0x1f3c380_0 .alias "LtmpRAM", 0 0, v0x1f42840_0;
v0x1f3c420_0 .alias "Ltmpa", 0 0, v0x1f42780_0;
v0x1f3c4a0_0 .alias "RAM_to_TMP", 3 0, v0x1f42e00_0;
v0x1f3c540_0 .alias "TMP_to_B", 3 0, v0x1f42ce0_0;
v0x1f3c5c0_0 .alias "clk", 0 0, v0x1f40a90_0;
v0x1f3c640_0 .var "dataOut", 3 0;
v0x1f3c710_0 .var "dataTMP", 3 0;
v0x1f3c7b0_0 .alias "reset", 0 0, v0x1f40c00_0;
E_0x1f3b6b0 .event edge, v0x1f3c420_0, v0x1f3c220_0, v0x1f3c380_0, v0x1f3c4a0_0;
S_0x1f3b840 .scope module, "example_tbBR" "BRegister" 2 31, 3 678, S_0x1dfbf40;
 .timescale 0 0;
v0x1f3b9b0_0 .alias "ALU_to_B", 3 0, v0x1f40d80_0;
v0x1f3ba80_0 .alias "B_to_A", 3 0, v0x1f410f0_0;
v0x1f3bb00_0 .alias "B_to_ALU", 3 0, v0x1f411c0_0;
v0x1f3bbb0_0 .alias "Eba", 0 0, v0x1f418c0_0;
v0x1f3bc60_0 .alias "LbALU", 0 0, v0x1f42320_0;
v0x1f3bce0_0 .alias "Lbtmp", 0 0, v0x1f42240_0;
v0x1f3bd80_0 .alias "TMP_to_B", 3 0, v0x1f42ce0_0;
v0x1f3be20_0 .alias "clk", 0 0, v0x1f40a90_0;
v0x1f3bef0_0 .var "dataB", 3 0;
v0x1f3bf90_0 .var "dataOut", 3 0;
v0x1f3c090_0 .alias "reset", 0 0, v0x1f40c00_0;
E_0x1f3b930 .event edge, v0x1f3bce0_0, v0x1f3bd80_0, v0x1f3bc60_0, v0x1f3b150_0;
S_0x1f3af00 .scope module, "example_tbALU" "ALU" 2 32, 3 724, S_0x1dfbf40;
 .timescale 0 0;
L_0x1f43830 .functor BUFZ 4, v0x1f3b7c0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x1f43890 .functor BUFZ 4, v0x1f3b7c0_0, C4<0000>, C4<0000>, C4<0000>;
v0x1f3b090_0 .alias "ALU_to_A", 3 0, v0x1f40b10_0;
v0x1f3b150_0 .alias "ALU_to_B", 3 0, v0x1f40d80_0;
v0x1f3b1f0_0 .alias "A_to_ALU", 3 0, v0x1f40e00_0;
v0x1f3b290_0 .alias "B_to_ALU", 3 0, v0x1f411c0_0;
v0x1f3b340_0 .alias "Eu", 0 0, v0x1f41c60_0;
v0x1f3b3e0_0 .alias "IR_to_Control", 3 0, v0x1f41d90_0;
v0x1f3b4c0_0 .alias "TMP_to_ALU", 3 0, v0x1f42c60_0;
v0x1f3b560_0 .alias "clk", 0 0, v0x1f40a90_0;
v0x1f3b630_0 .alias "reset", 0 0, v0x1f40c00_0;
v0x1f3b6e0_0 .var "result", 3 0;
v0x1f3b7c0_0 .var "resultOut", 3 0;
E_0x1f3ad50 .event posedge, v0x1f3acd0_0;
E_0x1f3b030 .event edge, v0x1f3b3e0_0, v0x1f3b1f0_0, v0x1f3b290_0, v0x1f3b4c0_0;
S_0x1dfa680 .scope module, "example_tbOUTR" "OUTRegister" 2 33, 3 769, S_0x1dfbf40;
 .timescale 0 0;
v0x1d4d000_0 .alias "A_to_OUT", 3 0, v0x1f40e80_0;
v0x1f3ab90_0 .alias "LaOUT", 0 0, v0x1f420f0_0;
v0x1f3ac30_0 .alias "OUT_to_disp", 3 0, v0x1f42910_0;
v0x1f3acd0_0 .alias "clk", 0 0, v0x1f40a90_0;
v0x1f3ad80_0 .var "dataDisp", 3 0;
v0x1f3ae20_0 .alias "reset", 0 0, v0x1f40c00_0;
E_0x1e04990 .event negedge, v0x1f3ae20_0;
E_0x1ebdeb0 .event edge, v0x1f3ab90_0, v0x1d4d000_0;
    .scope S_0x1f3f5b0;
T_0 ;
    %wait E_0x1f3f6e0;
    %load/v 8, v0x1f40c00_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_0.0, 8;
    %movi 8, 1, 6;
    %ix/load 0, 6, 0;
    %assign/v0 v0x1f409b0_0, 0, 8;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v0x1f409b0_0, 6;
    %cmpi/u 8, 32, 6;
    %jmp/0xz  T_0.2, 4;
    %movi 8, 1, 6;
    %ix/load 0, 6, 0;
    %assign/v0 v0x1f409b0_0, 0, 8;
    %jmp T_0.3;
T_0.2 ;
    %load/v 8, v0x1f409b0_0, 6;
    %ix/load 0, 1, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 6;
    %ix/load 0, 6, 0;
    %assign/v0 v0x1f409b0_0, 0, 8;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1f3f5b0;
T_1 ;
    %wait E_0x1f3f330;
    %load/v 8, v0x1f409b0_0, 6;
    %cmpi/u 8, 1, 6;
    %jmp/1 T_1.0, 6;
    %cmpi/u 8, 2, 6;
    %jmp/1 T_1.1, 6;
    %cmpi/u 8, 4, 6;
    %jmp/1 T_1.2, 6;
    %cmpi/u 8, 8, 6;
    %jmp/1 T_1.3, 6;
    %cmpi/u 8, 16, 6;
    %jmp/1 T_1.4, 6;
    %cmpi/u 8, 32, 6;
    %jmp/1 T_1.5, 6;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f960_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fdc0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f405c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40670_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f800_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f730_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f403f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fd10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f400d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40370_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fbb0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40890_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3ff20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40510_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fc60_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f407e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40930_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fe70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40150_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3faf0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40050_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f406f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f8b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40490_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40200_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fa40_0, 0, 0;
    %jmp T_1.7;
T_1.0 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f960_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fdc0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f405c0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40670_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f800_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f730_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f403f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fd10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f400d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40370_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fbb0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40890_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3ff20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40510_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fc60_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f407e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40930_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fe70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40150_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3faf0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40050_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f406f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f8b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40490_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40200_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fa40_0, 0, 0;
    %jmp T_1.7;
T_1.1 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f960_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fdc0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f405c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40670_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f800_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f730_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f403f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fd10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f400d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40370_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fbb0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40890_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3ff20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40510_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fc60_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f407e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40930_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fe70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40150_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3faf0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40050_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f406f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f8b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40490_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40200_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fa40_0, 0, 0;
    %jmp T_1.7;
T_1.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f960_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fdc0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f405c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40670_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f800_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f730_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f403f0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fd10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f400d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40370_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fbb0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40890_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3ff20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40510_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fc60_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f407e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40930_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fe70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40150_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3faf0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40050_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f406f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f8b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40490_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40200_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fa40_0, 0, 0;
    %jmp T_1.7;
T_1.3 ;
    %load/v 8, v0x1f3ffd0_0, 4;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_1.8, 6;
    %cmpi/u 8, 3, 4;
    %jmp/1 T_1.9, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_1.10, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_1.11, 6;
    %cmpi/u 8, 8, 4;
    %jmp/1 T_1.12, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_1.13, 6;
    %cmpi/u 8, 9, 4;
    %jmp/1 T_1.14, 6;
    %cmpi/u 8, 10, 4;
    %jmp/1 T_1.15, 6;
    %jmp T_1.16;
T_1.8 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f960_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fdc0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f405c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40670_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f800_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f730_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f403f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fd10_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f400d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40370_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fbb0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40890_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3ff20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40510_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fc60_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f407e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40930_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fe70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40150_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3faf0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40050_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f406f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f8b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40490_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40200_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fa40_0, 0, 0;
    %jmp T_1.16;
T_1.9 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f960_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fdc0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f405c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40670_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f800_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f730_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f403f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fd10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f400d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40370_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fbb0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40890_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3ff20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40510_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fc60_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f407e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40930_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fe70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40150_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3faf0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40050_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f406f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f8b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40490_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40200_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fa40_0, 0, 0;
    %jmp T_1.16;
T_1.10 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f960_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fdc0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f405c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40670_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f800_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f730_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f403f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fd10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f400d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40370_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fbb0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40890_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3ff20_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40510_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fc60_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f407e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40930_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fe70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40150_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3faf0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40050_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f406f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f8b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40490_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40200_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fa40_0, 0, 0;
    %jmp T_1.16;
T_1.11 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f960_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fdc0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f405c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40670_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f800_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f730_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f403f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fd10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f400d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40370_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fbb0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40890_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3ff20_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40510_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fc60_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f407e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40930_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fe70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40150_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3faf0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40050_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f406f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f8b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40490_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40200_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fa40_0, 0, 0;
    %jmp T_1.16;
T_1.12 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f960_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fdc0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f405c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40670_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f800_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f730_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f403f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fd10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f400d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40370_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fbb0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40890_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3ff20_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40510_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fc60_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f407e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40930_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fe70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40150_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3faf0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40050_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f406f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f8b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40490_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40200_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fa40_0, 0, 0;
    %jmp T_1.16;
T_1.13 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f960_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fdc0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f405c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40670_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f800_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f730_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f403f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fd10_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f400d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40370_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fbb0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40890_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3ff20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40510_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fc60_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f407e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40930_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fe70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40150_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3faf0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40050_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f406f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f8b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40490_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40200_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fa40_0, 0, 0;
    %jmp T_1.16;
T_1.14 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f960_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fdc0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f405c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40670_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f800_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f730_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f403f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fd10_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f400d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40370_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fbb0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40890_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3ff20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40510_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fc60_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f407e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40930_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fe70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40150_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3faf0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40050_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f406f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f8b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40490_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40200_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fa40_0, 0, 0;
    %jmp T_1.16;
T_1.15 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f960_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fdc0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f405c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40670_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f800_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f730_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f403f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fd10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f400d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40370_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fbb0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40890_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3ff20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40510_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fc60_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f407e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40930_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fe70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40150_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3faf0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40050_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f406f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f8b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40490_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40200_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fa40_0, 0, 1;
    %jmp T_1.16;
T_1.16 ;
    %jmp T_1.7;
T_1.4 ;
    %load/v 8, v0x1f3ffd0_0, 4;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_1.17, 6;
    %cmpi/u 8, 3, 4;
    %jmp/1 T_1.18, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_1.19, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_1.20, 6;
    %cmpi/u 8, 8, 4;
    %jmp/1 T_1.21, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_1.22, 6;
    %cmpi/u 8, 9, 4;
    %jmp/1 T_1.23, 6;
    %cmpi/u 8, 10, 4;
    %jmp/1 T_1.24, 6;
    %jmp T_1.25;
T_1.17 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f960_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fdc0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f405c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40670_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f800_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f730_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f403f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fd10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f400d0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40370_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fbb0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40890_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3ff20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40510_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fc60_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f407e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40930_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fe70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40150_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3faf0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40050_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f406f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f8b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40490_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40200_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fa40_0, 0, 0;
    %jmp T_1.25;
T_1.18 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f960_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fdc0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f405c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40670_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f800_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f730_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f403f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fd10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f400d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40370_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fbb0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40890_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3ff20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40510_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fc60_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f407e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40930_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fe70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40150_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3faf0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40050_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f406f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f8b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40490_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40200_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fa40_0, 0, 0;
    %jmp T_1.25;
T_1.19 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f960_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fdc0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f405c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40670_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f800_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f730_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f403f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fd10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f400d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40370_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fbb0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40890_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3ff20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40510_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fc60_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f407e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40930_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fe70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40150_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3faf0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40050_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f406f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f8b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40490_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40200_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fa40_0, 0, 0;
    %jmp T_1.25;
T_1.20 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f960_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fdc0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f405c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40670_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f800_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f730_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f403f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fd10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f400d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40370_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fbb0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40890_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3ff20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40510_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fc60_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f407e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40930_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fe70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40150_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3faf0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40050_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f406f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f8b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40490_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40200_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fa40_0, 0, 0;
    %jmp T_1.25;
T_1.21 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f960_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fdc0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f405c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40670_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f800_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f730_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f403f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fd10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f400d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40370_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fbb0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40890_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3ff20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40510_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fc60_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f407e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40930_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fe70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40150_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3faf0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40050_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f406f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f8b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40490_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40200_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fa40_0, 0, 0;
    %jmp T_1.25;
T_1.22 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f960_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fdc0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f405c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40670_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f800_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f730_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f403f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fd10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f400d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40370_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fbb0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40890_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3ff20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40510_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fc60_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f407e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40930_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fe70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40150_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3faf0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40050_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f406f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f8b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40490_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40200_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fa40_0, 0, 0;
    %jmp T_1.25;
T_1.23 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f960_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fdc0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f405c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40670_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f800_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f730_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f403f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fd10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f400d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40370_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fbb0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40890_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3ff20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40510_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fc60_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f407e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40930_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fe70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40150_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3faf0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40050_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f406f0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f8b0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40490_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40200_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fa40_0, 0, 0;
    %jmp T_1.25;
T_1.24 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f960_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fdc0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f405c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40670_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f800_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f730_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f403f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fd10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f400d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40370_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fbb0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40890_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3ff20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40510_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fc60_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f407e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40930_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fe70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40150_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3faf0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40050_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f406f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f8b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40490_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40200_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fa40_0, 0, 0;
    %jmp T_1.25;
T_1.25 ;
    %jmp T_1.7;
T_1.5 ;
    %load/v 8, v0x1f3ffd0_0, 4;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_1.26, 6;
    %cmpi/u 8, 3, 4;
    %jmp/1 T_1.27, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_1.28, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_1.29, 6;
    %cmpi/u 8, 8, 4;
    %jmp/1 T_1.30, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_1.31, 6;
    %cmpi/u 8, 9, 4;
    %jmp/1 T_1.32, 6;
    %cmpi/u 8, 10, 4;
    %jmp/1 T_1.33, 6;
    %jmp T_1.34;
T_1.26 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f960_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fdc0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f405c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40670_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f800_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f730_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f403f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fd10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f400d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40370_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fbb0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40890_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3ff20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40510_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fc60_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f407e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40930_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fe70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40150_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3faf0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40050_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f406f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f8b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40490_0, 0, 0;
    %jmp T_1.34;
T_1.27 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f960_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fdc0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f405c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40670_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f800_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f730_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f403f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fd10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f400d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40370_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fbb0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40890_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3ff20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40510_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fc60_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f407e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40930_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fe70_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40150_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3faf0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40050_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f406f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f8b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40490_0, 0, 0;
    %jmp T_1.34;
T_1.28 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f960_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fdc0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f405c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40670_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f800_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f730_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f403f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fd10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f400d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40370_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fbb0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40890_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3ff20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40510_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fc60_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f407e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40930_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fe70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40150_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3faf0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40050_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f406f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f8b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40490_0, 0, 0;
    %jmp T_1.34;
T_1.29 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f960_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fdc0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f405c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40670_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f800_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f730_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f403f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fd10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f400d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40370_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fbb0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40890_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3ff20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40510_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fc60_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f407e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40930_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fe70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40150_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3faf0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40050_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f406f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f8b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40490_0, 0, 0;
    %jmp T_1.34;
T_1.30 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f960_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fdc0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f405c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40670_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f800_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f730_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f403f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fd10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f400d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40370_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fbb0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40890_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3ff20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40510_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fc60_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f407e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40930_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fe70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40150_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3faf0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40050_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f406f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f8b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40490_0, 0, 0;
    %jmp T_1.34;
T_1.31 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f960_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fdc0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f405c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40670_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f800_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f730_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f403f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fd10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f400d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40370_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fbb0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40890_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3ff20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40510_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fc60_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f407e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40930_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fe70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40150_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3faf0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40050_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f406f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f8b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40490_0, 0, 0;
    %jmp T_1.34;
T_1.32 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f960_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fdc0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f405c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40670_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f800_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f730_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f403f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fd10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f400d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40370_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fbb0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40890_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3ff20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40510_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fc60_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f407e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40930_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fe70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40150_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3faf0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40050_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f406f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f8b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f406f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f8b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40490_0, 0, 1;
    %jmp T_1.34;
T_1.33 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f960_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fdc0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f405c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40670_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f800_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f730_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f403f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fd10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f400d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40370_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fbb0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40890_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3ff20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40510_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fc60_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f407e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40930_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fe70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40150_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3faf0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40050_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f406f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3f8b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40490_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f40200_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f3fa40_0, 0, 0;
    %jmp T_1.34;
T_1.34 ;
    %jmp T_1.7;
T_1.7 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1f3efe0;
T_2 ;
    %set/v v0x1f3f470_0, 3, 4;
    %set/v v0x1f3d3b0_0, 0, 4;
    %end;
    .thread T_2;
    .scope S_0x1f3efe0;
T_3 ;
    %wait E_0x1f3ad50;
    %load/v 8, v0x1f3f190_0, 1;
    %jmp/0xz  T_3.0, 8;
    %load/v 8, v0x1f3d3b0_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1f3f470_0, 0, 8;
    %jmp T_3.1;
T_3.0 ;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1f3f470_0, 0, 3;
T_3.1 ;
    %load/v 8, v0x1f3f0d0_0, 1;
    %jmp/0xz  T_3.2, 8;
    %load/v 8, v0x1f3d3b0_0, 4;
    %cmpi/u 8, 15, 4;
    %mov 8, 4, 1;
    %jmp/0  T_3.4, 8;
    %mov 9, 0, 4;
    %jmp/1  T_3.6, 8;
T_3.4 ; End of true expr.
    %ix/load 0, 1, 0;
    %load/vp0 13, v0x1f3d3b0_0, 4;
    %jmp/0  T_3.5, 8;
 ; End of false expr.
    %blend  9, 13, 4; Condition unknown.
    %jmp  T_3.6;
T_3.5 ;
    %mov 9, 13, 4; Return false value
T_3.6 ;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1f3d3b0_0, 0, 9;
T_3.2 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1f3efe0;
T_4 ;
    %wait E_0x1e04990;
    %load/v 8, v0x1f3f530_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_4.0, 8;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1f3d3b0_0, 0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1f3ea50;
T_5 ;
    %set/v v0x1f3eee0_0, 0, 4;
    %end;
    .thread T_5;
    .scope S_0x1f3ea50;
T_6 ;
    %wait E_0x1f3e310;
    %load/v 8, v0x1f3ece0_0, 1;
    %jmp/0xz  T_6.0, 8;
    %load/v 8, v0x1f3ee60_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1f3eee0_0, 0, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v0x1f3ec60_0, 1;
    %jmp/0xz  T_6.2, 8;
    %load/v 8, v0x1f3eb90_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1f3eee0_0, 0, 8;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1f3df70;
T_7 ;
    %set/v v0x1f3e810_0, 3, 8;
    %end;
    .thread T_7;
    .scope S_0x1f3df70;
T_8 ;
    %set/v v0x1f3e790_0, 3, 4;
    %end;
    .thread T_8;
    .scope S_0x1f3df70;
T_9 ;
    %set/v v0x1f3e8b0_0, 3, 4;
    %end;
    .thread T_9;
    .scope S_0x1f3df70;
T_10 ;
    %set/v v0x1f3e630_0, 0, 32;
T_10.0 ;
    %load/v 8, v0x1f3e630_0, 32;
   %cmpi/s 8, 16, 32;
    %jmp/0xz T_10.1, 5;
    %ix/getv/s 3, v0x1f3e630_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1f3e9d0, 0, 0;
t_0 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x1f3e630_0, 32;
    %set/v v0x1f3e630_0, 8, 32;
    %jmp T_10.0;
T_10.1 ;
    %movi 8, 121, 8;
    %ix/load 3, 0, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1f3e9d0, 0, 8;
t_1 ;
    %movi 8, 48, 8;
    %ix/load 3, 1, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1f3e9d0, 0, 8;
t_2 ;
    %movi 8, 122, 8;
    %ix/load 3, 2, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1f3e9d0, 0, 8;
t_3 ;
    %movi 8, 128, 8;
    %ix/load 3, 3, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1f3e9d0, 0, 8;
t_4 ;
    %movi 8, 107, 8;
    %ix/load 3, 4, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1f3e9d0, 0, 8;
t_5 ;
    %movi 8, 155, 8;
    %ix/load 3, 5, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1f3e9d0, 0, 8;
t_6 ;
    %movi 8, 160, 8;
    %ix/load 3, 6, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1f3e9d0, 0, 8;
t_7 ;
    %movi 8, 3, 8;
    %ix/load 3, 9, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1f3e9d0, 0, 8;
t_8 ;
    %movi 8, 11, 8;
    %ix/load 3, 10, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1f3e9d0, 0, 8;
t_9 ;
    %end;
    .thread T_10;
    .scope S_0x1f3df70;
T_11 ;
    %wait E_0x1f3dbc0;
    %load/v 8, v0x1f3e340_0, 1;
    %jmp/0xz  T_11.0, 8;
    %load/v 8, v0x1f3e0a0_0, 4;
    %mov 12, 0, 4;
    %ix/getv 3, v0x1f3e3e0_0;
    %jmp/1 t_10, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1f3e9d0, 0, 8;
t_10 ;
T_11.0 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x1f3df70;
T_12 ;
    %wait E_0x1f3ad50;
    %load/v 8, v0x1f3e1f0_0, 1;
    %jmp/0xz  T_12.0, 8;
    %ix/getv 3, v0x1f3e3e0_0;
    %load/av 8, v0x1f3e9d0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x1f3e810_0, 0, 8;
    %jmp T_12.1;
T_12.0 ;
    %load/v 8, v0x1f3e170_0, 1;
    %jmp/0xz  T_12.2, 8;
    %ix/getv 3, v0x1f3e3e0_0;
    %jmp/1 T_12.4, 4;
    %ix/get/s 0, 0, 2;
T_12.4 ;
    %load/avx.p 8, v0x1f3e9d0, 0;
    %load/avx.p 9, v0x1f3e9d0, 0;
    %load/avx.p 10, v0x1f3e9d0, 0;
    %load/avx.p 11, v0x1f3e9d0, 0;
; Save base=8 wid=4 in lookaside.
    %ix/load 0, 4, 0;
    %assign/v0 v0x1f3e790_0, 0, 8;
    %jmp T_12.3;
T_12.2 ;
    %load/v 8, v0x1f3e290_0, 1;
    %jmp/0xz  T_12.5, 8;
    %ix/getv 3, v0x1f3e3e0_0;
    %jmp/1 T_12.7, 4;
    %ix/get/s 0, 0, 2;
T_12.7 ;
    %load/avx.p 8, v0x1f3e9d0, 0;
    %load/avx.p 9, v0x1f3e9d0, 0;
    %load/avx.p 10, v0x1f3e9d0, 0;
    %load/avx.p 11, v0x1f3e9d0, 0;
; Save base=8 wid=4 in lookaside.
    %ix/load 0, 4, 0;
    %assign/v0 v0x1f3e8b0_0, 0, 8;
    %jmp T_12.6;
T_12.5 ;
    %ix/load 0, 8, 0;
    %assign/v0 v0x1f3e810_0, 0, 3;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1f3e790_0, 0, 3;
T_12.6 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x1f3d860;
T_13 ;
    %wait E_0x1f3d580;
    %load/v 8, v0x1f3db40_0, 1;
    %jmp/0xz  T_13.0, 8;
    %ix/load 1, 4, 0;
    %mov 4, 0, 1;
    %jmp/1 T_13.2, 4;
    %load/x1p 8, v0x1f3dbf0_0, 4;
    %jmp T_13.3;
T_13.2 ;
    %mov 8, 2, 4;
T_13.3 ;
; Save base=8 wid=4 in lookaside.
    %ix/load 0, 4, 0;
    %assign/v0 v0x1f3ddb0_0, 0, 8;
    %load/v 8, v0x1f3dbf0_0, 4; Only need 4 of 8 bits
; Save base=8 wid=4 in lookaside.
    %ix/load 0, 4, 0;
    %assign/v0 v0x1f3de50_0, 0, 8;
T_13.0 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x1f3d860;
T_14 ;
    %wait E_0x1f3ad50;
    %load/v 8, v0x1f3d950_0, 1;
    %jmp/0xz  T_14.0, 8;
    %load/v 8, v0x1f3de50_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1f3dc90_0, 0, 8;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x1f3d860;
T_15 ;
    %wait E_0x1e04990;
    %load/v 8, v0x1f3def0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_15.0, 8;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1f3ddb0_0, 0, 3;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1f3de50_0, 0, 3;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1f3dc90_0, 0, 3;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x1f3c890;
T_16 ;
    %wait E_0x1f3c980;
    %load/v 8, v0x1f3d080_0, 1;
    %jmp/0xz  T_16.0, 8;
    %load/v 8, v0x1f3d210_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1f3d440_0, 0, 8;
    %jmp T_16.1;
T_16.0 ;
    %load/v 8, v0x1f3d100_0, 1;
    %jmp/0xz  T_16.2, 8;
    %load/v 8, v0x1f3cd60_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1f3d440_0, 0, 8;
    %jmp T_16.3;
T_16.2 ;
    %load/v 8, v0x1f3cfa0_0, 1;
    %jmp/0xz  T_16.4, 8;
    %load/v 8, v0x1f3c9d0_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1f3d440_0, 0, 8;
T_16.4 ;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x1f3c890;
T_17 ;
    %wait E_0x1f3ad50;
    %load/v 8, v0x1f3cf20_0, 1;
    %jmp/0xz  T_17.0, 8;
    %load/v 8, v0x1f3d440_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1f3d630_0, 0, 8;
    %jmp T_17.1;
T_17.0 ;
    %load/v 8, v0x1f3cea0_0, 1;
    %jmp/0xz  T_17.2, 8;
    %load/v 8, v0x1f3d440_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1f3d330_0, 0, 8;
    %jmp T_17.3;
T_17.2 ;
    %load/v 8, v0x1f3ce20_0, 1;
    %jmp/0xz  T_17.4, 8;
    %load/v 8, v0x1f3d440_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1f3d4e0_0, 0, 8;
T_17.4 ;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x1f3c890;
T_18 ;
    %wait E_0x1e04990;
    %load/v 8, v0x1f3d750_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_18.0, 8;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1f3d440_0, 0, 3;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1f3d630_0, 0, 3;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1f3d330_0, 0, 3;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1f3d4e0_0, 0, 3;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x1f3c110;
T_19 ;
    %wait E_0x1f3b6b0;
    %load/v 8, v0x1f3c420_0, 1;
    %jmp/0xz  T_19.0, 8;
    %load/v 8, v0x1f3c220_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1f3c710_0, 0, 8;
    %jmp T_19.1;
T_19.0 ;
    %load/v 8, v0x1f3c380_0, 1;
    %jmp/0xz  T_19.2, 8;
    %load/v 8, v0x1f3c4a0_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1f3c710_0, 0, 8;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x1f3c110;
T_20 ;
    %wait E_0x1f3ad50;
    %load/v 8, v0x1f3c2e0_0, 1;
    %jmp/0xz  T_20.0, 8;
    %load/v 8, v0x1f3c710_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1f3c640_0, 0, 8;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x1f3c110;
T_21 ;
    %wait E_0x1e04990;
    %load/v 8, v0x1f3c7b0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_21.0, 8;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1f3c710_0, 0, 3;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1f3c640_0, 0, 3;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x1f3b840;
T_22 ;
    %wait E_0x1f3b930;
    %load/v 8, v0x1f3bce0_0, 1;
    %jmp/0xz  T_22.0, 8;
    %load/v 8, v0x1f3bd80_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1f3bef0_0, 0, 8;
    %jmp T_22.1;
T_22.0 ;
    %load/v 8, v0x1f3bc60_0, 1;
    %jmp/0xz  T_22.2, 8;
    %load/v 8, v0x1f3b9b0_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1f3bef0_0, 0, 8;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x1f3b840;
T_23 ;
    %wait E_0x1f3ad50;
    %load/v 8, v0x1f3bbb0_0, 1;
    %jmp/0xz  T_23.0, 8;
    %load/v 8, v0x1f3bef0_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1f3bf90_0, 0, 8;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x1f3b840;
T_24 ;
    %wait E_0x1e04990;
    %load/v 8, v0x1f3c090_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_24.0, 8;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1f3bef0_0, 0, 0;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1f3bf90_0, 0, 3;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x1f3af00;
T_25 ;
    %wait E_0x1f3b030;
    %load/v 8, v0x1f3b3e0_0, 4;
    %cmpi/u 8, 1, 4;
    %jmp/0xz  T_25.0, 4;
    %load/v 8, v0x1f3b1f0_0, 4;
    %load/v 12, v0x1f3b290_0, 4;
    %add 8, 12, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1f3b6e0_0, 0, 8;
    %jmp T_25.1;
T_25.0 ;
    %load/v 8, v0x1f3b3e0_0, 4;
    %cmpi/u 8, 2, 4;
    %jmp/0xz  T_25.2, 4;
    %load/v 8, v0x1f3b1f0_0, 4;
    %load/v 12, v0x1f3b290_0, 4;
    %sub 8, 12, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1f3b6e0_0, 0, 8;
    %jmp T_25.3;
T_25.2 ;
    %load/v 8, v0x1f3b3e0_0, 4;
    %cmpi/u 8, 8, 4;
    %jmp/0xz  T_25.4, 4;
    %load/v 8, v0x1f3b1f0_0, 4;
    %load/v 12, v0x1f3b290_0, 4;
    %and 8, 12, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1f3b6e0_0, 0, 8;
    %jmp T_25.5;
T_25.4 ;
    %load/v 8, v0x1f3b3e0_0, 4;
    %cmpi/u 8, 9, 4;
    %jmp/0xz  T_25.6, 4;
    %load/v 8, v0x1f3b4c0_0, 4;
    %load/v 12, v0x1f3b290_0, 4;
    %or 8, 12, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1f3b6e0_0, 0, 8;
T_25.6 ;
T_25.5 ;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x1f3af00;
T_26 ;
    %wait E_0x1f3ad50;
    %load/v 8, v0x1f3b340_0, 1;
    %jmp/0xz  T_26.0, 8;
    %load/v 8, v0x1f3b6e0_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1f3b7c0_0, 0, 8;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x1f3af00;
T_27 ;
    %wait E_0x1e04990;
    %load/v 8, v0x1f3b630_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_27.0, 8;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1f3b7c0_0, 0, 3;
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x1dfa680;
T_28 ;
    %wait E_0x1ebdeb0;
    %load/v 8, v0x1f3ab90_0, 1;
    %jmp/0xz  T_28.0, 8;
    %load/v 8, v0x1d4d000_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1f3ad80_0, 0, 8;
T_28.0 ;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x1dfa680;
T_29 ;
    %wait E_0x1e04990;
    %load/v 8, v0x1f3ae20_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_29.0, 8;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1f3ad80_0, 0, 3;
T_29.0 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x1dfbf40;
T_30 ;
    %set/v v0x1f43070_0, 1, 1;
    %set/v v0x1f430f0_0, 1, 1;
    %delay 1, 0;
    %set/v v0x1f430f0_0, 0, 1;
    %delay 2, 0;
    %vpi_call 2 40 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x1f41500_0, v0x1f41a70_0, v0x1f413b0_0, v0x1f412e0_0, v0x1f42170_0, v0x1f42070_0, v0x1f418c0_0, v0x1f417f0_0, v0x1f42240_0, v0x1f42780_0, v0x1f41b90_0, v0x1f41720_0, v0x1f424e0_0, v0x1f426b0_0, v0x1f423f0_0, v0x1f42e80_0, v0x1f41fa0_0, v0x1f41c60_0, v0x1f425b0_0, v0x1f42be0_0, v0x1f42a30_0, v0x1f42b30_0, v0x1f41d90_0, v0x1f41e10_0, v0x1f42ab0_0, v0x1f40e00_0, v0x1f41020_0, v0x1f42ce0_0, v0x1f410f0_0, v0x1f40b10_0;
    %delay 1, 0;
    %set/v v0x1f430f0_0, 1, 1;
    %delay 3, 0;
    %vpi_call 2 43 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x1f41500_0, v0x1f41a70_0, v0x1f413b0_0, v0x1f412e0_0, v0x1f42170_0, v0x1f42070_0, v0x1f418c0_0, v0x1f417f0_0, v0x1f42240_0, v0x1f42780_0, v0x1f41b90_0, v0x1f41720_0, v0x1f424e0_0, v0x1f426b0_0, v0x1f423f0_0, v0x1f42e80_0, v0x1f41fa0_0, v0x1f41c60_0, v0x1f425b0_0, v0x1f42be0_0, v0x1f42a30_0, v0x1f42b30_0, v0x1f41d90_0, v0x1f41e10_0, v0x1f42ab0_0, v0x1f40e00_0, v0x1f41020_0, v0x1f42ce0_0, v0x1f410f0_0, v0x1f40b10_0;
    %delay 6, 0;
    %vpi_call 2 45 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x1f41500_0, v0x1f41a70_0, v0x1f413b0_0, v0x1f412e0_0, v0x1f42170_0, v0x1f42070_0, v0x1f418c0_0, v0x1f417f0_0, v0x1f42240_0, v0x1f42780_0, v0x1f41b90_0, v0x1f41720_0, v0x1f424e0_0, v0x1f426b0_0, v0x1f423f0_0, v0x1f42e80_0, v0x1f41fa0_0, v0x1f41c60_0, v0x1f425b0_0, v0x1f42be0_0, v0x1f42a30_0, v0x1f42b30_0, v0x1f41d90_0, v0x1f41e10_0, v0x1f42ab0_0, v0x1f40e00_0, v0x1f41020_0, v0x1f42ce0_0, v0x1f410f0_0, v0x1f40b10_0;
    %delay 4, 0;
    %vpi_call 2 47 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x1f41500_0, v0x1f41a70_0, v0x1f413b0_0, v0x1f412e0_0, v0x1f42170_0, v0x1f42070_0, v0x1f418c0_0, v0x1f417f0_0, v0x1f42240_0, v0x1f42780_0, v0x1f41b90_0, v0x1f41720_0, v0x1f424e0_0, v0x1f426b0_0, v0x1f423f0_0, v0x1f42e80_0, v0x1f41fa0_0, v0x1f41c60_0, v0x1f425b0_0, v0x1f42be0_0, v0x1f42a30_0, v0x1f42b30_0, v0x1f41d90_0, v0x1f41e10_0, v0x1f42ab0_0, v0x1f40e00_0, v0x1f41020_0, v0x1f42ce0_0, v0x1f410f0_0, v0x1f40b10_0;
    %delay 6, 0;
    %vpi_call 2 49 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x1f41500_0, v0x1f41a70_0, v0x1f413b0_0, v0x1f412e0_0, v0x1f42170_0, v0x1f42070_0, v0x1f418c0_0, v0x1f417f0_0, v0x1f42240_0, v0x1f42780_0, v0x1f41b90_0, v0x1f41720_0, v0x1f424e0_0, v0x1f426b0_0, v0x1f423f0_0, v0x1f42e80_0, v0x1f41fa0_0, v0x1f41c60_0, v0x1f425b0_0, v0x1f42be0_0, v0x1f42a30_0, v0x1f42b30_0, v0x1f41d90_0, v0x1f41e10_0, v0x1f42ab0_0, v0x1f40e00_0, v0x1f41020_0, v0x1f42ce0_0, v0x1f410f0_0, v0x1f40b10_0;
    %delay 4, 0;
    %vpi_call 2 51 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x1f41500_0, v0x1f41a70_0, v0x1f413b0_0, v0x1f412e0_0, v0x1f42170_0, v0x1f42070_0, v0x1f418c0_0, v0x1f417f0_0, v0x1f42240_0, v0x1f42780_0, v0x1f41b90_0, v0x1f41720_0, v0x1f424e0_0, v0x1f426b0_0, v0x1f423f0_0, v0x1f42e80_0, v0x1f41fa0_0, v0x1f41c60_0, v0x1f425b0_0, v0x1f42be0_0, v0x1f42a30_0, v0x1f42b30_0, v0x1f41d90_0, v0x1f41e10_0, v0x1f42ab0_0, v0x1f40e00_0, v0x1f41020_0, v0x1f42ce0_0, v0x1f410f0_0, v0x1f40b10_0;
    %delay 6, 0;
    %vpi_call 2 53 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x1f41500_0, v0x1f41a70_0, v0x1f413b0_0, v0x1f412e0_0, v0x1f42170_0, v0x1f42070_0, v0x1f418c0_0, v0x1f417f0_0, v0x1f42240_0, v0x1f42780_0, v0x1f41b90_0, v0x1f41720_0, v0x1f424e0_0, v0x1f426b0_0, v0x1f423f0_0, v0x1f42e80_0, v0x1f41fa0_0, v0x1f41c60_0, v0x1f425b0_0, v0x1f42be0_0, v0x1f42a30_0, v0x1f42b30_0, v0x1f41d90_0, v0x1f41e10_0, v0x1f42ab0_0, v0x1f40e00_0, v0x1f41020_0, v0x1f42ce0_0, v0x1f410f0_0, v0x1f40b10_0;
    %delay 4, 0;
    %vpi_call 2 55 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x1f41500_0, v0x1f41a70_0, v0x1f413b0_0, v0x1f412e0_0, v0x1f42170_0, v0x1f42070_0, v0x1f418c0_0, v0x1f417f0_0, v0x1f42240_0, v0x1f42780_0, v0x1f41b90_0, v0x1f41720_0, v0x1f424e0_0, v0x1f426b0_0, v0x1f423f0_0, v0x1f42e80_0, v0x1f41fa0_0, v0x1f41c60_0, v0x1f425b0_0, v0x1f42be0_0, v0x1f42a30_0, v0x1f42b30_0, v0x1f41d90_0, v0x1f41e10_0, v0x1f42ab0_0, v0x1f40e00_0, v0x1f41020_0, v0x1f42ce0_0, v0x1f410f0_0, v0x1f40b10_0;
    %delay 6, 0;
    %vpi_call 2 57 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x1f41500_0, v0x1f41a70_0, v0x1f413b0_0, v0x1f412e0_0, v0x1f42170_0, v0x1f42070_0, v0x1f418c0_0, v0x1f417f0_0, v0x1f42240_0, v0x1f42780_0, v0x1f41b90_0, v0x1f41720_0, v0x1f424e0_0, v0x1f426b0_0, v0x1f423f0_0, v0x1f42e80_0, v0x1f41fa0_0, v0x1f41c60_0, v0x1f425b0_0, v0x1f42be0_0, v0x1f42a30_0, v0x1f42b30_0, v0x1f41d90_0, v0x1f41e10_0, v0x1f42ab0_0, v0x1f40e00_0, v0x1f41020_0, v0x1f42ce0_0, v0x1f410f0_0, v0x1f40b10_0;
    %delay 4, 0;
    %vpi_call 2 59 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x1f41500_0, v0x1f41a70_0, v0x1f413b0_0, v0x1f412e0_0, v0x1f42170_0, v0x1f42070_0, v0x1f418c0_0, v0x1f417f0_0, v0x1f42240_0, v0x1f42780_0, v0x1f41b90_0, v0x1f41720_0, v0x1f424e0_0, v0x1f426b0_0, v0x1f423f0_0, v0x1f42e80_0, v0x1f41fa0_0, v0x1f41c60_0, v0x1f425b0_0, v0x1f42be0_0, v0x1f42a30_0, v0x1f42b30_0, v0x1f41d90_0, v0x1f41e10_0, v0x1f42ab0_0, v0x1f40e00_0, v0x1f41020_0, v0x1f42ce0_0, v0x1f410f0_0, v0x1f40b10_0;
    %delay 6, 0;
    %vpi_call 2 61 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x1f41500_0, v0x1f41a70_0, v0x1f413b0_0, v0x1f412e0_0, v0x1f42170_0, v0x1f42070_0, v0x1f418c0_0, v0x1f417f0_0, v0x1f42240_0, v0x1f42780_0, v0x1f41b90_0, v0x1f41720_0, v0x1f424e0_0, v0x1f426b0_0, v0x1f423f0_0, v0x1f42e80_0, v0x1f41fa0_0, v0x1f41c60_0, v0x1f425b0_0, v0x1f42be0_0, v0x1f42a30_0, v0x1f42b30_0, v0x1f41d90_0, v0x1f41e10_0, v0x1f42ab0_0, v0x1f40e00_0, v0x1f41020_0, v0x1f42ce0_0, v0x1f410f0_0, v0x1f40b10_0;
    %delay 4, 0;
    %vpi_call 2 63 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x1f41500_0, v0x1f41a70_0, v0x1f413b0_0, v0x1f412e0_0, v0x1f42170_0, v0x1f42070_0, v0x1f418c0_0, v0x1f417f0_0, v0x1f42240_0, v0x1f42780_0, v0x1f41b90_0, v0x1f41720_0, v0x1f424e0_0, v0x1f426b0_0, v0x1f423f0_0, v0x1f42e80_0, v0x1f41fa0_0, v0x1f41c60_0, v0x1f425b0_0, v0x1f42be0_0, v0x1f42a30_0, v0x1f42b30_0, v0x1f41d90_0, v0x1f41e10_0, v0x1f42ab0_0, v0x1f40e00_0, v0x1f41020_0, v0x1f42ce0_0, v0x1f410f0_0, v0x1f40b10_0;
    %delay 6, 0;
    %vpi_call 2 65 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x1f41500_0, v0x1f41a70_0, v0x1f413b0_0, v0x1f412e0_0, v0x1f42170_0, v0x1f42070_0, v0x1f418c0_0, v0x1f417f0_0, v0x1f42240_0, v0x1f42780_0, v0x1f41b90_0, v0x1f41720_0, v0x1f424e0_0, v0x1f426b0_0, v0x1f423f0_0, v0x1f42e80_0, v0x1f41fa0_0, v0x1f41c60_0, v0x1f425b0_0, v0x1f42be0_0, v0x1f42a30_0, v0x1f42b30_0, v0x1f41d90_0, v0x1f41e10_0, v0x1f42ab0_0, v0x1f40e00_0, v0x1f41020_0, v0x1f42ce0_0, v0x1f410f0_0, v0x1f40b10_0;
    %delay 4, 0;
    %vpi_call 2 67 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x1f41500_0, v0x1f41a70_0, v0x1f413b0_0, v0x1f412e0_0, v0x1f42170_0, v0x1f42070_0, v0x1f418c0_0, v0x1f417f0_0, v0x1f42240_0, v0x1f42780_0, v0x1f41b90_0, v0x1f41720_0, v0x1f424e0_0, v0x1f426b0_0, v0x1f423f0_0, v0x1f42e80_0, v0x1f41fa0_0, v0x1f41c60_0, v0x1f425b0_0, v0x1f42be0_0, v0x1f42a30_0, v0x1f42b30_0, v0x1f41d90_0, v0x1f41e10_0, v0x1f42ab0_0, v0x1f40e00_0, v0x1f41020_0, v0x1f42ce0_0, v0x1f410f0_0, v0x1f40b10_0;
    %delay 6, 0;
    %vpi_call 2 69 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x1f41500_0, v0x1f41a70_0, v0x1f413b0_0, v0x1f412e0_0, v0x1f42170_0, v0x1f42070_0, v0x1f418c0_0, v0x1f417f0_0, v0x1f42240_0, v0x1f42780_0, v0x1f41b90_0, v0x1f41720_0, v0x1f424e0_0, v0x1f426b0_0, v0x1f423f0_0, v0x1f42e80_0, v0x1f41fa0_0, v0x1f41c60_0, v0x1f425b0_0, v0x1f42be0_0, v0x1f42a30_0, v0x1f42b30_0, v0x1f41d90_0, v0x1f41e10_0, v0x1f42ab0_0, v0x1f40e00_0, v0x1f41020_0, v0x1f42ce0_0, v0x1f410f0_0, v0x1f40b10_0;
    %delay 4, 0;
    %vpi_call 2 71 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x1f41500_0, v0x1f41a70_0, v0x1f413b0_0, v0x1f412e0_0, v0x1f42170_0, v0x1f42070_0, v0x1f418c0_0, v0x1f417f0_0, v0x1f42240_0, v0x1f42780_0, v0x1f41b90_0, v0x1f41720_0, v0x1f424e0_0, v0x1f426b0_0, v0x1f423f0_0, v0x1f42e80_0, v0x1f41fa0_0, v0x1f41c60_0, v0x1f425b0_0, v0x1f42be0_0, v0x1f42a30_0, v0x1f42b30_0, v0x1f41d90_0, v0x1f41e10_0, v0x1f42ab0_0, v0x1f40e00_0, v0x1f41020_0, v0x1f42ce0_0, v0x1f410f0_0, v0x1f40b10_0;
    %delay 6, 0;
    %vpi_call 2 73 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x1f41500_0, v0x1f41a70_0, v0x1f413b0_0, v0x1f412e0_0, v0x1f42170_0, v0x1f42070_0, v0x1f418c0_0, v0x1f417f0_0, v0x1f42240_0, v0x1f42780_0, v0x1f41b90_0, v0x1f41720_0, v0x1f424e0_0, v0x1f426b0_0, v0x1f423f0_0, v0x1f42e80_0, v0x1f41fa0_0, v0x1f41c60_0, v0x1f425b0_0, v0x1f42be0_0, v0x1f42a30_0, v0x1f42b30_0, v0x1f41d90_0, v0x1f41e10_0, v0x1f42ab0_0, v0x1f40e00_0, v0x1f41020_0, v0x1f42ce0_0, v0x1f410f0_0, v0x1f40b10_0;
    %delay 4, 0;
    %vpi_call 2 75 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x1f41500_0, v0x1f41a70_0, v0x1f413b0_0, v0x1f412e0_0, v0x1f42170_0, v0x1f42070_0, v0x1f418c0_0, v0x1f417f0_0, v0x1f42240_0, v0x1f42780_0, v0x1f41b90_0, v0x1f41720_0, v0x1f424e0_0, v0x1f426b0_0, v0x1f423f0_0, v0x1f42e80_0, v0x1f41fa0_0, v0x1f41c60_0, v0x1f425b0_0, v0x1f42be0_0, v0x1f42a30_0, v0x1f42b30_0, v0x1f41d90_0, v0x1f41e10_0, v0x1f42ab0_0, v0x1f40e00_0, v0x1f41020_0, v0x1f42ce0_0, v0x1f410f0_0, v0x1f40b10_0;
    %delay 6, 0;
    %vpi_call 2 77 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x1f41500_0, v0x1f41a70_0, v0x1f413b0_0, v0x1f412e0_0, v0x1f42170_0, v0x1f42070_0, v0x1f418c0_0, v0x1f417f0_0, v0x1f42240_0, v0x1f42780_0, v0x1f41b90_0, v0x1f41720_0, v0x1f424e0_0, v0x1f426b0_0, v0x1f423f0_0, v0x1f42e80_0, v0x1f41fa0_0, v0x1f41c60_0, v0x1f425b0_0, v0x1f42be0_0, v0x1f42a30_0, v0x1f42b30_0, v0x1f41d90_0, v0x1f41e10_0, v0x1f42ab0_0, v0x1f40e00_0, v0x1f41020_0, v0x1f42ce0_0, v0x1f410f0_0, v0x1f40b10_0;
    %delay 4, 0;
    %vpi_call 2 79 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x1f41500_0, v0x1f41a70_0, v0x1f413b0_0, v0x1f412e0_0, v0x1f42170_0, v0x1f42070_0, v0x1f418c0_0, v0x1f417f0_0, v0x1f42240_0, v0x1f42780_0, v0x1f41b90_0, v0x1f41720_0, v0x1f424e0_0, v0x1f426b0_0, v0x1f423f0_0, v0x1f42e80_0, v0x1f41fa0_0, v0x1f41c60_0, v0x1f425b0_0, v0x1f42be0_0, v0x1f42a30_0, v0x1f42b30_0, v0x1f41d90_0, v0x1f41e10_0, v0x1f42ab0_0, v0x1f40e00_0, v0x1f41020_0, v0x1f42ce0_0, v0x1f410f0_0, v0x1f40b10_0;
    %delay 6, 0;
    %vpi_call 2 81 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x1f41500_0, v0x1f41a70_0, v0x1f413b0_0, v0x1f412e0_0, v0x1f42170_0, v0x1f42070_0, v0x1f418c0_0, v0x1f417f0_0, v0x1f42240_0, v0x1f42780_0, v0x1f41b90_0, v0x1f41720_0, v0x1f424e0_0, v0x1f426b0_0, v0x1f423f0_0, v0x1f42e80_0, v0x1f41fa0_0, v0x1f41c60_0, v0x1f425b0_0, v0x1f42be0_0, v0x1f42a30_0, v0x1f42b30_0, v0x1f41d90_0, v0x1f41e10_0, v0x1f42ab0_0, v0x1f40e00_0, v0x1f41020_0, v0x1f42ce0_0, v0x1f410f0_0, v0x1f40b10_0;
    %delay 4, 0;
    %vpi_call 2 83 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x1f41500_0, v0x1f41a70_0, v0x1f413b0_0, v0x1f412e0_0, v0x1f42170_0, v0x1f42070_0, v0x1f418c0_0, v0x1f417f0_0, v0x1f42240_0, v0x1f42780_0, v0x1f41b90_0, v0x1f41720_0, v0x1f424e0_0, v0x1f426b0_0, v0x1f423f0_0, v0x1f42e80_0, v0x1f41fa0_0, v0x1f41c60_0, v0x1f425b0_0, v0x1f42be0_0, v0x1f42a30_0, v0x1f42b30_0, v0x1f41d90_0, v0x1f41e10_0, v0x1f42ab0_0, v0x1f40e00_0, v0x1f41020_0, v0x1f42ce0_0, v0x1f410f0_0, v0x1f40b10_0;
    %delay 6, 0;
    %vpi_call 2 85 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x1f41500_0, v0x1f41a70_0, v0x1f413b0_0, v0x1f412e0_0, v0x1f42170_0, v0x1f42070_0, v0x1f418c0_0, v0x1f417f0_0, v0x1f42240_0, v0x1f42780_0, v0x1f41b90_0, v0x1f41720_0, v0x1f424e0_0, v0x1f426b0_0, v0x1f423f0_0, v0x1f42e80_0, v0x1f41fa0_0, v0x1f41c60_0, v0x1f425b0_0, v0x1f42be0_0, v0x1f42a30_0, v0x1f42b30_0, v0x1f41d90_0, v0x1f41e10_0, v0x1f42ab0_0, v0x1f40e00_0, v0x1f41020_0, v0x1f42ce0_0, v0x1f410f0_0, v0x1f40b10_0;
    %delay 4, 0;
    %vpi_call 2 87 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x1f41500_0, v0x1f41a70_0, v0x1f413b0_0, v0x1f412e0_0, v0x1f42170_0, v0x1f42070_0, v0x1f418c0_0, v0x1f417f0_0, v0x1f42240_0, v0x1f42780_0, v0x1f41b90_0, v0x1f41720_0, v0x1f424e0_0, v0x1f426b0_0, v0x1f423f0_0, v0x1f42e80_0, v0x1f41fa0_0, v0x1f41c60_0, v0x1f425b0_0, v0x1f42be0_0, v0x1f42a30_0, v0x1f42b30_0, v0x1f41d90_0, v0x1f41e10_0, v0x1f42ab0_0, v0x1f40e00_0, v0x1f41020_0, v0x1f42ce0_0, v0x1f410f0_0, v0x1f40b10_0;
    %delay 6, 0;
    %vpi_call 2 89 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x1f41500_0, v0x1f41a70_0, v0x1f413b0_0, v0x1f412e0_0, v0x1f42170_0, v0x1f42070_0, v0x1f418c0_0, v0x1f417f0_0, v0x1f42240_0, v0x1f42780_0, v0x1f41b90_0, v0x1f41720_0, v0x1f424e0_0, v0x1f426b0_0, v0x1f423f0_0, v0x1f42e80_0, v0x1f41fa0_0, v0x1f41c60_0, v0x1f425b0_0, v0x1f42be0_0, v0x1f42a30_0, v0x1f42b30_0, v0x1f41d90_0, v0x1f41e10_0, v0x1f42ab0_0, v0x1f40e00_0, v0x1f41020_0, v0x1f42ce0_0, v0x1f410f0_0, v0x1f40b10_0;
    %delay 4, 0;
    %vpi_call 2 91 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x1f41500_0, v0x1f41a70_0, v0x1f413b0_0, v0x1f412e0_0, v0x1f42170_0, v0x1f42070_0, v0x1f418c0_0, v0x1f417f0_0, v0x1f42240_0, v0x1f42780_0, v0x1f41b90_0, v0x1f41720_0, v0x1f424e0_0, v0x1f426b0_0, v0x1f423f0_0, v0x1f42e80_0, v0x1f41fa0_0, v0x1f41c60_0, v0x1f425b0_0, v0x1f42be0_0, v0x1f42a30_0, v0x1f42b30_0, v0x1f41d90_0, v0x1f41e10_0, v0x1f42ab0_0, v0x1f40e00_0, v0x1f41020_0, v0x1f42ce0_0, v0x1f410f0_0, v0x1f40b10_0;
    %delay 6, 0;
    %vpi_call 2 93 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x1f41500_0, v0x1f41a70_0, v0x1f413b0_0, v0x1f412e0_0, v0x1f42170_0, v0x1f42070_0, v0x1f418c0_0, v0x1f417f0_0, v0x1f42240_0, v0x1f42780_0, v0x1f41b90_0, v0x1f41720_0, v0x1f424e0_0, v0x1f426b0_0, v0x1f423f0_0, v0x1f42e80_0, v0x1f41fa0_0, v0x1f41c60_0, v0x1f425b0_0, v0x1f42be0_0, v0x1f42a30_0, v0x1f42b30_0, v0x1f41d90_0, v0x1f41e10_0, v0x1f42ab0_0, v0x1f40e00_0, v0x1f41020_0, v0x1f42ce0_0, v0x1f410f0_0, v0x1f40b10_0;
    %delay 4, 0;
    %vpi_call 2 95 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x1f41500_0, v0x1f41a70_0, v0x1f413b0_0, v0x1f412e0_0, v0x1f42170_0, v0x1f42070_0, v0x1f418c0_0, v0x1f417f0_0, v0x1f42240_0, v0x1f42780_0, v0x1f41b90_0, v0x1f41720_0, v0x1f424e0_0, v0x1f426b0_0, v0x1f423f0_0, v0x1f42e80_0, v0x1f41fa0_0, v0x1f41c60_0, v0x1f425b0_0, v0x1f42be0_0, v0x1f42a30_0, v0x1f42b30_0, v0x1f41d90_0, v0x1f41e10_0, v0x1f42ab0_0, v0x1f40e00_0, v0x1f41020_0, v0x1f42ce0_0, v0x1f410f0_0, v0x1f40b10_0;
    %delay 6, 0;
    %vpi_call 2 97 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x1f41500_0, v0x1f41a70_0, v0x1f413b0_0, v0x1f412e0_0, v0x1f42170_0, v0x1f42070_0, v0x1f418c0_0, v0x1f417f0_0, v0x1f42240_0, v0x1f42780_0, v0x1f41b90_0, v0x1f41720_0, v0x1f424e0_0, v0x1f426b0_0, v0x1f423f0_0, v0x1f42e80_0, v0x1f41fa0_0, v0x1f41c60_0, v0x1f425b0_0, v0x1f42be0_0, v0x1f42a30_0, v0x1f42b30_0, v0x1f41d90_0, v0x1f41e10_0, v0x1f42ab0_0, v0x1f40e00_0, v0x1f41020_0, v0x1f42ce0_0, v0x1f410f0_0, v0x1f40b10_0;
    %delay 4, 0;
    %vpi_call 2 99 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x1f41500_0, v0x1f41a70_0, v0x1f413b0_0, v0x1f412e0_0, v0x1f42170_0, v0x1f42070_0, v0x1f418c0_0, v0x1f417f0_0, v0x1f42240_0, v0x1f42780_0, v0x1f41b90_0, v0x1f41720_0, v0x1f424e0_0, v0x1f426b0_0, v0x1f423f0_0, v0x1f42e80_0, v0x1f41fa0_0, v0x1f41c60_0, v0x1f425b0_0, v0x1f42be0_0, v0x1f42a30_0, v0x1f42b30_0, v0x1f41d90_0, v0x1f41e10_0, v0x1f42ab0_0, v0x1f40e00_0, v0x1f41020_0, v0x1f42ce0_0, v0x1f410f0_0, v0x1f40b10_0;
    %delay 6, 0;
    %vpi_call 2 101 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x1f41500_0, v0x1f41a70_0, v0x1f413b0_0, v0x1f412e0_0, v0x1f42170_0, v0x1f42070_0, v0x1f418c0_0, v0x1f417f0_0, v0x1f42240_0, v0x1f42780_0, v0x1f41b90_0, v0x1f41720_0, v0x1f424e0_0, v0x1f426b0_0, v0x1f423f0_0, v0x1f42e80_0, v0x1f41fa0_0, v0x1f41c60_0, v0x1f425b0_0, v0x1f42be0_0, v0x1f42a30_0, v0x1f42b30_0, v0x1f41d90_0, v0x1f41e10_0, v0x1f42ab0_0, v0x1f40e00_0, v0x1f41020_0, v0x1f42ce0_0, v0x1f410f0_0, v0x1f40b10_0;
    %delay 4, 0;
    %vpi_call 2 103 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x1f41500_0, v0x1f41a70_0, v0x1f413b0_0, v0x1f412e0_0, v0x1f42170_0, v0x1f42070_0, v0x1f418c0_0, v0x1f417f0_0, v0x1f42240_0, v0x1f42780_0, v0x1f41b90_0, v0x1f41720_0, v0x1f424e0_0, v0x1f426b0_0, v0x1f423f0_0, v0x1f42e80_0, v0x1f41fa0_0, v0x1f41c60_0, v0x1f425b0_0, v0x1f42be0_0, v0x1f42a30_0, v0x1f42b30_0, v0x1f41d90_0, v0x1f41e10_0, v0x1f42ab0_0, v0x1f40e00_0, v0x1f41020_0, v0x1f42ce0_0, v0x1f410f0_0, v0x1f40b10_0;
    %delay 6, 0;
    %vpi_call 2 105 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x1f41500_0, v0x1f41a70_0, v0x1f413b0_0, v0x1f412e0_0, v0x1f42170_0, v0x1f42070_0, v0x1f418c0_0, v0x1f417f0_0, v0x1f42240_0, v0x1f42780_0, v0x1f41b90_0, v0x1f41720_0, v0x1f424e0_0, v0x1f426b0_0, v0x1f423f0_0, v0x1f42e80_0, v0x1f41fa0_0, v0x1f41c60_0, v0x1f425b0_0, v0x1f42be0_0, v0x1f42a30_0, v0x1f42b30_0, v0x1f41d90_0, v0x1f41e10_0, v0x1f42ab0_0, v0x1f40e00_0, v0x1f41020_0, v0x1f42ce0_0, v0x1f410f0_0, v0x1f40b10_0;
    %delay 4, 0;
    %vpi_call 2 107 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x1f41500_0, v0x1f41a70_0, v0x1f413b0_0, v0x1f412e0_0, v0x1f42170_0, v0x1f42070_0, v0x1f418c0_0, v0x1f417f0_0, v0x1f42240_0, v0x1f42780_0, v0x1f41b90_0, v0x1f41720_0, v0x1f424e0_0, v0x1f426b0_0, v0x1f423f0_0, v0x1f42e80_0, v0x1f41fa0_0, v0x1f41c60_0, v0x1f425b0_0, v0x1f42be0_0, v0x1f42a30_0, v0x1f42b30_0, v0x1f41d90_0, v0x1f41e10_0, v0x1f42ab0_0, v0x1f40e00_0, v0x1f41020_0, v0x1f42ce0_0, v0x1f410f0_0, v0x1f40b10_0;
    %delay 6, 0;
    %vpi_call 2 109 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x1f41500_0, v0x1f41a70_0, v0x1f413b0_0, v0x1f412e0_0, v0x1f42170_0, v0x1f42070_0, v0x1f418c0_0, v0x1f417f0_0, v0x1f42240_0, v0x1f42780_0, v0x1f41b90_0, v0x1f41720_0, v0x1f424e0_0, v0x1f426b0_0, v0x1f423f0_0, v0x1f42e80_0, v0x1f41fa0_0, v0x1f41c60_0, v0x1f425b0_0, v0x1f42be0_0, v0x1f42a30_0, v0x1f42b30_0, v0x1f41d90_0, v0x1f41e10_0, v0x1f42ab0_0, v0x1f40e00_0, v0x1f41020_0, v0x1f42ce0_0, v0x1f410f0_0, v0x1f40b10_0;
    %delay 4, 0;
    %vpi_call 2 111 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x1f41500_0, v0x1f41a70_0, v0x1f413b0_0, v0x1f412e0_0, v0x1f42170_0, v0x1f42070_0, v0x1f418c0_0, v0x1f417f0_0, v0x1f42240_0, v0x1f42780_0, v0x1f41b90_0, v0x1f41720_0, v0x1f424e0_0, v0x1f426b0_0, v0x1f423f0_0, v0x1f42e80_0, v0x1f41fa0_0, v0x1f41c60_0, v0x1f425b0_0, v0x1f42be0_0, v0x1f42a30_0, v0x1f42b30_0, v0x1f41d90_0, v0x1f41e10_0, v0x1f42ab0_0, v0x1f40e00_0, v0x1f41020_0, v0x1f42ce0_0, v0x1f410f0_0, v0x1f40b10_0;
    %delay 6, 0;
    %vpi_call 2 113 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x1f41500_0, v0x1f41a70_0, v0x1f413b0_0, v0x1f412e0_0, v0x1f42170_0, v0x1f42070_0, v0x1f418c0_0, v0x1f417f0_0, v0x1f42240_0, v0x1f42780_0, v0x1f41b90_0, v0x1f41720_0, v0x1f424e0_0, v0x1f426b0_0, v0x1f423f0_0, v0x1f42e80_0, v0x1f41fa0_0, v0x1f41c60_0, v0x1f425b0_0, v0x1f42be0_0, v0x1f42a30_0, v0x1f42b30_0, v0x1f41d90_0, v0x1f41e10_0, v0x1f42ab0_0, v0x1f40e00_0, v0x1f41020_0, v0x1f42ce0_0, v0x1f410f0_0, v0x1f40b10_0;
    %delay 4, 0;
    %vpi_call 2 115 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x1f41500_0, v0x1f41a70_0, v0x1f413b0_0, v0x1f412e0_0, v0x1f42170_0, v0x1f42070_0, v0x1f418c0_0, v0x1f417f0_0, v0x1f42240_0, v0x1f42780_0, v0x1f41b90_0, v0x1f41720_0, v0x1f424e0_0, v0x1f426b0_0, v0x1f423f0_0, v0x1f42e80_0, v0x1f41fa0_0, v0x1f41c60_0, v0x1f425b0_0, v0x1f42be0_0, v0x1f42a30_0, v0x1f42b30_0, v0x1f41d90_0, v0x1f41e10_0, v0x1f42ab0_0, v0x1f40e00_0, v0x1f41020_0, v0x1f42ce0_0, v0x1f410f0_0, v0x1f40b10_0;
    %delay 6, 0;
    %vpi_call 2 117 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x1f41500_0, v0x1f41a70_0, v0x1f413b0_0, v0x1f412e0_0, v0x1f42170_0, v0x1f42070_0, v0x1f418c0_0, v0x1f417f0_0, v0x1f42240_0, v0x1f42780_0, v0x1f41b90_0, v0x1f41720_0, v0x1f424e0_0, v0x1f426b0_0, v0x1f423f0_0, v0x1f42e80_0, v0x1f41fa0_0, v0x1f41c60_0, v0x1f425b0_0, v0x1f42be0_0, v0x1f42a30_0, v0x1f42b30_0, v0x1f41d90_0, v0x1f41e10_0, v0x1f42ab0_0, v0x1f40e00_0, v0x1f41020_0, v0x1f42ce0_0, v0x1f410f0_0, v0x1f40b10_0;
    %delay 4, 0;
    %vpi_call 2 119 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x1f41500_0, v0x1f41a70_0, v0x1f413b0_0, v0x1f412e0_0, v0x1f42170_0, v0x1f42070_0, v0x1f418c0_0, v0x1f417f0_0, v0x1f42240_0, v0x1f42780_0, v0x1f41b90_0, v0x1f41720_0, v0x1f424e0_0, v0x1f426b0_0, v0x1f423f0_0, v0x1f42e80_0, v0x1f41fa0_0, v0x1f41c60_0, v0x1f425b0_0, v0x1f42be0_0, v0x1f42a30_0, v0x1f42b30_0, v0x1f41d90_0, v0x1f41e10_0, v0x1f42ab0_0, v0x1f40e00_0, v0x1f41020_0, v0x1f42ce0_0, v0x1f410f0_0, v0x1f40b10_0;
    %delay 6, 0;
    %vpi_call 2 121 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x1f41500_0, v0x1f41a70_0, v0x1f413b0_0, v0x1f412e0_0, v0x1f42170_0, v0x1f42070_0, v0x1f418c0_0, v0x1f417f0_0, v0x1f42240_0, v0x1f42780_0, v0x1f41b90_0, v0x1f41720_0, v0x1f424e0_0, v0x1f426b0_0, v0x1f423f0_0, v0x1f42e80_0, v0x1f41fa0_0, v0x1f41c60_0, v0x1f425b0_0, v0x1f42be0_0, v0x1f42a30_0, v0x1f42b30_0, v0x1f41d90_0, v0x1f41e10_0, v0x1f42ab0_0, v0x1f40e00_0, v0x1f41020_0, v0x1f42ce0_0, v0x1f410f0_0, v0x1f40b10_0;
    %delay 4, 0;
    %vpi_call 2 123 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x1f41500_0, v0x1f41a70_0, v0x1f413b0_0, v0x1f412e0_0, v0x1f42170_0, v0x1f42070_0, v0x1f418c0_0, v0x1f417f0_0, v0x1f42240_0, v0x1f42780_0, v0x1f41b90_0, v0x1f41720_0, v0x1f424e0_0, v0x1f426b0_0, v0x1f423f0_0, v0x1f42e80_0, v0x1f41fa0_0, v0x1f41c60_0, v0x1f425b0_0, v0x1f42be0_0, v0x1f42a30_0, v0x1f42b30_0, v0x1f41d90_0, v0x1f41e10_0, v0x1f42ab0_0, v0x1f40e00_0, v0x1f41020_0, v0x1f42ce0_0, v0x1f410f0_0, v0x1f40b10_0;
    %delay 6, 0;
    %vpi_call 2 125 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x1f41500_0, v0x1f41a70_0, v0x1f413b0_0, v0x1f412e0_0, v0x1f42170_0, v0x1f42070_0, v0x1f418c0_0, v0x1f417f0_0, v0x1f42240_0, v0x1f42780_0, v0x1f41b90_0, v0x1f41720_0, v0x1f424e0_0, v0x1f426b0_0, v0x1f423f0_0, v0x1f42e80_0, v0x1f41fa0_0, v0x1f41c60_0, v0x1f425b0_0, v0x1f42be0_0, v0x1f42a30_0, v0x1f42b30_0, v0x1f41d90_0, v0x1f41e10_0, v0x1f42ab0_0, v0x1f40e00_0, v0x1f41020_0, v0x1f42ce0_0, v0x1f410f0_0, v0x1f40b10_0;
    %delay 4, 0;
    %vpi_call 2 127 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x1f41500_0, v0x1f41a70_0, v0x1f413b0_0, v0x1f412e0_0, v0x1f42170_0, v0x1f42070_0, v0x1f418c0_0, v0x1f417f0_0, v0x1f42240_0, v0x1f42780_0, v0x1f41b90_0, v0x1f41720_0, v0x1f424e0_0, v0x1f426b0_0, v0x1f423f0_0, v0x1f42e80_0, v0x1f41fa0_0, v0x1f41c60_0, v0x1f425b0_0, v0x1f42be0_0, v0x1f42a30_0, v0x1f42b30_0, v0x1f41d90_0, v0x1f41e10_0, v0x1f42ab0_0, v0x1f40e00_0, v0x1f41020_0, v0x1f42ce0_0, v0x1f410f0_0, v0x1f40b10_0;
    %delay 6, 0;
    %vpi_call 2 129 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x1f41500_0, v0x1f41a70_0, v0x1f413b0_0, v0x1f412e0_0, v0x1f42170_0, v0x1f42070_0, v0x1f418c0_0, v0x1f417f0_0, v0x1f42240_0, v0x1f42780_0, v0x1f41b90_0, v0x1f41720_0, v0x1f424e0_0, v0x1f426b0_0, v0x1f423f0_0, v0x1f42e80_0, v0x1f41fa0_0, v0x1f41c60_0, v0x1f425b0_0, v0x1f42be0_0, v0x1f42a30_0, v0x1f42b30_0, v0x1f41d90_0, v0x1f41e10_0, v0x1f42ab0_0, v0x1f40e00_0, v0x1f41020_0, v0x1f42ce0_0, v0x1f410f0_0, v0x1f40b10_0;
    %delay 4, 0;
    %vpi_call 2 131 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x1f41500_0, v0x1f41a70_0, v0x1f413b0_0, v0x1f412e0_0, v0x1f42170_0, v0x1f42070_0, v0x1f418c0_0, v0x1f417f0_0, v0x1f42240_0, v0x1f42780_0, v0x1f41b90_0, v0x1f41720_0, v0x1f424e0_0, v0x1f426b0_0, v0x1f423f0_0, v0x1f42e80_0, v0x1f41fa0_0, v0x1f41c60_0, v0x1f425b0_0, v0x1f42be0_0, v0x1f42a30_0, v0x1f42b30_0, v0x1f41d90_0, v0x1f41e10_0, v0x1f42ab0_0, v0x1f40e00_0, v0x1f41020_0, v0x1f42ce0_0, v0x1f410f0_0, v0x1f40b10_0;
    %delay 6, 0;
    %vpi_call 2 133 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x1f41500_0, v0x1f41a70_0, v0x1f413b0_0, v0x1f412e0_0, v0x1f42170_0, v0x1f42070_0, v0x1f418c0_0, v0x1f417f0_0, v0x1f42240_0, v0x1f42780_0, v0x1f41b90_0, v0x1f41720_0, v0x1f424e0_0, v0x1f426b0_0, v0x1f423f0_0, v0x1f42e80_0, v0x1f41fa0_0, v0x1f41c60_0, v0x1f425b0_0, v0x1f42be0_0, v0x1f42a30_0, v0x1f42b30_0, v0x1f41d90_0, v0x1f41e10_0, v0x1f42ab0_0, v0x1f40e00_0, v0x1f41020_0, v0x1f42ce0_0, v0x1f410f0_0, v0x1f40b10_0;
    %delay 4, 0;
    %vpi_call 2 135 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x1f41500_0, v0x1f41a70_0, v0x1f413b0_0, v0x1f412e0_0, v0x1f42170_0, v0x1f42070_0, v0x1f418c0_0, v0x1f417f0_0, v0x1f42240_0, v0x1f42780_0, v0x1f41b90_0, v0x1f41720_0, v0x1f424e0_0, v0x1f426b0_0, v0x1f423f0_0, v0x1f42e80_0, v0x1f41fa0_0, v0x1f41c60_0, v0x1f425b0_0, v0x1f42be0_0, v0x1f42a30_0, v0x1f42b30_0, v0x1f41d90_0, v0x1f41e10_0, v0x1f42ab0_0, v0x1f40e00_0, v0x1f41020_0, v0x1f42ce0_0, v0x1f410f0_0, v0x1f40b10_0;
    %delay 6, 0;
    %vpi_call 2 137 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x1f41500_0, v0x1f41a70_0, v0x1f413b0_0, v0x1f412e0_0, v0x1f42170_0, v0x1f42070_0, v0x1f418c0_0, v0x1f417f0_0, v0x1f42240_0, v0x1f42780_0, v0x1f41b90_0, v0x1f41720_0, v0x1f424e0_0, v0x1f426b0_0, v0x1f423f0_0, v0x1f42e80_0, v0x1f41fa0_0, v0x1f41c60_0, v0x1f425b0_0, v0x1f42be0_0, v0x1f42a30_0, v0x1f42b30_0, v0x1f41d90_0, v0x1f41e10_0, v0x1f42ab0_0, v0x1f40e00_0, v0x1f41020_0, v0x1f42ce0_0, v0x1f410f0_0, v0x1f40b10_0;
    %delay 4, 0;
    %vpi_call 2 140 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x1f41500_0, v0x1f41a70_0, v0x1f413b0_0, v0x1f412e0_0, v0x1f42170_0, v0x1f42070_0, v0x1f418c0_0, v0x1f417f0_0, v0x1f42240_0, v0x1f42780_0, v0x1f41b90_0, v0x1f41720_0, v0x1f424e0_0, v0x1f426b0_0, v0x1f423f0_0, v0x1f42e80_0, v0x1f41fa0_0, v0x1f41c60_0, v0x1f425b0_0, v0x1f42be0_0, v0x1f42a30_0, v0x1f42b30_0, v0x1f41d90_0, v0x1f41e10_0, v0x1f42ab0_0, v0x1f40e00_0, v0x1f41020_0, v0x1f42ce0_0, v0x1f410f0_0, v0x1f40b10_0;
    %delay 6, 0;
    %vpi_call 2 142 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x1f41500_0, v0x1f41a70_0, v0x1f413b0_0, v0x1f412e0_0, v0x1f42170_0, v0x1f42070_0, v0x1f418c0_0, v0x1f417f0_0, v0x1f42240_0, v0x1f42780_0, v0x1f41b90_0, v0x1f41720_0, v0x1f424e0_0, v0x1f426b0_0, v0x1f423f0_0, v0x1f42e80_0, v0x1f41fa0_0, v0x1f41c60_0, v0x1f425b0_0, v0x1f42be0_0, v0x1f42a30_0, v0x1f42b30_0, v0x1f41d90_0, v0x1f41e10_0, v0x1f42ab0_0, v0x1f40e00_0, v0x1f41020_0, v0x1f42ce0_0, v0x1f410f0_0, v0x1f40b10_0;
    %delay 4, 0;
    %vpi_call 2 145 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x1f41500_0, v0x1f41a70_0, v0x1f413b0_0, v0x1f412e0_0, v0x1f42170_0, v0x1f42070_0, v0x1f418c0_0, v0x1f417f0_0, v0x1f42240_0, v0x1f42780_0, v0x1f41b90_0, v0x1f41720_0, v0x1f424e0_0, v0x1f426b0_0, v0x1f423f0_0, v0x1f42e80_0, v0x1f41fa0_0, v0x1f41c60_0, v0x1f425b0_0, v0x1f42be0_0, v0x1f42a30_0, v0x1f42b30_0, v0x1f41d90_0, v0x1f41e10_0, v0x1f42ab0_0, v0x1f40e00_0, v0x1f41020_0, v0x1f42ce0_0, v0x1f410f0_0, v0x1f40b10_0;
    %delay 6, 0;
    %vpi_call 2 147 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x1f41500_0, v0x1f41a70_0, v0x1f413b0_0, v0x1f412e0_0, v0x1f42170_0, v0x1f42070_0, v0x1f418c0_0, v0x1f417f0_0, v0x1f42240_0, v0x1f42780_0, v0x1f41b90_0, v0x1f41720_0, v0x1f424e0_0, v0x1f426b0_0, v0x1f423f0_0, v0x1f42e80_0, v0x1f41fa0_0, v0x1f41c60_0, v0x1f425b0_0, v0x1f42be0_0, v0x1f42a30_0, v0x1f42b30_0, v0x1f41d90_0, v0x1f41e10_0, v0x1f42ab0_0, v0x1f40e00_0, v0x1f41020_0, v0x1f42ce0_0, v0x1f410f0_0, v0x1f40b10_0;
    %delay 4, 0;
    %vpi_call 2 150 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, LA=%b, EaRAM=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b, A_to_RAM=%4b", $time, v0x1f41500_0, v0x1f41a70_0, v0x1f413b0_0, v0x1f412e0_0, v0x1f42170_0, v0x1f42070_0, v0x1f418c0_0, v0x1f417f0_0, v0x1f42240_0, v0x1f42780_0, v0x1f41b90_0, v0x1f41720_0, v0x1f424e0_0, v0x1f426b0_0, v0x1f423f0_0, v0x1f42e80_0, v0x1f41fa0_0, v0x1f41c60_0, v0x1f425b0_0, v0x1f41ce0_0, v0x1f416a0_0, v0x1f42be0_0, v0x1f42a30_0, v0x1f42b30_0, v0x1f41d90_0, v0x1f41e10_0, v0x1f42ab0_0, v0x1f40e00_0, v0x1f41020_0, v0x1f42ce0_0, v0x1f410f0_0, v0x1f40b10_0, v0x1f40f50_0;
    %delay 6, 0;
    %vpi_call 2 152 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, LA=%b, EaRAM=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b, A_to_RAM=%4b", $time, v0x1f41500_0, v0x1f41a70_0, v0x1f413b0_0, v0x1f412e0_0, v0x1f42170_0, v0x1f42070_0, v0x1f418c0_0, v0x1f417f0_0, v0x1f42240_0, v0x1f42780_0, v0x1f41b90_0, v0x1f41720_0, v0x1f424e0_0, v0x1f426b0_0, v0x1f423f0_0, v0x1f42e80_0, v0x1f41fa0_0, v0x1f41c60_0, v0x1f425b0_0, v0x1f41ce0_0, v0x1f416a0_0, v0x1f42be0_0, v0x1f42a30_0, v0x1f42b30_0, v0x1f41d90_0, v0x1f41e10_0, v0x1f42ab0_0, v0x1f40e00_0, v0x1f41020_0, v0x1f42ce0_0, v0x1f410f0_0, v0x1f40b10_0, v0x1f40f50_0;
    %delay 4, 0;
    %vpi_call 2 155 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, LA=%b, EaRAM=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b, A_to_RAM=%4b", $time, v0x1f41500_0, v0x1f41a70_0, v0x1f413b0_0, v0x1f412e0_0, v0x1f42170_0, v0x1f42070_0, v0x1f418c0_0, v0x1f417f0_0, v0x1f42240_0, v0x1f42780_0, v0x1f41b90_0, v0x1f41720_0, v0x1f424e0_0, v0x1f426b0_0, v0x1f423f0_0, v0x1f42e80_0, v0x1f41fa0_0, v0x1f41c60_0, v0x1f425b0_0, v0x1f41ce0_0, v0x1f416a0_0, v0x1f42be0_0, v0x1f42a30_0, v0x1f42b30_0, v0x1f41d90_0, v0x1f41e10_0, v0x1f42ab0_0, v0x1f40e00_0, v0x1f41020_0, v0x1f42ce0_0, v0x1f410f0_0, v0x1f40b10_0, v0x1f40f50_0;
    %delay 6, 0;
    %vpi_call 2 157 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, LA=%b, EaRAM=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b, A_to_RAM=%4b", $time, v0x1f41500_0, v0x1f41a70_0, v0x1f413b0_0, v0x1f412e0_0, v0x1f42170_0, v0x1f42070_0, v0x1f418c0_0, v0x1f417f0_0, v0x1f42240_0, v0x1f42780_0, v0x1f41b90_0, v0x1f41720_0, v0x1f424e0_0, v0x1f426b0_0, v0x1f423f0_0, v0x1f42e80_0, v0x1f41fa0_0, v0x1f41c60_0, v0x1f425b0_0, v0x1f41ce0_0, v0x1f416a0_0, v0x1f42be0_0, v0x1f42a30_0, v0x1f42b30_0, v0x1f41d90_0, v0x1f41e10_0, v0x1f42ab0_0, v0x1f40e00_0, v0x1f41020_0, v0x1f42ce0_0, v0x1f410f0_0, v0x1f40b10_0, v0x1f40f50_0;
    %delay 4, 0;
    %vpi_call 2 160 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, LA=%b, EaRAM=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b, A_to_RAM=%4b", $time, v0x1f41500_0, v0x1f41a70_0, v0x1f413b0_0, v0x1f412e0_0, v0x1f42170_0, v0x1f42070_0, v0x1f418c0_0, v0x1f417f0_0, v0x1f42240_0, v0x1f42780_0, v0x1f41b90_0, v0x1f41720_0, v0x1f424e0_0, v0x1f426b0_0, v0x1f423f0_0, v0x1f42e80_0, v0x1f41fa0_0, v0x1f41c60_0, v0x1f425b0_0, v0x1f41ce0_0, v0x1f416a0_0, v0x1f42be0_0, v0x1f42a30_0, v0x1f42b30_0, v0x1f41d90_0, v0x1f41e10_0, v0x1f42ab0_0, v0x1f40e00_0, v0x1f41020_0, v0x1f42ce0_0, v0x1f410f0_0, v0x1f40b10_0, v0x1f40f50_0;
    %delay 6, 0;
    %vpi_call 2 162 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, LA=%b, EaRAM=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b, A_to_RAM=%4b", $time, v0x1f41500_0, v0x1f41a70_0, v0x1f413b0_0, v0x1f412e0_0, v0x1f42170_0, v0x1f42070_0, v0x1f418c0_0, v0x1f417f0_0, v0x1f42240_0, v0x1f42780_0, v0x1f41b90_0, v0x1f41720_0, v0x1f424e0_0, v0x1f426b0_0, v0x1f423f0_0, v0x1f42e80_0, v0x1f41fa0_0, v0x1f41c60_0, v0x1f425b0_0, v0x1f41ce0_0, v0x1f416a0_0, v0x1f42be0_0, v0x1f42a30_0, v0x1f42b30_0, v0x1f41d90_0, v0x1f41e10_0, v0x1f42ab0_0, v0x1f40e00_0, v0x1f41020_0, v0x1f42ce0_0, v0x1f410f0_0, v0x1f40b10_0, v0x1f40f50_0;
    %delay 4, 0;
    %vpi_call 2 165 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, LA=%b, EaRAM=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b, A_to_RAM=%4b", $time, v0x1f41500_0, v0x1f41a70_0, v0x1f413b0_0, v0x1f412e0_0, v0x1f42170_0, v0x1f42070_0, v0x1f418c0_0, v0x1f417f0_0, v0x1f42240_0, v0x1f42780_0, v0x1f41b90_0, v0x1f41720_0, v0x1f424e0_0, v0x1f426b0_0, v0x1f423f0_0, v0x1f42e80_0, v0x1f41fa0_0, v0x1f41c60_0, v0x1f425b0_0, v0x1f41ce0_0, v0x1f416a0_0, v0x1f42be0_0, v0x1f42a30_0, v0x1f42b30_0, v0x1f41d90_0, v0x1f41e10_0, v0x1f42ab0_0, v0x1f40e00_0, v0x1f41020_0, v0x1f42ce0_0, v0x1f410f0_0, v0x1f40b10_0, v0x1f40f50_0;
    %delay 6, 0;
    %vpi_call 2 167 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, LA=%b, EaRAM=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b, A_to_RAM=%4b", $time, v0x1f41500_0, v0x1f41a70_0, v0x1f413b0_0, v0x1f412e0_0, v0x1f42170_0, v0x1f42070_0, v0x1f418c0_0, v0x1f417f0_0, v0x1f42240_0, v0x1f42780_0, v0x1f41b90_0, v0x1f41720_0, v0x1f424e0_0, v0x1f426b0_0, v0x1f423f0_0, v0x1f42e80_0, v0x1f41fa0_0, v0x1f41c60_0, v0x1f425b0_0, v0x1f41ce0_0, v0x1f416a0_0, v0x1f42be0_0, v0x1f42a30_0, v0x1f42b30_0, v0x1f41d90_0, v0x1f41e10_0, v0x1f42ab0_0, v0x1f40e00_0, v0x1f41020_0, v0x1f42ce0_0, v0x1f410f0_0, v0x1f40b10_0, v0x1f40f50_0;
    %delay 4, 0;
    %vpi_call 2 170 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, LA=%b, EaRAM=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b, A_to_RAM=%4b", $time, v0x1f41500_0, v0x1f41a70_0, v0x1f413b0_0, v0x1f412e0_0, v0x1f42170_0, v0x1f42070_0, v0x1f418c0_0, v0x1f417f0_0, v0x1f42240_0, v0x1f42780_0, v0x1f41b90_0, v0x1f41720_0, v0x1f424e0_0, v0x1f426b0_0, v0x1f423f0_0, v0x1f42e80_0, v0x1f41fa0_0, v0x1f41c60_0, v0x1f425b0_0, v0x1f41ce0_0, v0x1f416a0_0, v0x1f42be0_0, v0x1f42a30_0, v0x1f42b30_0, v0x1f41d90_0, v0x1f41e10_0, v0x1f42ab0_0, v0x1f40e00_0, v0x1f41020_0, v0x1f42ce0_0, v0x1f410f0_0, v0x1f40b10_0, v0x1f40f50_0;
    %delay 6, 0;
    %vpi_call 2 172 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, LA=%b, EaRAM=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b, A_to_RAM=%4b", $time, v0x1f41500_0, v0x1f41a70_0, v0x1f413b0_0, v0x1f412e0_0, v0x1f42170_0, v0x1f42070_0, v0x1f418c0_0, v0x1f417f0_0, v0x1f42240_0, v0x1f42780_0, v0x1f41b90_0, v0x1f41720_0, v0x1f424e0_0, v0x1f426b0_0, v0x1f423f0_0, v0x1f42e80_0, v0x1f41fa0_0, v0x1f41c60_0, v0x1f425b0_0, v0x1f41ce0_0, v0x1f416a0_0, v0x1f42be0_0, v0x1f42a30_0, v0x1f42b30_0, v0x1f41d90_0, v0x1f41e10_0, v0x1f42ab0_0, v0x1f40e00_0, v0x1f41020_0, v0x1f42ce0_0, v0x1f410f0_0, v0x1f40b10_0, v0x1f40f50_0;
    %delay 4, 0;
    %vpi_call 2 175 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, LA=%b, EaRAM=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b, A_to_RAM=%4b", $time, v0x1f41500_0, v0x1f41a70_0, v0x1f413b0_0, v0x1f412e0_0, v0x1f42170_0, v0x1f42070_0, v0x1f418c0_0, v0x1f417f0_0, v0x1f42240_0, v0x1f42780_0, v0x1f41b90_0, v0x1f41720_0, v0x1f424e0_0, v0x1f426b0_0, v0x1f423f0_0, v0x1f42e80_0, v0x1f41fa0_0, v0x1f41c60_0, v0x1f425b0_0, v0x1f41ce0_0, v0x1f416a0_0, v0x1f42be0_0, v0x1f42a30_0, v0x1f42b30_0, v0x1f41d90_0, v0x1f41e10_0, v0x1f42ab0_0, v0x1f40e00_0, v0x1f41020_0, v0x1f42ce0_0, v0x1f410f0_0, v0x1f40b10_0, v0x1f40f50_0;
    %delay 6, 0;
    %vpi_call 2 177 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, LA=%b, EaRAM=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b, A_to_RAM=%4b", $time, v0x1f41500_0, v0x1f41a70_0, v0x1f413b0_0, v0x1f412e0_0, v0x1f42170_0, v0x1f42070_0, v0x1f418c0_0, v0x1f417f0_0, v0x1f42240_0, v0x1f42780_0, v0x1f41b90_0, v0x1f41720_0, v0x1f424e0_0, v0x1f426b0_0, v0x1f423f0_0, v0x1f42e80_0, v0x1f41fa0_0, v0x1f41c60_0, v0x1f425b0_0, v0x1f41ce0_0, v0x1f416a0_0, v0x1f42be0_0, v0x1f42a30_0, v0x1f42b30_0, v0x1f41d90_0, v0x1f41e10_0, v0x1f42ab0_0, v0x1f40e00_0, v0x1f41020_0, v0x1f42ce0_0, v0x1f410f0_0, v0x1f40b10_0, v0x1f40f50_0;
    %delay 4, 0;
    %vpi_call 2 180 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, LA=%b, EaRAM=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b, A_to_RAM=%4b", $time, v0x1f41500_0, v0x1f41a70_0, v0x1f413b0_0, v0x1f412e0_0, v0x1f42170_0, v0x1f42070_0, v0x1f418c0_0, v0x1f417f0_0, v0x1f42240_0, v0x1f42780_0, v0x1f41b90_0, v0x1f41720_0, v0x1f424e0_0, v0x1f426b0_0, v0x1f423f0_0, v0x1f42e80_0, v0x1f41fa0_0, v0x1f41c60_0, v0x1f425b0_0, v0x1f41ce0_0, v0x1f416a0_0, v0x1f42be0_0, v0x1f42a30_0, v0x1f42b30_0, v0x1f41d90_0, v0x1f41e10_0, v0x1f42ab0_0, v0x1f40e00_0, v0x1f41020_0, v0x1f42ce0_0, v0x1f410f0_0, v0x1f40b10_0, v0x1f40f50_0;
    %delay 6, 0;
    %vpi_call 2 182 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, LA=%b, EaRAM=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b, A_to_RAM=%4b", $time, v0x1f41500_0, v0x1f41a70_0, v0x1f413b0_0, v0x1f412e0_0, v0x1f42170_0, v0x1f42070_0, v0x1f418c0_0, v0x1f417f0_0, v0x1f42240_0, v0x1f42780_0, v0x1f41b90_0, v0x1f41720_0, v0x1f424e0_0, v0x1f426b0_0, v0x1f423f0_0, v0x1f42e80_0, v0x1f41fa0_0, v0x1f41c60_0, v0x1f425b0_0, v0x1f41ce0_0, v0x1f416a0_0, v0x1f42be0_0, v0x1f42a30_0, v0x1f42b30_0, v0x1f41d90_0, v0x1f41e10_0, v0x1f42ab0_0, v0x1f40e00_0, v0x1f41020_0, v0x1f42ce0_0, v0x1f410f0_0, v0x1f40b10_0, v0x1f40f50_0;
    %delay 4, 0;
    %vpi_call 2 185 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, LA=%b, EaRAM=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b, A_to_RAM=%4b", $time, v0x1f41500_0, v0x1f41a70_0, v0x1f413b0_0, v0x1f412e0_0, v0x1f42170_0, v0x1f42070_0, v0x1f418c0_0, v0x1f417f0_0, v0x1f42240_0, v0x1f42780_0, v0x1f41b90_0, v0x1f41720_0, v0x1f424e0_0, v0x1f426b0_0, v0x1f423f0_0, v0x1f42e80_0, v0x1f41fa0_0, v0x1f41c60_0, v0x1f425b0_0, v0x1f41ce0_0, v0x1f416a0_0, v0x1f42be0_0, v0x1f42a30_0, v0x1f42b30_0, v0x1f41d90_0, v0x1f41e10_0, v0x1f42ab0_0, v0x1f40e00_0, v0x1f41020_0, v0x1f42ce0_0, v0x1f410f0_0, v0x1f40b10_0, v0x1f40f50_0;
    %delay 6, 0;
    %vpi_call 2 187 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, LA=%b, EaRAM=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b, A_to_RAM=%4b", $time, v0x1f41500_0, v0x1f41a70_0, v0x1f413b0_0, v0x1f412e0_0, v0x1f42170_0, v0x1f42070_0, v0x1f418c0_0, v0x1f417f0_0, v0x1f42240_0, v0x1f42780_0, v0x1f41b90_0, v0x1f41720_0, v0x1f424e0_0, v0x1f426b0_0, v0x1f423f0_0, v0x1f42e80_0, v0x1f41fa0_0, v0x1f41c60_0, v0x1f425b0_0, v0x1f41ce0_0, v0x1f416a0_0, v0x1f42be0_0, v0x1f42a30_0, v0x1f42b30_0, v0x1f41d90_0, v0x1f41e10_0, v0x1f42ab0_0, v0x1f40e00_0, v0x1f41020_0, v0x1f42ce0_0, v0x1f410f0_0, v0x1f40b10_0, v0x1f40f50_0;
    %delay 4, 0;
    %vpi_call 2 190 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, LA=%b, EaRAM=%b, LtmpRAM=%b, Cetmp=%b, LbALU=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b, A_to_RAM=%4b, RAM_to_TMP=%4b, TMP_to_ALU=%4b, ALU_to_B=%4b", $time, v0x1f41500_0, v0x1f41a70_0, v0x1f413b0_0, v0x1f412e0_0, v0x1f42170_0, v0x1f42070_0, v0x1f418c0_0, v0x1f417f0_0, v0x1f42240_0, v0x1f42780_0, v0x1f41b90_0, v0x1f41720_0, v0x1f424e0_0, v0x1f426b0_0, v0x1f423f0_0, v0x1f42e80_0, v0x1f41fa0_0, v0x1f41c60_0, v0x1f425b0_0, v0x1f41ce0_0, v0x1f416a0_0, v0x1f42840_0, v0x1f41430_0, v0x1f42320_0, v0x1f42be0_0, v0x1f42a30_0, v0x1f42b30_0, v0x1f41d90_0, v0x1f41e10_0, v0x1f42ab0_0, v0x1f40e00_0, v0x1f41020_0, v0x1f42ce0_0, v0x1f410f0_0, v0x1f40b10_0, v0x1f40f50_0, v0x1f42e00_0, v0x1f42c60_0, v0x1f40d80_0;
    %delay 6, 0;
    %vpi_call 2 192 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, LA=%b, EaRAM=%b, LtmpRAM=%b, Cetmp=%b, LbALU=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b, A_to_RAM=%4b, RAM_to_TMP=%4b, TMP_to_ALU=%4b, ALU_to_B=%4b", $time, v0x1f41500_0, v0x1f41a70_0, v0x1f413b0_0, v0x1f412e0_0, v0x1f42170_0, v0x1f42070_0, v0x1f418c0_0, v0x1f417f0_0, v0x1f42240_0, v0x1f42780_0, v0x1f41b90_0, v0x1f41720_0, v0x1f424e0_0, v0x1f426b0_0, v0x1f423f0_0, v0x1f42e80_0, v0x1f41fa0_0, v0x1f41c60_0, v0x1f425b0_0, v0x1f41ce0_0, v0x1f416a0_0, v0x1f42840_0, v0x1f41430_0, v0x1f42320_0, v0x1f42be0_0, v0x1f42a30_0, v0x1f42b30_0, v0x1f41d90_0, v0x1f41e10_0, v0x1f42ab0_0, v0x1f40e00_0, v0x1f41020_0, v0x1f42ce0_0, v0x1f410f0_0, v0x1f40b10_0, v0x1f40f50_0, v0x1f42e00_0, v0x1f42c60_0, v0x1f40d80_0;
    %delay 4, 0;
    %vpi_call 2 195 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, LA=%b, EaRAM=%b, LtmpRAM=%b, Cetmp=%b, LbALU=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b, A_to_RAM=%4b, RAM_to_TMP=%4b, TMP_to_ALU=%4b, ALU_to_B=%4b", $time, v0x1f41500_0, v0x1f41a70_0, v0x1f413b0_0, v0x1f412e0_0, v0x1f42170_0, v0x1f42070_0, v0x1f418c0_0, v0x1f417f0_0, v0x1f42240_0, v0x1f42780_0, v0x1f41b90_0, v0x1f41720_0, v0x1f424e0_0, v0x1f426b0_0, v0x1f423f0_0, v0x1f42e80_0, v0x1f41fa0_0, v0x1f41c60_0, v0x1f425b0_0, v0x1f41ce0_0, v0x1f416a0_0, v0x1f42840_0, v0x1f41430_0, v0x1f42320_0, v0x1f42be0_0, v0x1f42a30_0, v0x1f42b30_0, v0x1f41d90_0, v0x1f41e10_0, v0x1f42ab0_0, v0x1f40e00_0, v0x1f41020_0, v0x1f42ce0_0, v0x1f410f0_0, v0x1f40b10_0, v0x1f40f50_0, v0x1f42e00_0, v0x1f42c60_0, v0x1f40d80_0;
    %delay 6, 0;
    %vpi_call 2 197 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, LA=%b, EaRAM=%b, LtmpRAM=%b, Cetmp=%b, LbALU=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b, A_to_RAM=%4b, RAM_to_TMP=%4b, TMP_to_ALU=%4b, ALU_to_B=%4b", $time, v0x1f41500_0, v0x1f41a70_0, v0x1f413b0_0, v0x1f412e0_0, v0x1f42170_0, v0x1f42070_0, v0x1f418c0_0, v0x1f417f0_0, v0x1f42240_0, v0x1f42780_0, v0x1f41b90_0, v0x1f41720_0, v0x1f424e0_0, v0x1f426b0_0, v0x1f423f0_0, v0x1f42e80_0, v0x1f41fa0_0, v0x1f41c60_0, v0x1f425b0_0, v0x1f41ce0_0, v0x1f416a0_0, v0x1f42840_0, v0x1f41430_0, v0x1f42320_0, v0x1f42be0_0, v0x1f42a30_0, v0x1f42b30_0, v0x1f41d90_0, v0x1f41e10_0, v0x1f42ab0_0, v0x1f40e00_0, v0x1f41020_0, v0x1f42ce0_0, v0x1f410f0_0, v0x1f40b10_0, v0x1f40f50_0, v0x1f42e00_0, v0x1f42c60_0, v0x1f40d80_0;
    %delay 4, 0;
    %vpi_call 2 200 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, LA=%b, EaRAM=%b, LtmpRAM=%b, Cetmp=%b, LbALU=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b, A_to_RAM=%4b, RAM_to_TMP=%4b, TMP_to_ALU=%4b, ALU_to_B=%4b", $time, v0x1f41500_0, v0x1f41a70_0, v0x1f413b0_0, v0x1f412e0_0, v0x1f42170_0, v0x1f42070_0, v0x1f418c0_0, v0x1f417f0_0, v0x1f42240_0, v0x1f42780_0, v0x1f41b90_0, v0x1f41720_0, v0x1f424e0_0, v0x1f426b0_0, v0x1f423f0_0, v0x1f42e80_0, v0x1f41fa0_0, v0x1f41c60_0, v0x1f425b0_0, v0x1f41ce0_0, v0x1f416a0_0, v0x1f42840_0, v0x1f41430_0, v0x1f42320_0, v0x1f42be0_0, v0x1f42a30_0, v0x1f42b30_0, v0x1f41d90_0, v0x1f41e10_0, v0x1f42ab0_0, v0x1f40e00_0, v0x1f41020_0, v0x1f42ce0_0, v0x1f410f0_0, v0x1f40b10_0, v0x1f40f50_0, v0x1f42e00_0, v0x1f42c60_0, v0x1f40d80_0;
    %delay 6, 0;
    %vpi_call 2 203 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, LA=%b, EaRAM=%b, LtmpRAM=%b, Cetmp=%b, LbALU=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b, A_to_RAM=%4b, RAM_to_TMP=%4b, TMP_to_ALU=%4b, ALU_to_B=%4b", $time, v0x1f41500_0, v0x1f41a70_0, v0x1f413b0_0, v0x1f412e0_0, v0x1f42170_0, v0x1f42070_0, v0x1f418c0_0, v0x1f417f0_0, v0x1f42240_0, v0x1f42780_0, v0x1f41b90_0, v0x1f41720_0, v0x1f424e0_0, v0x1f426b0_0, v0x1f423f0_0, v0x1f42e80_0, v0x1f41fa0_0, v0x1f41c60_0, v0x1f425b0_0, v0x1f41ce0_0, v0x1f416a0_0, v0x1f42840_0, v0x1f41430_0, v0x1f42320_0, v0x1f42be0_0, v0x1f42a30_0, v0x1f42b30_0, v0x1f41d90_0, v0x1f41e10_0, v0x1f42ab0_0, v0x1f40e00_0, v0x1f41020_0, v0x1f42ce0_0, v0x1f410f0_0, v0x1f40b10_0, v0x1f40f50_0, v0x1f42e00_0, v0x1f42c60_0, v0x1f40d80_0;
    %delay 4, 0;
    %vpi_call 2 206 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, LA=%b, EaRAM=%b, LtmpRAM=%b, Cetmp=%b, LbALU=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b, A_to_RAM=%4b, RAM_to_TMP=%4b, TMP_to_ALU=%4b, ALU_to_B=%4b", $time, v0x1f41500_0, v0x1f41a70_0, v0x1f413b0_0, v0x1f412e0_0, v0x1f42170_0, v0x1f42070_0, v0x1f418c0_0, v0x1f417f0_0, v0x1f42240_0, v0x1f42780_0, v0x1f41b90_0, v0x1f41720_0, v0x1f424e0_0, v0x1f426b0_0, v0x1f423f0_0, v0x1f42e80_0, v0x1f41fa0_0, v0x1f41c60_0, v0x1f425b0_0, v0x1f41ce0_0, v0x1f416a0_0, v0x1f42840_0, v0x1f41430_0, v0x1f42320_0, v0x1f42be0_0, v0x1f42a30_0, v0x1f42b30_0, v0x1f41d90_0, v0x1f41e10_0, v0x1f42ab0_0, v0x1f40e00_0, v0x1f41020_0, v0x1f42ce0_0, v0x1f410f0_0, v0x1f40b10_0, v0x1f40f50_0, v0x1f42e00_0, v0x1f42c60_0, v0x1f40d80_0;
    %delay 6, 0;
    %vpi_call 2 209 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, LA=%b, EaRAM=%b, LtmpRAM=%b, Cetmp=%b, LbALU=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b, A_to_RAM=%4b, RAM_to_TMP=%4b, TMP_to_ALU=%4b, ALU_to_B=%4b", $time, v0x1f41500_0, v0x1f41a70_0, v0x1f413b0_0, v0x1f412e0_0, v0x1f42170_0, v0x1f42070_0, v0x1f418c0_0, v0x1f417f0_0, v0x1f42240_0, v0x1f42780_0, v0x1f41b90_0, v0x1f41720_0, v0x1f424e0_0, v0x1f426b0_0, v0x1f423f0_0, v0x1f42e80_0, v0x1f41fa0_0, v0x1f41c60_0, v0x1f425b0_0, v0x1f41ce0_0, v0x1f416a0_0, v0x1f42840_0, v0x1f41430_0, v0x1f42320_0, v0x1f42be0_0, v0x1f42a30_0, v0x1f42b30_0, v0x1f41d90_0, v0x1f41e10_0, v0x1f42ab0_0, v0x1f40e00_0, v0x1f41020_0, v0x1f42ce0_0, v0x1f410f0_0, v0x1f40b10_0, v0x1f40f50_0, v0x1f42e00_0, v0x1f42c60_0, v0x1f40d80_0;
    %delay 4, 0;
    %vpi_call 2 213 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, LA=%b, EaRAM=%b, LtmpRAM=%b, Cetmp=%b, LbALU=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b, A_to_RAM=%4b, RAM_to_TMP=%4b, TMP_to_ALU=%4b, ALU_to_B=%4b", $time, v0x1f41500_0, v0x1f41a70_0, v0x1f413b0_0, v0x1f412e0_0, v0x1f42170_0, v0x1f42070_0, v0x1f418c0_0, v0x1f417f0_0, v0x1f42240_0, v0x1f42780_0, v0x1f41b90_0, v0x1f41720_0, v0x1f424e0_0, v0x1f426b0_0, v0x1f423f0_0, v0x1f42e80_0, v0x1f41fa0_0, v0x1f41c60_0, v0x1f425b0_0, v0x1f41ce0_0, v0x1f416a0_0, v0x1f42840_0, v0x1f41430_0, v0x1f42320_0, v0x1f42be0_0, v0x1f42a30_0, v0x1f42b30_0, v0x1f41d90_0, v0x1f41e10_0, v0x1f42ab0_0, v0x1f40e00_0, v0x1f41020_0, v0x1f42ce0_0, v0x1f410f0_0, v0x1f40b10_0, v0x1f40f50_0, v0x1f42e00_0, v0x1f42c60_0, v0x1f40d80_0;
    %delay 6, 0;
    %vpi_call 2 216 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, LA=%b, EaRAM=%b, LtmpRAM=%b, Cetmp=%b, LbALU=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b, A_to_RAM=%4b, RAM_to_TMP=%4b, TMP_to_ALU=%4b, ALU_to_B=%4b", $time, v0x1f41500_0, v0x1f41a70_0, v0x1f413b0_0, v0x1f412e0_0, v0x1f42170_0, v0x1f42070_0, v0x1f418c0_0, v0x1f417f0_0, v0x1f42240_0, v0x1f42780_0, v0x1f41b90_0, v0x1f41720_0, v0x1f424e0_0, v0x1f426b0_0, v0x1f423f0_0, v0x1f42e80_0, v0x1f41fa0_0, v0x1f41c60_0, v0x1f425b0_0, v0x1f41ce0_0, v0x1f416a0_0, v0x1f42840_0, v0x1f41430_0, v0x1f42320_0, v0x1f42be0_0, v0x1f42a30_0, v0x1f42b30_0, v0x1f41d90_0, v0x1f41e10_0, v0x1f42ab0_0, v0x1f40e00_0, v0x1f41020_0, v0x1f42ce0_0, v0x1f410f0_0, v0x1f40b10_0, v0x1f40f50_0, v0x1f42e00_0, v0x1f42c60_0, v0x1f40d80_0;
    %delay 4, 0;
    %vpi_call 2 221 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, LA=%b, EaRAM=%b, LtmpRAM=%b, Cetmp=%b, LbALU=%b, LaOUT=%b, EaOut=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b, A_to_RAM=%4b, RAM_to_TMP=%4b, TMP_to_ALU=%4b, ALU_to_B=%4b, A_to_OUT=%4b, OUT_to_disp=%4b", $time, v0x1f41500_0, v0x1f41a70_0, v0x1f413b0_0, v0x1f412e0_0, v0x1f42170_0, v0x1f42070_0, v0x1f418c0_0, v0x1f417f0_0, v0x1f42240_0, v0x1f42780_0, v0x1f41b90_0, v0x1f41720_0, v0x1f424e0_0, v0x1f426b0_0, v0x1f423f0_0, v0x1f42e80_0, v0x1f41fa0_0, v0x1f41c60_0, v0x1f425b0_0, v0x1f41ce0_0, v0x1f416a0_0, v0x1f42840_0, v0x1f41430_0, v0x1f42320_0, v0x1f420f0_0, v0x1f415d0_0, v0x1f42be0_0, v0x1f42a30_0, v0x1f42b30_0, v0x1f41d90_0, v0x1f41e10_0, v0x1f42ab0_0, v0x1f40e00_0, v0x1f41020_0, v0x1f42ce0_0, v0x1f410f0_0, v0x1f40b10_0, v0x1f40f50_0, v0x1f42e00_0, v0x1f42c60_0, v0x1f40d80_0, v0x1f40e80_0, v0x1f42910_0;
    %delay 6, 0;
    %vpi_call 2 224 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, LA=%b, EaRAM=%b, LtmpRAM=%b, Cetmp=%b, LbALU=%b, LaOUT=%b, EaOut=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b, A_to_RAM=%4b, RAM_to_TMP=%4b, TMP_to_ALU=%4b, ALU_to_B=%4b, A_to_OUT=%4b, OUT_to_disp=%4b", $time, v0x1f41500_0, v0x1f41a70_0, v0x1f413b0_0, v0x1f412e0_0, v0x1f42170_0, v0x1f42070_0, v0x1f418c0_0, v0x1f417f0_0, v0x1f42240_0, v0x1f42780_0, v0x1f41b90_0, v0x1f41720_0, v0x1f424e0_0, v0x1f426b0_0, v0x1f423f0_0, v0x1f42e80_0, v0x1f41fa0_0, v0x1f41c60_0, v0x1f425b0_0, v0x1f41ce0_0, v0x1f416a0_0, v0x1f42840_0, v0x1f41430_0, v0x1f42320_0, v0x1f420f0_0, v0x1f415d0_0, v0x1f42be0_0, v0x1f42a30_0, v0x1f42b30_0, v0x1f41d90_0, v0x1f41e10_0, v0x1f42ab0_0, v0x1f40e00_0, v0x1f41020_0, v0x1f42ce0_0, v0x1f410f0_0, v0x1f40b10_0, v0x1f40f50_0, v0x1f42e00_0, v0x1f42c60_0, v0x1f40d80_0, v0x1f40e80_0, v0x1f42910_0;
    %delay 4, 0;
    %vpi_call 2 227 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, LA=%b, EaRAM=%b, LtmpRAM=%b, Cetmp=%b, LbALU=%b, LaOUT=%b, EaOut=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b, A_to_RAM=%4b, RAM_to_TMP=%4b, TMP_to_ALU=%4b, ALU_to_B=%4b, A_to_OUT=%4b, OUT_to_disp=%4b", $time, v0x1f41500_0, v0x1f41a70_0, v0x1f413b0_0, v0x1f412e0_0, v0x1f42170_0, v0x1f42070_0, v0x1f418c0_0, v0x1f417f0_0, v0x1f42240_0, v0x1f42780_0, v0x1f41b90_0, v0x1f41720_0, v0x1f424e0_0, v0x1f426b0_0, v0x1f423f0_0, v0x1f42e80_0, v0x1f41fa0_0, v0x1f41c60_0, v0x1f425b0_0, v0x1f41ce0_0, v0x1f416a0_0, v0x1f42840_0, v0x1f41430_0, v0x1f42320_0, v0x1f420f0_0, v0x1f415d0_0, v0x1f42be0_0, v0x1f42a30_0, v0x1f42b30_0, v0x1f41d90_0, v0x1f41e10_0, v0x1f42ab0_0, v0x1f40e00_0, v0x1f41020_0, v0x1f42ce0_0, v0x1f410f0_0, v0x1f40b10_0, v0x1f40f50_0, v0x1f42e00_0, v0x1f42c60_0, v0x1f40d80_0, v0x1f40e80_0, v0x1f42910_0;
    %delay 6, 0;
    %vpi_call 2 230 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, LA=%b, EaRAM=%b, LtmpRAM=%b, Cetmp=%b, LbALU=%b, LaOUT=%b, EaOut=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b, A_to_RAM=%4b, RAM_to_TMP=%4b, TMP_to_ALU=%4b, ALU_to_B=%4b, A_to_OUT=%4b, OUT_to_disp=%4b", $time, v0x1f41500_0, v0x1f41a70_0, v0x1f413b0_0, v0x1f412e0_0, v0x1f42170_0, v0x1f42070_0, v0x1f418c0_0, v0x1f417f0_0, v0x1f42240_0, v0x1f42780_0, v0x1f41b90_0, v0x1f41720_0, v0x1f424e0_0, v0x1f426b0_0, v0x1f423f0_0, v0x1f42e80_0, v0x1f41fa0_0, v0x1f41c60_0, v0x1f425b0_0, v0x1f41ce0_0, v0x1f416a0_0, v0x1f42840_0, v0x1f41430_0, v0x1f42320_0, v0x1f420f0_0, v0x1f415d0_0, v0x1f42be0_0, v0x1f42a30_0, v0x1f42b30_0, v0x1f41d90_0, v0x1f41e10_0, v0x1f42ab0_0, v0x1f40e00_0, v0x1f41020_0, v0x1f42ce0_0, v0x1f410f0_0, v0x1f40b10_0, v0x1f40f50_0, v0x1f42e00_0, v0x1f42c60_0, v0x1f40d80_0, v0x1f40e80_0, v0x1f42910_0;
    %delay 5, 0;
    %vpi_call 2 234 "$finish";
    %end;
    .thread T_30;
    .scope S_0x1dfbf40;
T_31 ;
    %delay 5, 0;
    %load/v 8, v0x1f43070_0, 1;
    %inv 8, 1;
    %set/v v0x1f43070_0, 8, 1;
    %jmp T_31;
    .thread T_31;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.sv";
    "design.sv";
