

================================================================
== Vitis HLS Report for 'relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_s'
================================================================
* Date:           Mon Oct 21 14:06:23 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.183 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  10.000 ns|  10.000 ns|    2|    2|     none|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.18>
ST_1 : Operation 4 [1/1] (2.18ns)   --->   "%data_read = read i96 @_ssdm_op_Read.ap_fifo.volatile.i96P0A, i96 %data" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 4 'read' 'data_read' <Predicate = true> <Delay = 2.18> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 96> <Depth = 1> <FIFO>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp_26 = trunc i96 %data_read" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 5 'trunc' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%trunc_ln155 = trunc i96 %data_read" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:155]   --->   Operation 6 'trunc' 'trunc_ln155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i16 @_ssdm_op_PartSelect.i16.i96.i32.i32, i96 %data_read, i32 16, i32 31" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 7 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%trunc_ln155_1 = partselect i15 @_ssdm_op_PartSelect.i15.i96.i32.i32, i96 %data_read, i32 16, i32 30" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:155]   --->   Operation 8 'partselect' 'trunc_ln155_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i16 @_ssdm_op_PartSelect.i16.i96.i32.i32, i96 %data_read, i32 32, i32 47" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 9 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln155_2 = partselect i15 @_ssdm_op_PartSelect.i15.i96.i32.i32, i96 %data_read, i32 32, i32 46" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:155]   --->   Operation 10 'partselect' 'trunc_ln155_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i16 @_ssdm_op_PartSelect.i16.i96.i32.i32, i96 %data_read, i32 48, i32 63" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 11 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln155_3 = partselect i15 @_ssdm_op_PartSelect.i15.i96.i32.i32, i96 %data_read, i32 48, i32 62" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:155]   --->   Operation 12 'partselect' 'trunc_ln155_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i16 @_ssdm_op_PartSelect.i16.i96.i32.i32, i96 %data_read, i32 64, i32 79" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 13 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln155_4 = partselect i15 @_ssdm_op_PartSelect.i15.i96.i32.i32, i96 %data_read, i32 64, i32 78" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:155]   --->   Operation 14 'partselect' 'trunc_ln155_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i16 @_ssdm_op_PartSelect.i16.i96.i32.i32, i96 %data_read, i32 80, i32 95" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 15 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln155_5 = partselect i15 @_ssdm_op_PartSelect.i15.i96.i32.i32, i96 %data_read, i32 80, i32 94" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:155]   --->   Operation 16 'partselect' 'trunc_ln155_5' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.18>
ST_2 : Operation 17 [1/1] (2.42ns)   --->   "%icmp_ln1494 = icmp_sgt  i16 %tmp_26, i16 0"   --->   Operation 17 'icmp' 'icmp_ln1494' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.75ns)   --->   "%out_data_1 = select i1 %icmp_ln1494, i15 %trunc_ln155, i15 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 18 'select' 'out_data_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (2.42ns)   --->   "%icmp_ln1494_1 = icmp_sgt  i16 %tmp_27, i16 0"   --->   Operation 19 'icmp' 'icmp_ln1494_1' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.75ns)   --->   "%out_data_3 = select i1 %icmp_ln1494_1, i15 %trunc_ln155_1, i15 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 20 'select' 'out_data_3' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (2.42ns)   --->   "%icmp_ln1494_2 = icmp_sgt  i16 %tmp_28, i16 0"   --->   Operation 21 'icmp' 'icmp_ln1494_2' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.75ns)   --->   "%out_data_5 = select i1 %icmp_ln1494_2, i15 %trunc_ln155_2, i15 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 22 'select' 'out_data_5' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (2.42ns)   --->   "%icmp_ln1494_3 = icmp_sgt  i16 %tmp_29, i16 0"   --->   Operation 23 'icmp' 'icmp_ln1494_3' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.75ns)   --->   "%out_data_7 = select i1 %icmp_ln1494_3, i15 %trunc_ln155_3, i15 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 24 'select' 'out_data_7' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (2.42ns)   --->   "%icmp_ln1494_4 = icmp_sgt  i16 %tmp_30, i16 0"   --->   Operation 25 'icmp' 'icmp_ln1494_4' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.75ns)   --->   "%out_data_9 = select i1 %icmp_ln1494_4, i15 %trunc_ln155_4, i15 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 26 'select' 'out_data_9' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (2.42ns)   --->   "%icmp_ln1494_5 = icmp_sgt  i16 %tmp_31, i16 0"   --->   Operation 27 'icmp' 'icmp_ln1494_5' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.75ns)   --->   "%out_data_11 = select i1 %icmp_ln1494_5, i15 %trunc_ln155_5, i15 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 28 'select' 'out_data_11' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.18>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %res, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %data, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i15 %out_data_1" [firmware/nnet_utils/nnet_activation_stream.h:45]   --->   Operation 31 'zext' 'zext_ln45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln45_1 = zext i15 %out_data_3" [firmware/nnet_utils/nnet_activation_stream.h:45]   --->   Operation 32 'zext' 'zext_ln45_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln45_2 = zext i15 %out_data_5" [firmware/nnet_utils/nnet_activation_stream.h:45]   --->   Operation 33 'zext' 'zext_ln45_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln45_3 = zext i15 %out_data_7" [firmware/nnet_utils/nnet_activation_stream.h:45]   --->   Operation 34 'zext' 'zext_ln45_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln45_4 = zext i15 %out_data_9" [firmware/nnet_utils/nnet_activation_stream.h:45]   --->   Operation 35 'zext' 'zext_ln45_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i95 @_ssdm_op_BitConcatenate.i95.i15.i16.i16.i16.i16.i16, i15 %out_data_11, i16 %zext_ln45_4, i16 %zext_ln45_3, i16 %zext_ln45_2, i16 %zext_ln45_1, i16 %zext_ln45" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 36 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i95 %tmp" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 37 'zext' 'zext_ln174' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (2.18ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i96P0A, i96 %res, i96 %zext_ln174" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 38 'write' 'write_ln174' <Predicate = true> <Delay = 2.18> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 96> <Depth = 1> <FIFO>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln59 = ret" [firmware/nnet_utils/nnet_activation_stream.h:59]   --->   Operation 39 'ret' 'ret_ln59' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 2.19ns
The critical path consists of the following:
	fifo read on port 'data' (/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [5]  (2.19 ns)

 <State 2>: 3.18ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1494') [18]  (2.43 ns)
	'select' operation ('out_data', firmware/nnet_utils/nnet_activation_stream.h:51) [19]  (0.754 ns)

 <State 3>: 2.19ns
The critical path consists of the following:
	fifo write on port 'res' (/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [37]  (2.19 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
