Info: Generated by version: 18.1 build 222
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate E:\work\Z8T\01_para_serdes\Z8_boardout_pcb3.0_10Gx2_0.01_MXFlash_20240610\src\serdes_para_top\dpram_16bx2048.ip --block-symbol-file --output-directory=E:\work\Z8T\01_para_serdes\Z8_boardout_pcb3.0_10Gx2_0.01_MXFlash_20240610\src\serdes_para_top\dpram_16bx2048 --family="Arria 10" --part=10AX032H4F34E3SG
: dpram_16bx2048.ram_2port_0: Targeting device family: Arria 10.
: dpram_16bx2048.ram_2port_0: Tab Output1 is unavailable while using 'Dual clock: use separate read and write clocks'. Defaulted to Don't care.
: dpram_16bx2048.ram_2port_0: Tab Output2 is unavailable while using one read port and one write port.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate E:\work\Z8T\01_para_serdes\Z8_boardout_pcb3.0_10Gx2_0.01_MXFlash_20240610\src\serdes_para_top\dpram_16bx2048.ip --synthesis=VERILOG --output-directory=E:\work\Z8T\01_para_serdes\Z8_boardout_pcb3.0_10Gx2_0.01_MXFlash_20240610\src\serdes_para_top\dpram_16bx2048 --family="Arria 10" --part=10AX032H4F34E3SG
: dpram_16bx2048.ram_2port_0: Targeting device family: Arria 10.
: dpram_16bx2048.ram_2port_0: Tab Output1 is unavailable while using 'Dual clock: use separate read and write clocks'. Defaulted to Don't care.
: dpram_16bx2048.ram_2port_0: Tab Output2 is unavailable while using one read port and one write port.
Info: dpram_16bx2048: "Transforming system: dpram_16bx2048"
Info: dpram_16bx2048: "Naming system components in system: dpram_16bx2048"
Info: dpram_16bx2048: "Processing generation queue"
Info: dpram_16bx2048: "Generating: dpram_16bx2048"
Info: dpram_16bx2048: "Generating: dpram_16bx2048_ram_2port_181_rhqfjqy"
Info: dpram_16bx2048: Done "dpram_16bx2048" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in dpram_16bx2048. No files generated.
Info: Finished: Generate IP Core Documentation
