// Seed: 524228223
module module_0 (
    output tri   id_0
    , id_5,
    input  uwire id_1,
    input  wand  id_2,
    input  wire  id_3
);
  wire id_6;
  assign id_5 = id_1;
  assign module_1.id_8 = 0;
  logic id_7 = id_5[-1];
endmodule
module module_1 #(
    parameter id_0 = 32'd44,
    parameter id_1 = 32'd57,
    parameter id_8 = 32'd78
) (
    input uwire _id_0,
    input supply1 _id_1,
    input uwire id_2,
    output wire id_3,
    input wand id_4,
    input supply0 id_5,
    output wor id_6
);
  wire _id_8;
  assign id_6 = id_2 == id_5;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_4,
      id_5
  );
  wire [1  ==  id_0  -  -1 : id_8  ==  id_1] id_9;
endmodule
