// Seed: 2330292492
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  id_15(
      .id_0(1'b0), .id_1(1)
  );
endmodule
module module_1 (
    input uwire id_0,
    output wand id_1,
    output wire id_2,
    input tri0 id_3,
    input tri1 id_4,
    input uwire id_5,
    input uwire id_6,
    input supply1 id_7
);
  wire id_9;
  tri0 id_10;
  module_0(
      id_9, id_9, id_9, id_9, id_9, id_9, id_9, id_9, id_9, id_9, id_9, id_9, id_9, id_9
  );
  uwire id_11;
  assign id_2 = 1;
  final begin
    id_10 = id_5;
  end
  assign id_11 = 1;
endmodule
