===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 12.2054 seconds

  ----User Time----  ----Wall Time----  ----Name----
    3.5443 ( 22.8%)    3.5443 ( 29.0%)  FIR Parser
    7.0956 ( 45.6%)    4.7738 ( 39.1%)  'firrtl.circuit' Pipeline
    1.5205 (  9.8%)    0.7613 (  6.2%)    'firrtl.module' Pipeline
    1.5182 (  9.7%)    0.7602 (  6.2%)      CSE
    0.0009 (  0.0%)    0.0005 (  0.0%)        (A) DominanceInfo
    0.0942 (  0.6%)    0.0942 (  0.8%)    InferWidths
    0.5452 (  3.5%)    0.5452 (  4.5%)    LowerFIRRTLTypes
    3.0640 ( 19.7%)    1.5360 ( 12.6%)    'firrtl.module' Pipeline
    1.6258 ( 10.4%)    0.8513 (  7.0%)      ExpandWhens
    1.4340 (  9.2%)    0.7515 (  6.2%)      SimpleCanonicalizer
    1.8072 ( 11.6%)    1.8072 ( 14.8%)    IMConstProp
    0.0376 (  0.2%)    0.0376 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0003 (  0.0%)    0.0003 (  0.0%)    BlackBoxReader
    0.0490 (  0.3%)    0.0246 (  0.2%)    'firrtl.module' Pipeline
    0.0462 (  0.3%)    0.0233 (  0.2%)      CheckWidths
    0.9431 (  6.1%)    0.9431 (  7.7%)  LowerFIRRTLToHW
    0.2213 (  1.4%)    0.2213 (  1.8%)  HWMemSimImpl
    1.7869 ( 11.5%)    0.8935 (  7.3%)  'hw.module' Pipeline
    0.0769 (  0.5%)    0.0401 (  0.3%)    HWCleanup
    0.6906 (  4.4%)    0.3519 (  2.9%)    CSE
    0.0011 (  0.0%)    0.0006 (  0.0%)      (A) DominanceInfo
    1.0125 (  6.5%)    0.5113 (  4.2%)    SimpleCanonicalizer
    0.3838 (  2.5%)    0.3838 (  3.1%)  HWLegalizeNames
    0.3040 (  2.0%)    0.1530 (  1.3%)  'hw.module' Pipeline
    0.3008 (  1.9%)    0.1515 (  1.2%)    PrettifyVerilog
    1.2847 (  8.2%)    1.2847 ( 10.5%)  Output
    0.0040 (  0.0%)    0.0040 (  0.0%)  Rest
   15.5738 (100.0%)   12.2054 (100.0%)  Total

{
  totalTime: 12.238,
  maxMemory: 788262912
}
