Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu May 15 22:20:42 2025
| Host         : m210-18 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file axi_stream_bd_wrapper_control_sets_placed.rpt
| Design       : axi_stream_bd_wrapper
| Device       : xc7z010
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   299 |
|    Minimum number of control sets                        |   299 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   796 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   299 |
| >= 0 to < 4        |    36 |
| >= 4 to < 6        |    31 |
| >= 6 to < 8        |    17 |
| >= 8 to < 10       |    34 |
| >= 10 to < 12      |    30 |
| >= 12 to < 14      |     9 |
| >= 14 to < 16      |     3 |
| >= 16              |   139 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1749 |          454 |
| No           | No                    | Yes                    |             143 |           52 |
| No           | Yes                   | No                     |             444 |          166 |
| Yes          | No                    | No                     |            2452 |          606 |
| Yes          | No                    | Yes                    |              82 |           19 |
| Yes          | Yes                   | No                     |             894 |          239 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                                Clock Signal                                               |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                    | axi_stream_bd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                          |                1 |              1 |         1.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |         1.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                      | axi_stream_bd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                          |                1 |              1 |         1.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                    | axi_stream_bd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                          |                1 |              1 |         1.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                                                                                | axi_stream_bd_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                          |                1 |              1 |         1.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                             | axi_stream_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                            |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |         1.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |         1.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |         1.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      |                                                                                                                                                                                                                                                          | axi_stream_bd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                      |                1 |              2 |         2.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  axi_stream_bd_i/axis_i2s_wrapper_0/inst/clock_generation/clk_wiz_inst/inst/mclk_o                        |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |         2.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |         2.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  axi_stream_bd_i/axis_i2s_wrapper_0/inst/clock_generation/clk_divider_inst/bclk_o                         |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              3 |         1.50 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      |                                                                                                                                                                                                                                                          | axi_stream_bd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                          |                1 |              4 |         4.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      |                                                                                                                                                                                                                                                          | axi_stream_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                  |                3 |              4 |         1.33 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      |                                                                                                                                                                                                                                                          | axi_stream_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                              |                4 |              4 |         1.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                                            | axi_stream_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                   |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      |                                                                                                                                                                                                                                                          | axi_stream_bd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                      |                1 |              4 |         4.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                           | axi_stream_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                            |                2 |              4 |         2.00 |
| ~axi_stream_bd_i/axis_i2s_wrapper_0/inst/clock_generation/clk_divider_inst/bclk_o                         |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                           | axi_stream_bd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                            |                1 |              4 |         4.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      |                                                                                                                                                                                                                                                          | axi_stream_bd_i/rst_ps7_0_125M/U0/EXT_LPF/lpf_int                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      |                                                                                                                                                                                                                                                          | axi_stream_bd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                          |                1 |              4 |         4.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                                                          | axi_stream_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                   |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      |                                                                                                                                                                                                                                                          | axi_stream_bd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                          |                1 |              4 |         4.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      |                                                                                                                                                                                                                                                          | axi_stream_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                             |                1 |              4 |         4.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      |                                                                                                                                                                                                                                                          | axi_stream_bd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                          |                1 |              4 |         4.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF_0                                                                                                                                                                                   | axi_stream_bd_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                          |                1 |              4 |         4.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      |                                                                                                                                                                                                                                                          | axi_stream_bd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__5_n_0                                                                                                                                   |                1 |              4 |         4.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__1_n_0                                                                                                                                                                              | axi_stream_bd_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                        |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists_sgl                                                                                                                                                                                       | axi_stream_bd_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                          |                1 |              4 |         4.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      |                                                                                                                                                                                                                                                          | axi_stream_bd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                          |                1 |              4 |         4.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                  | axi_stream_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                             |                1 |              5 |         5.00 |
| ~axi_stream_bd_i/axis_i2s_wrapper_0/inst/clock_generation/clk_divider_inst/bclk_o                         | axi_stream_bd_i/axis_i2s_wrapper_0/inst/receiver/bit_counter/count_int[4]_i_2__0_n_0                                                                                                                                                                     | axi_stream_bd_i/axis_i2s_wrapper_0/inst/receiver/bit_counter/counter_reset                                                                                                                                                              |                1 |              5 |         5.00 |
| ~axi_stream_bd_i/axis_i2s_wrapper_0/inst/clock_generation/clk_divider_inst/bclk_o                         | axi_stream_bd_i/axis_i2s_wrapper_0/inst/transmitter/bit_counter/shift_en                                                                                                                                                                                 | axi_stream_bd_i/axis_i2s_wrapper_0/inst/transmitter/bit_counter/counter_reset                                                                                                                                                           |                1 |              5 |         5.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                   | axi_stream_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                             |                2 |              5 |         2.50 |
| ~axi_stream_bd_i/axis_i2s_wrapper_0/inst/clock_generation/clk_divider_inst/bclk_o                         |                                                                                                                                                                                                                                                          | axi_stream_bd_i/axis_i2s_wrapper_0/inst/clock_generation/clk_divider_falling_edge_inst/clock_counter[4]_i_1_n_0                                                                                                                         |                1 |              5 |         5.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                                                         | axi_stream_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                   |                1 |              5 |         5.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/rst_ps7_0_125M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                         | axi_stream_bd_i/rst_ps7_0_125M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en                                                                                                                                                           | axi_stream_bd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[2]_0                                                                                                                             |                2 |              6 |         3.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      |                                                                                                                                                                                                                                                          | axi_stream_bd_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                          |                4 |              6 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |         3.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      |                                                                                                                                                                                                                                                          | axi_stream_bd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                 |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      |                                                                                                                                                                                                                                                          | axi_stream_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                                                                                                                        |                2 |              6 |         3.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_fir_0/inst/lpf_r_inst/U0/i_synth/g_single_rate.i_single_rate/gen_data_addr_4                                                                                                                                                        | axi_stream_bd_i/axis_fir_0/inst/lpf_r_inst/U0/i_synth/g_single_rate.i_single_rate/base_cnt                                                                                                                                              |                2 |              7 |         3.50 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_fir_0/inst/hpf_l_inst/U0/i_synth/g_single_rate.i_single_rate/gen_data_addr_4                                                                                                                                                        | axi_stream_bd_i/axis_fir_0/inst/hpf_l_inst/U0/i_synth/g_single_rate.i_single_rate/base_cnt                                                                                                                                              |                2 |              7 |         3.50 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                 | axi_stream_bd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                               |                2 |              7 |         3.50 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                                                          | axi_stream_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                   |                2 |              7 |         3.50 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_fir_0/inst/hpf_r_inst/U0/i_synth/g_single_rate.i_single_rate/gen_data_addr_4                                                                                                                                                        | axi_stream_bd_i/axis_fir_0/inst/hpf_r_inst/U0/i_synth/g_single_rate.i_single_rate/base_cnt                                                                                                                                              |                2 |              7 |         3.50 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_fir_0/inst/lpf_l_inst/U0/i_synth/g_single_rate.i_single_rate/gen_data_addr_4                                                                                                                                                        | axi_stream_bd_i/axis_fir_0/inst/lpf_l_inst/U0/i_synth/g_single_rate.i_single_rate/base_cnt                                                                                                                                              |                2 |              7 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                3 |              7 |         2.33 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                              | axi_stream_bd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                               |                2 |              7 |         3.50 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      |                                                                                                                                                                                                                                                          | axi_stream_bd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                 |                2 |              7 |         3.50 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      |                                                                                                                                                                                                                                                          | axi_stream_bd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                               |                3 |              7 |         2.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |         2.67 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_i2s_wrapper_0/inst/axis_dds/engs128_axi_dds_S00_AXI_inst/axi_reg_lut[1][7]_i_1_n_0                                                                                                                                                  | axi_stream_bd_i/axis_i2s_wrapper_0/inst/axis_dds/engs128_axi_dds_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                       |                1 |              8 |         8.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_i2s_wrapper_0/inst/axis_dds/engs128_axi_dds_S00_AXI_inst/axi_reg_lut[2][15]_i_1_n_0                                                                                                                                                 | axi_stream_bd_i/axis_i2s_wrapper_0/inst/axis_dds/engs128_axi_dds_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                       |                1 |              8 |         8.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_i2s_wrapper_0/inst/axis_dds/engs128_axi_dds_S00_AXI_inst/axi_reg_lut[1][23]_i_1_n_0                                                                                                                                                 | axi_stream_bd_i/axis_i2s_wrapper_0/inst/axis_dds/engs128_axi_dds_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                       |                1 |              8 |         8.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_i2s_wrapper_0/inst/axis_dds/engs128_axi_dds_S00_AXI_inst/axi_reg_lut[1][31]_i_1_n_0                                                                                                                                                 | axi_stream_bd_i/axis_i2s_wrapper_0/inst/axis_dds/engs128_axi_dds_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                       |                1 |              8 |         8.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_i2s_wrapper_0/inst/axis_dds/engs128_axi_dds_S00_AXI_inst/axi_reg_lut[3][7]_i_1_n_0                                                                                                                                                  | axi_stream_bd_i/axis_i2s_wrapper_0/inst/axis_dds/engs128_axi_dds_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                       |                1 |              8 |         8.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_i2s_wrapper_0/inst/axis_dds/engs128_axi_dds_S00_AXI_inst/axi_reg_lut[2][7]_i_1_n_0                                                                                                                                                  | axi_stream_bd_i/axis_i2s_wrapper_0/inst/axis_dds/engs128_axi_dds_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                       |                1 |              8 |         8.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_i2s_wrapper_0/inst/axis_dds/engs128_axi_dds_S00_AXI_inst/axi_reg_lut[3][23]_i_1_n_0                                                                                                                                                 | axi_stream_bd_i/axis_i2s_wrapper_0/inst/axis_dds/engs128_axi_dds_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                       |                2 |              8 |         4.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_i2s_wrapper_0/inst/axis_dds/engs128_axi_dds_S00_AXI_inst/axi_reg_lut[3][15]_i_1_n_0                                                                                                                                                 | axi_stream_bd_i/axis_i2s_wrapper_0/inst/axis_dds/engs128_axi_dds_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                       |                1 |              8 |         8.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_i2s_wrapper_0/inst/axis_dds/engs128_axi_dds_S00_AXI_inst/axi_reg_lut[1][15]_i_1_n_0                                                                                                                                                 | axi_stream_bd_i/axis_i2s_wrapper_0/inst/axis_dds/engs128_axi_dds_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                       |                1 |              8 |         8.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                            | axi_stream_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                       |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |         4.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                                                         | axi_stream_bd_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                        |                2 |              8 |         4.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |         4.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |         4.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                                             | axi_stream_bd_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                        |                1 |              8 |         8.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                                           | axi_stream_bd_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                        |                2 |              8 |         4.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                                                                    | axi_stream_bd_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                          |                2 |              8 |         4.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_fir_0/inst/bpf_l_inst/U0/i_synth/g_single_rate.i_single_rate/gen_data_addr_4                                                                                                                                                        | axi_stream_bd_i/axis_fir_0/inst/bpf_l_inst/U0/i_synth/g_single_rate.i_single_rate/base_cnt                                                                                                                                              |                2 |              8 |         4.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                     | axi_stream_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                   |                2 |              8 |         4.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_fir_0/inst/bpf_r_inst/U0/i_synth/g_single_rate.i_single_rate/gen_data_addr_4                                                                                                                                                        | axi_stream_bd_i/axis_fir_0/inst/bpf_r_inst/U0/i_synth/g_single_rate.i_single_rate/base_cnt                                                                                                                                              |                2 |              8 |         4.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_i2s_wrapper_0/inst/axis_dds/engs128_axi_dds_S00_AXI_inst/axi_reg_lut[0][15]_i_1_n_0                                                                                                                                                 | axi_stream_bd_i/axis_i2s_wrapper_0/inst/axis_dds/engs128_axi_dds_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                       |                2 |              8 |         4.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_i2s_wrapper_0/inst/axis_dds/engs128_axi_dds_S00_AXI_inst/axi_reg_lut[0][23]_i_1_n_0                                                                                                                                                 | axi_stream_bd_i/axis_i2s_wrapper_0/inst/axis_dds/engs128_axi_dds_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                       |                1 |              8 |         8.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_i2s_wrapper_0/inst/axis_dds/engs128_axi_dds_S00_AXI_inst/axi_reg_lut[0][31]_i_1_n_0                                                                                                                                                 | axi_stream_bd_i/axis_i2s_wrapper_0/inst/axis_dds/engs128_axi_dds_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                       |                1 |              8 |         8.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_i2s_wrapper_0/inst/axis_dds/engs128_axi_dds_S00_AXI_inst/axi_reg_lut[2][23]_i_1_n_0                                                                                                                                                 | axi_stream_bd_i/axis_i2s_wrapper_0/inst/axis_dds/engs128_axi_dds_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                       |                1 |              8 |         8.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_i2s_wrapper_0/inst/axis_dds/engs128_axi_dds_S00_AXI_inst/axi_reg_lut[3][31]_i_1_n_0                                                                                                                                                 | axi_stream_bd_i/axis_i2s_wrapper_0/inst/axis_dds/engs128_axi_dds_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                       |                1 |              8 |         8.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_i2s_wrapper_0/inst/axis_dds/engs128_axi_dds_S00_AXI_inst/axi_reg_lut[2][31]_i_1_n_0                                                                                                                                                 | axi_stream_bd_i/axis_i2s_wrapper_0/inst/axis_dds/engs128_axi_dds_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                       |                4 |              8 |         2.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_i2s_wrapper_0/inst/axis_dds/engs128_axi_dds_S00_AXI_inst/axi_reg_lut[0][7]_i_1_n_0                                                                                                                                                  | axi_stream_bd_i/axis_i2s_wrapper_0/inst/axis_dds/engs128_axi_dds_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                       |                1 |              8 |         8.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_fir_0/inst/bsf_l_inst/U0/i_synth/g_single_rate.i_single_rate/gen_data_addr_4                                                                                                                                                        | axi_stream_bd_i/axis_fir_0/inst/bsf_l_inst/U0/i_synth/g_single_rate.i_single_rate/base_cnt                                                                                                                                              |                3 |              9 |         3.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_fir_0/inst/bsf_r_inst/U0/i_synth/g_single_rate.i_single_rate/gen_data_addr_4                                                                                                                                                        | axi_stream_bd_i/axis_fir_0/inst/bsf_r_inst/U0/i_synth/g_single_rate.i_single_rate/base_cnt                                                                                                                                              |                2 |              9 |         4.50 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt_reg[8]                                                                                                                                                              | axi_stream_bd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                         |                2 |              9 |         4.50 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                3 |             10 |         3.33 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                | axi_stream_bd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                            |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |         5.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                                                          | axi_stream_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                   |                6 |             10 |         1.67 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/FSM_onehot_scl_state[9]_i_2_n_0                                                                                                                                                                         | axi_stream_bd_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                        |                3 |             10 |         3.33 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                | axi_stream_bd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                      |                2 |             10 |         5.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                                                          | axi_stream_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                   |                4 |             10 |         2.50 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                                                          | axi_stream_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                   |                4 |             10 |         2.50 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                                                          | axi_stream_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                   |                4 |             10 |         2.50 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                                                          | axi_stream_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                   |                4 |             10 |         2.50 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__0_n_0                                                                                                                                                                              | axi_stream_bd_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                        |                6 |             10 |         1.67 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_fifo_0/inst/fifo_inst/ctr_d_add_reg                                                                                                                                                                                                 | axi_stream_bd_i/axis_fifo_0/inst/reset                                                                                                                                                                                                  |                2 |             10 |         5.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_fifo_0/inst/fifo_inst/fifo_buf_reg_i_1_n_0                                                                                                                                                                                          | axi_stream_bd_i/axis_fifo_0/inst/reset                                                                                                                                                                                                  |                2 |             10 |         5.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_fifo_1/inst/fifo_inst/ctr_d_add_reg                                                                                                                                                                                                 | axi_stream_bd_i/axis_fifo_1/inst/reset                                                                                                                                                                                                  |                2 |             10 |         5.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_0                                                                                                                                                                              | axi_stream_bd_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                        |                2 |             10 |         5.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_fifo_1/inst/fifo_inst/fifo_buf_reg_i_1_n_0                                                                                                                                                                                          | axi_stream_bd_i/axis_fifo_1/inst/reset                                                                                                                                                                                                  |                2 |             10 |         5.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      |                                                                                                                                                                                                                                                          | axi_stream_bd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[14]_i_1_n_0                                                                                                                                    |                6 |             10 |         1.67 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      |                                                                                                                                                                                                                                                          | axi_stream_bd_i/axis_i2s_wrapper_0/inst/axis_dds/engs128_axi_dds_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                       |                4 |             10 |         2.50 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                                                          | axi_stream_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                   |                3 |             10 |         3.33 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      |                                                                                                                                                                                                                                                          | axi_stream_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                             |                3 |             10 |         3.33 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                                                          | axi_stream_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                   |                3 |             10 |         3.33 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                                                          | axi_stream_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                   |                2 |             10 |         5.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                           | axi_stream_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                               |                3 |             10 |         3.33 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      |                                                                                                                                                                                                                                                          | axi_stream_bd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                    |                4 |             11 |         2.75 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_fifo_1/inst/fifo_inst/data_count                                                                                                                                                                                                    | axi_stream_bd_i/axis_fifo_1/inst/reset                                                                                                                                                                                                  |                4 |             11 |         2.75 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_fifo_0/inst/fifo_inst/data_count                                                                                                                                                                                                    | axi_stream_bd_i/axis_fifo_0/inst/reset                                                                                                                                                                                                  |                4 |             11 |         2.75 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      |                                                                                                                                                                                                                                                          | axi_stream_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                           |                5 |             11 |         2.20 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |         6.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                      | axi_stream_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                               |                5 |             12 |         2.40 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                3 |             12 |         4.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             12 |         2.40 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      |                                                                                                                                                                                                                                                          | axi_stream_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                               |                4 |             12 |         3.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                          |                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                          |                                                                                                                                                                                                                                         |                5 |             12 |         2.40 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                    |                                                                                                                                                                                                                                         |                2 |             12 |         6.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             13 |         3.25 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |             14 |         7.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                        |                                                                                                                                                                                                                                         |                2 |             14 |         7.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                6 |             15 |         2.50 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_fir_0/inst/hpf_r_inst/U0/i_synth/g_single_rate.i_single_rate/gen_data_addr_4                                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      |                                                                                                                                                                                                                                                          | axi_stream_bd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                    |                8 |             16 |         2.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_fir_0/inst/lpf_l_inst/U0/i_synth/g_single_rate.i_single_rate/gen_data_addr_4                                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                4 |             16 |         4.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_fir_0/inst/lpf_r_inst/U0/i_synth/g_single_rate.i_single_rate/gen_data_addr_4                                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                               |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                               |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                5 |             16 |         3.20 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                           |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_fir_0/inst/hpf_l_inst/U0/i_synth/g_single_rate.i_single_rate/gen_data_addr_4                                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             18 |         4.50 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             18 |         4.50 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_fir_0/inst/bsf_r_inst/U0/i_synth/g_single_rate.i_single_rate/gen_data_addr_4                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             18 |         3.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_fir_0/inst/bsf_l_inst/U0/i_synth/g_single_rate.i_single_rate/gen_data_addr_4                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             18 |         3.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_fir_0/inst/bpf_r_inst/U0/i_synth/g_single_rate.i_single_rate/gen_data_addr_4                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             18 |         3.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_fir_0/inst/bpf_l_inst/U0/i_synth/g_single_rate.i_single_rate/gen_data_addr_4                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             18 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                           |                                                                                                                                                                                                                                         |                8 |             21 |         2.62 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_fir_0/inst/bpf_r_inst/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/rfd_int_ce                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_fir_0/inst/bpf_r_inst/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/wr_enable                                                                                                                          |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_fir_0/inst/bsf_r_inst/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/wr_enable                                                                                                                          |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_fir_0/inst/bpf_r_inst/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_reg.d_reg[23]_i_1_n_0                                        |                                                                                                                                                                                                                                         |                6 |             24 |         4.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_fir_0/inst/bpf_l_inst/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/wr_enable                                                                                                                          |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_fir_0/inst/lpf_r_inst/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_fir_0/inst/lpf_r_inst/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/rfd_int_ce                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_fir_0/inst/lpf_r_inst/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[9].i_delay/not_full_1_reg                                                                                                     |                                                                                                                                                                                                                                         |                6 |             24 |         4.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_fir_0/inst/bsf_l_inst/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/wr_enable                                                                                                                          |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_fir_0/inst/lpf_r_inst/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/wr_enable                                                                                                                          |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_fir_0/inst/receiver_inst/right_audio_data_o[23]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             24 |         4.80 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_fir_0/inst/hpf_r_inst/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/wr_enable                                                                                                                          |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_fir_0/inst/receiver_inst/left_audio_data_o[23]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             24 |         3.43 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_fir_0/inst/hpf_l_inst/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/wr_enable                                                                                                                          |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_fir_0/inst/hpf_l_inst/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[9].i_delay/not_full_1_reg                                                                                                     |                                                                                                                                                                                                                                         |                4 |             24 |         6.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_fir_0/inst/lpf_l_inst/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/rfd_int_ce                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_fir_0/inst/hpf_r_inst/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_fir_0/inst/hpf_r_inst/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/rfd_int_ce                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_fir_0/inst/hpf_r_inst/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[9].i_delay/not_full_1_reg                                                                                                     |                                                                                                                                                                                                                                         |                4 |             24 |         6.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_fir_0/inst/transmitter_inst/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             24 |         2.40 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_fir_0/inst/data_r_o[23]_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             24 |         2.67 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_fir_0/inst/data_l_o[23]_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             24 |         4.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_fir_0/inst/lpf_l_inst/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_fir_0/inst/lpf_l_inst/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[9].i_delay/not_full_1_reg                                                                                                     |                                                                                                                                                                                                                                         |                4 |             24 |         6.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_fir_0/inst/lpf_l_inst/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/wr_enable                                                                                                                          |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_fir_0/inst/hpf_l_inst/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_fir_0/inst/hpf_l_inst/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/rfd_int_ce                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_fir_0/inst/bpf_l_inst/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_fir_0/inst/bpf_l_inst/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/rfd_int_ce                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_fir_0/inst/bpf_l_inst/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_reg.d_reg[23]_i_1_n_0                                        |                                                                                                                                                                                                                                         |                5 |             24 |         4.80 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_fir_0/inst/bsf_r_inst/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/rfd_int_ce                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_fir_0/inst/bsf_r_inst/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_i2s_wrapper_0/inst/axi_receiver/right_audio_data_o[23]_i_1__0_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             24 |         3.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_i2s_wrapper_0/inst/axi_receiver/left_audio_data_o[23]_i_1__0_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             24 |         4.80 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_i2s_wrapper_0/inst/axi_transmitter/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               10 |             24 |         2.40 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_fir_0/inst/bsf_r_inst/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_reg.d_reg[23]_i_1_n_0                                        |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_fir_0/inst/bsf_l_inst/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_fir_0/inst/bsf_l_inst/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/rfd_int_ce                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_fir_0/inst/bsf_l_inst/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_reg.d_reg[23]_i_1_n_0                                        |                                                                                                                                                                                                                                         |                4 |             24 |         6.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_fir_0/inst/bpf_r_inst/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  axi_stream_bd_i/axis_i2s_wrapper_0/inst/clock_generation/clk_divider_falling_edge_inst/slow_clock_bufg_0 | dds_enable_i_IBUF                                                                                                                                                                                                                                        | axi_stream_bd_i/axis_i2s_wrapper_0/inst/axis_dds/right_audio_dds/SR[0]                                                                                                                                                                  |                6 |             24 |         4.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                             |                                                                                                                                                                                                                                         |               10 |             24 |         2.40 |
|  axi_stream_bd_i/axis_i2s_wrapper_0/inst/clock_generation/clk_divider_inst/bclk_o                         | axi_stream_bd_i/axis_i2s_wrapper_0/inst/receiver/sipo_shift_reg_inst/load_en                                                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             24 |         4.00 |
|  axi_stream_bd_i/axis_i2s_wrapper_0/inst/clock_generation/clk_divider_inst/bclk_o                         | axi_stream_bd_i/axis_i2s_wrapper_0/inst/receiver/sipo_shift_reg_inst/shift_reg_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             24 |         4.80 |
|  axi_stream_bd_i/axis_i2s_wrapper_0/inst/clock_generation/clk_divider_inst/bclk_o                         | axi_stream_bd_i/axis_i2s_wrapper_0/inst/receiver/right_audio_data_o[23]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             24 |         4.80 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                             | axi_stream_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                               |                9 |             24 |         2.67 |
|  axi_stream_bd_i/axis_i2s_wrapper_0/inst/clock_generation/clk_divider_inst/bclk_o                         | axi_stream_bd_i/axis_i2s_wrapper_0/inst/receiver/left_audio_data_o[23]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             24 |         4.00 |
|  axi_stream_bd_i/axis_i2s_wrapper_0/inst/clock_generation/clk_divider_inst/bclk_o                         | axi_stream_bd_i/axis_i2s_wrapper_0/inst/transmitter/input_data[23]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             24 |         3.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_fir_0/inst/bsf_l_inst/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/rd_enable                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             25 |         6.25 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                       | axi_stream_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                           |               10 |             25 |         2.50 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_fir_0/inst/lpf_r_inst/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/rd_enable                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             25 |         6.25 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_fir_0/inst/hpf_l_inst/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/rd_enable                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             25 |         6.25 |
| ~axi_stream_bd_i/axis_i2s_wrapper_0/inst/clock_generation/clk_divider_inst/bclk_o                         | axi_stream_bd_i/axis_i2s_wrapper_0/inst/transmitter/shift_reg_inst/shift_reg[23]_i_1__0_n_0                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_fir_0/inst/hpf_r_inst/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/rd_enable                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             25 |         6.25 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_fir_0/inst/bpf_r_inst/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/rd_enable                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             25 |         6.25 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_fir_0/inst/lpf_l_inst/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/rd_enable                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             25 |         6.25 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_fir_0/inst/bsf_r_inst/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/rd_enable                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             25 |         6.25 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_fir_0/inst/bpf_l_inst/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/rd_enable                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             25 |         6.25 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             28 |         5.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                7 |             31 |         4.43 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                9 |             32 |         3.56 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               10 |             32 |         3.20 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_i2s_wrapper_0/inst/axis_dds/engs128_axi_dds_S00_AXI_inst/reg_rden                                                                                                                                                                   | axi_stream_bd_i/axis_i2s_wrapper_0/inst/axis_dds/engs128_axi_dds_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                       |               10 |             32 |         3.20 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             33 |         4.12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               10 |             34 |         3.40 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                             |                                                                                                                                                                                                                                         |               11 |             34 |         3.09 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             34 |         3.78 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                         |               12 |             35 |         2.92 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      |                                                                                                                                                                                                                                                          | axi_stream_bd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                      |               16 |             36 |         2.25 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             41 |         4.56 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             41 |         3.73 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      |                                                                                                                                                                                                                                                          | axi_stream_bd_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                        |               14 |             41 |         2.93 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               19 |             41 |         2.16 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      |                                                                                                                                                                                                                                                          | axi_stream_bd_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                   |               16 |             42 |         2.62 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                 |                                                                                                                                                                                                                                         |                9 |             47 |         5.22 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             47 |         4.70 |
| ~axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               12 |             48 |         4.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                      |                                                                                                                                                                                                                                         |               13 |             48 |         3.69 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                      |                                                                                                                                                                                                                                         |               11 |             48 |         4.36 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                      |                                                                                                                                                                                                                                         |               12 |             48 |         4.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                          |                                                                                                                                                                                                                                         |               12 |             48 |         4.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      |                                                                                                                                                                                                                                                          | axi_stream_bd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                    |               21 |             57 |         2.71 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_fir_0/inst/bpf_l_inst/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full                                                                                                                   |                                                                                                                                                                                                                                         |               11 |             58 |         5.27 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_fir_0/inst/bpf_r_inst/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full                                                                                                                   |                                                                                                                                                                                                                                         |               14 |             58 |         4.14 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_fir_0/inst/bsf_r_inst/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full                                                                                                                   |                                                                                                                                                                                                                                         |               11 |             60 |         5.45 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_fir_0/inst/bsf_l_inst/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full                                                                                                                   |                                                                                                                                                                                                                                         |               11 |             60 |         5.45 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               26 |             63 |         2.42 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_fir_0/inst/hpf_l_inst/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full                                                                                                                   |                                                                                                                                                                                                                                         |               15 |             69 |         4.60 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_fir_0/inst/hpf_r_inst/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full                                                                                                                   |                                                                                                                                                                                                                                         |               19 |             69 |         3.63 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_fir_0/inst/lpf_l_inst/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full                                                                                                                   |                                                                                                                                                                                                                                         |               19 |             72 |         3.79 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/axis_fir_0/inst/lpf_r_inst/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full                                                                                                                   |                                                                                                                                                                                                                                         |               18 |             72 |         4.00 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      | axi_stream_bd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                 |                                                                                                                                                                                                                                         |               26 |            103 |         3.96 |
|  axi_stream_bd_i/processing_system7_0/inst/FCLK_CLK0                                                      |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              412 |           1706 |         4.14 |
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


