;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 7/10/2018 10:26:05 AM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2003  	537133052
0x0004	0x33E90000  	13289
0x0008	0x32710000  	12913
0x000C	0x32710000  	12913
0x0010	0x32710000  	12913
0x0014	0x32710000  	12913
0x0018	0x32710000  	12913
0x001C	0x32710000  	12913
0x0020	0x32710000  	12913
0x0024	0x32710000  	12913
0x0028	0x32710000  	12913
0x002C	0x32710000  	12913
0x0030	0x32710000  	12913
0x0034	0x32710000  	12913
0x0038	0x32710000  	12913
0x003C	0x32710000  	12913
0x0040	0x32710000  	12913
0x0044	0x32710000  	12913
0x0048	0x32710000  	12913
0x004C	0x32710000  	12913
0x0050	0x32710000  	12913
0x0054	0x32710000  	12913
0x0058	0x32710000  	12913
0x005C	0x32710000  	12913
0x0060	0x32710000  	12913
0x0064	0x32710000  	12913
0x0068	0x32710000  	12913
0x006C	0x32710000  	12913
0x0070	0x32710000  	12913
0x0074	0x32710000  	12913
0x0078	0x32710000  	12913
0x007C	0x32710000  	12913
0x0080	0x32710000  	12913
0x0084	0x32710000  	12913
0x0088	0x32710000  	12913
0x008C	0x32710000  	12913
0x0090	0x32710000  	12913
0x0094	0x32710000  	12913
0x0098	0x32710000  	12913
0x009C	0x32710000  	12913
0x00A0	0x32710000  	12913
0x00A4	0x32710000  	12913
0x00A8	0x32710000  	12913
0x00AC	0x32710000  	12913
0x00B0	0x32710000  	12913
0x00B4	0x32710000  	12913
0x00B8	0x32710000  	12913
0x00BC	0x32710000  	12913
0x00C0	0x32710000  	12913
0x00C4	0x32710000  	12913
0x00C8	0x32710000  	12913
0x00CC	0x32710000  	12913
0x00D0	0x32710000  	12913
0x00D4	0x32710000  	12913
0x00D8	0x32710000  	12913
0x00DC	0x32710000  	12913
0x00E0	0x32710000  	12913
0x00E4	0x32710000  	12913
0x00E8	0x32710000  	12913
0x00EC	0x32710000  	12913
0x00F0	0x32710000  	12913
0x00F4	0x32710000  	12913
0x00F8	0x32710000  	12913
0x00FC	0x32710000  	12913
0x0100	0x32710000  	12913
0x0104	0x32710000  	12913
0x0108	0x32710000  	12913
0x010C	0x32710000  	12913
0x0110	0x32710000  	12913
0x0114	0x32710000  	12913
0x0118	0x32710000  	12913
0x011C	0x32710000  	12913
0x0120	0x32710000  	12913
0x0124	0x32710000  	12913
0x0128	0x32710000  	12913
0x012C	0x32710000  	12913
0x0130	0x32710000  	12913
0x0134	0x32710000  	12913
0x0138	0x32710000  	12913
0x013C	0x32710000  	12913
0x0140	0x32710000  	12913
0x0144	0x32710000  	12913
0x0148	0x32710000  	12913
0x014C	0x32710000  	12913
0x0150	0x32710000  	12913
0x0154	0x32710000  	12913
0x0158	0x32710000  	12913
0x015C	0x32710000  	12913
0x0160	0x32710000  	12913
0x0164	0x32710000  	12913
0x0168	0x32710000  	12913
0x016C	0x32710000  	12913
0x0170	0x32710000  	12913
0x0174	0x32710000  	12913
0x0178	0x32710000  	12913
0x017C	0x32710000  	12913
0x0180	0x32710000  	12913
0x0184	0x32710000  	12913
0x0188	0x32710000  	12913
0x018C	0x32710000  	12913
0x0190	0x32710000  	12913
0x0194	0x32710000  	12913
0x0198	0x32710000  	12913
0x019C	0x32710000  	12913
0x01A0	0x32710000  	12913
0x01A4	0x32710000  	12913
0x01A8	0x32710000  	12913
0x01AC	0x32710000  	12913
0x01B0	0x32710000  	12913
0x01B4	0x32710000  	12913
0x01B8	0x32710000  	12913
0x01BC	0x32710000  	12913
0x01C0	0x32710000  	12913
0x01C4	0x32710000  	12913
0x01C8	0x32710000  	12913
0x01CC	0x32710000  	12913
0x01D0	0x32710000  	12913
0x01D4	0x32710000  	12913
0x01D8	0x32710000  	12913
0x01DC	0x32710000  	12913
0x01E0	0x32710000  	12913
0x01E4	0x32710000  	12913
0x01E8	0x32710000  	12913
0x01EC	0x32710000  	12913
0x01F0	0x32710000  	12913
0x01F4	0x32710000  	12913
0x01F8	0x32710000  	12913
0x01FC	0x32710000  	12913
0x0200	0x32710000  	12913
0x0204	0x32710000  	12913
; end of ____SysVT
_main:
;Click_IrThermo_3_TIVA.c, 73 :: 		void main()
0x33E8	0xF7FFFF66  BL	12984
0x33EC	0xF7FFFF44  BL	12920
0x33F0	0xF000FAAC  BL	14668
0x33F4	0xF7FFFF56  BL	12964
0x33F8	0xF000FA5A  BL	14512
;Click_IrThermo_3_TIVA.c, 75 :: 		systemInit();
0x33FC	0xF7FFFEFC  BL	_systemInit+0
;Click_IrThermo_3_TIVA.c, 76 :: 		applicationInit();
0x3400	0xF7FFFE7A  BL	_applicationInit+0
;Click_IrThermo_3_TIVA.c, 78 :: 		while (1)
L_main6:
;Click_IrThermo_3_TIVA.c, 80 :: 		applicationTask();
0x3404	0xF7FFFE98  BL	_applicationTask+0
;Click_IrThermo_3_TIVA.c, 81 :: 		}
0x3408	0xE7FC    B	L_main6
;Click_IrThermo_3_TIVA.c, 82 :: 		}
L_end_main:
L__main_end_loop:
0x340A	0xE7FE    B	L__main_end_loop
; end of _main
___CC2DW:
;__Lib_System_TIVA.c, 19 :: 		
0x31E4	0xB081    SUB	SP, SP, #4
;__Lib_System_TIVA.c, 21 :: 		
L_loopDW:
;__Lib_System_TIVA.c, 22 :: 		
0x31E6	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_TIVA.c, 23 :: 		
0x31EA	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_TIVA.c, 24 :: 		
0x31EE	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_TIVA.c, 25 :: 		
0x31F2	0xD1F8    BNE	L_loopDW
;__Lib_System_TIVA.c, 27 :: 		
L_end___CC2DW:
0x31F4	0xB001    ADD	SP, SP, #4
0x31F6	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_TIVA.c, 62 :: 		
0x3234	0xB081    SUB	SP, SP, #4
;__Lib_System_TIVA.c, 64 :: 		
0x3236	0xF04F0900  MOV	R9, #0
;__Lib_System_TIVA.c, 65 :: 		
0x323A	0xF04F0C00  MOV	R12, #0
;__Lib_System_TIVA.c, 66 :: 		
0x323E	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_TIVA.c, 67 :: 		
0x3242	0xDC04    BGT	L_loopFZs
;__Lib_System_TIVA.c, 68 :: 		
0x3244	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_TIVA.c, 69 :: 		
0x3248	0xDB01    BLT	L_loopFZs
;__Lib_System_TIVA.c, 70 :: 		
0x324A	0x46D4    MOV	R12, R10
;__Lib_System_TIVA.c, 71 :: 		
0x324C	0x46EA    MOV	R10, SP
;__Lib_System_TIVA.c, 72 :: 		
L_loopFZs:
;__Lib_System_TIVA.c, 73 :: 		
0x324E	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_TIVA.c, 74 :: 		
0x3252	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_TIVA.c, 75 :: 		
0x3256	0xD1FA    BNE	L_loopFZs
;__Lib_System_TIVA.c, 76 :: 		
0x3258	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_TIVA.c, 77 :: 		
0x325C	0xDD05    BLE	L_norep
;__Lib_System_TIVA.c, 78 :: 		
0x325E	0x46E2    MOV	R10, R12
;__Lib_System_TIVA.c, 79 :: 		
0x3260	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_TIVA.c, 80 :: 		
0x3264	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_TIVA.c, 81 :: 		
0x3268	0xE7F1    B	L_loopFZs
;__Lib_System_TIVA.c, 82 :: 		
L_norep:
;__Lib_System_TIVA.c, 85 :: 		
L_end___FillZeros:
0x326A	0xB001    ADD	SP, SP, #4
0x326C	0x4770    BX	LR
; end of ___FillZeros
_systemInit:
;Click_IrThermo_3_TIVA.c, 36 :: 		void systemInit()
0x31F8	0xB081    SUB	SP, SP, #4
0x31FA	0xF8CDE000  STR	LR, [SP, #0]
;Click_IrThermo_3_TIVA.c, 39 :: 		mikrobus_i2cInit( _MIKROBUS1, &_IRTHERMO3_I2C_CFG[0] );
0x31FE	0x480C    LDR	R0, [PC, #48]
0x3200	0x4601    MOV	R1, R0
0x3202	0x2000    MOVS	R0, #0
0x3204	0xF7FFFBF2  BL	_mikrobus_i2cInit+0
;Click_IrThermo_3_TIVA.c, 40 :: 		mikrobus_logInit( _LOG_USBUART_A, 56000 );
0x3208	0xF64D21C0  MOVW	R1, #56000
0x320C	0x2020    MOVS	R0, #32
0x320E	0xF7FFFA13  BL	_mikrobus_logInit+0
;Click_IrThermo_3_TIVA.c, 42 :: 		Delay_ms( 100 );
0x3212	0xF64007FE  MOVW	R7, #2302
0x3216	0xF2C0073D  MOVT	R7, #61
L_systemInit0:
0x321A	0x1E7F    SUBS	R7, R7, #1
0x321C	0xD1FD    BNE	L_systemInit0
0x321E	0xBF00    NOP
0x3220	0xBF00    NOP
0x3222	0xBF00    NOP
0x3224	0xBF00    NOP
0x3226	0xBF00    NOP
;Click_IrThermo_3_TIVA.c, 43 :: 		}
L_end_systemInit:
0x3228	0xF8DDE000  LDR	LR, [SP, #0]
0x322C	0xB001    ADD	SP, SP, #4
0x322E	0x4770    BX	LR
0x3230	0x38A80000  	__IRTHERMO3_I2C_CFG+0
; end of _systemInit
_mikrobus_i2cInit:
;easymx_v7_TM4C129XNCZAD.c, 222 :: 		T_mikrobus_ret mikrobus_i2cInit(T_mikrobus_soc bus, const uint32_t *cfg)
; cfg start address is: 4 (R1)
; bus start address is: 0 (R0)
0x29EC	0xB081    SUB	SP, SP, #4
0x29EE	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 4 (R1)
; bus end address is: 0 (R0)
; bus start address is: 0 (R0)
; cfg start address is: 4 (R1)
;easymx_v7_TM4C129XNCZAD.c, 224 :: 		switch( bus )
0x29F2	0xE009    B	L_mikrobus_i2cInit83
; bus end address is: 0 (R0)
;easymx_v7_TM4C129XNCZAD.c, 227 :: 		case _MIKROBUS1 : return _i2cInit_1( cfg );
L_mikrobus_i2cInit85:
0x29F4	0x4608    MOV	R0, R1
; cfg end address is: 4 (R1)
0x29F6	0xF7FFFCFD  BL	easymx_v7_TM4C129XNCZAD__i2cInit_1+0
0x29FA	0xE00A    B	L_end_mikrobus_i2cInit
;easymx_v7_TM4C129XNCZAD.c, 230 :: 		case _MIKROBUS2 : return _i2cInit_2( cfg );
L_mikrobus_i2cInit86:
; cfg start address is: 4 (R1)
0x29FC	0x4608    MOV	R0, R1
; cfg end address is: 4 (R1)
0x29FE	0xF7FFFCE9  BL	easymx_v7_TM4C129XNCZAD__i2cInit_2+0
0x2A02	0xE006    B	L_end_mikrobus_i2cInit
;easymx_v7_TM4C129XNCZAD.c, 244 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_i2cInit87:
0x2A04	0x2001    MOVS	R0, #1
0x2A06	0xE004    B	L_end_mikrobus_i2cInit
;easymx_v7_TM4C129XNCZAD.c, 245 :: 		}
L_mikrobus_i2cInit83:
; cfg start address is: 4 (R1)
; bus start address is: 0 (R0)
0x2A08	0x2800    CMP	R0, #0
0x2A0A	0xD0F3    BEQ	L_mikrobus_i2cInit85
0x2A0C	0x2801    CMP	R0, #1
0x2A0E	0xD0F5    BEQ	L_mikrobus_i2cInit86
; bus end address is: 0 (R0)
; cfg end address is: 4 (R1)
0x2A10	0xE7F8    B	L_mikrobus_i2cInit87
;easymx_v7_TM4C129XNCZAD.c, 248 :: 		}
L_end_mikrobus_i2cInit:
0x2A12	0xF8DDE000  LDR	LR, [SP, #0]
0x2A16	0xB001    ADD	SP, SP, #4
0x2A18	0x4770    BX	LR
; end of _mikrobus_i2cInit
easymx_v7_TM4C129XNCZAD__i2cInit_1:
;__em_c129_i2c.c, 29 :: 		static T_mikrobus_ret _i2cInit_1(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0x23F4	0xB081    SUB	SP, SP, #4
0x23F6	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__em_c129_i2c.c, 31 :: 		I2C0_Init_Advanced( cfg[0], &_GPIO_MODULE_I2C0_B23_AHB );
0x23FA	0x6801    LDR	R1, [R0, #0]
; cfg end address is: 0 (R0)
0x23FC	0x4608    MOV	R0, R1
0x23FE	0x4904    LDR	R1, [PC, #16]
0x2400	0xF7FFFD22  BL	_I2C0_Init_Advanced+0
;__em_c129_i2c.c, 32 :: 		return _MIKROBUS_OK;
0x2404	0x2000    MOVS	R0, __MIKROBUS_OK
;__em_c129_i2c.c, 33 :: 		}
L_end__i2cInit_1:
0x2406	0xF8DDE000  LDR	LR, [SP, #0]
0x240A	0xB001    ADD	SP, SP, #4
0x240C	0x4770    BX	LR
0x240E	0xBF00    NOP
0x2410	0x36A00000  	__GPIO_MODULE_I2C0_B23_AHB+0
; end of easymx_v7_TM4C129XNCZAD__i2cInit_1
_I2C0_Init_Advanced:
;__Lib_I2C_09.c, 683 :: 		
; module start address is: 4 (R1)
; bitrate start address is: 0 (R0)
0x1E48	0xB081    SUB	SP, SP, #4
0x1E4A	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 4 (R1)
; bitrate end address is: 0 (R0)
; bitrate start address is: 0 (R0)
; module start address is: 4 (R1)
;__Lib_I2C_09.c, 684 :: 		
0x1E4E	0x460A    MOV	R2, R1
; module end address is: 4 (R1)
0x1E50	0x4601    MOV	R1, R0
; bitrate end address is: 0 (R0)
0x1E52	0x4803    LDR	R0, [PC, #12]
0x1E54	0xF7FFFBFE  BL	__Lib_I2C_09_I2Cx_Init_Advanced+0
;__Lib_I2C_09.c, 685 :: 		
L_end_I2C0_Init_Advanced:
0x1E58	0xF8DDE000  LDR	LR, [SP, #0]
0x1E5C	0xB001    ADD	SP, SP, #4
0x1E5E	0x4770    BX	LR
0x1E60	0x00004002  	I2C0_MSA+0
; end of _I2C0_Init_Advanced
__Lib_I2C_09_I2Cx_Init_Advanced:
;__Lib_I2C_09.c, 514 :: 		
; module start address is: 8 (R2)
; bitrate start address is: 4 (R1)
; i2cBase start address is: 0 (R0)
0x1654	0xB083    SUB	SP, SP, #12
0x1656	0xF8CDE000  STR	LR, [SP, #0]
0x165A	0x9201    STR	R2, [SP, #4]
0x165C	0x460A    MOV	R2, R1
0x165E	0x4601    MOV	R1, R0
0x1660	0x9801    LDR	R0, [SP, #4]
; module end address is: 8 (R2)
; bitrate end address is: 4 (R1)
; i2cBase end address is: 0 (R0)
; i2cBase start address is: 4 (R1)
; bitrate start address is: 8 (R2)
; module start address is: 0 (R0)
;__Lib_I2C_09.c, 518 :: 		
0x1662	0x4B5C    LDR	R3, [PC, #368]
0x1664	0x4299    CMP	R1, R3
0x1666	0xD116    BNE	L___Lib_I2C_09_I2Cx_Init_Advanced71
;__Lib_I2C_09.c, 519 :: 		
0x1668	0x2400    MOVS	R4, #0
0x166A	0x4B5B    LDR	R3, [PC, #364]
0x166C	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 520 :: 		
0x166E	0x2401    MOVS	R4, #1
0x1670	0xB264    SXTB	R4, R4
0x1672	0x4B5A    LDR	R3, [PC, #360]
0x1674	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 521 :: 		
0x1676	0x4C5A    LDR	R4, [PC, #360]
0x1678	0x4B5A    LDR	R3, [PC, #360]
0x167A	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 522 :: 		
0x167C	0x4C5A    LDR	R4, [PC, #360]
0x167E	0x4B5B    LDR	R3, [PC, #364]
0x1680	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 523 :: 		
0x1682	0x4C5B    LDR	R4, [PC, #364]
0x1684	0x4B5B    LDR	R3, [PC, #364]
0x1686	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 524 :: 		
0x1688	0x4C5B    LDR	R4, [PC, #364]
0x168A	0x4B5C    LDR	R3, [PC, #368]
0x168C	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 525 :: 		
0x168E	0x4C5C    LDR	R4, [PC, #368]
0x1690	0x4B5C    LDR	R3, [PC, #368]
0x1692	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 526 :: 		
0x1694	0xE165    B	L___Lib_I2C_09_I2Cx_Init_Advanced72
L___Lib_I2C_09_I2Cx_Init_Advanced71:
;__Lib_I2C_09.c, 527 :: 		
0x1696	0x4B5C    LDR	R3, [PC, #368]
0x1698	0x4299    CMP	R1, R3
0x169A	0xD116    BNE	L___Lib_I2C_09_I2Cx_Init_Advanced73
;__Lib_I2C_09.c, 528 :: 		
0x169C	0x2400    MOVS	R4, #0
0x169E	0x4B5B    LDR	R3, [PC, #364]
0x16A0	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 529 :: 		
0x16A2	0x2401    MOVS	R4, #1
0x16A4	0xB264    SXTB	R4, R4
0x16A6	0x4B5A    LDR	R3, [PC, #360]
0x16A8	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 530 :: 		
0x16AA	0x4C5A    LDR	R4, [PC, #360]
0x16AC	0x4B4D    LDR	R3, [PC, #308]
0x16AE	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 531 :: 		
0x16B0	0x4C59    LDR	R4, [PC, #356]
0x16B2	0x4B4E    LDR	R3, [PC, #312]
0x16B4	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 532 :: 		
0x16B6	0x4C59    LDR	R4, [PC, #356]
0x16B8	0x4B4E    LDR	R3, [PC, #312]
0x16BA	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 533 :: 		
0x16BC	0x4C58    LDR	R4, [PC, #352]
0x16BE	0x4B4F    LDR	R3, [PC, #316]
0x16C0	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 534 :: 		
0x16C2	0x4C58    LDR	R4, [PC, #352]
0x16C4	0x4B4F    LDR	R3, [PC, #316]
0x16C6	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 535 :: 		
0x16C8	0xE14B    B	L___Lib_I2C_09_I2Cx_Init_Advanced74
L___Lib_I2C_09_I2Cx_Init_Advanced73:
;__Lib_I2C_09.c, 536 :: 		
0x16CA	0x4B57    LDR	R3, [PC, #348]
0x16CC	0x4299    CMP	R1, R3
0x16CE	0xD116    BNE	L___Lib_I2C_09_I2Cx_Init_Advanced75
;__Lib_I2C_09.c, 537 :: 		
0x16D0	0x2400    MOVS	R4, #0
0x16D2	0x4B56    LDR	R3, [PC, #344]
0x16D4	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 538 :: 		
0x16D6	0x2401    MOVS	R4, #1
0x16D8	0xB264    SXTB	R4, R4
0x16DA	0x4B55    LDR	R3, [PC, #340]
0x16DC	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 539 :: 		
0x16DE	0x4C55    LDR	R4, [PC, #340]
0x16E0	0x4B40    LDR	R3, [PC, #256]
0x16E2	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 540 :: 		
0x16E4	0x4C54    LDR	R4, [PC, #336]
0x16E6	0x4B41    LDR	R3, [PC, #260]
0x16E8	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 541 :: 		
0x16EA	0x4C54    LDR	R4, [PC, #336]
0x16EC	0x4B41    LDR	R3, [PC, #260]
0x16EE	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 542 :: 		
0x16F0	0x4C53    LDR	R4, [PC, #332]
0x16F2	0x4B42    LDR	R3, [PC, #264]
0x16F4	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 543 :: 		
0x16F6	0x4C53    LDR	R4, [PC, #332]
0x16F8	0x4B42    LDR	R3, [PC, #264]
0x16FA	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 544 :: 		
0x16FC	0xE131    B	L___Lib_I2C_09_I2Cx_Init_Advanced76
L___Lib_I2C_09_I2Cx_Init_Advanced75:
;__Lib_I2C_09.c, 545 :: 		
0x16FE	0x4B52    LDR	R3, [PC, #328]
0x1700	0x4299    CMP	R1, R3
0x1702	0xD116    BNE	L___Lib_I2C_09_I2Cx_Init_Advanced77
;__Lib_I2C_09.c, 546 :: 		
0x1704	0x2400    MOVS	R4, #0
0x1706	0x4B51    LDR	R3, [PC, #324]
0x1708	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 547 :: 		
0x170A	0x2401    MOVS	R4, #1
0x170C	0xB264    SXTB	R4, R4
0x170E	0x4B50    LDR	R3, [PC, #320]
0x1710	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 548 :: 		
0x1712	0x4C50    LDR	R4, [PC, #320]
0x1714	0x4B33    LDR	R3, [PC, #204]
0x1716	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 549 :: 		
0x1718	0x4C4F    LDR	R4, [PC, #316]
0x171A	0x4B34    LDR	R3, [PC, #208]
0x171C	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 550 :: 		
0x171E	0x4C4F    LDR	R4, [PC, #316]
0x1720	0x4B34    LDR	R3, [PC, #208]
0x1722	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 551 :: 		
0x1724	0x4C4E    LDR	R4, [PC, #312]
0x1726	0x4B35    LDR	R3, [PC, #212]
0x1728	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 552 :: 		
0x172A	0x4C4E    LDR	R4, [PC, #312]
0x172C	0x4B35    LDR	R3, [PC, #212]
0x172E	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 553 :: 		
0x1730	0xE117    B	L___Lib_I2C_09_I2Cx_Init_Advanced78
L___Lib_I2C_09_I2Cx_Init_Advanced77:
;__Lib_I2C_09.c, 554 :: 		
0x1732	0x4B4D    LDR	R3, [PC, #308]
0x1734	0x4299    CMP	R1, R3
0x1736	0xD116    BNE	L___Lib_I2C_09_I2Cx_Init_Advanced79
;__Lib_I2C_09.c, 555 :: 		
0x1738	0x2400    MOVS	R4, #0
0x173A	0x4B4C    LDR	R3, [PC, #304]
0x173C	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 556 :: 		
0x173E	0x2401    MOVS	R4, #1
0x1740	0xB264    SXTB	R4, R4
0x1742	0x4B4B    LDR	R3, [PC, #300]
0x1744	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 557 :: 		
0x1746	0x4C4B    LDR	R4, [PC, #300]
0x1748	0x4B26    LDR	R3, [PC, #152]
0x174A	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 558 :: 		
0x174C	0x4C4A    LDR	R4, [PC, #296]
0x174E	0x4B27    LDR	R3, [PC, #156]
0x1750	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 559 :: 		
0x1752	0x4C4A    LDR	R4, [PC, #296]
0x1754	0x4B27    LDR	R3, [PC, #156]
0x1756	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 560 :: 		
0x1758	0x4C49    LDR	R4, [PC, #292]
0x175A	0x4B28    LDR	R3, [PC, #160]
0x175C	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 561 :: 		
0x175E	0x4C49    LDR	R4, [PC, #292]
0x1760	0x4B28    LDR	R3, [PC, #160]
0x1762	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 562 :: 		
0x1764	0xE0FD    B	L___Lib_I2C_09_I2Cx_Init_Advanced80
L___Lib_I2C_09_I2Cx_Init_Advanced79:
;__Lib_I2C_09.c, 563 :: 		
0x1766	0x4B48    LDR	R3, [PC, #288]
0x1768	0x4299    CMP	R1, R3
0x176A	0xD116    BNE	L___Lib_I2C_09_I2Cx_Init_Advanced81
;__Lib_I2C_09.c, 564 :: 		
0x176C	0x2400    MOVS	R4, #0
0x176E	0x4B47    LDR	R3, [PC, #284]
0x1770	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 565 :: 		
0x1772	0x2401    MOVS	R4, #1
0x1774	0xB264    SXTB	R4, R4
0x1776	0x4B46    LDR	R3, [PC, #280]
0x1778	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 566 :: 		
0x177A	0x4C46    LDR	R4, [PC, #280]
0x177C	0x4B19    LDR	R3, [PC, #100]
0x177E	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 567 :: 		
0x1780	0x4C45    LDR	R4, [PC, #276]
0x1782	0x4B1A    LDR	R3, [PC, #104]
0x1784	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 568 :: 		
0x1786	0x4C45    LDR	R4, [PC, #276]
0x1788	0x4B1A    LDR	R3, [PC, #104]
0x178A	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 569 :: 		
0x178C	0x4C44    LDR	R4, [PC, #272]
0x178E	0x4B1B    LDR	R3, [PC, #108]
0x1790	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 570 :: 		
0x1792	0x4C44    LDR	R4, [PC, #272]
0x1794	0x4B1B    LDR	R3, [PC, #108]
0x1796	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 571 :: 		
0x1798	0xE0E3    B	L___Lib_I2C_09_I2Cx_Init_Advanced82
L___Lib_I2C_09_I2Cx_Init_Advanced81:
;__Lib_I2C_09.c, 572 :: 		
0x179A	0x4B43    LDR	R3, [PC, #268]
0x179C	0x4299    CMP	R1, R3
0x179E	0xD116    BNE	L___Lib_I2C_09_I2Cx_Init_Advanced83
;__Lib_I2C_09.c, 573 :: 		
0x17A0	0x2400    MOVS	R4, #0
0x17A2	0x4B42    LDR	R3, [PC, #264]
0x17A4	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 574 :: 		
0x17A6	0x2401    MOVS	R4, #1
0x17A8	0xB264    SXTB	R4, R4
0x17AA	0x4B41    LDR	R3, [PC, #260]
0x17AC	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 575 :: 		
0x17AE	0x4C41    LDR	R4, [PC, #260]
0x17B0	0x4B0C    LDR	R3, [PC, #48]
0x17B2	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 576 :: 		
0x17B4	0x4C40    LDR	R4, [PC, #256]
0x17B6	0x4B0D    LDR	R3, [PC, #52]
0x17B8	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 577 :: 		
0x17BA	0x4C40    LDR	R4, [PC, #256]
0x17BC	0x4B0D    LDR	R3, [PC, #52]
0x17BE	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 578 :: 		
0x17C0	0x4C3F    LDR	R4, [PC, #252]
0x17C2	0x4B0E    LDR	R3, [PC, #56]
0x17C4	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 579 :: 		
0x17C6	0x4C3F    LDR	R4, [PC, #252]
0x17C8	0x4B0E    LDR	R3, [PC, #56]
0x17CA	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 580 :: 		
0x17CC	0xE0C9    B	L___Lib_I2C_09_I2Cx_Init_Advanced84
L___Lib_I2C_09_I2Cx_Init_Advanced83:
;__Lib_I2C_09.c, 581 :: 		
0x17CE	0x4B3E    LDR	R3, [PC, #248]
0x17D0	0x4299    CMP	R1, R3
0x17D2	0xE07B    B	#246
0x17D4	0x00004002  	I2C0_MSA+0
0x17D8	0x001C2000  	__Lib_I2C_09__I2C0_TIMEOUT+0
0x17DC	0xC40043FC  	SYSCTL_RCGCI2C+0
0x17E0	0xFFFFFFFF  	_I2C0_Enable+0
0x17E4	0x00B42000  	_I2C_Enable_Ptr+0
0x17E8	0x0C290000  	_I2C0_Master_Slave_Addr_Set+0
0x17EC	0x00B82000  	_I2C_Master_Slave_Addr_Set_Ptr+0
0x17F0	0x0B650000  	_I2C0_Write+0
0x17F4	0x00BC2000  	_I2C_Write_Ptr+0
0x17F8	0x0ADD0000  	_I2C0_Read+0
0x17FC	0x00C02000  	_I2C_Read_Ptr+0
0x1800	0xFFFFFFFF  	_I2C0_Disable+0
0x1804	0x00C42000  	_I2C_Disable_Ptr+0
0x1808	0x10004002  	I2C1_MSA+0
0x180C	0x00202000  	__Lib_I2C_09__I2C1_TIMEOUT+0
0x1810	0xC40443FC  	SYSCTL_RCGCI2C+0
0x1814	0xFFFFFFFF  	_I2C1_Enable+0
0x1818	0x0C0D0000  	_I2C1_Master_Slave_Addr_Set+0
0x181C	0x07BD0000  	_I2C1_Write+0
0x1820	0x0B110000  	_I2C1_Read+0
0x1824	0xFFFFFFFF  	_I2C1_Disable+0
0x1828	0x20004002  	I2C2_MSA+0
0x182C	0x00242000  	__Lib_I2C_09__I2C2_TIMEOUT+0
0x1830	0xC40843FC  	SYSCTL_RCGCI2C+0
0x1834	0xFFFFFFFF  	_I2C2_Enable+0
0x1838	0x0C610000  	_I2C2_Master_Slave_Addr_Set+0
0x183C	0x09C50000  	_I2C2_Write+0
0x1840	0x0B490000  	_I2C2_Read+0
0x1844	0xFFFFFFFF  	_I2C2_Disable+0
0x1848	0x30004002  	I2C3_MSA+0
0x184C	0x00282000  	__Lib_I2C_09__I2C3_TIMEOUT+0
0x1850	0xC40C43FC  	SYSCTL_RCGCI2C+0
0x1854	0xFFFFFFFF  	_I2C3_Enable+0
0x1858	0x0C450000  	_I2C3_Master_Slave_Addr_Set+0
0x185C	0x09FD0000  	_I2C3_Write+0
0x1860	0x0B2D0000  	_I2C3_Read+0
0x1864	0xFFFFFFFF  	_I2C3_Disable+0
0x1868	0x0000400C  	I2C4_MSA+0
0x186C	0x002C2000  	__Lib_I2C_09__I2C4_TIMEOUT+0
0x1870	0xC41043FC  	SYSCTL_RCGCI2C+0
0x1874	0xFFFFFFFF  	_I2C4_Enable+0
0x1878	0x0BF10000  	_I2C4_Master_Slave_Addr_Set+0
0x187C	0x09E10000  	_I2C4_Write+0
0x1880	0x0AC10000  	_I2C4_Read+0
0x1884	0xFFFFFFFF  	_I2C4_Disable+0
0x1888	0x1000400C  	I2C5_MSA+0
0x188C	0x00302000  	__Lib_I2C_09__I2C5_TIMEOUT+0
0x1890	0xC41443FC  	SYSCTL_RCGCI2C+0
0x1894	0xFFFFFFFF  	_I2C5_Enable+0
0x1898	0x0B9D0000  	_I2C5_Master_Slave_Addr_Set+0
0x189C	0x07A10000  	_I2C5_Write+0
0x18A0	0x0A510000  	_I2C5_Read+0
0x18A4	0xFFFFFFFF  	_I2C5_Disable+0
0x18A8	0x2000400C  	I2C6_MSA+0
0x18AC	0x00342000  	__Lib_I2C_09__I2C6_TIMEOUT+0
0x18B0	0xC41843FC  	SYSCTL_RCGCI2C+0
0x18B4	0xFFFFFFFF  	_I2C6_Enable+0
0x18B8	0x0B810000  	_I2C6_Master_Slave_Addr_Set+0
0x18BC	0x074D0000  	_I2C6_Write+0
0x18C0	0x0A350000  	_I2C6_Read+0
0x18C4	0xFFFFFFFF  	_I2C6_Disable+0
0x18C8	0x3000400C  	I2C7_MSA+0
0x18CC	0xD116    BNE	L___Lib_I2C_09_I2Cx_Init_Advanced85
;__Lib_I2C_09.c, 582 :: 		
0x18CE	0x2400    MOVS	R4, #0
0x18D0	0x4B41    LDR	R3, [PC, #260]
0x18D2	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 583 :: 		
0x18D4	0x2401    MOVS	R4, #1
0x18D6	0xB264    SXTB	R4, R4
0x18D8	0x4B40    LDR	R3, [PC, #256]
0x18DA	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 584 :: 		
0x18DC	0x4C40    LDR	R4, [PC, #256]
0x18DE	0x4B41    LDR	R3, [PC, #260]
0x18E0	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 585 :: 		
0x18E2	0x4C41    LDR	R4, [PC, #260]
0x18E4	0x4B41    LDR	R3, [PC, #260]
0x18E6	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 586 :: 		
0x18E8	0x4C41    LDR	R4, [PC, #260]
0x18EA	0x4B42    LDR	R3, [PC, #264]
0x18EC	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 587 :: 		
0x18EE	0x4C42    LDR	R4, [PC, #264]
0x18F0	0x4B42    LDR	R3, [PC, #264]
0x18F2	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 588 :: 		
0x18F4	0x4C42    LDR	R4, [PC, #264]
0x18F6	0x4B43    LDR	R3, [PC, #268]
0x18F8	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 589 :: 		
0x18FA	0xE032    B	L___Lib_I2C_09_I2Cx_Init_Advanced86
L___Lib_I2C_09_I2Cx_Init_Advanced85:
;__Lib_I2C_09.c, 590 :: 		
0x18FC	0x4B42    LDR	R3, [PC, #264]
0x18FE	0x4299    CMP	R1, R3
0x1900	0xD116    BNE	L___Lib_I2C_09_I2Cx_Init_Advanced87
;__Lib_I2C_09.c, 591 :: 		
0x1902	0x2400    MOVS	R4, #0
0x1904	0x4B41    LDR	R3, [PC, #260]
0x1906	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 592 :: 		
0x1908	0x2401    MOVS	R4, #1
0x190A	0xB264    SXTB	R4, R4
0x190C	0x4B40    LDR	R3, [PC, #256]
0x190E	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 593 :: 		
0x1910	0x4C40    LDR	R4, [PC, #256]
0x1912	0x4B34    LDR	R3, [PC, #208]
0x1914	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 594 :: 		
0x1916	0x4C40    LDR	R4, [PC, #256]
0x1918	0x4B34    LDR	R3, [PC, #208]
0x191A	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 595 :: 		
0x191C	0x4C3F    LDR	R4, [PC, #252]
0x191E	0x4B35    LDR	R3, [PC, #212]
0x1920	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 596 :: 		
0x1922	0x4C3F    LDR	R4, [PC, #252]
0x1924	0x4B35    LDR	R3, [PC, #212]
0x1926	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 597 :: 		
0x1928	0x4C3E    LDR	R4, [PC, #248]
0x192A	0x4B36    LDR	R3, [PC, #216]
0x192C	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 598 :: 		
0x192E	0xE018    B	L___Lib_I2C_09_I2Cx_Init_Advanced88
L___Lib_I2C_09_I2Cx_Init_Advanced87:
;__Lib_I2C_09.c, 599 :: 		
0x1930	0x4B3D    LDR	R3, [PC, #244]
0x1932	0x4299    CMP	R1, R3
0x1934	0xD115    BNE	L___Lib_I2C_09_I2Cx_Init_Advanced89
;__Lib_I2C_09.c, 600 :: 		
0x1936	0x2400    MOVS	R4, #0
0x1938	0x4B3C    LDR	R3, [PC, #240]
0x193A	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 601 :: 		
0x193C	0x2401    MOVS	R4, #1
0x193E	0xB264    SXTB	R4, R4
0x1940	0x4B3B    LDR	R3, [PC, #236]
0x1942	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 602 :: 		
0x1944	0x4C3B    LDR	R4, [PC, #236]
0x1946	0x4B27    LDR	R3, [PC, #156]
0x1948	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 603 :: 		
0x194A	0x4C3B    LDR	R4, [PC, #236]
0x194C	0x4B27    LDR	R3, [PC, #156]
0x194E	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 604 :: 		
0x1950	0x4C3A    LDR	R4, [PC, #232]
0x1952	0x4B28    LDR	R3, [PC, #160]
0x1954	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 605 :: 		
0x1956	0x4C3A    LDR	R4, [PC, #232]
0x1958	0x4B28    LDR	R3, [PC, #160]
0x195A	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 606 :: 		
0x195C	0x4C39    LDR	R4, [PC, #228]
0x195E	0x4B29    LDR	R3, [PC, #164]
0x1960	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 607 :: 		
L___Lib_I2C_09_I2Cx_Init_Advanced89:
L___Lib_I2C_09_I2Cx_Init_Advanced88:
L___Lib_I2C_09_I2Cx_Init_Advanced86:
L___Lib_I2C_09_I2Cx_Init_Advanced84:
L___Lib_I2C_09_I2Cx_Init_Advanced82:
L___Lib_I2C_09_I2Cx_Init_Advanced80:
L___Lib_I2C_09_I2Cx_Init_Advanced78:
L___Lib_I2C_09_I2Cx_Init_Advanced76:
L___Lib_I2C_09_I2Cx_Init_Advanced74:
L___Lib_I2C_09_I2Cx_Init_Advanced72:
;__Lib_I2C_09.c, 608 :: 		
0x1962	0x9201    STR	R2, [SP, #4]
; module end address is: 0 (R0)
0x1964	0x9102    STR	R1, [SP, #8]
0x1966	0xF7FFFD8B  BL	_GPIO_Alternate_Function_Enable+0
0x196A	0x9902    LDR	R1, [SP, #8]
0x196C	0x9A01    LDR	R2, [SP, #4]
;__Lib_I2C_09.c, 610 :: 		
0x196E	0xF2010420  ADDW	R4, R1, #32
0x1972	0x2310    MOVS	R3, #16
0x1974	0x6023    STR	R3, [R4, #0]
;__Lib_I2C_09.c, 613 :: 		
0x1976	0x4B34    LDR	R3, [PC, #208]
0x1978	0x429A    CMP	R2, R3
0x197A	0xD107    BNE	L___Lib_I2C_09_I2Cx_Init_Advanced90
;__Lib_I2C_09.c, 614 :: 		
; mul start address is: 24 (R6)
0x197C	0x2606    MOVS	R6, #6
;__Lib_I2C_09.c, 615 :: 		
0x197E	0x1D0D    ADDS	R5, R1, #4
0x1980	0x2401    MOVS	R4, #1
0x1982	0x682B    LDR	R3, [R5, #0]
0x1984	0xF3641304  BFI	R3, R4, #4, #1
0x1988	0x602B    STR	R3, [R5, #0]
;__Lib_I2C_09.c, 616 :: 		
; mul end address is: 24 (R6)
0x198A	0xE006    B	L___Lib_I2C_09_I2Cx_Init_Advanced91
L___Lib_I2C_09_I2Cx_Init_Advanced90:
;__Lib_I2C_09.c, 618 :: 		
; mul start address is: 24 (R6)
0x198C	0x2614    MOVS	R6, #20
;__Lib_I2C_09.c, 619 :: 		
0x198E	0x1D0D    ADDS	R5, R1, #4
0x1990	0x2400    MOVS	R4, #0
0x1992	0x682B    LDR	R3, [R5, #0]
0x1994	0xF3641304  BFI	R3, R4, #4, #1
0x1998	0x602B    STR	R3, [R5, #0]
; mul end address is: 24 (R6)
;__Lib_I2C_09.c, 620 :: 		
L___Lib_I2C_09_I2Cx_Init_Advanced91:
;__Lib_I2C_09.c, 622 :: 		
; mul start address is: 24 (R6)
0x199A	0xF7FFFDEF  BL	_Get_Fosc_kHz+0
0x199E	0xF24033E8  MOVW	R3, #1000
0x19A2	0xFB00F503  MUL	R5, R0, R3
;__Lib_I2C_09.c, 623 :: 		
0x19A6	0xFB06F402  MUL	R4, R6, R2
; bitrate end address is: 8 (R2)
; mul end address is: 24 (R6)
0x19AA	0xFBB5F3F4  UDIV	R3, R5, R4
; tmp start address is: 0 (R0)
0x19AE	0x4618    MOV	R0, R3
;__Lib_I2C_09.c, 624 :: 		
0x19B0	0x4363    MULS	R3, R4, R3
0x19B2	0x1AEB    SUB	R3, R5, R3
0x19B4	0xB90B    CBNZ	R3, L___Lib_I2C_09_I2Cx_Init_Advanced112
;__Lib_I2C_09.c, 625 :: 		
0x19B6	0x1E40    SUBS	R0, R0, #1
; tmp end address is: 0 (R0)
0x19B8	0xE7FF    B	L___Lib_I2C_09_I2Cx_Init_Advanced92
L___Lib_I2C_09_I2Cx_Init_Advanced112:
;__Lib_I2C_09.c, 624 :: 		
;__Lib_I2C_09.c, 625 :: 		
L___Lib_I2C_09_I2Cx_Init_Advanced92:
;__Lib_I2C_09.c, 626 :: 		
; tmp start address is: 0 (R0)
0x19BA	0x287F    CMP	R0, #127
0x19BC	0xD901    BLS	L___Lib_I2C_09_I2Cx_Init_Advanced113
;__Lib_I2C_09.c, 627 :: 		
0x19BE	0x207F    MOVS	R0, #127
; tmp end address is: 0 (R0)
0x19C0	0xE7FF    B	L___Lib_I2C_09_I2Cx_Init_Advanced93
L___Lib_I2C_09_I2Cx_Init_Advanced113:
;__Lib_I2C_09.c, 626 :: 		
;__Lib_I2C_09.c, 627 :: 		
L___Lib_I2C_09_I2Cx_Init_Advanced93:
;__Lib_I2C_09.c, 628 :: 		
; tmp start address is: 0 (R0)
0x19C2	0x2801    CMP	R0, #1
0x19C4	0xD201    BCS	L___Lib_I2C_09_I2Cx_Init_Advanced114
;__Lib_I2C_09.c, 629 :: 		
0x19C6	0x2001    MOVS	R0, #1
; tmp end address is: 0 (R0)
0x19C8	0xE7FF    B	L___Lib_I2C_09_I2Cx_Init_Advanced94
L___Lib_I2C_09_I2Cx_Init_Advanced114:
;__Lib_I2C_09.c, 628 :: 		
;__Lib_I2C_09.c, 629 :: 		
L___Lib_I2C_09_I2Cx_Init_Advanced94:
;__Lib_I2C_09.c, 631 :: 		
; tmp start address is: 0 (R0)
0x19CA	0xF201030C  ADDW	R3, R1, #12
; i2cBase end address is: 4 (R1)
0x19CE	0x6018    STR	R0, [R3, #0]
; tmp end address is: 0 (R0)
;__Lib_I2C_09.c, 632 :: 		
L_end_I2Cx_Init_Advanced:
0x19D0	0xF8DDE000  LDR	LR, [SP, #0]
0x19D4	0xB003    ADD	SP, SP, #12
0x19D6	0x4770    BX	LR
0x19D8	0x00382000  	__Lib_I2C_09__I2C7_TIMEOUT+0
0x19DC	0xC41C43FC  	SYSCTL_RCGCI2C+0
0x19E0	0xFFFFFFFF  	_I2C7_Enable+0
0x19E4	0x00B42000  	_I2C_Enable_Ptr+0
0x19E8	0x0BD50000  	_I2C7_Master_Slave_Addr_Set+0
0x19EC	0x00B82000  	_I2C_Master_Slave_Addr_Set_Ptr+0
0x19F0	0x07690000  	_I2C7_Write+0
0x19F4	0x00BC2000  	_I2C_Write_Ptr+0
0x19F8	0x0A6D0000  	_I2C7_Read+0
0x19FC	0x00C02000  	_I2C_Read_Ptr+0
0x1A00	0xFFFFFFFF  	_I2C7_Disable+0
0x1A04	0x00C42000  	_I2C_Disable_Ptr+0
0x1A08	0x8000400B  	I2C8_MSA+0
0x1A0C	0x003C2000  	__Lib_I2C_09__I2C8_TIMEOUT+0
0x1A10	0xC42043FC  	SYSCTL_RCGCI2C+0
0x1A14	0xFFFFFFFF  	_I2C8_Enable+0
0x1A18	0x0BB90000  	_I2C8_Master_Slave_Addr_Set+0
0x1A1C	0x07850000  	_I2C8_Write+0
0x1A20	0x0AA50000  	_I2C8_Read+0
0x1A24	0xFFFFFFFF  	_I2C8_Disable+0
0x1A28	0x9000400B  	I2C9_MSA+0
0x1A2C	0x00402000  	__Lib_I2C_09__I2C9_TIMEOUT+0
0x1A30	0xC42443FC  	SYSCTL_RCGCI2C+0
0x1A34	0xFFFFFFFF  	_I2C9_Enable+0
0x1A38	0x0C7D0000  	_I2C9_Master_Slave_Addr_Set+0
0x1A3C	0x0A190000  	_I2C9_Write+0
0x1A40	0x0A890000  	_I2C9_Read+0
0x1A44	0xFFFFFFFF  	_I2C9_Disable+0
0x1A48	0xCFD00032  	#3330000
; end of __Lib_I2C_09_I2Cx_Init_Advanced
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_6.c, 543 :: 		
; module start address is: 0 (R0)
0x1480	0xB081    SUB	SP, SP, #4
0x1482	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_6.c, 547 :: 		
; cnt start address is: 44 (R11)
0x1486	0xF2400B00  MOVW	R11, #0
; module end address is: 0 (R0)
; cnt end address is: 44 (R11)
0x148A	0x4682    MOV	R10, R0
L_GPIO_Alternate_Function_Enable108:
; cnt start address is: 44 (R11)
; module start address is: 40 (R10)
0x148C	0xF10A01D8  ADD	R1, R10, #216
0x1490	0x7809    LDRB	R1, [R1, #0]
0x1492	0x458B    CMP	R11, R1
0x1494	0xD239    BCS	L_GPIO_Alternate_Function_Enable109
;__Lib_GPIO_6.c, 548 :: 		
0x1496	0x210C    MOVS	R1, #12
0x1498	0xFB0BF101  MUL	R1, R11, R1
0x149C	0xEB0A0101  ADD	R1, R10, R1, LSL #0
; tmpPinDsc start address is: 48 (R12)
0x14A0	0x468C    MOV	R12, R1
;__Lib_GPIO_6.c, 550 :: 		
0x14A2	0xF10C0108  ADD	R1, R12, #8
0x14A6	0x7809    LDRB	R1, [R1, #0]
0x14A8	0xB9A9    CBNZ	R1, L_GPIO_Alternate_Function_Enable111
;__Lib_GPIO_6.c, 551 :: 		
0x14AA	0xF10C0108  ADD	R1, R12, #8
0x14AE	0x7809    LDRB	R1, [R1, #0]
0x14B0	0xB2CC    UXTB	R4, R1
0x14B2	0xF10C0106  ADD	R1, R12, #6
0x14B6	0x8809    LDRH	R1, [R1, #0]
0x14B8	0xB28B    UXTH	R3, R1
0x14BA	0xF10C0104  ADD	R1, R12, #4
0x14BE	0x7809    LDRB	R1, [R1, #0]
0x14C0	0xB2CA    UXTB	R2, R1
0x14C2	0xF8DC1000  LDR	R1, [R12, #0]
; tmpPinDsc end address is: 48 (R12)
0x14C6	0x4608    MOV	R0, R1
0x14C8	0xB2D1    UXTB	R1, R2
0x14CA	0x2200    MOVS	R2, __GPIO_DIR_INPUT
0x14CC	0xB410    PUSH	(R4)
0x14CE	0xF7FFFC75  BL	_GPIO_Config+0
0x14D2	0xB001    ADD	SP, SP, #4
0x14D4	0xE014    B	L_GPIO_Alternate_Function_Enable112
L_GPIO_Alternate_Function_Enable111:
;__Lib_GPIO_6.c, 553 :: 		
; tmpPinDsc start address is: 48 (R12)
0x14D6	0xF10C0108  ADD	R1, R12, #8
0x14DA	0x7809    LDRB	R1, [R1, #0]
0x14DC	0xB2CC    UXTB	R4, R1
0x14DE	0xF10C0106  ADD	R1, R12, #6
0x14E2	0x8809    LDRH	R1, [R1, #0]
0x14E4	0xB28B    UXTH	R3, R1
0x14E6	0xF10C0104  ADD	R1, R12, #4
0x14EA	0x7809    LDRB	R1, [R1, #0]
0x14EC	0xB2CA    UXTB	R2, R1
0x14EE	0xF8DC1000  LDR	R1, [R12, #0]
; tmpPinDsc end address is: 48 (R12)
0x14F2	0x4608    MOV	R0, R1
0x14F4	0xB2D1    UXTB	R1, R2
0x14F6	0x220F    MOVS	R2, __GPIO_DIR_NO_CHANGE
0x14F8	0xB410    PUSH	(R4)
0x14FA	0xF7FFFC5F  BL	_GPIO_Config+0
0x14FE	0xB001    ADD	SP, SP, #4
L_GPIO_Alternate_Function_Enable112:
;__Lib_GPIO_6.c, 547 :: 		
0x1500	0xF10B0B01  ADD	R11, R11, #1
0x1504	0xFA5FFB8B  UXTB	R11, R11
;__Lib_GPIO_6.c, 554 :: 		
; module end address is: 40 (R10)
; cnt end address is: 44 (R11)
0x1508	0xE7C0    B	L_GPIO_Alternate_Function_Enable108
L_GPIO_Alternate_Function_Enable109:
;__Lib_GPIO_6.c, 555 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x150A	0xF8DDE000  LDR	LR, [SP, #0]
0x150E	0xB001    ADD	SP, SP, #4
0x1510	0x4770    BX	LR
; end of _GPIO_Alternate_Function_Enable
_GPIO_Config:
;__Lib_GPIO_6.c, 344 :: 		
; config start address is: 12 (R3)
; dir start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0DBC	0xB082    SUB	SP, SP, #8
0x0DBE	0xF8CDE000  STR	LR, [SP, #0]
0x0DC2	0xFA5FF881  UXTB	R8, R1
0x0DC6	0xB2D5    UXTB	R5, R2
0x0DC8	0xB29F    UXTH	R7, R3
; config end address is: 12 (R3)
; dir end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 32 (R8)
; dir start address is: 20 (R5)
; config start address is: 28 (R7)
; pin_code start address is: 12 (R3)
0x0DCA	0xF89D3008  LDRB	R3, [SP, #8]
;__Lib_GPIO_6.c, 349 :: 		
0x0DCE	0x4CF5    LDR	R4, [PC, #980]
0x0DD0	0xEA000404  AND	R4, R0, R4, LSL #0
; port end address is: 0 (R0)
; port start address is: 36 (R9)
0x0DD4	0x46A1    MOV	R9, R4
;__Lib_GPIO_6.c, 351 :: 		
0x0DD6	0x4620    MOV	R0, R4
0x0DD8	0xF7FFFCFE  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_6.c, 353 :: 		
0x0DDC	0x4CF2    LDR	R4, [PC, #968]
0x0DDE	0x42A5    CMP	R5, R4
0x0DE0	0xD108    BNE	L_GPIO_Config46
; dir end address is: 20 (R5)
;__Lib_GPIO_6.c, 354 :: 		
0x0DE2	0xF5096680  ADD	R6, R9, #1024
0x0DE6	0xEA6F0508  MVN	R5, R8, LSL #0
0x0DEA	0xB2ED    UXTB	R5, R5
0x0DEC	0x6834    LDR	R4, [R6, #0]
0x0DEE	0x402C    ANDS	R4, R5
0x0DF0	0x6034    STR	R4, [R6, #0]
0x0DF2	0xE008    B	L_GPIO_Config47
L_GPIO_Config46:
;__Lib_GPIO_6.c, 355 :: 		
; dir start address is: 20 (R5)
0x0DF4	0x4CED    LDR	R4, [PC, #948]
0x0DF6	0x42A5    CMP	R5, R4
0x0DF8	0xD105    BNE	L_GPIO_Config48
; dir end address is: 20 (R5)
;__Lib_GPIO_6.c, 356 :: 		
0x0DFA	0xF5096580  ADD	R5, R9, #1024
0x0DFE	0x682C    LDR	R4, [R5, #0]
0x0E00	0xEA440408  ORR	R4, R4, R8, LSL #0
0x0E04	0x602C    STR	R4, [R5, #0]
L_GPIO_Config48:
L_GPIO_Config47:
;__Lib_GPIO_6.c, 358 :: 		
0x0E06	0xF2400401  MOVW	R4, __GPIO_CFG_PULL_UP
0x0E0A	0xEA070404  AND	R4, R7, R4, LSL #0
0x0E0E	0xB2A4    UXTH	R4, R4
0x0E10	0xB134    CBZ	R4, L_GPIO_Config49
;__Lib_GPIO_6.c, 359 :: 		
0x0E12	0xF50965A2  ADD	R5, R9, #1296
0x0E16	0x682C    LDR	R4, [R5, #0]
0x0E18	0xEA440408  ORR	R4, R4, R8, LSL #0
0x0E1C	0x602C    STR	R4, [R5, #0]
0x0E1E	0xE007    B	L_GPIO_Config50
L_GPIO_Config49:
;__Lib_GPIO_6.c, 361 :: 		
0x0E20	0xF50966A2  ADD	R6, R9, #1296
0x0E24	0xEA6F0508  MVN	R5, R8, LSL #0
0x0E28	0xB2ED    UXTB	R5, R5
0x0E2A	0x6834    LDR	R4, [R6, #0]
0x0E2C	0x402C    ANDS	R4, R5
0x0E2E	0x6034    STR	R4, [R6, #0]
L_GPIO_Config50:
;__Lib_GPIO_6.c, 363 :: 		
0x0E30	0xF2400402  MOVW	R4, __GPIO_CFG_PULL_DOWN
0x0E34	0xEA070404  AND	R4, R7, R4, LSL #0
0x0E38	0xB2A4    UXTH	R4, R4
0x0E3A	0xB134    CBZ	R4, L_GPIO_Config51
;__Lib_GPIO_6.c, 364 :: 		
0x0E3C	0xF2095514  ADDW	R5, R9, #1300
0x0E40	0x682C    LDR	R4, [R5, #0]
0x0E42	0xEA440408  ORR	R4, R4, R8, LSL #0
0x0E46	0x602C    STR	R4, [R5, #0]
0x0E48	0xE007    B	L_GPIO_Config52
L_GPIO_Config51:
;__Lib_GPIO_6.c, 366 :: 		
0x0E4A	0xF2095614  ADDW	R6, R9, #1300
0x0E4E	0xEA6F0508  MVN	R5, R8, LSL #0
0x0E52	0xB2ED    UXTB	R5, R5
0x0E54	0x6834    LDR	R4, [R6, #0]
0x0E56	0x402C    ANDS	R4, R5
0x0E58	0x6034    STR	R4, [R6, #0]
L_GPIO_Config52:
;__Lib_GPIO_6.c, 369 :: 		
0x0E5A	0xF2400408  MOVW	R4, __GPIO_CFG_OPEN_DRAIN
0x0E5E	0xEA070404  AND	R4, R7, R4, LSL #0
0x0E62	0xB2A4    UXTH	R4, R4
0x0E64	0xB134    CBZ	R4, L_GPIO_Config53
;__Lib_GPIO_6.c, 370 :: 		
0x0E66	0xF209550C  ADDW	R5, R9, #1292
0x0E6A	0x682C    LDR	R4, [R5, #0]
0x0E6C	0xEA440408  ORR	R4, R4, R8, LSL #0
0x0E70	0x602C    STR	R4, [R5, #0]
0x0E72	0xE007    B	L_GPIO_Config54
L_GPIO_Config53:
;__Lib_GPIO_6.c, 372 :: 		
0x0E74	0xF209560C  ADDW	R6, R9, #1292
0x0E78	0xEA6F0508  MVN	R5, R8, LSL #0
0x0E7C	0xB2ED    UXTB	R5, R5
0x0E7E	0x6834    LDR	R4, [R6, #0]
0x0E80	0x402C    ANDS	R4, R5
0x0E82	0x6034    STR	R4, [R6, #0]
L_GPIO_Config54:
;__Lib_GPIO_6.c, 375 :: 		
0x0E84	0xF2400410  MOVW	R4, __GPIO_CFG_DRIVE_2mA
0x0E88	0xEA070404  AND	R4, R7, R4, LSL #0
0x0E8C	0xB2A4    UXTH	R4, R4
0x0E8E	0xB134    CBZ	R4, L_GPIO_Config55
;__Lib_GPIO_6.c, 376 :: 		
0x0E90	0xF50965A0  ADD	R5, R9, #1280
0x0E94	0x682C    LDR	R4, [R5, #0]
0x0E96	0xEA440408  ORR	R4, R4, R8, LSL #0
0x0E9A	0x602C    STR	R4, [R5, #0]
0x0E9C	0xE007    B	L_GPIO_Config56
L_GPIO_Config55:
;__Lib_GPIO_6.c, 378 :: 		
0x0E9E	0xF50966A0  ADD	R6, R9, #1280
0x0EA2	0xEA6F0508  MVN	R5, R8, LSL #0
0x0EA6	0xB2ED    UXTB	R5, R5
0x0EA8	0x6834    LDR	R4, [R6, #0]
0x0EAA	0x402C    ANDS	R4, R5
0x0EAC	0x6034    STR	R4, [R6, #0]
L_GPIO_Config56:
;__Lib_GPIO_6.c, 381 :: 		
0x0EAE	0xF2400420  MOVW	R4, __GPIO_CFG_DRIVE_4mA
0x0EB2	0xEA070404  AND	R4, R7, R4, LSL #0
0x0EB6	0xB2A4    UXTH	R4, R4
0x0EB8	0xB134    CBZ	R4, L_GPIO_Config57
;__Lib_GPIO_6.c, 382 :: 		
0x0EBA	0xF2095504  ADDW	R5, R9, #1284
0x0EBE	0x682C    LDR	R4, [R5, #0]
0x0EC0	0xEA440408  ORR	R4, R4, R8, LSL #0
0x0EC4	0x602C    STR	R4, [R5, #0]
0x0EC6	0xE007    B	L_GPIO_Config58
L_GPIO_Config57:
;__Lib_GPIO_6.c, 384 :: 		
0x0EC8	0xF2095604  ADDW	R6, R9, #1284
0x0ECC	0xEA6F0508  MVN	R5, R8, LSL #0
0x0ED0	0xB2ED    UXTB	R5, R5
0x0ED2	0x6834    LDR	R4, [R6, #0]
0x0ED4	0x402C    ANDS	R4, R5
0x0ED6	0x6034    STR	R4, [R6, #0]
L_GPIO_Config58:
;__Lib_GPIO_6.c, 387 :: 		
0x0ED8	0xF2400440  MOVW	R4, __GPIO_CFG_DRIVE_8mA
0x0EDC	0xEA070404  AND	R4, R7, R4, LSL #0
0x0EE0	0xB2A4    UXTH	R4, R4
0x0EE2	0xB134    CBZ	R4, L_GPIO_Config59
;__Lib_GPIO_6.c, 388 :: 		
0x0EE4	0xF50965A1  ADD	R5, R9, #1288
0x0EE8	0x682C    LDR	R4, [R5, #0]
0x0EEA	0xEA440408  ORR	R4, R4, R8, LSL #0
0x0EEE	0x602C    STR	R4, [R5, #0]
0x0EF0	0xE007    B	L_GPIO_Config60
L_GPIO_Config59:
;__Lib_GPIO_6.c, 390 :: 		
0x0EF2	0xF50966A1  ADD	R6, R9, #1288
0x0EF6	0xEA6F0508  MVN	R5, R8, LSL #0
0x0EFA	0xB2ED    UXTB	R5, R5
0x0EFC	0x6834    LDR	R4, [R6, #0]
0x0EFE	0x402C    ANDS	R4, R5
0x0F00	0x6034    STR	R4, [R6, #0]
L_GPIO_Config60:
;__Lib_GPIO_6.c, 392 :: 		
0x0F02	0xF2410400  MOVW	R4, __GPIO_CFG_DRIVE_6mA
0x0F06	0xEA070404  AND	R4, R7, R4, LSL #0
0x0F0A	0xB2A4    UXTH	R4, R4
0x0F0C	0x2C01    CMP	R4, #1
0x0F0E	0xD013    BEQ	L__GPIO_Config116
0x0F10	0xF2420400  MOVW	R4, __GPIO_CFG_DRIVE_10mA
0x0F14	0xEA070404  AND	R4, R7, R4, LSL #0
0x0F18	0xB2A4    UXTH	R4, R4
0x0F1A	0x2C01    CMP	R4, #1
0x0F1C	0xD00C    BEQ	L__GPIO_Config115
0x0F1E	0xF2440400  MOVW	R4, __GPIO_CFG_DRIVE_12mA
0x0F22	0xEA070404  AND	R4, R7, R4, LSL #0
0x0F26	0xB2A4    UXTH	R4, R4
0x0F28	0x2C01    CMP	R4, #1
0x0F2A	0xD005    BEQ	L__GPIO_Config114
0x0F2C	0xB2DE    UXTB	R6, R3
0x0F2E	0x464B    MOV	R3, R9
0x0F30	0xB2B8    UXTH	R0, R7
0x0F32	0xFA5FF588  UXTB	R5, R8
0x0F36	0xE03C    B	L_GPIO_Config63
L__GPIO_Config116:
L__GPIO_Config115:
L__GPIO_Config114:
;__Lib_GPIO_6.c, 394 :: 		
; tmp_code start address is: 0 (R0)
0x0F38	0x2000    MOVS	R0, #0
;__Lib_GPIO_6.c, 395 :: 		
; i start address is: 24 (R6)
0x0F3A	0x2600    MOVS	R6, #0
; pin_mask end address is: 32 (R8)
; config end address is: 28 (R7)
; port end address is: 36 (R9)
; tmp_code end address is: 0 (R0)
; i end address is: 24 (R6)
; pin_code end address is: 12 (R3)
0x0F3C	0xB2DA    UXTB	R2, R3
0x0F3E	0xB2BB    UXTH	R3, R7
0x0F40	0x4607    MOV	R7, R0
0x0F42	0xFA5FF088  UXTB	R0, R8
0x0F46	0x4649    MOV	R1, R9
L_GPIO_Config64:
; i start address is: 24 (R6)
; tmp_code start address is: 28 (R7)
; port start address is: 4 (R1)
; pin_code start address is: 8 (R2)
; config start address is: 12 (R3)
; pin_mask start address is: 0 (R0)
0x0F48	0x2E08    CMP	R6, #8
0x0F4A	0xD213    BCS	L_GPIO_Config65
;__Lib_GPIO_6.c, 397 :: 		
0x0F4C	0xFA20F406  LSR	R4, R0, R6
0x0F50	0xB2E4    UXTB	R4, R4
0x0F52	0xF0040401  AND	R4, R4, #1
0x0F56	0xB2E4    UXTB	R4, R4
0x0F58	0xB14C    CBZ	R4, L__GPIO_Config117
;__Lib_GPIO_6.c, 399 :: 		
0x0F5A	0x0075    LSLS	R5, R6, #1
0x0F5C	0xB22D    SXTH	R5, R5
0x0F5E	0x2403    MOVS	R4, #3
0x0F60	0xB224    SXTH	R4, R4
0x0F62	0x40AC    LSLS	R4, R5
0x0F64	0xB224    SXTH	R4, R4
0x0F66	0xEA470504  ORR	R5, R7, R4, LSL #0
; tmp_code end address is: 28 (R7)
; tmp_code start address is: 20 (R5)
; tmp_code end address is: 20 (R5)
0x0F6A	0x462F    MOV	R7, R5
;__Lib_GPIO_6.c, 400 :: 		
0x0F6C	0xE7FF    B	L_GPIO_Config67
L__GPIO_Config117:
;__Lib_GPIO_6.c, 397 :: 		
;__Lib_GPIO_6.c, 400 :: 		
L_GPIO_Config67:
;__Lib_GPIO_6.c, 395 :: 		
; tmp_code start address is: 28 (R7)
0x0F6E	0x1C76    ADDS	R6, R6, #1
0x0F70	0xB2F6    UXTB	R6, R6
;__Lib_GPIO_6.c, 401 :: 		
; i end address is: 24 (R6)
0x0F72	0xE7E9    B	L_GPIO_Config64
L_GPIO_Config65:
;__Lib_GPIO_6.c, 402 :: 		
0x0F74	0xF60176C4  ADDW	R6, R1, #4036
0x0F78	0x43FD    MVN	R5, R7
; tmp_code end address is: 28 (R7)
0x0F7A	0x6834    LDR	R4, [R6, #0]
0x0F7C	0x402C    ANDS	R4, R5
0x0F7E	0x6034    STR	R4, [R6, #0]
;__Lib_GPIO_6.c, 403 :: 		
0x0F80	0xF201563C  ADDW	R6, R1, #1340
0x0F84	0x43C5    MVN	R5, R0
0x0F86	0xB2ED    UXTB	R5, R5
0x0F88	0x6834    LDR	R4, [R6, #0]
0x0F8A	0x402C    ANDS	R4, R5
0x0F8C	0x6034    STR	R4, [R6, #0]
;__Lib_GPIO_6.c, 404 :: 		
0x0F8E	0xF50166A1  ADD	R6, R1, #1288
0x0F92	0x43C5    MVN	R5, R0
0x0F94	0xB2ED    UXTB	R5, R5
0x0F96	0x6834    LDR	R4, [R6, #0]
0x0F98	0x402C    ANDS	R4, R5
0x0F9A	0x6034    STR	R4, [R6, #0]
;__Lib_GPIO_6.c, 405 :: 		
0x0F9C	0xF2015604  ADDW	R6, R1, #1284
0x0FA0	0x43C5    MVN	R5, R0
0x0FA2	0xB2ED    UXTB	R5, R5
0x0FA4	0x6834    LDR	R4, [R6, #0]
0x0FA6	0x402C    ANDS	R4, R5
0x0FA8	0x6034    STR	R4, [R6, #0]
; pin_mask end address is: 0 (R0)
; config end address is: 12 (R3)
; port end address is: 4 (R1)
; pin_code end address is: 8 (R2)
0x0FAA	0xB2C5    UXTB	R5, R0
0x0FAC	0xB298    UXTH	R0, R3
0x0FAE	0x460B    MOV	R3, R1
0x0FB0	0xB2D6    UXTB	R6, R2
;__Lib_GPIO_6.c, 406 :: 		
L_GPIO_Config63:
;__Lib_GPIO_6.c, 408 :: 		
; pin_mask start address is: 20 (R5)
; config start address is: 0 (R0)
; pin_code start address is: 24 (R6)
; port start address is: 12 (R3)
; tmp_code start address is: 4 (R1)
0x0FB2	0x2100    MOVS	R1, #0
;__Lib_GPIO_6.c, 410 :: 		
0x0FB4	0xF2410400  MOVW	R4, __GPIO_CFG_DRIVE_6mA
0x0FB8	0xEA000404  AND	R4, R0, R4, LSL #0
0x0FBC	0xB2A4    UXTH	R4, R4
0x0FBE	0xB33C    CBZ	R4, L__GPIO_Config119
;__Lib_GPIO_6.c, 412 :: 		
; i start address is: 8 (R2)
0x0FC0	0x2200    MOVS	R2, #0
; pin_mask end address is: 20 (R5)
; tmp_code end address is: 4 (R1)
; port end address is: 12 (R3)
; pin_code end address is: 24 (R6)
; i end address is: 8 (R2)
; config end address is: 0 (R0)
0x0FC2	0x460F    MOV	R7, R1
0x0FC4	0xB2E9    UXTB	R1, R5
L_GPIO_Config69:
; i start address is: 8 (R2)
; tmp_code start address is: 28 (R7)
; port start address is: 12 (R3)
; pin_code start address is: 24 (R6)
; config start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
0x0FC6	0x2A08    CMP	R2, #8
0x0FC8	0xD213    BCS	L_GPIO_Config70
;__Lib_GPIO_6.c, 414 :: 		
0x0FCA	0xFA21F402  LSR	R4, R1, R2
0x0FCE	0xB2E4    UXTB	R4, R4
0x0FD0	0xF0040401  AND	R4, R4, #1
0x0FD4	0xB2E4    UXTB	R4, R4
0x0FD6	0xB14C    CBZ	R4, L__GPIO_Config118
;__Lib_GPIO_6.c, 416 :: 		
0x0FD8	0x0055    LSLS	R5, R2, #1
0x0FDA	0xB22D    SXTH	R5, R5
0x0FDC	0x2401    MOVS	R4, #1
0x0FDE	0xB224    SXTH	R4, R4
0x0FE0	0x40AC    LSLS	R4, R5
0x0FE2	0xB224    SXTH	R4, R4
0x0FE4	0xEA470504  ORR	R5, R7, R4, LSL #0
; tmp_code end address is: 28 (R7)
; tmp_code start address is: 20 (R5)
; tmp_code end address is: 20 (R5)
0x0FE8	0x462F    MOV	R7, R5
;__Lib_GPIO_6.c, 417 :: 		
0x0FEA	0xE7FF    B	L_GPIO_Config72
L__GPIO_Config118:
;__Lib_GPIO_6.c, 414 :: 		
;__Lib_GPIO_6.c, 417 :: 		
L_GPIO_Config72:
;__Lib_GPIO_6.c, 412 :: 		
; tmp_code start address is: 28 (R7)
0x0FEC	0x1C52    ADDS	R2, R2, #1
0x0FEE	0xB2D2    UXTB	R2, R2
;__Lib_GPIO_6.c, 418 :: 		
; i end address is: 8 (R2)
0x0FF0	0xE7E9    B	L_GPIO_Config69
L_GPIO_Config70:
;__Lib_GPIO_6.c, 420 :: 		
0x0FF2	0xF60375C4  ADDW	R5, R3, #4036
0x0FF6	0x682C    LDR	R4, [R5, #0]
0x0FF8	0x433C    ORRS	R4, R7
0x0FFA	0x602C    STR	R4, [R5, #0]
;__Lib_GPIO_6.c, 421 :: 		
0x0FFC	0xF50365A1  ADD	R5, R3, #1288
0x1000	0x682C    LDR	R4, [R5, #0]
0x1002	0x430C    ORRS	R4, R1
0x1004	0x602C    STR	R4, [R5, #0]
; port end address is: 12 (R3)
; pin_code end address is: 24 (R6)
; config end address is: 0 (R0)
; pin_mask end address is: 4 (R1)
; tmp_code end address is: 28 (R7)
0x1006	0x463D    MOV	R5, R7
0x1008	0x461F    MOV	R7, R3
0x100A	0xB283    UXTH	R3, R0
0x100C	0xB2C8    UXTB	R0, R1
;__Lib_GPIO_6.c, 422 :: 		
0x100E	0xE003    B	L_GPIO_Config68
L__GPIO_Config119:
;__Lib_GPIO_6.c, 410 :: 		
0x1010	0x461F    MOV	R7, R3
0x1012	0xB283    UXTH	R3, R0
0x1014	0xB2E8    UXTB	R0, R5
0x1016	0x460D    MOV	R5, R1
;__Lib_GPIO_6.c, 422 :: 		
L_GPIO_Config68:
;__Lib_GPIO_6.c, 425 :: 		
; tmp_code start address is: 20 (R5)
; port start address is: 28 (R7)
; pin_code start address is: 24 (R6)
; config start address is: 12 (R3)
; pin_mask start address is: 0 (R0)
0x1018	0xF2420400  MOVW	R4, __GPIO_CFG_DRIVE_10mA
0x101C	0xEA030404  AND	R4, R3, R4, LSL #0
0x1020	0xB2A4    UXTH	R4, R4
0x1022	0xB36C    CBZ	R4, L__GPIO_Config121
;__Lib_GPIO_6.c, 427 :: 		
; i start address is: 8 (R2)
0x1024	0x2200    MOVS	R2, #0
; port end address is: 28 (R7)
; pin_mask end address is: 0 (R0)
; config end address is: 12 (R3)
; pin_code end address is: 24 (R6)
; i end address is: 8 (R2)
; tmp_code end address is: 20 (R5)
0x1026	0x46A8    MOV	R8, R5
0x1028	0x4639    MOV	R1, R7
L_GPIO_Config74:
; i start address is: 8 (R2)
; pin_mask start address is: 0 (R0)
; config start address is: 12 (R3)
; pin_code start address is: 24 (R6)
; port start address is: 4 (R1)
; tmp_code start address is: 32 (R8)
0x102A	0x2A08    CMP	R2, #8
0x102C	0xD213    BCS	L_GPIO_Config75
;__Lib_GPIO_6.c, 429 :: 		
0x102E	0xFA20F402  LSR	R4, R0, R2
0x1032	0xB2E4    UXTB	R4, R4
0x1034	0xF0040401  AND	R4, R4, #1
0x1038	0xB2E4    UXTB	R4, R4
0x103A	0xB14C    CBZ	R4, L__GPIO_Config120
;__Lib_GPIO_6.c, 431 :: 		
0x103C	0x0055    LSLS	R5, R2, #1
0x103E	0xB22D    SXTH	R5, R5
0x1040	0x2403    MOVS	R4, #3
0x1042	0xB224    SXTH	R4, R4
0x1044	0x40AC    LSLS	R4, R5
0x1046	0xB224    SXTH	R4, R4
0x1048	0xEA480504  ORR	R5, R8, R4, LSL #0
; tmp_code end address is: 32 (R8)
; tmp_code start address is: 20 (R5)
; tmp_code end address is: 20 (R5)
0x104C	0x46A8    MOV	R8, R5
;__Lib_GPIO_6.c, 432 :: 		
0x104E	0xE7FF    B	L_GPIO_Config77
L__GPIO_Config120:
;__Lib_GPIO_6.c, 429 :: 		
;__Lib_GPIO_6.c, 432 :: 		
L_GPIO_Config77:
;__Lib_GPIO_6.c, 427 :: 		
; tmp_code start address is: 32 (R8)
0x1050	0x1C52    ADDS	R2, R2, #1
0x1052	0xB2D2    UXTB	R2, R2
;__Lib_GPIO_6.c, 433 :: 		
; i end address is: 8 (R2)
0x1054	0xE7E9    B	L_GPIO_Config74
L_GPIO_Config75:
;__Lib_GPIO_6.c, 437 :: 		
0x1056	0xF60175C4  ADDW	R5, R1, #4036
0x105A	0x682C    LDR	R4, [R5, #0]
0x105C	0xEA440408  ORR	R4, R4, R8, LSL #0
0x1060	0x602C    STR	R4, [R5, #0]
;__Lib_GPIO_6.c, 438 :: 		
0x1062	0xF201553C  ADDW	R5, R1, #1340
0x1066	0x682C    LDR	R4, [R5, #0]
0x1068	0x4304    ORRS	R4, R0
0x106A	0x602C    STR	R4, [R5, #0]
;__Lib_GPIO_6.c, 439 :: 		
0x106C	0xF50165A1  ADD	R5, R1, #1288
0x1070	0x682C    LDR	R4, [R5, #0]
0x1072	0x4304    ORRS	R4, R0
0x1074	0x602C    STR	R4, [R5, #0]
; pin_mask end address is: 0 (R0)
; config end address is: 12 (R3)
; pin_code end address is: 24 (R6)
; port end address is: 4 (R1)
; tmp_code end address is: 32 (R8)
0x1076	0xB2F7    UXTB	R7, R6
0x1078	0x460E    MOV	R6, R1
0x107A	0xB2C2    UXTB	R2, R0
0x107C	0xB298    UXTH	R0, R3
;__Lib_GPIO_6.c, 440 :: 		
0x107E	0xE005    B	L_GPIO_Config73
L__GPIO_Config121:
;__Lib_GPIO_6.c, 425 :: 		
0x1080	0x9701    STR	R7, [SP, #4]
0x1082	0xB2C2    UXTB	R2, R0
0x1084	0xB298    UXTH	R0, R3
0x1086	0xB2F7    UXTB	R7, R6
0x1088	0x46A8    MOV	R8, R5
0x108A	0x9E01    LDR	R6, [SP, #4]
;__Lib_GPIO_6.c, 440 :: 		
L_GPIO_Config73:
;__Lib_GPIO_6.c, 443 :: 		
; pin_mask start address is: 8 (R2)
; config start address is: 0 (R0)
; pin_code start address is: 28 (R7)
; port start address is: 24 (R6)
; tmp_code start address is: 32 (R8)
0x108C	0xF2440400  MOVW	R4, __GPIO_CFG_DRIVE_12mA
0x1090	0xEA000404  AND	R4, R0, R4, LSL #0
0x1094	0xB2A4    UXTH	R4, R4
0x1096	0xB384    CBZ	R4, L__GPIO_Config123
;__Lib_GPIO_6.c, 445 :: 		
; i start address is: 12 (R3)
0x1098	0x2300    MOVS	R3, #0
; pin_mask end address is: 8 (R2)
; port end address is: 24 (R6)
; pin_code end address is: 28 (R7)
; tmp_code end address is: 32 (R8)
; config end address is: 0 (R0)
; i end address is: 12 (R3)
0x109A	0xB2D1    UXTB	R1, R2
L_GPIO_Config79:
; i start address is: 12 (R3)
; tmp_code start address is: 32 (R8)
; port start address is: 24 (R6)
; pin_code start address is: 28 (R7)
; config start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
0x109C	0x2B08    CMP	R3, #8
0x109E	0xD214    BCS	L_GPIO_Config80
;__Lib_GPIO_6.c, 447 :: 		
0x10A0	0xFA21F403  LSR	R4, R1, R3
0x10A4	0xB2E4    UXTB	R4, R4
0x10A6	0xF0040401  AND	R4, R4, #1
0x10AA	0xB2E4    UXTB	R4, R4
0x10AC	0xB154    CBZ	R4, L__GPIO_Config122
;__Lib_GPIO_6.c, 449 :: 		
0x10AE	0x005D    LSLS	R5, R3, #1
0x10B0	0xB22D    SXTH	R5, R5
0x10B2	0x2403    MOVS	R4, #3
0x10B4	0xB224    SXTH	R4, R4
0x10B6	0x40AC    LSLS	R4, R5
0x10B8	0xB224    SXTH	R4, R4
0x10BA	0xEA480404  ORR	R4, R8, R4, LSL #0
; tmp_code end address is: 32 (R8)
; tmp_code start address is: 8 (R2)
0x10BE	0x4622    MOV	R2, R4
; tmp_code end address is: 8 (R2)
0x10C0	0x4690    MOV	R8, R2
;__Lib_GPIO_6.c, 450 :: 		
0x10C2	0xE7FF    B	L_GPIO_Config82
L__GPIO_Config122:
;__Lib_GPIO_6.c, 447 :: 		
;__Lib_GPIO_6.c, 450 :: 		
L_GPIO_Config82:
;__Lib_GPIO_6.c, 445 :: 		
; tmp_code start address is: 32 (R8)
0x10C4	0x1C5B    ADDS	R3, R3, #1
0x10C6	0xB2DB    UXTB	R3, R3
;__Lib_GPIO_6.c, 451 :: 		
; i end address is: 12 (R3)
0x10C8	0xE7E8    B	L_GPIO_Config79
L_GPIO_Config80:
;__Lib_GPIO_6.c, 454 :: 		
0x10CA	0xF60675C4  ADDW	R5, R6, #4036
0x10CE	0x682C    LDR	R4, [R5, #0]
0x10D0	0xEA440408  ORR	R4, R4, R8, LSL #0
; tmp_code end address is: 32 (R8)
0x10D4	0x602C    STR	R4, [R5, #0]
;__Lib_GPIO_6.c, 455 :: 		
0x10D6	0xF206553C  ADDW	R5, R6, #1340
0x10DA	0x682C    LDR	R4, [R5, #0]
0x10DC	0x430C    ORRS	R4, R1
0x10DE	0x602C    STR	R4, [R5, #0]
;__Lib_GPIO_6.c, 456 :: 		
0x10E0	0xF50665A1  ADD	R5, R6, #1288
0x10E4	0x682C    LDR	R4, [R5, #0]
0x10E6	0x430C    ORRS	R4, R1
0x10E8	0x602C    STR	R4, [R5, #0]
;__Lib_GPIO_6.c, 457 :: 		
0x10EA	0xF2065504  ADDW	R5, R6, #1284
0x10EE	0x682C    LDR	R4, [R5, #0]
0x10F0	0x430C    ORRS	R4, R1
0x10F2	0x602C    STR	R4, [R5, #0]
; port end address is: 24 (R6)
; pin_code end address is: 28 (R7)
; config end address is: 0 (R0)
; pin_mask end address is: 4 (R1)
0x10F4	0xB2FB    UXTB	R3, R7
0x10F6	0x4632    MOV	R2, R6
;__Lib_GPIO_6.c, 458 :: 		
0x10F8	0xE002    B	L_GPIO_Config78
L__GPIO_Config123:
;__Lib_GPIO_6.c, 443 :: 		
0x10FA	0xB2D1    UXTB	R1, R2
0x10FC	0x4632    MOV	R2, R6
0x10FE	0xB2FB    UXTB	R3, R7
;__Lib_GPIO_6.c, 458 :: 		
L_GPIO_Config78:
;__Lib_GPIO_6.c, 460 :: 		
; port start address is: 8 (R2)
; pin_code start address is: 12 (R3)
; config start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
0x1100	0xF2400480  MOVW	R4, __GPIO_CFG_SLEW_RATE
0x1104	0xEA000404  AND	R4, R0, R4, LSL #0
0x1108	0xB2A4    UXTH	R4, R4
0x110A	0xB174    CBZ	R4, L_GPIO_Config83
;__Lib_GPIO_6.c, 461 :: 		
0x110C	0xF2400440  MOVW	R4, __GPIO_CFG_DRIVE_8mA
0x1110	0xEA000404  AND	R4, R0, R4, LSL #0
0x1114	0xB2A4    UXTH	R4, R4
0x1116	0xB12C    CBZ	R4, L_GPIO_Config84
;__Lib_GPIO_6.c, 462 :: 		
0x1118	0xF50265A3  ADD	R5, R2, #1304
0x111C	0x682C    LDR	R4, [R5, #0]
0x111E	0x430C    ORRS	R4, R1
0x1120	0x602C    STR	R4, [R5, #0]
;__Lib_GPIO_6.c, 463 :: 		
0x1122	0xE001    B	L_GPIO_Config85
; port end address is: 8 (R2)
; pin_code end address is: 12 (R3)
; config end address is: 0 (R0)
; pin_mask end address is: 4 (R1)
L_GPIO_Config84:
;__Lib_GPIO_6.c, 465 :: 		
0x1124	0x2001    MOVS	R0, #1
0x1126	0xE0FA    B	L_end_GPIO_Config
L_GPIO_Config85:
;__Lib_GPIO_6.c, 466 :: 		
; pin_mask start address is: 4 (R1)
; config start address is: 0 (R0)
; pin_code start address is: 12 (R3)
; port start address is: 8 (R2)
0x1128	0xE006    B	L_GPIO_Config86
L_GPIO_Config83:
;__Lib_GPIO_6.c, 468 :: 		
0x112A	0xF50266A3  ADD	R6, R2, #1304
0x112E	0x43CD    MVN	R5, R1
0x1130	0xB2ED    UXTB	R5, R5
0x1132	0x6834    LDR	R4, [R6, #0]
0x1134	0x402C    ANDS	R4, R5
0x1136	0x6034    STR	R4, [R6, #0]
L_GPIO_Config86:
;__Lib_GPIO_6.c, 470 :: 		
0x1138	0xF2401400  MOVW	R4, __GPIO_CFG_DIGITAL_ENABLE
0x113C	0xEA000404  AND	R4, R0, R4, LSL #0
0x1140	0xB2A4    UXTH	R4, R4
0x1142	0xB12C    CBZ	R4, L_GPIO_Config87
;__Lib_GPIO_6.c, 471 :: 		
0x1144	0xF202551C  ADDW	R5, R2, #1308
0x1148	0x682C    LDR	R4, [R5, #0]
0x114A	0x430C    ORRS	R4, R1
0x114C	0x602C    STR	R4, [R5, #0]
0x114E	0xE006    B	L_GPIO_Config88
L_GPIO_Config87:
;__Lib_GPIO_6.c, 473 :: 		
0x1150	0xF202561C  ADDW	R6, R2, #1308
0x1154	0x43CD    MVN	R5, R1
0x1156	0xB2ED    UXTB	R5, R5
0x1158	0x6834    LDR	R4, [R6, #0]
0x115A	0x402C    ANDS	R4, R5
0x115C	0x6034    STR	R4, [R6, #0]
L_GPIO_Config88:
;__Lib_GPIO_6.c, 476 :: 		
0x115E	0xF2402400  MOVW	R4, __GPIO_CFG_ISOLATION_DISABLE
0x1162	0xEA000404  AND	R4, R0, R4, LSL #0
0x1166	0xB2A4    UXTH	R4, R4
0x1168	0x2C00    CMP	R4, #0
0x116A	0xD03A    BEQ	L_GPIO_Config89
;__Lib_GPIO_6.c, 477 :: 		
0x116C	0x4C10    LDR	R4, [PC, #64]
0x116E	0x42A2    CMP	R2, R4
0x1170	0xF2400500  MOVW	R5, #0
0x1174	0xD000    BEQ	L__GPIO_Config131
0x1176	0x2501    MOVS	R5, #1
L__GPIO_Config131:
0x1178	0x4C0E    LDR	R4, [PC, #56]
0x117A	0x42A2    CMP	R2, R4
0x117C	0xF2400400  MOVW	R4, #0
0x1180	0xD000    BEQ	L__GPIO_Config132
0x1182	0x2401    MOVS	R4, #1
L__GPIO_Config132:
0x1184	0x4025    ANDS	R5, R4
0x1186	0x4C0C    LDR	R4, [PC, #48]
0x1188	0x42A2    CMP	R2, R4
0x118A	0xF2400400  MOVW	R4, #0
0x118E	0xD000    BEQ	L__GPIO_Config133
0x1190	0x2401    MOVS	R4, #1
L__GPIO_Config133:
0x1192	0x4025    ANDS	R5, R4
;__Lib_GPIO_6.c, 478 :: 		
0x1194	0x4C09    LDR	R4, [PC, #36]
0x1196	0x42A2    CMP	R2, R4
0x1198	0xF2400400  MOVW	R4, #0
0x119C	0xD000    BEQ	L__GPIO_Config134
0x119E	0x2401    MOVS	R4, #1
L__GPIO_Config134:
0x11A0	0x4025    ANDS	R5, R4
0x11A2	0xE00D    B	#26
0x11A4	0xF000FFFF  	#-4096
0x11A8	0x00000000  	__GPIO_DIR_INPUT
0x11AC	0x00010000  	__GPIO_DIR_OUTPUT
0x11B0	0xC0004005  	#1074118656
0x11B4	0xB0004005  	#1074114560
0x11B8	0x90004005  	#1074106368
0x11BC	0x10004006  	#1074139136
0x11C0	0x4C59    LDR	R4, [PC, #356]
0x11C2	0x42A2    CMP	R2, R4
0x11C4	0xF2400400  MOVW	R4, #0
0x11C8	0xD000    BEQ	L__GPIO_Config135
0x11CA	0x2401    MOVS	R4, #1
L__GPIO_Config135:
0x11CC	0xEA050404  AND	R4, R5, R4, LSL #0
0x11D0	0xB10C    CBZ	R4, L_GPIO_Config90
; port end address is: 8 (R2)
; pin_code end address is: 12 (R3)
; config end address is: 0 (R0)
; pin_mask end address is: 4 (R1)
;__Lib_GPIO_6.c, 479 :: 		
0x11D2	0x2001    MOVS	R0, #1
0x11D4	0xE0A3    B	L_end_GPIO_Config
L_GPIO_Config90:
;__Lib_GPIO_6.c, 481 :: 		
; pin_mask start address is: 4 (R1)
; config start address is: 0 (R0)
; pin_code start address is: 12 (R3)
; port start address is: 8 (R2)
0x11D6	0xF50265A5  ADD	R5, R2, #1320
0x11DA	0x682C    LDR	R4, [R5, #0]
0x11DC	0x430C    ORRS	R4, R1
0x11DE	0x602C    STR	R4, [R5, #0]
;__Lib_GPIO_6.c, 483 :: 		
0x11E0	0xE02A    B	L_GPIO_Config92
L_GPIO_Config89:
;__Lib_GPIO_6.c, 485 :: 		
0x11E2	0x4C52    LDR	R4, [PC, #328]
0x11E4	0x42A2    CMP	R2, R4
0x11E6	0xF2400500  MOVW	R5, #0
0x11EA	0xD100    BNE	L__GPIO_Config136
0x11EC	0x2501    MOVS	R5, #1
L__GPIO_Config136:
0x11EE	0x4C50    LDR	R4, [PC, #320]
0x11F0	0x42A2    CMP	R2, R4
0x11F2	0xF2400400  MOVW	R4, #0
0x11F6	0xD100    BNE	L__GPIO_Config137
0x11F8	0x2401    MOVS	R4, #1
L__GPIO_Config137:
0x11FA	0x4325    ORRS	R5, R4
0x11FC	0x4C4D    LDR	R4, [PC, #308]
0x11FE	0x42A2    CMP	R2, R4
0x1200	0xF2400400  MOVW	R4, #0
0x1204	0xD100    BNE	L__GPIO_Config138
0x1206	0x2401    MOVS	R4, #1
L__GPIO_Config138:
0x1208	0x4325    ORRS	R5, R4
;__Lib_GPIO_6.c, 486 :: 		
0x120A	0x4C4B    LDR	R4, [PC, #300]
0x120C	0x42A2    CMP	R2, R4
0x120E	0xF2400400  MOVW	R4, #0
0x1212	0xD100    BNE	L__GPIO_Config139
0x1214	0x2401    MOVS	R4, #1
L__GPIO_Config139:
0x1216	0x4325    ORRS	R5, R4
0x1218	0x4C43    LDR	R4, [PC, #268]
0x121A	0x42A2    CMP	R2, R4
0x121C	0xF2400400  MOVW	R4, #0
0x1220	0xD100    BNE	L__GPIO_Config140
0x1222	0x2401    MOVS	R4, #1
L__GPIO_Config140:
0x1224	0xEA450404  ORR	R4, R5, R4, LSL #0
0x1228	0xB134    CBZ	R4, L_GPIO_Config93
;__Lib_GPIO_6.c, 487 :: 		
0x122A	0xF50266A5  ADD	R6, R2, #1320
0x122E	0x43CD    MVN	R5, R1
0x1230	0xB2ED    UXTB	R5, R5
0x1232	0x6834    LDR	R4, [R6, #0]
0x1234	0x402C    ANDS	R4, R5
0x1236	0x6034    STR	R4, [R6, #0]
L_GPIO_Config93:
;__Lib_GPIO_6.c, 488 :: 		
L_GPIO_Config92:
;__Lib_GPIO_6.c, 490 :: 		
0x1238	0xF6400400  MOVW	R4, __GPIO_CFG_ADC_SRC_TRIGGER
0x123C	0xEA000404  AND	R4, R0, R4, LSL #0
0x1240	0xB2A4    UXTH	R4, R4
0x1242	0xB12C    CBZ	R4, L_GPIO_Config94
;__Lib_GPIO_6.c, 491 :: 		
0x1244	0xF50265A6  ADD	R5, R2, #1328
0x1248	0x682C    LDR	R4, [R5, #0]
0x124A	0x430C    ORRS	R4, R1
0x124C	0x602C    STR	R4, [R5, #0]
0x124E	0xE006    B	L_GPIO_Config95
L_GPIO_Config94:
;__Lib_GPIO_6.c, 493 :: 		
0x1250	0xF50266A6  ADD	R6, R2, #1328
0x1254	0x43CD    MVN	R5, R1
0x1256	0xB2ED    UXTB	R5, R5
0x1258	0x6834    LDR	R4, [R6, #0]
0x125A	0x402C    ANDS	R4, R5
0x125C	0x6034    STR	R4, [R6, #0]
L_GPIO_Config95:
;__Lib_GPIO_6.c, 495 :: 		
0x125E	0xF2404400  MOVW	R4, __GPIO_CFG_ALT_FUNCTION
0x1262	0xEA000404  AND	R4, R0, R4, LSL #0
0x1266	0xB2A4    UXTH	R4, R4
; config end address is: 0 (R0)
0x1268	0xB12C    CBZ	R4, L_GPIO_Config96
;__Lib_GPIO_6.c, 496 :: 		
0x126A	0xF5026584  ADD	R5, R2, #1056
0x126E	0x682C    LDR	R4, [R5, #0]
0x1270	0x430C    ORRS	R4, R1
0x1272	0x602C    STR	R4, [R5, #0]
0x1274	0xE006    B	L_GPIO_Config97
L_GPIO_Config96:
;__Lib_GPIO_6.c, 498 :: 		
0x1276	0xF5026684  ADD	R6, R2, #1056
0x127A	0x43CD    MVN	R5, R1
0x127C	0xB2ED    UXTB	R5, R5
0x127E	0x6834    LDR	R4, [R6, #0]
0x1280	0x402C    ANDS	R4, R5
0x1282	0x6034    STR	R4, [R6, #0]
L_GPIO_Config97:
;__Lib_GPIO_6.c, 501 :: 		
0x1284	0xB90B    CBNZ	R3, L_GPIO_Config98
; port end address is: 8 (R2)
; pin_code end address is: 12 (R3)
; pin_mask end address is: 4 (R1)
;__Lib_GPIO_6.c, 502 :: 		
0x1286	0x2000    MOVS	R0, #0
0x1288	0xE049    B	L_end_GPIO_Config
L_GPIO_Config98:
;__Lib_GPIO_6.c, 503 :: 		
; pin_mask start address is: 4 (R1)
; pin_code start address is: 12 (R3)
; port start address is: 8 (R2)
0x128A	0x2B0F    CMP	R3, #15
0x128C	0xD901    BLS	L_GPIO_Config99
; port end address is: 8 (R2)
; pin_code end address is: 12 (R3)
; pin_mask end address is: 4 (R1)
;__Lib_GPIO_6.c, 504 :: 		
0x128E	0x2001    MOVS	R0, #1
0x1290	0xE045    B	L_end_GPIO_Config
L_GPIO_Config99:
;__Lib_GPIO_6.c, 506 :: 		
; tmp_code start address is: 28 (R7)
; pin_mask start address is: 4 (R1)
; pin_code start address is: 12 (R3)
; port start address is: 8 (R2)
0x1292	0x2700    MOVS	R7, #0
;__Lib_GPIO_6.c, 507 :: 		
; i start address is: 0 (R0)
0x1294	0x2000    MOVS	R0, #0
; port end address is: 8 (R2)
; pin_code end address is: 12 (R3)
; i end address is: 0 (R0)
; pin_mask end address is: 4 (R1)
; tmp_code end address is: 28 (R7)
0x1296	0xF88D3004  STRB	R3, [SP, #4]
0x129A	0xB2C3    UXTB	R3, R0
0x129C	0x4610    MOV	R0, R2
0x129E	0xF89D2004  LDRB	R2, [SP, #4]
L_GPIO_Config100:
; i start address is: 12 (R3)
; tmp_code start address is: 28 (R7)
; pin_mask start address is: 4 (R1)
; pin_code start address is: 8 (R2)
; port start address is: 0 (R0)
0x12A2	0x2B08    CMP	R3, #8
0x12A4	0xD212    BCS	L_GPIO_Config101
;__Lib_GPIO_6.c, 508 :: 		
0x12A6	0xFA21F403  LSR	R4, R1, R3
0x12AA	0xB2E4    UXTB	R4, R4
0x12AC	0xF0040401  AND	R4, R4, #1
0x12B0	0xB2E4    UXTB	R4, R4
0x12B2	0xB144    CBZ	R4, L__GPIO_Config124
;__Lib_GPIO_6.c, 509 :: 		
0x12B4	0x009D    LSLS	R5, R3, #2
0x12B6	0xB22D    SXTH	R5, R5
0x12B8	0xF04F040F  MOV	R4, #15
0x12BC	0x40AC    LSLS	R4, R5
0x12BE	0xEA470504  ORR	R5, R7, R4, LSL #0
; tmp_code end address is: 28 (R7)
; tmp_code start address is: 20 (R5)
; tmp_code end address is: 20 (R5)
0x12C2	0x462F    MOV	R7, R5
0x12C4	0xE7FF    B	L_GPIO_Config103
L__GPIO_Config124:
;__Lib_GPIO_6.c, 508 :: 		
;__Lib_GPIO_6.c, 509 :: 		
L_GPIO_Config103:
;__Lib_GPIO_6.c, 507 :: 		
; tmp_code start address is: 28 (R7)
0x12C6	0x1C5B    ADDS	R3, R3, #1
0x12C8	0xB2DB    UXTB	R3, R3
;__Lib_GPIO_6.c, 510 :: 		
; i end address is: 12 (R3)
0x12CA	0xE7EA    B	L_GPIO_Config100
L_GPIO_Config101:
;__Lib_GPIO_6.c, 511 :: 		
0x12CC	0xF200562C  ADDW	R6, R0, #1324
0x12D0	0x43FD    MVN	R5, R7
; tmp_code end address is: 28 (R7)
0x12D2	0x6834    LDR	R4, [R6, #0]
0x12D4	0x402C    ANDS	R4, R5
0x12D6	0x6034    STR	R4, [R6, #0]
;__Lib_GPIO_6.c, 512 :: 		
; tmp_code start address is: 24 (R6)
0x12D8	0x2600    MOVS	R6, #0
;__Lib_GPIO_6.c, 513 :: 		
; i start address is: 12 (R3)
0x12DA	0x2300    MOVS	R3, #0
; pin_mask end address is: 4 (R1)
; i end address is: 12 (R3)
; port end address is: 0 (R0)
; tmp_code end address is: 24 (R6)
0x12DC	0xF88D3004  STRB	R3, [SP, #4]
0x12E0	0xB2CB    UXTB	R3, R1
0x12E2	0xF89D1004  LDRB	R1, [SP, #4]
L_GPIO_Config104:
; i start address is: 4 (R1)
; pin_mask start address is: 12 (R3)
; tmp_code start address is: 24 (R6)
; port start address is: 0 (R0)
; pin_code start address is: 8 (R2)
; pin_code end address is: 8 (R2)
; pin_mask start address is: 12 (R3)
; pin_mask end address is: 12 (R3)
0x12E6	0x2908    CMP	R1, #8
0x12E8	0xD213    BCS	L_GPIO_Config105
; pin_code end address is: 8 (R2)
; pin_mask end address is: 12 (R3)
;__Lib_GPIO_6.c, 514 :: 		
; pin_mask start address is: 12 (R3)
; pin_code start address is: 8 (R2)
0x12EA	0xFA23F401  LSR	R4, R3, R1
0x12EE	0xB2E4    UXTB	R4, R4
0x12F0	0xF0040401  AND	R4, R4, #1
0x12F4	0xB2E4    UXTB	R4, R4
0x12F6	0xB14C    CBZ	R4, L__GPIO_Config125
;__Lib_GPIO_6.c, 515 :: 		
0x12F8	0xB2D5    UXTB	R5, R2
0x12FA	0x008C    LSLS	R4, R1, #2
0x12FC	0xB224    SXTH	R4, R4
0x12FE	0xFA05F404  LSL	R4, R5, R4
0x1302	0xEA460404  ORR	R4, R6, R4, LSL #0
; tmp_code end address is: 24 (R6)
; tmp_code start address is: 20 (R5)
0x1306	0x4625    MOV	R5, R4
; tmp_code end address is: 20 (R5)
0x1308	0x462E    MOV	R6, R5
0x130A	0xE7FF    B	L_GPIO_Config107
L__GPIO_Config125:
;__Lib_GPIO_6.c, 514 :: 		
;__Lib_GPIO_6.c, 515 :: 		
L_GPIO_Config107:
;__Lib_GPIO_6.c, 513 :: 		
; tmp_code start address is: 24 (R6)
0x130C	0x1C49    ADDS	R1, R1, #1
0x130E	0xB2C9    UXTB	R1, R1
;__Lib_GPIO_6.c, 516 :: 		
; pin_code end address is: 8 (R2)
; pin_mask end address is: 12 (R3)
; i end address is: 4 (R1)
0x1310	0xE7E9    B	L_GPIO_Config104
L_GPIO_Config105:
;__Lib_GPIO_6.c, 517 :: 		
0x1312	0xF200552C  ADDW	R5, R0, #1324
; port end address is: 0 (R0)
0x1316	0x682C    LDR	R4, [R5, #0]
0x1318	0x4334    ORRS	R4, R6
; tmp_code end address is: 24 (R6)
0x131A	0x602C    STR	R4, [R5, #0]
;__Lib_GPIO_6.c, 519 :: 		
0x131C	0x2000    MOVS	R0, #0
;__Lib_GPIO_6.c, 520 :: 		
L_end_GPIO_Config:
0x131E	0xF8DDE000  LDR	LR, [SP, #0]
0x1322	0xB002    ADD	SP, SP, #8
0x1324	0x4770    BX	LR
0x1326	0xBF00    NOP
0x1328	0x50004006  	#1074155520
0x132C	0xC0004005  	#1074118656
0x1330	0xB0004005  	#1074114560
0x1334	0x90004005  	#1074106368
0x1338	0x10004006  	#1074139136
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_6.c, 5 :: 		
; port start address is: 0 (R0)
0x07D8	0xB081    SUB	SP, SP, #4
; port end address is: 0 (R0)
; port start address is: 0 (R0)
;__Lib_GPIO_6.c, 8 :: 		
0x07DA	0x4966    LDR	R1, [PC, #408]
0x07DC	0xEA000101  AND	R1, R0, R1, LSL #0
; port end address is: 0 (R0)
; _port start address is: 0 (R0)
0x07E0	0x4608    MOV	R0, R1
;__Lib_GPIO_6.c, 9 :: 		
0x07E2	0xE07D    B	L_GPIO_Clk_Enable0
; _port end address is: 0 (R0)
;__Lib_GPIO_6.c, 12 :: 		
L_GPIO_Clk_Enable2:
;__Lib_GPIO_6.c, 13 :: 		
0x07E4	0x4964    LDR	R1, [PC, #400]
0x07E6	0x6809    LDR	R1, [R1, #0]
0x07E8	0xF0410201  ORR	R2, R1, #1
0x07EC	0x4962    LDR	R1, [PC, #392]
0x07EE	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 14 :: 		
0x07F0	0xE0BE    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 18 :: 		
L_GPIO_Clk_Enable3:
;__Lib_GPIO_6.c, 19 :: 		
0x07F2	0x4961    LDR	R1, [PC, #388]
0x07F4	0x6809    LDR	R1, [R1, #0]
0x07F6	0xF0410202  ORR	R2, R1, #2
0x07FA	0x495F    LDR	R1, [PC, #380]
0x07FC	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 20 :: 		
0x07FE	0xE0B7    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 24 :: 		
L_GPIO_Clk_Enable4:
;__Lib_GPIO_6.c, 25 :: 		
0x0800	0x495D    LDR	R1, [PC, #372]
0x0802	0x6809    LDR	R1, [R1, #0]
0x0804	0xF0410204  ORR	R2, R1, #4
0x0808	0x495B    LDR	R1, [PC, #364]
0x080A	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 26 :: 		
0x080C	0xE0B0    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 30 :: 		
L_GPIO_Clk_Enable5:
;__Lib_GPIO_6.c, 31 :: 		
0x080E	0x495A    LDR	R1, [PC, #360]
0x0810	0x6809    LDR	R1, [R1, #0]
0x0812	0xF0410208  ORR	R2, R1, #8
0x0816	0x4958    LDR	R1, [PC, #352]
0x0818	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 32 :: 		
0x081A	0xE0A9    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 36 :: 		
L_GPIO_Clk_Enable6:
;__Lib_GPIO_6.c, 37 :: 		
0x081C	0x4956    LDR	R1, [PC, #344]
0x081E	0x6809    LDR	R1, [R1, #0]
0x0820	0xF0410210  ORR	R2, R1, #16
0x0824	0x4954    LDR	R1, [PC, #336]
0x0826	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 38 :: 		
0x0828	0xE0A2    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 42 :: 		
L_GPIO_Clk_Enable7:
;__Lib_GPIO_6.c, 43 :: 		
0x082A	0x4953    LDR	R1, [PC, #332]
0x082C	0x6809    LDR	R1, [R1, #0]
0x082E	0xF0410220  ORR	R2, R1, #32
0x0832	0x4951    LDR	R1, [PC, #324]
0x0834	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 44 :: 		
0x0836	0xE09B    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 48 :: 		
L_GPIO_Clk_Enable8:
;__Lib_GPIO_6.c, 49 :: 		
0x0838	0x494F    LDR	R1, [PC, #316]
0x083A	0x6809    LDR	R1, [R1, #0]
0x083C	0xF0410240  ORR	R2, R1, #64
0x0840	0x494D    LDR	R1, [PC, #308]
0x0842	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 50 :: 		
0x0844	0xE094    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 54 :: 		
L_GPIO_Clk_Enable9:
;__Lib_GPIO_6.c, 55 :: 		
0x0846	0x494C    LDR	R1, [PC, #304]
0x0848	0x6809    LDR	R1, [R1, #0]
0x084A	0xF0410280  ORR	R2, R1, #128
0x084E	0x494A    LDR	R1, [PC, #296]
0x0850	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 56 :: 		
0x0852	0xE08D    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 60 :: 		
L_GPIO_Clk_Enable10:
;__Lib_GPIO_6.c, 61 :: 		
0x0854	0x4948    LDR	R1, [PC, #288]
0x0856	0x6809    LDR	R1, [R1, #0]
0x0858	0xF4417280  ORR	R2, R1, #256
0x085C	0x4946    LDR	R1, [PC, #280]
0x085E	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 62 :: 		
0x0860	0xE086    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 66 :: 		
L_GPIO_Clk_Enable11:
;__Lib_GPIO_6.c, 67 :: 		
0x0862	0x4945    LDR	R1, [PC, #276]
0x0864	0x6809    LDR	R1, [R1, #0]
0x0866	0xF4417200  ORR	R2, R1, #512
0x086A	0x4943    LDR	R1, [PC, #268]
0x086C	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 68 :: 		
0x086E	0xE07F    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 72 :: 		
L_GPIO_Clk_Enable12:
;__Lib_GPIO_6.c, 73 :: 		
0x0870	0x4941    LDR	R1, [PC, #260]
0x0872	0x6809    LDR	R1, [R1, #0]
0x0874	0xF4416280  ORR	R2, R1, #1024
0x0878	0x493F    LDR	R1, [PC, #252]
0x087A	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 74 :: 		
0x087C	0xE078    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 78 :: 		
L_GPIO_Clk_Enable13:
;__Lib_GPIO_6.c, 79 :: 		
0x087E	0x493E    LDR	R1, [PC, #248]
0x0880	0x6809    LDR	R1, [R1, #0]
0x0882	0xF4416200  ORR	R2, R1, #2048
0x0886	0x493C    LDR	R1, [PC, #240]
0x0888	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 80 :: 		
0x088A	0xE071    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 84 :: 		
L_GPIO_Clk_Enable14:
;__Lib_GPIO_6.c, 85 :: 		
0x088C	0x493A    LDR	R1, [PC, #232]
0x088E	0x6809    LDR	R1, [R1, #0]
0x0890	0xF4415280  ORR	R2, R1, #4096
0x0894	0x4938    LDR	R1, [PC, #224]
0x0896	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 86 :: 		
0x0898	0xE06A    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 90 :: 		
L_GPIO_Clk_Enable15:
;__Lib_GPIO_6.c, 91 :: 		
0x089A	0x4937    LDR	R1, [PC, #220]
0x089C	0x6809    LDR	R1, [R1, #0]
0x089E	0xF4415200  ORR	R2, R1, #8192
0x08A2	0x4935    LDR	R1, [PC, #212]
0x08A4	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 92 :: 		
0x08A6	0xE063    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 96 :: 		
L_GPIO_Clk_Enable16:
;__Lib_GPIO_6.c, 97 :: 		
0x08A8	0x4933    LDR	R1, [PC, #204]
0x08AA	0x6809    LDR	R1, [R1, #0]
0x08AC	0xF4414280  ORR	R2, R1, #16384
0x08B0	0x4931    LDR	R1, [PC, #196]
0x08B2	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 98 :: 		
0x08B4	0xE05C    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 102 :: 		
L_GPIO_Clk_Enable17:
;__Lib_GPIO_6.c, 103 :: 		
0x08B6	0x4930    LDR	R1, [PC, #192]
0x08B8	0x6809    LDR	R1, [R1, #0]
0x08BA	0xF4414200  ORR	R2, R1, #32768
0x08BE	0x492E    LDR	R1, [PC, #184]
0x08C0	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 104 :: 		
0x08C2	0xE055    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 108 :: 		
L_GPIO_Clk_Enable18:
;__Lib_GPIO_6.c, 109 :: 		
0x08C4	0x492C    LDR	R1, [PC, #176]
0x08C6	0x6809    LDR	R1, [R1, #0]
0x08C8	0xF4413280  ORR	R2, R1, #65536
0x08CC	0x492A    LDR	R1, [PC, #168]
0x08CE	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 110 :: 		
0x08D0	0xE04E    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 114 :: 		
L_GPIO_Clk_Enable19:
;__Lib_GPIO_6.c, 115 :: 		
0x08D2	0x4929    LDR	R1, [PC, #164]
0x08D4	0x6809    LDR	R1, [R1, #0]
0x08D6	0xF4413200  ORR	R2, R1, #131072
0x08DA	0x4927    LDR	R1, [PC, #156]
0x08DC	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 116 :: 		
0x08DE	0xE047    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 119 :: 		
L_GPIO_Clk_Enable0:
; _port start address is: 0 (R0)
0x08E0	0x4926    LDR	R1, [PC, #152]
0x08E2	0x4288    CMP	R0, R1
0x08E4	0xF43FAF7E  BEQ	L_GPIO_Clk_Enable2
0x08E8	0x4925    LDR	R1, [PC, #148]
0x08EA	0x4288    CMP	R0, R1
0x08EC	0xF43FAF81  BEQ	L_GPIO_Clk_Enable3
0x08F0	0x4924    LDR	R1, [PC, #144]
0x08F2	0x4288    CMP	R0, R1
0x08F4	0xF43FAF84  BEQ	L_GPIO_Clk_Enable4
0x08F8	0x4923    LDR	R1, [PC, #140]
0x08FA	0x4288    CMP	R0, R1
0x08FC	0xF43FAF87  BEQ	L_GPIO_Clk_Enable5
0x0900	0x4922    LDR	R1, [PC, #136]
0x0902	0x4288    CMP	R0, R1
0x0904	0xF43FAF8A  BEQ	L_GPIO_Clk_Enable6
0x0908	0x4921    LDR	R1, [PC, #132]
0x090A	0x4288    CMP	R0, R1
0x090C	0xF43FAF8D  BEQ	L_GPIO_Clk_Enable7
0x0910	0x4920    LDR	R1, [PC, #128]
0x0912	0x4288    CMP	R0, R1
0x0914	0xF43FAF90  BEQ	L_GPIO_Clk_Enable8
0x0918	0x491F    LDR	R1, [PC, #124]
0x091A	0x4288    CMP	R0, R1
0x091C	0xF43FAF93  BEQ	L_GPIO_Clk_Enable9
0x0920	0x491E    LDR	R1, [PC, #120]
0x0922	0x4288    CMP	R0, R1
0x0924	0xF43FAF96  BEQ	L_GPIO_Clk_Enable10
0x0928	0x491D    LDR	R1, [PC, #116]
0x092A	0x4288    CMP	R0, R1
0x092C	0xF43FAF99  BEQ	L_GPIO_Clk_Enable11
0x0930	0x491C    LDR	R1, [PC, #112]
0x0932	0x4288    CMP	R0, R1
0x0934	0xF43FAF9C  BEQ	L_GPIO_Clk_Enable12
0x0938	0x491B    LDR	R1, [PC, #108]
0x093A	0x4288    CMP	R0, R1
0x093C	0xF43FAF9F  BEQ	L_GPIO_Clk_Enable13
0x0940	0x491A    LDR	R1, [PC, #104]
0x0942	0x4288    CMP	R0, R1
0x0944	0xF43FAFA2  BEQ	L_GPIO_Clk_Enable14
0x0948	0x4919    LDR	R1, [PC, #100]
0x094A	0x4288    CMP	R0, R1
0x094C	0xF43FAFA5  BEQ	L_GPIO_Clk_Enable15
0x0950	0x4918    LDR	R1, [PC, #96]
0x0952	0x4288    CMP	R0, R1
0x0954	0xF43FAFA8  BEQ	L_GPIO_Clk_Enable16
0x0958	0x4917    LDR	R1, [PC, #92]
0x095A	0x4288    CMP	R0, R1
0x095C	0xF43FAFAB  BEQ	L_GPIO_Clk_Enable17
0x0960	0x4916    LDR	R1, [PC, #88]
0x0962	0x4288    CMP	R0, R1
0x0964	0xF43FAFAE  BEQ	L_GPIO_Clk_Enable18
0x0968	0x4915    LDR	R1, [PC, #84]
0x096A	0x4288    CMP	R0, R1
0x096C	0xF43FAFB1  BEQ	L_GPIO_Clk_Enable19
; _port end address is: 0 (R0)
;__Lib_GPIO_6.c, 120 :: 		
L_end_GPIO_Clk_Enable:
0x0970	0xB001    ADD	SP, SP, #4
0x0972	0x4770    BX	LR
0x0974	0xF000FFFF  	#-4096
0x0978	0xE608400F  	SYSCTL_RCGCGPIO+0
0x097C	0x80004005  	#1074102272
0x0980	0x90004005  	#1074106368
0x0984	0xA0004005  	#1074110464
0x0988	0xB0004005  	#1074114560
0x098C	0xC0004005  	#1074118656
0x0990	0xD0004005  	#1074122752
0x0994	0xE0004005  	#1074126848
0x0998	0xF0004005  	#1074130944
0x099C	0x00004006  	#1074135040
0x09A0	0x10004006  	#1074139136
0x09A4	0x20004006  	#1074143232
0x09A8	0x30004006  	#1074147328
0x09AC	0x40004006  	#1074151424
0x09B0	0x50004006  	#1074155520
0x09B4	0x60004006  	#1074159616
0x09B8	0x70004006  	#1074163712
0x09BC	0x80004006  	#1074167808
0x09C0	0x90004006  	#1074171904
; end of _GPIO_Clk_Enable
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x157C	0x4801    LDR	R0, [PC, #4]
0x157E	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x1580	0x4770    BX	LR
0x1582	0xBF00    NOP
0x1584	0x00882000  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
easymx_v7_TM4C129XNCZAD__i2cInit_2:
;__em_c129_i2c.c, 35 :: 		static T_mikrobus_ret _i2cInit_2(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0x23D4	0xB081    SUB	SP, SP, #4
0x23D6	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__em_c129_i2c.c, 37 :: 		I2C0_Init_Advanced( cfg[0], &_GPIO_MODULE_I2C0_B23_AHB );
0x23DA	0x6801    LDR	R1, [R0, #0]
; cfg end address is: 0 (R0)
0x23DC	0x4608    MOV	R0, R1
0x23DE	0x4904    LDR	R1, [PC, #16]
0x23E0	0xF7FFFD32  BL	_I2C0_Init_Advanced+0
;__em_c129_i2c.c, 38 :: 		return _MIKROBUS_OK;
0x23E4	0x2000    MOVS	R0, __MIKROBUS_OK
;__em_c129_i2c.c, 39 :: 		}
L_end__i2cInit_2:
0x23E6	0xF8DDE000  LDR	LR, [SP, #0]
0x23EA	0xB001    ADD	SP, SP, #4
0x23EC	0x4770    BX	LR
0x23EE	0xBF00    NOP
0x23F0	0x36A00000  	__GPIO_MODULE_I2C0_B23_AHB+0
; end of easymx_v7_TM4C129XNCZAD__i2cInit_2
_mikrobus_logInit:
;easymx_v7_TM4C129XNCZAD.c, 283 :: 		T_mikrobus_ret mikrobus_logInit(T_log_bus port, const uint32_t baud)
; baud start address is: 4 (R1)
; port start address is: 0 (R0)
0x2638	0xB081    SUB	SP, SP, #4
0x263A	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; baud start address is: 4 (R1)
;easymx_v7_TM4C129XNCZAD.c, 285 :: 		switch( port )
0x263E	0xE011    B	L_mikrobus_logInit88
; port end address is: 0 (R0)
;easymx_v7_TM4C129XNCZAD.c, 288 :: 		case _MIKROBUS1 : return _log_init1( baud );
L_mikrobus_logInit90:
0x2640	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x2642	0xF7FFFEE7  BL	easymx_v7_TM4C129XNCZAD__log_init1+0
0x2646	0xE016    B	L_end_mikrobus_logInit
;easymx_v7_TM4C129XNCZAD.c, 291 :: 		case _MIKROBUS2: return _log_init2( baud );
L_mikrobus_logInit91:
; baud start address is: 4 (R1)
0x2648	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x264A	0xF7FFFEF5  BL	easymx_v7_TM4C129XNCZAD__log_init2+0
0x264E	0xE012    B	L_end_mikrobus_logInit
;easymx_v7_TM4C129XNCZAD.c, 309 :: 		case _LOG_USBUART_A : return _log_initUartA( baud );
L_mikrobus_logInit92:
; baud start address is: 4 (R1)
0x2650	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x2652	0xF7FFFFCD  BL	easymx_v7_TM4C129XNCZAD__log_initUartA+0
0x2656	0xE00E    B	L_end_mikrobus_logInit
;easymx_v7_TM4C129XNCZAD.c, 312 :: 		case _LOG_USBUART_B : return _log_initUartB( baud );
L_mikrobus_logInit93:
; baud start address is: 4 (R1)
0x2658	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x265A	0xF7FFFFDB  BL	easymx_v7_TM4C129XNCZAD__log_initUartB+0
0x265E	0xE00A    B	L_end_mikrobus_logInit
;easymx_v7_TM4C129XNCZAD.c, 314 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_logInit94:
0x2660	0x2001    MOVS	R0, #1
0x2662	0xE008    B	L_end_mikrobus_logInit
;easymx_v7_TM4C129XNCZAD.c, 315 :: 		}
L_mikrobus_logInit88:
; baud start address is: 4 (R1)
; port start address is: 0 (R0)
0x2664	0x2800    CMP	R0, #0
0x2666	0xD0EB    BEQ	L_mikrobus_logInit90
0x2668	0x2801    CMP	R0, #1
0x266A	0xD0ED    BEQ	L_mikrobus_logInit91
0x266C	0x2820    CMP	R0, #32
0x266E	0xD0EF    BEQ	L_mikrobus_logInit92
0x2670	0x2830    CMP	R0, #48
0x2672	0xD0F1    BEQ	L_mikrobus_logInit93
; port end address is: 0 (R0)
; baud end address is: 4 (R1)
0x2674	0xE7F4    B	L_mikrobus_logInit94
;easymx_v7_TM4C129XNCZAD.c, 317 :: 		}
L_end_mikrobus_logInit:
0x2676	0xF8DDE000  LDR	LR, [SP, #0]
0x267A	0xB001    ADD	SP, SP, #4
0x267C	0x4770    BX	LR
; end of _mikrobus_logInit
easymx_v7_TM4C129XNCZAD__log_init1:
;__em_c129_log.c, 23 :: 		static T_mikrobus_ret _log_init1(uint32_t baud)
; baud start address is: 0 (R0)
0x2414	0xB081    SUB	SP, SP, #4
0x2416	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__em_c129_log.c, 25 :: 		UART5_Init( baud );
; baud end address is: 0 (R0)
0x241A	0xF7FFFD31  BL	_UART5_Init+0
;__em_c129_log.c, 26 :: 		logger = UART5_Write;
0x241E	0x4A04    LDR	R2, [PC, #16]
0x2420	0x4904    LDR	R1, [PC, #16]
0x2422	0x600A    STR	R2, [R1, #0]
;__em_c129_log.c, 27 :: 		return 0;
0x2424	0x2000    MOVS	R0, #0
;__em_c129_log.c, 28 :: 		}
L_end__log_init1:
0x2426	0xF8DDE000  LDR	LR, [SP, #0]
0x242A	0xB001    ADD	SP, SP, #4
0x242C	0x4770    BX	LR
0x242E	0xBF00    NOP
0x2430	0x1DF50000  	_UART5_Write+0
0x2434	0x00442000  	_logger+0
; end of easymx_v7_TM4C129XNCZAD__log_init1
_UART5_Init:
;__Lib_UART_07.c, 1146 :: 		
; baud_rate start address is: 0 (R0)
0x1E80	0xB082    SUB	SP, SP, #8
0x1E82	0xF8CDE000  STR	LR, [SP, #0]
0x1E86	0x4603    MOV	R3, R0
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 12 (R3)
;__Lib_UART_07.c, 1149 :: 		
0x1E88	0x4A21    LDR	R2, [PC, #132]
0x1E8A	0x4922    LDR	R1, [PC, #136]
0x1E8C	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1150 :: 		
0x1E8E	0x4A22    LDR	R2, [PC, #136]
0x1E90	0x4922    LDR	R1, [PC, #136]
0x1E92	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1151 :: 		
0x1E94	0x4A22    LDR	R2, [PC, #136]
0x1E96	0x4923    LDR	R1, [PC, #140]
0x1E98	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1152 :: 		
0x1E9A	0x4A23    LDR	R2, [PC, #140]
0x1E9C	0x4923    LDR	R1, [PC, #140]
0x1E9E	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1155 :: 		
0x1EA0	0x9301    STR	R3, [SP, #4]
0x1EA2	0x4823    LDR	R0, [PC, #140]
0x1EA4	0xF7FFFAEC  BL	_GPIO_Alternate_Function_Enable+0
0x1EA8	0x9B01    LDR	R3, [SP, #4]
;__Lib_UART_07.c, 1157 :: 		
0x1EAA	0x2201    MOVS	R2, #1
0x1EAC	0xB252    SXTB	R2, R2
0x1EAE	0x4921    LDR	R1, [PC, #132]
0x1EB0	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1158 :: 		
0x1EB2	0xBF00    NOP
;__Lib_UART_07.c, 1159 :: 		
0x1EB4	0xBF00    NOP
;__Lib_UART_07.c, 1160 :: 		
0x1EB6	0xBF00    NOP
;__Lib_UART_07.c, 1168 :: 		
0x1EB8	0xF7FFFDDE  BL	__Lib_UART_07_UART5_Disable+0
;__Lib_UART_07.c, 1170 :: 		
0x1EBC	0xF7FFFB5E  BL	_Get_Fosc_kHz+0
0x1EC0	0xF24031E8  MOVW	R1, #1000
0x1EC4	0xFB00F201  MUL	R2, R0, R1
; UARTClk start address is: 0 (R0)
0x1EC8	0x4610    MOV	R0, R2
;__Lib_UART_07.c, 1174 :: 		
0x1ECA	0x0119    LSLS	R1, R3, #4
0x1ECC	0x4291    CMP	R1, R2
0x1ECE	0xD905    BLS	L_UART5_Init105
;__Lib_UART_07.c, 1177 :: 		
0x1ED0	0x2201    MOVS	R2, #1
0x1ED2	0xB252    SXTB	R2, R2
0x1ED4	0x4918    LDR	R1, [PC, #96]
0x1ED6	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1181 :: 		
0x1ED8	0x085A    LSRS	R2, R3, #1
; baud_rate end address is: 12 (R3)
; baud_rate start address is: 8 (R2)
;__Lib_UART_07.c, 1182 :: 		
; baud_rate end address is: 8 (R2)
0x1EDA	0xE004    B	L_UART5_Init106
L_UART5_Init105:
;__Lib_UART_07.c, 1185 :: 		
; baud_rate start address is: 12 (R3)
0x1EDC	0x2200    MOVS	R2, #0
0x1EDE	0xB252    SXTB	R2, R2
0x1EE0	0x4915    LDR	R1, [PC, #84]
0x1EE2	0x600A    STR	R2, [R1, #0]
; baud_rate end address is: 12 (R3)
0x1EE4	0x461A    MOV	R2, R3
;__Lib_UART_07.c, 1186 :: 		
L_UART5_Init106:
;__Lib_UART_07.c, 1189 :: 		
; baud_rate start address is: 8 (R2)
0x1EE6	0x00C1    LSLS	R1, R0, #3
; UARTClk end address is: 0 (R0)
0x1EE8	0xFBB1F1F2  UDIV	R1, R1, R2
; baud_rate end address is: 8 (R2)
0x1EEC	0x1C49    ADDS	R1, R1, #1
0x1EEE	0x084B    LSRS	R3, R1, #1
;__Lib_UART_07.c, 1192 :: 		
0x1EF0	0x099A    LSRS	R2, R3, #6
0x1EF2	0x4912    LDR	R1, [PC, #72]
0x1EF4	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1193 :: 		
0x1EF6	0xF003023F  AND	R2, R3, #63
0x1EFA	0x4911    LDR	R1, [PC, #68]
0x1EFC	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1197 :: 		
0x1EFE	0x2260    MOVS	R2, #96
0x1F00	0x4910    LDR	R1, [PC, #64]
0x1F02	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1203 :: 		
0x1F04	0xF7FFFB94  BL	__Lib_UART_07_UART5_Enable+0
;__Lib_UART_07.c, 1204 :: 		
L_end_UART5_Init:
0x1F08	0xF8DDE000  LDR	LR, [SP, #0]
0x1F0C	0xB002    ADD	SP, SP, #8
0x1F0E	0x4770    BX	LR
0x1F10	0x1DF50000  	_UART5_Write+0
0x1F14	0x00C82000  	_UART_Wr_Ptr+0
0x1F18	0xFFFFFFFF  	_UART5_Read+0
0x1F1C	0x00CC2000  	_UART_Rd_Ptr+0
0x1F20	0xFFFFFFFF  	_UART5_Data_Ready+0
0x1F24	0x00D02000  	_UART_Rdy_Ptr+0
0x1F28	0xFFFFFFFF  	_UART5_Tx_Idle+0
0x1F2C	0x00D42000  	_UART_Tx_Idle_Ptr+0
0x1F30	0x340C0000  	__GPIO_MODULE_UART5_H67_AHB+0
0x1F34	0xC31443FC  	SYSCTL_RCGCUART+0
0x1F38	0x06144222  	UART5_CTL+0
0x1F3C	0x10244001  	UART5_IBRD+0
0x1F40	0x10284001  	UART5_FBRD+0
0x1F44	0x102C4001  	UART5_LCRH+0
; end of _UART5_Init
__Lib_UART_07_UART5_Disable:
;__Lib_UART_07.c, 1123 :: 		
0x1A78	0xB081    SUB	SP, SP, #4
;__Lib_UART_07.c, 1131 :: 		
0x1A7A	0x2100    MOVS	R1, #0
0x1A7C	0xB249    SXTB	R1, R1
0x1A7E	0x4804    LDR	R0, [PC, #16]
0x1A80	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 1132 :: 		
0x1A82	0x4804    LDR	R0, [PC, #16]
0x1A84	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 1133 :: 		
0x1A86	0x4804    LDR	R0, [PC, #16]
0x1A88	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 1134 :: 		
L_end_UART5_Disable:
0x1A8A	0xB001    ADD	SP, SP, #4
0x1A8C	0x4770    BX	LR
0x1A8E	0xBF00    NOP
0x1A90	0x06004222  	UART5_CTL+0
0x1A94	0x06204222  	UART5_CTL+0
0x1A98	0x06244222  	UART5_CTL+0
; end of __Lib_UART_07_UART5_Disable
__Lib_UART_07_UART5_Enable:
;__Lib_UART_07.c, 1136 :: 		
0x1630	0xB081    SUB	SP, SP, #4
;__Lib_UART_07.c, 1141 :: 		
0x1632	0x2101    MOVS	R1, #1
0x1634	0xB249    SXTB	R1, R1
0x1636	0x4804    LDR	R0, [PC, #16]
0x1638	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 1142 :: 		
0x163A	0x4804    LDR	R0, [PC, #16]
0x163C	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 1143 :: 		
0x163E	0x4804    LDR	R0, [PC, #16]
0x1640	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 1144 :: 		
L_end_UART5_Enable:
0x1642	0xB001    ADD	SP, SP, #4
0x1644	0x4770    BX	LR
0x1646	0xBF00    NOP
0x1648	0x06004222  	UART5_CTL+0
0x164C	0x06204222  	UART5_CTL+0
0x1650	0x06244222  	UART5_CTL+0
; end of __Lib_UART_07_UART5_Enable
easymx_v7_TM4C129XNCZAD__log_init2:
;__em_c129_log.c, 30 :: 		static T_mikrobus_ret _log_init2(uint32_t baud)
; baud start address is: 0 (R0)
0x2438	0xB081    SUB	SP, SP, #4
0x243A	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__em_c129_log.c, 32 :: 		UART7_Init( baud );
; baud end address is: 0 (R0)
0x243E	0xF7FFFDE7  BL	_UART7_Init+0
;__em_c129_log.c, 33 :: 		logger = UART7_Write;
0x2442	0x4A04    LDR	R2, [PC, #16]
0x2444	0x4904    LDR	R1, [PC, #16]
0x2446	0x600A    STR	R2, [R1, #0]
;__em_c129_log.c, 34 :: 		return 0;
0x2448	0x2000    MOVS	R0, #0
;__em_c129_log.c, 35 :: 		}
L_end__log_init2:
0x244A	0xF8DDE000  LDR	LR, [SP, #0]
0x244E	0xB001    ADD	SP, SP, #4
0x2450	0x4770    BX	LR
0x2452	0xBF00    NOP
0x2454	0x1E110000  	_UART7_Write+0
0x2458	0x00442000  	_logger+0
; end of easymx_v7_TM4C129XNCZAD__log_init2
_UART7_Init:
;__Lib_UART_07.c, 1556 :: 		
; baud_rate start address is: 0 (R0)
0x2010	0xB082    SUB	SP, SP, #8
0x2012	0xF8CDE000  STR	LR, [SP, #0]
0x2016	0x4603    MOV	R3, R0
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 12 (R3)
;__Lib_UART_07.c, 1559 :: 		
0x2018	0x4A21    LDR	R2, [PC, #132]
0x201A	0x4922    LDR	R1, [PC, #136]
0x201C	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1560 :: 		
0x201E	0x4A22    LDR	R2, [PC, #136]
0x2020	0x4922    LDR	R1, [PC, #136]
0x2022	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1561 :: 		
0x2024	0x4A22    LDR	R2, [PC, #136]
0x2026	0x4923    LDR	R1, [PC, #140]
0x2028	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1562 :: 		
0x202A	0x4A23    LDR	R2, [PC, #140]
0x202C	0x4923    LDR	R1, [PC, #140]
0x202E	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1565 :: 		
0x2030	0x9301    STR	R3, [SP, #4]
0x2032	0x4823    LDR	R0, [PC, #140]
0x2034	0xF7FFFA24  BL	_GPIO_Alternate_Function_Enable+0
0x2038	0x9B01    LDR	R3, [SP, #4]
;__Lib_UART_07.c, 1567 :: 		
0x203A	0x2201    MOVS	R2, #1
0x203C	0xB252    SXTB	R2, R2
0x203E	0x4921    LDR	R1, [PC, #132]
0x2040	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1568 :: 		
0x2042	0xBF00    NOP
;__Lib_UART_07.c, 1569 :: 		
0x2044	0xBF00    NOP
;__Lib_UART_07.c, 1570 :: 		
0x2046	0xBF00    NOP
;__Lib_UART_07.c, 1578 :: 		
0x2048	0xF7FFFAE0  BL	__Lib_UART_07_UART7_Disable+0
;__Lib_UART_07.c, 1580 :: 		
0x204C	0xF7FFFA96  BL	_Get_Fosc_kHz+0
0x2050	0xF24031E8  MOVW	R1, #1000
0x2054	0xFB00F201  MUL	R2, R0, R1
; UARTClk start address is: 0 (R0)
0x2058	0x4610    MOV	R0, R2
;__Lib_UART_07.c, 1584 :: 		
0x205A	0x0119    LSLS	R1, R3, #4
0x205C	0x4291    CMP	R1, R2
0x205E	0xD905    BLS	L_UART7_Init141
;__Lib_UART_07.c, 1587 :: 		
0x2060	0x2201    MOVS	R2, #1
0x2062	0xB252    SXTB	R2, R2
0x2064	0x4918    LDR	R1, [PC, #96]
0x2066	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1591 :: 		
0x2068	0x085A    LSRS	R2, R3, #1
; baud_rate end address is: 12 (R3)
; baud_rate start address is: 8 (R2)
;__Lib_UART_07.c, 1592 :: 		
; baud_rate end address is: 8 (R2)
0x206A	0xE004    B	L_UART7_Init142
L_UART7_Init141:
;__Lib_UART_07.c, 1595 :: 		
; baud_rate start address is: 12 (R3)
0x206C	0x2200    MOVS	R2, #0
0x206E	0xB252    SXTB	R2, R2
0x2070	0x4915    LDR	R1, [PC, #84]
0x2072	0x600A    STR	R2, [R1, #0]
; baud_rate end address is: 12 (R3)
0x2074	0x461A    MOV	R2, R3
;__Lib_UART_07.c, 1596 :: 		
L_UART7_Init142:
;__Lib_UART_07.c, 1599 :: 		
; baud_rate start address is: 8 (R2)
0x2076	0x00C1    LSLS	R1, R0, #3
; UARTClk end address is: 0 (R0)
0x2078	0xFBB1F1F2  UDIV	R1, R1, R2
; baud_rate end address is: 8 (R2)
0x207C	0x1C49    ADDS	R1, R1, #1
0x207E	0x084B    LSRS	R3, R1, #1
;__Lib_UART_07.c, 1602 :: 		
0x2080	0x099A    LSRS	R2, R3, #6
0x2082	0x4912    LDR	R1, [PC, #72]
0x2084	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1603 :: 		
0x2086	0xF003023F  AND	R2, R3, #63
0x208A	0x4911    LDR	R1, [PC, #68]
0x208C	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1607 :: 		
0x208E	0x2260    MOVS	R2, #96
0x2090	0x4910    LDR	R1, [PC, #64]
0x2092	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1613 :: 		
0x2094	0xF7FFFAA8  BL	__Lib_UART_07_UART7_Enable+0
;__Lib_UART_07.c, 1614 :: 		
L_end_UART7_Init:
0x2098	0xF8DDE000  LDR	LR, [SP, #0]
0x209C	0xB002    ADD	SP, SP, #8
0x209E	0x4770    BX	LR
0x20A0	0x1E110000  	_UART7_Write+0
0x20A4	0x00C82000  	_UART_Wr_Ptr+0
0x20A8	0xFFFFFFFF  	_UART7_Read+0
0x20AC	0x00CC2000  	_UART_Rd_Ptr+0
0x20B0	0xFFFFFFFF  	_UART7_Data_Ready+0
0x20B4	0x00D02000  	_UART_Rdy_Ptr+0
0x20B8	0xFFFFFFFF  	_UART7_Tx_Idle+0
0x20BC	0x00D42000  	_UART_Tx_Idle_Ptr+0
0x20C0	0x35C40000  	__GPIO_MODULE_UART7_C45_AHB+0
0x20C4	0xC31C43FC  	SYSCTL_RCGCUART+0
0x20C8	0x06144226  	UART7_CTL+0
0x20CC	0x30244001  	UART7_IBRD+0
0x20D0	0x30284001  	UART7_FBRD+0
0x20D4	0x302C4001  	UART7_LCRH+0
; end of _UART7_Init
__Lib_UART_07_UART7_Disable:
;__Lib_UART_07.c, 1533 :: 		
0x160C	0xB081    SUB	SP, SP, #4
;__Lib_UART_07.c, 1541 :: 		
0x160E	0x2100    MOVS	R1, #0
0x1610	0xB249    SXTB	R1, R1
0x1612	0x4804    LDR	R0, [PC, #16]
0x1614	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 1542 :: 		
0x1616	0x4804    LDR	R0, [PC, #16]
0x1618	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 1543 :: 		
0x161A	0x4804    LDR	R0, [PC, #16]
0x161C	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 1544 :: 		
L_end_UART7_Disable:
0x161E	0xB001    ADD	SP, SP, #4
0x1620	0x4770    BX	LR
0x1622	0xBF00    NOP
0x1624	0x06004226  	UART7_CTL+0
0x1628	0x06204226  	UART7_CTL+0
0x162C	0x06244226  	UART7_CTL+0
; end of __Lib_UART_07_UART7_Disable
__Lib_UART_07_UART7_Enable:
;__Lib_UART_07.c, 1546 :: 		
0x15E8	0xB081    SUB	SP, SP, #4
;__Lib_UART_07.c, 1551 :: 		
0x15EA	0x2101    MOVS	R1, #1
0x15EC	0xB249    SXTB	R1, R1
0x15EE	0x4804    LDR	R0, [PC, #16]
0x15F0	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 1552 :: 		
0x15F2	0x4804    LDR	R0, [PC, #16]
0x15F4	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 1553 :: 		
0x15F6	0x4804    LDR	R0, [PC, #16]
0x15F8	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 1554 :: 		
L_end_UART7_Enable:
0x15FA	0xB001    ADD	SP, SP, #4
0x15FC	0x4770    BX	LR
0x15FE	0xBF00    NOP
0x1600	0x06004226  	UART7_CTL+0
0x1604	0x06204226  	UART7_CTL+0
0x1608	0x06244226  	UART7_CTL+0
; end of __Lib_UART_07_UART7_Enable
easymx_v7_TM4C129XNCZAD__log_initUartA:
;__em_c129_log.c, 37 :: 		static T_mikrobus_ret _log_initUartA(uint32_t baud)
; baud start address is: 0 (R0)
0x25F0	0xB081    SUB	SP, SP, #4
0x25F2	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__em_c129_log.c, 39 :: 		UART2_Init( baud );
; baud end address is: 0 (R0)
0x25F6	0xF7FFFCA7  BL	_UART2_Init+0
;__em_c129_log.c, 40 :: 		logger = UART2_Write;
0x25FA	0x4A04    LDR	R2, [PC, #16]
0x25FC	0x4904    LDR	R1, [PC, #16]
0x25FE	0x600A    STR	R2, [R1, #0]
;__em_c129_log.c, 41 :: 		return 0;
0x2600	0x2000    MOVS	R0, #0
;__em_c129_log.c, 42 :: 		}
L_end__log_initUartA:
0x2602	0xF8DDE000  LDR	LR, [SP, #0]
0x2606	0xB001    ADD	SP, SP, #4
0x2608	0x4770    BX	LR
0x260A	0xBF00    NOP
0x260C	0x1E650000  	_UART2_Write+0
0x2610	0x00442000  	_logger+0
; end of easymx_v7_TM4C129XNCZAD__log_initUartA
_UART2_Init:
;__Lib_UART_07.c, 531 :: 		
; baud_rate start address is: 0 (R0)
0x1F48	0xB082    SUB	SP, SP, #8
0x1F4A	0xF8CDE000  STR	LR, [SP, #0]
0x1F4E	0x4603    MOV	R3, R0
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 12 (R3)
;__Lib_UART_07.c, 534 :: 		
0x1F50	0x4A21    LDR	R2, [PC, #132]
0x1F52	0x4922    LDR	R1, [PC, #136]
0x1F54	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 535 :: 		
0x1F56	0x4A22    LDR	R2, [PC, #136]
0x1F58	0x4922    LDR	R1, [PC, #136]
0x1F5A	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 536 :: 		
0x1F5C	0x4A22    LDR	R2, [PC, #136]
0x1F5E	0x4923    LDR	R1, [PC, #140]
0x1F60	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 537 :: 		
0x1F62	0x4A23    LDR	R2, [PC, #140]
0x1F64	0x4923    LDR	R1, [PC, #140]
0x1F66	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 540 :: 		
0x1F68	0x9301    STR	R3, [SP, #4]
0x1F6A	0x4823    LDR	R0, [PC, #140]
0x1F6C	0xF7FFFA88  BL	_GPIO_Alternate_Function_Enable+0
0x1F70	0x9B01    LDR	R3, [SP, #4]
;__Lib_UART_07.c, 542 :: 		
0x1F72	0x2201    MOVS	R2, #1
0x1F74	0xB252    SXTB	R2, R2
0x1F76	0x4921    LDR	R1, [PC, #132]
0x1F78	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 543 :: 		
0x1F7A	0xBF00    NOP
;__Lib_UART_07.c, 544 :: 		
0x1F7C	0xBF00    NOP
;__Lib_UART_07.c, 545 :: 		
0x1F7E	0xBF00    NOP
;__Lib_UART_07.c, 553 :: 		
0x1F80	0xF7FFFB20  BL	__Lib_UART_07_UART2_Disable+0
;__Lib_UART_07.c, 555 :: 		
0x1F84	0xF7FFFAFA  BL	_Get_Fosc_kHz+0
0x1F88	0xF24031E8  MOVW	R1, #1000
0x1F8C	0xFB00F201  MUL	R2, R0, R1
; UARTClk start address is: 0 (R0)
0x1F90	0x4610    MOV	R0, R2
;__Lib_UART_07.c, 559 :: 		
0x1F92	0x0119    LSLS	R1, R3, #4
0x1F94	0x4291    CMP	R1, R2
0x1F96	0xD905    BLS	L_UART2_Init51
;__Lib_UART_07.c, 562 :: 		
0x1F98	0x2201    MOVS	R2, #1
0x1F9A	0xB252    SXTB	R2, R2
0x1F9C	0x4918    LDR	R1, [PC, #96]
0x1F9E	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 566 :: 		
0x1FA0	0x085A    LSRS	R2, R3, #1
; baud_rate end address is: 12 (R3)
; baud_rate start address is: 8 (R2)
;__Lib_UART_07.c, 567 :: 		
; baud_rate end address is: 8 (R2)
0x1FA2	0xE004    B	L_UART2_Init52
L_UART2_Init51:
;__Lib_UART_07.c, 570 :: 		
; baud_rate start address is: 12 (R3)
0x1FA4	0x2200    MOVS	R2, #0
0x1FA6	0xB252    SXTB	R2, R2
0x1FA8	0x4915    LDR	R1, [PC, #84]
0x1FAA	0x600A    STR	R2, [R1, #0]
; baud_rate end address is: 12 (R3)
0x1FAC	0x461A    MOV	R2, R3
;__Lib_UART_07.c, 571 :: 		
L_UART2_Init52:
;__Lib_UART_07.c, 574 :: 		
; baud_rate start address is: 8 (R2)
0x1FAE	0x00C1    LSLS	R1, R0, #3
; UARTClk end address is: 0 (R0)
0x1FB0	0xFBB1F1F2  UDIV	R1, R1, R2
; baud_rate end address is: 8 (R2)
0x1FB4	0x1C49    ADDS	R1, R1, #1
0x1FB6	0x084B    LSRS	R3, R1, #1
;__Lib_UART_07.c, 577 :: 		
0x1FB8	0x099A    LSRS	R2, R3, #6
0x1FBA	0x4912    LDR	R1, [PC, #72]
0x1FBC	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 578 :: 		
0x1FBE	0xF003023F  AND	R2, R3, #63
0x1FC2	0x4911    LDR	R1, [PC, #68]
0x1FC4	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 582 :: 		
0x1FC6	0x2260    MOVS	R2, #96
0x1FC8	0x4910    LDR	R1, [PC, #64]
0x1FCA	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 588 :: 		
0x1FCC	0xF7FFFADC  BL	__Lib_UART_07_UART2_Enable+0
;__Lib_UART_07.c, 589 :: 		
L_end_UART2_Init:
0x1FD0	0xF8DDE000  LDR	LR, [SP, #0]
0x1FD4	0xB002    ADD	SP, SP, #8
0x1FD6	0x4770    BX	LR
0x1FD8	0x1E650000  	_UART2_Write+0
0x1FDC	0x00C82000  	_UART_Wr_Ptr+0
0x1FE0	0xFFFFFFFF  	_UART2_Read+0
0x1FE4	0x00CC2000  	_UART_Rd_Ptr+0
0x1FE8	0xFFFFFFFF  	_UART2_Data_Ready+0
0x1FEC	0x00D02000  	_UART_Rdy_Ptr+0
0x1FF0	0xFFFFFFFF  	_UART2_Tx_Idle+0
0x1FF4	0x00D42000  	_UART_Tx_Idle_Ptr+0
0x1FF8	0x34E80000  	__GPIO_MODULE_UART2_D45_AHB+0
0x1FFC	0xC30843FC  	SYSCTL_RCGCUART+0
0x2000	0x0614421C  	UART2_CTL+0
0x2004	0xE0244000  	UART2_IBRD+0
0x2008	0xE0284000  	UART2_FBRD+0
0x200C	0xE02C4000  	UART2_LCRH+0
; end of _UART2_Init
__Lib_UART_07_UART2_Disable:
;__Lib_UART_07.c, 508 :: 		
0x15C4	0xB081    SUB	SP, SP, #4
;__Lib_UART_07.c, 516 :: 		
0x15C6	0x2100    MOVS	R1, #0
0x15C8	0xB249    SXTB	R1, R1
0x15CA	0x4804    LDR	R0, [PC, #16]
0x15CC	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 517 :: 		
0x15CE	0x4804    LDR	R0, [PC, #16]
0x15D0	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 518 :: 		
0x15D2	0x4804    LDR	R0, [PC, #16]
0x15D4	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 519 :: 		
L_end_UART2_Disable:
0x15D6	0xB001    ADD	SP, SP, #4
0x15D8	0x4770    BX	LR
0x15DA	0xBF00    NOP
0x15DC	0x0600421C  	UART2_CTL+0
0x15E0	0x0620421C  	UART2_CTL+0
0x15E4	0x0624421C  	UART2_CTL+0
; end of __Lib_UART_07_UART2_Disable
__Lib_UART_07_UART2_Enable:
;__Lib_UART_07.c, 521 :: 		
0x1588	0xB081    SUB	SP, SP, #4
;__Lib_UART_07.c, 526 :: 		
0x158A	0x2101    MOVS	R1, #1
0x158C	0xB249    SXTB	R1, R1
0x158E	0x4804    LDR	R0, [PC, #16]
0x1590	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 527 :: 		
0x1592	0x4804    LDR	R0, [PC, #16]
0x1594	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 528 :: 		
0x1596	0x4804    LDR	R0, [PC, #16]
0x1598	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 529 :: 		
L_end_UART2_Enable:
0x159A	0xB001    ADD	SP, SP, #4
0x159C	0x4770    BX	LR
0x159E	0xBF00    NOP
0x15A0	0x0600421C  	UART2_CTL+0
0x15A4	0x0620421C  	UART2_CTL+0
0x15A8	0x0624421C  	UART2_CTL+0
; end of __Lib_UART_07_UART2_Enable
easymx_v7_TM4C129XNCZAD__log_initUartB:
;__em_c129_log.c, 44 :: 		static T_mikrobus_ret _log_initUartB(uint32_t baud)
; baud start address is: 0 (R0)
0x2614	0xB081    SUB	SP, SP, #4
0x2616	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__em_c129_log.c, 46 :: 		UART7_Init( baud );
; baud end address is: 0 (R0)
0x261A	0xF7FFFCF9  BL	_UART7_Init+0
;__em_c129_log.c, 47 :: 		logger = UART7_Write;
0x261E	0x4A04    LDR	R2, [PC, #16]
0x2620	0x4904    LDR	R1, [PC, #16]
0x2622	0x600A    STR	R2, [R1, #0]
;__em_c129_log.c, 48 :: 		return 0;
0x2624	0x2000    MOVS	R0, #0
;__em_c129_log.c, 49 :: 		}
L_end__log_initUartB:
0x2626	0xF8DDE000  LDR	LR, [SP, #0]
0x262A	0xB001    ADD	SP, SP, #4
0x262C	0x4770    BX	LR
0x262E	0xBF00    NOP
0x2630	0x1E110000  	_UART7_Write+0
0x2634	0x00442000  	_logger+0
; end of easymx_v7_TM4C129XNCZAD__log_initUartB
_applicationInit:
;Click_IrThermo_3_TIVA.c, 45 :: 		void applicationInit()
0x30F8	0xB081    SUB	SP, SP, #4
0x30FA	0xF8CDE000  STR	LR, [SP, #0]
;Click_IrThermo_3_TIVA.c, 47 :: 		irthermo3_i2cDriverInit( (T_IRTHERMO3_P)&_MIKROBUS1_GPIO, (T_IRTHERMO3_P)&_MIKROBUS1_I2C, 0x3A );
0x30FE	0x223A    MOVS	R2, #58
0x3100	0x490B    LDR	R1, [PC, #44]
0x3102	0x480C    LDR	R0, [PC, #48]
0x3104	0xF7FFFC8A  BL	_irthermo3_i2cDriverInit+0
;Click_IrThermo_3_TIVA.c, 48 :: 		Delay_ms( 500 );
0x3108	0xF64247FE  MOVW	R7, #11518
0x310C	0xF2C01731  MOVT	R7, #305
L_applicationInit2:
0x3110	0x1E7F    SUBS	R7, R7, #1
0x3112	0xD1FD    BNE	L_applicationInit2
0x3114	0xBF00    NOP
0x3116	0xBF00    NOP
0x3118	0xBF00    NOP
0x311A	0xBF00    NOP
0x311C	0xBF00    NOP
;Click_IrThermo_3_TIVA.c, 49 :: 		irthermo3_init(); //irthermo initialization
0x311E	0xF7FFFE81  BL	_irthermo3_init+0
;Click_IrThermo_3_TIVA.c, 50 :: 		irthermo3_setMode(_MODE_CONTINUOUS);
0x3122	0x2003    MOVS	R0, __MODE_CONTINUOUS
0x3124	0xF7FFF9F4  BL	_irthermo3_setMode+0
;Click_IrThermo_3_TIVA.c, 52 :: 		}
L_end_applicationInit:
0x3128	0xF8DDE000  LDR	LR, [SP, #0]
0x312C	0xB001    ADD	SP, SP, #4
0x312E	0x4770    BX	LR
0x3130	0x389C0000  	__MIKROBUS1_I2C+0
0x3134	0x377C0000  	__MIKROBUS1_GPIO+0
; end of _applicationInit
_irthermo3_i2cDriverInit:
;__irthermo3_driver.c, 278 :: 		void irthermo3_i2cDriverInit(T_IRTHERMO3_P gpioObj, T_IRTHERMO3_P i2cObj, uint8_t slave)
; slave start address is: 8 (R2)
; i2cObj start address is: 4 (R1)
; gpioObj start address is: 0 (R0)
0x2A1C	0xB081    SUB	SP, SP, #4
0x2A1E	0xF8CDE000  STR	LR, [SP, #0]
0x2A22	0x4604    MOV	R4, R0
; slave end address is: 8 (R2)
; i2cObj end address is: 4 (R1)
; gpioObj end address is: 0 (R0)
; gpioObj start address is: 16 (R4)
; i2cObj start address is: 4 (R1)
; slave start address is: 8 (R2)
;__irthermo3_driver.c, 280 :: 		_slaveAddress = slave;
0x2A24	0x4B05    LDR	R3, [PC, #20]
0x2A26	0x701A    STRB	R2, [R3, #0]
; slave end address is: 8 (R2)
;__irthermo3_driver.c, 281 :: 		hal_i2cMap( (T_HAL_P)i2cObj );
0x2A28	0x4608    MOV	R0, R1
; i2cObj end address is: 4 (R1)
0x2A2A	0xF7FFFCBF  BL	__irthermo3_driver_hal_i2cMap+0
;__irthermo3_driver.c, 282 :: 		hal_gpioMap( (T_HAL_P)gpioObj );
0x2A2E	0x4620    MOV	R0, R4
; gpioObj end address is: 16 (R4)
0x2A30	0xF7FFFCBA  BL	__irthermo3_driver_hal_gpioMap+0
;__irthermo3_driver.c, 286 :: 		}
L_end_irthermo3_i2cDriverInit:
0x2A34	0xF8DDE000  LDR	LR, [SP, #0]
0x2A38	0xB001    ADD	SP, SP, #4
0x2A3A	0x4770    BX	LR
0x2A3C	0x00032000  	__irthermo3_driver__slaveAddress+0
; end of _irthermo3_i2cDriverInit
__irthermo3_driver_hal_i2cMap:
;__hal_tiva.c, 90 :: 		static void hal_i2cMap(T_HAL_P i2cObj)
; i2cObj start address is: 0 (R0)
; i2cObj end address is: 0 (R0)
; i2cObj start address is: 0 (R0)
;__hal_tiva.c, 94 :: 		fp_i2cStart    = tmp->i2cStart;
0x23AC	0x6802    LDR	R2, [R0, #0]
0x23AE	0x4906    LDR	R1, [PC, #24]
0x23B0	0x600A    STR	R2, [R1, #0]
;__hal_tiva.c, 95 :: 		fp_i2cWrite    = tmp->i2cWrite;
0x23B2	0x1D01    ADDS	R1, R0, #4
0x23B4	0x680A    LDR	R2, [R1, #0]
0x23B6	0x4905    LDR	R1, [PC, #20]
0x23B8	0x600A    STR	R2, [R1, #0]
;__hal_tiva.c, 96 :: 		fp_i2cRead     = tmp->i2cRead;
0x23BA	0xF2000108  ADDW	R1, R0, #8
; i2cObj end address is: 0 (R0)
0x23BE	0x680A    LDR	R2, [R1, #0]
0x23C0	0x4903    LDR	R1, [PC, #12]
0x23C2	0x600A    STR	R2, [R1, #0]
;__hal_tiva.c, 97 :: 		}
L_end_hal_i2cMap:
0x23C4	0x4770    BX	LR
0x23C6	0xBF00    NOP
0x23C8	0x005C2000  	__irthermo3_driver_fp_i2cStart+0
0x23CC	0x00602000  	__irthermo3_driver_fp_i2cWrite+0
0x23D0	0x00642000  	__irthermo3_driver_fp_i2cRead+0
; end of __irthermo3_driver_hal_i2cMap
__irthermo3_driver_hal_gpioMap:
;__irthermo3_hal.c, 321 :: 		static void hal_gpioMap(T_HAL_P gpioObj)
;__irthermo3_hal.c, 397 :: 		}
L_end_hal_gpioMap:
0x23A8	0x4770    BX	LR
; end of __irthermo3_driver_hal_gpioMap
_irthermo3_init:
;__irthermo3_driver.c, 305 :: 		void irthermo3_init(){
0x2E24	0xB082    SUB	SP, SP, #8
0x2E26	0xF8CDE000  STR	LR, [SP, #0]
;__irthermo3_driver.c, 306 :: 		waitForEEPROM(750);
0x2E2A	0xF24020EE  MOVW	R0, #750
0x2E2E	0xF7FFFB15  BL	_waitForEEPROM+0
;__irthermo3_driver.c, 307 :: 		irthermo3_setMode(_MODE_SLEEP);  //MUST BE IN SLEEP MODE BEFORE READINGS
0x2E32	0x2001    MOVS	R0, #1
0x2E34	0xF7FFFB6C  BL	_irthermo3_setMode+0
;__irthermo3_driver.c, 309 :: 		P_R = (float)readEEPROM32(EE_P_R) * pow(2.0,-8.0);
0x2E38	0xF242400C  MOVW	R0, #9228
0x2E3C	0xF7FFFB2C  BL	_readEEPROM32+0
0x2E40	0xEE000A10  VMOV	S0, R0
0x2E44	0xEEB80A40  VCVT.F32.U32	S0, S0
0x2E48	0xED8D0A01  VSTR.32	S0, [SP, #4]
0x2E4C	0xEEFA0A00  VMOV.F32	S1, #-8
0x2E50	0xEEB00A00  VMOV.F32	S0, #2
0x2E54	0xF7FFFB78  BL	_pow+0
0x2E58	0xEDDD0A01  VLDR.32	S1, [SP, #4]
0x2E5C	0xEE200A80  VMUL.F32	S0, S1, S0
0x2E60	0x488F    LDR	R0, [PC, #572]
0x2E62	0xED000A00  VSTR.32	S0, [R0, #0]
;__irthermo3_driver.c, 310 :: 		P_G = (float)readEEPROM32(EE_P_G) * pow(2.0,-20.0);
0x2E66	0xF242400E  MOVW	R0, #9230
0x2E6A	0xF7FFFB15  BL	_readEEPROM32+0
0x2E6E	0xEE000A10  VMOV	S0, R0
0x2E72	0xEEB80A40  VCVT.F32.U32	S0, S0
0x2E76	0xED8D0A01  VSTR.32	S0, [SP, #4]
0x2E7A	0xEEFB0A04  VMOV.F32	S1, #-20
0x2E7E	0xEEB00A00  VMOV.F32	S0, #2
0x2E82	0xF7FFFB61  BL	_pow+0
0x2E86	0xEDDD0A01  VLDR.32	S1, [SP, #4]
0x2E8A	0xEE200A80  VMUL.F32	S0, S1, S0
0x2E8E	0x4885    LDR	R0, [PC, #532]
0x2E90	0xED000A00  VSTR.32	S0, [R0, #0]
;__irthermo3_driver.c, 311 :: 		P_T = (float)readEEPROM32(EE_P_T) * pow(2.0,-44.0);
0x2E94	0xF2424010  MOVW	R0, #9232
0x2E98	0xF7FFFAFE  BL	_readEEPROM32+0
0x2E9C	0xEE000A10  VMOV	S0, R0
0x2EA0	0xEEB80A40  VCVT.F32.U32	S0, S0
0x2EA4	0xED8D0A01  VSTR.32	S0, [SP, #4]
0x2EA8	0x487F    LDR	R0, [PC, #508]
0x2EAA	0xEE000A90  VMOV	S1, R0
0x2EAE	0xEEB00A00  VMOV.F32	S0, #2
0x2EB2	0xF7FFFB49  BL	_pow+0
0x2EB6	0xEDDD0A01  VLDR.32	S1, [SP, #4]
0x2EBA	0xEE200A80  VMUL.F32	S0, S1, S0
0x2EBE	0x487B    LDR	R0, [PC, #492]
0x2EC0	0xED000A00  VSTR.32	S0, [R0, #0]
;__irthermo3_driver.c, 312 :: 		P_O = (float)readEEPROM32(EE_P_O) * pow(2.0,-8.0);
0x2EC4	0xF2424012  MOVW	R0, #9234
0x2EC8	0xF7FFFAE6  BL	_readEEPROM32+0
0x2ECC	0xEE000A10  VMOV	S0, R0
0x2ED0	0xEEB80A40  VCVT.F32.U32	S0, S0
0x2ED4	0xED8D0A01  VSTR.32	S0, [SP, #4]
0x2ED8	0xEEFA0A00  VMOV.F32	S1, #-8
0x2EDC	0xEEB00A00  VMOV.F32	S0, #2
0x2EE0	0xF7FFFB32  BL	_pow+0
0x2EE4	0xEDDD0A01  VLDR.32	S1, [SP, #4]
0x2EE8	0xEE200A80  VMUL.F32	S0, S1, S0
0x2EEC	0x4870    LDR	R0, [PC, #448]
0x2EEE	0xED000A00  VSTR.32	S0, [R0, #0]
;__irthermo3_driver.c, 313 :: 		Ea = (float)readEEPROM32(EE_Ea) * pow(2.0,-16.0);
0x2EF2	0xF2424024  MOVW	R0, #9252
0x2EF6	0xF7FFFACF  BL	_readEEPROM32+0
0x2EFA	0xEE000A10  VMOV	S0, R0
0x2EFE	0xEEB80A40  VCVT.F32.U32	S0, S0
0x2F02	0xED8D0A01  VSTR.32	S0, [SP, #4]
0x2F06	0xEEFB0A00  VMOV.F32	S1, #-16
0x2F0A	0xEEB00A00  VMOV.F32	S0, #2
0x2F0E	0xF7FFFB1B  BL	_pow+0
0x2F12	0xEDDD0A01  VLDR.32	S1, [SP, #4]
0x2F16	0xEE200A80  VMUL.F32	S0, S1, S0
0x2F1A	0x4866    LDR	R0, [PC, #408]
0x2F1C	0xED000A00  VSTR.32	S0, [R0, #0]
;__irthermo3_driver.c, 314 :: 		Eb = (float)readEEPROM32(EE_Eb) * pow(2.0,-8.0);
0x2F20	0xF2424026  MOVW	R0, #9254
0x2F24	0xF7FFFAB8  BL	_readEEPROM32+0
0x2F28	0xEE000A10  VMOV	S0, R0
0x2F2C	0xEEB80A40  VCVT.F32.U32	S0, S0
0x2F30	0xED8D0A01  VSTR.32	S0, [SP, #4]
0x2F34	0xEEFA0A00  VMOV.F32	S1, #-8
0x2F38	0xEEB00A00  VMOV.F32	S0, #2
0x2F3C	0xF7FFFB04  BL	_pow+0
0x2F40	0xEDDD0A01  VLDR.32	S1, [SP, #4]
0x2F44	0xEE200A80  VMUL.F32	S0, S1, S0
0x2F48	0x485B    LDR	R0, [PC, #364]
0x2F4A	0xED000A00  VSTR.32	S0, [R0, #0]
;__irthermo3_driver.c, 315 :: 		Fa = (float)readEEPROM32(EE_Fa) * pow(2.0,-46.0);
0x2F4E	0xF2424028  MOVW	R0, #9256
0x2F52	0xF7FFFAA1  BL	_readEEPROM32+0
0x2F56	0xEE000A10  VMOV	S0, R0
0x2F5A	0xEEB80A40  VCVT.F32.U32	S0, S0
0x2F5E	0xED8D0A01  VSTR.32	S0, [SP, #4]
0x2F62	0x4856    LDR	R0, [PC, #344]
0x2F64	0xEE000A90  VMOV	S1, R0
0x2F68	0xEEB00A00  VMOV.F32	S0, #2
0x2F6C	0xF7FFFAEC  BL	_pow+0
0x2F70	0xEDDD0A01  VLDR.32	S1, [SP, #4]
0x2F74	0xEE200A80  VMUL.F32	S0, S1, S0
0x2F78	0x4851    LDR	R0, [PC, #324]
0x2F7A	0xED000A00  VSTR.32	S0, [R0, #0]
;__irthermo3_driver.c, 316 :: 		Fb = (float)readEEPROM32(EE_Fb) * pow(2.0,-36.0);
0x2F7E	0xF242402A  MOVW	R0, #9258
0x2F82	0xF7FFFA89  BL	_readEEPROM32+0
0x2F86	0xEE000A10  VMOV	S0, R0
0x2F8A	0xEEB80A40  VCVT.F32.U32	S0, S0
0x2F8E	0xED8D0A01  VSTR.32	S0, [SP, #4]
0x2F92	0x484C    LDR	R0, [PC, #304]
0x2F94	0xEE000A90  VMOV	S1, R0
0x2F98	0xEEB00A00  VMOV.F32	S0, #2
0x2F9C	0xF7FFFAD4  BL	_pow+0
0x2FA0	0xEDDD0A01  VLDR.32	S1, [SP, #4]
0x2FA4	0xEE200A80  VMUL.F32	S0, S1, S0
0x2FA8	0x4847    LDR	R0, [PC, #284]
0x2FAA	0xED000A00  VSTR.32	S0, [R0, #0]
;__irthermo3_driver.c, 317 :: 		Ga = (float)readEEPROM32(EE_Ga) * pow(2.0,-36.0);
0x2FAE	0xF242402C  MOVW	R0, #9260
0x2FB2	0xF7FFFA71  BL	_readEEPROM32+0
0x2FB6	0xEE000A10  VMOV	S0, R0
0x2FBA	0xEEB80A40  VCVT.F32.U32	S0, S0
0x2FBE	0xED8D0A01  VSTR.32	S0, [SP, #4]
0x2FC2	0x4840    LDR	R0, [PC, #256]
0x2FC4	0xEE000A90  VMOV	S1, R0
0x2FC8	0xEEB00A00  VMOV.F32	S0, #2
0x2FCC	0xF7FFFABC  BL	_pow+0
0x2FD0	0xEDDD0A01  VLDR.32	S1, [SP, #4]
0x2FD4	0xEE200A80  VMUL.F32	S0, S1, S0
0x2FD8	0x483C    LDR	R0, [PC, #240]
0x2FDA	0xED000A00  VSTR.32	S0, [R0, #0]
;__irthermo3_driver.c, 318 :: 		Gb = (float)readEEPROM16(EE_Gb) * pow(2.0,-10.0);
0x2FDE	0xF242402E  MOVW	R0, #9262
0x2FE2	0xF7FEFA97  BL	_readEEPROM16+0
0x2FE6	0xEE000A10  VMOV	S0, R0
0x2FEA	0xEEB80A40  VCVT.F32.U32	S0, S0
0x2FEE	0xED8D0A01  VSTR.32	S0, [SP, #4]
0x2FF2	0xEEFA0A04  VMOV.F32	S1, #-10
0x2FF6	0xEEB00A00  VMOV.F32	S0, #2
0x2FFA	0xF7FFFAA5  BL	_pow+0
0x2FFE	0xEDDD0A01  VLDR.32	S1, [SP, #4]
0x3002	0xEE200A80  VMUL.F32	S0, S1, S0
0x3006	0x4832    LDR	R0, [PC, #200]
0x3008	0xED000A00  VSTR.32	S0, [R0, #0]
;__irthermo3_driver.c, 319 :: 		Ka = (float)readEEPROM16(EE_Ka) * pow(2.0,-10.0);
0x300C	0xF242402F  MOVW	R0, #9263
0x3010	0xF7FEFA80  BL	_readEEPROM16+0
0x3014	0xEE000A10  VMOV	S0, R0
0x3018	0xEEB80A40  VCVT.F32.U32	S0, S0
0x301C	0xED8D0A01  VSTR.32	S0, [SP, #4]
0x3020	0xEEFA0A04  VMOV.F32	S1, #-10
0x3024	0xEEB00A00  VMOV.F32	S0, #2
0x3028	0xF7FFFA8E  BL	_pow+0
0x302C	0xEDDD0A01  VLDR.32	S1, [SP, #4]
0x3030	0xEE200A80  VMUL.F32	S0, S1, S0
0x3034	0x4827    LDR	R0, [PC, #156]
0x3036	0xED000A00  VSTR.32	S0, [R0, #0]
;__irthermo3_driver.c, 320 :: 		Ha = (float)readEEPROM16(EE_Ha) * pow(2.0,-14.0);
0x303A	0xF2424081  MOVW	R0, #9345
0x303E	0xF7FEFA69  BL	_readEEPROM16+0
0x3042	0xEE000A10  VMOV	S0, R0
0x3046	0xEEB80A40  VCVT.F32.U32	S0, S0
0x304A	0xED8D0A01  VSTR.32	S0, [SP, #4]
0x304E	0xEEFA0A0C  VMOV.F32	S1, #-14
0x3052	0xEEB00A00  VMOV.F32	S0, #2
0x3056	0xF7FFFA77  BL	_pow+0
0x305A	0xEDDD0A01  VLDR.32	S1, [SP, #4]
0x305E	0xEE200A80  VMUL.F32	S0, S1, S0
0x3062	0x481D    LDR	R0, [PC, #116]
0x3064	0xED000A00  VSTR.32	S0, [R0, #0]
;__irthermo3_driver.c, 321 :: 		Hb = (float)readEEPROM16(EE_Hb) * pow(2.0,-14.0);
0x3068	0xF2424082  MOVW	R0, #9346
0x306C	0xF7FEFA52  BL	_readEEPROM16+0
0x3070	0xEE000A10  VMOV	S0, R0
0x3074	0xEEB80A40  VCVT.F32.U32	S0, S0
0x3078	0xED8D0A01  VSTR.32	S0, [SP, #4]
0x307C	0xEEFA0A0C  VMOV.F32	S1, #-14
0x3080	0xEEB00A00  VMOV.F32	S0, #2
0x3084	0xF7FFFA60  BL	_pow+0
0x3088	0xEDDD0A01  VLDR.32	S1, [SP, #4]
0x308C	0xEE200A80  VMUL.F32	S0, S1, S0
0x3090	0x4812    LDR	R0, [PC, #72]
0x3092	0xED000A00  VSTR.32	S0, [R0, #0]
;__irthermo3_driver.c, 322 :: 		}
L_end_irthermo3_init:
0x3096	0xF8DDE000  LDR	LR, [SP, #0]
0x309A	0xB002    ADD	SP, SP, #8
0x309C	0x4770    BX	LR
0x309E	0xBF00    NOP
0x30A0	0x00502000  	_P_R+0
0x30A4	0x00542000  	_P_G+0
0x30A8	0x0000C230  	#-1037041664
0x30AC	0x00582000  	_P_T+0
0x30B0	0x004C2000  	_P_O+0
0x30B4	0x00682000  	_Ea+0
0x30B8	0x006C2000  	_Eb+0
0x30BC	0x0000C238  	#-1036517376
0x30C0	0x00702000  	_Fa+0
0x30C4	0x0000C210  	#-1039138816
0x30C8	0x00742000  	_Fb+0
0x30CC	0x00782000  	_Ga+0
0x30D0	0x00482000  	_Gb+0
0x30D4	0x007C2000  	_Ka+0
0x30D8	0x00802000  	_Ha+0
0x30DC	0x00842000  	_Hb+0
; end of _irthermo3_init
_waitForEEPROM:
;__irthermo3_driver.c, 188 :: 		void waitForEEPROM(uint16_t timeout_ms){
0x245C	0xB083    SUB	SP, SP, #12
0x245E	0xF8CDE000  STR	LR, [SP, #0]
0x2462	0xF8AD0008  STRH	R0, [SP, #8]
;__irthermo3_driver.c, 189 :: 		uint16_t counter = 0;
0x2466	0xF2400100  MOVW	R1, #0
0x246A	0xF8AD1004  STRH	R1, [SP, #4]
;__irthermo3_driver.c, 190 :: 		while(eepromBusy()){
L_waitForEEPROM19:
0x246E	0xF7FFFC2D  BL	_eepromBusy+0
0x2472	0xB168    CBZ	R0, L_waitForEEPROM20
;__irthermo3_driver.c, 191 :: 		Delay_1ms();
0x2474	0xF7FEFB40  BL	_Delay_1ms+0
;__irthermo3_driver.c, 192 :: 		counter++;
0x2478	0xF8BD1004  LDRH	R1, [SP, #4]
0x247C	0x1C4A    ADDS	R2, R1, #1
0x247E	0xB292    UXTH	R2, R2
0x2480	0xF8AD2004  STRH	R2, [SP, #4]
;__irthermo3_driver.c, 193 :: 		if(counter > timeout_ms){
0x2484	0xF8BD1008  LDRH	R1, [SP, #8]
0x2488	0x428A    CMP	R2, R1
0x248A	0xD900    BLS	L_waitForEEPROM21
;__irthermo3_driver.c, 194 :: 		return;
0x248C	0xE000    B	L_end_waitForEEPROM
;__irthermo3_driver.c, 195 :: 		}
L_waitForEEPROM21:
;__irthermo3_driver.c, 196 :: 		}
0x248E	0xE7EE    B	L_waitForEEPROM19
L_waitForEEPROM20:
;__irthermo3_driver.c, 197 :: 		}
L_end_waitForEEPROM:
0x2490	0xF8DDE000  LDR	LR, [SP, #0]
0x2494	0xB003    ADD	SP, SP, #12
0x2496	0x4770    BX	LR
; end of _waitForEEPROM
_eepromBusy:
;__irthermo3_driver.c, 183 :: 		uint8_t eepromBusy(){
0x1CCC	0xB081    SUB	SP, SP, #4
0x1CCE	0xF8CDE000  STR	LR, [SP, #0]
;__irthermo3_driver.c, 184 :: 		uint8_t retValue = (getStatus() & (uint16_t)(0x0001 << BIT_EEPROM_BUSY));
0x1CD2	0xF7FFFC6B  BL	_getStatus+0
0x1CD6	0xF4007000  AND	R0, R0, #512
;__irthermo3_driver.c, 185 :: 		return retValue;
0x1CDA	0xB2C0    UXTB	R0, R0
;__irthermo3_driver.c, 186 :: 		}
L_end_eepromBusy:
0x1CDC	0xF8DDE000  LDR	LR, [SP, #0]
0x1CE0	0xB001    ADD	SP, SP, #4
0x1CE2	0x4770    BX	LR
; end of _eepromBusy
_getStatus:
;__irthermo3_driver.c, 128 :: 		uint16_t getStatus(){
0x15AC	0xB081    SUB	SP, SP, #4
0x15AE	0xF8CDE000  STR	LR, [SP, #0]
;__irthermo3_driver.c, 129 :: 		return readEEPROM16(REG_STATUS);
0x15B2	0xF64370FF  MOVW	R0, #16383
0x15B6	0xF7FFFFAD  BL	_readEEPROM16+0
;__irthermo3_driver.c, 130 :: 		}
L_end_getStatus:
0x15BA	0xF8DDE000  LDR	LR, [SP, #0]
0x15BE	0xB001    ADD	SP, SP, #4
0x15C0	0x4770    BX	LR
; end of _getStatus
_readEEPROM16:
;__irthermo3_driver.c, 200 :: 		uint16_t readEEPROM16(uint16_t adr){
; adr start address is: 0 (R0)
0x1514	0xB082    SUB	SP, SP, #8
0x1516	0xF8CDE000  STR	LR, [SP, #0]
; adr end address is: 0 (R0)
; adr start address is: 0 (R0)
;__irthermo3_driver.c, 203 :: 		uint16_t retVal = 0;
;__irthermo3_driver.c, 204 :: 		adress[0] = (adr & 0xFF00) >> 8;
0x151A	0xAA01    ADD	R2, SP, #4
0x151C	0xF400417F  AND	R1, R0, #65280
0x1520	0xB289    UXTH	R1, R1
0x1522	0x0A09    LSRS	R1, R1, #8
0x1524	0x7011    STRB	R1, [R2, #0]
;__irthermo3_driver.c, 205 :: 		adress[1] = (adr & 0x00FF);
0x1526	0x1C52    ADDS	R2, R2, #1
0x1528	0xF00001FF  AND	R1, R0, #255
; adr end address is: 0 (R0)
0x152C	0x7011    STRB	R1, [R2, #0]
;__irthermo3_driver.c, 206 :: 		hal_i2cStart();
0x152E	0xF7FFFF05  BL	__irthermo3_driver_hal_i2cStart+0
;__irthermo3_driver.c, 207 :: 		hal_i2cWrite(_slaveAddress,adress,2,END_MODE_RESTART);
0x1532	0xAA01    ADD	R2, SP, #4
0x1534	0x4910    LDR	R1, [PC, #64]
0x1536	0x7809    LDRB	R1, [R1, #0]
0x1538	0x2301    MOVS	R3, #1
0x153A	0xB2C8    UXTB	R0, R1
0x153C	0x4611    MOV	R1, R2
0x153E	0x2202    MOVS	R2, #2
0x1540	0xF7FFFF06  BL	__irthermo3_driver_hal_i2cWrite+0
;__irthermo3_driver.c, 208 :: 		hal_i2cRead(_slaveAddress,tmp,2,END_MODE_STOP);
0x1544	0xF10D0206  ADD	R2, SP, #6
0x1548	0x490B    LDR	R1, [PC, #44]
0x154A	0x7809    LDRB	R1, [R1, #0]
0x154C	0x2300    MOVS	R3, #0
0x154E	0xB2C8    UXTB	R0, R1
0x1550	0x4611    MOV	R1, R2
0x1552	0x2202    MOVS	R2, #2
0x1554	0xF7FFFBA0  BL	__irthermo3_driver_hal_i2cRead+0
;__irthermo3_driver.c, 209 :: 		retVal = tmp[0];
0x1558	0xF10D0306  ADD	R3, SP, #6
0x155C	0x7819    LDRB	R1, [R3, #0]
; retVal start address is: 0 (R0)
0x155E	0xB2C8    UXTB	R0, R1
;__irthermo3_driver.c, 210 :: 		retVal <<= 8;
0x1560	0x0202    LSLS	R2, R0, #8
0x1562	0xB292    UXTH	R2, R2
; retVal end address is: 0 (R0)
;__irthermo3_driver.c, 211 :: 		retVal |= tmp[1];
0x1564	0x1C59    ADDS	R1, R3, #1
0x1566	0x7809    LDRB	R1, [R1, #0]
0x1568	0xEA420101  ORR	R1, R2, R1, LSL #0
;__irthermo3_driver.c, 212 :: 		return retVal;
0x156C	0xB288    UXTH	R0, R1
;__irthermo3_driver.c, 213 :: 		}
L_end_readEEPROM16:
0x156E	0xF8DDE000  LDR	LR, [SP, #0]
0x1572	0xB002    ADD	SP, SP, #8
0x1574	0x4770    BX	LR
0x1576	0xBF00    NOP
0x1578	0x00032000  	__irthermo3_driver__slaveAddress+0
; end of _readEEPROM16
__irthermo3_driver_hal_i2cStart:
;__hal_tiva.c, 99 :: 		static int hal_i2cStart()
;__hal_tiva.c, 101 :: 		int res = 0;
; res start address is: 8 (R2)
0x133C	0xF2400200  MOVW	R2, #0
0x1340	0xB212    SXTH	R2, R2
;__hal_tiva.c, 102 :: 		startF = 1;
0x1342	0x2101    MOVS	R1, #1
0x1344	0x4801    LDR	R0, [PC, #4]
0x1346	0x7001    STRB	R1, [R0, #0]
;__hal_tiva.c, 103 :: 		return res;
0x1348	0xB210    SXTH	R0, R2
; res end address is: 8 (R2)
;__hal_tiva.c, 104 :: 		}
L_end_hal_i2cStart:
0x134A	0x4770    BX	LR
0x134C	0x00002000  	__irthermo3_driver_startF+0
; end of __irthermo3_driver_hal_i2cStart
__irthermo3_driver_hal_i2cWrite:
;__hal_tiva.c, 106 :: 		static int hal_i2cWrite(uint8_t slaveAddress, uint8_t *pBuf, uint16_t nBytes, uint8_t endMode)
; pBuf start address is: 4 (R1)
; slaveAddress start address is: 0 (R0)
0x1350	0xB085    SUB	SP, SP, #20
0x1352	0xF8CDE000  STR	LR, [SP, #0]
0x1356	0xF8AD200C  STRH	R2, [SP, #12]
0x135A	0x460A    MOV	R2, R1
0x135C	0xF88D3010  STRB	R3, [SP, #16]
; pBuf end address is: 4 (R1)
; slaveAddress end address is: 0 (R0)
; slaveAddress start address is: 0 (R0)
; pBuf start address is: 8 (R2)
;__hal_tiva.c, 108 :: 		int res = 0;
0x1360	0xF2400400  MOVW	R4, #0
0x1364	0xF8AD4008  STRH	R4, [SP, #8]
;__hal_tiva.c, 109 :: 		uint8_t *ptr = pBuf;
; ptr start address is: 4 (R1)
0x1368	0x4611    MOV	R1, R2
; pBuf end address is: 8 (R2)
;__hal_tiva.c, 111 :: 		if( startF ) {
0x136A	0x4C42    LDR	R4, [PC, #264]
0x136C	0x7824    LDRB	R4, [R4, #0]
0x136E	0xB154    CBZ	R4, L___irthermo3_driver_hal_i2cWrite0
;__hal_tiva.c, 112 :: 		fp_i2cStart(slaveAddress, _I2C_DIR_MASTER_TRANSMIT);
0x1370	0x9101    STR	R1, [SP, #4]
0x1372	0x2100    MOVS	R1, #0
; slaveAddress end address is: 0 (R0)
0x1374	0x4C40    LDR	R4, [PC, #256]
0x1376	0x6824    LDR	R4, [R4, #0]
0x1378	0x47A0    BLX	R4
0x137A	0x9901    LDR	R1, [SP, #4]
;__hal_tiva.c, 113 :: 		Delay_1ms();
0x137C	0xF7FFFBBC  BL	_Delay_1ms+0
;__hal_tiva.c, 114 :: 		startF = 0;
0x1380	0x2500    MOVS	R5, #0
0x1382	0x4C3C    LDR	R4, [PC, #240]
0x1384	0x7025    STRB	R5, [R4, #0]
;__hal_tiva.c, 115 :: 		}
L___irthermo3_driver_hal_i2cWrite0:
;__hal_tiva.c, 116 :: 		if(nBytes == 1) {
0x1386	0xF8BD400C  LDRH	R4, [SP, #12]
0x138A	0x2C01    CMP	R4, #1
0x138C	0xD10D    BNE	L___irthermo3_driver_hal_i2cWrite1
;__hal_tiva.c, 117 :: 		res |= fp_i2cWrite( *ptr, _I2C_MASTER_MODE_SINGLE_SEND );
0x138E	0x780C    LDRB	R4, [R1, #0]
; ptr end address is: 4 (R1)
0x1390	0x2107    MOVS	R1, #7
0x1392	0xB2E0    UXTB	R0, R4
0x1394	0x4C39    LDR	R4, [PC, #228]
0x1396	0x6824    LDR	R4, [R4, #0]
0x1398	0x47A0    BLX	R4
0x139A	0xF9BD4008  LDRSH	R4, [SP, #8]
0x139E	0x4304    ORRS	R4, R0
0x13A0	0xF8AD4008  STRH	R4, [SP, #8]
;__hal_tiva.c, 118 :: 		Delay_1ms();
0x13A4	0xF7FFFBA8  BL	_Delay_1ms+0
;__hal_tiva.c, 119 :: 		} else if(nBytes == 2) {
0x13A8	0xE057    B	L___irthermo3_driver_hal_i2cWrite2
L___irthermo3_driver_hal_i2cWrite1:
; ptr start address is: 4 (R1)
0x13AA	0xF8BD400C  LDRH	R4, [SP, #12]
0x13AE	0x2C02    CMP	R4, #2
0x13B0	0xD11C    BNE	L___irthermo3_driver_hal_i2cWrite3
;__hal_tiva.c, 120 :: 		res |= fp_i2cWrite( *ptr++, _I2C_MASTER_MODE_BURST_SEND_START );
0x13B2	0x780C    LDRB	R4, [R1, #0]
0x13B4	0x9101    STR	R1, [SP, #4]
0x13B6	0x2103    MOVS	R1, #3
0x13B8	0xB2E0    UXTB	R0, R4
0x13BA	0x4C30    LDR	R4, [PC, #192]
0x13BC	0x6824    LDR	R4, [R4, #0]
0x13BE	0x47A0    BLX	R4
0x13C0	0x9901    LDR	R1, [SP, #4]
0x13C2	0xF9BD4008  LDRSH	R4, [SP, #8]
0x13C6	0x4304    ORRS	R4, R0
0x13C8	0xF8AD4008  STRH	R4, [SP, #8]
0x13CC	0x1C4C    ADDS	R4, R1, #1
; ptr end address is: 4 (R1)
; ptr start address is: 0 (R0)
0x13CE	0x4620    MOV	R0, R4
;__hal_tiva.c, 121 :: 		Delay_1ms();
0x13D0	0xF7FFFB92  BL	_Delay_1ms+0
;__hal_tiva.c, 122 :: 		res |= fp_i2cWrite( *ptr, _I2C_MASTER_MODE_BURST_SEND_FINISH );
0x13D4	0x7804    LDRB	R4, [R0, #0]
; ptr end address is: 0 (R0)
0x13D6	0x2105    MOVS	R1, #5
0x13D8	0xB2E0    UXTB	R0, R4
0x13DA	0x4C28    LDR	R4, [PC, #160]
0x13DC	0x6824    LDR	R4, [R4, #0]
0x13DE	0x47A0    BLX	R4
0x13E0	0xF9BD4008  LDRSH	R4, [SP, #8]
0x13E4	0x4304    ORRS	R4, R0
0x13E6	0xF8AD4008  STRH	R4, [SP, #8]
;__hal_tiva.c, 123 :: 		} else {
0x13EA	0xE036    B	L___irthermo3_driver_hal_i2cWrite4
L___irthermo3_driver_hal_i2cWrite3:
;__hal_tiva.c, 124 :: 		res |= fp_i2cWrite( *ptr++, _I2C_MASTER_MODE_BURST_SEND_START );
; ptr start address is: 4 (R1)
0x13EC	0x780C    LDRB	R4, [R1, #0]
0x13EE	0x9101    STR	R1, [SP, #4]
0x13F0	0x2103    MOVS	R1, #3
0x13F2	0xB2E0    UXTB	R0, R4
0x13F4	0x4C21    LDR	R4, [PC, #132]
0x13F6	0x6824    LDR	R4, [R4, #0]
0x13F8	0x47A0    BLX	R4
0x13FA	0x9901    LDR	R1, [SP, #4]
0x13FC	0xF9BD4008  LDRSH	R4, [SP, #8]
0x1400	0x4304    ORRS	R4, R0
0x1402	0xF8AD4008  STRH	R4, [SP, #8]
0x1406	0x1C4B    ADDS	R3, R1, #1
; ptr end address is: 4 (R1)
; ptr start address is: 12 (R3)
;__hal_tiva.c, 125 :: 		Delay_1ms();
0x1408	0xF7FFFB76  BL	_Delay_1ms+0
; ptr end address is: 12 (R3)
0x140C	0x4619    MOV	R1, R3
;__hal_tiva.c, 126 :: 		while(--nBytes > 1) {
L___irthermo3_driver_hal_i2cWrite5:
; ptr start address is: 4 (R1)
0x140E	0xF8BD400C  LDRH	R4, [SP, #12]
0x1412	0x1E64    SUBS	R4, R4, #1
0x1414	0xB2A4    UXTH	R4, R4
0x1416	0xF8AD400C  STRH	R4, [SP, #12]
0x141A	0x2C01    CMP	R4, #1
0x141C	0xD912    BLS	L___irthermo3_driver_hal_i2cWrite6
;__hal_tiva.c, 127 :: 		res |= fp_i2cWrite( *ptr++, _I2C_MASTER_MODE_BURST_SEND_CONT );
0x141E	0x780C    LDRB	R4, [R1, #0]
0x1420	0x9101    STR	R1, [SP, #4]
0x1422	0x2101    MOVS	R1, #1
0x1424	0xB2E0    UXTB	R0, R4
0x1426	0x4C15    LDR	R4, [PC, #84]
0x1428	0x6824    LDR	R4, [R4, #0]
0x142A	0x47A0    BLX	R4
0x142C	0x9901    LDR	R1, [SP, #4]
0x142E	0xF9BD4008  LDRSH	R4, [SP, #8]
0x1432	0x4304    ORRS	R4, R0
0x1434	0xF8AD4008  STRH	R4, [SP, #8]
0x1438	0x1C4C    ADDS	R4, R1, #1
; ptr end address is: 4 (R1)
; ptr start address is: 12 (R3)
0x143A	0x4623    MOV	R3, R4
;__hal_tiva.c, 128 :: 		Delay_1ms();
0x143C	0xF7FFFB5C  BL	_Delay_1ms+0
;__hal_tiva.c, 129 :: 		}
0x1440	0x4619    MOV	R1, R3
; ptr end address is: 12 (R3)
0x1442	0xE7E4    B	L___irthermo3_driver_hal_i2cWrite5
L___irthermo3_driver_hal_i2cWrite6:
;__hal_tiva.c, 130 :: 		res |= fp_i2cWrite( *ptr, _I2C_MASTER_MODE_BURST_SEND_FINISH );
; ptr start address is: 4 (R1)
0x1444	0x780C    LDRB	R4, [R1, #0]
; ptr end address is: 4 (R1)
0x1446	0x2105    MOVS	R1, #5
0x1448	0xB2E0    UXTB	R0, R4
0x144A	0x4C0C    LDR	R4, [PC, #48]
0x144C	0x6824    LDR	R4, [R4, #0]
0x144E	0x47A0    BLX	R4
0x1450	0xF9BD4008  LDRSH	R4, [SP, #8]
0x1454	0x4304    ORRS	R4, R0
0x1456	0xF8AD4008  STRH	R4, [SP, #8]
;__hal_tiva.c, 131 :: 		}
L___irthermo3_driver_hal_i2cWrite4:
L___irthermo3_driver_hal_i2cWrite2:
;__hal_tiva.c, 132 :: 		if( endMode == END_MODE_RESTART ){
0x145A	0xF89D4010  LDRB	R4, [SP, #16]
0x145E	0x2C01    CMP	R4, #1
0x1460	0xD102    BNE	L___irthermo3_driver_hal_i2cWrite7
;__hal_tiva.c, 133 :: 		startF = 1;
0x1462	0x2501    MOVS	R5, #1
0x1464	0x4C03    LDR	R4, [PC, #12]
0x1466	0x7025    STRB	R5, [R4, #0]
;__hal_tiva.c, 134 :: 		}
L___irthermo3_driver_hal_i2cWrite7:
;__hal_tiva.c, 135 :: 		return res;
0x1468	0xF9BD0008  LDRSH	R0, [SP, #8]
;__hal_tiva.c, 136 :: 		}
L_end_hal_i2cWrite:
0x146C	0xF8DDE000  LDR	LR, [SP, #0]
0x1470	0xB005    ADD	SP, SP, #20
0x1472	0x4770    BX	LR
0x1474	0x00002000  	__irthermo3_driver_startF+0
0x1478	0x005C2000  	__irthermo3_driver_fp_i2cStart+0
0x147C	0x00602000  	__irthermo3_driver_fp_i2cWrite+0
; end of __irthermo3_driver_hal_i2cWrite
_I2C0_Master_Slave_Addr_Set:
;__Lib_I2C_09.c, 653 :: 		
; dir start address is: 4 (R1)
; slave_addr start address is: 0 (R0)
0x0C28	0xB081    SUB	SP, SP, #4
0x0C2A	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; slave_addr end address is: 0 (R0)
; slave_addr start address is: 0 (R0)
; dir start address is: 4 (R1)
;__Lib_I2C_09.c, 654 :: 		
0x0C2E	0xB2CA    UXTB	R2, R1
; dir end address is: 4 (R1)
0x0C30	0xB2C1    UXTB	R1, R0
; slave_addr end address is: 0 (R0)
0x0C32	0x4803    LDR	R0, [PC, #12]
0x0C34	0xF7FFFB84  BL	__Lib_I2C_09_I2Cx_Master_Slave_Addr_Set+0
;__Lib_I2C_09.c, 655 :: 		
L_end_I2C0_Master_Slave_Addr_Set:
0x0C38	0xF8DDE000  LDR	LR, [SP, #0]
0x0C3C	0xB001    ADD	SP, SP, #4
0x0C3E	0x4770    BX	LR
0x0C40	0x00004002  	I2C0_MSA+0
; end of _I2C0_Master_Slave_Addr_Set
__Lib_I2C_09_I2Cx_Master_Slave_Addr_Set:
;__Lib_I2C_09.c, 313 :: 		
; dir start address is: 8 (R2)
; slave_addr start address is: 4 (R1)
; i2cBase start address is: 0 (R0)
0x0340	0xB081    SUB	SP, SP, #4
; dir end address is: 8 (R2)
; slave_addr end address is: 4 (R1)
; i2cBase end address is: 0 (R0)
; i2cBase start address is: 0 (R0)
; slave_addr start address is: 4 (R1)
; dir start address is: 8 (R2)
;__Lib_I2C_09.c, 314 :: 		
0x0342	0x004B    LSLS	R3, R1, #1
0x0344	0xB29B    UXTH	R3, R3
; slave_addr end address is: 4 (R1)
0x0346	0x4313    ORRS	R3, R2
0x0348	0xB29B    UXTH	R3, R3
; dir end address is: 8 (R2)
0x034A	0x6003    STR	R3, [R0, #0]
; i2cBase end address is: 0 (R0)
;__Lib_I2C_09.c, 315 :: 		
L_end_I2Cx_Master_Slave_Addr_Set:
0x034C	0xB001    ADD	SP, SP, #4
0x034E	0x4770    BX	LR
; end of __Lib_I2C_09_I2Cx_Master_Slave_Addr_Set
_I2C1_Master_Slave_Addr_Set:
;__Lib_I2C_09.c, 712 :: 		
; dir start address is: 4 (R1)
; slave_addr start address is: 0 (R0)
0x0C0C	0xB081    SUB	SP, SP, #4
0x0C0E	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; slave_addr end address is: 0 (R0)
; slave_addr start address is: 0 (R0)
; dir start address is: 4 (R1)
;__Lib_I2C_09.c, 713 :: 		
0x0C12	0xB2CA    UXTB	R2, R1
; dir end address is: 4 (R1)
0x0C14	0xB2C1    UXTB	R1, R0
; slave_addr end address is: 0 (R0)
0x0C16	0x4803    LDR	R0, [PC, #12]
0x0C18	0xF7FFFB92  BL	__Lib_I2C_09_I2Cx_Master_Slave_Addr_Set+0
;__Lib_I2C_09.c, 714 :: 		
L_end_I2C1_Master_Slave_Addr_Set:
0x0C1C	0xF8DDE000  LDR	LR, [SP, #0]
0x0C20	0xB001    ADD	SP, SP, #4
0x0C22	0x4770    BX	LR
0x0C24	0x10004002  	I2C1_MSA+0
; end of _I2C1_Master_Slave_Addr_Set
_I2C2_Master_Slave_Addr_Set:
;__Lib_I2C_09.c, 771 :: 		
; dir start address is: 4 (R1)
; slave_addr start address is: 0 (R0)
0x0C60	0xB081    SUB	SP, SP, #4
0x0C62	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; slave_addr end address is: 0 (R0)
; slave_addr start address is: 0 (R0)
; dir start address is: 4 (R1)
;__Lib_I2C_09.c, 772 :: 		
0x0C66	0xB2CA    UXTB	R2, R1
; dir end address is: 4 (R1)
0x0C68	0xB2C1    UXTB	R1, R0
; slave_addr end address is: 0 (R0)
0x0C6A	0x4803    LDR	R0, [PC, #12]
0x0C6C	0xF7FFFB68  BL	__Lib_I2C_09_I2Cx_Master_Slave_Addr_Set+0
;__Lib_I2C_09.c, 773 :: 		
L_end_I2C2_Master_Slave_Addr_Set:
0x0C70	0xF8DDE000  LDR	LR, [SP, #0]
0x0C74	0xB001    ADD	SP, SP, #4
0x0C76	0x4770    BX	LR
0x0C78	0x20004002  	I2C2_MSA+0
; end of _I2C2_Master_Slave_Addr_Set
_I2C3_Master_Slave_Addr_Set:
;__Lib_I2C_09.c, 829 :: 		
; dir start address is: 4 (R1)
; slave_addr start address is: 0 (R0)
0x0C44	0xB081    SUB	SP, SP, #4
0x0C46	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; slave_addr end address is: 0 (R0)
; slave_addr start address is: 0 (R0)
; dir start address is: 4 (R1)
;__Lib_I2C_09.c, 830 :: 		
0x0C4A	0xB2CA    UXTB	R2, R1
; dir end address is: 4 (R1)
0x0C4C	0xB2C1    UXTB	R1, R0
; slave_addr end address is: 0 (R0)
0x0C4E	0x4803    LDR	R0, [PC, #12]
0x0C50	0xF7FFFB76  BL	__Lib_I2C_09_I2Cx_Master_Slave_Addr_Set+0
;__Lib_I2C_09.c, 831 :: 		
L_end_I2C3_Master_Slave_Addr_Set:
0x0C54	0xF8DDE000  LDR	LR, [SP, #0]
0x0C58	0xB001    ADD	SP, SP, #4
0x0C5A	0x4770    BX	LR
0x0C5C	0x30004002  	I2C3_MSA+0
; end of _I2C3_Master_Slave_Addr_Set
_I2C4_Master_Slave_Addr_Set:
;__Lib_I2C_09.c, 888 :: 		
; dir start address is: 4 (R1)
; slave_addr start address is: 0 (R0)
0x0BF0	0xB081    SUB	SP, SP, #4
0x0BF2	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; slave_addr end address is: 0 (R0)
; slave_addr start address is: 0 (R0)
; dir start address is: 4 (R1)
;__Lib_I2C_09.c, 889 :: 		
0x0BF6	0xB2CA    UXTB	R2, R1
; dir end address is: 4 (R1)
0x0BF8	0xB2C1    UXTB	R1, R0
; slave_addr end address is: 0 (R0)
0x0BFA	0x4803    LDR	R0, [PC, #12]
0x0BFC	0xF7FFFBA0  BL	__Lib_I2C_09_I2Cx_Master_Slave_Addr_Set+0
;__Lib_I2C_09.c, 890 :: 		
L_end_I2C4_Master_Slave_Addr_Set:
0x0C00	0xF8DDE000  LDR	LR, [SP, #0]
0x0C04	0xB001    ADD	SP, SP, #4
0x0C06	0x4770    BX	LR
0x0C08	0x0000400C  	I2C4_MSA+0
; end of _I2C4_Master_Slave_Addr_Set
_I2C5_Master_Slave_Addr_Set:
;__Lib_I2C_09.c, 947 :: 		
; dir start address is: 4 (R1)
; slave_addr start address is: 0 (R0)
0x0B9C	0xB081    SUB	SP, SP, #4
0x0B9E	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; slave_addr end address is: 0 (R0)
; slave_addr start address is: 0 (R0)
; dir start address is: 4 (R1)
;__Lib_I2C_09.c, 948 :: 		
0x0BA2	0xB2CA    UXTB	R2, R1
; dir end address is: 4 (R1)
0x0BA4	0xB2C1    UXTB	R1, R0
; slave_addr end address is: 0 (R0)
0x0BA6	0x4803    LDR	R0, [PC, #12]
0x0BA8	0xF7FFFBCA  BL	__Lib_I2C_09_I2Cx_Master_Slave_Addr_Set+0
;__Lib_I2C_09.c, 949 :: 		
L_end_I2C5_Master_Slave_Addr_Set:
0x0BAC	0xF8DDE000  LDR	LR, [SP, #0]
0x0BB0	0xB001    ADD	SP, SP, #4
0x0BB2	0x4770    BX	LR
0x0BB4	0x1000400C  	I2C5_MSA+0
; end of _I2C5_Master_Slave_Addr_Set
_I2C6_Master_Slave_Addr_Set:
;__Lib_I2C_09.c, 1006 :: 		
; dir start address is: 4 (R1)
; slave_addr start address is: 0 (R0)
0x0B80	0xB081    SUB	SP, SP, #4
0x0B82	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; slave_addr end address is: 0 (R0)
; slave_addr start address is: 0 (R0)
; dir start address is: 4 (R1)
;__Lib_I2C_09.c, 1007 :: 		
0x0B86	0xB2CA    UXTB	R2, R1
; dir end address is: 4 (R1)
0x0B88	0xB2C1    UXTB	R1, R0
; slave_addr end address is: 0 (R0)
0x0B8A	0x4803    LDR	R0, [PC, #12]
0x0B8C	0xF7FFFBD8  BL	__Lib_I2C_09_I2Cx_Master_Slave_Addr_Set+0
;__Lib_I2C_09.c, 1008 :: 		
L_end_I2C6_Master_Slave_Addr_Set:
0x0B90	0xF8DDE000  LDR	LR, [SP, #0]
0x0B94	0xB001    ADD	SP, SP, #4
0x0B96	0x4770    BX	LR
0x0B98	0x2000400C  	I2C6_MSA+0
; end of _I2C6_Master_Slave_Addr_Set
_I2C7_Master_Slave_Addr_Set:
;__Lib_I2C_09.c, 1065 :: 		
; dir start address is: 4 (R1)
; slave_addr start address is: 0 (R0)
0x0BD4	0xB081    SUB	SP, SP, #4
0x0BD6	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; slave_addr end address is: 0 (R0)
; slave_addr start address is: 0 (R0)
; dir start address is: 4 (R1)
;__Lib_I2C_09.c, 1066 :: 		
0x0BDA	0xB2CA    UXTB	R2, R1
; dir end address is: 4 (R1)
0x0BDC	0xB2C1    UXTB	R1, R0
; slave_addr end address is: 0 (R0)
0x0BDE	0x4803    LDR	R0, [PC, #12]
0x0BE0	0xF7FFFBAE  BL	__Lib_I2C_09_I2Cx_Master_Slave_Addr_Set+0
;__Lib_I2C_09.c, 1067 :: 		
L_end_I2C7_Master_Slave_Addr_Set:
0x0BE4	0xF8DDE000  LDR	LR, [SP, #0]
0x0BE8	0xB001    ADD	SP, SP, #4
0x0BEA	0x4770    BX	LR
0x0BEC	0x3000400C  	I2C7_MSA+0
; end of _I2C7_Master_Slave_Addr_Set
_I2C8_Master_Slave_Addr_Set:
;__Lib_I2C_09.c, 1124 :: 		
; dir start address is: 4 (R1)
; slave_addr start address is: 0 (R0)
0x0BB8	0xB081    SUB	SP, SP, #4
0x0BBA	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; slave_addr end address is: 0 (R0)
; slave_addr start address is: 0 (R0)
; dir start address is: 4 (R1)
;__Lib_I2C_09.c, 1125 :: 		
0x0BBE	0xB2CA    UXTB	R2, R1
; dir end address is: 4 (R1)
0x0BC0	0xB2C1    UXTB	R1, R0
; slave_addr end address is: 0 (R0)
0x0BC2	0x4803    LDR	R0, [PC, #12]
0x0BC4	0xF7FFFBBC  BL	__Lib_I2C_09_I2Cx_Master_Slave_Addr_Set+0
;__Lib_I2C_09.c, 1126 :: 		
L_end_I2C8_Master_Slave_Addr_Set:
0x0BC8	0xF8DDE000  LDR	LR, [SP, #0]
0x0BCC	0xB001    ADD	SP, SP, #4
0x0BCE	0x4770    BX	LR
0x0BD0	0x8000400B  	I2C8_MSA+0
; end of _I2C8_Master_Slave_Addr_Set
_I2C9_Master_Slave_Addr_Set:
;__Lib_I2C_09.c, 1183 :: 		
; dir start address is: 4 (R1)
; slave_addr start address is: 0 (R0)
0x0C7C	0xB081    SUB	SP, SP, #4
0x0C7E	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; slave_addr end address is: 0 (R0)
; slave_addr start address is: 0 (R0)
; dir start address is: 4 (R1)
;__Lib_I2C_09.c, 1184 :: 		
0x0C82	0xB2CA    UXTB	R2, R1
; dir end address is: 4 (R1)
0x0C84	0xB2C1    UXTB	R1, R0
; slave_addr end address is: 0 (R0)
0x0C86	0x4803    LDR	R0, [PC, #12]
0x0C88	0xF7FFFB5A  BL	__Lib_I2C_09_I2Cx_Master_Slave_Addr_Set+0
;__Lib_I2C_09.c, 1185 :: 		
L_end_I2C9_Master_Slave_Addr_Set:
0x0C8C	0xF8DDE000  LDR	LR, [SP, #0]
0x0C90	0xB001    ADD	SP, SP, #4
0x0C92	0x4770    BX	LR
0x0C94	0x9000400B  	I2C9_MSA+0
; end of _I2C9_Master_Slave_Addr_Set
_I2C0_Write:
;__Lib_I2C_09.c, 671 :: 		
; mode start address is: 4 (R1)
; dat start address is: 0 (R0)
0x0B64	0xB081    SUB	SP, SP, #4
0x0B66	0xF8CDE000  STR	LR, [SP, #0]
; mode end address is: 4 (R1)
; dat end address is: 0 (R0)
; dat start address is: 0 (R0)
; mode start address is: 4 (R1)
;__Lib_I2C_09.c, 672 :: 		
0x0B6A	0xB2CA    UXTB	R2, R1
; mode end address is: 4 (R1)
0x0B6C	0xB2C1    UXTB	R1, R0
; dat end address is: 0 (R0)
0x0B6E	0x4803    LDR	R0, [PC, #12]
0x0B70	0xF7FFFCF0  BL	__Lib_I2C_09_I2Cx_Write+0
;__Lib_I2C_09.c, 673 :: 		
L_end_I2C0_Write:
0x0B74	0xF8DDE000  LDR	LR, [SP, #0]
0x0B78	0xB001    ADD	SP, SP, #4
0x0B7A	0x4770    BX	LR
0x0B7C	0x00004002  	I2C0_MSA+0
; end of _I2C0_Write
__Lib_I2C_09_I2Cx_Write:
;__Lib_I2C_09.c, 331 :: 		
; mode start address is: 8 (R2)
; dat start address is: 4 (R1)
; i2cBase start address is: 0 (R0)
0x0554	0xB082    SUB	SP, SP, #8
0x0556	0xF8CDE000  STR	LR, [SP, #0]
; mode end address is: 8 (R2)
; dat end address is: 4 (R1)
; i2cBase end address is: 0 (R0)
; i2cBase start address is: 0 (R0)
; dat start address is: 4 (R1)
; mode start address is: 8 (R2)
;__Lib_I2C_09.c, 332 :: 		
; I2Cx_TIMEOUT start address is: 16 (R4)
0x055A	0xF04F0400  MOV	R4, #0
;__Lib_I2C_09.c, 336 :: 		
0x055E	0x4B5D    LDR	R3, [PC, #372]
0x0560	0x4298    CMP	R0, R3
0x0562	0xD105    BNE	L___Lib_I2C_09_I2Cx_Write0
; I2Cx_TIMEOUT end address is: 16 (R4)
;__Lib_I2C_09.c, 337 :: 		
0x0564	0x4B5C    LDR	R3, [PC, #368]
; I2Cx_TIMEOUT start address is: 20 (R5)
0x0566	0x681D    LDR	R5, [R3, #0]
;__Lib_I2C_09.c, 338 :: 		
0x0568	0x4B5C    LDR	R3, [PC, #368]
0x056A	0x681B    LDR	R3, [R3, #0]
0x056C	0x9301    STR	R3, [SP, #4]
;__Lib_I2C_09.c, 339 :: 		
; I2Cx_TIMEOUT end address is: 20 (R5)
0x056E	0xE05B    B	L___Lib_I2C_09_I2Cx_Write1
L___Lib_I2C_09_I2Cx_Write0:
;__Lib_I2C_09.c, 340 :: 		
; I2Cx_TIMEOUT start address is: 16 (R4)
0x0570	0x4B5B    LDR	R3, [PC, #364]
0x0572	0x4298    CMP	R0, R3
0x0574	0xD106    BNE	L___Lib_I2C_09_I2Cx_Write2
; I2Cx_TIMEOUT end address is: 16 (R4)
;__Lib_I2C_09.c, 341 :: 		
0x0576	0x4B5B    LDR	R3, [PC, #364]
; I2Cx_TIMEOUT start address is: 16 (R4)
0x0578	0x681C    LDR	R4, [R3, #0]
;__Lib_I2C_09.c, 342 :: 		
0x057A	0x4B5B    LDR	R3, [PC, #364]
0x057C	0x681B    LDR	R3, [R3, #0]
0x057E	0x9301    STR	R3, [SP, #4]
;__Lib_I2C_09.c, 343 :: 		
0x0580	0x4625    MOV	R5, R4
0x0582	0xE051    B	L___Lib_I2C_09_I2Cx_Write3
L___Lib_I2C_09_I2Cx_Write2:
;__Lib_I2C_09.c, 344 :: 		
0x0584	0x4B59    LDR	R3, [PC, #356]
0x0586	0x4298    CMP	R0, R3
0x0588	0xD106    BNE	L___Lib_I2C_09_I2Cx_Write4
; I2Cx_TIMEOUT end address is: 16 (R4)
;__Lib_I2C_09.c, 345 :: 		
0x058A	0x4B59    LDR	R3, [PC, #356]
; I2Cx_TIMEOUT start address is: 16 (R4)
0x058C	0x681C    LDR	R4, [R3, #0]
;__Lib_I2C_09.c, 346 :: 		
0x058E	0x4B59    LDR	R3, [PC, #356]
0x0590	0x681B    LDR	R3, [R3, #0]
0x0592	0x9301    STR	R3, [SP, #4]
;__Lib_I2C_09.c, 347 :: 		
0x0594	0x4623    MOV	R3, R4
0x0596	0xE046    B	L___Lib_I2C_09_I2Cx_Write5
L___Lib_I2C_09_I2Cx_Write4:
;__Lib_I2C_09.c, 348 :: 		
0x0598	0x4B57    LDR	R3, [PC, #348]
0x059A	0x4298    CMP	R0, R3
0x059C	0xD106    BNE	L___Lib_I2C_09_I2Cx_Write6
; I2Cx_TIMEOUT end address is: 16 (R4)
;__Lib_I2C_09.c, 349 :: 		
0x059E	0x4B57    LDR	R3, [PC, #348]
; I2Cx_TIMEOUT start address is: 16 (R4)
0x05A0	0x681C    LDR	R4, [R3, #0]
;__Lib_I2C_09.c, 350 :: 		
0x05A2	0x4B57    LDR	R3, [PC, #348]
0x05A4	0x681B    LDR	R3, [R3, #0]
0x05A6	0x9301    STR	R3, [SP, #4]
;__Lib_I2C_09.c, 351 :: 		
0x05A8	0x4623    MOV	R3, R4
0x05AA	0xE03C    B	L___Lib_I2C_09_I2Cx_Write7
L___Lib_I2C_09_I2Cx_Write6:
;__Lib_I2C_09.c, 352 :: 		
0x05AC	0x4B55    LDR	R3, [PC, #340]
0x05AE	0x4298    CMP	R0, R3
0x05B0	0xD106    BNE	L___Lib_I2C_09_I2Cx_Write8
; I2Cx_TIMEOUT end address is: 16 (R4)
;__Lib_I2C_09.c, 353 :: 		
0x05B2	0x4B55    LDR	R3, [PC, #340]
; I2Cx_TIMEOUT start address is: 16 (R4)
0x05B4	0x681C    LDR	R4, [R3, #0]
;__Lib_I2C_09.c, 354 :: 		
0x05B6	0x4B55    LDR	R3, [PC, #340]
0x05B8	0x681B    LDR	R3, [R3, #0]
0x05BA	0x9301    STR	R3, [SP, #4]
;__Lib_I2C_09.c, 355 :: 		
0x05BC	0x4623    MOV	R3, R4
0x05BE	0xE032    B	L___Lib_I2C_09_I2Cx_Write9
L___Lib_I2C_09_I2Cx_Write8:
;__Lib_I2C_09.c, 356 :: 		
0x05C0	0x4B53    LDR	R3, [PC, #332]
0x05C2	0x4298    CMP	R0, R3
0x05C4	0xD106    BNE	L___Lib_I2C_09_I2Cx_Write10
; I2Cx_TIMEOUT end address is: 16 (R4)
;__Lib_I2C_09.c, 357 :: 		
0x05C6	0x4B53    LDR	R3, [PC, #332]
; I2Cx_TIMEOUT start address is: 16 (R4)
0x05C8	0x681C    LDR	R4, [R3, #0]
;__Lib_I2C_09.c, 358 :: 		
0x05CA	0x4B53    LDR	R3, [PC, #332]
0x05CC	0x681B    LDR	R3, [R3, #0]
0x05CE	0x9301    STR	R3, [SP, #4]
;__Lib_I2C_09.c, 359 :: 		
0x05D0	0x4623    MOV	R3, R4
0x05D2	0xE028    B	L___Lib_I2C_09_I2Cx_Write11
L___Lib_I2C_09_I2Cx_Write10:
;__Lib_I2C_09.c, 360 :: 		
0x05D4	0x4B51    LDR	R3, [PC, #324]
0x05D6	0x4298    CMP	R0, R3
0x05D8	0xD106    BNE	L___Lib_I2C_09_I2Cx_Write12
; I2Cx_TIMEOUT end address is: 16 (R4)
;__Lib_I2C_09.c, 361 :: 		
0x05DA	0x4B51    LDR	R3, [PC, #324]
; I2Cx_TIMEOUT start address is: 16 (R4)
0x05DC	0x681C    LDR	R4, [R3, #0]
;__Lib_I2C_09.c, 362 :: 		
0x05DE	0x4B51    LDR	R3, [PC, #324]
0x05E0	0x681B    LDR	R3, [R3, #0]
0x05E2	0x9301    STR	R3, [SP, #4]
;__Lib_I2C_09.c, 363 :: 		
0x05E4	0x4623    MOV	R3, R4
0x05E6	0xE01E    B	L___Lib_I2C_09_I2Cx_Write13
L___Lib_I2C_09_I2Cx_Write12:
;__Lib_I2C_09.c, 364 :: 		
0x05E8	0x4B4F    LDR	R3, [PC, #316]
0x05EA	0x4298    CMP	R0, R3
0x05EC	0xD106    BNE	L___Lib_I2C_09_I2Cx_Write14
; I2Cx_TIMEOUT end address is: 16 (R4)
;__Lib_I2C_09.c, 365 :: 		
0x05EE	0x4B4F    LDR	R3, [PC, #316]
; I2Cx_TIMEOUT start address is: 16 (R4)
0x05F0	0x681C    LDR	R4, [R3, #0]
;__Lib_I2C_09.c, 366 :: 		
0x05F2	0x4B4F    LDR	R3, [PC, #316]
0x05F4	0x681B    LDR	R3, [R3, #0]
0x05F6	0x9301    STR	R3, [SP, #4]
;__Lib_I2C_09.c, 367 :: 		
0x05F8	0x4623    MOV	R3, R4
0x05FA	0xE014    B	L___Lib_I2C_09_I2Cx_Write15
L___Lib_I2C_09_I2Cx_Write14:
;__Lib_I2C_09.c, 368 :: 		
0x05FC	0x4B4D    LDR	R3, [PC, #308]
0x05FE	0x4298    CMP	R0, R3
0x0600	0xD106    BNE	L___Lib_I2C_09_I2Cx_Write16
; I2Cx_TIMEOUT end address is: 16 (R4)
;__Lib_I2C_09.c, 369 :: 		
0x0602	0x4B4D    LDR	R3, [PC, #308]
; I2Cx_TIMEOUT start address is: 16 (R4)
0x0604	0x681C    LDR	R4, [R3, #0]
;__Lib_I2C_09.c, 370 :: 		
0x0606	0x4B4D    LDR	R3, [PC, #308]
0x0608	0x681B    LDR	R3, [R3, #0]
0x060A	0x9301    STR	R3, [SP, #4]
;__Lib_I2C_09.c, 371 :: 		
0x060C	0x4623    MOV	R3, R4
0x060E	0xE00A    B	L___Lib_I2C_09_I2Cx_Write17
L___Lib_I2C_09_I2Cx_Write16:
;__Lib_I2C_09.c, 372 :: 		
0x0610	0x4B4B    LDR	R3, [PC, #300]
0x0612	0x4298    CMP	R0, R3
0x0614	0xD106    BNE	L___Lib_I2C_09_I2Cx_Write101
; I2Cx_TIMEOUT end address is: 16 (R4)
;__Lib_I2C_09.c, 373 :: 		
0x0616	0x4B4B    LDR	R3, [PC, #300]
; I2Cx_TIMEOUT start address is: 16 (R4)
0x0618	0x681C    LDR	R4, [R3, #0]
;__Lib_I2C_09.c, 374 :: 		
0x061A	0x4B4B    LDR	R3, [PC, #300]
0x061C	0x681B    LDR	R3, [R3, #0]
0x061E	0x9301    STR	R3, [SP, #4]
; I2Cx_TIMEOUT end address is: 16 (R4)
0x0620	0x4623    MOV	R3, R4
;__Lib_I2C_09.c, 375 :: 		
0x0622	0xE000    B	L___Lib_I2C_09_I2Cx_Write18
L___Lib_I2C_09_I2Cx_Write101:
;__Lib_I2C_09.c, 372 :: 		
0x0624	0x4623    MOV	R3, R4
;__Lib_I2C_09.c, 375 :: 		
L___Lib_I2C_09_I2Cx_Write18:
; I2Cx_TIMEOUT start address is: 12 (R3)
; I2Cx_TIMEOUT end address is: 12 (R3)
L___Lib_I2C_09_I2Cx_Write17:
; I2Cx_TIMEOUT start address is: 12 (R3)
; I2Cx_TIMEOUT end address is: 12 (R3)
L___Lib_I2C_09_I2Cx_Write15:
; I2Cx_TIMEOUT start address is: 12 (R3)
; I2Cx_TIMEOUT end address is: 12 (R3)
L___Lib_I2C_09_I2Cx_Write13:
; I2Cx_TIMEOUT start address is: 12 (R3)
; I2Cx_TIMEOUT end address is: 12 (R3)
L___Lib_I2C_09_I2Cx_Write11:
; I2Cx_TIMEOUT start address is: 12 (R3)
; I2Cx_TIMEOUT end address is: 12 (R3)
L___Lib_I2C_09_I2Cx_Write9:
; I2Cx_TIMEOUT start address is: 12 (R3)
; I2Cx_TIMEOUT end address is: 12 (R3)
L___Lib_I2C_09_I2Cx_Write7:
; I2Cx_TIMEOUT start address is: 12 (R3)
; I2Cx_TIMEOUT end address is: 12 (R3)
L___Lib_I2C_09_I2Cx_Write5:
; I2Cx_TIMEOUT start address is: 12 (R3)
0x0626	0x461D    MOV	R5, R3
; I2Cx_TIMEOUT end address is: 12 (R3)
L___Lib_I2C_09_I2Cx_Write3:
; I2Cx_TIMEOUT start address is: 20 (R5)
; I2Cx_TIMEOUT end address is: 20 (R5)
L___Lib_I2C_09_I2Cx_Write1:
;__Lib_I2C_09.c, 377 :: 		
; I2Cx_TIMEOUT start address is: 20 (R5)
0x0628	0xF2000308  ADDW	R3, R0, #8
0x062C	0x6019    STR	R1, [R3, #0]
; dat end address is: 4 (R1)
;__Lib_I2C_09.c, 378 :: 		
0x062E	0x2A07    CMP	R2, #7
0x0630	0xD005    BEQ	L___Lib_I2C_09_I2Cx_Write98
0x0632	0x2A03    CMP	R2, #3
0x0634	0xD003    BEQ	L___Lib_I2C_09_I2Cx_Write97
0x0636	0x4604    MOV	R4, R0
0x0638	0x4628    MOV	R0, R5
0x063A	0xB2D1    UXTB	R1, R2
0x063C	0xE015    B	L___Lib_I2C_09_I2Cx_Write21
L___Lib_I2C_09_I2Cx_Write98:
L___Lib_I2C_09_I2Cx_Write97:
;__Lib_I2C_09.c, 380 :: 		
; timeout start address is: 24 (R6)
0x063E	0x462E    MOV	R6, R5
; i2cBase end address is: 0 (R0)
; mode end address is: 8 (R2)
; I2Cx_TIMEOUT end address is: 20 (R5)
; timeout end address is: 24 (R6)
0x0640	0xB2D1    UXTB	R1, R2
0x0642	0x4602    MOV	R2, R0
0x0644	0x4628    MOV	R0, R5
;__Lib_I2C_09.c, 381 :: 		
L___Lib_I2C_09_I2Cx_Write22:
; timeout start address is: 24 (R6)
; I2Cx_TIMEOUT start address is: 0 (R0)
; mode start address is: 4 (R1)
; i2cBase start address is: 8 (R2)
0x0646	0x1D13    ADDS	R3, R2, #4
0x0648	0x681C    LDR	R4, [R3, #0]
0x064A	0xF3C41380  UBFX	R3, R4, #6, #1
0x064E	0xB15B    CBZ	R3, L___Lib_I2C_09_I2Cx_Write23
;__Lib_I2C_09.c, 383 :: 		
0x0650	0xB148    CBZ	R0, L___Lib_I2C_09_I2Cx_Write102
;__Lib_I2C_09.c, 384 :: 		
0x0652	0xB926    CBNZ	R6, L___Lib_I2C_09_I2Cx_Write25
; i2cBase end address is: 8 (R2)
; timeout end address is: 24 (R6)
; I2Cx_TIMEOUT end address is: 0 (R0)
; mode end address is: 4 (R1)
;__Lib_I2C_09.c, 385 :: 		
0x0654	0x2004    MOVS	R0, #4
0x0656	0x9C01    LDR	R4, [SP, #4]
0x0658	0x47A0    BLX	R4
;__Lib_I2C_09.c, 386 :: 		
0x065A	0x2001    MOVS	R0, #1
0x065C	0xE036    B	L_end_I2Cx_Write
;__Lib_I2C_09.c, 387 :: 		
L___Lib_I2C_09_I2Cx_Write25:
;__Lib_I2C_09.c, 388 :: 		
; mode start address is: 4 (R1)
; I2Cx_TIMEOUT start address is: 0 (R0)
; timeout start address is: 24 (R6)
; i2cBase start address is: 8 (R2)
0x065E	0x1E73    SUBS	R3, R6, #1
; timeout end address is: 24 (R6)
; timeout start address is: 16 (R4)
0x0660	0x461C    MOV	R4, R3
; timeout end address is: 16 (R4)
0x0662	0x4626    MOV	R6, R4
;__Lib_I2C_09.c, 389 :: 		
0x0664	0xE7FF    B	L___Lib_I2C_09_I2Cx_Write24
L___Lib_I2C_09_I2Cx_Write102:
;__Lib_I2C_09.c, 383 :: 		
;__Lib_I2C_09.c, 389 :: 		
L___Lib_I2C_09_I2Cx_Write24:
;__Lib_I2C_09.c, 390 :: 		
; timeout start address is: 24 (R6)
; timeout end address is: 24 (R6)
0x0666	0xE7EE    B	L___Lib_I2C_09_I2Cx_Write22
L___Lib_I2C_09_I2Cx_Write23:
;__Lib_I2C_09.c, 391 :: 		
; I2Cx_TIMEOUT end address is: 0 (R0)
; mode end address is: 4 (R1)
0x0668	0x4614    MOV	R4, R2
L___Lib_I2C_09_I2Cx_Write21:
; i2cBase end address is: 8 (R2)
;__Lib_I2C_09.c, 393 :: 		
; i2cBase start address is: 16 (R4)
; mode start address is: 4 (R1)
; I2Cx_TIMEOUT start address is: 0 (R0)
0x066A	0x1D23    ADDS	R3, R4, #4
0x066C	0x6019    STR	R1, [R3, #0]
;__Lib_I2C_09.c, 394 :: 		
0x066E	0xF7FFFE2B  BL	_Delay_1us+0
;__Lib_I2C_09.c, 395 :: 		
0x0672	0xF7FFFE29  BL	_Delay_1us+0
;__Lib_I2C_09.c, 396 :: 		
0x0676	0xF7FFFE27  BL	_Delay_1us+0
;__Lib_I2C_09.c, 398 :: 		
; timeout start address is: 8 (R2)
0x067A	0x4602    MOV	R2, R0
; i2cBase end address is: 16 (R4)
; mode end address is: 4 (R1)
; timeout end address is: 8 (R2)
0x067C	0x4625    MOV	R5, R4
;__Lib_I2C_09.c, 399 :: 		
L___Lib_I2C_09_I2Cx_Write26:
; timeout start address is: 8 (R2)
; I2Cx_TIMEOUT start address is: 0 (R0)
; I2Cx_TIMEOUT end address is: 0 (R0)
; mode start address is: 4 (R1)
; i2cBase start address is: 20 (R5)
0x067E	0x1D2B    ADDS	R3, R5, #4
0x0680	0x681C    LDR	R4, [R3, #0]
0x0682	0xF3C40300  UBFX	R3, R4, #0, #1
0x0686	0xB14B    CBZ	R3, L___Lib_I2C_09_I2Cx_Write27
; I2Cx_TIMEOUT end address is: 0 (R0)
;__Lib_I2C_09.c, 401 :: 		
; I2Cx_TIMEOUT start address is: 0 (R0)
0x0688	0xB138    CBZ	R0, L___Lib_I2C_09_I2Cx_Write103
;__Lib_I2C_09.c, 402 :: 		
0x068A	0xB922    CBNZ	R2, L___Lib_I2C_09_I2Cx_Write29
; I2Cx_TIMEOUT end address is: 0 (R0)
; mode end address is: 4 (R1)
; i2cBase end address is: 20 (R5)
; timeout end address is: 8 (R2)
;__Lib_I2C_09.c, 403 :: 		
0x068C	0x2004    MOVS	R0, #4
0x068E	0x9C01    LDR	R4, [SP, #4]
0x0690	0x47A0    BLX	R4
;__Lib_I2C_09.c, 404 :: 		
0x0692	0x2001    MOVS	R0, #1
0x0694	0xE01A    B	L_end_I2Cx_Write
;__Lib_I2C_09.c, 405 :: 		
L___Lib_I2C_09_I2Cx_Write29:
;__Lib_I2C_09.c, 406 :: 		
; timeout start address is: 8 (R2)
; i2cBase start address is: 20 (R5)
; mode start address is: 4 (R1)
; I2Cx_TIMEOUT start address is: 0 (R0)
0x0696	0x1E52    SUBS	R2, R2, #1
; timeout end address is: 8 (R2)
;__Lib_I2C_09.c, 407 :: 		
0x0698	0xE7FF    B	L___Lib_I2C_09_I2Cx_Write28
L___Lib_I2C_09_I2Cx_Write103:
;__Lib_I2C_09.c, 401 :: 		
;__Lib_I2C_09.c, 407 :: 		
L___Lib_I2C_09_I2Cx_Write28:
;__Lib_I2C_09.c, 408 :: 		
; timeout start address is: 8 (R2)
; I2Cx_TIMEOUT end address is: 0 (R0)
; timeout end address is: 8 (R2)
0x069A	0xE7F0    B	L___Lib_I2C_09_I2Cx_Write26
L___Lib_I2C_09_I2Cx_Write27:
;__Lib_I2C_09.c, 410 :: 		
0x069C	0x1D2B    ADDS	R3, R5, #4
0x069E	0x681C    LDR	R4, [R3, #0]
0x06A0	0xF3C40340  UBFX	R3, R4, #1, #1
0x06A4	0xB16B    CBZ	R3, L___Lib_I2C_09_I2Cx_Write30
;__Lib_I2C_09.c, 411 :: 		
0x06A6	0x2901    CMP	R1, #1
0x06A8	0xD002    BEQ	L___Lib_I2C_09_I2Cx_Write100
0x06AA	0x2903    CMP	R1, #3
0x06AC	0xD000    BEQ	L___Lib_I2C_09_I2Cx_Write99
; mode end address is: 4 (R1)
0x06AE	0xE008    B	L___Lib_I2C_09_I2Cx_Write33
L___Lib_I2C_09_I2Cx_Write100:
L___Lib_I2C_09_I2Cx_Write99:
;__Lib_I2C_09.c, 412 :: 		
0x06B0	0x1D2B    ADDS	R3, R5, #4
0x06B2	0x681C    LDR	R4, [R3, #0]
0x06B4	0xF3C41300  UBFX	R3, R4, #4, #1
0x06B8	0xB91B    CBNZ	R3, L___Lib_I2C_09_I2Cx_Write34
;__Lib_I2C_09.c, 413 :: 		
0x06BA	0x1D2C    ADDS	R4, R5, #4
0x06BC	0xF2400304  MOVW	R3, #4
0x06C0	0x6023    STR	R3, [R4, #0]
L___Lib_I2C_09_I2Cx_Write34:
;__Lib_I2C_09.c, 414 :: 		
L___Lib_I2C_09_I2Cx_Write33:
;__Lib_I2C_09.c, 415 :: 		
L___Lib_I2C_09_I2Cx_Write30:
;__Lib_I2C_09.c, 417 :: 		
0x06C2	0x1D2B    ADDS	R3, R5, #4
; i2cBase end address is: 20 (R5)
0x06C4	0x681C    LDR	R4, [R3, #0]
0x06C6	0xF3C40340  UBFX	R3, R4, #1, #1
0x06CA	0xB2D8    UXTB	R0, R3
;__Lib_I2C_09.c, 418 :: 		
L_end_I2Cx_Write:
0x06CC	0xF8DDE000  LDR	LR, [SP, #0]
0x06D0	0xB002    ADD	SP, SP, #8
0x06D2	0x4770    BX	LR
0x06D4	0x00004002  	I2C0_MSA+0
0x06D8	0x001C2000  	__Lib_I2C_09__I2C0_TIMEOUT+0
0x06DC	0x008C2000  	_I2C0_Timeout_Ptr+0
0x06E0	0x10004002  	I2C1_MSA+0
0x06E4	0x00202000  	__Lib_I2C_09__I2C1_TIMEOUT+0
0x06E8	0x00902000  	_I2C1_Timeout_Ptr+0
0x06EC	0x20004002  	I2C2_MSA+0
0x06F0	0x00242000  	__Lib_I2C_09__I2C2_TIMEOUT+0
0x06F4	0x00942000  	_I2C2_Timeout_Ptr+0
0x06F8	0x30004002  	I2C3_MSA+0
0x06FC	0x00282000  	__Lib_I2C_09__I2C3_TIMEOUT+0
0x0700	0x00982000  	_I2C3_Timeout_Ptr+0
0x0704	0x0000400C  	I2C4_MSA+0
0x0708	0x002C2000  	__Lib_I2C_09__I2C4_TIMEOUT+0
0x070C	0x009C2000  	_I2C4_Timeout_Ptr+0
0x0710	0x1000400C  	I2C5_MSA+0
0x0714	0x00302000  	__Lib_I2C_09__I2C5_TIMEOUT+0
0x0718	0x00A02000  	_I2C5_Timeout_Ptr+0
0x071C	0x2000400C  	I2C6_MSA+0
0x0720	0x00342000  	__Lib_I2C_09__I2C6_TIMEOUT+0
0x0724	0x00A42000  	_I2C6_Timeout_Ptr+0
0x0728	0x3000400C  	I2C7_MSA+0
0x072C	0x00382000  	__Lib_I2C_09__I2C7_TIMEOUT+0
0x0730	0x00A82000  	_I2C7_Timeout_Ptr+0
0x0734	0x8000400B  	I2C8_MSA+0
0x0738	0x003C2000  	__Lib_I2C_09__I2C8_TIMEOUT+0
0x073C	0x00AC2000  	_I2C8_Timeout_Ptr+0
0x0740	0x9000400B  	I2C9_MSA+0
0x0744	0x00402000  	__Lib_I2C_09__I2C9_TIMEOUT+0
0x0748	0x00B02000  	_I2C9_Timeout_Ptr+0
; end of __Lib_I2C_09_I2Cx_Write
easymx_v7_TM4C129XNCZAD__setAN_1:
;__em_c129_gpio.c, 43 :: 		static void _setAN_1  (uint8_t value) 	{ GPIO_PORTE_AHB_DATA.B4 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0268	0x4901    LDR	R1, [PC, #4]
0x026A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setAN_1:
0x026C	0x4770    BX	LR
0x026E	0xBF00    NOP
0x0270	0x7F9042B8  	GPIO_PORTE_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setAN_1
easymx_v7_TM4C129XNCZAD__setRST_1:
;__em_c129_gpio.c, 44 :: 		static void _setRST_1 (uint8_t value) 	{ GPIO_PORTE_AHB_DATA.B0 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x025C	0x4901    LDR	R1, [PC, #4]
0x025E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRST_1:
0x0260	0x4770    BX	LR
0x0262	0xBF00    NOP
0x0264	0x7F8042B8  	GPIO_PORTE_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setRST_1
easymx_v7_TM4C129XNCZAD__setCS_1:
;__em_c129_gpio.c, 45 :: 		static void _setCS_1  (uint8_t value) 	{ GPIO_PORTB_AHB_DATA.B0 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0250	0x4901    LDR	R1, [PC, #4]
0x0252	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setCS_1:
0x0254	0x4770    BX	LR
0x0256	0xBF00    NOP
0x0258	0x7F8042B2  	GPIO_PORTB_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setCS_1
easymx_v7_TM4C129XNCZAD__setSCK_1:
;__em_c129_gpio.c, 46 :: 		static void _setSCK_1 (uint8_t value) 	{ GPIO_PORTA_AHB_DATA.B2 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x028C	0x4901    LDR	R1, [PC, #4]
0x028E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCK_1:
0x0290	0x4770    BX	LR
0x0292	0xBF00    NOP
0x0294	0x7F8842B0  	GPIO_PORTA_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setSCK_1
easymx_v7_TM4C129XNCZAD__setMISO_1:
;__em_c129_gpio.c, 47 :: 		static void _setMISO_1(uint8_t value) 	{ GPIO_PORTA_AHB_DATA.B4 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0280	0x4901    LDR	R1, [PC, #4]
0x0282	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMISO_1:
0x0284	0x4770    BX	LR
0x0286	0xBF00    NOP
0x0288	0x7F9042B0  	GPIO_PORTA_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setMISO_1
easymx_v7_TM4C129XNCZAD__setMOSI_1:
;__em_c129_gpio.c, 48 :: 		static void _setMOSI_1(uint8_t value) 	{ GPIO_PORTA_AHB_DATA.B5 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0274	0x4901    LDR	R1, [PC, #4]
0x0276	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMOSI_1:
0x0278	0x4770    BX	LR
0x027A	0xBF00    NOP
0x027C	0x7F9442B0  	GPIO_PORTA_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setMOSI_1
easymx_v7_TM4C129XNCZAD__setPWM_1:
;__em_c129_gpio.c, 49 :: 		static void _setPWM_1 (uint8_t value) 	{ GPIO_PORTD_AHB_DATA.B0 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0220	0x4901    LDR	R1, [PC, #4]
0x0222	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setPWM_1:
0x0224	0x4770    BX	LR
0x0226	0xBF00    NOP
0x0228	0x7F8042B6  	GPIO_PORTD_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setPWM_1
easymx_v7_TM4C129XNCZAD__setINT_1:
;__em_c129_gpio.c, 50 :: 		static void _setINT_1 (uint8_t value) 	{ GPIO_PORTF_AHB_DATA.B4 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0214	0x4901    LDR	R1, [PC, #4]
0x0216	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setINT_1:
0x0218	0x4770    BX	LR
0x021A	0xBF00    NOP
0x021C	0x7F9042BA  	GPIO_PORTF_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setINT_1
easymx_v7_TM4C129XNCZAD__setRX_1:
;__em_c129_gpio.c, 51 :: 		static void _setRX_1  (uint8_t value) 	{ GPIO_PORTC_AHB_DATA.B6 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0208	0x4901    LDR	R1, [PC, #4]
0x020A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRX_1:
0x020C	0x4770    BX	LR
0x020E	0xBF00    NOP
0x0210	0x7F9842B4  	GPIO_PORTC_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setRX_1
easymx_v7_TM4C129XNCZAD__setTX_1:
;__em_c129_gpio.c, 52 :: 		static void _setTX_1  (uint8_t value) 	{ GPIO_PORTC_AHB_DATA.B7 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0244	0x4901    LDR	R1, [PC, #4]
0x0246	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setTX_1:
0x0248	0x4770    BX	LR
0x024A	0xBF00    NOP
0x024C	0x7F9C42B4  	GPIO_PORTC_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setTX_1
easymx_v7_TM4C129XNCZAD__setSCL_1:
;__em_c129_gpio.c, 53 :: 		static void _setSCL_1 (uint8_t value) 	{ GPIO_PORTB_AHB_DATA.B2 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0238	0x4901    LDR	R1, [PC, #4]
0x023A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCL_1:
0x023C	0x4770    BX	LR
0x023E	0xBF00    NOP
0x0240	0x7F8842B2  	GPIO_PORTB_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setSCL_1
easymx_v7_TM4C129XNCZAD__setSDA_1:
;__em_c129_gpio.c, 54 :: 		static void _setSDA_1 (uint8_t value) 	{ GPIO_PORTB_AHB_DATA.B3 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x022C	0x4901    LDR	R1, [PC, #4]
0x022E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSDA_1:
0x0230	0x4770    BX	LR
0x0232	0xBF00    NOP
0x0234	0x7F8C42B2  	GPIO_PORTB_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setSDA_1
easymx_v7_TM4C129XNCZAD__setAN_2:
;__em_c129_gpio.c, 68 :: 		static void _setAN_2  (uint8_t value)   { GPIO_PORTE_AHB_DATA.B5 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0298	0x4901    LDR	R1, [PC, #4]
0x029A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setAN_2:
0x029C	0x4770    BX	LR
0x029E	0xBF00    NOP
0x02A0	0x7F9442B8  	GPIO_PORTE_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setAN_2
easymx_v7_TM4C129XNCZAD__setRST_2:
;__em_c129_gpio.c, 69 :: 		static void _setRST_2 (uint8_t value)   { GPIO_PORTE_AHB_DATA.B1 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0310	0x4901    LDR	R1, [PC, #4]
0x0312	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRST_2:
0x0314	0x4770    BX	LR
0x0316	0xBF00    NOP
0x0318	0x7F8442B8  	GPIO_PORTE_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setRST_2
easymx_v7_TM4C129XNCZAD__setCS_2:
;__em_c129_gpio.c, 70 :: 		static void _setCS_2  (uint8_t value)   { GPIO_PORTB_AHB_DATA.B5 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0304	0x4901    LDR	R1, [PC, #4]
0x0306	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setCS_2:
0x0308	0x4770    BX	LR
0x030A	0xBF00    NOP
0x030C	0x7F9442B2  	GPIO_PORTB_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setCS_2
easymx_v7_TM4C129XNCZAD__setSCK_2:
;__em_c129_gpio.c, 71 :: 		static void _setSCK_2 (uint8_t value)   { GPIO_PORTA_AHB_DATA.B2 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x02F8	0x4901    LDR	R1, [PC, #4]
0x02FA	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCK_2:
0x02FC	0x4770    BX	LR
0x02FE	0xBF00    NOP
0x0300	0x7F8842B0  	GPIO_PORTA_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setSCK_2
easymx_v7_TM4C129XNCZAD__setMISO_2:
;__em_c129_gpio.c, 72 :: 		static void _setMISO_2(uint8_t value)   { GPIO_PORTA_AHB_DATA.B4 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0334	0x4901    LDR	R1, [PC, #4]
0x0336	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMISO_2:
0x0338	0x4770    BX	LR
0x033A	0xBF00    NOP
0x033C	0x7F9042B0  	GPIO_PORTA_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setMISO_2
easymx_v7_TM4C129XNCZAD__setMOSI_2:
;__em_c129_gpio.c, 73 :: 		static void _setMOSI_2(uint8_t value)   { GPIO_PORTA_AHB_DATA.B5 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0328	0x4901    LDR	R1, [PC, #4]
0x032A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMOSI_2:
0x032C	0x4770    BX	LR
0x032E	0xBF00    NOP
0x0330	0x7F9442B0  	GPIO_PORTA_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setMOSI_2
easymx_v7_TM4C129XNCZAD__setPWM_2:
;__em_c129_gpio.c, 74 :: 		static void _setPWM_2 (uint8_t value)   { GPIO_PORTD_AHB_DATA.B1 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x031C	0x4901    LDR	R1, [PC, #4]
0x031E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setPWM_2:
0x0320	0x4770    BX	LR
0x0322	0xBF00    NOP
0x0324	0x7F8442B6  	GPIO_PORTD_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setPWM_2
easymx_v7_TM4C129XNCZAD__setINT_2:
;__em_c129_gpio.c, 75 :: 		static void _setINT_2 (uint8_t value)   { GPIO_PORTD_AHB_DATA.B6 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x02BC	0x4901    LDR	R1, [PC, #4]
0x02BE	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setINT_2:
0x02C0	0x4770    BX	LR
0x02C2	0xBF00    NOP
0x02C4	0x7F9842B6  	GPIO_PORTD_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setINT_2
easymx_v7_TM4C129XNCZAD__setRX_2:
;__em_c129_gpio.c, 76 :: 		static void _setRX_2  (uint8_t value)   { GPIO_PORTC_AHB_DATA.B4 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x02B0	0x4901    LDR	R1, [PC, #4]
0x02B2	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRX_2:
0x02B4	0x4770    BX	LR
0x02B6	0xBF00    NOP
0x02B8	0x7F9042B4  	GPIO_PORTC_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setRX_2
easymx_v7_TM4C129XNCZAD__setTX_2:
;__em_c129_gpio.c, 77 :: 		static void _setTX_2  (uint8_t value)   { GPIO_PORTC_AHB_DATA.B5 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x02A4	0x4901    LDR	R1, [PC, #4]
0x02A6	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setTX_2:
0x02A8	0x4770    BX	LR
0x02AA	0xBF00    NOP
0x02AC	0x7F9442B4  	GPIO_PORTC_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setTX_2
easymx_v7_TM4C129XNCZAD__setSCL_2:
;__em_c129_gpio.c, 78 :: 		static void _setSCL_2 (uint8_t value)   { GPIO_PORTB_AHB_DATA.B2 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x02EC	0x4901    LDR	R1, [PC, #4]
0x02EE	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCL_2:
0x02F0	0x4770    BX	LR
0x02F2	0xBF00    NOP
0x02F4	0x7F8842B2  	GPIO_PORTB_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setSCL_2
easymx_v7_TM4C129XNCZAD__setSDA_2:
;__em_c129_gpio.c, 79 :: 		static void _setSDA_2 (uint8_t value)   { GPIO_PORTB_AHB_DATA.B3 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x02E0	0x4901    LDR	R1, [PC, #4]
0x02E2	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSDA_2:
0x02E4	0x4770    BX	LR
0x02E6	0xBF00    NOP
0x02E8	0x7F8C42B2  	GPIO_PORTB_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setSDA_2
_Delay_1us:
;__Lib_Delays.c, 13 :: 		void Delay_1us() {
;__Lib_Delays.c, 14 :: 		Delay_us(1);
0x02C8	0xF2400726  MOVW	R7, #38
0x02CC	0xF2C00700  MOVT	R7, #0
L_Delay_1us0:
0x02D0	0x1E7F    SUBS	R7, R7, #1
0x02D2	0xD1FD    BNE	L_Delay_1us0
0x02D4	0xBF00    NOP
0x02D6	0xBF00    NOP
0x02D8	0xBF00    NOP
0x02DA	0xBF00    NOP
0x02DC	0xBF00    NOP
;__Lib_Delays.c, 15 :: 		}
L_end_Delay_1us:
0x02DE	0x4770    BX	LR
; end of _Delay_1us
_I2C1_Write:
;__Lib_I2C_09.c, 730 :: 		
; mode start address is: 4 (R1)
; dat start address is: 0 (R0)
0x07BC	0xB081    SUB	SP, SP, #4
0x07BE	0xF8CDE000  STR	LR, [SP, #0]
; mode end address is: 4 (R1)
; dat end address is: 0 (R0)
; dat start address is: 0 (R0)
; mode start address is: 4 (R1)
;__Lib_I2C_09.c, 731 :: 		
0x07C2	0xB2CA    UXTB	R2, R1
; mode end address is: 4 (R1)
0x07C4	0xB2C1    UXTB	R1, R0
; dat end address is: 0 (R0)
0x07C6	0x4803    LDR	R0, [PC, #12]
0x07C8	0xF7FFFEC4  BL	__Lib_I2C_09_I2Cx_Write+0
;__Lib_I2C_09.c, 732 :: 		
L_end_I2C1_Write:
0x07CC	0xF8DDE000  LDR	LR, [SP, #0]
0x07D0	0xB001    ADD	SP, SP, #4
0x07D2	0x4770    BX	LR
0x07D4	0x10004002  	I2C1_MSA+0
; end of _I2C1_Write
_I2C2_Write:
;__Lib_I2C_09.c, 789 :: 		
; mode start address is: 4 (R1)
; dat start address is: 0 (R0)
0x09C4	0xB081    SUB	SP, SP, #4
0x09C6	0xF8CDE000  STR	LR, [SP, #0]
; mode end address is: 4 (R1)
; dat end address is: 0 (R0)
; dat start address is: 0 (R0)
; mode start address is: 4 (R1)
;__Lib_I2C_09.c, 790 :: 		
0x09CA	0xB2CA    UXTB	R2, R1
; mode end address is: 4 (R1)
0x09CC	0xB2C1    UXTB	R1, R0
; dat end address is: 0 (R0)
0x09CE	0x4803    LDR	R0, [PC, #12]
0x09D0	0xF7FFFDC0  BL	__Lib_I2C_09_I2Cx_Write+0
;__Lib_I2C_09.c, 791 :: 		
L_end_I2C2_Write:
0x09D4	0xF8DDE000  LDR	LR, [SP, #0]
0x09D8	0xB001    ADD	SP, SP, #4
0x09DA	0x4770    BX	LR
0x09DC	0x20004002  	I2C2_MSA+0
; end of _I2C2_Write
_I2C3_Write:
;__Lib_I2C_09.c, 847 :: 		
; mode start address is: 4 (R1)
; dat start address is: 0 (R0)
0x09FC	0xB081    SUB	SP, SP, #4
0x09FE	0xF8CDE000  STR	LR, [SP, #0]
; mode end address is: 4 (R1)
; dat end address is: 0 (R0)
; dat start address is: 0 (R0)
; mode start address is: 4 (R1)
;__Lib_I2C_09.c, 848 :: 		
0x0A02	0xB2CA    UXTB	R2, R1
; mode end address is: 4 (R1)
0x0A04	0xB2C1    UXTB	R1, R0
; dat end address is: 0 (R0)
0x0A06	0x4803    LDR	R0, [PC, #12]
0x0A08	0xF7FFFDA4  BL	__Lib_I2C_09_I2Cx_Write+0
;__Lib_I2C_09.c, 849 :: 		
L_end_I2C3_Write:
0x0A0C	0xF8DDE000  LDR	LR, [SP, #0]
0x0A10	0xB001    ADD	SP, SP, #4
0x0A12	0x4770    BX	LR
0x0A14	0x30004002  	I2C3_MSA+0
; end of _I2C3_Write
_I2C4_Write:
;__Lib_I2C_09.c, 906 :: 		
; mode start address is: 4 (R1)
; dat start address is: 0 (R0)
0x09E0	0xB081    SUB	SP, SP, #4
0x09E2	0xF8CDE000  STR	LR, [SP, #0]
; mode end address is: 4 (R1)
; dat end address is: 0 (R0)
; dat start address is: 0 (R0)
; mode start address is: 4 (R1)
;__Lib_I2C_09.c, 907 :: 		
0x09E6	0xB2CA    UXTB	R2, R1
; mode end address is: 4 (R1)
0x09E8	0xB2C1    UXTB	R1, R0
; dat end address is: 0 (R0)
0x09EA	0x4803    LDR	R0, [PC, #12]
0x09EC	0xF7FFFDB2  BL	__Lib_I2C_09_I2Cx_Write+0
;__Lib_I2C_09.c, 908 :: 		
L_end_I2C4_Write:
0x09F0	0xF8DDE000  LDR	LR, [SP, #0]
0x09F4	0xB001    ADD	SP, SP, #4
0x09F6	0x4770    BX	LR
0x09F8	0x0000400C  	I2C4_MSA+0
; end of _I2C4_Write
_I2C5_Write:
;__Lib_I2C_09.c, 965 :: 		
; mode start address is: 4 (R1)
; dat start address is: 0 (R0)
0x07A0	0xB081    SUB	SP, SP, #4
0x07A2	0xF8CDE000  STR	LR, [SP, #0]
; mode end address is: 4 (R1)
; dat end address is: 0 (R0)
; dat start address is: 0 (R0)
; mode start address is: 4 (R1)
;__Lib_I2C_09.c, 966 :: 		
0x07A6	0xB2CA    UXTB	R2, R1
; mode end address is: 4 (R1)
0x07A8	0xB2C1    UXTB	R1, R0
; dat end address is: 0 (R0)
0x07AA	0x4803    LDR	R0, [PC, #12]
0x07AC	0xF7FFFED2  BL	__Lib_I2C_09_I2Cx_Write+0
;__Lib_I2C_09.c, 967 :: 		
L_end_I2C5_Write:
0x07B0	0xF8DDE000  LDR	LR, [SP, #0]
0x07B4	0xB001    ADD	SP, SP, #4
0x07B6	0x4770    BX	LR
0x07B8	0x1000400C  	I2C5_MSA+0
; end of _I2C5_Write
_I2C6_Write:
;__Lib_I2C_09.c, 1024 :: 		
; mode start address is: 4 (R1)
; dat start address is: 0 (R0)
0x074C	0xB081    SUB	SP, SP, #4
0x074E	0xF8CDE000  STR	LR, [SP, #0]
; mode end address is: 4 (R1)
; dat end address is: 0 (R0)
; dat start address is: 0 (R0)
; mode start address is: 4 (R1)
;__Lib_I2C_09.c, 1025 :: 		
0x0752	0xB2CA    UXTB	R2, R1
; mode end address is: 4 (R1)
0x0754	0xB2C1    UXTB	R1, R0
; dat end address is: 0 (R0)
0x0756	0x4803    LDR	R0, [PC, #12]
0x0758	0xF7FFFEFC  BL	__Lib_I2C_09_I2Cx_Write+0
;__Lib_I2C_09.c, 1026 :: 		
L_end_I2C6_Write:
0x075C	0xF8DDE000  LDR	LR, [SP, #0]
0x0760	0xB001    ADD	SP, SP, #4
0x0762	0x4770    BX	LR
0x0764	0x2000400C  	I2C6_MSA+0
; end of _I2C6_Write
_I2C7_Write:
;__Lib_I2C_09.c, 1083 :: 		
; mode start address is: 4 (R1)
; dat start address is: 0 (R0)
0x0768	0xB081    SUB	SP, SP, #4
0x076A	0xF8CDE000  STR	LR, [SP, #0]
; mode end address is: 4 (R1)
; dat end address is: 0 (R0)
; dat start address is: 0 (R0)
; mode start address is: 4 (R1)
;__Lib_I2C_09.c, 1084 :: 		
0x076E	0xB2CA    UXTB	R2, R1
; mode end address is: 4 (R1)
0x0770	0xB2C1    UXTB	R1, R0
; dat end address is: 0 (R0)
0x0772	0x4803    LDR	R0, [PC, #12]
0x0774	0xF7FFFEEE  BL	__Lib_I2C_09_I2Cx_Write+0
;__Lib_I2C_09.c, 1085 :: 		
L_end_I2C7_Write:
0x0778	0xF8DDE000  LDR	LR, [SP, #0]
0x077C	0xB001    ADD	SP, SP, #4
0x077E	0x4770    BX	LR
0x0780	0x3000400C  	I2C7_MSA+0
; end of _I2C7_Write
_I2C8_Write:
;__Lib_I2C_09.c, 1142 :: 		
; mode start address is: 4 (R1)
; dat start address is: 0 (R0)
0x0784	0xB081    SUB	SP, SP, #4
0x0786	0xF8CDE000  STR	LR, [SP, #0]
; mode end address is: 4 (R1)
; dat end address is: 0 (R0)
; dat start address is: 0 (R0)
; mode start address is: 4 (R1)
;__Lib_I2C_09.c, 1143 :: 		
0x078A	0xB2CA    UXTB	R2, R1
; mode end address is: 4 (R1)
0x078C	0xB2C1    UXTB	R1, R0
; dat end address is: 0 (R0)
0x078E	0x4803    LDR	R0, [PC, #12]
0x0790	0xF7FFFEE0  BL	__Lib_I2C_09_I2Cx_Write+0
;__Lib_I2C_09.c, 1144 :: 		
L_end_I2C8_Write:
0x0794	0xF8DDE000  LDR	LR, [SP, #0]
0x0798	0xB001    ADD	SP, SP, #4
0x079A	0x4770    BX	LR
0x079C	0x8000400B  	I2C8_MSA+0
; end of _I2C8_Write
_I2C9_Write:
;__Lib_I2C_09.c, 1201 :: 		
; mode start address is: 4 (R1)
; dat start address is: 0 (R0)
0x0A18	0xB081    SUB	SP, SP, #4
0x0A1A	0xF8CDE000  STR	LR, [SP, #0]
; mode end address is: 4 (R1)
; dat end address is: 0 (R0)
; dat start address is: 0 (R0)
; mode start address is: 4 (R1)
;__Lib_I2C_09.c, 1202 :: 		
0x0A1E	0xB2CA    UXTB	R2, R1
; mode end address is: 4 (R1)
0x0A20	0xB2C1    UXTB	R1, R0
; dat end address is: 0 (R0)
0x0A22	0x4803    LDR	R0, [PC, #12]
0x0A24	0xF7FFFD96  BL	__Lib_I2C_09_I2Cx_Write+0
;__Lib_I2C_09.c, 1203 :: 		
L_end_I2C9_Write:
0x0A28	0xF8DDE000  LDR	LR, [SP, #0]
0x0A2C	0xB001    ADD	SP, SP, #4
0x0A2E	0x4770    BX	LR
0x0A30	0x9000400B  	I2C9_MSA+0
; end of _I2C9_Write
_Delay_1ms:
;__Lib_Delays.c, 41 :: 		void Delay_1ms() {
;__Lib_Delays.c, 42 :: 		Delay_ms(1);
0x0AF8	0xF649473E  MOVW	R7, #39998
0x0AFC	0xF2C00700  MOVT	R7, #0
L_Delay_1ms14:
0x0B00	0x1E7F    SUBS	R7, R7, #1
0x0B02	0xD1FD    BNE	L_Delay_1ms14
0x0B04	0xBF00    NOP
0x0B06	0xBF00    NOP
0x0B08	0xBF00    NOP
0x0B0A	0xBF00    NOP
0x0B0C	0xBF00    NOP
;__Lib_Delays.c, 43 :: 		}
L_end_Delay_1ms:
0x0B0E	0x4770    BX	LR
; end of _Delay_1ms
__irthermo3_driver_hal_i2cRead:
;__hal_tiva.c, 138 :: 		static int hal_i2cRead(uint8_t slaveAddress, uint8_t *pBuf, uint16_t nBytes, uint8_t endMode)
; pBuf start address is: 4 (R1)
; slaveAddress start address is: 0 (R0)
0x0C98	0xB085    SUB	SP, SP, #20
0x0C9A	0xF8CDE000  STR	LR, [SP, #0]
0x0C9E	0xF8AD200C  STRH	R2, [SP, #12]
0x0CA2	0x460A    MOV	R2, R1
0x0CA4	0xF88D3010  STRB	R3, [SP, #16]
; pBuf end address is: 4 (R1)
; slaveAddress end address is: 0 (R0)
; slaveAddress start address is: 0 (R0)
; pBuf start address is: 8 (R2)
;__hal_tiva.c, 140 :: 		int res = 0;
0x0CA8	0xF2400400  MOVW	R4, #0
0x0CAC	0xF8AD4008  STRH	R4, [SP, #8]
;__hal_tiva.c, 141 :: 		uint8_t *ptr = pBuf;
; ptr start address is: 4 (R1)
0x0CB0	0x4611    MOV	R1, R2
; pBuf end address is: 8 (R2)
;__hal_tiva.c, 143 :: 		if( startF ) {
0x0CB2	0x4C3F    LDR	R4, [PC, #252]
0x0CB4	0x7824    LDRB	R4, [R4, #0]
0x0CB6	0xB154    CBZ	R4, L___irthermo3_driver_hal_i2cRead8
;__hal_tiva.c, 144 :: 		fp_i2cStart(slaveAddress, _I2C_DIR_MASTER_RECEIVE);
0x0CB8	0x9101    STR	R1, [SP, #4]
0x0CBA	0x2101    MOVS	R1, #1
; slaveAddress end address is: 0 (R0)
0x0CBC	0x4C3D    LDR	R4, [PC, #244]
0x0CBE	0x6824    LDR	R4, [R4, #0]
0x0CC0	0x47A0    BLX	R4
0x0CC2	0x9901    LDR	R1, [SP, #4]
;__hal_tiva.c, 145 :: 		Delay_1ms();
0x0CC4	0xF7FFFF18  BL	_Delay_1ms+0
;__hal_tiva.c, 146 :: 		startF = 0;
0x0CC8	0x2500    MOVS	R5, #0
0x0CCA	0x4C39    LDR	R4, [PC, #228]
0x0CCC	0x7025    STRB	R5, [R4, #0]
;__hal_tiva.c, 147 :: 		}
L___irthermo3_driver_hal_i2cRead8:
;__hal_tiva.c, 148 :: 		if(nBytes == 1) {
0x0CCE	0xF8BD400C  LDRH	R4, [SP, #12]
0x0CD2	0x2C01    CMP	R4, #1
0x0CD4	0xD10C    BNE	L___irthermo3_driver_hal_i2cRead9
;__hal_tiva.c, 149 :: 		res |= fp_i2cRead(ptr, _I2C_MASTER_MODE_SINGLE_RECEIVE);
0x0CD6	0x4608    MOV	R0, R1
0x0CD8	0x2107    MOVS	R1, #7
; ptr end address is: 4 (R1)
0x0CDA	0x4C37    LDR	R4, [PC, #220]
0x0CDC	0x6824    LDR	R4, [R4, #0]
0x0CDE	0x47A0    BLX	R4
0x0CE0	0xF9BD4008  LDRSH	R4, [SP, #8]
0x0CE4	0x4304    ORRS	R4, R0
0x0CE6	0xF8AD4008  STRH	R4, [SP, #8]
;__hal_tiva.c, 150 :: 		Delay_1ms();
0x0CEA	0xF7FFFF05  BL	_Delay_1ms+0
;__hal_tiva.c, 151 :: 		} else if(nBytes == 2) {
0x0CEE	0xE051    B	L___irthermo3_driver_hal_i2cRead10
L___irthermo3_driver_hal_i2cRead9:
; ptr start address is: 4 (R1)
0x0CF0	0xF8BD400C  LDRH	R4, [SP, #12]
0x0CF4	0x2C02    CMP	R4, #2
0x0CF6	0xD119    BNE	L___irthermo3_driver_hal_i2cRead11
;__hal_tiva.c, 152 :: 		res |= fp_i2cRead(ptr++, _I2C_MASTER_MODE_BURST_RECEIVE_START);
0x0CF8	0x9101    STR	R1, [SP, #4]
0x0CFA	0x4608    MOV	R0, R1
0x0CFC	0x210B    MOVS	R1, #11
0x0CFE	0x4C2E    LDR	R4, [PC, #184]
0x0D00	0x6824    LDR	R4, [R4, #0]
0x0D02	0x47A0    BLX	R4
0x0D04	0x9901    LDR	R1, [SP, #4]
0x0D06	0xF9BD4008  LDRSH	R4, [SP, #8]
0x0D0A	0x4304    ORRS	R4, R0
0x0D0C	0xF8AD4008  STRH	R4, [SP, #8]
0x0D10	0x1C4C    ADDS	R4, R1, #1
; ptr end address is: 4 (R1)
; ptr start address is: 0 (R0)
0x0D12	0x4620    MOV	R0, R4
;__hal_tiva.c, 153 :: 		Delay_1ms();
0x0D14	0xF7FFFEF0  BL	_Delay_1ms+0
;__hal_tiva.c, 154 :: 		res |= fp_i2cRead(ptr, _I2C_MASTER_MODE_BURST_RECEIVE_FINISH);
0x0D18	0x2105    MOVS	R1, #5
; ptr end address is: 0 (R0)
0x0D1A	0x4C27    LDR	R4, [PC, #156]
0x0D1C	0x6824    LDR	R4, [R4, #0]
0x0D1E	0x47A0    BLX	R4
0x0D20	0xF9BD4008  LDRSH	R4, [SP, #8]
0x0D24	0x4304    ORRS	R4, R0
0x0D26	0xF8AD4008  STRH	R4, [SP, #8]
;__hal_tiva.c, 155 :: 		} else {
0x0D2A	0xE033    B	L___irthermo3_driver_hal_i2cRead12
L___irthermo3_driver_hal_i2cRead11:
;__hal_tiva.c, 156 :: 		res |= fp_i2cRead(ptr++ , _I2C_MASTER_MODE_BURST_RECEIVE_START);
; ptr start address is: 4 (R1)
0x0D2C	0x9101    STR	R1, [SP, #4]
0x0D2E	0x4608    MOV	R0, R1
0x0D30	0x210B    MOVS	R1, #11
0x0D32	0x4C21    LDR	R4, [PC, #132]
0x0D34	0x6824    LDR	R4, [R4, #0]
0x0D36	0x47A0    BLX	R4
0x0D38	0x9901    LDR	R1, [SP, #4]
0x0D3A	0xF9BD4008  LDRSH	R4, [SP, #8]
0x0D3E	0x4304    ORRS	R4, R0
0x0D40	0xF8AD4008  STRH	R4, [SP, #8]
0x0D44	0x1C4B    ADDS	R3, R1, #1
; ptr end address is: 4 (R1)
; ptr start address is: 12 (R3)
;__hal_tiva.c, 157 :: 		Delay_1ms();
0x0D46	0xF7FFFED7  BL	_Delay_1ms+0
; ptr end address is: 12 (R3)
0x0D4A	0x4619    MOV	R1, R3
;__hal_tiva.c, 158 :: 		while(--nBytes > 1) {
L___irthermo3_driver_hal_i2cRead13:
; ptr start address is: 4 (R1)
0x0D4C	0xF8BD400C  LDRH	R4, [SP, #12]
0x0D50	0x1E64    SUBS	R4, R4, #1
0x0D52	0xB2A4    UXTH	R4, R4
0x0D54	0xF8AD400C  STRH	R4, [SP, #12]
0x0D58	0x2C01    CMP	R4, #1
0x0D5A	0xD911    BLS	L___irthermo3_driver_hal_i2cRead14
;__hal_tiva.c, 159 :: 		res |= fp_i2cRead(ptr++ , _I2C_MASTER_MODE_BURST_RECEIVE_CONT);
0x0D5C	0x9101    STR	R1, [SP, #4]
0x0D5E	0x4608    MOV	R0, R1
0x0D60	0x2109    MOVS	R1, #9
0x0D62	0x4C15    LDR	R4, [PC, #84]
0x0D64	0x6824    LDR	R4, [R4, #0]
0x0D66	0x47A0    BLX	R4
0x0D68	0x9901    LDR	R1, [SP, #4]
0x0D6A	0xF9BD4008  LDRSH	R4, [SP, #8]
0x0D6E	0x4304    ORRS	R4, R0
0x0D70	0xF8AD4008  STRH	R4, [SP, #8]
0x0D74	0x1C4C    ADDS	R4, R1, #1
; ptr end address is: 4 (R1)
; ptr start address is: 12 (R3)
0x0D76	0x4623    MOV	R3, R4
;__hal_tiva.c, 160 :: 		Delay_1ms();
0x0D78	0xF7FFFEBE  BL	_Delay_1ms+0
;__hal_tiva.c, 161 :: 		}
0x0D7C	0x4619    MOV	R1, R3
; ptr end address is: 12 (R3)
0x0D7E	0xE7E5    B	L___irthermo3_driver_hal_i2cRead13
L___irthermo3_driver_hal_i2cRead14:
;__hal_tiva.c, 162 :: 		res |= fp_i2cRead(ptr, _I2C_MASTER_MODE_BURST_RECEIVE_FINISH);
; ptr start address is: 4 (R1)
0x0D80	0x4608    MOV	R0, R1
0x0D82	0x2105    MOVS	R1, #5
; ptr end address is: 4 (R1)
0x0D84	0x4C0C    LDR	R4, [PC, #48]
0x0D86	0x6824    LDR	R4, [R4, #0]
0x0D88	0x47A0    BLX	R4
0x0D8A	0xF9BD4008  LDRSH	R4, [SP, #8]
0x0D8E	0x4304    ORRS	R4, R0
0x0D90	0xF8AD4008  STRH	R4, [SP, #8]
;__hal_tiva.c, 163 :: 		}
L___irthermo3_driver_hal_i2cRead12:
L___irthermo3_driver_hal_i2cRead10:
;__hal_tiva.c, 164 :: 		if( endMode == END_MODE_RESTART ) {
0x0D94	0xF89D4010  LDRB	R4, [SP, #16]
0x0D98	0x2C01    CMP	R4, #1
0x0D9A	0xD102    BNE	L___irthermo3_driver_hal_i2cRead15
;__hal_tiva.c, 165 :: 		startF = 1;
0x0D9C	0x2501    MOVS	R5, #1
0x0D9E	0x4C04    LDR	R4, [PC, #16]
0x0DA0	0x7025    STRB	R5, [R4, #0]
;__hal_tiva.c, 166 :: 		}
L___irthermo3_driver_hal_i2cRead15:
;__hal_tiva.c, 167 :: 		return res;
0x0DA2	0xF9BD0008  LDRSH	R0, [SP, #8]
;__hal_tiva.c, 168 :: 		}
L_end_hal_i2cRead:
0x0DA6	0xF8DDE000  LDR	LR, [SP, #0]
0x0DAA	0xB005    ADD	SP, SP, #20
0x0DAC	0x4770    BX	LR
0x0DAE	0xBF00    NOP
0x0DB0	0x00002000  	__irthermo3_driver_startF+0
0x0DB4	0x005C2000  	__irthermo3_driver_fp_i2cStart+0
0x0DB8	0x00642000  	__irthermo3_driver_fp_i2cRead+0
; end of __irthermo3_driver_hal_i2cRead
_I2C0_Read:
;__Lib_I2C_09.c, 677 :: 		
; mode start address is: 4 (R1)
; dat start address is: 0 (R0)
0x0ADC	0xB081    SUB	SP, SP, #4
0x0ADE	0xF8CDE000  STR	LR, [SP, #0]
; mode end address is: 4 (R1)
; dat end address is: 0 (R0)
; dat start address is: 0 (R0)
; mode start address is: 4 (R1)
;__Lib_I2C_09.c, 678 :: 		
0x0AE2	0xB2CA    UXTB	R2, R1
; mode end address is: 4 (R1)
0x0AE4	0x4601    MOV	R1, R0
; dat end address is: 0 (R0)
0x0AE6	0x4803    LDR	R0, [PC, #12]
0x0AE8	0xF7FFFC32  BL	__Lib_I2C_09_I2Cx_Read+0
;__Lib_I2C_09.c, 679 :: 		
L_end_I2C0_Read:
0x0AEC	0xF8DDE000  LDR	LR, [SP, #0]
0x0AF0	0xB001    ADD	SP, SP, #4
0x0AF2	0x4770    BX	LR
0x0AF4	0x00004002  	I2C0_MSA+0
; end of _I2C0_Read
__Lib_I2C_09_I2Cx_Read:
;__Lib_I2C_09.c, 422 :: 		
; mode start address is: 8 (R2)
; i2cBase start address is: 0 (R0)
0x0350	0xB084    SUB	SP, SP, #16
0x0352	0xF8CDE000  STR	LR, [SP, #0]
0x0356	0x4604    MOV	R4, R0
0x0358	0x9103    STR	R1, [SP, #12]
; mode end address is: 8 (R2)
; i2cBase end address is: 0 (R0)
; i2cBase start address is: 16 (R4)
; mode start address is: 8 (R2)
;__Lib_I2C_09.c, 423 :: 		
0x035A	0xF04F0300  MOV	R3, #0
0x035E	0x9302    STR	R3, [SP, #8]
;__Lib_I2C_09.c, 427 :: 		
0x0360	0x4B5E    LDR	R3, [PC, #376]
0x0362	0x429C    CMP	R4, R3
0x0364	0xD106    BNE	L___Lib_I2C_09_I2Cx_Read35
;__Lib_I2C_09.c, 428 :: 		
0x0366	0x4B5E    LDR	R3, [PC, #376]
0x0368	0x681B    LDR	R3, [R3, #0]
0x036A	0x9302    STR	R3, [SP, #8]
;__Lib_I2C_09.c, 429 :: 		
0x036C	0x4B5D    LDR	R3, [PC, #372]
0x036E	0x681B    LDR	R3, [R3, #0]
0x0370	0x9301    STR	R3, [SP, #4]
;__Lib_I2C_09.c, 430 :: 		
0x0372	0xE058    B	L___Lib_I2C_09_I2Cx_Read36
L___Lib_I2C_09_I2Cx_Read35:
;__Lib_I2C_09.c, 431 :: 		
0x0374	0x4B5C    LDR	R3, [PC, #368]
0x0376	0x429C    CMP	R4, R3
0x0378	0xD106    BNE	L___Lib_I2C_09_I2Cx_Read37
;__Lib_I2C_09.c, 432 :: 		
0x037A	0x4B5C    LDR	R3, [PC, #368]
0x037C	0x681B    LDR	R3, [R3, #0]
0x037E	0x9302    STR	R3, [SP, #8]
;__Lib_I2C_09.c, 433 :: 		
0x0380	0x4B5B    LDR	R3, [PC, #364]
0x0382	0x681B    LDR	R3, [R3, #0]
0x0384	0x9301    STR	R3, [SP, #4]
;__Lib_I2C_09.c, 434 :: 		
0x0386	0xE04E    B	L___Lib_I2C_09_I2Cx_Read38
L___Lib_I2C_09_I2Cx_Read37:
;__Lib_I2C_09.c, 435 :: 		
0x0388	0x4B5A    LDR	R3, [PC, #360]
0x038A	0x429C    CMP	R4, R3
0x038C	0xD106    BNE	L___Lib_I2C_09_I2Cx_Read39
;__Lib_I2C_09.c, 436 :: 		
0x038E	0x4B5A    LDR	R3, [PC, #360]
0x0390	0x681B    LDR	R3, [R3, #0]
0x0392	0x9302    STR	R3, [SP, #8]
;__Lib_I2C_09.c, 437 :: 		
0x0394	0x4B59    LDR	R3, [PC, #356]
0x0396	0x681B    LDR	R3, [R3, #0]
0x0398	0x9301    STR	R3, [SP, #4]
;__Lib_I2C_09.c, 438 :: 		
0x039A	0xE044    B	L___Lib_I2C_09_I2Cx_Read40
L___Lib_I2C_09_I2Cx_Read39:
;__Lib_I2C_09.c, 439 :: 		
0x039C	0x4B58    LDR	R3, [PC, #352]
0x039E	0x429C    CMP	R4, R3
0x03A0	0xD106    BNE	L___Lib_I2C_09_I2Cx_Read41
;__Lib_I2C_09.c, 440 :: 		
0x03A2	0x4B58    LDR	R3, [PC, #352]
0x03A4	0x681B    LDR	R3, [R3, #0]
0x03A6	0x9302    STR	R3, [SP, #8]
;__Lib_I2C_09.c, 441 :: 		
0x03A8	0x4B57    LDR	R3, [PC, #348]
0x03AA	0x681B    LDR	R3, [R3, #0]
0x03AC	0x9301    STR	R3, [SP, #4]
;__Lib_I2C_09.c, 442 :: 		
0x03AE	0xE03A    B	L___Lib_I2C_09_I2Cx_Read42
L___Lib_I2C_09_I2Cx_Read41:
;__Lib_I2C_09.c, 443 :: 		
0x03B0	0x4B56    LDR	R3, [PC, #344]
0x03B2	0x429C    CMP	R4, R3
0x03B4	0xD106    BNE	L___Lib_I2C_09_I2Cx_Read43
;__Lib_I2C_09.c, 444 :: 		
0x03B6	0x4B56    LDR	R3, [PC, #344]
0x03B8	0x681B    LDR	R3, [R3, #0]
0x03BA	0x9302    STR	R3, [SP, #8]
;__Lib_I2C_09.c, 445 :: 		
0x03BC	0x4B55    LDR	R3, [PC, #340]
0x03BE	0x681B    LDR	R3, [R3, #0]
0x03C0	0x9301    STR	R3, [SP, #4]
;__Lib_I2C_09.c, 446 :: 		
0x03C2	0xE030    B	L___Lib_I2C_09_I2Cx_Read44
L___Lib_I2C_09_I2Cx_Read43:
;__Lib_I2C_09.c, 447 :: 		
0x03C4	0x4B54    LDR	R3, [PC, #336]
0x03C6	0x429C    CMP	R4, R3
0x03C8	0xD106    BNE	L___Lib_I2C_09_I2Cx_Read45
;__Lib_I2C_09.c, 448 :: 		
0x03CA	0x4B54    LDR	R3, [PC, #336]
0x03CC	0x681B    LDR	R3, [R3, #0]
0x03CE	0x9302    STR	R3, [SP, #8]
;__Lib_I2C_09.c, 449 :: 		
0x03D0	0x4B53    LDR	R3, [PC, #332]
0x03D2	0x681B    LDR	R3, [R3, #0]
0x03D4	0x9301    STR	R3, [SP, #4]
;__Lib_I2C_09.c, 450 :: 		
0x03D6	0xE026    B	L___Lib_I2C_09_I2Cx_Read46
L___Lib_I2C_09_I2Cx_Read45:
;__Lib_I2C_09.c, 451 :: 		
0x03D8	0x4B52    LDR	R3, [PC, #328]
0x03DA	0x429C    CMP	R4, R3
0x03DC	0xD106    BNE	L___Lib_I2C_09_I2Cx_Read47
;__Lib_I2C_09.c, 452 :: 		
0x03DE	0x4B52    LDR	R3, [PC, #328]
0x03E0	0x681B    LDR	R3, [R3, #0]
0x03E2	0x9302    STR	R3, [SP, #8]
;__Lib_I2C_09.c, 453 :: 		
0x03E4	0x4B51    LDR	R3, [PC, #324]
0x03E6	0x681B    LDR	R3, [R3, #0]
0x03E8	0x9301    STR	R3, [SP, #4]
;__Lib_I2C_09.c, 454 :: 		
0x03EA	0xE01C    B	L___Lib_I2C_09_I2Cx_Read48
L___Lib_I2C_09_I2Cx_Read47:
;__Lib_I2C_09.c, 455 :: 		
0x03EC	0x4B50    LDR	R3, [PC, #320]
0x03EE	0x429C    CMP	R4, R3
0x03F0	0xD106    BNE	L___Lib_I2C_09_I2Cx_Read49
;__Lib_I2C_09.c, 456 :: 		
0x03F2	0x4B50    LDR	R3, [PC, #320]
0x03F4	0x681B    LDR	R3, [R3, #0]
0x03F6	0x9302    STR	R3, [SP, #8]
;__Lib_I2C_09.c, 457 :: 		
0x03F8	0x4B4F    LDR	R3, [PC, #316]
0x03FA	0x681B    LDR	R3, [R3, #0]
0x03FC	0x9301    STR	R3, [SP, #4]
;__Lib_I2C_09.c, 458 :: 		
0x03FE	0xE012    B	L___Lib_I2C_09_I2Cx_Read50
L___Lib_I2C_09_I2Cx_Read49:
;__Lib_I2C_09.c, 459 :: 		
0x0400	0x4B4E    LDR	R3, [PC, #312]
0x0402	0x429C    CMP	R4, R3
0x0404	0xD106    BNE	L___Lib_I2C_09_I2Cx_Read51
;__Lib_I2C_09.c, 460 :: 		
0x0406	0x4B4E    LDR	R3, [PC, #312]
0x0408	0x681B    LDR	R3, [R3, #0]
0x040A	0x9302    STR	R3, [SP, #8]
;__Lib_I2C_09.c, 461 :: 		
0x040C	0x4B4D    LDR	R3, [PC, #308]
0x040E	0x681B    LDR	R3, [R3, #0]
0x0410	0x9301    STR	R3, [SP, #4]
;__Lib_I2C_09.c, 462 :: 		
0x0412	0xE008    B	L___Lib_I2C_09_I2Cx_Read52
L___Lib_I2C_09_I2Cx_Read51:
;__Lib_I2C_09.c, 463 :: 		
0x0414	0x4B4C    LDR	R3, [PC, #304]
0x0416	0x429C    CMP	R4, R3
0x0418	0xD105    BNE	L___Lib_I2C_09_I2Cx_Read53
;__Lib_I2C_09.c, 464 :: 		
0x041A	0x4B4C    LDR	R3, [PC, #304]
0x041C	0x681B    LDR	R3, [R3, #0]
0x041E	0x9302    STR	R3, [SP, #8]
;__Lib_I2C_09.c, 465 :: 		
0x0420	0x4B4B    LDR	R3, [PC, #300]
0x0422	0x681B    LDR	R3, [R3, #0]
0x0424	0x9301    STR	R3, [SP, #4]
;__Lib_I2C_09.c, 466 :: 		
L___Lib_I2C_09_I2Cx_Read53:
L___Lib_I2C_09_I2Cx_Read52:
L___Lib_I2C_09_I2Cx_Read50:
L___Lib_I2C_09_I2Cx_Read48:
L___Lib_I2C_09_I2Cx_Read46:
L___Lib_I2C_09_I2Cx_Read44:
L___Lib_I2C_09_I2Cx_Read42:
L___Lib_I2C_09_I2Cx_Read40:
L___Lib_I2C_09_I2Cx_Read38:
L___Lib_I2C_09_I2Cx_Read36:
;__Lib_I2C_09.c, 468 :: 		
0x0426	0x2A07    CMP	R2, #7
0x0428	0xD003    BEQ	L___Lib_I2C_09_I2Cx_Read107
0x042A	0x2A0B    CMP	R2, #11
0x042C	0xD001    BEQ	L___Lib_I2C_09_I2Cx_Read106
0x042E	0x4620    MOV	R0, R4
0x0430	0xE017    B	L___Lib_I2C_09_I2Cx_Read56
L___Lib_I2C_09_I2Cx_Read107:
L___Lib_I2C_09_I2Cx_Read106:
;__Lib_I2C_09.c, 470 :: 		
; timeout start address is: 24 (R6)
0x0432	0x9E02    LDR	R6, [SP, #8]
; i2cBase end address is: 16 (R4)
; timeout end address is: 24 (R6)
; mode end address is: 8 (R2)
0x0434	0x4620    MOV	R0, R4
0x0436	0xB2D1    UXTB	R1, R2
;__Lib_I2C_09.c, 471 :: 		
L___Lib_I2C_09_I2Cx_Read57:
; timeout start address is: 24 (R6)
; mode start address is: 4 (R1)
; i2cBase start address is: 0 (R0)
0x0438	0x1D03    ADDS	R3, R0, #4
0x043A	0x681C    LDR	R4, [R3, #0]
0x043C	0xF3C41380  UBFX	R3, R4, #6, #1
0x0440	0xB173    CBZ	R3, L___Lib_I2C_09_I2Cx_Read58
;__Lib_I2C_09.c, 473 :: 		
0x0442	0x9B02    LDR	R3, [SP, #8]
0x0444	0xB14B    CBZ	R3, L___Lib_I2C_09_I2Cx_Read110
;__Lib_I2C_09.c, 474 :: 		
0x0446	0xB926    CBNZ	R6, L___Lib_I2C_09_I2Cx_Read60
; mode end address is: 4 (R1)
; timeout end address is: 24 (R6)
; i2cBase end address is: 0 (R0)
;__Lib_I2C_09.c, 475 :: 		
0x0448	0x2003    MOVS	R0, #3
0x044A	0x9C01    LDR	R4, [SP, #4]
0x044C	0x47A0    BLX	R4
;__Lib_I2C_09.c, 476 :: 		
0x044E	0x2001    MOVS	R0, #1
0x0450	0xE040    B	L_end_I2Cx_Read
;__Lib_I2C_09.c, 477 :: 		
L___Lib_I2C_09_I2Cx_Read60:
;__Lib_I2C_09.c, 478 :: 		
; i2cBase start address is: 0 (R0)
; timeout start address is: 24 (R6)
; mode start address is: 4 (R1)
0x0452	0x1E73    SUBS	R3, R6, #1
; timeout end address is: 24 (R6)
; timeout start address is: 8 (R2)
0x0454	0x461A    MOV	R2, R3
; timeout end address is: 8 (R2)
0x0456	0x4613    MOV	R3, R2
;__Lib_I2C_09.c, 479 :: 		
0x0458	0xE000    B	L___Lib_I2C_09_I2Cx_Read59
L___Lib_I2C_09_I2Cx_Read110:
;__Lib_I2C_09.c, 473 :: 		
0x045A	0x4633    MOV	R3, R6
;__Lib_I2C_09.c, 479 :: 		
L___Lib_I2C_09_I2Cx_Read59:
;__Lib_I2C_09.c, 480 :: 		
; timeout start address is: 12 (R3)
; timeout end address is: 12 (R3)
0x045C	0x461E    MOV	R6, R3
0x045E	0xE7EB    B	L___Lib_I2C_09_I2Cx_Read57
L___Lib_I2C_09_I2Cx_Read58:
;__Lib_I2C_09.c, 481 :: 		
0x0460	0xB2CA    UXTB	R2, R1
; i2cBase end address is: 0 (R0)
L___Lib_I2C_09_I2Cx_Read56:
; mode end address is: 4 (R1)
;__Lib_I2C_09.c, 483 :: 		
; i2cBase start address is: 0 (R0)
; mode start address is: 8 (R2)
0x0462	0x1D03    ADDS	R3, R0, #4
0x0464	0x601A    STR	R2, [R3, #0]
;__Lib_I2C_09.c, 484 :: 		
0x0466	0xF7FFFF2F  BL	_Delay_1us+0
;__Lib_I2C_09.c, 485 :: 		
0x046A	0xF7FFFF2D  BL	_Delay_1us+0
;__Lib_I2C_09.c, 486 :: 		
0x046E	0xF7FFFF2B  BL	_Delay_1us+0
;__Lib_I2C_09.c, 488 :: 		
; timeout start address is: 24 (R6)
0x0472	0x9E02    LDR	R6, [SP, #8]
; timeout end address is: 24 (R6)
; mode end address is: 8 (R2)
; i2cBase end address is: 0 (R0)
;__Lib_I2C_09.c, 489 :: 		
L___Lib_I2C_09_I2Cx_Read61:
; timeout start address is: 24 (R6)
; mode start address is: 8 (R2)
; i2cBase start address is: 0 (R0)
0x0474	0x1D03    ADDS	R3, R0, #4
0x0476	0x681C    LDR	R4, [R3, #0]
0x0478	0xF3C40300  UBFX	R3, R4, #0, #1
0x047C	0xB163    CBZ	R3, L___Lib_I2C_09_I2Cx_Read62
;__Lib_I2C_09.c, 491 :: 		
0x047E	0x9B02    LDR	R3, [SP, #8]
0x0480	0xB13B    CBZ	R3, L___Lib_I2C_09_I2Cx_Read111
;__Lib_I2C_09.c, 492 :: 		
0x0482	0xB926    CBNZ	R6, L___Lib_I2C_09_I2Cx_Read64
; timeout end address is: 24 (R6)
; mode end address is: 8 (R2)
; i2cBase end address is: 0 (R0)
;__Lib_I2C_09.c, 493 :: 		
0x0484	0x2003    MOVS	R0, #3
0x0486	0x9C01    LDR	R4, [SP, #4]
0x0488	0x47A0    BLX	R4
;__Lib_I2C_09.c, 494 :: 		
0x048A	0x2001    MOVS	R0, #1
0x048C	0xE022    B	L_end_I2Cx_Read
;__Lib_I2C_09.c, 495 :: 		
L___Lib_I2C_09_I2Cx_Read64:
;__Lib_I2C_09.c, 496 :: 		
; i2cBase start address is: 0 (R0)
; mode start address is: 8 (R2)
; timeout start address is: 24 (R6)
0x048E	0x1E71    SUBS	R1, R6, #1
; timeout end address is: 24 (R6)
; timeout start address is: 4 (R1)
; timeout end address is: 4 (R1)
;__Lib_I2C_09.c, 497 :: 		
0x0490	0xE000    B	L___Lib_I2C_09_I2Cx_Read63
L___Lib_I2C_09_I2Cx_Read111:
;__Lib_I2C_09.c, 491 :: 		
0x0492	0x4631    MOV	R1, R6
;__Lib_I2C_09.c, 497 :: 		
L___Lib_I2C_09_I2Cx_Read63:
;__Lib_I2C_09.c, 498 :: 		
; timeout start address is: 4 (R1)
; timeout end address is: 4 (R1)
0x0494	0x460E    MOV	R6, R1
0x0496	0xE7ED    B	L___Lib_I2C_09_I2Cx_Read61
L___Lib_I2C_09_I2Cx_Read62:
;__Lib_I2C_09.c, 500 :: 		
0x0498	0x1D03    ADDS	R3, R0, #4
0x049A	0x681C    LDR	R4, [R3, #0]
0x049C	0xF3C40340  UBFX	R3, R4, #1, #1
0x04A0	0xB173    CBZ	R3, L___Lib_I2C_09_I2Cx_Read65
;__Lib_I2C_09.c, 501 :: 		
0x04A2	0x2A09    CMP	R2, #9
0x04A4	0xD002    BEQ	L___Lib_I2C_09_I2Cx_Read109
0x04A6	0x2A0B    CMP	R2, #11
0x04A8	0xD000    BEQ	L___Lib_I2C_09_I2Cx_Read108
; mode end address is: 8 (R2)
0x04AA	0xE008    B	L___Lib_I2C_09_I2Cx_Read68
L___Lib_I2C_09_I2Cx_Read109:
L___Lib_I2C_09_I2Cx_Read108:
;__Lib_I2C_09.c, 502 :: 		
0x04AC	0x1D03    ADDS	R3, R0, #4
0x04AE	0x681C    LDR	R4, [R3, #0]
0x04B0	0xF3C41300  UBFX	R3, R4, #4, #1
0x04B4	0xB91B    CBNZ	R3, L___Lib_I2C_09_I2Cx_Read69
;__Lib_I2C_09.c, 503 :: 		
0x04B6	0x1D04    ADDS	R4, R0, #4
0x04B8	0xF2400304  MOVW	R3, #4
0x04BC	0x6023    STR	R3, [R4, #0]
L___Lib_I2C_09_I2Cx_Read69:
;__Lib_I2C_09.c, 504 :: 		
L___Lib_I2C_09_I2Cx_Read68:
;__Lib_I2C_09.c, 505 :: 		
0x04BE	0xE004    B	L___Lib_I2C_09_I2Cx_Read70
L___Lib_I2C_09_I2Cx_Read65:
;__Lib_I2C_09.c, 507 :: 		
0x04C0	0xF2000308  ADDW	R3, R0, #8
0x04C4	0x681C    LDR	R4, [R3, #0]
0x04C6	0x9B03    LDR	R3, [SP, #12]
0x04C8	0x701C    STRB	R4, [R3, #0]
L___Lib_I2C_09_I2Cx_Read70:
;__Lib_I2C_09.c, 509 :: 		
0x04CA	0x1D03    ADDS	R3, R0, #4
; i2cBase end address is: 0 (R0)
0x04CC	0x681C    LDR	R4, [R3, #0]
0x04CE	0xF3C40340  UBFX	R3, R4, #1, #1
0x04D2	0xB2D8    UXTB	R0, R3
;__Lib_I2C_09.c, 510 :: 		
L_end_I2Cx_Read:
0x04D4	0xF8DDE000  LDR	LR, [SP, #0]
0x04D8	0xB004    ADD	SP, SP, #16
0x04DA	0x4770    BX	LR
0x04DC	0x00004002  	I2C0_MSA+0
0x04E0	0x001C2000  	__Lib_I2C_09__I2C0_TIMEOUT+0
0x04E4	0x008C2000  	_I2C0_Timeout_Ptr+0
0x04E8	0x10004002  	I2C1_MSA+0
0x04EC	0x00202000  	__Lib_I2C_09__I2C1_TIMEOUT+0
0x04F0	0x00902000  	_I2C1_Timeout_Ptr+0
0x04F4	0x20004002  	I2C2_MSA+0
0x04F8	0x00242000  	__Lib_I2C_09__I2C2_TIMEOUT+0
0x04FC	0x00942000  	_I2C2_Timeout_Ptr+0
0x0500	0x30004002  	I2C3_MSA+0
0x0504	0x00282000  	__Lib_I2C_09__I2C3_TIMEOUT+0
0x0508	0x00982000  	_I2C3_Timeout_Ptr+0
0x050C	0x0000400C  	I2C4_MSA+0
0x0510	0x002C2000  	__Lib_I2C_09__I2C4_TIMEOUT+0
0x0514	0x009C2000  	_I2C4_Timeout_Ptr+0
0x0518	0x1000400C  	I2C5_MSA+0
0x051C	0x00302000  	__Lib_I2C_09__I2C5_TIMEOUT+0
0x0520	0x00A02000  	_I2C5_Timeout_Ptr+0
0x0524	0x2000400C  	I2C6_MSA+0
0x0528	0x00342000  	__Lib_I2C_09__I2C6_TIMEOUT+0
0x052C	0x00A42000  	_I2C6_Timeout_Ptr+0
0x0530	0x3000400C  	I2C7_MSA+0
0x0534	0x00382000  	__Lib_I2C_09__I2C7_TIMEOUT+0
0x0538	0x00A82000  	_I2C7_Timeout_Ptr+0
0x053C	0x8000400B  	I2C8_MSA+0
0x0540	0x003C2000  	__Lib_I2C_09__I2C8_TIMEOUT+0
0x0544	0x00AC2000  	_I2C8_Timeout_Ptr+0
0x0548	0x9000400B  	I2C9_MSA+0
0x054C	0x00402000  	__Lib_I2C_09__I2C9_TIMEOUT+0
0x0550	0x00B02000  	_I2C9_Timeout_Ptr+0
; end of __Lib_I2C_09_I2Cx_Read
_I2C1_Read:
;__Lib_I2C_09.c, 736 :: 		
; mode start address is: 4 (R1)
; dat start address is: 0 (R0)
0x0B10	0xB081    SUB	SP, SP, #4
0x0B12	0xF8CDE000  STR	LR, [SP, #0]
; mode end address is: 4 (R1)
; dat end address is: 0 (R0)
; dat start address is: 0 (R0)
; mode start address is: 4 (R1)
;__Lib_I2C_09.c, 737 :: 		
0x0B16	0xB2CA    UXTB	R2, R1
; mode end address is: 4 (R1)
0x0B18	0x4601    MOV	R1, R0
; dat end address is: 0 (R0)
0x0B1A	0x4803    LDR	R0, [PC, #12]
0x0B1C	0xF7FFFC18  BL	__Lib_I2C_09_I2Cx_Read+0
;__Lib_I2C_09.c, 738 :: 		
L_end_I2C1_Read:
0x0B20	0xF8DDE000  LDR	LR, [SP, #0]
0x0B24	0xB001    ADD	SP, SP, #4
0x0B26	0x4770    BX	LR
0x0B28	0x10004002  	I2C1_MSA+0
; end of _I2C1_Read
_I2C2_Read:
;__Lib_I2C_09.c, 795 :: 		
; mode start address is: 4 (R1)
; dat start address is: 0 (R0)
0x0B48	0xB081    SUB	SP, SP, #4
0x0B4A	0xF8CDE000  STR	LR, [SP, #0]
; mode end address is: 4 (R1)
; dat end address is: 0 (R0)
; dat start address is: 0 (R0)
; mode start address is: 4 (R1)
;__Lib_I2C_09.c, 796 :: 		
0x0B4E	0xB2CA    UXTB	R2, R1
; mode end address is: 4 (R1)
0x0B50	0x4601    MOV	R1, R0
; dat end address is: 0 (R0)
0x0B52	0x4803    LDR	R0, [PC, #12]
0x0B54	0xF7FFFBFC  BL	__Lib_I2C_09_I2Cx_Read+0
;__Lib_I2C_09.c, 797 :: 		
L_end_I2C2_Read:
0x0B58	0xF8DDE000  LDR	LR, [SP, #0]
0x0B5C	0xB001    ADD	SP, SP, #4
0x0B5E	0x4770    BX	LR
0x0B60	0x20004002  	I2C2_MSA+0
; end of _I2C2_Read
_I2C3_Read:
;__Lib_I2C_09.c, 853 :: 		
; mode start address is: 4 (R1)
; dat start address is: 0 (R0)
0x0B2C	0xB081    SUB	SP, SP, #4
0x0B2E	0xF8CDE000  STR	LR, [SP, #0]
; mode end address is: 4 (R1)
; dat end address is: 0 (R0)
; dat start address is: 0 (R0)
; mode start address is: 4 (R1)
;__Lib_I2C_09.c, 854 :: 		
0x0B32	0xB2CA    UXTB	R2, R1
; mode end address is: 4 (R1)
0x0B34	0x4601    MOV	R1, R0
; dat end address is: 0 (R0)
0x0B36	0x4803    LDR	R0, [PC, #12]
0x0B38	0xF7FFFC0A  BL	__Lib_I2C_09_I2Cx_Read+0
;__Lib_I2C_09.c, 855 :: 		
L_end_I2C3_Read:
0x0B3C	0xF8DDE000  LDR	LR, [SP, #0]
0x0B40	0xB001    ADD	SP, SP, #4
0x0B42	0x4770    BX	LR
0x0B44	0x30004002  	I2C3_MSA+0
; end of _I2C3_Read
_I2C4_Read:
;__Lib_I2C_09.c, 912 :: 		
; mode start address is: 4 (R1)
; dat start address is: 0 (R0)
0x0AC0	0xB081    SUB	SP, SP, #4
0x0AC2	0xF8CDE000  STR	LR, [SP, #0]
; mode end address is: 4 (R1)
; dat end address is: 0 (R0)
; dat start address is: 0 (R0)
; mode start address is: 4 (R1)
;__Lib_I2C_09.c, 913 :: 		
0x0AC6	0xB2CA    UXTB	R2, R1
; mode end address is: 4 (R1)
0x0AC8	0x4601    MOV	R1, R0
; dat end address is: 0 (R0)
0x0ACA	0x4803    LDR	R0, [PC, #12]
0x0ACC	0xF7FFFC40  BL	__Lib_I2C_09_I2Cx_Read+0
;__Lib_I2C_09.c, 914 :: 		
L_end_I2C4_Read:
0x0AD0	0xF8DDE000  LDR	LR, [SP, #0]
0x0AD4	0xB001    ADD	SP, SP, #4
0x0AD6	0x4770    BX	LR
0x0AD8	0x0000400C  	I2C4_MSA+0
; end of _I2C4_Read
_I2C5_Read:
;__Lib_I2C_09.c, 971 :: 		
; mode start address is: 4 (R1)
; dat start address is: 0 (R0)
0x0A50	0xB081    SUB	SP, SP, #4
0x0A52	0xF8CDE000  STR	LR, [SP, #0]
; mode end address is: 4 (R1)
; dat end address is: 0 (R0)
; dat start address is: 0 (R0)
; mode start address is: 4 (R1)
;__Lib_I2C_09.c, 972 :: 		
0x0A56	0xB2CA    UXTB	R2, R1
; mode end address is: 4 (R1)
0x0A58	0x4601    MOV	R1, R0
; dat end address is: 0 (R0)
0x0A5A	0x4803    LDR	R0, [PC, #12]
0x0A5C	0xF7FFFC78  BL	__Lib_I2C_09_I2Cx_Read+0
;__Lib_I2C_09.c, 973 :: 		
L_end_I2C5_Read:
0x0A60	0xF8DDE000  LDR	LR, [SP, #0]
0x0A64	0xB001    ADD	SP, SP, #4
0x0A66	0x4770    BX	LR
0x0A68	0x1000400C  	I2C5_MSA+0
; end of _I2C5_Read
_I2C6_Read:
;__Lib_I2C_09.c, 1030 :: 		
; mode start address is: 4 (R1)
; dat start address is: 0 (R0)
0x0A34	0xB081    SUB	SP, SP, #4
0x0A36	0xF8CDE000  STR	LR, [SP, #0]
; mode end address is: 4 (R1)
; dat end address is: 0 (R0)
; dat start address is: 0 (R0)
; mode start address is: 4 (R1)
;__Lib_I2C_09.c, 1031 :: 		
0x0A3A	0xB2CA    UXTB	R2, R1
; mode end address is: 4 (R1)
0x0A3C	0x4601    MOV	R1, R0
; dat end address is: 0 (R0)
0x0A3E	0x4803    LDR	R0, [PC, #12]
0x0A40	0xF7FFFC86  BL	__Lib_I2C_09_I2Cx_Read+0
;__Lib_I2C_09.c, 1032 :: 		
L_end_I2C6_Read:
0x0A44	0xF8DDE000  LDR	LR, [SP, #0]
0x0A48	0xB001    ADD	SP, SP, #4
0x0A4A	0x4770    BX	LR
0x0A4C	0x2000400C  	I2C6_MSA+0
; end of _I2C6_Read
_I2C7_Read:
;__Lib_I2C_09.c, 1089 :: 		
; mode start address is: 4 (R1)
; dat start address is: 0 (R0)
0x0A6C	0xB081    SUB	SP, SP, #4
0x0A6E	0xF8CDE000  STR	LR, [SP, #0]
; mode end address is: 4 (R1)
; dat end address is: 0 (R0)
; dat start address is: 0 (R0)
; mode start address is: 4 (R1)
;__Lib_I2C_09.c, 1090 :: 		
0x0A72	0xB2CA    UXTB	R2, R1
; mode end address is: 4 (R1)
0x0A74	0x4601    MOV	R1, R0
; dat end address is: 0 (R0)
0x0A76	0x4803    LDR	R0, [PC, #12]
0x0A78	0xF7FFFC6A  BL	__Lib_I2C_09_I2Cx_Read+0
;__Lib_I2C_09.c, 1091 :: 		
L_end_I2C7_Read:
0x0A7C	0xF8DDE000  LDR	LR, [SP, #0]
0x0A80	0xB001    ADD	SP, SP, #4
0x0A82	0x4770    BX	LR
0x0A84	0x3000400C  	I2C7_MSA+0
; end of _I2C7_Read
_I2C8_Read:
;__Lib_I2C_09.c, 1148 :: 		
; mode start address is: 4 (R1)
; dat start address is: 0 (R0)
0x0AA4	0xB081    SUB	SP, SP, #4
0x0AA6	0xF8CDE000  STR	LR, [SP, #0]
; mode end address is: 4 (R1)
; dat end address is: 0 (R0)
; dat start address is: 0 (R0)
; mode start address is: 4 (R1)
;__Lib_I2C_09.c, 1149 :: 		
0x0AAA	0xB2CA    UXTB	R2, R1
; mode end address is: 4 (R1)
0x0AAC	0x4601    MOV	R1, R0
; dat end address is: 0 (R0)
0x0AAE	0x4803    LDR	R0, [PC, #12]
0x0AB0	0xF7FFFC4E  BL	__Lib_I2C_09_I2Cx_Read+0
;__Lib_I2C_09.c, 1150 :: 		
L_end_I2C8_Read:
0x0AB4	0xF8DDE000  LDR	LR, [SP, #0]
0x0AB8	0xB001    ADD	SP, SP, #4
0x0ABA	0x4770    BX	LR
0x0ABC	0x8000400B  	I2C8_MSA+0
; end of _I2C8_Read
_I2C9_Read:
;__Lib_I2C_09.c, 1207 :: 		
; mode start address is: 4 (R1)
; dat start address is: 0 (R0)
0x0A88	0xB081    SUB	SP, SP, #4
0x0A8A	0xF8CDE000  STR	LR, [SP, #0]
; mode end address is: 4 (R1)
; dat end address is: 0 (R0)
; dat start address is: 0 (R0)
; mode start address is: 4 (R1)
;__Lib_I2C_09.c, 1208 :: 		
0x0A8E	0xB2CA    UXTB	R2, R1
; mode end address is: 4 (R1)
0x0A90	0x4601    MOV	R1, R0
; dat end address is: 0 (R0)
0x0A92	0x4803    LDR	R0, [PC, #12]
0x0A94	0xF7FFFC5C  BL	__Lib_I2C_09_I2Cx_Read+0
;__Lib_I2C_09.c, 1209 :: 		
L_end_I2C9_Read:
0x0A98	0xF8DDE000  LDR	LR, [SP, #0]
0x0A9C	0xB001    ADD	SP, SP, #4
0x0A9E	0x4770    BX	LR
0x0AA0	0x9000400B  	I2C9_MSA+0
; end of _I2C9_Read
_irthermo3_setMode:
;__irthermo3_driver.c, 324 :: 		void irthermo3_setMode(uint8_t mode){
0x2510	0xB082    SUB	SP, SP, #8
0x2512	0xF8CDE000  STR	LR, [SP, #0]
0x2516	0xF88D0004  STRB	R0, [SP, #4]
;__irthermo3_driver.c, 325 :: 		uint16_t reg  = readEEPROM16(REG_CONTROL);
0x251A	0xF2430001  MOVW	R0, #12289
0x251E	0xF7FEFFF9  BL	_readEEPROM16+0
;__irthermo3_driver.c, 326 :: 		reg &= ~(0x0003 << 1); //Clear the mode bits
0x2522	0xF64F71F9  MOVW	R1, #65529
0x2526	0xEA000201  AND	R2, R0, R1, LSL #0
0x252A	0xB292    UXTH	R2, R2
;__irthermo3_driver.c, 327 :: 		reg |= (mode << 1);
0x252C	0xF89D1004  LDRB	R1, [SP, #4]
0x2530	0x0049    LSLS	R1, R1, #1
0x2532	0xB289    UXTH	R1, R1
0x2534	0xEA420101  ORR	R1, R2, R1, LSL #0
;__irthermo3_driver.c, 328 :: 		writeEEPROM16(REG_CONTROL, reg);
0x2538	0xF2430001  MOVW	R0, #12289
0x253C	0xF7FFFB92  BL	_writeEEPROM16+0
;__irthermo3_driver.c, 329 :: 		}
L_end_irthermo3_setMode:
0x2540	0xF8DDE000  LDR	LR, [SP, #0]
0x2544	0xB002    ADD	SP, SP, #8
0x2546	0x4770    BX	LR
; end of _irthermo3_setMode
_writeEEPROM16:
;__irthermo3_driver.c, 234 :: 		void writeEEPROM16(uint16_t adr, uint16_t wData){
; wData start address is: 4 (R1)
; adr start address is: 0 (R0)
0x1C64	0xB082    SUB	SP, SP, #8
0x1C66	0xF8CDE000  STR	LR, [SP, #0]
; wData end address is: 4 (R1)
; adr end address is: 0 (R0)
; adr start address is: 0 (R0)
; wData start address is: 4 (R1)
;__irthermo3_driver.c, 237 :: 		wrData[0] = (wData & 0xFF00) >> 8;
0x1C6A	0xF10D0306  ADD	R3, SP, #6
0x1C6E	0xF401427F  AND	R2, R1, #65280
0x1C72	0xB292    UXTH	R2, R2
0x1C74	0x0A12    LSRS	R2, R2, #8
0x1C76	0x701A    STRB	R2, [R3, #0]
;__irthermo3_driver.c, 238 :: 		wrData[1] = (wData & 0x00FF);
0x1C78	0x1C5B    ADDS	R3, R3, #1
0x1C7A	0xF00102FF  AND	R2, R1, #255
; wData end address is: 4 (R1)
0x1C7E	0x701A    STRB	R2, [R3, #0]
;__irthermo3_driver.c, 239 :: 		adress[0] = (adr & 0xFF00) >> 8;
0x1C80	0xAB01    ADD	R3, SP, #4
0x1C82	0xF400427F  AND	R2, R0, #65280
0x1C86	0xB292    UXTH	R2, R2
0x1C88	0x0A12    LSRS	R2, R2, #8
0x1C8A	0x701A    STRB	R2, [R3, #0]
;__irthermo3_driver.c, 240 :: 		adress[1] = (adr & 0x00FF);
0x1C8C	0x1C5B    ADDS	R3, R3, #1
0x1C8E	0xF00002FF  AND	R2, R0, #255
; adr end address is: 0 (R0)
0x1C92	0x701A    STRB	R2, [R3, #0]
;__irthermo3_driver.c, 241 :: 		hal_i2cStart();
0x1C94	0xF7FFFB52  BL	__irthermo3_driver_hal_i2cStart+0
;__irthermo3_driver.c, 242 :: 		hal_i2cWrite(_slaveAddress,adress,2,END_MODE_RESTART);
0x1C98	0xAB01    ADD	R3, SP, #4
0x1C9A	0x4A0B    LDR	R2, [PC, #44]
0x1C9C	0x7812    LDRB	R2, [R2, #0]
0x1C9E	0x4619    MOV	R1, R3
0x1CA0	0x2301    MOVS	R3, #1
0x1CA2	0xB2D0    UXTB	R0, R2
0x1CA4	0x2202    MOVS	R2, #2
0x1CA6	0xF7FFFB53  BL	__irthermo3_driver_hal_i2cWrite+0
;__irthermo3_driver.c, 243 :: 		hal_i2cWrite(_slaveAddress,wrData,2,END_MODE_STOP);
0x1CAA	0xF10D0306  ADD	R3, SP, #6
0x1CAE	0x4A06    LDR	R2, [PC, #24]
0x1CB0	0x7812    LDRB	R2, [R2, #0]
0x1CB2	0x4619    MOV	R1, R3
0x1CB4	0x2300    MOVS	R3, #0
0x1CB6	0xB2D0    UXTB	R0, R2
0x1CB8	0x2202    MOVS	R2, #2
0x1CBA	0xF7FFFB49  BL	__irthermo3_driver_hal_i2cWrite+0
;__irthermo3_driver.c, 244 :: 		}
L_end_writeEEPROM16:
0x1CBE	0xF8DDE000  LDR	LR, [SP, #0]
0x1CC2	0xB002    ADD	SP, SP, #8
0x1CC4	0x4770    BX	LR
0x1CC6	0xBF00    NOP
0x1CC8	0x00032000  	__irthermo3_driver__slaveAddress+0
; end of _writeEEPROM16
_readEEPROM32:
;__irthermo3_driver.c, 215 :: 		uint32_t readEEPROM32(uint16_t adr){
; adr start address is: 0 (R0)
0x2498	0xB083    SUB	SP, SP, #12
0x249A	0xF8CDE000  STR	LR, [SP, #0]
; adr end address is: 0 (R0)
; adr start address is: 0 (R0)
;__irthermo3_driver.c, 218 :: 		uint32_t retVal = 0;
;__irthermo3_driver.c, 219 :: 		adress[0] = (adr & 0xFF00) >> 8;
0x249E	0xAA01    ADD	R2, SP, #4
0x24A0	0xF400417F  AND	R1, R0, #65280
0x24A4	0xB289    UXTH	R1, R1
0x24A6	0x0A09    LSRS	R1, R1, #8
0x24A8	0x7011    STRB	R1, [R2, #0]
;__irthermo3_driver.c, 220 :: 		adress[1] = (adr & 0x00FF);
0x24AA	0x1C52    ADDS	R2, R2, #1
0x24AC	0xF00001FF  AND	R1, R0, #255
; adr end address is: 0 (R0)
0x24B0	0x7011    STRB	R1, [R2, #0]
;__irthermo3_driver.c, 221 :: 		hal_i2cStart();
0x24B2	0xF7FEFF43  BL	__irthermo3_driver_hal_i2cStart+0
;__irthermo3_driver.c, 222 :: 		hal_i2cWrite(_slaveAddress,adress,2,END_MODE_RESTART);
0x24B6	0xAA01    ADD	R2, SP, #4
0x24B8	0x4914    LDR	R1, [PC, #80]
0x24BA	0x7809    LDRB	R1, [R1, #0]
0x24BC	0x2301    MOVS	R3, #1
0x24BE	0xB2C8    UXTB	R0, R1
0x24C0	0x4611    MOV	R1, R2
0x24C2	0x2202    MOVS	R2, #2
0x24C4	0xF7FEFF44  BL	__irthermo3_driver_hal_i2cWrite+0
;__irthermo3_driver.c, 223 :: 		hal_i2cRead(_slaveAddress,tmp,4,END_MODE_STOP);
0x24C8	0xF10D0206  ADD	R2, SP, #6
0x24CC	0x490F    LDR	R1, [PC, #60]
0x24CE	0x7809    LDRB	R1, [R1, #0]
0x24D0	0x2300    MOVS	R3, #0
0x24D2	0xB2C8    UXTB	R0, R1
0x24D4	0x4611    MOV	R1, R2
0x24D6	0x2204    MOVS	R2, #4
0x24D8	0xF7FEFBDE  BL	__irthermo3_driver_hal_i2cRead+0
;__irthermo3_driver.c, 224 :: 		retVal = tmp[2];   //lsw and msw are inverted
0x24DC	0xF10D0306  ADD	R3, SP, #6
0x24E0	0x1C99    ADDS	R1, R3, #2
0x24E2	0x7809    LDRB	R1, [R1, #0]
; retVal start address is: 0 (R0)
0x24E4	0xB2C8    UXTB	R0, R1
;__irthermo3_driver.c, 225 :: 		retVal <<= 8;
0x24E6	0x0202    LSLS	R2, R0, #8
; retVal end address is: 0 (R0)
;__irthermo3_driver.c, 226 :: 		retVal |= tmp[3];
0x24E8	0x1CD9    ADDS	R1, R3, #3
0x24EA	0x7809    LDRB	R1, [R1, #0]
0x24EC	0xEA420101  ORR	R1, R2, R1, LSL #0
;__irthermo3_driver.c, 227 :: 		retVal <<= 8;
0x24F0	0x020A    LSLS	R2, R1, #8
;__irthermo3_driver.c, 228 :: 		retVal |= tmp[0];
0x24F2	0x7819    LDRB	R1, [R3, #0]
0x24F4	0xEA420101  ORR	R1, R2, R1, LSL #0
;__irthermo3_driver.c, 229 :: 		retVal <<= 8;
0x24F8	0x020A    LSLS	R2, R1, #8
;__irthermo3_driver.c, 230 :: 		retVal |= tmp[1];
0x24FA	0x1C59    ADDS	R1, R3, #1
0x24FC	0x7809    LDRB	R1, [R1, #0]
0x24FE	0xEA420101  ORR	R1, R2, R1, LSL #0
;__irthermo3_driver.c, 231 :: 		return retVal;
0x2502	0x4608    MOV	R0, R1
;__irthermo3_driver.c, 232 :: 		}
L_end_readEEPROM32:
0x2504	0xF8DDE000  LDR	LR, [SP, #0]
0x2508	0xB003    ADD	SP, SP, #12
0x250A	0x4770    BX	LR
0x250C	0x00032000  	__irthermo3_driver__slaveAddress+0
; end of _readEEPROM32
_pow:
;__Lib_CMath.c, 397 :: 		
0x2548	0xB082    SUB	SP, SP, #8
0x254A	0xF8CDE000  STR	LR, [SP, #0]
; y start address is: 4 (S1)
; x start address is: 0 (S0)
0x254E	0xEEF02A40  VMOV.F32	S5, S0
0x2552	0xEEB02A60  VMOV.F32	S4, S1
; y end address is: 4 (S1)
; x end address is: 0 (S0)
; x start address is: 20 (S5)
; y start address is: 16 (S4)
;__Lib_CMath.c, 398 :: 		
; sign start address is: 0 (R0)
0x2556	0x2000    MOVS	R0, #0
;__Lib_CMath.c, 402 :: 		
0x2558	0xEEB52AC0  VCMPE.F32	S4, #0.0
0x255C	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x2560	0xD102    BNE	L_pow60
; x end address is: 20 (S5)
; y end address is: 16 (S4)
; sign end address is: 0 (R0)
;__Lib_CMath.c, 403 :: 		
0x2562	0xEEB70A00  VMOV.F32	S0, #1
0x2566	0xE03E    B	L_end_pow
L_pow60:
;__Lib_CMath.c, 404 :: 		
; sign start address is: 0 (R0)
; y start address is: 16 (S4)
; x start address is: 20 (S5)
0x2568	0xEEF52AC0  VCMPE.F32	S5, #0.0
0x256C	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x2570	0xD104    BNE	L_pow61
; x end address is: 20 (S5)
; y end address is: 16 (S4)
; sign end address is: 0 (R0)
;__Lib_CMath.c, 405 :: 		
0x2572	0xF04F0200  MOV	R2, #0
0x2576	0xEE002A10  VMOV	S0, R2
0x257A	0xE034    B	L_end_pow
L_pow61:
;__Lib_CMath.c, 406 :: 		
; sign start address is: 0 (R0)
; y start address is: 16 (S4)
; x start address is: 20 (S5)
0x257C	0xEEF52AC0  VCMPE.F32	S5, #0.0
0x2580	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x2584	0xDA1B    BGE	L__pow80
; sign end address is: 0 (R0)
;__Lib_CMath.c, 407 :: 		
0x2586	0xEEBD0A42  VCVT.S32.F32	S0, S4
0x258A	0xEE102A10  VMOV	R2, S0
; yi start address is: 0 (R0)
0x258E	0x4610    MOV	R0, R2
;__Lib_CMath.c, 408 :: 		
0x2590	0xEE002A10  VMOV	S0, R2
0x2594	0xEEB80AC0  VCVT.F32.S32	S0, S0
0x2598	0xEEB40AC2  VCMPE.F32	S0, S4
0x259C	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x25A0	0xD004    BEQ	L_pow63
; x end address is: 20 (S5)
; y end address is: 16 (S4)
; yi end address is: 0 (R0)
;__Lib_CMath.c, 409 :: 		
0x25A2	0xF04F0200  MOV	R2, #0
0x25A6	0xEE002A10  VMOV	S0, R2
0x25AA	0xE01C    B	L_end_pow
L_pow63:
;__Lib_CMath.c, 410 :: 		
; yi start address is: 0 (R0)
; y start address is: 16 (S4)
; x start address is: 20 (S5)
0x25AC	0xF0000201  AND	R2, R0, #1
; yi end address is: 0 (R0)
; sign start address is: 0 (R0)
0x25B0	0xB2D0    UXTB	R0, R2
;__Lib_CMath.c, 411 :: 		
0x25B2	0xEEF10A62  VNEG.F32	S1, S5
; x end address is: 20 (S5)
; x start address is: 4 (S1)
; sign end address is: 0 (R0)
; x end address is: 4 (S1)
0x25B6	0xB2C5    UXTB	R5, R0
0x25B8	0xEEB00A60  VMOV.F32	S0, S1
;__Lib_CMath.c, 412 :: 		
0x25BC	0xE005    B	L_pow62
L__pow80:
;__Lib_CMath.c, 406 :: 		
0x25BE	0xF88D0004  STRB	R0, [SP, #4]
0x25C2	0xEEB00A62  VMOV.F32	S0, S5
0x25C6	0xF89D5004  LDRB	R5, [SP, #4]
;__Lib_CMath.c, 412 :: 		
L_pow62:
;__Lib_CMath.c, 413 :: 		
; x start address is: 0 (S0)
; sign start address is: 20 (R5)
; x end address is: 0 (S0)
0x25CA	0xF7FFFB11  BL	_log+0
;__Lib_CMath.c, 414 :: 		
0x25CE	0xEE200A02  VMUL.F32	S0, S0, S4
; y end address is: 16 (S4)
;__Lib_CMath.c, 415 :: 		
0x25D2	0xF7FFFB87  BL	_exp+0
; x start address is: 4 (S1)
0x25D6	0xEEF00A40  VMOV.F32	S1, S0
;__Lib_CMath.c, 417 :: 		
0x25DA	0xB115    CBZ	R5, L_pow64
; sign end address is: 20 (R5)
;__Lib_CMath.c, 418 :: 		
0x25DC	0xEEB10A60  VNEG.F32	S0, S1
; x end address is: 4 (S1)
0x25E0	0xE001    B	L_end_pow
L_pow64:
;__Lib_CMath.c, 419 :: 		
; x start address is: 4 (S1)
0x25E2	0xEEB00A60  VMOV.F32	S0, S1
; x end address is: 4 (S1)
;__Lib_CMath.c, 420 :: 		
L_end_pow:
0x25E6	0xF8DDE000  LDR	LR, [SP, #0]
0x25EA	0xB002    ADD	SP, SP, #8
0x25EC	0x4770    BX	LR
; end of _pow
_log:
;__Lib_CMath.c, 365 :: 		
0x1BF0	0xB082    SUB	SP, SP, #8
0x1BF2	0xF8CDE000  STR	LR, [SP, #0]
; x start address is: 0 (S0)
; x end address is: 0 (S0)
; x start address is: 0 (S0)
;__Lib_CMath.c, 381 :: 		
0x1BF6	0xEEB50AC0  VCMPE.F32	S0, #0.0
0x1BFA	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x1BFE	0xDC04    BGT	L_log59
; x end address is: 0 (S0)
;__Lib_CMath.c, 382 :: 		
0x1C00	0xF04F0100  MOV	R1, #0
0x1C04	0xEE001A10  VMOV	S0, R1
0x1C08	0xE023    B	L_end_log
L_log59:
;__Lib_CMath.c, 383 :: 		
; x start address is: 0 (S0)
0x1C0A	0xA901    ADD	R1, SP, #4
0x1C0C	0x4608    MOV	R0, R1
; x end address is: 0 (S0)
0x1C0E	0xF7FFFF1D  BL	_frexp+0
0x1C12	0xEEF00A00  VMOV.F32	S1, #2
0x1C16	0xEE600A20  VMUL.F32	S1, S0, S1
0x1C1A	0xEEB70A00  VMOV.F32	S0, #1
0x1C1E	0xEE300AC0  VSUB.F32	S0, S1, S0
;__Lib_CMath.c, 384 :: 		
0x1C22	0xF9BD1004  LDRSH	R1, [SP, #4]
0x1C26	0x1E49    SUBS	R1, R1, #1
0x1C28	0xF8AD1004  STRH	R1, [SP, #4]
;__Lib_CMath.c, 385 :: 		
0x1C2C	0xF2400108  MOVW	R1, #8
0x1C30	0xB209    SXTH	R1, R1
0x1C32	0x480A    LDR	R0, [PC, #40]
0x1C34	0xF7FFFF32  BL	__Lib_CMath_eval_poly+0
;__Lib_CMath.c, 386 :: 		
0x1C38	0xF9BD1004  LDRSH	R1, [SP, #4]
0x1C3C	0xEE011A10  VMOV	S2, R1
0x1C40	0xEEB81AC1  VCVT.F32.S32	S2, S2
0x1C44	0x4906    LDR	R1, [PC, #24]
0x1C46	0xEE001A90  VMOV	S1, R1
0x1C4A	0xEE600A81  VMUL.F32	S1, S1, S2
0x1C4E	0xEE300A20  VADD.F32	S0, S0, S1
;__Lib_CMath.c, 388 :: 		
L_end_log:
0x1C52	0xF8DDE000  LDR	LR, [SP, #0]
0x1C56	0xB002    ADD	SP, SP, #8
0x1C58	0x4770    BX	LR
0x1C5A	0xBF00    NOP
0x1C5C	0x38780000  	log_coeff_L0+0
0x1C60	0x72183F31  	#1060205080
; end of _log
_frexp:
;__Lib_CMath.c, 79 :: 		
; eptr start address is: 0 (R0)
0x1A4C	0xB082    SUB	SP, SP, #8
; value start address is: 0 (S0)
; eptr end address is: 0 (R0)
; value end address is: 0 (S0)
; value start address is: 0 (S0)
; eptr start address is: 0 (R0)
;__Lib_CMath.c, 83 :: 		
0x1A4E	0xED8D0A01  VSTR.32	S0, [SP, #4]
; value end address is: 0 (S0)
;__Lib_CMath.c, 84 :: 		
0x1A52	0xF8BD1006  LDRH	R1, [SP, #6]
0x1A56	0xF3C111C7  UBFX	R1, R1, #7, #8
0x1A5A	0x397E    SUBS	R1, #126
; bb start address is: 4 (R1)
0x1A5C	0xB209    SXTH	R1, R1
;__Lib_CMath.c, 85 :: 		
0x1A5E	0x8001    STRH	R1, [R0, #0]
; eptr end address is: 0 (R0)
; bb end address is: 4 (R1)
;__Lib_CMath.c, 86 :: 		
0x1A60	0x227E    MOVS	R2, #126
0x1A62	0xF8BD1006  LDRH	R1, [SP, #6]
0x1A66	0xF36211CE  BFI	R1, R2, #7, #8
0x1A6A	0xF8AD1006  STRH	R1, [SP, #6]
;__Lib_CMath.c, 87 :: 		
0x1A6E	0xED9D0A01  VLDR.32	S0, [SP, #4]
;__Lib_CMath.c, 94 :: 		
L_end_frexp:
0x1A72	0xB002    ADD	SP, SP, #8
0x1A74	0x4770    BX	LR
; end of _frexp
__Lib_CMath_eval_poly:
;__Lib_CMath.c, 117 :: 		
; n start address is: 4 (R1)
; d start address is: 0 (R0)
0x1A9C	0xB081    SUB	SP, SP, #4
; x start address is: 0 (S0)
0x1A9E	0xEEF00A40  VMOV.F32	S1, S0
; n end address is: 4 (R1)
; d end address is: 0 (R0)
; x end address is: 0 (S0)
; x start address is: 4 (S1)
; d start address is: 0 (R0)
; n start address is: 4 (R1)
;__Lib_CMath.c, 120 :: 		
0x1AA2	0x008A    LSLS	R2, R1, #2
0x1AA4	0x1882    ADDS	R2, R0, R2
0x1AA6	0xED120A00  VLDR.32	S0, [R2, #0]
; res start address is: 8 (S2)
0x1AAA	0xEEB01A40  VMOV.F32	S2, S0
; x end address is: 4 (S1)
; res end address is: 8 (S2)
; n end address is: 4 (R1)
0x1AAE	0xEEB00A41  VMOV.F32	S0, S2
0x1AB2	0xEEB01A60  VMOV.F32	S2, S1
;__Lib_CMath.c, 121 :: 		
L___Lib_CMath_eval_poly17:
; res start address is: 0 (S0)
; x start address is: 8 (S2)
; n start address is: 4 (R1)
; d start address is: 0 (R0)
; d end address is: 0 (R0)
; x start address is: 8 (S2)
; x end address is: 8 (S2)
0x1AB6	0xB179    CBZ	R1, L___Lib_CMath_eval_poly18
; d end address is: 0 (R0)
; x end address is: 8 (S2)
;__Lib_CMath.c, 122 :: 		
; x start address is: 8 (S2)
; d start address is: 0 (R0)
0x1AB8	0xEE610A00  VMUL.F32	S1, S2, S0
; res end address is: 0 (S0)
0x1ABC	0x1E4A    SUBS	R2, R1, #1
0x1ABE	0xB212    SXTH	R2, R2
0x1AC0	0xB211    SXTH	R1, R2
0x1AC2	0x0092    LSLS	R2, R2, #2
0x1AC4	0x1882    ADDS	R2, R0, R2
0x1AC6	0xED120A00  VLDR.32	S0, [R2, #0]
0x1ACA	0xEE300A80  VADD.F32	S0, S1, S0
; res start address is: 0 (S0)
0x1ACE	0xED0D0A00  VSTR.32	S0, [SP, #0]
; d end address is: 0 (R0)
; x end address is: 8 (S2)
; n end address is: 4 (R1)
0x1AD2	0xED1D0A00  VLDR.32	S0, [SP, #0]
0x1AD6	0xE7EE    B	L___Lib_CMath_eval_poly17
L___Lib_CMath_eval_poly18:
;__Lib_CMath.c, 124 :: 		
; res end address is: 0 (S0)
;__Lib_CMath.c, 125 :: 		
L_end_eval_poly:
0x1AD8	0xB001    ADD	SP, SP, #4
0x1ADA	0x4770    BX	LR
; end of __Lib_CMath_eval_poly
_exp:
;__Lib_CMath.c, 324 :: 		
0x1CE4	0xB081    SUB	SP, SP, #4
0x1CE6	0xF8CDE000  STR	LR, [SP, #0]
; x start address is: 0 (S0)
0x1CEA	0xEEF01A40  VMOV.F32	S3, S0
; x end address is: 0 (S0)
; x start address is: 12 (S3)
;__Lib_CMath.c, 342 :: 		
0x1CEE	0xEEF51AC0  VCMPE.F32	S3, #0.0
0x1CF2	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x1CF6	0xD102    BNE	L_exp53
; x end address is: 12 (S3)
;__Lib_CMath.c, 343 :: 		
0x1CF8	0xEEB70A00  VMOV.F32	S0, #1
0x1CFC	0xE05D    B	L_end_exp
L_exp53:
;__Lib_CMath.c, 344 :: 		
; x start address is: 12 (S3)
0x1CFE	0x4931    LDR	R1, [PC, #196]
0x1D00	0xEE001A10  VMOV	S0, R1
0x1D04	0xEEF41AC0  VCMPE.F32	S3, S0
0x1D08	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x1D0C	0xDD03    BLE	L_exp54
; x end address is: 12 (S3)
;__Lib_CMath.c, 345 :: 		
0x1D0E	0x492E    LDR	R1, [PC, #184]
0x1D10	0xEE001A10  VMOV	S0, R1
0x1D14	0xE051    B	L_end_exp
L_exp54:
;__Lib_CMath.c, 346 :: 		
; x start address is: 12 (S3)
0x1D16	0x492D    LDR	R1, [PC, #180]
0x1D18	0xEE001A10  VMOV	S0, R1
0x1D1C	0xEEF41AC0  VCMPE.F32	S3, S0
0x1D20	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x1D24	0xDA04    BGE	L_exp55
; x end address is: 12 (S3)
;__Lib_CMath.c, 347 :: 		
0x1D26	0xF04F0100  MOV	R1, #0
0x1D2A	0xEE001A10  VMOV	S0, R1
0x1D2E	0xE044    B	L_end_exp
L_exp55:
;__Lib_CMath.c, 348 :: 		
; x start address is: 12 (S3)
0x1D30	0xEEF51AC0  VCMPE.F32	S3, #0.0
0x1D34	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x1D38	0xF2400100  MOVW	R1, #0
0x1D3C	0xDA00    BGE	L__exp99
0x1D3E	0x2101    MOVS	R1, #1
L__exp99:
; sign start address is: 12 (R3)
0x1D40	0xB2CB    UXTB	R3, R1
;__Lib_CMath.c, 349 :: 		
0x1D42	0xB2C9    UXTB	R1, R1
0x1D44	0xB111    CBZ	R1, L__exp79
;__Lib_CMath.c, 350 :: 		
0x1D46	0xEEF10A61  VNEG.F32	S1, S3
; x end address is: 12 (S3)
; x start address is: 4 (S1)
; x end address is: 4 (S1)
0x1D4A	0xE001    B	L_exp56
L__exp79:
;__Lib_CMath.c, 349 :: 		
0x1D4C	0xEEF00A61  VMOV.F32	S1, S3
;__Lib_CMath.c, 350 :: 		
L_exp56:
;__Lib_CMath.c, 351 :: 		
; x start address is: 4 (S1)
0x1D50	0x491F    LDR	R1, [PC, #124]
0x1D52	0xEE001A10  VMOV	S0, R1
0x1D56	0xEE200A80  VMUL.F32	S0, S1, S0
; x end address is: 4 (S1)
; x start address is: 12 (S3)
0x1D5A	0xEEF01A40  VMOV.F32	S3, S0
;__Lib_CMath.c, 352 :: 		
0x1D5E	0xF7FFFEBD  BL	_floor+0
0x1D62	0xEEBD0A40  VCVT.S32.F32	S0, S0
0x1D66	0xEE101A10  VMOV	R1, S0
0x1D6A	0xB209    SXTH	R1, R1
; exp start address is: 16 (R4)
0x1D6C	0xB20C    SXTH	R4, R1
;__Lib_CMath.c, 353 :: 		
0x1D6E	0xEE001A10  VMOV	S0, R1
0x1D72	0xEEB80AC0  VCVT.F32.S32	S0, S0
0x1D76	0xEE310AC0  VSUB.F32	S0, S3, S0
; x end address is: 12 (S3)
;__Lib_CMath.c, 354 :: 		
0x1D7A	0xF2400109  MOVW	R1, #9
0x1D7E	0xB209    SXTH	R1, R1
0x1D80	0x4814    LDR	R0, [PC, #80]
0x1D82	0xF7FFFE8B  BL	__Lib_CMath_eval_poly+0
0x1D86	0xB220    SXTH	R0, R4
; exp end address is: 16 (R4)
0x1D88	0xF7FFFEE8  BL	_ldexp+0
; x start address is: 4 (S1)
0x1D8C	0xEEF00A40  VMOV.F32	S1, S0
;__Lib_CMath.c, 355 :: 		
0x1D90	0xB18B    CBZ	R3, L_exp57
; sign end address is: 12 (R3)
;__Lib_CMath.c, 356 :: 		
0x1D92	0x490D    LDR	R1, [PC, #52]
0x1D94	0xEE001A10  VMOV	S0, R1
0x1D98	0xEEF40AC0  VCMPE.F32	S1, S0
0x1D9C	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x1DA0	0xD104    BNE	L_exp58
; x end address is: 4 (S1)
;__Lib_CMath.c, 357 :: 		
0x1DA2	0xF04F0100  MOV	R1, #0
0x1DA6	0xEE001A10  VMOV	S0, R1
0x1DAA	0xE006    B	L_end_exp
L_exp58:
;__Lib_CMath.c, 358 :: 		
; x start address is: 4 (S1)
0x1DAC	0xEEB70A00  VMOV.F32	S0, #1
0x1DB0	0xEE800A20  VDIV.F32	S0, S0, S1
; x end address is: 4 (S1)
0x1DB4	0xE001    B	L_end_exp
;__Lib_CMath.c, 359 :: 		
L_exp57:
;__Lib_CMath.c, 360 :: 		
; x start address is: 4 (S1)
0x1DB6	0xEEB00A60  VMOV.F32	S0, S1
; x end address is: 4 (S1)
;__Lib_CMath.c, 361 :: 		
L_end_exp:
0x1DBA	0xF8DDE000  LDR	LR, [SP, #0]
0x1DBE	0xB001    ADD	SP, SP, #4
0x1DC0	0x4770    BX	LR
0x1DC2	0xBF00    NOP
0x1DC4	0xD4FE42B2  	#1119016190
0x1DC8	0xFFFF7F7F  	#2139095039
0x1DCC	0xAC50C2AE  	#-1028740016
0x1DD0	0xAA3B3FB8  	#1069066811
0x1DD4	0x38500000  	exp_coeff_L0+0
; end of _exp
_floor:
;__Lib_CMath.c, 38 :: 		
0x1ADC	0xB082    SUB	SP, SP, #8
0x1ADE	0xED8D0A01  VSTR.32	S0, [SP, #4]
;__Lib_CMath.c, 42 :: 		
0x1AE2	0xA901    ADD	R1, SP, #4
0x1AE4	0x6809    LDR	R1, [R1, #0]
0x1AE6	0x0DC9    LSRS	R1, R1, #23
0x1AE8	0xF00101FF  AND	R1, R1, #255
;__Lib_CMath.c, 43 :: 		
0x1AEC	0xB209    SXTH	R1, R1
0x1AEE	0x397F    SUBS	R1, #127
0x1AF0	0xB209    SXTH	R1, R1
; expon start address is: 0 (R0)
0x1AF2	0xB208    SXTH	R0, R1
;__Lib_CMath.c, 44 :: 		
0x1AF4	0x2900    CMP	R1, #0
0x1AF6	0xDA0E    BGE	L_floor1
; expon end address is: 0 (R0)
;__Lib_CMath.c, 45 :: 		
0x1AF8	0xED9D0A01  VLDR.32	S0, [SP, #4]
0x1AFC	0xEEB50AC0  VCMPE.F32	S0, #0.0
0x1B00	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x1B04	0xDA02    BGE	L_floor2
;__Lib_CMath.c, 46 :: 		
0x1B06	0xEEBF0A00  VMOV.F32	S0, #-1
0x1B0A	0xE024    B	L_end_floor
L_floor2:
;__Lib_CMath.c, 48 :: 		
0x1B0C	0xF04F0100  MOV	R1, #0
0x1B10	0xEE001A10  VMOV	S0, R1
0x1B14	0xE01F    B	L_end_floor
L_floor1:
;__Lib_CMath.c, 49 :: 		
; expon start address is: 0 (R0)
0x1B16	0xB281    UXTH	R1, R0
; expon end address is: 0 (R0)
0x1B18	0x2918    CMP	R1, #24
0x1B1A	0xD902    BLS	L_floor4
;__Lib_CMath.c, 50 :: 		
0x1B1C	0xED9D0A01  VLDR.32	S0, [SP, #4]
0x1B20	0xE019    B	L_end_floor
L_floor4:
;__Lib_CMath.c, 51 :: 		
0x1B22	0xED9D0A01  VLDR.32	S0, [SP, #4]
0x1B26	0xEEBD0A40  VCVT.S32.F32	S0, S0
0x1B2A	0xEE101A10  VMOV	R1, S0
0x1B2E	0xEE001A90  VMOV	S1, R1
0x1B32	0xEEF80AE0  VCVT.F32.S32	S1, S1
; i start address is: 8 (S2)
0x1B36	0xEEB01A60  VMOV.F32	S2, S1
;__Lib_CMath.c, 53 :: 		
0x1B3A	0xED9D0A01  VLDR.32	S0, [SP, #4]
0x1B3E	0xEEF40AC0  VCMPE.F32	S1, S0
0x1B42	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x1B46	0xDD04    BLE	L_floor5
;__Lib_CMath.c, 54 :: 		
0x1B48	0xEEB70A00  VMOV.F32	S0, #1
0x1B4C	0xEE310A40  VSUB.F32	S0, S2, S0
; i end address is: 8 (S2)
0x1B50	0xE001    B	L_end_floor
L_floor5:
;__Lib_CMath.c, 55 :: 		
; i start address is: 8 (S2)
0x1B52	0xEEB00A41  VMOV.F32	S0, S2
; i end address is: 8 (S2)
;__Lib_CMath.c, 56 :: 		
L_end_floor:
0x1B56	0xB002    ADD	SP, SP, #8
0x1B58	0x4770    BX	LR
; end of _floor
_ldexp:
;__Lib_CMath.c, 97 :: 		
; newexp start address is: 0 (R0)
0x1B5C	0xB082    SUB	SP, SP, #8
; value start address is: 0 (S0)
; newexp end address is: 0 (R0)
; value end address is: 0 (S0)
; value start address is: 0 (S0)
; newexp start address is: 0 (R0)
;__Lib_CMath.c, 100 :: 		
0x1B5E	0xED8D0A01  VSTR.32	S0, [SP, #4]
;__Lib_CMath.c, 101 :: 		
0x1B62	0xF8BD1006  LDRH	R1, [SP, #6]
0x1B66	0xF3C111C7  UBFX	R1, R1, #7, #8
0x1B6A	0x1841    ADDS	R1, R0, R1
0x1B6C	0xB208    SXTH	R0, R1
;__Lib_CMath.c, 102 :: 		
0x1B6E	0xB209    SXTH	R1, R1
0x1B70	0x2900    CMP	R1, #0
0x1B72	0xDA04    BGE	L_ldexp11
; value end address is: 0 (S0)
; newexp end address is: 0 (R0)
;__Lib_CMath.c, 103 :: 		
0x1B74	0xF04F0100  MOV	R1, #0
0x1B78	0xEE001A10  VMOV	S0, R1
0x1B7C	0xE019    B	L_end_ldexp
L_ldexp11:
;__Lib_CMath.c, 105 :: 		
; newexp start address is: 0 (R0)
; value start address is: 0 (S0)
0x1B7E	0xF1B00FFF  CMP	R0, #255
0x1B82	0xDD0D    BLE	L_ldexp13
; newexp end address is: 0 (R0)
;__Lib_CMath.c, 106 :: 		
0x1B84	0xEEB50AC0  VCMPE.F32	S0, #0.0
0x1B88	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x1B8C	0xDA04    BGE	L_ldexp14
; value end address is: 0 (S0)
;__Lib_CMath.c, 107 :: 		
0x1B8E	0xF46F0100  MVN	R1, #8388608
0x1B92	0xEE001A10  VMOV	S0, R1
0x1B96	0xE00C    B	L_end_ldexp
L_ldexp14:
;__Lib_CMath.c, 109 :: 		
0x1B98	0x4907    LDR	R1, [PC, #28]
0x1B9A	0xEE001A10  VMOV	S0, R1
0x1B9E	0xE008    B	L_end_ldexp
L_ldexp13:
;__Lib_CMath.c, 111 :: 		
; newexp start address is: 0 (R0)
0x1BA0	0xB282    UXTH	R2, R0
; newexp end address is: 0 (R0)
0x1BA2	0xF8BD1006  LDRH	R1, [SP, #6]
0x1BA6	0xF36211CE  BFI	R1, R2, #7, #8
0x1BAA	0xF8AD1006  STRH	R1, [SP, #6]
;__Lib_CMath.c, 112 :: 		
0x1BAE	0xED9D0A01  VLDR.32	S0, [SP, #4]
;__Lib_CMath.c, 114 :: 		
L_end_ldexp:
0x1BB2	0xB002    ADD	SP, SP, #8
0x1BB4	0x4770    BX	LR
0x1BB6	0xBF00    NOP
0x1BB8	0xFFFF7F7F  	#2139095039
; end of _ldexp
_applicationTask:
;Click_IrThermo_3_TIVA.c, 54 :: 		void applicationTask()
0x3138	0xB095    SUB	SP, SP, #84
0x313A	0xF8CDE000  STR	LR, [SP, #0]
;Click_IrThermo_3_TIVA.c, 56 :: 		char tempA[] = "AMBIENT TEMPERATURE IS: ";
0x313E	0xF10D0B1F  ADD	R11, SP, #31
0x3142	0xF10B0A31  ADD	R10, R11, #49
0x3146	0xF8DFC098  LDR	R12, [PC, #152]
0x314A	0xF000F84B  BL	___CC2DW+0
;Click_IrThermo_3_TIVA.c, 57 :: 		char tempO[] = "OBJECT TEMPERATURE IS: ";
;Click_IrThermo_3_TIVA.c, 61 :: 		ambijentalna = irthermo3_getAmbientTemperature();
0x314E	0xF7FFFC77  BL	_irthermo3_getAmbientTemperature+0
; ambijentalna start address is: 0 (S0)
;Click_IrThermo_3_TIVA.c, 62 :: 		mikrobus_logWrite(tempA,_LOG_TEXT);
0x3152	0xF10D001F  ADD	R0, SP, #31
0x3156	0xED8D0A01  VSTR.32	S0, [SP, #4]
0x315A	0x2101    MOVS	R1, #1
0x315C	0xF7FFFCE2  BL	_mikrobus_logWrite+0
0x3160	0xED9D0A01  VLDR.32	S0, [SP, #4]
;Click_IrThermo_3_TIVA.c, 63 :: 		LongDoubleToStr(ambijentalna,txtDouble);
0x3164	0xA802    ADD	R0, SP, #8
0x3166	0x9014    STR	R0, [SP, #80]
0x3168	0xEE100A10  VMOV	R0, S0
0x316C	0xF7FFFA88  BL	__FloatToLongDouble+0
; ambijentalna end address is: 0 (S0)
0x3170	0x9A14    LDR	R2, [SP, #80]
0x3172	0xEE000A10  VMOV	S0, R0
0x3176	0xEE001A90  VMOV	S1, R1
0x317A	0x4610    MOV	R0, R2
0x317C	0xF7FFFAA0  BL	_LongDoubleToStr+0
;Click_IrThermo_3_TIVA.c, 64 :: 		mikrobus_logWrite(txtDouble,_LOG_LINE);
0x3180	0xA802    ADD	R0, SP, #8
0x3182	0x2102    MOVS	R1, #2
0x3184	0xF7FFFCCE  BL	_mikrobus_logWrite+0
;Click_IrThermo_3_TIVA.c, 66 :: 		objekta = irthermo3_getObjectTemperature();
0x3188	0xF7FFFD04  BL	_irthermo3_getObjectTemperature+0
; objekta start address is: 0 (S0)
;Click_IrThermo_3_TIVA.c, 67 :: 		mikrobus_logWrite(tempO,_LOG_TEXT);
0x318C	0xA80E    ADD	R0, SP, #56
0x318E	0xED8D0A01  VSTR.32	S0, [SP, #4]
0x3192	0x2101    MOVS	R1, #1
0x3194	0xF7FFFCC6  BL	_mikrobus_logWrite+0
0x3198	0xED9D0A01  VLDR.32	S0, [SP, #4]
;Click_IrThermo_3_TIVA.c, 68 :: 		LongDoubleToStr(objekta,txtDouble);
0x319C	0xA802    ADD	R0, SP, #8
0x319E	0x9014    STR	R0, [SP, #80]
0x31A0	0xEE100A10  VMOV	R0, S0
0x31A4	0xF7FFFA6C  BL	__FloatToLongDouble+0
; objekta end address is: 0 (S0)
0x31A8	0x9A14    LDR	R2, [SP, #80]
0x31AA	0xEE000A10  VMOV	S0, R0
0x31AE	0xEE001A90  VMOV	S1, R1
0x31B2	0x4610    MOV	R0, R2
0x31B4	0xF7FFFA84  BL	_LongDoubleToStr+0
;Click_IrThermo_3_TIVA.c, 69 :: 		mikrobus_logWrite(txtDouble,_LOG_LINE);
0x31B8	0xA802    ADD	R0, SP, #8
0x31BA	0x2102    MOVS	R1, #2
0x31BC	0xF7FFFCB2  BL	_mikrobus_logWrite+0
;Click_IrThermo_3_TIVA.c, 70 :: 		Delay_ms(2000);
0x31C0	0xF24B37FE  MOVW	R7, #46078
0x31C4	0xF2C047C4  MOVT	R7, #1220
L_applicationTask4:
0x31C8	0x1E7F    SUBS	R7, R7, #1
0x31CA	0xD1FD    BNE	L_applicationTask4
0x31CC	0xBF00    NOP
0x31CE	0xBF00    NOP
0x31D0	0xBF00    NOP
0x31D2	0xBF00    NOP
0x31D4	0xBF00    NOP
;Click_IrThermo_3_TIVA.c, 71 :: 		}
L_end_applicationTask:
0x31D6	0xF8DDE000  LDR	LR, [SP, #0]
0x31DA	0xB015    ADD	SP, SP, #84
0x31DC	0x4770    BX	LR
0x31DE	0xBF00    NOP
0x31E0	0x381C0000  	?ICSapplicationTask_tempA_L0+0
; end of _applicationTask
_irthermo3_getAmbientTemperature:
;__irthermo3_driver.c, 331 :: 		float irthermo3_getAmbientTemperature(){
0x2A40	0xB083    SUB	SP, SP, #12
0x2A42	0xF8CDE000  STR	LR, [SP, #0]
;__irthermo3_driver.c, 335 :: 		if(getMode() != _MODE_CONTINUOUS){
0x2A46	0xF7FFFC7B  BL	_getMode+0
0x2A4A	0x2803    CMP	R0, #3
0x2A4C	0xD001    BEQ	L_irthermo3_getAmbientTemperature22
;__irthermo3_driver.c, 336 :: 		setSOCbit();
0x2A4E	0xF7FFFC87  BL	_setSOCbit+0
;__irthermo3_driver.c, 337 :: 		}
L_irthermo3_getAmbientTemperature22:
;__irthermo3_driver.c, 338 :: 		clearDataAvailable();
0x2A52	0xF7FFFC97  BL	_clearDataAvailable+0
;__irthermo3_driver.c, 339 :: 		waitForNewData(750);
0x2A56	0xF24020EE  MOVW	R0, #750
0x2A5A	0xF7FFFC53  BL	_waitForNewData+0
;__irthermo3_driver.c, 341 :: 		sixRAM = (uint16_t)readEEPROM16(RAM_6);
0x2A5E	0xF2440005  MOVW	R0, #16389
0x2A62	0xF7FEFD57  BL	_readEEPROM16+0
; sixRAM start address is: 4 (R1)
0x2A66	0xB201    SXTH	R1, R0
;__irthermo3_driver.c, 342 :: 		nineRAM = (uint16_t)readEEPROM16(RAM_9);
0x2A68	0xF8AD1004  STRH	R1, [SP, #4]
0x2A6C	0xF2440008  MOVW	R0, #16392
0x2A70	0xF7FEFD50  BL	_readEEPROM16+0
0x2A74	0xF9BD1004  LDRSH	R1, [SP, #4]
;__irthermo3_driver.c, 344 :: 		VRta = nineRAM + Gb * (sixRAM / 12.0);
0x2A78	0xEE011A10  VMOV	S2, R1
0x2A7C	0xEEB81AC1  VCVT.F32.S32	S2, S2
; sixRAM end address is: 4 (R1)
0x2A80	0xEEB20A08  VMOV.F32	S0, #12
0x2A84	0xEEC10A00  VDIV.F32	S1, S2, S0
0x2A88	0x4921    LDR	R1, [PC, #132]
0x2A8A	0xED110A00  VLDR.32	S0, [R1, #0]
0x2A8E	0xEE600A20  VMUL.F32	S1, S0, S1
0x2A92	0xEE000A10  VMOV	S0, R0
0x2A96	0xEEB80AC0  VCVT.F32.S32	S0, S0
0x2A9A	0xEE700A20  VADD.F32	S1, S0, S1
;__irthermo3_driver.c, 345 :: 		AMB = ((sixRAM / 12.0) / VRta) * pow(2, 19);
0x2A9E	0xEEB20A08  VMOV.F32	S0, #12
0x2AA2	0xEE810A00  VDIV.F32	S0, S2, S0
0x2AA6	0xEE800A20  VDIV.F32	S0, S0, S1
0x2AAA	0xED8D0A02  VSTR.32	S0, [SP, #8]
0x2AAE	0xEEF30A03  VMOV.F32	S1, #19
0x2AB2	0xEEB00A00  VMOV.F32	S0, #2
0x2AB6	0xF7FFFD47  BL	_pow+0
0x2ABA	0xEDDD0A02  VLDR.32	S1, [SP, #8]
0x2ABE	0xEE600A80  VMUL.F32	S1, S1, S0
;__irthermo3_driver.c, 346 :: 		ambientTemp = P_O + (AMB - P_R) / P_G + P_T * pow((AMB - P_R), 2);
0x2AC2	0x4814    LDR	R0, [PC, #80]
0x2AC4	0xED100A00  VLDR.32	S0, [R0, #0]
0x2AC8	0xEE301AC0  VSUB.F32	S2, S1, S0
0x2ACC	0x4812    LDR	R0, [PC, #72]
0x2ACE	0xED100A00  VLDR.32	S0, [R0, #0]
0x2AD2	0xEEC10A00  VDIV.F32	S1, S2, S0
0x2AD6	0x4811    LDR	R0, [PC, #68]
0x2AD8	0xED100A00  VLDR.32	S0, [R0, #0]
0x2ADC	0xEE300A20  VADD.F32	S0, S0, S1
0x2AE0	0xED8D0A02  VSTR.32	S0, [SP, #8]
0x2AE4	0xEEF00A00  VMOV.F32	S1, #2
0x2AE8	0xEEB00A41  VMOV.F32	S0, S2
0x2AEC	0xF7FFFD2C  BL	_pow+0
0x2AF0	0x480B    LDR	R0, [PC, #44]
0x2AF2	0xED500A00  VLDR.32	S1, [R0, #0]
0x2AF6	0xEE600A80  VMUL.F32	S1, S1, S0
0x2AFA	0xED9D0A02  VLDR.32	S0, [SP, #8]
0x2AFE	0xEE300A20  VADD.F32	S0, S0, S1
;__irthermo3_driver.c, 347 :: 		return ambientTemp;
0x2B02	0xEEB00A40  VMOV.F32	S0, S0
;__irthermo3_driver.c, 348 :: 		}
L_end_irthermo3_getAmbientTemperature:
0x2B06	0xF8DDE000  LDR	LR, [SP, #0]
0x2B0A	0xB003    ADD	SP, SP, #12
0x2B0C	0x4770    BX	LR
0x2B0E	0xBF00    NOP
0x2B10	0x00482000  	_Gb+0
0x2B14	0x00502000  	_P_R+0
0x2B18	0x00542000  	_P_G+0
0x2B1C	0x004C2000  	_P_O+0
0x2B20	0x00582000  	_P_T+0
; end of _irthermo3_getAmbientTemperature
_getMode:
;__irthermo3_driver.c, 137 :: 		uint8_t getMode(){
0x2340	0xB081    SUB	SP, SP, #4
0x2342	0xF8CDE000  STR	LR, [SP, #0]
;__irthermo3_driver.c, 138 :: 		uint16_t mode = readEEPROM16(REG_CONTROL);
0x2346	0xF2430001  MOVW	R0, #12289
0x234A	0xF7FFF8E3  BL	_readEEPROM16+0
;__irthermo3_driver.c, 139 :: 		mode = (mode >> 1) & 0x0003; //Clear all other bits
0x234E	0x0840    LSRS	R0, R0, #1
0x2350	0xB280    UXTH	R0, R0
0x2352	0xF0000003  AND	R0, R0, #3
;__irthermo3_driver.c, 140 :: 		return (uint8_t)mode;
0x2356	0xB2C0    UXTB	R0, R0
;__irthermo3_driver.c, 141 :: 		}
L_end_getMode:
0x2358	0xF8DDE000  LDR	LR, [SP, #0]
0x235C	0xB001    ADD	SP, SP, #4
0x235E	0x4770    BX	LR
; end of _getMode
_setSOCbit:
;__irthermo3_driver.c, 143 :: 		void setSOCbit(){
0x2360	0xB081    SUB	SP, SP, #4
0x2362	0xF8CDE000  STR	LR, [SP, #0]
;__irthermo3_driver.c, 144 :: 		uint16_t reg = readEEPROM16(REG_CONTROL);
0x2366	0xF2430001  MOVW	R0, #12289
0x236A	0xF7FFF8D3  BL	_readEEPROM16+0
;__irthermo3_driver.c, 145 :: 		reg |= (1 << 3);
0x236E	0xF0400008  ORR	R0, R0, #8
;__irthermo3_driver.c, 146 :: 		writeEEPROM16(REG_CONTROL, reg); //Set the bit
0x2372	0xB281    UXTH	R1, R0
0x2374	0xF2430001  MOVW	R0, #12289
0x2378	0xF7FFFC74  BL	_writeEEPROM16+0
;__irthermo3_driver.c, 147 :: 		}
L_end_setSOCbit:
0x237C	0xF8DDE000  LDR	LR, [SP, #0]
0x2380	0xB001    ADD	SP, SP, #4
0x2382	0x4770    BX	LR
; end of _setSOCbit
_clearDataAvailable:
;__irthermo3_driver.c, 155 :: 		void clearDataAvailable(){
0x2384	0xB081    SUB	SP, SP, #4
0x2386	0xF8CDE000  STR	LR, [SP, #0]
;__irthermo3_driver.c, 156 :: 		uint16_t reg = getStatus();
0x238A	0xF7FFF90F  BL	_getStatus+0
;__irthermo3_driver.c, 157 :: 		reg &= ~(1 << BIT_NEW_DATA); //Clear the bit
0x238E	0xF64F71FE  MOVW	R1, #65534
0x2392	0x4008    ANDS	R0, R1
;__irthermo3_driver.c, 158 :: 		writeEEPROM16(REG_STATUS, reg);
0x2394	0xB281    UXTH	R1, R0
0x2396	0xF64370FF  MOVW	R0, #16383
0x239A	0xF7FFFC63  BL	_writeEEPROM16+0
;__irthermo3_driver.c, 159 :: 		}
L_end_clearDataAvailable:
0x239E	0xF8DDE000  LDR	LR, [SP, #0]
0x23A2	0xB001    ADD	SP, SP, #4
0x23A4	0x4770    BX	LR
; end of _clearDataAvailable
_waitForNewData:
;__irthermo3_driver.c, 161 :: 		void waitForNewData(uint16_t timeout_ms){
0x2304	0xB083    SUB	SP, SP, #12
0x2306	0xF8CDE000  STR	LR, [SP, #0]
0x230A	0xF8AD0008  STRH	R0, [SP, #8]
;__irthermo3_driver.c, 162 :: 		uint16_t counter = 0;
0x230E	0xF2400100  MOVW	R1, #0
0x2312	0xF8AD1004  STRH	R1, [SP, #4]
;__irthermo3_driver.c, 163 :: 		while(!newDataAvailable()){
L_waitForNewData16:
0x2316	0xF7FFFC5F  BL	_newDataAvailable+0
0x231A	0xB968    CBNZ	R0, L_waitForNewData17
;__irthermo3_driver.c, 164 :: 		Delay_1ms();
0x231C	0xF7FEFBEC  BL	_Delay_1ms+0
;__irthermo3_driver.c, 165 :: 		counter++;
0x2320	0xF8BD1004  LDRH	R1, [SP, #4]
0x2324	0x1C4A    ADDS	R2, R1, #1
0x2326	0xB292    UXTH	R2, R2
0x2328	0xF8AD2004  STRH	R2, [SP, #4]
;__irthermo3_driver.c, 166 :: 		if(counter > timeout_ms){
0x232C	0xF8BD1008  LDRH	R1, [SP, #8]
0x2330	0x428A    CMP	R2, R1
0x2332	0xD900    BLS	L_waitForNewData18
;__irthermo3_driver.c, 167 :: 		return;
0x2334	0xE000    B	L_end_waitForNewData
;__irthermo3_driver.c, 168 :: 		}
L_waitForNewData18:
;__irthermo3_driver.c, 169 :: 		}
0x2336	0xE7EE    B	L_waitForNewData16
L_waitForNewData17:
;__irthermo3_driver.c, 170 :: 		}
L_end_waitForNewData:
0x2338	0xF8DDE000  LDR	LR, [SP, #0]
0x233C	0xB003    ADD	SP, SP, #12
0x233E	0x4770    BX	LR
; end of _waitForNewData
_newDataAvailable:
;__irthermo3_driver.c, 172 :: 		uint8_t newDataAvailable(){
0x1BD8	0xB081    SUB	SP, SP, #4
0x1BDA	0xF8CDE000  STR	LR, [SP, #0]
;__irthermo3_driver.c, 173 :: 		uint8_t retValue = (getStatus() & (uint16_t)(0x0001 << BIT_NEW_DATA));
0x1BDE	0xF7FFFCE5  BL	_getStatus+0
0x1BE2	0xF0000001  AND	R0, R0, #1
;__irthermo3_driver.c, 174 :: 		return retValue;
0x1BE6	0xB2C0    UXTB	R0, R0
;__irthermo3_driver.c, 175 :: 		}
L_end_newDataAvailable:
0x1BE8	0xF8DDE000  LDR	LR, [SP, #0]
0x1BEC	0xB001    ADD	SP, SP, #4
0x1BEE	0x4770    BX	LR
; end of _newDataAvailable
_mikrobus_logWrite:
;easymx_v7_TM4C129XNCZAD.c, 319 :: 		T_mikrobus_ret mikrobus_logWrite(uint8_t* data_, T_log_format format)
; format start address is: 4 (R1)
; data_ start address is: 0 (R0)
0x2B24	0xB083    SUB	SP, SP, #12
0x2B26	0xF8CDE000  STR	LR, [SP, #0]
0x2B2A	0x4602    MOV	R2, R0
; format end address is: 4 (R1)
; data_ end address is: 0 (R0)
; data_ start address is: 8 (R2)
; format start address is: 4 (R1)
;easymx_v7_TM4C129XNCZAD.c, 321 :: 		uint8_t *ptr = data_;
; ptr start address is: 0 (R0)
0x2B2C	0x4610    MOV	R0, R2
; data_ end address is: 8 (R2)
;easymx_v7_TM4C129XNCZAD.c, 322 :: 		uint8_t row = 13;
0x2B2E	0x220D    MOVS	R2, #13
0x2B30	0xF88D2008  STRB	R2, [SP, #8]
0x2B34	0x220A    MOVS	R2, #10
0x2B36	0xF88D2009  STRB	R2, [SP, #9]
;easymx_v7_TM4C129XNCZAD.c, 323 :: 		uint8_t line = 10;
;easymx_v7_TM4C129XNCZAD.c, 324 :: 		switch( format )
0x2B3A	0xE01F    B	L_mikrobus_logWrite95
; format end address is: 4 (R1)
;easymx_v7_TM4C129XNCZAD.c, 326 :: 		case _LOG_BYTE :
L_mikrobus_logWrite97:
;easymx_v7_TM4C129XNCZAD.c, 327 :: 		_log_write( ptr );
; ptr end address is: 0 (R0)
0x2B3C	0xF7FFFB40  BL	easymx_v7_TM4C129XNCZAD__log_write+0
;easymx_v7_TM4C129XNCZAD.c, 328 :: 		break;
0x2B40	0xE023    B	L_mikrobus_logWrite96
;easymx_v7_TM4C129XNCZAD.c, 329 :: 		case _LOG_TEXT :
L_mikrobus_logWrite98:
;easymx_v7_TM4C129XNCZAD.c, 330 :: 		while( *ptr )
; ptr start address is: 0 (R0)
L_mikrobus_logWrite99:
; ptr end address is: 0 (R0)
; ptr start address is: 0 (R0)
0x2B42	0x7802    LDRB	R2, [R0, #0]
0x2B44	0xB12A    CBZ	R2, L_mikrobus_logWrite100
;easymx_v7_TM4C129XNCZAD.c, 332 :: 		_log_write( ptr );
0x2B46	0x9001    STR	R0, [SP, #4]
0x2B48	0xF7FFFB3A  BL	easymx_v7_TM4C129XNCZAD__log_write+0
0x2B4C	0x9801    LDR	R0, [SP, #4]
;easymx_v7_TM4C129XNCZAD.c, 333 :: 		ptr++;
0x2B4E	0x1C40    ADDS	R0, R0, #1
;easymx_v7_TM4C129XNCZAD.c, 334 :: 		}
; ptr end address is: 0 (R0)
0x2B50	0xE7F7    B	L_mikrobus_logWrite99
L_mikrobus_logWrite100:
;easymx_v7_TM4C129XNCZAD.c, 335 :: 		break;
0x2B52	0xE01A    B	L_mikrobus_logWrite96
;easymx_v7_TM4C129XNCZAD.c, 336 :: 		case _LOG_LINE :
L_mikrobus_logWrite101:
;easymx_v7_TM4C129XNCZAD.c, 337 :: 		while( *ptr )
; ptr start address is: 0 (R0)
L_mikrobus_logWrite102:
; ptr end address is: 0 (R0)
; ptr start address is: 0 (R0)
0x2B54	0x7802    LDRB	R2, [R0, #0]
0x2B56	0xB12A    CBZ	R2, L_mikrobus_logWrite103
;easymx_v7_TM4C129XNCZAD.c, 339 :: 		_log_write( ptr );
0x2B58	0x9001    STR	R0, [SP, #4]
0x2B5A	0xF7FFFB31  BL	easymx_v7_TM4C129XNCZAD__log_write+0
0x2B5E	0x9801    LDR	R0, [SP, #4]
;easymx_v7_TM4C129XNCZAD.c, 340 :: 		ptr++;
0x2B60	0x1C40    ADDS	R0, R0, #1
;easymx_v7_TM4C129XNCZAD.c, 341 :: 		}
; ptr end address is: 0 (R0)
0x2B62	0xE7F7    B	L_mikrobus_logWrite102
L_mikrobus_logWrite103:
;easymx_v7_TM4C129XNCZAD.c, 342 :: 		_log_write( &row );
0x2B64	0xAA02    ADD	R2, SP, #8
0x2B66	0x4610    MOV	R0, R2
0x2B68	0xF7FFFB2A  BL	easymx_v7_TM4C129XNCZAD__log_write+0
;easymx_v7_TM4C129XNCZAD.c, 343 :: 		_log_write( &line );
0x2B6C	0xF10D0209  ADD	R2, SP, #9
0x2B70	0x4610    MOV	R0, R2
0x2B72	0xF7FFFB25  BL	easymx_v7_TM4C129XNCZAD__log_write+0
;easymx_v7_TM4C129XNCZAD.c, 344 :: 		break;
0x2B76	0xE008    B	L_mikrobus_logWrite96
;easymx_v7_TM4C129XNCZAD.c, 345 :: 		default :
L_mikrobus_logWrite104:
;easymx_v7_TM4C129XNCZAD.c, 346 :: 		return _MIKROBUS_ERR_LOG;
0x2B78	0x2006    MOVS	R0, #6
0x2B7A	0xE007    B	L_end_mikrobus_logWrite
;easymx_v7_TM4C129XNCZAD.c, 347 :: 		}
L_mikrobus_logWrite95:
; ptr start address is: 0 (R0)
; format start address is: 4 (R1)
0x2B7C	0x2900    CMP	R1, #0
0x2B7E	0xD0DD    BEQ	L_mikrobus_logWrite97
0x2B80	0x2901    CMP	R1, #1
0x2B82	0xD0DE    BEQ	L_mikrobus_logWrite98
0x2B84	0x2902    CMP	R1, #2
0x2B86	0xD0E5    BEQ	L_mikrobus_logWrite101
; format end address is: 4 (R1)
; ptr end address is: 0 (R0)
0x2B88	0xE7F6    B	L_mikrobus_logWrite104
L_mikrobus_logWrite96:
;easymx_v7_TM4C129XNCZAD.c, 348 :: 		return 0;
0x2B8A	0x2000    MOVS	R0, #0
;easymx_v7_TM4C129XNCZAD.c, 349 :: 		}
L_end_mikrobus_logWrite:
0x2B8C	0xF8DDE000  LDR	LR, [SP, #0]
0x2B90	0xB003    ADD	SP, SP, #12
0x2B92	0x4770    BX	LR
; end of _mikrobus_logWrite
easymx_v7_TM4C129XNCZAD__log_write:
;__em_c129_log.c, 17 :: 		static T_mikrobus_ret _log_write(uint8_t *data_)
; data_ start address is: 0 (R0)
0x21C0	0xB081    SUB	SP, SP, #4
0x21C2	0xF8CDE000  STR	LR, [SP, #0]
; data_ end address is: 0 (R0)
; data_ start address is: 0 (R0)
;__em_c129_log.c, 19 :: 		logger( *data_ );
0x21C6	0x7801    LDRB	R1, [R0, #0]
; data_ end address is: 0 (R0)
0x21C8	0xB2CC    UXTB	R4, R1
0x21CA	0xB2A0    UXTH	R0, R4
0x21CC	0x4C03    LDR	R4, [PC, #12]
0x21CE	0x6824    LDR	R4, [R4, #0]
0x21D0	0x47A0    BLX	R4
;__em_c129_log.c, 20 :: 		return 0;
0x21D2	0x2000    MOVS	R0, #0
;__em_c129_log.c, 21 :: 		}
L_end__log_write:
0x21D4	0xF8DDE000  LDR	LR, [SP, #0]
0x21D8	0xB001    ADD	SP, SP, #4
0x21DA	0x4770    BX	LR
0x21DC	0x00442000  	_logger+0
; end of easymx_v7_TM4C129XNCZAD__log_write
_UART0_Write:
;__Lib_UART_07.c, 26 :: 		
; _data start address is: 0 (R0)
0x1BBC	0xB081    SUB	SP, SP, #4
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 28 :: 		
L_UART0_Write0:
; _data start address is: 0 (R0)
0x1BBE	0x4904    LDR	R1, [PC, #16]
0x1BC0	0x6809    LDR	R1, [R1, #0]
0x1BC2	0xB101    CBZ	R1, L_UART0_Write1
0x1BC4	0xE7FB    B	L_UART0_Write0
L_UART0_Write1:
;__Lib_UART_07.c, 31 :: 		
0x1BC6	0x4903    LDR	R1, [PC, #12]
0x1BC8	0x6008    STR	R0, [R1, #0]
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 32 :: 		
L_end_UART0_Write:
0x1BCA	0xB001    ADD	SP, SP, #4
0x1BCC	0x4770    BX	LR
0x1BCE	0xBF00    NOP
0x1BD0	0x03144218  	UART0_FR+0
0x1BD4	0xC0004000  	UART0_DR+0
; end of _UART0_Write
_UART1_Write:
;__Lib_UART_07.c, 222 :: 		
; _data start address is: 0 (R0)
0x20D8	0xB081    SUB	SP, SP, #4
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 224 :: 		
L_UART1_Write18:
; _data start address is: 0 (R0)
0x20DA	0x4904    LDR	R1, [PC, #16]
0x20DC	0x6809    LDR	R1, [R1, #0]
0x20DE	0xB101    CBZ	R1, L_UART1_Write19
0x20E0	0xE7FB    B	L_UART1_Write18
L_UART1_Write19:
;__Lib_UART_07.c, 227 :: 		
0x20E2	0x4903    LDR	R1, [PC, #12]
0x20E4	0x6008    STR	R0, [R1, #0]
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 228 :: 		
L_end_UART1_Write:
0x20E6	0xB001    ADD	SP, SP, #4
0x20E8	0x4770    BX	LR
0x20EA	0xBF00    NOP
0x20EC	0x0314421A  	UART1_FR+0
0x20F0	0xD0004000  	UART1_DR+0
; end of _UART1_Write
_UART2_Write:
;__Lib_UART_07.c, 437 :: 		
; _data start address is: 0 (R0)
0x1E64	0xB081    SUB	SP, SP, #4
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 439 :: 		
L_UART2_Write36:
; _data start address is: 0 (R0)
0x1E66	0x4904    LDR	R1, [PC, #16]
0x1E68	0x6809    LDR	R1, [R1, #0]
0x1E6A	0xB101    CBZ	R1, L_UART2_Write37
0x1E6C	0xE7FB    B	L_UART2_Write36
L_UART2_Write37:
;__Lib_UART_07.c, 442 :: 		
0x1E6E	0x4903    LDR	R1, [PC, #12]
0x1E70	0x6008    STR	R0, [R1, #0]
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 443 :: 		
L_end_UART2_Write:
0x1E72	0xB001    ADD	SP, SP, #4
0x1E74	0x4770    BX	LR
0x1E76	0xBF00    NOP
0x1E78	0x0314421C  	UART2_FR+0
0x1E7C	0xE0004000  	UART2_DR+0
; end of _UART2_Write
_UART3_Write:
;__Lib_UART_07.c, 642 :: 		
; _data start address is: 0 (R0)
0x1DD8	0xB081    SUB	SP, SP, #4
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 644 :: 		
L_UART3_Write54:
; _data start address is: 0 (R0)
0x1DDA	0x4904    LDR	R1, [PC, #16]
0x1DDC	0x6809    LDR	R1, [R1, #0]
0x1DDE	0xB101    CBZ	R1, L_UART3_Write55
0x1DE0	0xE7FB    B	L_UART3_Write54
L_UART3_Write55:
;__Lib_UART_07.c, 647 :: 		
0x1DE2	0x4903    LDR	R1, [PC, #12]
0x1DE4	0x6008    STR	R0, [R1, #0]
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 648 :: 		
L_end_UART3_Write:
0x1DE6	0xB001    ADD	SP, SP, #4
0x1DE8	0x4770    BX	LR
0x1DEA	0xBF00    NOP
0x1DEC	0x0314421E  	UART3_FR+0
0x1DF0	0xF0004000  	UART3_DR+0
; end of _UART3_Write
_UART4_Write:
;__Lib_UART_07.c, 847 :: 		
; _data start address is: 0 (R0)
0x20F4	0xB081    SUB	SP, SP, #4
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 849 :: 		
L_UART4_Write72:
; _data start address is: 0 (R0)
0x20F6	0x4904    LDR	R1, [PC, #16]
0x20F8	0x6809    LDR	R1, [R1, #0]
0x20FA	0xB101    CBZ	R1, L_UART4_Write73
0x20FC	0xE7FB    B	L_UART4_Write72
L_UART4_Write73:
;__Lib_UART_07.c, 852 :: 		
0x20FE	0x4903    LDR	R1, [PC, #12]
0x2100	0x6008    STR	R0, [R1, #0]
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 853 :: 		
L_end_UART4_Write:
0x2102	0xB001    ADD	SP, SP, #4
0x2104	0x4770    BX	LR
0x2106	0xBF00    NOP
0x2108	0x03144220  	UART4_FR+0
0x210C	0x00004001  	UART4_DR+0
; end of _UART4_Write
_UART5_Write:
;__Lib_UART_07.c, 1052 :: 		
; _data start address is: 0 (R0)
0x1DF4	0xB081    SUB	SP, SP, #4
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 1054 :: 		
L_UART5_Write90:
; _data start address is: 0 (R0)
0x1DF6	0x4904    LDR	R1, [PC, #16]
0x1DF8	0x6809    LDR	R1, [R1, #0]
0x1DFA	0xB101    CBZ	R1, L_UART5_Write91
0x1DFC	0xE7FB    B	L_UART5_Write90
L_UART5_Write91:
;__Lib_UART_07.c, 1057 :: 		
0x1DFE	0x4903    LDR	R1, [PC, #12]
0x1E00	0x6008    STR	R0, [R1, #0]
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 1058 :: 		
L_end_UART5_Write:
0x1E02	0xB001    ADD	SP, SP, #4
0x1E04	0x4770    BX	LR
0x1E06	0xBF00    NOP
0x1E08	0x03144222  	UART5_FR+0
0x1E0C	0x10004001  	UART5_DR+0
; end of _UART5_Write
_UART6_Write:
;__Lib_UART_07.c, 1257 :: 		
; _data start address is: 0 (R0)
0x1E2C	0xB081    SUB	SP, SP, #4
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 1259 :: 		
L_UART6_Write108:
; _data start address is: 0 (R0)
0x1E2E	0x4904    LDR	R1, [PC, #16]
0x1E30	0x6809    LDR	R1, [R1, #0]
0x1E32	0xB101    CBZ	R1, L_UART6_Write109
0x1E34	0xE7FB    B	L_UART6_Write108
L_UART6_Write109:
;__Lib_UART_07.c, 1262 :: 		
0x1E36	0x4903    LDR	R1, [PC, #12]
0x1E38	0x6008    STR	R0, [R1, #0]
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 1263 :: 		
L_end_UART6_Write:
0x1E3A	0xB001    ADD	SP, SP, #4
0x1E3C	0x4770    BX	LR
0x1E3E	0xBF00    NOP
0x1E40	0x03144224  	UART6_FR+0
0x1E44	0x20004001  	UART6_DR+0
; end of _UART6_Write
_UART7_Write:
;__Lib_UART_07.c, 1462 :: 		
; _data start address is: 0 (R0)
0x1E10	0xB081    SUB	SP, SP, #4
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 1464 :: 		
L_UART7_Write126:
; _data start address is: 0 (R0)
0x1E12	0x4904    LDR	R1, [PC, #16]
0x1E14	0x6809    LDR	R1, [R1, #0]
0x1E16	0xB101    CBZ	R1, L_UART7_Write127
0x1E18	0xE7FB    B	L_UART7_Write126
L_UART7_Write127:
;__Lib_UART_07.c, 1467 :: 		
0x1E1A	0x4903    LDR	R1, [PC, #12]
0x1E1C	0x6008    STR	R0, [R1, #0]
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 1468 :: 		
L_end_UART7_Write:
0x1E1E	0xB001    ADD	SP, SP, #4
0x1E20	0x4770    BX	LR
0x1E22	0xBF00    NOP
0x1E24	0x03144226  	UART7_FR+0
0x1E28	0x30004001  	UART7_DR+0
; end of _UART7_Write
__FloatToLongDouble:
;__Lib_MathDouble.c, 370 :: 		
0x2680	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 372 :: 		
0x2682	0xB504    PUSH	(R2, R14)
;__Lib_MathDouble.c, 374 :: 		
0x2684	0x0042    LSLS	R2, R0, #1
;__Lib_MathDouble.c, 375 :: 		
0x2686	0x0E12    LSRS	R2, R2, #24
;__Lib_MathDouble.c, 376 :: 		
0x2688	0xD00D    BEQ	__me_unfl
;__Lib_MathDouble.c, 378 :: 		
0x268A	0x2AFF    CMP	R2, #255
;__Lib_MathDouble.c, 379 :: 		
0x268C	0xD00E    BEQ	__me_ovfl
;__Lib_MathDouble.c, 381 :: 		
0x268E	0xF5027260  ADD	R2, R2, #896
;__Lib_MathDouble.c, 383 :: 		
0x2692	0x0FC1    LSRS	R1, R0, #31
;__Lib_MathDouble.c, 384 :: 		
0x2694	0xEA4222C1  ORR	R2, R2, R1, LSL #11
;__Lib_MathDouble.c, 386 :: 		
0x2698	0x4601    MOV	R1, R0
;__Lib_MathDouble.c, 388 :: 		
0x269A	0x0748    LSLS	R0, R1, #29
;__Lib_MathDouble.c, 389 :: 		
0x269C	0x0249    LSLS	R1, R1, #9
;__Lib_MathDouble.c, 390 :: 		
0x269E	0x0B09    LSRS	R1, R1, #12
;__Lib_MathDouble.c, 391 :: 		
0x26A0	0xEA415102  ORR	R1, R1, R2, LSL #20
;__Lib_MathDouble.c, 393 :: 		
0x26A4	0xE008    B	__me_lab_end
;__Lib_MathDouble.c, 395 :: 		
__me_unfl:
0x26A6	0x2100    MOVS	R1, #0
;__Lib_MathDouble.c, 396 :: 		
0x26A8	0x2000    MOVS	R0, #0
;__Lib_MathDouble.c, 398 :: 		
0x26AA	0xE005    B	__me_lab_end
;__Lib_MathDouble.c, 400 :: 		
__me_ovfl:
0x26AC	0xF04F0000  MOV	R0, #0
;__Lib_MathDouble.c, 401 :: 		
0x26B0	0x0DC9    LSRS	R1, R1, #23
;__Lib_MathDouble.c, 402 :: 		
0x26B2	0x00C9    LSLS	R1, R1, #3
;__Lib_MathDouble.c, 403 :: 		
0x26B4	0x1DC9    ADDS	R1, R1, #7
;__Lib_MathDouble.c, 404 :: 		
0x26B6	0x0509    LSLS	R1, R1, #20
;__Lib_MathDouble.c, 405 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 406 :: 		
0x26B8	0xE8BD4004  POP	(R2, R14)
;__Lib_MathDouble.c, 408 :: 		
L_end__FloatToLongDouble:
0x26BC	0xB001    ADD	SP, SP, #4
0x26BE	0x4770    BX	LR
; end of __FloatToLongDouble
_LongDoubleToStr:
;__Lib_Conversions.c, 782 :: 		
; str start address is: 0 (R0)
0x26C0	0xB083    SUB	SP, SP, #12
0x26C2	0xF8CDE000  STR	LR, [SP, #0]
; dnum start address is: 0 (R0)
0x26C6	0xEE102A10  VMOV	R2, S0
0x26CA	0xEE103A90  VMOV	R3, S1
0x26CE	0x4604    MOV	R4, R0
; str end address is: 0 (R0)
; dnum end address is: 0 (R0)
; dnum start address is: 8 (R2)
; str start address is: 16 (R4)
;__Lib_Conversions.c, 784 :: 		
; bpoint start address is: 0 (R0)
0x26D0	0x2000    MOVS	R0, #0
;__Lib_Conversions.c, 786 :: 		
; dexpon start address is: 4 (R1)
0x26D2	0xF2400100  MOVW	R1, #0
0x26D6	0xB209    SXTH	R1, R1
;__Lib_Conversions.c, 789 :: 		
0x26D8	0xE9CD2301  STRD	R2, R3, [SP, #4]
; dnum end address is: 8 (R2)
;__Lib_Conversions.c, 790 :: 		
0x26DC	0xE9DD2301  LDRD	R2, R3, [SP, #4]
0x26E0	0xF09232FF  EORS	R2, R2, #-1
0x26E4	0xD101    BNE	L__LongDoubleToStr240
0x26E6	0xF09332FF  EORS	R2, R3, #-1
L__LongDoubleToStr240:
0x26EA	0xD106    BNE	L_LongDoubleToStr139
; bpoint end address is: 0 (R0)
; dexpon end address is: 4 (R1)
;__Lib_Conversions.c, 791 :: 		
0x26EC	0x4AB7    LDR	R2, [PC, #732]
0x26EE	0x4611    MOV	R1, R2
0x26F0	0x4620    MOV	R0, R4
; str end address is: 16 (R4)
0x26F2	0xF7FFFD51  BL	_strcpy+0
;__Lib_Conversions.c, 792 :: 		
0x26F6	0x2003    MOVS	R0, #3
0x26F8	0xE164    B	L_end_LongDoubleToStr
;__Lib_Conversions.c, 793 :: 		
L_LongDoubleToStr139:
;__Lib_Conversions.c, 794 :: 		
; str start address is: 16 (R4)
; i start address is: 28 (R7)
; dexpon start address is: 4 (R1)
; bpoint start address is: 0 (R0)
0x26FA	0x2701    MOVS	R7, #1
;__Lib_Conversions.c, 795 :: 		
0x26FC	0xF89D300B  LDRB	R3, [SP, #11]
0x2700	0xF3C312C0  UBFX	R2, R3, #7, #1
0x2704	0xB15A    CBZ	R2, L__LongDoubleToStr192
;__Lib_Conversions.c, 796 :: 		
0x2706	0xF89D200B  LDRB	R2, [SP, #11]
0x270A	0xF36F12C7  BFC	R2, #7, #1
0x270E	0xF88D200B  STRB	R2, [SP, #11]
;__Lib_Conversions.c, 797 :: 		
0x2712	0x1C7F    ADDS	R7, R7, #1
0x2714	0xB2BF    UXTH	R7, R7
;__Lib_Conversions.c, 798 :: 		
0x2716	0x222D    MOVS	R2, #45
0x2718	0x7022    STRB	R2, [R4, #0]
0x271A	0x1C66    ADDS	R6, R4, #1
; str end address is: 16 (R4)
; str start address is: 24 (R6)
; str end address is: 24 (R6)
; i end address is: 28 (R7)
;__Lib_Conversions.c, 799 :: 		
0x271C	0xE000    B	L_LongDoubleToStr140
L__LongDoubleToStr192:
;__Lib_Conversions.c, 795 :: 		
0x271E	0x4626    MOV	R6, R4
;__Lib_Conversions.c, 799 :: 		
L_LongDoubleToStr140:
;__Lib_Conversions.c, 800 :: 		
; str start address is: 24 (R6)
; i start address is: 28 (R7)
0x2720	0xE9DD2301  LDRD	R2, R3, [SP, #4]
0x2724	0xF0920200  EORS	R2, R2, #0
0x2728	0xD101    BNE	L__LongDoubleToStr241
0x272A	0xF0930200  EORS	R2, R3, #0
L__LongDoubleToStr241:
0x272E	0xD106    BNE	L_LongDoubleToStr141
; bpoint end address is: 0 (R0)
; dexpon end address is: 4 (R1)
; i end address is: 28 (R7)
;__Lib_Conversions.c, 801 :: 		
0x2730	0x4AA7    LDR	R2, [PC, #668]
0x2732	0x4611    MOV	R1, R2
0x2734	0x4630    MOV	R0, R6
; str end address is: 24 (R6)
0x2736	0xF7FFFD2F  BL	_strcpy+0
;__Lib_Conversions.c, 802 :: 		
0x273A	0x2000    MOVS	R0, #0
0x273C	0xE142    B	L_end_LongDoubleToStr
;__Lib_Conversions.c, 803 :: 		
L_LongDoubleToStr141:
;__Lib_Conversions.c, 804 :: 		
; i start address is: 28 (R7)
; str start address is: 24 (R6)
; dexpon start address is: 4 (R1)
; bpoint start address is: 0 (R0)
0x273E	0xE9DD4501  LDRD	R4, R5, [SP, #4]
0x2742	0xF04F0200  MOV	R2, #0
0x2746	0x4BA3    LDR	R3, [PC, #652]
0x2748	0xEA940202  EORS	R2, R4, R2, LSL #0
0x274C	0xD101    BNE	L__LongDoubleToStr242
0x274E	0xEA950203  EORS	R2, R5, R3, LSL #0
L__LongDoubleToStr242:
0x2752	0xD106    BNE	L_LongDoubleToStr142
; bpoint end address is: 0 (R0)
; dexpon end address is: 4 (R1)
;__Lib_Conversions.c, 805 :: 		
0x2754	0x4AA0    LDR	R2, [PC, #640]
0x2756	0x4611    MOV	R1, R2
0x2758	0x4630    MOV	R0, R6
; str end address is: 24 (R6)
0x275A	0xF7FFFD1D  BL	_strcpy+0
;__Lib_Conversions.c, 806 :: 		
0x275E	0xB2F8    UXTB	R0, R7
; i end address is: 28 (R7)
0x2760	0xE130    B	L_end_LongDoubleToStr
;__Lib_Conversions.c, 807 :: 		
L_LongDoubleToStr142:
;__Lib_Conversions.c, 815 :: 		
; str start address is: 24 (R6)
; dexpon start address is: 4 (R1)
; bpoint start address is: 0 (R0)
0x2762	0xFA5FFA80  UXTB	R10, R0
; dexpon end address is: 4 (R1)
; str end address is: 24 (R6)
0x2766	0xFA0FF981  SXTH	R9, R1
0x276A	0x46B3    MOV	R11, R6
L_LongDoubleToStr143:
; bpoint end address is: 0 (R0)
; str start address is: 44 (R11)
; dexpon start address is: 36 (R9)
; bpoint start address is: 40 (R10)
0x276C	0xED9D1B01  VLDR.64	D2, [SP, #4]
0x2770	0xF04F0200  MOV	R2, #0
0x2774	0x4B99    LDR	R3, [PC, #612]
0x2776	0xEE002A10  VMOV	S0, R2
0x277A	0xEE003A90  VMOV	S1, R3
0x277E	0xEE112A10  VMOV	R2, S2
0x2782	0xEE113A90  VMOV	R3, S3
0x2786	0xEE100A10  VMOV	R0, S0
0x278A	0xEE101A90  VMOV	R1, S1
0x278E	0xF7FFFCBF  BL	__Compare_DP+0
0x2792	0xF2400000  MOVW	R0, #0
0x2796	0xDD00    BLE	L__LongDoubleToStr243
0x2798	0x2001    MOVS	R0, #1
L__LongDoubleToStr243:
0x279A	0xB1C8    CBZ	R0, L_LongDoubleToStr144
;__Lib_Conversions.c, 816 :: 		
0x279C	0xED9D1B01  VLDR.64	D2, [SP, #4]
0x27A0	0xF04F0200  MOV	R2, #0
0x27A4	0x4B8E    LDR	R3, [PC, #568]
0x27A6	0xEE002A10  VMOV	S0, R2
0x27AA	0xEE003A90  VMOV	S1, R3
0x27AE	0xEE110A10  VMOV	R0, S2
0x27B2	0xEE111A90  VMOV	R1, S3
0x27B6	0xEE102A10  VMOV	R2, S0
0x27BA	0xEE103A90  VMOV	R3, S1
0x27BE	0xF7FFFD0F  BL	__Mul_DP+0
0x27C2	0xE9CD0101  STRD	R0, R1, [SP, #4]
;__Lib_Conversions.c, 817 :: 		
0x27C6	0xF1A90901  SUB	R9, R9, #1
0x27CA	0xFA0FF989  SXTH	R9, R9
;__Lib_Conversions.c, 818 :: 		
0x27CE	0xE7CD    B	L_LongDoubleToStr143
L_LongDoubleToStr144:
;__Lib_Conversions.c, 823 :: 		
; str end address is: 44 (R11)
; dexpon end address is: 36 (R9)
L_LongDoubleToStr145:
; bpoint end address is: 40 (R10)
; bpoint start address is: 40 (R10)
; dexpon start address is: 36 (R9)
; str start address is: 44 (R11)
0x27D0	0xED9D1B01  VLDR.64	D2, [SP, #4]
0x27D4	0xF04F0200  MOV	R2, #0
0x27D8	0x4B81    LDR	R3, [PC, #516]
0x27DA	0xEE002A10  VMOV	S0, R2
0x27DE	0xEE003A90  VMOV	S1, R3
0x27E2	0xEE112A10  VMOV	R2, S2
0x27E6	0xEE113A90  VMOV	R3, S3
0x27EA	0xEE100A10  VMOV	R0, S0
0x27EE	0xEE101A90  VMOV	R1, S1
0x27F2	0xF7FFFC8D  BL	__Compare_DP+0
0x27F6	0xF2400000  MOVW	R0, #0
0x27FA	0xDC00    BGT	L__LongDoubleToStr244
0x27FC	0x2001    MOVS	R0, #1
L__LongDoubleToStr244:
0x27FE	0xB1C0    CBZ	R0, L_LongDoubleToStr146
;__Lib_Conversions.c, 824 :: 		
0x2800	0xED9D1B01  VLDR.64	D2, [SP, #4]
0x2804	0x4A77    LDR	R2, [PC, #476]
0x2806	0x4B78    LDR	R3, [PC, #480]
0x2808	0xEE002A10  VMOV	S0, R2
0x280C	0xEE003A90  VMOV	S1, R3
0x2810	0xEE110A10  VMOV	R0, S2
0x2814	0xEE111A90  VMOV	R1, S3
0x2818	0xEE102A10  VMOV	R2, S0
0x281C	0xEE103A90  VMOV	R3, S1
0x2820	0xF7FFFCDE  BL	__Mul_DP+0
0x2824	0xE9CD0101  STRD	R0, R1, [SP, #4]
;__Lib_Conversions.c, 825 :: 		
0x2828	0xF1090901  ADD	R9, R9, #1
0x282C	0xFA0FF989  SXTH	R9, R9
;__Lib_Conversions.c, 826 :: 		
0x2830	0xE7CE    B	L_LongDoubleToStr145
L_LongDoubleToStr146:
;__Lib_Conversions.c, 839 :: 		
0x2832	0x9A02    LDR	R2, [SP, #8]
0x2834	0xF3C2520A  UBFX	R2, R2, #20, #11
0x2838	0xF2A232FF  SUBW	R2, R2, #1023
; d start address is: 0 (R0)
0x283C	0xB290    UXTH	R0, R2
;__Lib_Conversions.c, 843 :: 		
0x283E	0xAA01    ADD	R2, SP, #4
0x2840	0x1DD3    ADDS	R3, R2, #7
0x2842	0x2201    MOVS	R2, #1
0x2844	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 844 :: 		
0x2846	0x2301    MOVS	R3, #1
0x2848	0x9A02    LDR	R2, [SP, #8]
0x284A	0xF363521E  BFI	R2, R3, #20, #11
0x284E	0x9202    STR	R2, [SP, #8]
;__Lib_Conversions.c, 846 :: 		
0x2850	0xE9DD4501  LDRD	R4, R5, [SP, #4]
0x2854	0x012B    LSLS	R3, R5, #4
0x2856	0x0F22    LSRS	R2, R4, #28
0x2858	0x4313    ORRS	R3, R2
0x285A	0x0122    LSLS	R2, R4, #4
0x285C	0xE9CD2301  STRD	R2, R3, [SP, #4]
;__Lib_Conversions.c, 848 :: 		
0x2860	0xB286    UXTH	R6, R0
0x2862	0x2700    MOVS	R7, #0
; d end address is: 0 (R0)
0x2864	0xE9DD4501  LDRD	R4, R5, [SP, #4]
0x2868	0xF1B60220  SUBS	R2, R6, #32
0x286C	0xD509    BPL	L__LongDoubleToStr245
0x286E	0xF1C60220  RSB	R2, R6, #32
0x2872	0xFA24F202  LSR	R2, R4, R2
0x2876	0xFA05F306  LSL	R3, R5, R6
0x287A	0x4313    ORRS	R3, R2
0x287C	0xFA04F206  LSL	R2, R4, R6
0x2880	0xE002    B	L__LongDoubleToStr246
L__LongDoubleToStr245:
0x2882	0xFA04F302  LSL	R3, R4, R2
0x2886	0x2200    MOVS	R2, #0
L__LongDoubleToStr246:
0x2888	0xE9CD2301  STRD	R2, R3, [SP, #4]
;__Lib_Conversions.c, 850 :: 		
0x288C	0xAA01    ADD	R2, SP, #4
0x288E	0x1DD2    ADDS	R2, R2, #7
0x2890	0x7812    LDRB	R2, [R2, #0]
0x2892	0x3230    ADDS	R2, #48
0x2894	0xF88B2000  STRB	R2, [R11, #0]
0x2898	0xF10B0001  ADD	R0, R11, #1
; str end address is: 44 (R11)
; str start address is: 0 (R0)
;__Lib_Conversions.c, 851 :: 		
0x289C	0xF1B90F01  CMP	R9, #1
0x28A0	0xDB06    BLT	L__LongDoubleToStr189
0x28A2	0xF1B90F06  CMP	R9, #6
0x28A6	0xDC03    BGT	L__LongDoubleToStr188
0x28A8	0x4607    MOV	R7, R0
; bpoint end address is: 40 (R10)
0x28AA	0xFA5FF18A  UXTB	R1, R10
0x28AE	0xE003    B	L_LongDoubleToStr149
L__LongDoubleToStr189:
L__LongDoubleToStr188:
;__Lib_Conversions.c, 852 :: 		
0x28B0	0x222E    MOVS	R2, #46
0x28B2	0x7002    STRB	R2, [R0, #0]
0x28B4	0x1C47    ADDS	R7, R0, #1
; str end address is: 0 (R0)
; str start address is: 28 (R7)
;__Lib_Conversions.c, 853 :: 		
; bpoint start address is: 4 (R1)
0x28B6	0x2101    MOVS	R1, #1
; str end address is: 28 (R7)
; bpoint end address is: 4 (R1)
;__Lib_Conversions.c, 854 :: 		
L_LongDoubleToStr149:
;__Lib_Conversions.c, 855 :: 		
; bpoint start address is: 4 (R1)
; str start address is: 28 (R7)
; d start address is: 0 (R0)
0x28B8	0xF240000F  MOVW	R0, #15
; dexpon end address is: 36 (R9)
; str end address is: 28 (R7)
; bpoint end address is: 4 (R1)
; d end address is: 0 (R0)
0x28BC	0xFA0FF689  SXTH	R6, R9
L_LongDoubleToStr150:
; d start address is: 0 (R0)
; str start address is: 28 (R7)
; bpoint start address is: 4 (R1)
; dexpon start address is: 24 (R6)
0x28C0	0xB378    CBZ	R0, L_LongDoubleToStr151
;__Lib_Conversions.c, 856 :: 		
0x28C2	0xAA01    ADD	R2, SP, #4
0x28C4	0x1DD3    ADDS	R3, R2, #7
0x28C6	0x2200    MOVS	R2, #0
0x28C8	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 857 :: 		
0x28CA	0xE9DD2301  LDRD	R2, R3, [SP, #4]
0x28CE	0x009D    LSLS	R5, R3, #2
0x28D0	0x0F94    LSRS	R4, R2, #30
0x28D2	0x4325    ORRS	R5, R4
0x28D4	0x0094    LSLS	R4, R2, #2
0x28D6	0xE9DD2301  LDRD	R2, R3, [SP, #4]
0x28DA	0x1912    ADDS	R2, R2, R4
0x28DC	0x416B    ADCS	R3, R5
0x28DE	0xE9CD2301  STRD	R2, R3, [SP, #4]
;__Lib_Conversions.c, 858 :: 		
0x28E2	0xE9DD4501  LDRD	R4, R5, [SP, #4]
0x28E6	0x006B    LSLS	R3, R5, #1
0x28E8	0x0FE2    LSRS	R2, R4, #31
0x28EA	0x4313    ORRS	R3, R2
0x28EC	0x0062    LSLS	R2, R4, #1
0x28EE	0xE9CD2301  STRD	R2, R3, [SP, #4]
;__Lib_Conversions.c, 859 :: 		
0x28F2	0xAA01    ADD	R2, SP, #4
0x28F4	0x1DD2    ADDS	R2, R2, #7
0x28F6	0x7812    LDRB	R2, [R2, #0]
0x28F8	0x3230    ADDS	R2, #48
0x28FA	0x703A    STRB	R2, [R7, #0]
0x28FC	0x1C7A    ADDS	R2, R7, #1
; str end address is: 28 (R7)
; str start address is: 16 (R4)
0x28FE	0x4614    MOV	R4, R2
;__Lib_Conversions.c, 860 :: 		
0x2900	0xB959    CBNZ	R1, L__LongDoubleToStr194
;__Lib_Conversions.c, 861 :: 		
0x2902	0x1E72    SUBS	R2, R6, #1
0x2904	0xB212    SXTH	R2, R2
; dexpon end address is: 24 (R6)
; dexpon start address is: 12 (R3)
0x2906	0xB213    SXTH	R3, R2
0x2908	0xB922    CBNZ	R2, L__LongDoubleToStr193
; bpoint end address is: 4 (R1)
;__Lib_Conversions.c, 862 :: 		
0x290A	0x222E    MOVS	R2, #46
0x290C	0x7022    STRB	R2, [R4, #0]
0x290E	0x1C67    ADDS	R7, R4, #1
; str end address is: 16 (R4)
; str start address is: 28 (R7)
;__Lib_Conversions.c, 863 :: 		
; bpoint start address is: 4 (R1)
0x2910	0x2101    MOVS	R1, #1
; str end address is: 28 (R7)
; bpoint end address is: 4 (R1)
;__Lib_Conversions.c, 864 :: 		
0x2912	0xE000    B	L_LongDoubleToStr154
L__LongDoubleToStr193:
;__Lib_Conversions.c, 861 :: 		
0x2914	0x4627    MOV	R7, R4
;__Lib_Conversions.c, 864 :: 		
L_LongDoubleToStr154:
; bpoint start address is: 4 (R1)
; str start address is: 28 (R7)
0x2916	0xB21E    SXTH	R6, R3
; str end address is: 28 (R7)
; bpoint end address is: 4 (R1)
; dexpon end address is: 12 (R3)
0x2918	0xE000    B	L_LongDoubleToStr153
L__LongDoubleToStr194:
;__Lib_Conversions.c, 860 :: 		
0x291A	0x4627    MOV	R7, R4
;__Lib_Conversions.c, 864 :: 		
L_LongDoubleToStr153:
;__Lib_Conversions.c, 855 :: 		
; str start address is: 28 (R7)
; bpoint start address is: 4 (R1)
; dexpon start address is: 24 (R6)
0x291C	0x1E40    SUBS	R0, R0, #1
0x291E	0xB280    UXTH	R0, R0
;__Lib_Conversions.c, 865 :: 		
; bpoint end address is: 4 (R1)
; d end address is: 0 (R0)
0x2920	0xE7CE    B	L_LongDoubleToStr150
L_LongDoubleToStr151:
;__Lib_Conversions.c, 866 :: 		
0x2922	0x4639    MOV	R1, R7
; dexpon end address is: 24 (R6)
0x2924	0xB230    SXTH	R0, R6
L_LongDoubleToStr155:
; str end address is: 28 (R7)
; dexpon start address is: 0 (R0)
; str start address is: 4 (R1)
0x2926	0x1E4A    SUBS	R2, R1, #1
0x2928	0x7812    LDRB	R2, [R2, #0]
0x292A	0x2A30    CMP	R2, #48
0x292C	0xD101    BNE	L_LongDoubleToStr156
;__Lib_Conversions.c, 867 :: 		
0x292E	0x1E49    SUBS	R1, R1, #1
0x2930	0xE7F9    B	L_LongDoubleToStr155
L_LongDoubleToStr156:
;__Lib_Conversions.c, 868 :: 		
0x2932	0x1E4A    SUBS	R2, R1, #1
0x2934	0x7812    LDRB	R2, [R2, #0]
0x2936	0x2A2E    CMP	R2, #46
0x2938	0xD101    BNE	L__LongDoubleToStr195
;__Lib_Conversions.c, 869 :: 		
0x293A	0x1E49    SUBS	R1, R1, #1
; str end address is: 4 (R1)
0x293C	0xE7FF    B	L_LongDoubleToStr157
L__LongDoubleToStr195:
;__Lib_Conversions.c, 868 :: 		
;__Lib_Conversions.c, 869 :: 		
L_LongDoubleToStr157:
;__Lib_Conversions.c, 870 :: 		
; str start address is: 4 (R1)
0x293E	0x2800    CMP	R0, #0
0x2940	0xD03C    BEQ	L__LongDoubleToStr200
;__Lib_Conversions.c, 871 :: 		
0x2942	0x2265    MOVS	R2, #101
0x2944	0x700A    STRB	R2, [R1, #0]
0x2946	0x1C49    ADDS	R1, R1, #1
;__Lib_Conversions.c, 872 :: 		
0x2948	0x2800    CMP	R0, #0
0x294A	0xDA05    BGE	L__LongDoubleToStr196
;__Lib_Conversions.c, 873 :: 		
0x294C	0x222D    MOVS	R2, #45
0x294E	0x700A    STRB	R2, [R1, #0]
0x2950	0x1C49    ADDS	R1, R1, #1
;__Lib_Conversions.c, 874 :: 		
0x2952	0x4243    RSBS	R3, R0, #0
0x2954	0xB21B    SXTH	R3, R3
; dexpon end address is: 0 (R0)
; dexpon start address is: 12 (R3)
; dexpon end address is: 12 (R3)
; str end address is: 4 (R1)
;__Lib_Conversions.c, 875 :: 		
0x2956	0xE000    B	L_LongDoubleToStr159
L__LongDoubleToStr196:
;__Lib_Conversions.c, 872 :: 		
0x2958	0xB203    SXTH	R3, R0
;__Lib_Conversions.c, 875 :: 		
L_LongDoubleToStr159:
;__Lib_Conversions.c, 876 :: 		
; dexpon start address is: 12 (R3)
; str start address is: 4 (R1)
; d start address is: 0 (R0)
0x295A	0xB298    UXTH	R0, R3
;__Lib_Conversions.c, 877 :: 		
0x295C	0xB29A    UXTH	R2, R3
; dexpon end address is: 12 (R3)
0x295E	0x2A63    CMP	R2, #99
0x2960	0xD915    BLS	L__LongDoubleToStr197
;__Lib_Conversions.c, 878 :: 		
0x2962	0x2264    MOVS	R2, #100
0x2964	0xFBB0F2F2  UDIV	R2, R0, R2
0x2968	0xB292    UXTH	R2, R2
0x296A	0x3230    ADDS	R2, #48
0x296C	0x700A    STRB	R2, [R1, #0]
0x296E	0x1C4D    ADDS	R5, R1, #1
0x2970	0x4629    MOV	R1, R5
;__Lib_Conversions.c, 879 :: 		
0x2972	0x220A    MOVS	R2, #10
0x2974	0xFBB0F4F2  UDIV	R4, R0, R2
0x2978	0xB2A4    UXTH	R4, R4
0x297A	0x230A    MOVS	R3, #10
0x297C	0xFBB4F2F3  UDIV	R2, R4, R3
0x2980	0xFB034212  MLS	R2, R3, R2, R4
0x2984	0xB292    UXTH	R2, R2
0x2986	0x3230    ADDS	R2, #48
0x2988	0x702A    STRB	R2, [R5, #0]
0x298A	0x1C49    ADDS	R1, R1, #1
; str end address is: 4 (R1)
;__Lib_Conversions.c, 880 :: 		
0x298C	0xE7FF    B	L_LongDoubleToStr160
L__LongDoubleToStr197:
;__Lib_Conversions.c, 877 :: 		
;__Lib_Conversions.c, 880 :: 		
L_LongDoubleToStr160:
;__Lib_Conversions.c, 881 :: 		
; str start address is: 4 (R1)
0x298E	0x2809    CMP	R0, #9
0x2990	0xD909    BLS	L__LongDoubleToStr198
0x2992	0x2863    CMP	R0, #99
0x2994	0xD208    BCS	L__LongDoubleToStr199
L__LongDoubleToStr186:
;__Lib_Conversions.c, 882 :: 		
0x2996	0x220A    MOVS	R2, #10
0x2998	0xFBB0F2F2  UDIV	R2, R0, R2
0x299C	0xB292    UXTH	R2, R2
0x299E	0x3230    ADDS	R2, #48
0x29A0	0x700A    STRB	R2, [R1, #0]
0x29A2	0x1C49    ADDS	R1, R1, #1
; str end address is: 4 (R1)
;__Lib_Conversions.c, 881 :: 		
0x29A4	0xE7FF    B	L__LongDoubleToStr191
L__LongDoubleToStr198:
L__LongDoubleToStr191:
; str start address is: 4 (R1)
; str end address is: 4 (R1)
0x29A6	0xE7FF    B	L__LongDoubleToStr190
L__LongDoubleToStr199:
L__LongDoubleToStr190:
;__Lib_Conversions.c, 883 :: 		
; str start address is: 4 (R1)
0x29A8	0x230A    MOVS	R3, #10
0x29AA	0xFBB0F2F3  UDIV	R2, R0, R3
0x29AE	0xFB030212  MLS	R2, R3, R2, R0
0x29B2	0xB292    UXTH	R2, R2
; d end address is: 0 (R0)
0x29B4	0x3230    ADDS	R2, #48
0x29B6	0x700A    STRB	R2, [R1, #0]
0x29B8	0x1C48    ADDS	R0, R1, #1
; str end address is: 4 (R1)
; str start address is: 0 (R0)
; str end address is: 0 (R0)
;__Lib_Conversions.c, 884 :: 		
0x29BA	0xE000    B	L_LongDoubleToStr158
L__LongDoubleToStr200:
;__Lib_Conversions.c, 870 :: 		
0x29BC	0x4608    MOV	R0, R1
;__Lib_Conversions.c, 884 :: 		
L_LongDoubleToStr158:
;__Lib_Conversions.c, 885 :: 		
; str start address is: 0 (R0)
0x29BE	0x2200    MOVS	R2, #0
0x29C0	0x7002    STRB	R2, [R0, #0]
; str end address is: 0 (R0)
;__Lib_Conversions.c, 886 :: 		
0x29C2	0x2000    MOVS	R0, #0
;__Lib_Conversions.c, 887 :: 		
L_end_LongDoubleToStr:
0x29C4	0xF8DDE000  LDR	LR, [SP, #0]
0x29C8	0xB003    ADD	SP, SP, #12
0x29CA	0x4770    BX	LR
0x29CC	0x00142000  	?lstr4___Lib_Conversions+0
0x29D0	0x00012000  	?lstr5___Lib_Conversions+0
0x29D4	0x00007FF0  	#2146435072
0x29D8	0x00182000  	?lstr6___Lib_Conversions+0
0x29DC	0x00003FF0  	#1072693248
0x29E0	0x00004024  	#1076101120
0x29E4	0x999A9999  	#-1717986918
0x29E8	0x99993FB9  	#1069128089
; end of _LongDoubleToStr
_strcpy:
;__Lib_CString.c, 133 :: 		
; from start address is: 4 (R1)
; to start address is: 0 (R0)
0x2198	0xB081    SUB	SP, SP, #4
0x219A	0x9100    STR	R1, [SP, #0]
0x219C	0x4601    MOV	R1, R0
0x219E	0x9800    LDR	R0, [SP, #0]
; from end address is: 4 (R1)
; to end address is: 0 (R0)
; to start address is: 4 (R1)
; from start address is: 0 (R0)
;__Lib_CString.c, 136 :: 		
; cp start address is: 12 (R3)
0x21A0	0x460B    MOV	R3, R1
; cp end address is: 12 (R3)
; to end address is: 4 (R1)
;__Lib_CString.c, 137 :: 		
L_strcpy34:
; cp start address is: 20 (R5)
; cp start address is: 12 (R3)
; from start address is: 0 (R0)
; to start address is: 4 (R1)
0x21A2	0x461C    MOV	R4, R3
0x21A4	0x1C5A    ADDS	R2, R3, #1
; cp end address is: 12 (R3)
; cp start address is: 20 (R5)
0x21A6	0x4615    MOV	R5, R2
; cp end address is: 20 (R5)
0x21A8	0x4603    MOV	R3, R0
0x21AA	0x1C42    ADDS	R2, R0, #1
0x21AC	0x4610    MOV	R0, R2
; from end address is: 0 (R0)
0x21AE	0x781A    LDRB	R2, [R3, #0]
0x21B0	0x7022    STRB	R2, [R4, #0]
0x21B2	0x7822    LDRB	R2, [R4, #0]
0x21B4	0xB10A    CBZ	R2, L_strcpy35
; cp end address is: 20 (R5)
; from end address is: 0 (R0)
;__Lib_CString.c, 138 :: 		
; from start address is: 0 (R0)
; cp start address is: 20 (R5)
; cp end address is: 20 (R5)
; from end address is: 0 (R0)
0x21B6	0x462B    MOV	R3, R5
0x21B8	0xE7F3    B	L_strcpy34
L_strcpy35:
;__Lib_CString.c, 139 :: 		
0x21BA	0x4608    MOV	R0, R1
; to end address is: 4 (R1)
;__Lib_CString.c, 140 :: 		
L_end_strcpy:
0x21BC	0xB001    ADD	SP, SP, #4
0x21BE	0x4770    BX	LR
; end of _strcpy
__Compare_DP:
;__Lib_MathDouble.c, 1530 :: 		
0x2110	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 1532 :: 		
0x2112	0xB510    PUSH	(R4, R14)
;__Lib_MathDouble.c, 1534 :: 		
0x2114	0x4299    CMP	R1, R3
;__Lib_MathDouble.c, 1535 :: 		
0x2116	0xD101    BNE	__me_label_1
;__Lib_MathDouble.c, 1536 :: 		
0x2118	0x4290    CMP	R0, R2
;__Lib_MathDouble.c, 1537 :: 		
0x211A	0xD02F    BEQ	__me_label_done
;__Lib_MathDouble.c, 1539 :: 		
__me_label_1:
;__Lib_MathDouble.c, 1540 :: 		
0x211C	0xEA500402  ORRS	R4, R0, R2, LSL #0
;__Lib_MathDouble.c, 1541 :: 		
0x2120	0xD104    BNE	__me_label_2
;__Lib_MathDouble.c, 1542 :: 		
0x2122	0xEA410403  ORR	R4, R1, R3, LSL #0
;__Lib_MathDouble.c, 1543 :: 		
0x2126	0x0064    LSLS	R4, R4, #1
;__Lib_MathDouble.c, 1544 :: 		
0x2128	0x2C00    CMP	R4, #0
;__Lib_MathDouble.c, 1545 :: 		
0x212A	0xD027    BEQ	__me_label_done
;__Lib_MathDouble.c, 1547 :: 		
__me_label_2:
;__Lib_MathDouble.c, 1548 :: 		
0x212C	0xEA500441  ORRS	R4, R0, R1, LSL #1
;__Lib_MathDouble.c, 1549 :: 		
0x2130	0xD101    BNE	__me_label_3
;__Lib_MathDouble.c, 1551 :: 		
0x2132	0x429C    CMP	R4, R3
;__Lib_MathDouble.c, 1552 :: 		
0x2134	0xE022    B	__me_label_done
;__Lib_MathDouble.c, 1554 :: 		
__me_label_3:
;__Lib_MathDouble.c, 1555 :: 		
0x2136	0x004C    LSLS	R4, R1, #1
;__Lib_MathDouble.c, 1556 :: 		
0x2138	0x1564    ASRS	R4, R4, #21
;__Lib_MathDouble.c, 1557 :: 		
0x213A	0x1C64    ADDS	R4, R4, #1
;__Lib_MathDouble.c, 1558 :: 		
0x213C	0xD107    BNE	__me_label_4
;__Lib_MathDouble.c, 1559 :: 		
0x213E	0x005C    LSLS	R4, R3, #1
;__Lib_MathDouble.c, 1560 :: 		
0x2140	0x1564    ASRS	R4, R4, #21
;__Lib_MathDouble.c, 1561 :: 		
0x2142	0x1C64    ADDS	R4, R4, #1
;__Lib_MathDouble.c, 1562 :: 		
0x2144	0xD103    BNE	__me_label_4
;__Lib_MathDouble.c, 1564 :: 		
0x2146	0x0FDC    LSRS	R4, R3, #31
;__Lib_MathDouble.c, 1565 :: 		
0x2148	0xEBB434D1  SUBS	R4, R4, R1, LSR #31
;__Lib_MathDouble.c, 1566 :: 		
0x214C	0xE016    B	__me_label_done
;__Lib_MathDouble.c, 1568 :: 		
__me_label_4:
;__Lib_MathDouble.c, 1569 :: 		
0x214E	0x2B00    CMP	R3, #0
;__Lib_MathDouble.c, 1570 :: 		
0x2150	0xD40A    BMI	__me_label_6
;__Lib_MathDouble.c, 1572 :: 		
0x2152	0x2900    CMP	R1, #0
;__Lib_MathDouble.c, 1573 :: 		
0x2154	0xD412    BMI	__me_label_done
;__Lib_MathDouble.c, 1575 :: 		
__me_label_op1_pos:
;__Lib_MathDouble.c, 1576 :: 		
0x2156	0x4299    CMP	R1, R3
;__Lib_MathDouble.c, 1577 :: 		
0x2158	0xD110    BNE	__me_label_done
;__Lib_MathDouble.c, 1578 :: 		
0x215A	0xEA900402  EORS	R4, R0, R2, LSL #0
;__Lib_MathDouble.c, 1579 :: 		
0x215E	0xD401    BMI	__me_label_5
;__Lib_MathDouble.c, 1580 :: 		
0x2160	0x4290    CMP	R0, R2
;__Lib_MathDouble.c, 1581 :: 		
0x2162	0xE00B    B	__me_label_done
;__Lib_MathDouble.c, 1583 :: 		
__me_label_5:
;__Lib_MathDouble.c, 1584 :: 		
0x2164	0x2A00    CMP	R2, #0
;__Lib_MathDouble.c, 1585 :: 		
0x2166	0xE009    B	__me_label_done
;__Lib_MathDouble.c, 1587 :: 		
__me_label_6:
;__Lib_MathDouble.c, 1588 :: 		
0x2168	0x2900    CMP	R1, #0
;__Lib_MathDouble.c, 1589 :: 		
0x216A	0xDC07    BGT	__me_label_done
;__Lib_MathDouble.c, 1590 :: 		
0x216C	0x428B    CMP	R3, R1
;__Lib_MathDouble.c, 1591 :: 		
0x216E	0xD105    BNE	__me_label_done
;__Lib_MathDouble.c, 1592 :: 		
0x2170	0xEA900402  EORS	R4, R0, R2, LSL #0
;__Lib_MathDouble.c, 1593 :: 		
0x2174	0xD401    BMI	__me_label_7
;__Lib_MathDouble.c, 1594 :: 		
0x2176	0x4282    CMP	R2, R0
;__Lib_MathDouble.c, 1595 :: 		
0x2178	0xE000    B	__me_label_done
;__Lib_MathDouble.c, 1597 :: 		
__me_label_7:
;__Lib_MathDouble.c, 1598 :: 		
0x217A	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 1600 :: 		
__me_label_done:
;__Lib_MathDouble.c, 1601 :: 		
0x217C	0xF3EF8400  MRS	R4, #0
;__Lib_MathDouble.c, 1602 :: 		
0x2180	0xBF54    ITE	PL
;__Lib_MathDouble.c, 1603 :: 		
0x2182	0xF0445400  ORRPL	R4, R4, #536870912
;__Lib_MathDouble.c, 1604 :: 		
0x2186	0xF0245400  BICMI	R4, R4, #536870912
;__Lib_MathDouble.c, 1606 :: 		
0x218A	0xF3848800  MSR	#0, R4
;__Lib_MathDouble.c, 1608 :: 		
0x218E	0xE8BD4010  POP	(R4, R14)
;__Lib_MathDouble.c, 1610 :: 		
L_end__Compare_DP:
0x2192	0xB001    ADD	SP, SP, #4
0x2194	0x4770    BX	LR
; end of __Compare_DP
__Mul_DP:
;__Lib_MathDouble.c, 1275 :: 		
0x21E0	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 1277 :: 		
0x21E2	0xE92D41FC  PUSH	(R2, R3, R4, R5, R6, R7, R8, R14)
;__Lib_MathDouble.c, 1279 :: 		
0x21E6	0xEA910803  EORS	R8, R1, R3, LSL #0
;__Lib_MathDouble.c, 1280 :: 		
0x21EA	0xBF4C    ITE	MI
;__Lib_MathDouble.c, 1281 :: 		
0x21EC	0xF04F4800  MOVMI	R8, #-2147483648
;__Lib_MathDouble.c, 1282 :: 		
0x21F0	0xF04F0800  MOVPL	R8, #0
;__Lib_MathDouble.c, 1284 :: 		
0x21F4	0xEA4F25C3  LSL	R5, R3, #11
;__Lib_MathDouble.c, 1285 :: 		
0x21F8	0xEA455552  ORR	R5, R5, R2, LSR #21
;__Lib_MathDouble.c, 1286 :: 		
0x21FC	0xEA4F26C2  LSL	R6, R2, #11
;__Lib_MathDouble.c, 1287 :: 		
0x2200	0xEA4F0743  LSL	R7, R3, #1
;__Lib_MathDouble.c, 1288 :: 		
0x2204	0x0D7F    LSRS	R7, R7, #21
;__Lib_MathDouble.c, 1289 :: 		
0x2206	0xBF11    ITEEE	NE
;__Lib_MathDouble.c, 1290 :: 		
0x2208	0xF0454500  ORRNE	R5, R5, #-2147483648
;__Lib_MathDouble.c, 1291 :: 		
0x220C	0xF04F0100  MOVEQ	R1, #0
;__Lib_MathDouble.c, 1292 :: 		
0x2210	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 1294 :: 		
0x2214	0xE063    BEQ	__me_lab_end
;__Lib_MathDouble.c, 1296 :: 		
0x2216	0xF45F6EE0  MOVS	LR, #1792
;__Lib_MathDouble.c, 1297 :: 		
0x221A	0xF11E0EFF  ADDS	LR, LR, #255
;__Lib_MathDouble.c, 1298 :: 		
0x221E	0x4577    CMP	R7, LR
;__Lib_MathDouble.c, 1299 :: 		
0x2220	0xD056    BEQ	__me_ovfl
;__Lib_MathDouble.c, 1301 :: 		
0x2222	0xEA4F23C1  LSL	R3, R1, #11
;__Lib_MathDouble.c, 1302 :: 		
0x2226	0xEA435350  ORR	R3, R3, R0, LSR #21
;__Lib_MathDouble.c, 1303 :: 		
0x222A	0xEA4F22C0  LSL	R2, R0, #11
;__Lib_MathDouble.c, 1304 :: 		
0x222E	0xEA4F0441  LSL	R4, R1, #1
;__Lib_MathDouble.c, 1305 :: 		
0x2232	0x0D64    LSRS	R4, R4, #21
;__Lib_MathDouble.c, 1306 :: 		
0x2234	0xBF11    ITEEE	NE
;__Lib_MathDouble.c, 1307 :: 		
0x2236	0xF0434300  ORRNE	R3, R3, #-2147483648
;__Lib_MathDouble.c, 1308 :: 		
0x223A	0xF04F0100  MOVEQ	R1, #0
;__Lib_MathDouble.c, 1309 :: 		
0x223E	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 1311 :: 		
0x2242	0xE04C    BEQ	__me_lab_end
;__Lib_MathDouble.c, 1313 :: 		
0x2244	0x4574    CMP	R4, LR
;__Lib_MathDouble.c, 1314 :: 		
0x2246	0xD043    BEQ	__me_ovfl
;__Lib_MathDouble.c, 1316 :: 		
0x2248	0x19E4    ADDS	R4, R4, R7
;__Lib_MathDouble.c, 1319 :: 		
0x224A	0xFBA30105  UMULL	R0, R1, R3, R5
;__Lib_MathDouble.c, 1320 :: 		
0x224E	0xFBA3E706  UMULL	LR, R7, R3, R6
;__Lib_MathDouble.c, 1321 :: 		
0x2252	0xFBA26306  UMULL	R6, R3, R2, R6
;__Lib_MathDouble.c, 1322 :: 		
0x2256	0xEB1E0E03  ADDS	LR, LR, R3, LSL #0
;__Lib_MathDouble.c, 1323 :: 		
0x225A	0xF1570700  ADCS	R7, R7, #0
;__Lib_MathDouble.c, 1324 :: 		
0x225E	0xF1510100  ADCS	R1, R1, #0
;__Lib_MathDouble.c, 1325 :: 		
0x2262	0xFBA26305  UMULL	R6, R3, R2, R5
;__Lib_MathDouble.c, 1326 :: 		
0x2266	0xEB1E0E06  ADDS	LR, LR, R6, LSL #0
;__Lib_MathDouble.c, 1327 :: 		
0x226A	0xF1570700  ADCS	R7, R7, #0
;__Lib_MathDouble.c, 1328 :: 		
0x226E	0xF1510100  ADCS	R1, R1, #0
;__Lib_MathDouble.c, 1329 :: 		
0x2272	0x18FF    ADDS	R7, R7, R3
;__Lib_MathDouble.c, 1330 :: 		
0x2274	0xF1510100  ADCS	R1, R1, #0
;__Lib_MathDouble.c, 1331 :: 		
0x2278	0x19C0    ADDS	R0, R0, R7
;__Lib_MathDouble.c, 1332 :: 		
0x227A	0xF1510100  ADCS	R1, R1, #0
;__Lib_MathDouble.c, 1334 :: 		
0x227E	0xBF4C    ITE	MI
;__Lib_MathDouble.c, 1335 :: 		
0x2280	0xF44F6E80  MOVMI	LR, #1024
;__Lib_MathDouble.c, 1336 :: 		
0x2284	0xF44F7E00  MOVPL	LR, #512
;__Lib_MathDouble.c, 1338 :: 		
0x2288	0xEB10000E  ADDS	R0, R0, LR, LSL #0
;__Lib_MathDouble.c, 1339 :: 		
0x228C	0xF1510100  ADCS	R1, R1, #0
;__Lib_MathDouble.c, 1341 :: 		
0x2290	0xBF48    IT	MI
;__Lib_MathDouble.c, 1342 :: 		
0x2292	0x1C64    ADDMI	R4, R4, #1
;__Lib_MathDouble.c, 1343 :: 		
0x2294	0xD401    BMI	__me_lab1
;__Lib_MathDouble.c, 1344 :: 		
0x2296	0x0040    LSLS	R0, R0, #1
;__Lib_MathDouble.c, 1345 :: 		
0x2298	0x4149    ADCS	R1, R1
;__Lib_MathDouble.c, 1347 :: 		
__me_lab1:
0x229A	0xF45F7740  MOVS	R7, #768
;__Lib_MathDouble.c, 1348 :: 		
0x229E	0x37FF    ADDS	R7, #255
;__Lib_MathDouble.c, 1349 :: 		
0x22A0	0x1BE4    SUBS	R4, R4, R7
;__Lib_MathDouble.c, 1350 :: 		
0x22A2	0xBFDE    ITTT	LE
;__Lib_MathDouble.c, 1351 :: 		
0x22A4	0xF04F0100  MOVLE	R1, #0
;__Lib_MathDouble.c, 1352 :: 		
0x22A8	0xF04F0000  MOVLE	R0, #0
;__Lib_MathDouble.c, 1354 :: 		
0x22AC	0xE017    BLE	__me_lab_end
;__Lib_MathDouble.c, 1356 :: 		
0x22AE	0xF5176780  ADDS	R7, R7, #1024
;__Lib_MathDouble.c, 1357 :: 		
0x22B2	0x42BC    CMP	R4, R7
;__Lib_MathDouble.c, 1358 :: 		
0x22B4	0xD20C    BCS	__me_ovfl
;__Lib_MathDouble.c, 1360 :: 		
0x22B6	0xEA4F20D0  LSR	R0, R0, #11
;__Lib_MathDouble.c, 1361 :: 		
0x22BA	0xEA405041  ORR	R0, R0, R1, LSL #21
;__Lib_MathDouble.c, 1362 :: 		
0x22BE	0xEA4F0141  LSL	R1, R1, #1
;__Lib_MathDouble.c, 1363 :: 		
0x22C2	0xEA4F3111  LSR	R1, R1, #12
;__Lib_MathDouble.c, 1364 :: 		
0x22C6	0xEA415104  ORR	R1, R1, R4, LSL #20
;__Lib_MathDouble.c, 1365 :: 		
0x22CA	0xEA410108  ORR	R1, R1, R8, LSL #0
;__Lib_MathDouble.c, 1368 :: 		
0x22CE	0xE006    B	__me_lab_end
;__Lib_MathDouble.c, 1371 :: 		
__me_ovfl:
0x22D0	0x2000    MOVS	R0, #0
;__Lib_MathDouble.c, 1372 :: 		
0x22D2	0x21FF    MOVS	R1, #255
;__Lib_MathDouble.c, 1373 :: 		
0x22D4	0x00C9    LSLS	R1, R1, #3
;__Lib_MathDouble.c, 1374 :: 		
0x22D6	0x1DC9    ADDS	R1, R1, #7
;__Lib_MathDouble.c, 1375 :: 		
0x22D8	0x0509    LSLS	R1, R1, #20
;__Lib_MathDouble.c, 1376 :: 		
0x22DA	0xEA510108  ORRS	R1, R1, R8, LSL #0
;__Lib_MathDouble.c, 1377 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 1378 :: 		
0x22DE	0xE8BD41FC  POP	(R2, R3, R4, R5, R6, R7, R8, R14)
;__Lib_MathDouble.c, 1380 :: 		
L_end__Mul_DP:
0x22E2	0xB001    ADD	SP, SP, #4
0x22E4	0x4770    BX	LR
; end of __Mul_DP
_irthermo3_getObjectTemperature:
;__irthermo3_driver.c, 350 :: 		float irthermo3_getObjectTemperature(){
0x2B94	0xB085    SUB	SP, SP, #20
0x2B96	0xF8CDE000  STR	LR, [SP, #0]
;__irthermo3_driver.c, 356 :: 		if(getMode() != _MODE_CONTINUOUS){
0x2B9A	0xF7FFFBD1  BL	_getMode+0
0x2B9E	0x2803    CMP	R0, #3
0x2BA0	0xD001    BEQ	L_irthermo3_getObjectTemperature23
;__irthermo3_driver.c, 357 :: 		setSOCbit();
0x2BA2	0xF7FFFBDD  BL	_setSOCbit+0
;__irthermo3_driver.c, 358 :: 		}
L_irthermo3_getObjectTemperature23:
;__irthermo3_driver.c, 359 :: 		clearDataAvailable();
0x2BA6	0xF7FFFBED  BL	_clearDataAvailable+0
;__irthermo3_driver.c, 360 :: 		waitForNewData(750);
0x2BAA	0xF24020EE  MOVW	R0, #750
0x2BAE	0xF7FFFBA9  BL	_waitForNewData+0
;__irthermo3_driver.c, 361 :: 		irthermo3_getAmbientTemperature();
0x2BB2	0xF7FFFF45  BL	_irthermo3_getAmbientTemperature+0
;__irthermo3_driver.c, 363 :: 		sixRAM = readEEPROM16(RAM_6);
0x2BB6	0xF2440005  MOVW	R0, #16389
0x2BBA	0xF7FEFCAB  BL	_readEEPROM16+0
0x2BBE	0xF8AD0008  STRH	R0, [SP, #8]
;__irthermo3_driver.c, 364 :: 		nineRAM = readEEPROM16(RAM_9);
0x2BC2	0xF2440008  MOVW	R0, #16392
0x2BC6	0xF7FEFCA5  BL	_readEEPROM16+0
0x2BCA	0xF8AD000A  STRH	R0, [SP, #10]
;__irthermo3_driver.c, 365 :: 		cyclePosition = getCycle();
0x2BCE	0xF7FFFB8B  BL	_getCycle+0
; cyclePosition start address is: 4 (R1)
0x2BD2	0xB2C1    UXTB	R1, R0
;__irthermo3_driver.c, 366 :: 		if(cyclePosition == 1){
0x2BD4	0x2801    CMP	R0, #1
0x2BD6	0xD10C    BNE	L_irthermo3_getObjectTemperature24
; cyclePosition end address is: 4 (R1)
;__irthermo3_driver.c, 367 :: 		lowRAM = readEEPROM16(RAM_4);
0x2BD8	0xF2440003  MOVW	R0, #16387
0x2BDC	0xF7FEFC9A  BL	_readEEPROM16+0
0x2BE0	0xF8AD0004  STRH	R0, [SP, #4]
;__irthermo3_driver.c, 368 :: 		hiRam = readEEPROM16(RAM_5);
0x2BE4	0xF2440004  MOVW	R0, #16388
0x2BE8	0xF7FEFC94  BL	_readEEPROM16+0
0x2BEC	0xF8AD0006  STRH	R0, [SP, #6]
;__irthermo3_driver.c, 369 :: 		}
0x2BF0	0xE01A    B	L_irthermo3_getObjectTemperature25
L_irthermo3_getObjectTemperature24:
;__irthermo3_driver.c, 370 :: 		else if(cyclePosition == 2){
; cyclePosition start address is: 4 (R1)
0x2BF2	0x2902    CMP	R1, #2
0x2BF4	0xD10C    BNE	L_irthermo3_getObjectTemperature26
; cyclePosition end address is: 4 (R1)
;__irthermo3_driver.c, 371 :: 		lowRAM = readEEPROM16(RAM_7);
0x2BF6	0xF2440006  MOVW	R0, #16390
0x2BFA	0xF7FEFC8B  BL	_readEEPROM16+0
0x2BFE	0xF8AD0004  STRH	R0, [SP, #4]
;__irthermo3_driver.c, 372 :: 		hiRam = readEEPROM16(RAM_8);
0x2C02	0xF2440007  MOVW	R0, #16391
0x2C06	0xF7FEFC85  BL	_readEEPROM16+0
0x2C0A	0xF8AD0006  STRH	R0, [SP, #6]
;__irthermo3_driver.c, 373 :: 		}
0x2C0E	0xE00B    B	L_irthermo3_getObjectTemperature27
L_irthermo3_getObjectTemperature26:
;__irthermo3_driver.c, 375 :: 		lowRAM = readEEPROM16(RAM_4);
0x2C10	0xF2440003  MOVW	R0, #16387
0x2C14	0xF7FEFC7E  BL	_readEEPROM16+0
0x2C18	0xF8AD0004  STRH	R0, [SP, #4]
;__irthermo3_driver.c, 376 :: 		hiRam = readEEPROM16(RAM_5);
0x2C1C	0xF2440004  MOVW	R0, #16388
0x2C20	0xF7FEFC78  BL	_readEEPROM16+0
0x2C24	0xF8AD0006  STRH	R0, [SP, #6]
;__irthermo3_driver.c, 377 :: 		}
L_irthermo3_getObjectTemperature27:
L_irthermo3_getObjectTemperature25:
;__irthermo3_driver.c, 379 :: 		for (i = 0 ; i < 3 ; i++){
; i start address is: 40 (R10)
0x2C28	0xF2400A00  MOVW	R10, #0
; i end address is: 40 (R10)
0x2C2C	0xFA5FF68A  UXTB	R6, R10
L_irthermo3_getObjectTemperature28:
; i start address is: 24 (R6)
0x2C30	0x2E03    CMP	R6, #3
0x2C32	0xF08080D1  BCS	L_irthermo3_getObjectTemperature29
;__irthermo3_driver.c, 380 :: 		VRta = nineRAM + Gb * (sixRAM / 12.0);
0x2C36	0xF9BD0008  LDRSH	R0, [SP, #8]
0x2C3A	0xEE010A10  VMOV	S2, R0
0x2C3E	0xEEB81AC1  VCVT.F32.S32	S2, S2
0x2C42	0xEEB20A08  VMOV.F32	S0, #12
0x2C46	0xEEC10A00  VDIV.F32	S1, S2, S0
0x2C4A	0x4867    LDR	R0, [PC, #412]
0x2C4C	0xED100A00  VLDR.32	S0, [R0, #0]
0x2C50	0xEE600A20  VMUL.F32	S1, S0, S1
0x2C54	0xF9BD000A  LDRSH	R0, [SP, #10]
0x2C58	0xEE000A10  VMOV	S0, R0
0x2C5C	0xEEB80AC0  VCVT.F32.S32	S0, S0
0x2C60	0xEE700A20  VADD.F32	S1, S0, S1
;__irthermo3_driver.c, 381 :: 		AMB = (sixRAM / 12.0) / VRta * pow(2, 19);
0x2C64	0xEEB20A08  VMOV.F32	S0, #12
0x2C68	0xEE810A00  VDIV.F32	S0, S2, S0
0x2C6C	0xEE800A20  VDIV.F32	S0, S0, S1
0x2C70	0xED8D0A04  VSTR.32	S0, [SP, #16]
0x2C74	0xEEF30A03  VMOV.F32	S1, #19
0x2C78	0xEEB00A00  VMOV.F32	S0, #2
0x2C7C	0xF7FFFC64  BL	_pow+0
0x2C80	0xEDDD0A04  VLDR.32	S1, [SP, #16]
0x2C84	0xEE600A80  VMUL.F32	S1, S1, S0
; AMB start address is: 28 (S7)
0x2C88	0xEEF03A60  VMOV.F32	S7, S1
;__irthermo3_driver.c, 382 :: 		sensorTemp = P_O + (AMB - P_R) / P_G + P_T * pow((AMB - P_R), 2);
0x2C8C	0x4857    LDR	R0, [PC, #348]
0x2C8E	0xED100A00  VLDR.32	S0, [R0, #0]
0x2C92	0xEE300AC0  VSUB.F32	S0, S1, S0
0x2C96	0xEEF00A00  VMOV.F32	S1, #2
0x2C9A	0xF7FFFC55  BL	_pow+0
;__irthermo3_driver.c, 385 :: 		S = (float)(lowRAM + hiRAM) / 2.0;
0x2C9E	0xF9BD1006  LDRSH	R1, [SP, #6]
0x2CA2	0xF9BD0004  LDRSH	R0, [SP, #4]
0x2CA6	0x1840    ADDS	R0, R0, R1
0x2CA8	0xB200    SXTH	R0, R0
0x2CAA	0xEE000A90  VMOV	S1, R0
0x2CAE	0xEEF80AE0  VCVT.F32.S32	S1, S1
0x2CB2	0xEEB00A00  VMOV.F32	S0, #2
0x2CB6	0xEE801A80  VDIV.F32	S2, S1, S0
;__irthermo3_driver.c, 386 :: 		VRto = nineRAM + Ka * (sixRAM / 12.0);
0x2CBA	0xF9BD0008  LDRSH	R0, [SP, #8]
0x2CBE	0xEE000A90  VMOV	S1, R0
0x2CC2	0xEEF80AE0  VCVT.F32.S32	S1, S1
0x2CC6	0xEEB20A08  VMOV.F32	S0, #12
0x2CCA	0xEEC00A80  VDIV.F32	S1, S1, S0
0x2CCE	0x4848    LDR	R0, [PC, #288]
0x2CD0	0xED100A00  VLDR.32	S0, [R0, #0]
0x2CD4	0xEE600A20  VMUL.F32	S1, S0, S1
0x2CD8	0xF9BD000A  LDRSH	R0, [SP, #10]
0x2CDC	0xEE000A10  VMOV	S0, R0
0x2CE0	0xEEB80AC0  VCVT.F32.S32	S0, S0
0x2CE4	0xEE700A20  VADD.F32	S1, S0, S1
;__irthermo3_driver.c, 387 :: 		Sto = (S / 12.0) / VRto * (double)pow(2, 19);
0x2CE8	0xEEB20A08  VMOV.F32	S0, #12
0x2CEC	0xEE810A00  VDIV.F32	S0, S2, S0
0x2CF0	0xEE800A20  VDIV.F32	S0, S0, S1
0x2CF4	0xED8D0A04  VSTR.32	S0, [SP, #16]
0x2CF8	0xEEF30A03  VMOV.F32	S1, #19
0x2CFC	0xEEB00A00  VMOV.F32	S0, #2
0x2D00	0xF7FFFC22  BL	_pow+0
0x2D04	0xEDDD0A04  VLDR.32	S1, [SP, #16]
0x2D08	0xEE203A80  VMUL.F32	S6, S1, S0
;__irthermo3_driver.c, 389 :: 		TAdut = (AMB - Eb) / Ea + 25.0;
0x2D0C	0x4839    LDR	R0, [PC, #228]
0x2D0E	0xED100A00  VLDR.32	S0, [R0, #0]
0x2D12	0xEE730AC0  VSUB.F32	S1, S7, S0
; AMB end address is: 28 (S7)
0x2D16	0x4838    LDR	R0, [PC, #224]
0x2D18	0xED100A00  VLDR.32	S0, [R0, #0]
0x2D1C	0xEEC00A80  VDIV.F32	S1, S1, S0
0x2D20	0xEEB30A09  VMOV.F32	S0, #25
0x2D24	0xEE702A80  VADD.F32	S5, S1, S0
;__irthermo3_driver.c, 391 :: 		TAdutK = TAdut + 273.15;
0x2D28	0x4834    LDR	R0, [PC, #208]
0x2D2A	0xEE000A10  VMOV	S0, R0
0x2D2E	0xEE322A80  VADD.F32	S4, S5, S0
;__irthermo3_driver.c, 393 :: 		objectTemp = Sto / (EmissivityFactor * Fa * Ha * (1 + Ga * (TOdut - TO0) + Fb * (TAdut - TA0))) + pow(TAdutK, 4);
0x2D32	0x4833    LDR	R0, [PC, #204]
0x2D34	0xED500A00  VLDR.32	S1, [R0, #0]
0x2D38	0x4832    LDR	R0, [PC, #200]
0x2D3A	0xED100A00  VLDR.32	S0, [R0, #0]
0x2D3E	0xEE600A20  VMUL.F32	S1, S0, S1
0x2D42	0x4831    LDR	R0, [PC, #196]
0x2D44	0xED100A00  VLDR.32	S0, [R0, #0]
0x2D48	0xEE601A80  VMUL.F32	S3, S1, S0
0x2D4C	0x482F    LDR	R0, [PC, #188]
0x2D4E	0xED500A00  VLDR.32	S1, [R0, #0]
0x2D52	0x482F    LDR	R0, [PC, #188]
0x2D54	0xED100A00  VLDR.32	S0, [R0, #0]
0x2D58	0xEE700A60  VSUB.F32	S1, S0, S1
0x2D5C	0x482D    LDR	R0, [PC, #180]
0x2D5E	0xED100A00  VLDR.32	S0, [R0, #0]
0x2D62	0xEE600A20  VMUL.F32	S1, S0, S1
0x2D66	0xEEB70A00  VMOV.F32	S0, #1
0x2D6A	0xEE301A20  VADD.F32	S2, S0, S1
0x2D6E	0x482A    LDR	R0, [PC, #168]
0x2D70	0xED100A00  VLDR.32	S0, [R0, #0]
0x2D74	0xEE720AC0  VSUB.F32	S1, S5, S0
0x2D78	0x4828    LDR	R0, [PC, #160]
0x2D7A	0xED100A00  VLDR.32	S0, [R0, #0]
0x2D7E	0xEE200A20  VMUL.F32	S0, S0, S1
0x2D82	0xEE310A00  VADD.F32	S0, S2, S0
0x2D86	0xEE210A80  VMUL.F32	S0, S3, S0
0x2D8A	0xEE830A00  VDIV.F32	S0, S6, S0
0x2D8E	0xED8D0A04  VSTR.32	S0, [SP, #16]
0x2D92	0xEEF10A00  VMOV.F32	S1, #4
0x2D96	0xEEB00A42  VMOV.F32	S0, S4
0x2D9A	0xF7FFFBD5  BL	_pow+0
0x2D9E	0xEDDD0A04  VLDR.32	S1, [SP, #16]
0x2DA2	0xEE300A80  VADD.F32	S0, S1, S0
;__irthermo3_driver.c, 395 :: 		objectTemp = pow(objectTemp, 0.25); //4th root
0x2DA6	0xEEF50A00  VMOV.F32	S1, #0.25
0x2DAA	0xEEB00A40  VMOV.F32	S0, S0
0x2DAE	0xF7FFFBCB  BL	_pow+0
;__irthermo3_driver.c, 396 :: 		objectTemp = objectTemp - 273.15 - Hb;
0x2DB2	0x4812    LDR	R0, [PC, #72]
0x2DB4	0xEE000A90  VMOV	S1, R0
0x2DB8	0xEE700A60  VSUB.F32	S1, S0, S1
0x2DBC	0x4818    LDR	R0, [PC, #96]
0x2DBE	0xED100A00  VLDR.32	S0, [R0, #0]
0x2DC2	0xEE300AC0  VSUB.F32	S0, S1, S0
;__irthermo3_driver.c, 398 :: 		TO0 = objectTemp;
0x2DC6	0x4811    LDR	R0, [PC, #68]
0x2DC8	0xED000A00  VSTR.32	S0, [R0, #0]
;__irthermo3_driver.c, 379 :: 		for (i = 0 ; i < 3 ; i++){
0x2DCC	0x1C70    ADDS	R0, R6, #1
; i end address is: 24 (R6)
; i start address is: 40 (R10)
0x2DCE	0xFA5FFA80  UXTB	R10, R0
;__irthermo3_driver.c, 399 :: 		}
0x2DD2	0xFA5FF68A  UXTB	R6, R10
; i end address is: 40 (R10)
0x2DD6	0xE72B    B	L_irthermo3_getObjectTemperature28
L_irthermo3_getObjectTemperature29:
;__irthermo3_driver.c, 401 :: 		return (TO0);
0x2DD8	0x480C    LDR	R0, [PC, #48]
0x2DDA	0xED100A00  VLDR.32	S0, [R0, #0]
;__irthermo3_driver.c, 403 :: 		}
L_end_irthermo3_getObjectTemperature:
0x2DDE	0xF8DDE000  LDR	LR, [SP, #0]
0x2DE2	0xB005    ADD	SP, SP, #20
0x2DE4	0x4770    BX	LR
0x2DE6	0xBF00    NOP
0x2DE8	0x00482000  	_Gb+0
0x2DEC	0x00502000  	_P_R+0
0x2DF0	0x007C2000  	_Ka+0
0x2DF4	0x006C2000  	_Eb+0
0x2DF8	0x00682000  	_Ea+0
0x2DFC	0x93334388  	#1133024051
0x2E00	0x00702000  	_Fa+0
0x2E04	0x00042000  	_EmissivityFactor+0
0x2E08	0x00802000  	_Ha+0
0x2E0C	0x000C2000  	_TO0+0
0x2E10	0x00082000  	_TOdut+0
0x2E14	0x00782000  	_Ga+0
0x2E18	0x00102000  	_TA0+0
0x2E1C	0x00742000  	_Fb+0
0x2E20	0x00842000  	_Hb+0
; end of _irthermo3_getObjectTemperature
_getCycle:
;__irthermo3_driver.c, 132 :: 		uint8_t getCycle(){
0x22E8	0xB081    SUB	SP, SP, #4
0x22EA	0xF8CDE000  STR	LR, [SP, #0]
;__irthermo3_driver.c, 133 :: 		uint8_t retValue = (getStatus() & 0x007C) >> 2;
0x22EE	0xF7FFF95D  BL	_getStatus+0
0x22F2	0xF000007C  AND	R0, R0, #124
0x22F6	0xB280    UXTH	R0, R0
0x22F8	0x0880    LSRS	R0, R0, #2
;__irthermo3_driver.c, 134 :: 		return retValue;
0x22FA	0xB2C0    UXTB	R0, R0
;__irthermo3_driver.c, 135 :: 		}
L_end_getCycle:
0x22FC	0xF8DDE000  LDR	LR, [SP, #0]
0x2300	0xB001    ADD	SP, SP, #4
0x2302	0x4770    BX	LR
; end of _getCycle
__Lib_System_TIVA_InitialSetUpRCCRCC2:
;__Lib_System_TIVA.c, 318 :: 		
0x32B8	0xB081    SUB	SP, SP, #4
0x32BA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_TIVA.c, 322 :: 		
; ulRSCLKCFG start address is: 8 (R2)
0x32BE	0x4A34    LDR	R2, [PC, #208]
;__Lib_System_TIVA.c, 323 :: 		
; ulMOSCCTL start address is: 12 (R3)
0x32C0	0x4B34    LDR	R3, [PC, #208]
;__Lib_System_TIVA.c, 324 :: 		
; ulPLLFREQ0 start address is: 16 (R4)
0x32C2	0x4C35    LDR	R4, [PC, #212]
;__Lib_System_TIVA.c, 325 :: 		
; ulPLLFREQ1 start address is: 20 (R5)
0x32C4	0x4D35    LDR	R5, [PC, #212]
;__Lib_System_TIVA.c, 326 :: 		
; Fosc_kHz start address is: 24 (R6)
0x32C6	0x4E36    LDR	R6, [PC, #216]
;__Lib_System_TIVA.c, 329 :: 		
0x32C8	0xF04F1130  MOV	R1, #3145776
0x32CC	0x4835    LDR	R0, [PC, #212]
0x32CE	0x6001    STR	R1, [R0, #0]
;__Lib_System_TIVA.c, 330 :: 		
0x32D0	0x2100    MOVS	R1, #0
0x32D2	0x4835    LDR	R0, [PC, #212]
0x32D4	0x6001    STR	R1, [R0, #0]
;__Lib_System_TIVA.c, 333 :: 		
0x32D6	0xF06F0001  MVN	R0, #1
0x32DA	0xEA030100  AND	R1, R3, R0, LSL #0
0x32DE	0x4833    LDR	R0, [PC, #204]
0x32E0	0x6001    STR	R1, [R0, #0]
;__Lib_System_TIVA.c, 334 :: 		
0x32E2	0xF3C300C0  UBFX	R0, R3, #3, #1
0x32E6	0xB918    CBNZ	R0, L___Lib_System_TIVA_InitialSetUpRCCRCC228
;__Lib_System_TIVA.c, 337 :: 		
0x32E8	0xF7FFFEFA  BL	_Delay_10ms+0
;__Lib_System_TIVA.c, 338 :: 		
0x32EC	0xF7FFFEF8  BL	_Delay_10ms+0
;__Lib_System_TIVA.c, 339 :: 		
L___Lib_System_TIVA_InitialSetUpRCCRCC228:
;__Lib_System_TIVA.c, 340 :: 		
0x32F0	0xF3C30000  UBFX	R0, R3, #0, #1
; ulMOSCCTL end address is: 12 (R3)
0x32F4	0xB118    CBZ	R0, L___Lib_System_TIVA_InitialSetUpRCCRCC229
;__Lib_System_TIVA.c, 341 :: 		
0x32F6	0x2101    MOVS	R1, #1
0x32F8	0xB249    SXTB	R1, R1
0x32FA	0x482D    LDR	R0, [PC, #180]
0x32FC	0x6001    STR	R1, [R0, #0]
L___Lib_System_TIVA_InitialSetUpRCCRCC229:
;__Lib_System_TIVA.c, 343 :: 		
0x32FE	0x482D    LDR	R0, [PC, #180]
0x3300	0x4286    CMP	R6, R0
0x3302	0xD903    BLS	L___Lib_System_TIVA_InitialSetUpRCCRCC230
; Fosc_kHz end address is: 24 (R6)
;__Lib_System_TIVA.c, 344 :: 		
0x3304	0x492C    LDR	R1, [PC, #176]
0x3306	0x4827    LDR	R0, [PC, #156]
0x3308	0x6001    STR	R1, [R0, #0]
0x330A	0xE021    B	L___Lib_System_TIVA_InitialSetUpRCCRCC231
L___Lib_System_TIVA_InitialSetUpRCCRCC230:
;__Lib_System_TIVA.c, 345 :: 		
; Fosc_kHz start address is: 24 (R6)
0x330C	0x482B    LDR	R0, [PC, #172]
0x330E	0x4286    CMP	R6, R0
0x3310	0xD903    BLS	L___Lib_System_TIVA_InitialSetUpRCCRCC232
; Fosc_kHz end address is: 24 (R6)
;__Lib_System_TIVA.c, 346 :: 		
0x3312	0x492B    LDR	R1, [PC, #172]
0x3314	0x4823    LDR	R0, [PC, #140]
0x3316	0x6001    STR	R1, [R0, #0]
0x3318	0xE01A    B	L___Lib_System_TIVA_InitialSetUpRCCRCC233
L___Lib_System_TIVA_InitialSetUpRCCRCC232:
;__Lib_System_TIVA.c, 347 :: 		
; Fosc_kHz start address is: 24 (R6)
0x331A	0xF24C3050  MOVW	R0, #50000
0x331E	0x4286    CMP	R6, R0
0x3320	0xD903    BLS	L___Lib_System_TIVA_InitialSetUpRCCRCC234
; Fosc_kHz end address is: 24 (R6)
;__Lib_System_TIVA.c, 348 :: 		
0x3322	0x4928    LDR	R1, [PC, #160]
0x3324	0x481F    LDR	R0, [PC, #124]
0x3326	0x6001    STR	R1, [R0, #0]
0x3328	0xE012    B	L___Lib_System_TIVA_InitialSetUpRCCRCC235
L___Lib_System_TIVA_InitialSetUpRCCRCC234:
;__Lib_System_TIVA.c, 349 :: 		
; Fosc_kHz start address is: 24 (R6)
0x332A	0xF2475030  MOVW	R0, #30000
0x332E	0x4286    CMP	R6, R0
0x3330	0xD903    BLS	L___Lib_System_TIVA_InitialSetUpRCCRCC236
; Fosc_kHz end address is: 24 (R6)
;__Lib_System_TIVA.c, 350 :: 		
0x3332	0x4925    LDR	R1, [PC, #148]
0x3334	0x481B    LDR	R0, [PC, #108]
0x3336	0x6001    STR	R1, [R0, #0]
0x3338	0xE00A    B	L___Lib_System_TIVA_InitialSetUpRCCRCC237
L___Lib_System_TIVA_InitialSetUpRCCRCC236:
;__Lib_System_TIVA.c, 351 :: 		
; Fosc_kHz start address is: 24 (R6)
0x333A	0xF5B65F7A  CMP	R6, #16000
0x333E	0xD903    BLS	L___Lib_System_TIVA_InitialSetUpRCCRCC238
; Fosc_kHz end address is: 24 (R6)
;__Lib_System_TIVA.c, 352 :: 		
0x3340	0x4922    LDR	R1, [PC, #136]
0x3342	0x4818    LDR	R0, [PC, #96]
0x3344	0x6001    STR	R1, [R0, #0]
0x3346	0xE003    B	L___Lib_System_TIVA_InitialSetUpRCCRCC239
L___Lib_System_TIVA_InitialSetUpRCCRCC238:
;__Lib_System_TIVA.c, 354 :: 		
0x3348	0xF04F1130  MOV	R1, #3145776
0x334C	0x4815    LDR	R0, [PC, #84]
0x334E	0x6001    STR	R1, [R0, #0]
L___Lib_System_TIVA_InitialSetUpRCCRCC239:
L___Lib_System_TIVA_InitialSetUpRCCRCC237:
L___Lib_System_TIVA_InitialSetUpRCCRCC235:
L___Lib_System_TIVA_InitialSetUpRCCRCC233:
L___Lib_System_TIVA_InitialSetUpRCCRCC231:
;__Lib_System_TIVA.c, 356 :: 		
0x3350	0x481F    LDR	R0, [PC, #124]
0x3352	0x6004    STR	R4, [R0, #0]
; ulPLLFREQ0 end address is: 16 (R4)
;__Lib_System_TIVA.c, 357 :: 		
0x3354	0x481F    LDR	R0, [PC, #124]
0x3356	0x6005    STR	R5, [R0, #0]
; ulPLLFREQ1 end address is: 20 (R5)
;__Lib_System_TIVA.c, 359 :: 		
0x3358	0xF06F5080  MVN	R0, #268435456
0x335C	0xEA020100  AND	R1, R2, R0, LSL #0
0x3360	0x4811    LDR	R0, [PC, #68]
0x3362	0x6001    STR	R1, [R0, #0]
;__Lib_System_TIVA.c, 361 :: 		
0x3364	0x2101    MOVS	R1, #1
0x3366	0xB249    SXTB	R1, R1
0x3368	0x481B    LDR	R0, [PC, #108]
0x336A	0x6001    STR	R1, [R0, #0]
;__Lib_System_TIVA.c, 362 :: 		
0x336C	0x481B    LDR	R0, [PC, #108]
0x336E	0x6001    STR	R1, [R0, #0]
;__Lib_System_TIVA.c, 364 :: 		
0x3370	0xF0025080  AND	R0, R2, #268435456
; ulRSCLKCFG end address is: 8 (R2)
0x3374	0xB138    CBZ	R0, L___Lib_System_TIVA_InitialSetUpRCCRCC240
;__Lib_System_TIVA.c, 365 :: 		
L___Lib_System_TIVA_InitialSetUpRCCRCC241:
0x3376	0x481A    LDR	R0, [PC, #104]
0x3378	0x6800    LDR	R0, [R0, #0]
0x337A	0xB900    CBNZ	R0, L___Lib_System_TIVA_InitialSetUpRCCRCC242
;__Lib_System_TIVA.c, 366 :: 		
0x337C	0xE7FB    B	L___Lib_System_TIVA_InitialSetUpRCCRCC241
L___Lib_System_TIVA_InitialSetUpRCCRCC242:
;__Lib_System_TIVA.c, 367 :: 		
0x337E	0x2101    MOVS	R1, #1
0x3380	0xB249    SXTB	R1, R1
0x3382	0x4818    LDR	R0, [PC, #96]
0x3384	0x6001    STR	R1, [R0, #0]
;__Lib_System_TIVA.c, 368 :: 		
L___Lib_System_TIVA_InitialSetUpRCCRCC240:
;__Lib_System_TIVA.c, 369 :: 		
L_end_InitialSetUpRCCRCC2:
0x3386	0xF8DDE000  LDR	LR, [SP, #0]
0x338A	0xB001    ADD	SP, SP, #4
0x338C	0x4770    BX	LR
0x338E	0xBF00    NOP
0x3390	0x00043330  	#858783748
0x3394	0x00110000  	#17
0x3398	0x00180080  	#8388632
0x339C	0x00000000  	#0
0x33A0	0xD4C00001  	#120000
0x33A4	0xE0C0400F  	SYSCTL_MEMTIM0+0
0x33A8	0xE0B0400F  	SYSCTL_RSCLKCFG+0
0x33AC	0xE07C400F  	SYSCTL_MOSCCTL+0
0x33B0	0x0F8043FC  	SYSCTL_MOSCCTL+0
0x33B4	0x86A00001  	#100000
0x33B8	0x01960030  	#3146134
0x33BC	0x38800001  	#80000
0x33C0	0x01550030  	#3146069
0x33C4	0x00D30030  	#3145939
0x33C8	0x00B20030  	#3145906
0x33CC	0x00710030  	#3145841
0x33D0	0xE160400F  	SYSCTL_PLLFREQ0+0
0x33D4	0xE164400F  	SYSCTL_PLLFREQ1+0
0x33D8	0x167C43FC  	SYSCTL_RSCLKCFG+0
0x33DC	0x167843FC  	SYSCTL_RSCLKCFG+0
0x33E0	0x2D0043FC  	SYSCTL_PLLSTAT+0
0x33E4	0x167043FC  	SYSCTL_RSCLKCFG+0
; end of __Lib_System_TIVA_InitialSetUpRCCRCC2
_Delay_10ms:
;__Lib_Delays.c, 57 :: 		void Delay_10ms() {
;__Lib_Delays.c, 58 :: 		Delay_ms(10);
0x30E0	0xF641277E  MOVW	R7, #6782
0x30E4	0xF2C00706  MOVT	R7, #6
L_Delay_10ms22:
0x30E8	0x1E7F    SUBS	R7, R7, #1
0x30EA	0xD1FD    BNE	L_Delay_10ms22
0x30EC	0xBF00    NOP
0x30EE	0xBF00    NOP
0x30F0	0xBF00    NOP
0x30F2	0xBF00    NOP
0x30F4	0xBF00    NOP
;__Lib_Delays.c, 59 :: 		}
L_end_Delay_10ms:
0x30F6	0x4770    BX	LR
; end of _Delay_10ms
__Lib_System_TIVA_InitialSetUpFosc:
;__Lib_System_TIVA.c, 314 :: 		
0x32A4	0xB081    SUB	SP, SP, #4
;__Lib_System_TIVA.c, 315 :: 		
0x32A6	0x4902    LDR	R1, [PC, #8]
0x32A8	0x4802    LDR	R0, [PC, #8]
0x32AA	0x6001    STR	R1, [R0, #0]
;__Lib_System_TIVA.c, 316 :: 		
L_end_InitialSetUpFosc:
0x32AC	0xB001    ADD	SP, SP, #4
0x32AE	0x4770    BX	LR
0x32B0	0xD4C00001  	#120000
0x32B4	0x00882000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_TIVA_InitialSetUpFosc
___GenExcept:
;__Lib_System_TIVA.c, 281 :: 		
0x3270	0xB081    SUB	SP, SP, #4
;__Lib_System_TIVA.c, 282 :: 		
L___GenExcept24:
;__Lib_System_TIVA.c, 283 :: 		
0x3272	0xE7FE    B	L___GenExcept24
;__Lib_System_TIVA.c, 284 :: 		
L_end___GenExcept:
0x3274	0xB001    ADD	SP, SP, #4
0x3276	0x4770    BX	LR
; end of ___GenExcept
___EnableFPU:
;__Lib_System_TIVA.c, 87 :: 		
0x3278	0xB081    SUB	SP, SP, #4
;__Lib_System_TIVA.c, 90 :: 		
0x327A	0xF64E5088  MOVW	R0, #60808
;__Lib_System_TIVA.c, 91 :: 		
0x327E	0xF2CE0000  MOVT	R0, #57344
;__Lib_System_TIVA.c, 93 :: 		
0x3282	0x6801    LDR	R1, [R0, #0]
;__Lib_System_TIVA.c, 95 :: 		
0x3284	0xF4410170  ORR	R1, R1, #15728640
;__Lib_System_TIVA.c, 97 :: 		
0x3288	0x6001    STR	R1, [R0, #0]
;__Lib_System_TIVA.c, 99 :: 		
0x328A	0xBF00    NOP
;__Lib_System_TIVA.c, 100 :: 		
0x328C	0xBF00    NOP
;__Lib_System_TIVA.c, 101 :: 		
0x328E	0xBF00    NOP
;__Lib_System_TIVA.c, 102 :: 		
0x3290	0xBF00    NOP
;__Lib_System_TIVA.c, 104 :: 		
0x3292	0xEEF10A10  VMRS	R0, FPSCR
;__Lib_System_TIVA.c, 105 :: 		
0x3296	0xF4400040  ORR	R0, R0, #12582912
;__Lib_System_TIVA.c, 106 :: 		
0x329A	0xEEE10A10  VMSR	FPSCR, R0
;__Lib_System_TIVA.c, 107 :: 		
L_end___EnableFPU:
0x329E	0xB001    ADD	SP, SP, #4
0x32A0	0x4770    BX	LR
; end of ___EnableFPU
0x38B0	0xB500    PUSH	(R14)
0x38B2	0xF8DFB024  LDR	R11, [PC, #36]
0x38B6	0xF8DFA024  LDR	R10, [PC, #36]
0x38BA	0xF8DFC024  LDR	R12, [PC, #36]
0x38BE	0xF7FFFC91  BL	12772
0x38C2	0xF8DFB020  LDR	R11, [PC, #32]
0x38C6	0xF8DFA020  LDR	R10, [PC, #32]
0x38CA	0xF8DFC020  LDR	R12, [PC, #32]
0x38CE	0xF7FFFC89  BL	12772
0x38D2	0xBD00    POP	(R15)
0x38D4	0x4770    BX	LR
0x38D6	0xBF00    NOP
0x38D8	0x00002000  	#536870912
0x38DC	0x00032000  	#536870915
0x38E0	0x38AC0000  	#14508
0x38E4	0x00042000  	#536870916
0x38E8	0x00442000  	#536870980
0x38EC	0x37DC0000  	#14300
0x394C	0xB500    PUSH	(R14)
0x394E	0xF8DFB010  LDR	R11, [PC, #16]
0x3952	0xF8DFA010  LDR	R10, [PC, #16]
0x3956	0xF7FFFC6D  BL	12852
0x395A	0xBD00    POP	(R15)
0x395C	0x4770    BX	LR
0x395E	0xBF00    NOP
0x3960	0x00002000  	#536870912
0x3964	0x00D82000  	#536871128
;__Lib_GPIO_6_Defs.c,268 :: __GPIO_MODULE_UART5_H67_AHB [220]
0x340C	0x4005F000 ;__GPIO_MODULE_UART5_H67_AHB+0
0x3410	0x05400040 ;__GPIO_MODULE_UART5_H67_AHB+4
0x3414	0x00000001 ;__GPIO_MODULE_UART5_H67_AHB+8
0x3418	0x4005F000 ;__GPIO_MODULE_UART5_H67_AHB+12
0x341C	0x05400080 ;__GPIO_MODULE_UART5_H67_AHB+16
0x3420	0x00000001 ;__GPIO_MODULE_UART5_H67_AHB+20
0x3424	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+24
0x3428	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+28
0x342C	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+32
0x3430	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+36
0x3434	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+40
0x3438	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+44
0x343C	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+48
0x3440	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+52
0x3444	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+56
0x3448	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+60
0x344C	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+64
0x3450	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+68
0x3454	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+72
0x3458	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+76
0x345C	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+80
0x3460	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+84
0x3464	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+88
0x3468	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+92
0x346C	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+96
0x3470	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+100
0x3474	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+104
0x3478	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+108
0x347C	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+112
0x3480	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+116
0x3484	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+120
0x3488	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+124
0x348C	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+128
0x3490	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+132
0x3494	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+136
0x3498	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+140
0x349C	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+144
0x34A0	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+148
0x34A4	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+152
0x34A8	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+156
0x34AC	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+160
0x34B0	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+164
0x34B4	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+168
0x34B8	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+172
0x34BC	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+176
0x34C0	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+180
0x34C4	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+184
0x34C8	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+188
0x34CC	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+192
0x34D0	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+196
0x34D4	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+200
0x34D8	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+204
0x34DC	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+208
0x34E0	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+212
0x34E4	0x00000002 ;__GPIO_MODULE_UART5_H67_AHB+216
; end of __GPIO_MODULE_UART5_H67_AHB
;__Lib_GPIO_6_Defs.c,266 :: __GPIO_MODULE_UART2_D45_AHB [220]
0x34E8	0x4005B000 ;__GPIO_MODULE_UART2_D45_AHB+0
0x34EC	0x05400010 ;__GPIO_MODULE_UART2_D45_AHB+4
0x34F0	0x00000001 ;__GPIO_MODULE_UART2_D45_AHB+8
0x34F4	0x4005B000 ;__GPIO_MODULE_UART2_D45_AHB+12
0x34F8	0x05400020 ;__GPIO_MODULE_UART2_D45_AHB+16
0x34FC	0x00000001 ;__GPIO_MODULE_UART2_D45_AHB+20
0x3500	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+24
0x3504	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+28
0x3508	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+32
0x350C	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+36
0x3510	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+40
0x3514	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+44
0x3518	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+48
0x351C	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+52
0x3520	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+56
0x3524	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+60
0x3528	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+64
0x352C	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+68
0x3530	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+72
0x3534	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+76
0x3538	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+80
0x353C	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+84
0x3540	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+88
0x3544	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+92
0x3548	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+96
0x354C	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+100
0x3550	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+104
0x3554	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+108
0x3558	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+112
0x355C	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+116
0x3560	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+120
0x3564	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+124
0x3568	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+128
0x356C	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+132
0x3570	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+136
0x3574	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+140
0x3578	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+144
0x357C	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+148
0x3580	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+152
0x3584	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+156
0x3588	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+160
0x358C	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+164
0x3590	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+168
0x3594	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+172
0x3598	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+176
0x359C	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+180
0x35A0	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+184
0x35A4	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+188
0x35A8	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+192
0x35AC	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+196
0x35B0	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+200
0x35B4	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+204
0x35B8	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+208
0x35BC	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+212
0x35C0	0x00000002 ;__GPIO_MODULE_UART2_D45_AHB+216
; end of __GPIO_MODULE_UART2_D45_AHB
;__Lib_GPIO_6_Defs.c,264 :: __GPIO_MODULE_UART7_C45_AHB [220]
0x35C4	0x4005A000 ;__GPIO_MODULE_UART7_C45_AHB+0
0x35C8	0x05400010 ;__GPIO_MODULE_UART7_C45_AHB+4
0x35CC	0x00000001 ;__GPIO_MODULE_UART7_C45_AHB+8
0x35D0	0x4005A000 ;__GPIO_MODULE_UART7_C45_AHB+12
0x35D4	0x05400020 ;__GPIO_MODULE_UART7_C45_AHB+16
0x35D8	0x00000001 ;__GPIO_MODULE_UART7_C45_AHB+20
0x35DC	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+24
0x35E0	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+28
0x35E4	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+32
0x35E8	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+36
0x35EC	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+40
0x35F0	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+44
0x35F4	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+48
0x35F8	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+52
0x35FC	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+56
0x3600	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+60
0x3604	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+64
0x3608	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+68
0x360C	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+72
0x3610	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+76
0x3614	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+80
0x3618	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+84
0x361C	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+88
0x3620	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+92
0x3624	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+96
0x3628	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+100
0x362C	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+104
0x3630	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+108
0x3634	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+112
0x3638	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+116
0x363C	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+120
0x3640	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+124
0x3644	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+128
0x3648	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+132
0x364C	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+136
0x3650	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+140
0x3654	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+144
0x3658	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+148
0x365C	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+152
0x3660	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+156
0x3664	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+160
0x3668	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+164
0x366C	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+168
0x3670	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+172
0x3674	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+176
0x3678	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+180
0x367C	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+184
0x3680	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+188
0x3684	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+192
0x3688	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+196
0x368C	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+200
0x3690	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+204
0x3694	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+208
0x3698	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+212
0x369C	0x00000002 ;__GPIO_MODULE_UART7_C45_AHB+216
; end of __GPIO_MODULE_UART7_C45_AHB
;__Lib_GPIO_6_Defs.c,189 :: __GPIO_MODULE_I2C0_B23_AHB [220]
0x36A0	0x40059000 ;__GPIO_MODULE_I2C0_B23_AHB+0
0x36A4	0x05400004 ;__GPIO_MODULE_I2C0_B23_AHB+4
0x36A8	0x00000002 ;__GPIO_MODULE_I2C0_B23_AHB+8
0x36AC	0x40059000 ;__GPIO_MODULE_I2C0_B23_AHB+12
0x36B0	0x05080008 ;__GPIO_MODULE_I2C0_B23_AHB+16
0x36B4	0x00000002 ;__GPIO_MODULE_I2C0_B23_AHB+20
0x36B8	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+24
0x36BC	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+28
0x36C0	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+32
0x36C4	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+36
0x36C8	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+40
0x36CC	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+44
0x36D0	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+48
0x36D4	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+52
0x36D8	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+56
0x36DC	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+60
0x36E0	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+64
0x36E4	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+68
0x36E8	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+72
0x36EC	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+76
0x36F0	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+80
0x36F4	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+84
0x36F8	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+88
0x36FC	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+92
0x3700	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+96
0x3704	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+100
0x3708	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+104
0x370C	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+108
0x3710	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+112
0x3714	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+116
0x3718	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+120
0x371C	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+124
0x3720	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+128
0x3724	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+132
0x3728	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+136
0x372C	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+140
0x3730	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+144
0x3734	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+148
0x3738	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+152
0x373C	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+156
0x3740	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+160
0x3744	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+164
0x3748	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+168
0x374C	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+172
0x3750	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+176
0x3754	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+180
0x3758	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+184
0x375C	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+188
0x3760	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+192
0x3764	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+196
0x3768	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+200
0x376C	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+204
0x3770	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+208
0x3774	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+212
0x3778	0x00000002 ;__GPIO_MODULE_I2C0_B23_AHB+216
; end of __GPIO_MODULE_I2C0_B23_AHB
;easymx_v7_TM4C129XNCZAD.c,47 :: __MIKROBUS1_GPIO [96]
0x377C	0x00000269 ;__MIKROBUS1_GPIO+0
0x3780	0x0000025D ;__MIKROBUS1_GPIO+4
0x3784	0x00000251 ;__MIKROBUS1_GPIO+8
0x3788	0x0000028D ;__MIKROBUS1_GPIO+12
0x378C	0x00000281 ;__MIKROBUS1_GPIO+16
0x3790	0x00000275 ;__MIKROBUS1_GPIO+20
0x3794	0x00000221 ;__MIKROBUS1_GPIO+24
0x3798	0x00000215 ;__MIKROBUS1_GPIO+28
0x379C	0x00000209 ;__MIKROBUS1_GPIO+32
0x37A0	0x00000245 ;__MIKROBUS1_GPIO+36
0x37A4	0x00000239 ;__MIKROBUS1_GPIO+40
0x37A8	0x0000022D ;__MIKROBUS1_GPIO+44
0x37AC	0xFFFFFFFF ;__MIKROBUS1_GPIO+48
0x37B0	0xFFFFFFFF ;__MIKROBUS1_GPIO+52
0x37B4	0xFFFFFFFF ;__MIKROBUS1_GPIO+56
0x37B8	0xFFFFFFFF ;__MIKROBUS1_GPIO+60
0x37BC	0xFFFFFFFF ;__MIKROBUS1_GPIO+64
0x37C0	0xFFFFFFFF ;__MIKROBUS1_GPIO+68
0x37C4	0xFFFFFFFF ;__MIKROBUS1_GPIO+72
0x37C8	0xFFFFFFFF ;__MIKROBUS1_GPIO+76
0x37CC	0xFFFFFFFF ;__MIKROBUS1_GPIO+80
0x37D0	0xFFFFFFFF ;__MIKROBUS1_GPIO+84
0x37D4	0xFFFFFFFF ;__MIKROBUS1_GPIO+88
0x37D8	0xFFFFFFFF ;__MIKROBUS1_GPIO+92
; end of __MIKROBUS1_GPIO
;__irthermo3_driver.c,0 :: ?ICS_EmissivityFactor [4]
0x37DC	0x3F800000 ;?ICS_EmissivityFactor+0
; end of ?ICS_EmissivityFactor
;__irthermo3_driver.c,0 :: ?ICS_TOdut [4]
0x37E0	0x41C80000 ;?ICS_TOdut+0
; end of ?ICS_TOdut
;__irthermo3_driver.c,0 :: ?ICS_TO0 [4]
0x37E4	0x41C80000 ;?ICS_TO0+0
; end of ?ICS_TO0
;__irthermo3_driver.c,0 :: ?ICS_TA0 [4]
0x37E8	0x41C80000 ;?ICS_TA0+0
; end of ?ICS_TA0
;__Lib_Conversions.c,0 :: ?ICS?lstr4___Lib_Conversions [4]
0x37EC	0x004E614E ;?ICS?lstr4___Lib_Conversions+0
; end of ?ICS?lstr4___Lib_Conversions
;__Lib_Conversions.c,0 :: ?ICS?lstr6___Lib_Conversions [4]
0x37F0	0x00464E49 ;?ICS?lstr6___Lib_Conversions+0
; end of ?ICS?lstr6___Lib_Conversions
;__Lib_I2C_09.c,0 :: ?ICS__Lib_I2C_09__I2C0_TIMEOUT [4]
0x37F4	0x00000000 ;?ICS__Lib_I2C_09__I2C0_TIMEOUT+0
; end of ?ICS__Lib_I2C_09__I2C0_TIMEOUT
;__Lib_I2C_09.c,0 :: ?ICS__Lib_I2C_09__I2C1_TIMEOUT [4]
0x37F8	0x00000000 ;?ICS__Lib_I2C_09__I2C1_TIMEOUT+0
; end of ?ICS__Lib_I2C_09__I2C1_TIMEOUT
;__Lib_I2C_09.c,0 :: ?ICS__Lib_I2C_09__I2C2_TIMEOUT [4]
0x37FC	0x00000000 ;?ICS__Lib_I2C_09__I2C2_TIMEOUT+0
; end of ?ICS__Lib_I2C_09__I2C2_TIMEOUT
;__Lib_I2C_09.c,0 :: ?ICS__Lib_I2C_09__I2C3_TIMEOUT [4]
0x3800	0x00000000 ;?ICS__Lib_I2C_09__I2C3_TIMEOUT+0
; end of ?ICS__Lib_I2C_09__I2C3_TIMEOUT
;__Lib_I2C_09.c,0 :: ?ICS__Lib_I2C_09__I2C4_TIMEOUT [4]
0x3804	0x00000000 ;?ICS__Lib_I2C_09__I2C4_TIMEOUT+0
; end of ?ICS__Lib_I2C_09__I2C4_TIMEOUT
;__Lib_I2C_09.c,0 :: ?ICS__Lib_I2C_09__I2C5_TIMEOUT [4]
0x3808	0x00000000 ;?ICS__Lib_I2C_09__I2C5_TIMEOUT+0
; end of ?ICS__Lib_I2C_09__I2C5_TIMEOUT
;__Lib_I2C_09.c,0 :: ?ICS__Lib_I2C_09__I2C6_TIMEOUT [4]
0x380C	0x00000000 ;?ICS__Lib_I2C_09__I2C6_TIMEOUT+0
; end of ?ICS__Lib_I2C_09__I2C6_TIMEOUT
;__Lib_I2C_09.c,0 :: ?ICS__Lib_I2C_09__I2C7_TIMEOUT [4]
0x3810	0x00000000 ;?ICS__Lib_I2C_09__I2C7_TIMEOUT+0
; end of ?ICS__Lib_I2C_09__I2C7_TIMEOUT
;__Lib_I2C_09.c,0 :: ?ICS__Lib_I2C_09__I2C8_TIMEOUT [4]
0x3814	0x00000000 ;?ICS__Lib_I2C_09__I2C8_TIMEOUT+0
; end of ?ICS__Lib_I2C_09__I2C8_TIMEOUT
;__Lib_I2C_09.c,0 :: ?ICS__Lib_I2C_09__I2C9_TIMEOUT [4]
0x3818	0x00000000 ;?ICS__Lib_I2C_09__I2C9_TIMEOUT+0
; end of ?ICS__Lib_I2C_09__I2C9_TIMEOUT
;,0 :: _initBlock_21 [49]
; Containing: ?ICSapplicationTask_tempA_L0 [25]
;             ?ICSapplicationTask_tempO_L0 [24]
0x381C	0x49424D41 ;_initBlock_21+0 : ?ICSapplicationTask_tempA_L0 at 0x381C
0x3820	0x20544E45 ;_initBlock_21+4
0x3824	0x504D4554 ;_initBlock_21+8
0x3828	0x54415245 ;_initBlock_21+12
0x382C	0x20455255 ;_initBlock_21+16
0x3830	0x203A5349 ;_initBlock_21+20
0x3834	0x4A424F00 ;_initBlock_21+24 : ?ICSapplicationTask_tempO_L0 at 0x3835
0x3838	0x20544345 ;_initBlock_21+28
0x383C	0x504D4554 ;_initBlock_21+32
0x3840	0x54415245 ;_initBlock_21+36
0x3844	0x20455255 ;_initBlock_21+40
0x3848	0x203A5349 ;_initBlock_21+44
0x384C	0x00 ;_initBlock_21+48
; end of _initBlock_21
;__Lib_CMath.c,329 :: exp_coeff_L0 [40]
0x3850	0x3F800000 ;exp_coeff_L0+0
0x3854	0x3F317218 ;exp_coeff_L0+4
0x3858	0x3E75FDF0 ;exp_coeff_L0+8
0x385C	0x3D635847 ;exp_coeff_L0+12
0x3860	0x3C1D9558 ;exp_coeff_L0+16
0x3864	0x3AAEC482 ;exp_coeff_L0+20
0x3868	0x392178A8 ;exp_coeff_L0+24
0x386C	0x378093EF ;exp_coeff_L0+28
0x3870	0x35A792A0 ;exp_coeff_L0+32
0x3874	0x34155646 ;exp_coeff_L0+36
; end of exp_coeff_L0
;__Lib_CMath.c,367 :: log_coeff_L0 [36]
0x3878	0x2EDBE6FF ;log_coeff_L0+0
0x387C	0x3F7FFFC4 ;log_coeff_L0+4
0x3880	0xBEFFEF80 ;log_coeff_L0+8
0x3884	0x3EA9E190 ;log_coeff_L0+12
0x3888	0xBE7682EC ;log_coeff_L0+16
0x388C	0x3E2BAD82 ;log_coeff_L0+20
0x3890	0xBDC33C0E ;log_coeff_L0+24
0x3894	0x3D13D187 ;log_coeff_L0+28
0x3898	0xBBD37841 ;log_coeff_L0+32
; end of log_coeff_L0
;easymx_v7_TM4C129XNCZAD.c,15 :: __MIKROBUS1_I2C [12]
0x389C	0x00000C29 ;__MIKROBUS1_I2C+0
0x38A0	0x00000B65 ;__MIKROBUS1_I2C+4
0x38A4	0x00000ADD ;__MIKROBUS1_I2C+8
; end of __MIKROBUS1_I2C
;Click_IrThermo_3_TIVA.c,3 :: __IRTHERMO3_I2C_CFG [4]
0x38A8	0x000186A0 ;__IRTHERMO3_I2C_CFG+0
; end of __IRTHERMO3_I2C_CFG
;,0 :: _initBlock_26 [3]
; Containing: ?ICS__irthermo3_driver_startF [1]
;             ?ICS?lstr5___Lib_Conversions [2]
0x38AC	0x003000 ;_initBlock_26+0 : ?ICS__irthermo3_driver_startF at 0x38AC : ?ICS?lstr5___Lib_Conversions at 0x38AD
; end of _initBlock_26
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0208      [12]    easymx_v7_TM4C129XNCZAD__setRX_1
0x0214      [12]    easymx_v7_TM4C129XNCZAD__setINT_1
0x0220      [12]    easymx_v7_TM4C129XNCZAD__setPWM_1
0x022C      [12]    easymx_v7_TM4C129XNCZAD__setSDA_1
0x0238      [12]    easymx_v7_TM4C129XNCZAD__setSCL_1
0x0244      [12]    easymx_v7_TM4C129XNCZAD__setTX_1
0x0250      [12]    easymx_v7_TM4C129XNCZAD__setCS_1
0x025C      [12]    easymx_v7_TM4C129XNCZAD__setRST_1
0x0268      [12]    easymx_v7_TM4C129XNCZAD__setAN_1
0x0274      [12]    easymx_v7_TM4C129XNCZAD__setMOSI_1
0x0280      [12]    easymx_v7_TM4C129XNCZAD__setMISO_1
0x028C      [12]    easymx_v7_TM4C129XNCZAD__setSCK_1
0x0298      [12]    easymx_v7_TM4C129XNCZAD__setAN_2
0x02A4      [12]    easymx_v7_TM4C129XNCZAD__setTX_2
0x02B0      [12]    easymx_v7_TM4C129XNCZAD__setRX_2
0x02BC      [12]    easymx_v7_TM4C129XNCZAD__setINT_2
0x02C8      [24]    _Delay_1us
0x02E0      [12]    easymx_v7_TM4C129XNCZAD__setSDA_2
0x02EC      [12]    easymx_v7_TM4C129XNCZAD__setSCL_2
0x02F8      [12]    easymx_v7_TM4C129XNCZAD__setSCK_2
0x0304      [12]    easymx_v7_TM4C129XNCZAD__setCS_2
0x0310      [12]    easymx_v7_TM4C129XNCZAD__setRST_2
0x031C      [12]    easymx_v7_TM4C129XNCZAD__setPWM_2
0x0328      [12]    easymx_v7_TM4C129XNCZAD__setMOSI_2
0x0334      [12]    easymx_v7_TM4C129XNCZAD__setMISO_2
0x0340      [16]    __Lib_I2C_09_I2Cx_Master_Slave_Addr_Set
0x0350     [516]    __Lib_I2C_09_I2Cx_Read
0x0554     [504]    __Lib_I2C_09_I2Cx_Write
0x074C      [28]    _I2C6_Write
0x0768      [28]    _I2C7_Write
0x0784      [28]    _I2C8_Write
0x07A0      [28]    _I2C5_Write
0x07BC      [28]    _I2C1_Write
0x07D8     [492]    _GPIO_Clk_Enable
0x09C4      [28]    _I2C2_Write
0x09E0      [28]    _I2C4_Write
0x09FC      [28]    _I2C3_Write
0x0A18      [28]    _I2C9_Write
0x0A34      [28]    _I2C6_Read
0x0A50      [28]    _I2C5_Read
0x0A6C      [28]    _I2C7_Read
0x0A88      [28]    _I2C9_Read
0x0AA4      [28]    _I2C8_Read
0x0AC0      [28]    _I2C4_Read
0x0ADC      [28]    _I2C0_Read
0x0AF8      [24]    _Delay_1ms
0x0B10      [28]    _I2C1_Read
0x0B2C      [28]    _I2C3_Read
0x0B48      [28]    _I2C2_Read
0x0B64      [28]    _I2C0_Write
0x0B80      [28]    _I2C6_Master_Slave_Addr_Set
0x0B9C      [28]    _I2C5_Master_Slave_Addr_Set
0x0BB8      [28]    _I2C8_Master_Slave_Addr_Set
0x0BD4      [28]    _I2C7_Master_Slave_Addr_Set
0x0BF0      [28]    _I2C4_Master_Slave_Addr_Set
0x0C0C      [28]    _I2C1_Master_Slave_Addr_Set
0x0C28      [28]    _I2C0_Master_Slave_Addr_Set
0x0C44      [28]    _I2C3_Master_Slave_Addr_Set
0x0C60      [28]    _I2C2_Master_Slave_Addr_Set
0x0C7C      [28]    _I2C9_Master_Slave_Addr_Set
0x0C98     [292]    __irthermo3_driver_hal_i2cRead
0x0DBC    [1408]    _GPIO_Config
0x133C      [20]    __irthermo3_driver_hal_i2cStart
0x1350     [304]    __irthermo3_driver_hal_i2cWrite
0x1480     [146]    _GPIO_Alternate_Function_Enable
0x1514     [104]    _readEEPROM16
0x157C      [12]    _Get_Fosc_kHz
0x1588      [36]    __Lib_UART_07_UART2_Enable
0x15AC      [22]    _getStatus
0x15C4      [36]    __Lib_UART_07_UART2_Disable
0x15E8      [36]    __Lib_UART_07_UART7_Enable
0x160C      [36]    __Lib_UART_07_UART7_Disable
0x1630      [36]    __Lib_UART_07_UART5_Enable
0x1654    [1016]    __Lib_I2C_09_I2Cx_Init_Advanced
0x1A4C      [42]    _frexp
0x1A78      [36]    __Lib_UART_07_UART5_Disable
0x1A9C      [64]    __Lib_CMath_eval_poly
0x1ADC     [126]    _floor
0x1B5C      [96]    _ldexp
0x1BBC      [28]    _UART0_Write
0x1BD8      [24]    _newDataAvailable
0x1BF0     [116]    _log
0x1C64     [104]    _writeEEPROM16
0x1CCC      [24]    _eepromBusy
0x1CE4     [244]    _exp
0x1DD8      [28]    _UART3_Write
0x1DF4      [28]    _UART5_Write
0x1E10      [28]    _UART7_Write
0x1E2C      [28]    _UART6_Write
0x1E48      [28]    _I2C0_Init_Advanced
0x1E64      [28]    _UART2_Write
0x1E80     [200]    _UART5_Init
0x1F48     [200]    _UART2_Init
0x2010     [200]    _UART7_Init
0x20D8      [28]    _UART1_Write
0x20F4      [28]    _UART4_Write
0x2110     [134]    __Compare_DP
0x2198      [40]    _strcpy
0x21C0      [32]    easymx_v7_TM4C129XNCZAD__log_write
0x21E0     [262]    __Mul_DP
0x22E8      [28]    _getCycle
0x2304      [60]    _waitForNewData
0x2340      [32]    _getMode
0x2360      [36]    _setSOCbit
0x2384      [34]    _clearDataAvailable
0x23A8       [2]    __irthermo3_driver_hal_gpioMap
0x23AC      [40]    __irthermo3_driver_hal_i2cMap
0x23D4      [32]    easymx_v7_TM4C129XNCZAD__i2cInit_2
0x23F4      [32]    easymx_v7_TM4C129XNCZAD__i2cInit_1
0x2414      [36]    easymx_v7_TM4C129XNCZAD__log_init1
0x2438      [36]    easymx_v7_TM4C129XNCZAD__log_init2
0x245C      [60]    _waitForEEPROM
0x2498     [120]    _readEEPROM32
0x2510      [56]    _irthermo3_setMode
0x2548     [166]    _pow
0x25F0      [36]    easymx_v7_TM4C129XNCZAD__log_initUartA
0x2614      [36]    easymx_v7_TM4C129XNCZAD__log_initUartB
0x2638      [70]    _mikrobus_logInit
0x2680      [64]    __FloatToLongDouble
0x26C0     [812]    _LongDoubleToStr
0x29EC      [46]    _mikrobus_i2cInit
0x2A1C      [36]    _irthermo3_i2cDriverInit
0x2A40     [228]    _irthermo3_getAmbientTemperature
0x2B24     [112]    _mikrobus_logWrite
0x2B94     [656]    _irthermo3_getObjectTemperature
0x2E24     [700]    _irthermo3_init
0x30E0      [24]    _Delay_10ms
0x30F8      [64]    _applicationInit
0x3138     [172]    _applicationTask
0x31E4      [20]    ___CC2DW
0x31F8      [60]    _systemInit
0x3234      [58]    ___FillZeros
0x3270       [8]    ___GenExcept
0x3278      [42]    ___EnableFPU
0x32A4      [20]    __Lib_System_TIVA_InitialSetUpFosc
0x32B8     [304]    __Lib_System_TIVA_InitialSetUpRCCRCC2
0x33E8      [36]    _main
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [4]    FARG_log10_x
0x0000       [4]    FARG_sqrt_x
0x0000       [4]    FARG_atan_f
0x0000       [4]    FARG_pow_x
0x0000       [4]    FARG_floor_x
0x0000       [4]    FARG_ldexp_value
0x0000       [4]    FARG_exp_x
0x0000       [4]    FARG_tan_x
0x0000       [8]    FARG_LongDoubleToStr_dnum
0x0000       [4]    FARG_FloatToStr_fnum
0x0000       [4]    FARG_log_x
0x0000       [4]    FARG___Lib_CMath_eval_poly_x
0x0000       [4]    FARG_tanh_x
0x0000       [4]    FARG_ceil_x
0x0000       [4]    FARG_frexp_value
0x0000       [4]    FARG_sinh_x
0x0000       [4]    FARG_fabs_d
0x0000       [4]    FARG_cosh_x
0x0000       [4]    FARG_acos_x
0x0000       [4]    FARG_asin_x
0x0000       [4]    FARG_irthermo3_setEmissivityFactor_newFactor
0x0000       [4]    FARG_atan2_y
0x0000       [4]    FARG_sin_f
0x0000       [4]    FARG_cos_f
0x0000       [4]    FARG_modf_val
0x0004       [4]    FARG_atan2_x
0x0004       [4]    FARG_pow_y
0x20000000       [1]    __irthermo3_driver_startF
0x20000001       [2]    ?lstr5___Lib_Conversions
0x20000003       [1]    __irthermo3_driver__slaveAddress
0x20000004       [4]    _EmissivityFactor
0x20000008       [4]    _TOdut
0x2000000C       [4]    _TO0
0x20000010       [4]    _TA0
0x20000014       [4]    ?lstr4___Lib_Conversions
0x20000018       [4]    ?lstr6___Lib_Conversions
0x2000001C       [4]    __Lib_I2C_09__I2C0_TIMEOUT
0x20000020       [4]    __Lib_I2C_09__I2C1_TIMEOUT
0x20000024       [4]    __Lib_I2C_09__I2C2_TIMEOUT
0x20000028       [4]    __Lib_I2C_09__I2C3_TIMEOUT
0x2000002C       [4]    __Lib_I2C_09__I2C4_TIMEOUT
0x20000030       [4]    __Lib_I2C_09__I2C5_TIMEOUT
0x20000034       [4]    __Lib_I2C_09__I2C6_TIMEOUT
0x20000038       [4]    __Lib_I2C_09__I2C7_TIMEOUT
0x2000003C       [4]    __Lib_I2C_09__I2C8_TIMEOUT
0x20000040       [4]    __Lib_I2C_09__I2C9_TIMEOUT
0x20000044       [4]    _logger
0x20000048       [4]    _Gb
0x2000004C       [4]    _P_O
0x20000050       [4]    _P_R
0x20000054       [4]    _P_G
0x20000058       [4]    _P_T
0x2000005C       [4]    __irthermo3_driver_fp_i2cStart
0x20000060       [4]    __irthermo3_driver_fp_i2cWrite
0x20000064       [4]    __irthermo3_driver_fp_i2cRead
0x20000068       [4]    _Ea
0x2000006C       [4]    _Eb
0x20000070       [4]    _Fa
0x20000074       [4]    _Fb
0x20000078       [4]    _Ga
0x2000007C       [4]    _Ka
0x20000080       [4]    _Ha
0x20000084       [4]    _Hb
0x20000088       [4]    ___System_CLOCK_IN_KHZ
0x2000008C       [4]    _I2C0_Timeout_Ptr
0x20000090       [4]    _I2C1_Timeout_Ptr
0x20000094       [4]    _I2C2_Timeout_Ptr
0x20000098       [4]    _I2C3_Timeout_Ptr
0x2000009C       [4]    _I2C4_Timeout_Ptr
0x200000A0       [4]    _I2C5_Timeout_Ptr
0x200000A4       [4]    _I2C6_Timeout_Ptr
0x200000A8       [4]    _I2C7_Timeout_Ptr
0x200000AC       [4]    _I2C8_Timeout_Ptr
0x200000B0       [4]    _I2C9_Timeout_Ptr
0x200000B4       [4]    _I2C_Enable_Ptr
0x200000B8       [4]    _I2C_Master_Slave_Addr_Set_Ptr
0x200000BC       [4]    _I2C_Write_Ptr
0x200000C0       [4]    _I2C_Read_Ptr
0x200000C4       [4]    _I2C_Disable_Ptr
0x200000C8       [4]    _UART_Wr_Ptr
0x200000CC       [4]    _UART_Rd_Ptr
0x200000D0       [4]    _UART_Rdy_Ptr
0x200000D4       [4]    _UART_Tx_Idle_Ptr
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x340C     [220]    __GPIO_MODULE_UART5_H67_AHB
0x34E8     [220]    __GPIO_MODULE_UART2_D45_AHB
0x35C4     [220]    __GPIO_MODULE_UART7_C45_AHB
0x36A0     [220]    __GPIO_MODULE_I2C0_B23_AHB
0x377C      [96]    __MIKROBUS1_GPIO
0x37DC       [4]    ?ICS_EmissivityFactor
0x37E0       [4]    ?ICS_TOdut
0x37E4       [4]    ?ICS_TO0
0x37E8       [4]    ?ICS_TA0
0x37EC       [4]    ?ICS?lstr4___Lib_Conversions
0x37F0       [4]    ?ICS?lstr6___Lib_Conversions
0x37F4       [4]    ?ICS__Lib_I2C_09__I2C0_TIMEOUT
0x37F8       [4]    ?ICS__Lib_I2C_09__I2C1_TIMEOUT
0x37FC       [4]    ?ICS__Lib_I2C_09__I2C2_TIMEOUT
0x3800       [4]    ?ICS__Lib_I2C_09__I2C3_TIMEOUT
0x3804       [4]    ?ICS__Lib_I2C_09__I2C4_TIMEOUT
0x3808       [4]    ?ICS__Lib_I2C_09__I2C5_TIMEOUT
0x380C       [4]    ?ICS__Lib_I2C_09__I2C6_TIMEOUT
0x3810       [4]    ?ICS__Lib_I2C_09__I2C7_TIMEOUT
0x3814       [4]    ?ICS__Lib_I2C_09__I2C8_TIMEOUT
0x3818       [4]    ?ICS__Lib_I2C_09__I2C9_TIMEOUT
0x381C      [25]    ?ICSapplicationTask_tempA_L0
0x3835      [24]    ?ICSapplicationTask_tempO_L0
0x3850      [40]    exp_coeff_L0
0x3878      [36]    log_coeff_L0
0x389C      [12]    __MIKROBUS1_I2C
0x38A8       [4]    __IRTHERMO3_I2C_CFG
0x38AC       [1]    ?ICS__irthermo3_driver_startF
0x38AD       [2]    ?ICS?lstr5___Lib_Conversions
