<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>PDS-PROJECT: arch Architecture Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">PDS-PROJECT
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="classscore__v.html">score_v</a></li><li class="navelem"><a class="el" href="classscore__v_1_1arch.html">arch</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#Components">Components</a> &#124;
<a href="#Instantiations">Instantiations</a> &#124;
<a href="#Signals">Signals</a>  </div>
  <div class="headertitle"><div class="title">arch Architecture Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Architecture arch for top-level SCore-V CPU.  
 <a href="classscore__v_1_1arch.html#details">More...</a></p>
<b>Architecture &gt;&gt; </b><a class="el" href="classscore__v_1_1arch.html">arch</a><br />
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Components" name="Components"></a>
Components</h2></td></tr>
 <tr class="memitem:ac5320993e7995e865996ad9f239e2cfa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classscore__v_1_1arch.html#ac5320993e7995e865996ad9f239e2cfa">pc</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="classpc.html">&lt;Entity pc&gt; </a></em></td></tr>
<tr class="memdesc:ac5320993e7995e865996ad9f239e2cfa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Program Counter (PC) module.  <a href="#ac5320993e7995e865996ad9f239e2cfa"></a><br /></td></tr>
<tr class="memitem:a60820212aa8ec9b4b36deea93d4b4556"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classscore__v_1_1arch.html#a60820212aa8ec9b4b36deea93d4b4556">pc_next_instruction</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="classpc__next__instruction.html">&lt;Entity pc_next_instruction&gt; </a></em></td></tr>
<tr class="memdesc:a60820212aa8ec9b4b36deea93d4b4556"><td class="mdescLeft">&#160;</td><td class="mdescRight">Next sequential PC calculation.  <a href="#a60820212aa8ec9b4b36deea93d4b4556"></a><br /></td></tr>
<tr class="memitem:ad66c4a131e4d6b27190696c497f40f16"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classscore__v_1_1arch.html#ad66c4a131e4d6b27190696c497f40f16">instruction_decoder</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="classinstruction__decoder.html">&lt;Entity instruction_decoder&gt; </a></em></td></tr>
<tr class="memdesc:ad66c4a131e4d6b27190696c497f40f16"><td class="mdescLeft">&#160;</td><td class="mdescRight">Instruction decoder.  <a href="#ad66c4a131e4d6b27190696c497f40f16"></a><br /></td></tr>
<tr class="memitem:ae1baa9f42256960b9f5b2161a808a3ac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classscore__v_1_1arch.html#ae1baa9f42256960b9f5b2161a808a3ac">control</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="classcontrol.html">&lt;Entity control&gt; </a></em></td></tr>
<tr class="memdesc:ae1baa9f42256960b9f5b2161a808a3ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control unit.  <a href="#ae1baa9f42256960b9f5b2161a808a3ac"></a><br /></td></tr>
<tr class="memitem:aba21fcecf90edab9d46ae20839860ae9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classscore__v_1_1arch.html#aba21fcecf90edab9d46ae20839860ae9">imm_gen</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="classimm__gen.html">&lt;Entity imm_gen&gt; </a></em></td></tr>
<tr class="memdesc:aba21fcecf90edab9d46ae20839860ae9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Immediate Generator.  <a href="#aba21fcecf90edab9d46ae20839860ae9"></a><br /></td></tr>
<tr class="memitem:a922b65c2f402510925eecdaf8e0dcb73"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classscore__v_1_1arch.html#a922b65c2f402510925eecdaf8e0dcb73">alu_operand_b_mux</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="classalu__operand__b__mux.html">&lt;Entity alu_operand_b_mux&gt; </a></em></td></tr>
<tr class="memdesc:a922b65c2f402510925eecdaf8e0dcb73"><td class="mdescLeft">&#160;</td><td class="mdescRight">Od instr[31:25].  <a href="#a922b65c2f402510925eecdaf8e0dcb73"></a><br /></td></tr>
<tr class="memitem:a6f218193b576fa04a98224038f955d49"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classscore__v_1_1arch.html#a6f218193b576fa04a98224038f955d49">load_store_unit</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="classload__store__unit.html">&lt;Entity load_store_unit&gt; </a></em></td></tr>
<tr class="memdesc:a6f218193b576fa04a98224038f955d49"><td class="mdescLeft">&#160;</td><td class="mdescRight">ALU Operand B Multiplexer.  <a href="#a6f218193b576fa04a98224038f955d49"></a><br /></td></tr>
<tr class="memitem:ac9b4345234cb343d186be42d8c2d55d9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classscore__v_1_1arch.html#ac9b4345234cb343d186be42d8c2d55d9">wb_mux</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="classwb__mux.html">&lt;Entity wb_mux&gt; </a></em></td></tr>
<tr class="memdesc:ac9b4345234cb343d186be42d8c2d55d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Load Store Unit.  <a href="#ac9b4345234cb343d186be42d8c2d55d9"></a><br /></td></tr>
<tr class="memitem:ad2c653f0e637ddfbcf83b2efe8e40556"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classscore__v_1_1arch.html#ad2c653f0e637ddfbcf83b2efe8e40556">reg_file</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="classreg__file.html">&lt;Entity reg_file&gt; </a></em></td></tr>
<tr class="memdesc:ad2c653f0e637ddfbcf83b2efe8e40556"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write-Back Multiplexer.  <a href="#ad2c653f0e637ddfbcf83b2efe8e40556"></a><br /></td></tr>
<tr class="memitem:a205ce47b385f0dede25ae06417988605"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classscore__v_1_1arch.html#a205ce47b385f0dede25ae06417988605">alu</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="classalu.html">&lt;Entity alu&gt; </a></em></td></tr>
<tr class="memdesc:a205ce47b385f0dede25ae06417988605"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register file.  <a href="#a205ce47b385f0dede25ae06417988605"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Signals" name="Signals"></a>
Signals</h2></td></tr>
 <tr class="memitem:a328284cd6754d7c3b42f0f3cfbb5d9a9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classscore__v_1_1arch.html#a328284cd6754d7c3b42f0f3cfbb5d9a9">pc_sig</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a328284cd6754d7c3b42f0f3cfbb5d9a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal PC signals Current PC.  <a href="#a328284cd6754d7c3b42f0f3cfbb5d9a9"></a><br /></td></tr>
<tr class="memitem:a8cad814ff0e9a3c737ef1ad317d71094"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classscore__v_1_1arch.html#a8cad814ff0e9a3c737ef1ad317d71094">pc_next_sig</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a8cad814ff0e9a3c737ef1ad317d71094"><td class="mdescLeft">&#160;</td><td class="mdescRight">Next sequential PC.  <a href="#a8cad814ff0e9a3c737ef1ad317d71094"></a><br /></td></tr>
<tr class="memitem:ac8b2b6e26ca6ab2685888526237d1dc6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classscore__v_1_1arch.html#ac8b2b6e26ca6ab2685888526237d1dc6">instr_sig</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">t_instruction_rec</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ac8b2b6e26ca6ab2685888526237d1dc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Instruction and decoding signals Fetched instruction.  <a href="#ac8b2b6e26ca6ab2685888526237d1dc6"></a><br /></td></tr>
<tr class="memitem:aeb6454c269613639c7bb21b51e7cc0b4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classscore__v_1_1arch.html#aeb6454c269613639c7bb21b51e7cc0b4">opcode_sig</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">6</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:aeb6454c269613639c7bb21b51e7cc0b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Decoded opcode.  <a href="#aeb6454c269613639c7bb21b51e7cc0b4"></a><br /></td></tr>
<tr class="memitem:a6cc8f0f12a4fe59fd990014602bd2e37"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classscore__v_1_1arch.html#a6cc8f0f12a4fe59fd990014602bd2e37">rd_sig</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a6cc8f0f12a4fe59fd990014602bd2e37"><td class="mdescLeft">&#160;</td><td class="mdescRight">Decoded destination register.  <a href="#a6cc8f0f12a4fe59fd990014602bd2e37"></a><br /></td></tr>
<tr class="memitem:a735b435e88a2a703106fbfe1edfa0606"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classscore__v_1_1arch.html#a735b435e88a2a703106fbfe1edfa0606">rs1_sig</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a735b435e88a2a703106fbfe1edfa0606"><td class="mdescLeft">&#160;</td><td class="mdescRight">Decoded source register 1.  <a href="#a735b435e88a2a703106fbfe1edfa0606"></a><br /></td></tr>
<tr class="memitem:a391b99a9d11429b0fcf1ed0ff2b4277c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classscore__v_1_1arch.html#a391b99a9d11429b0fcf1ed0ff2b4277c">rs2_sig</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a391b99a9d11429b0fcf1ed0ff2b4277c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Decoded source register 2.  <a href="#a391b99a9d11429b0fcf1ed0ff2b4277c"></a><br /></td></tr>
<tr class="memitem:ae439159e3feb7a1a8de10c5d45860d00"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classscore__v_1_1arch.html#ae439159e3feb7a1a8de10c5d45860d00">funct3_sig</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ae439159e3feb7a1a8de10c5d45860d00"><td class="mdescLeft">&#160;</td><td class="mdescRight">Decoded funct3 field.  <a href="#ae439159e3feb7a1a8de10c5d45860d00"></a><br /></td></tr>
<tr class="memitem:a9815982a67a8f06d49e55e2577931879"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classscore__v_1_1arch.html#a9815982a67a8f06d49e55e2577931879">funct7_sig</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">6</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a9815982a67a8f06d49e55e2577931879"><td class="mdescLeft">&#160;</td><td class="mdescRight">Decoded funct7 field.  <a href="#a9815982a67a8f06d49e55e2577931879"></a><br /></td></tr>
<tr class="memitem:aa0a0d71a46f8110e6478555956142b79"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classscore__v_1_1arch.html#aa0a0d71a46f8110e6478555956142b79">imm_i_type_sig</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">11</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:aa0a0d71a46f8110e6478555956142b79"><td class="mdescLeft">&#160;</td><td class="mdescRight">Decoded imm_i_type field.  <a href="#aa0a0d71a46f8110e6478555956142b79"></a><br /></td></tr>
<tr class="memitem:a1d133a3522238a70064bdd3bd1dbbf1f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classscore__v_1_1arch.html#a1d133a3522238a70064bdd3bd1dbbf1f">imm_s_type_h_sig</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">6</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a1d133a3522238a70064bdd3bd1dbbf1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">instr[31:25]  <a href="#a1d133a3522238a70064bdd3bd1dbbf1f"></a><br /></td></tr>
<tr class="memitem:a3e1917e035cc74b611ab282f585cad77"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classscore__v_1_1arch.html#a3e1917e035cc74b611ab282f585cad77">imm_s_type_l_sig</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a3e1917e035cc74b611ab282f585cad77"><td class="mdescLeft">&#160;</td><td class="mdescRight">instr[11:7]  <a href="#a3e1917e035cc74b611ab282f585cad77"></a><br /></td></tr>
<tr class="memitem:a50a10e17e5c743538c8578682d23e02c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classscore__v_1_1arch.html#a50a10e17e5c743538c8578682d23e02c">rs1_data_sig</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a50a10e17e5c743538c8578682d23e02c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register file signals Data from source register 1.  <a href="#a50a10e17e5c743538c8578682d23e02c"></a><br /></td></tr>
<tr class="memitem:a1a231c547bf8ec05d1fd94590dcbf1fe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classscore__v_1_1arch.html#a1a231c547bf8ec05d1fd94590dcbf1fe">rs2_data_sig</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a1a231c547bf8ec05d1fd94590dcbf1fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data from source register 2.  <a href="#a1a231c547bf8ec05d1fd94590dcbf1fe"></a><br /></td></tr>
<tr class="memitem:a8011ff90ba4fa7d3cab62e6915c576fa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classscore__v_1_1arch.html#a8011ff90ba4fa7d3cab62e6915c576fa">alu_result_sig</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a8011ff90ba4fa7d3cab62e6915c576fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">ALU computation result.  <a href="#a8011ff90ba4fa7d3cab62e6915c576fa"></a><br /></td></tr>
<tr class="memitem:adfa1a43d1e027c83356e3dad5422645d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classscore__v_1_1arch.html#adfa1a43d1e027c83356e3dad5422645d">reg_we_sig</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:adfa1a43d1e027c83356e3dad5422645d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register write enable.  <a href="#adfa1a43d1e027c83356e3dad5422645d"></a><br /></td></tr>
<tr class="memitem:a916e108a40e006caded6e9b5e513eb6e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classscore__v_1_1arch.html#a916e108a40e006caded6e9b5e513eb6e">imm_sig</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a916e108a40e006caded6e9b5e513eb6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Datapath integration and control signals Immediate value output from the Immediate Generator.  <a href="#a916e108a40e006caded6e9b5e513eb6e"></a><br /></td></tr>
<tr class="memitem:a7b93416a506c0ed750606a9fafe93cc9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classscore__v_1_1arch.html#a7b93416a506c0ed750606a9fafe93cc9">alu_b_sig</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a7b93416a506c0ed750606a9fafe93cc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">ALU operand B input, selected between rs2_data and imm_sig.  <a href="#a7b93416a506c0ed750606a9fafe93cc9"></a><br /></td></tr>
<tr class="memitem:a3c7aadd7bf2de86b899b47124cac9c36"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classscore__v_1_1arch.html#a3c7aadd7bf2de86b899b47124cac9c36">imm_sel_sig</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a3c7aadd7bf2de86b899b47124cac9c36"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selection signal for Immediate Generator to define instruction format.  <a href="#a3c7aadd7bf2de86b899b47124cac9c36"></a><br /></td></tr>
<tr class="memitem:adc12c4283027a16afb5dc2739ed8935c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classscore__v_1_1arch.html#adc12c4283027a16afb5dc2739ed8935c">b_sel_sig</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:adc12c4283027a16afb5dc2739ed8935c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control signal for ALU operand B source selection.  <a href="#adc12c4283027a16afb5dc2739ed8935c"></a><br /></td></tr>
<tr class="memitem:a51eafa9e06501a48108433f9d683c52d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classscore__v_1_1arch.html#a51eafa9e06501a48108433f9d683c52d">alu_op_sig</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="classalu__pkg.html#a76b719c1be2d1a517adaef52546ffeca">t_alu_op</a></b> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a51eafa9e06501a48108433f9d683c52d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Operation selection signal for the ALU controller.  <a href="#a51eafa9e06501a48108433f9d683c52d"></a><br /></td></tr>
<tr class="memitem:a56a38eab7e55dd2e9376e90fa4f76418"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classscore__v_1_1arch.html#a56a38eab7e55dd2e9376e90fa4f76418">mem_data_sig</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a56a38eab7e55dd2e9376e90fa4f76418"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data memory and Write-back signals Data read from LSU.  <a href="#a56a38eab7e55dd2e9376e90fa4f76418"></a><br /></td></tr>
<tr class="memitem:a09e30face84ec9476cbfaa94d8db5d0c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classscore__v_1_1arch.html#a09e30face84ec9476cbfaa94d8db5d0c">final_wb_sig</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a09e30face84ec9476cbfaa94d8db5d0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data to be written back to RegFile.  <a href="#a09e30face84ec9476cbfaa94d8db5d0c"></a><br /></td></tr>
<tr class="memitem:a4b68c77982008e7f4267cef4dbcc4cfe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classscore__v_1_1arch.html#a4b68c77982008e7f4267cef4dbcc4cfe">mem_rw_sig</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a4b68c77982008e7f4267cef4dbcc4cfe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control signal for memory R/W.  <a href="#a4b68c77982008e7f4267cef4dbcc4cfe"></a><br /></td></tr>
<tr class="memitem:afa5ee607f3b546cf2d185cbbc33ae81b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classscore__v_1_1arch.html#afa5ee607f3b546cf2d185cbbc33ae81b">wb_select_sig</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:afa5ee607f3b546cf2d185cbbc33ae81b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control signal for WB Mux.  <a href="#afa5ee607f3b546cf2d185cbbc33ae81b"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Instantiations" name="Instantiations"></a>
Instantiations</h2></td></tr>
 <tr class="memitem:a1ad17bb4908a40f86fa6c9ca8dbe3c17"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classscore__v_1_1arch.html#a1ad17bb4908a40f86fa6c9ca8dbe3c17">u_pc</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>pc</b>  <em><a class="el" href="classpc.html">&lt;Entity pc&gt;</a></em></td></tr>
<tr class="memdesc:a1ad17bb4908a40f86fa6c9ca8dbe3c17"><td class="mdescLeft">&#160;</td><td class="mdescRight">Arithmetic Logic Unit (ALU)  <a href="#a1ad17bb4908a40f86fa6c9ca8dbe3c17"></a><br /></td></tr>
<tr class="memitem:af2cd987818bde50d8fd299718870c713"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classscore__v_1_1arch.html#af2cd987818bde50d8fd299718870c713">u_pc_next</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>pc_next_instruction</b>  <em><a class="el" href="classpc__next__instruction.html">&lt;Entity pc_next_instruction&gt;</a></em></td></tr>
<tr class="memdesc:af2cd987818bde50d8fd299718870c713"><td class="mdescLeft">&#160;</td><td class="mdescRight">Next PC computation.  <a href="#af2cd987818bde50d8fd299718870c713"></a><br /></td></tr>
<tr class="memitem:ad06b19328d3bf908945217cb1660ff1d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classscore__v_1_1arch.html#ad06b19328d3bf908945217cb1660ff1d">u_decoder</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>instruction_decoder</b>  <em><a class="el" href="classinstruction__decoder.html">&lt;Entity instruction_decoder&gt;</a></em></td></tr>
<tr class="memdesc:ad06b19328d3bf908945217cb1660ff1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Instruction decoder.  <a href="#ad06b19328d3bf908945217cb1660ff1d"></a><br /></td></tr>
<tr class="memitem:ad932f9770f4adec6e0a519f2de37d576"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classscore__v_1_1arch.html#ad932f9770f4adec6e0a519f2de37d576">u_control</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>control</b>  <em><a class="el" href="classcontrol.html">&lt;Entity control&gt;</a></em></td></tr>
<tr class="memdesc:ad932f9770f4adec6e0a519f2de37d576"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control unit instance.  <a href="#ad932f9770f4adec6e0a519f2de37d576"></a><br /></td></tr>
<tr class="memitem:ac19bc36e75acbcdf4e8a27a4a213878c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classscore__v_1_1arch.html#ac19bc36e75acbcdf4e8a27a4a213878c">u_imm_gen</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>imm_gen</b>  <em><a class="el" href="classimm__gen.html">&lt;Entity imm_gen&gt;</a></em></td></tr>
<tr class="memdesc:ac19bc36e75acbcdf4e8a27a4a213878c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Immediate Generator unit instance.  <a href="#ac19bc36e75acbcdf4e8a27a4a213878c"></a><br /></td></tr>
<tr class="memitem:ae9c05869427eeca9cac4829ffc29225e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classscore__v_1_1arch.html#ae9c05869427eeca9cac4829ffc29225e">u_regfile</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>reg_file</b>  <em><a class="el" href="classreg__file.html">&lt;Entity reg_file&gt;</a></em></td></tr>
<tr class="memdesc:ae9c05869427eeca9cac4829ffc29225e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register file.  <a href="#ae9c05869427eeca9cac4829ffc29225e"></a><br /></td></tr>
<tr class="memitem:acf3d55d18ae522d7d702af084528d2c3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classscore__v_1_1arch.html#acf3d55d18ae522d7d702af084528d2c3">u_alu_mux</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>alu_operand_b_mux</b>  <em><a class="el" href="classalu__operand__b__mux.html">&lt;Entity alu_operand_b_mux&gt;</a></em></td></tr>
<tr class="memdesc:acf3d55d18ae522d7d702af084528d2c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">ALU Operand B Multiplexer.  <a href="#acf3d55d18ae522d7d702af084528d2c3"></a><br /></td></tr>
<tr class="memitem:a92f2c87c36518831cda0f81486fa2288"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classscore__v_1_1arch.html#a92f2c87c36518831cda0f81486fa2288">u_alu</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>alu</b>  <em><a class="el" href="classalu.html">&lt;Entity alu&gt;</a></em></td></tr>
<tr class="memdesc:a92f2c87c36518831cda0f81486fa2288"><td class="mdescLeft">&#160;</td><td class="mdescRight">ALU.  <a href="#a92f2c87c36518831cda0f81486fa2288"></a><br /></td></tr>
<tr class="memitem:a197af345e1506ded60568c18d0d8edbf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classscore__v_1_1arch.html#a197af345e1506ded60568c18d0d8edbf">u_lsu</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>load_store_unit</b>  <em><a class="el" href="classload__store__unit.html">&lt;Entity load_store_unit&gt;</a></em></td></tr>
<tr class="memdesc:a197af345e1506ded60568c18d0d8edbf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Load Store Unit.  <a href="#a197af345e1506ded60568c18d0d8edbf"></a><br /></td></tr>
<tr class="memitem:ac4ac4c3ee1764554d360421c6897379e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classscore__v_1_1arch.html#ac4ac4c3ee1764554d360421c6897379e">u_wb_mux</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>wb_mux</b>  <em><a class="el" href="classwb__mux.html">&lt;Entity wb_mux&gt;</a></em></td></tr>
<tr class="memdesc:ac4ac4c3ee1764554d360421c6897379e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write-Back Multiplexer.  <a href="#ac4ac4c3ee1764554d360421c6897379e"></a><br /></td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >Architecture arch for top-level SCore-V CPU. </p>
<p >Instantiates and connects all CPU submodules: PC, PC next, instruction fetch, instruction decoder, control unit, register file, and ALU. Handles the ADD datapath for now. </p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="a205ce47b385f0dede25ae06417988605" name="a205ce47b385f0dede25ae06417988605"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a205ce47b385f0dede25ae06417988605">&#9670;&#160;</a></span>alu</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classscore__v_1_1arch.html#a205ce47b385f0dede25ae06417988605">alu</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Component</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Register file. </p>
<p >Contains CPU registers. Supports reading two source registers and writing to a destination register on write enable signal. </p>

</div>
</div>
<a id="a7b93416a506c0ed750606a9fafe93cc9" name="a7b93416a506c0ed750606a9fafe93cc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b93416a506c0ed750606a9fafe93cc9">&#9670;&#160;</a></span>alu_b_sig</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classscore__v_1_1arch.html#a7b93416a506c0ed750606a9fafe93cc9">alu_b_sig</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>ALU operand B input, selected between rs2_data and imm_sig. </p>

</div>
</div>
<a id="a51eafa9e06501a48108433f9d683c52d" name="a51eafa9e06501a48108433f9d683c52d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51eafa9e06501a48108433f9d683c52d">&#9670;&#160;</a></span>alu_op_sig</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classscore__v_1_1arch.html#a51eafa9e06501a48108433f9d683c52d">alu_op_sig</a> <b><b><a class="el" href="classalu__pkg.html#a76b719c1be2d1a517adaef52546ffeca">t_alu_op</a></b> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Operation selection signal for the ALU controller. </p>

</div>
</div>
<a id="a922b65c2f402510925eecdaf8e0dcb73" name="a922b65c2f402510925eecdaf8e0dcb73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a922b65c2f402510925eecdaf8e0dcb73">&#9670;&#160;</a></span>alu_operand_b_mux</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classscore__v_1_1arch.html#a922b65c2f402510925eecdaf8e0dcb73">alu_operand_b_mux</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Component</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Od instr[31:25]. </p>

</div>
</div>
<a id="a8011ff90ba4fa7d3cab62e6915c576fa" name="a8011ff90ba4fa7d3cab62e6915c576fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8011ff90ba4fa7d3cab62e6915c576fa">&#9670;&#160;</a></span>alu_result_sig</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classscore__v_1_1arch.html#a8011ff90ba4fa7d3cab62e6915c576fa">alu_result_sig</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>ALU computation result. </p>

</div>
</div>
<a id="adc12c4283027a16afb5dc2739ed8935c" name="adc12c4283027a16afb5dc2739ed8935c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc12c4283027a16afb5dc2739ed8935c">&#9670;&#160;</a></span>b_sel_sig</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classscore__v_1_1arch.html#adc12c4283027a16afb5dc2739ed8935c">b_sel_sig</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Control signal for ALU operand B source selection. </p>

</div>
</div>
<a id="ae1baa9f42256960b9f5b2161a808a3ac" name="ae1baa9f42256960b9f5b2161a808a3ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1baa9f42256960b9f5b2161a808a3ac">&#9670;&#160;</a></span>control</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classscore__v_1_1arch.html#ae1baa9f42256960b9f5b2161a808a3ac">control</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Component</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Control unit. </p>
<p >Generates control signals such as register write enable based on opcode and funct fields from the decoded instruction. </p>

</div>
</div>
<a id="a09e30face84ec9476cbfaa94d8db5d0c" name="a09e30face84ec9476cbfaa94d8db5d0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09e30face84ec9476cbfaa94d8db5d0c">&#9670;&#160;</a></span>final_wb_sig</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classscore__v_1_1arch.html#a09e30face84ec9476cbfaa94d8db5d0c">final_wb_sig</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Data to be written back to RegFile. </p>

</div>
</div>
<a id="ae439159e3feb7a1a8de10c5d45860d00" name="ae439159e3feb7a1a8de10c5d45860d00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae439159e3feb7a1a8de10c5d45860d00">&#9670;&#160;</a></span>funct3_sig</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classscore__v_1_1arch.html#ae439159e3feb7a1a8de10c5d45860d00">funct3_sig</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Decoded funct3 field. </p>

</div>
</div>
<a id="a9815982a67a8f06d49e55e2577931879" name="a9815982a67a8f06d49e55e2577931879"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9815982a67a8f06d49e55e2577931879">&#9670;&#160;</a></span>funct7_sig</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classscore__v_1_1arch.html#a9815982a67a8f06d49e55e2577931879">funct7_sig</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">6</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Decoded funct7 field. </p>

</div>
</div>
<a id="aba21fcecf90edab9d46ae20839860ae9" name="aba21fcecf90edab9d46ae20839860ae9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba21fcecf90edab9d46ae20839860ae9">&#9670;&#160;</a></span>imm_gen</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classscore__v_1_1arch.html#aba21fcecf90edab9d46ae20839860ae9">imm_gen</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Component</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Immediate Generator. </p>
<p >Sign-extends immediate values from the instruction based on the format. </p>

</div>
</div>
<a id="aa0a0d71a46f8110e6478555956142b79" name="aa0a0d71a46f8110e6478555956142b79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0a0d71a46f8110e6478555956142b79">&#9670;&#160;</a></span>imm_i_type_sig</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classscore__v_1_1arch.html#aa0a0d71a46f8110e6478555956142b79">imm_i_type_sig</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">11</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Decoded imm_i_type field. </p>

</div>
</div>
<a id="a1d133a3522238a70064bdd3bd1dbbf1f" name="a1d133a3522238a70064bdd3bd1dbbf1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d133a3522238a70064bdd3bd1dbbf1f">&#9670;&#160;</a></span>imm_s_type_h_sig</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classscore__v_1_1arch.html#a1d133a3522238a70064bdd3bd1dbbf1f">imm_s_type_h_sig</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">6</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>instr[31:25] </p>

</div>
</div>
<a id="a3e1917e035cc74b611ab282f585cad77" name="a3e1917e035cc74b611ab282f585cad77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e1917e035cc74b611ab282f585cad77">&#9670;&#160;</a></span>imm_s_type_l_sig</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classscore__v_1_1arch.html#a3e1917e035cc74b611ab282f585cad77">imm_s_type_l_sig</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>instr[11:7] </p>

</div>
</div>
<a id="a3c7aadd7bf2de86b899b47124cac9c36" name="a3c7aadd7bf2de86b899b47124cac9c36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c7aadd7bf2de86b899b47124cac9c36">&#9670;&#160;</a></span>imm_sel_sig</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classscore__v_1_1arch.html#a3c7aadd7bf2de86b899b47124cac9c36">imm_sel_sig</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Selection signal for Immediate Generator to define instruction format. </p>

</div>
</div>
<a id="a916e108a40e006caded6e9b5e513eb6e" name="a916e108a40e006caded6e9b5e513eb6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a916e108a40e006caded6e9b5e513eb6e">&#9670;&#160;</a></span>imm_sig</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classscore__v_1_1arch.html#a916e108a40e006caded6e9b5e513eb6e">imm_sig</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Datapath integration and control signals Immediate value output from the Immediate Generator. </p>

</div>
</div>
<a id="ac8b2b6e26ca6ab2685888526237d1dc6" name="ac8b2b6e26ca6ab2685888526237d1dc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8b2b6e26ca6ab2685888526237d1dc6">&#9670;&#160;</a></span>instr_sig</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classscore__v_1_1arch.html#ac8b2b6e26ca6ab2685888526237d1dc6">instr_sig</a> <b><span class="vhdlchar">t_instruction_rec</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Instruction and decoding signals Fetched instruction. </p>

</div>
</div>
<a id="ad66c4a131e4d6b27190696c497f40f16" name="ad66c4a131e4d6b27190696c497f40f16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad66c4a131e4d6b27190696c497f40f16">&#9670;&#160;</a></span>instruction_decoder</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classscore__v_1_1arch.html#ad66c4a131e4d6b27190696c497f40f16">instruction_decoder</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Component</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Instruction decoder. </p>
<p >Decodes fetched instruction into opcode, register addresses, funct3/funct7 fields, and immediate fields. </p>

</div>
</div>
<a id="a6f218193b576fa04a98224038f955d49" name="a6f218193b576fa04a98224038f955d49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f218193b576fa04a98224038f955d49">&#9670;&#160;</a></span>load_store_unit</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classscore__v_1_1arch.html#a6f218193b576fa04a98224038f955d49">load_store_unit</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Component</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>ALU Operand B Multiplexer. </p>
<p >Selects between register data and immediate value for ALU input. </p>

</div>
</div>
<a id="a56a38eab7e55dd2e9376e90fa4f76418" name="a56a38eab7e55dd2e9376e90fa4f76418"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56a38eab7e55dd2e9376e90fa4f76418">&#9670;&#160;</a></span>mem_data_sig</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classscore__v_1_1arch.html#a56a38eab7e55dd2e9376e90fa4f76418">mem_data_sig</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Data memory and Write-back signals Data read from LSU. </p>

</div>
</div>
<a id="a4b68c77982008e7f4267cef4dbcc4cfe" name="a4b68c77982008e7f4267cef4dbcc4cfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b68c77982008e7f4267cef4dbcc4cfe">&#9670;&#160;</a></span>mem_rw_sig</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classscore__v_1_1arch.html#a4b68c77982008e7f4267cef4dbcc4cfe">mem_rw_sig</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Control signal for memory R/W. </p>

</div>
</div>
<a id="aeb6454c269613639c7bb21b51e7cc0b4" name="aeb6454c269613639c7bb21b51e7cc0b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb6454c269613639c7bb21b51e7cc0b4">&#9670;&#160;</a></span>opcode_sig</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classscore__v_1_1arch.html#aeb6454c269613639c7bb21b51e7cc0b4">opcode_sig</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">6</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Decoded opcode. </p>

</div>
</div>
<a id="ac5320993e7995e865996ad9f239e2cfa" name="ac5320993e7995e865996ad9f239e2cfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5320993e7995e865996ad9f239e2cfa">&#9670;&#160;</a></span>pc</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classscore__v_1_1arch.html#ac5320993e7995e865996ad9f239e2cfa">pc</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Component</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Program Counter (PC) module. </p>
<p >Holds and updates the current program counter value based on the next PC input and clock/reset signals. </p>

</div>
</div>
<a id="a60820212aa8ec9b4b36deea93d4b4556" name="a60820212aa8ec9b4b36deea93d4b4556"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60820212aa8ec9b4b36deea93d4b4556">&#9670;&#160;</a></span>pc_next_instruction</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classscore__v_1_1arch.html#a60820212aa8ec9b4b36deea93d4b4556">pc_next_instruction</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Component</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Next sequential PC calculation. </p>
<p >Computes the next PC value by incrementing the current PC. </p>

</div>
</div>
<a id="a8cad814ff0e9a3c737ef1ad317d71094" name="a8cad814ff0e9a3c737ef1ad317d71094"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8cad814ff0e9a3c737ef1ad317d71094">&#9670;&#160;</a></span>pc_next_sig</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classscore__v_1_1arch.html#a8cad814ff0e9a3c737ef1ad317d71094">pc_next_sig</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Next sequential PC. </p>

</div>
</div>
<a id="a328284cd6754d7c3b42f0f3cfbb5d9a9" name="a328284cd6754d7c3b42f0f3cfbb5d9a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a328284cd6754d7c3b42f0f3cfbb5d9a9">&#9670;&#160;</a></span>pc_sig</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classscore__v_1_1arch.html#a328284cd6754d7c3b42f0f3cfbb5d9a9">pc_sig</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Internal PC signals Current PC. </p>

</div>
</div>
<a id="a6cc8f0f12a4fe59fd990014602bd2e37" name="a6cc8f0f12a4fe59fd990014602bd2e37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cc8f0f12a4fe59fd990014602bd2e37">&#9670;&#160;</a></span>rd_sig</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classscore__v_1_1arch.html#a6cc8f0f12a4fe59fd990014602bd2e37">rd_sig</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Decoded destination register. </p>

</div>
</div>
<a id="ad2c653f0e637ddfbcf83b2efe8e40556" name="ad2c653f0e637ddfbcf83b2efe8e40556"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2c653f0e637ddfbcf83b2efe8e40556">&#9670;&#160;</a></span>reg_file</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classscore__v_1_1arch.html#ad2c653f0e637ddfbcf83b2efe8e40556">reg_file</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Component</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Write-Back Multiplexer. </p>
<p >Selects data source for writing back to registers. </p>

</div>
</div>
<a id="adfa1a43d1e027c83356e3dad5422645d" name="adfa1a43d1e027c83356e3dad5422645d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfa1a43d1e027c83356e3dad5422645d">&#9670;&#160;</a></span>reg_we_sig</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classscore__v_1_1arch.html#adfa1a43d1e027c83356e3dad5422645d">reg_we_sig</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Register write enable. </p>

</div>
</div>
<a id="a50a10e17e5c743538c8578682d23e02c" name="a50a10e17e5c743538c8578682d23e02c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50a10e17e5c743538c8578682d23e02c">&#9670;&#160;</a></span>rs1_data_sig</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classscore__v_1_1arch.html#a50a10e17e5c743538c8578682d23e02c">rs1_data_sig</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Register file signals Data from source register 1. </p>

</div>
</div>
<a id="a735b435e88a2a703106fbfe1edfa0606" name="a735b435e88a2a703106fbfe1edfa0606"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a735b435e88a2a703106fbfe1edfa0606">&#9670;&#160;</a></span>rs1_sig</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classscore__v_1_1arch.html#a735b435e88a2a703106fbfe1edfa0606">rs1_sig</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Decoded source register 1. </p>

</div>
</div>
<a id="a1a231c547bf8ec05d1fd94590dcbf1fe" name="a1a231c547bf8ec05d1fd94590dcbf1fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a231c547bf8ec05d1fd94590dcbf1fe">&#9670;&#160;</a></span>rs2_data_sig</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classscore__v_1_1arch.html#a1a231c547bf8ec05d1fd94590dcbf1fe">rs2_data_sig</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Data from source register 2. </p>

</div>
</div>
<a id="a391b99a9d11429b0fcf1ed0ff2b4277c" name="a391b99a9d11429b0fcf1ed0ff2b4277c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a391b99a9d11429b0fcf1ed0ff2b4277c">&#9670;&#160;</a></span>rs2_sig</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classscore__v_1_1arch.html#a391b99a9d11429b0fcf1ed0ff2b4277c">rs2_sig</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Decoded source register 2. </p>

</div>
</div>
<a id="a92f2c87c36518831cda0f81486fa2288" name="a92f2c87c36518831cda0f81486fa2288"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92f2c87c36518831cda0f81486fa2288">&#9670;&#160;</a></span>u_alu</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classscore__v_1_1arch.html#a92f2c87c36518831cda0f81486fa2288">u_alu</a> <b><span class="vhdlchar">alu</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>ALU. </p>

</div>
</div>
<a id="acf3d55d18ae522d7d702af084528d2c3" name="acf3d55d18ae522d7d702af084528d2c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf3d55d18ae522d7d702af084528d2c3">&#9670;&#160;</a></span>u_alu_mux</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classscore__v_1_1arch.html#acf3d55d18ae522d7d702af084528d2c3">u_alu_mux</a> <b><span class="vhdlchar">alu_operand_b_mux</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>ALU Operand B Multiplexer. </p>

</div>
</div>
<a id="ad932f9770f4adec6e0a519f2de37d576" name="ad932f9770f4adec6e0a519f2de37d576"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad932f9770f4adec6e0a519f2de37d576">&#9670;&#160;</a></span>u_control</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classscore__v_1_1arch.html#ad932f9770f4adec6e0a519f2de37d576">u_control</a> <b><span class="vhdlchar">control</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Control unit instance. </p>

</div>
</div>
<a id="ad06b19328d3bf908945217cb1660ff1d" name="ad06b19328d3bf908945217cb1660ff1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad06b19328d3bf908945217cb1660ff1d">&#9670;&#160;</a></span>u_decoder</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classscore__v_1_1arch.html#ad06b19328d3bf908945217cb1660ff1d">u_decoder</a> <b><span class="vhdlchar">instruction_decoder</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Instruction decoder. </p>

</div>
</div>
<a id="ac19bc36e75acbcdf4e8a27a4a213878c" name="ac19bc36e75acbcdf4e8a27a4a213878c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac19bc36e75acbcdf4e8a27a4a213878c">&#9670;&#160;</a></span>u_imm_gen</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classscore__v_1_1arch.html#ac19bc36e75acbcdf4e8a27a4a213878c">u_imm_gen</a> <b><span class="vhdlchar">imm_gen</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Immediate Generator unit instance. </p>

</div>
</div>
<a id="a197af345e1506ded60568c18d0d8edbf" name="a197af345e1506ded60568c18d0d8edbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a197af345e1506ded60568c18d0d8edbf">&#9670;&#160;</a></span>u_lsu</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classscore__v_1_1arch.html#a197af345e1506ded60568c18d0d8edbf">u_lsu</a> <b><span class="vhdlchar">load_store_unit</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Load Store Unit. </p>

</div>
</div>
<a id="a1ad17bb4908a40f86fa6c9ca8dbe3c17" name="a1ad17bb4908a40f86fa6c9ca8dbe3c17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ad17bb4908a40f86fa6c9ca8dbe3c17">&#9670;&#160;</a></span>u_pc</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classscore__v_1_1arch.html#a1ad17bb4908a40f86fa6c9ca8dbe3c17">u_pc</a> <b><span class="vhdlchar">pc</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Arithmetic Logic Unit (ALU) </p>
<p >Performs arithmetic and logic operations on input operands and provides the result as output.</p>
<p >Program Counter instance </p>

</div>
</div>
<a id="af2cd987818bde50d8fd299718870c713" name="af2cd987818bde50d8fd299718870c713"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2cd987818bde50d8fd299718870c713">&#9670;&#160;</a></span>u_pc_next</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classscore__v_1_1arch.html#af2cd987818bde50d8fd299718870c713">u_pc_next</a> <b><span class="vhdlchar">pc_next_instruction</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Next PC computation. </p>

</div>
</div>
<a id="ae9c05869427eeca9cac4829ffc29225e" name="ae9c05869427eeca9cac4829ffc29225e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9c05869427eeca9cac4829ffc29225e">&#9670;&#160;</a></span>u_regfile</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classscore__v_1_1arch.html#ae9c05869427eeca9cac4829ffc29225e">u_regfile</a> <b><span class="vhdlchar">reg_file</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Register file. </p>

</div>
</div>
<a id="ac4ac4c3ee1764554d360421c6897379e" name="ac4ac4c3ee1764554d360421c6897379e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4ac4c3ee1764554d360421c6897379e">&#9670;&#160;</a></span>u_wb_mux</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classscore__v_1_1arch.html#ac4ac4c3ee1764554d360421c6897379e">u_wb_mux</a> <b><span class="vhdlchar">wb_mux</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Write-Back Multiplexer. </p>

</div>
</div>
<a id="ac9b4345234cb343d186be42d8c2d55d9" name="ac9b4345234cb343d186be42d8c2d55d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9b4345234cb343d186be42d8c2d55d9">&#9670;&#160;</a></span>wb_mux</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classscore__v_1_1arch.html#ac9b4345234cb343d186be42d8c2d55d9">wb_mux</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Component</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Load Store Unit. </p>
<p >Interface for memory access, managing address and R/W signals. </p>

</div>
</div>
<a id="afa5ee607f3b546cf2d185cbbc33ae81b" name="afa5ee607f3b546cf2d185cbbc33ae81b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa5ee607f3b546cf2d185cbbc33ae81b">&#9670;&#160;</a></span>wb_select_sig</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classscore__v_1_1arch.html#afa5ee607f3b546cf2d185cbbc33ae81b">wb_select_sig</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Control signal for WB Mux. </p>

</div>
</div>
<hr/>The documentation for this design unit was generated from the following file:<ul>
<li><a class="el" href="score__v_8vhd.html">score_v.vhd</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
