// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
// Date        : Sun May  4 19:11:39 2025
// Host        : younas-Latitude-7280 running 64-bit Ubuntu 20.04.6 LTS
// Command     : write_verilog -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_clk_wizard_0_0_stub.v
// Design      : design_1_clk_wizard_0_0
// Purpose     : Stub declaration of top-level module interface
// Device      : xcvh1582-vsva3697-2MP-e-S
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* CHECK_LICENSE_TYPE = "design_1_clk_wizard_0_0,design_1_clk_wizard_0_0_clk_wiz_top,{}" *) (* CORE_GENERATION_INFO = "design_1_clk_wizard_0_0,design_1_clk_wizard_0_0_clk_wiz_top,{x_ipProduct=Vivado 2024.2,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=clk_wizard,x_ipVersion=1.0,x_ipCoreRevision=15,x_ipLanguage=VERILOG,x_ipSimLanguage=MIXED,C_USER_CLK_FREQ0=100,C_USER_CLK_FREQ1=100,C_USER_CLK_FREQ2=100,C_USER_CLK_FREQ3=100,C_CLKIN1_IBUF=1,C_CLKIN1_BUFG=0,C_CLKIN1_IBUFDS=0,C_CLKIN2_IBUF=0,C_CLKIN2_BUFG=0,C_CLKIN2_IBUFDS=0,C_CLKFB_BUFG=0,C_CLKFBIN_IBUF=0,C_CLKFBIN_IBUFDS=0,C_CLKFBOUT_BUFG=0,C_CLKFBOUT_ODDR=0,C_CLKFBIN_OBUFDS=0,C_CLKFBIN_OBUF=0,C_ENABLE_CLOCK_MONITOR=0,C_ENABLE_USER_CLOCK0=0,C_ENABLE_USER_CLOCK1=0,C_ENABLE_USER_CLOCK2=0,C_ENABLE_USER_CLOCK3=0,C_Enable_PLL0=0,C_Enable_PLL1=0,C_REF_CLK_FREQ=100,C_PRECISION=1,C_CLKOUT1_USED=1,C_CLKOUT2_USED=0,C_CLKOUT3_USED=0,C_CLKOUT4_USED=0,C_CLKOUT5_USED=0,C_CLKOUT6_USED=0,C_CLKOUT7_USED=0,C_USE_FREQ_SYNTH=1,C_USE_PHASE_ALIGNMENT=0,C_JITTER_SEL=No_Jitter,C_USE_MIN_POWER=0,C_USE_DYN_PHASE_SHIFT=0,C_USE_INCLK_SWITCHOVER=0,C_USE_DYN_RECONFIG=0,C_CE_SYNC_EXT=0,C_SIM_DEVICE=VERSAL_HBM,C_USE_SPREAD_SPECTRUM=FALSE,C_PRIM_IN_FREQ=99.999,C_SECONDARY_IN_FREQ=100,C_FEEDBACK_SOURCE=FDBK_AUTO,C_PRIM_SOURCE=Single_ended_clock_capable_pin,C_PHASESHIFT_MODE=LATENCY,C_CE_TYPE=SYNC,C_BUFGCE_DIV_CE_TYPE=SYNC,C_SAFECLOCK_STARTUP_MODE=DESKEW_MODE,C_SECONDARY_SOURCE=Single_ended_clock_capable_pin,C_CLKFB_IN_SIGNALING=SINGLE,C_USE_RESET=0,C_RESET_TYPE=ACTIVE_HIGH,C_USE_LOCKED=0,C_USE_LOCKED_FB=0,C_USE_LOCKED_DESKEW1=0,C_USE_LOCKED_DESKEW2=0,C_USE_INCLK_STOPPED=0,C_USE_CLKFB_STOPPED=0,C_USE_POWER_DOWN=0,C_NUM_OUT_CLKS=1,C_CLKOUT1_DRIVES=BUFG,C_CLKOUT2_DRIVES=BUFG,C_CLKOUT3_DRIVES=BUFG,C_CLKOUT4_DRIVES=BUFG,C_CLKOUT5_DRIVES=BUFG,C_CLKOUT6_DRIVES=BUFG,C_CLKOUT7_DRIVES=BUFG,C_CLKOUT1_GROUPING=Auto,C_CLKOUT2_GROUPING=Auto,C_CLKOUT3_GROUPING=Auto,C_CLKOUT4_GROUPING=Auto,C_CLKOUT5_GROUPING=Auto,C_CLKOUT6_GROUPING=Auto,C_CLKOUT7_GROUPING=Auto,C_CLKOUT1_MBUFGCE_MODE=PERFORMANCE,C_CLKOUT2_MBUFGCE_MODE=PERFORMANCE,C_CLKOUT3_MBUFGCE_MODE=PERFORMANCE,C_CLKOUT4_MBUFGCE_MODE=PERFORMANCE,C_CLKOUT5_MBUFGCE_MODE=PERFORMANCE,C_CLKOUT6_MBUFGCE_MODE=PERFORMANCE,C_CLKOUT7_MBUFGCE_MODE=PERFORMANCE,C_CLKOUTFB_PHASE_CTRL=00,C_CLKOUT1_DYN_PS=00,C_CLKOUT2_DYN_PS=00,C_CLKOUT3_DYN_PS=00,C_CLKOUT4_DYN_PS=00,C_CLKOUT5_DYN_PS=00,C_CLKOUT6_DYN_PS=00,C_CLKOUT7_DYN_PS=00,C_INCLK_SUM_ROW0=Input Clock   Freq (MHz)    Input Jitter (UI),C_INCLK_SUM_ROW1=primary       100.000        0.010,C_INCLK_SUM_ROW2=secondary      100.000        0.010,C_OUTCLK_SUM_ROW0A=Output    Output      Phase     Duty      Pk-to-Pk        Phase,C_OUTCLK_SUM_ROW0B=Clock    Freq (MHz) (degrees) Cycle () Jitter (ps)  Error (ps),C_OUTCLK_SUM_ROW1=no clk_out1 output,C_OUTCLK_SUM_ROW2=no clk_out2 output,C_OUTCLK_SUM_ROW3=no clk_out3 output,C_OUTCLK_SUM_ROW4=no clk_out4 output,C_OUTCLK_SUM_ROW5=no clk_out5 output,C_OUTCLK_SUM_ROW6=no clk_out6 output,C_OUTCLK_SUM_ROW7=no clk_out7 output,C_CLKOUT1_REQUESTED_OUT_FREQ=100.000,C_CLKOUT2_REQUESTED_OUT_FREQ=100.000,C_CLKOUT3_REQUESTED_OUT_FREQ=100.000,C_CLKOUT4_REQUESTED_OUT_FREQ=100.000,C_CLKOUT5_REQUESTED_OUT_FREQ=100.000,C_CLKOUT6_REQUESTED_OUT_FREQ=100.000,C_CLKOUT7_REQUESTED_OUT_FREQ=100.000,C_CLKOUT1_REQUESTED_PHASE=0.000,C_CLKOUT2_REQUESTED_PHASE=0.000,C_CLKOUT3_REQUESTED_PHASE=0.000,C_CLKOUT4_REQUESTED_PHASE=0.000,C_CLKOUT5_REQUESTED_PHASE=0.000,C_CLKOUT6_REQUESTED_PHASE=0.000,C_CLKOUT7_REQUESTED_PHASE=0.000,C_CLKOUT1_REQUESTED_DUTY_CYCLE=50.000,C_CLKOUT2_REQUESTED_DUTY_CYCLE=50.000,C_CLKOUT3_REQUESTED_DUTY_CYCLE=50.000,C_CLKOUT4_REQUESTED_DUTY_CYCLE=50.000,C_CLKOUT5_REQUESTED_DUTY_CYCLE=50.000,C_CLKOUT6_REQUESTED_DUTY_CYCLE=50.000,C_CLKOUT7_REQUESTED_DUTY_CYCLE=50.000,C_CLKOUT1_ACTUAL_OUT_FREQ=299.99700,C_CLKOUT2_ACTUAL_OUT_FREQ=99.99900,C_CLKOUT3_ACTUAL_OUT_FREQ=99.99900,C_CLKOUT4_ACTUAL_OUT_FREQ=99.99900,C_CLKOUT5_ACTUAL_OUT_FREQ=99.99900,C_CLKOUT6_ACTUAL_OUT_FREQ=99.99900,C_CLKOUT7_ACTUAL_OUT_FREQ=99.99900,C_CLKFBOUT_PHASE=0.000,C_CLKOUT1_ACTUAL_PHASE=0.000,C_CLKOUT2_ACTUAL_PHASE=0.000,C_CLKOUT3_ACTUAL_PHASE=0.000,C_CLKOUT4_ACTUAL_PHASE=0.000,C_CLKOUT5_ACTUAL_PHASE=0.000,C_CLKOUT6_ACTUAL_PHASE=0.000,C_CLKOUT7_ACTUAL_PHASE=0.000,C_CLKOUT1_ACTUAL_DUTY_CYCLE=50.00,C_CLKOUT2_ACTUAL_DUTY_CYCLE=50.00,C_CLKOUT3_ACTUAL_DUTY_CYCLE=50.00,C_CLKOUT4_ACTUAL_DUTY_CYCLE=50.00,C_CLKOUT5_ACTUAL_DUTY_CYCLE=50.00,C_CLKOUT6_ACTUAL_DUTY_CYCLE=50.00,C_CLKOUT7_ACTUAL_DUTY_CYCLE=50.00,C_USE_SAFE_CLOCK_STARTUP=0,C_USE_CLOCK_SEQUENCING=0,C_CLKOUT1_SEQUENCE_NUMBER=1,C_CLKOUT2_SEQUENCE_NUMBER=1,C_CLKOUT3_SEQUENCE_NUMBER=1,C_CLKOUT4_SEQUENCE_NUMBER=1,C_CLKOUT5_SEQUENCE_NUMBER=1,C_CLKOUT6_SEQUENCE_NUMBER=1,C_CLKOUT7_SEQUENCE_NUMBER=1,C_BANDWIDTH=OPTIMIZED,C_CLKFBOUT_MULT=1,C_CLKFBOUT_FRACT=0,C_CLKIN1_PERIOD=10.00010,C_CLKIN2_PERIOD=10.00000,C_COMPENSATION=AUTO,C_DESKEW_DELAY1=0,C_DESKEW_IN1=0,C_DESKEW_FB1=1,C_DESKEW_DELAY2=0,C_DESKEW_IN2=0,C_DESKEW_FB2=1,C_DESKEW_LOCK_CIRCUIT_EN1=0,C_DESKEW_LOCK_CIRCUIT_EN2=0,C_DESKEW_DELAY_EN1=FALSE,C_DESKEW_DELAY_EN2=FALSE,C_DESKEW_DELAY_PATH1=FALSE,C_DESKEW_DELAY_PATH2=FALSE,C_ZHOLD=FALSE,C_DIVCLK_DIVIDE=3,C_REF_JITTER1=0.010,C_REF_JITTER2=0.010,C_CLKOUT1_DIVIDE=10,C_CLKOUT2_DIVIDE=12,C_CLKOUT3_DIVIDE=12,C_CLKOUT4_DIVIDE=12,C_CLKOUT5_DIVIDE=12,C_CLKOUT6_DIVIDE=12,C_CLKOUT7_DIVIDE=12,C_OVERRIDE_PRIMITIVE=0,C_PRIMARY_PORT=clk_in1,C_SECONDARY_PORT=clk_in2,C_CLK_OUT1_PORT=clk_out1,C_CLK_OUT2_PORT=clk_out2,C_CLK_OUT3_PORT=clk_out3,C_CLK_OUT4_PORT=clk_out4,C_CLK_OUT5_PORT=clk_out5,C_CLK_OUT6_PORT=clk_out6,C_CLK_OUT7_PORT=clk_out7,C_RESET_PORT=reset,C_LOCKED_FB_PORT=locked_fb,C_CLKIN_DESKEW_PORT=clkin_deskew,C_CLKFB_DESKEW_PORT=clkfb_deskew,C_CLKIN1_DESKEW_PORT=clkin1_deskew,C_CLKFB1_DESKEW_PORT=clkfb1_deskew,C_CLKIN2_DESKEW_PORT=clkin2_deskew,C_CLKFB2_DESKEW_PORT=clkfb2_deskew,C_LOCKED_DESKEW1_PORT=locked_deskew1,C_LOCKED_DESKEW2_PORT=locked_deskew2,C_LOCKED_PORT=locked,C_CLKFB_IN_PORT=clkfb_in,C_CLKFB_OUT_PORT=clkfb_out,C_POWER_DOWN_PORT=power_down,C_DADDR_PORT=daddr,C_DCLK_PORT=dclk,C_DRDY_PORT=drdy,C_DWE_PORT=dwe,C_DIN_PORT=din,C_DOUT_PORT=dout,C_DEN_PORT=den,C_PSCLK_PORT=psclk,C_PSEN_PORT=psen,C_PSINCDEC_PORT=psincdec,C_PSDONE_PORT=psdone,C_CLK_IN_SEL_PORT=clk_in_sel,C_INPUT_CLK_STOPPED_PORT=input_clk_stopped,C_CLKFB_STOPPED_PORT=clkfb_stopped,C_CLKIN1_JITTER_PS=100.0,C_CLKIN2_JITTER_PS=100.0,C_PRIMITIVE=MMCM,C_SS_MODE=CENTER_HIGH,C_SS_MOD_PERIOD=4000,C_SS_MOD_TIME=0.004,C_CDDCDONE_PORT=cddcdone,C_CDDCREQ_PORT=cddcreq,C_INTERFACE_SELECTION=1,C_S_AXI_ADDR_WIDTH=11,C_S_AXI_DATA_WIDTH=32,C_NUMMBUFGCE=0,C_AUTO_NUMMBUFGCE=0,C_NUMBUFG=1,C_NUMBUFGCE=0,C_DIVIDE1_AUTO=0.0,C_DIVIDE2_AUTO=0.0,C_DIVIDE3_AUTO=0.0,C_DIVIDE4_AUTO=0.0,C_DIVIDE5_AUTO=0.0,C_DIVIDE6_AUTO=0.0,C_DIVIDE7_AUTO=0.0,C_CLK_TREE1=0,C_CLK_TREE2=0,C_CLK_TREE3=0,C_CLK_TREE4=0,C_CLK_TREE5=0,C_CLK_TREE6=0,C_CLK_TREE7=0,C_PLLBUFGCEDIV=0,C_MMCMBUFGCEDIV=0,C_PLLBUFGCEDIV1=0,C_PLLBUFGCEDIV2=0,C_PLLBUFGCEDIV3=0,C_PLLBUFGCEDIV4=0,C_MMCMBUFGCEDIV1=0,C_MMCMBUFGCEDIV2=0,C_MMCMBUFGCEDIV3=0,C_MMCMBUFGCEDIV4=0,C_MMCMBUFGCEDIV5=0,C_MMCMBUFGCEDIV6=0,C_MMCMBUFGCEDIV7=0,C_CLKOUT1_MATCHED_ROUTING=0,C_CLKOUT2_MATCHED_ROUTING=0,C_CLKOUT3_MATCHED_ROUTING=0,C_CLKOUT4_MATCHED_ROUTING=0,C_CLKOUT5_MATCHED_ROUTING=0,C_CLKOUT6_MATCHED_ROUTING=0,C_CLKOUT7_MATCHED_ROUTING=0,C_AUTO_PRIMITIVE=MMCM,C_DRP_ADDR_SET1=0000 0000 0000 0000,C_DRP_DATA_SET1=0000 0000 0000 0000,C_DRP_ADDR_SET2=0000 0000 0000 0000,C_DRP_DATA_SET2=0000 0000 0000 0000,C_DRP_ADDR_SET3=0000 0000 0000 0000,C_DRP_DATA_SET3=0000 0000 0000 0000,C_M_MAX=432.000,C_M_MIN=5.000,C_D_MAX=107.000,C_D_MIN=1.000,C_O_MAX=432.000,C_O_MIN=3.000,C_VCO_MIN=2160.000,C_VCO_MAX=4320.000,C_ACTUAL_VCO=2999.97000,C_ACTUAL_PFD=33.33300}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) 
(* X_CORE_INFO = "design_1_clk_wizard_0_0_clk_wiz_top,Vivado 2024.2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix(clk_in1, clk_out1)
/* synthesis syn_black_box black_box_pad_pin="clk_in1" */
/* synthesis syn_force_seq_prim="clk_out1" */;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clock_CLK_IN1 CLK_IN1" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clock_CLK_IN1, FREQ_HZ 99999001, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN bd_70da_pspmc_0_0_pl0_ref_clk, INSERT_VIP 0, BOARD.ASSOCIATED_PARAM CLK_IN1_BOARD_INTERFACE" *) input clk_in1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clock_CLK_OUT1 CLK_OUT1" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clock_CLK_OUT1, FREQ_HZ 299996999, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_clk_wizard_0_0_clk_out1, INSERT_VIP 0" *) output clk_out1 /* synthesis syn_isclock = 1 */;
endmodule
