Info: Generated by version: 22.4 build 94
Info: Starting: Create simulation model
Info: qsys-generate /home/wisig321/Videos/quartus/G3/qsys_top.qsys --simulation=VERILOG --allow-mixed-language-simulation --simulator=MODELSIM --output-directory=/home/wisig321/Videos/quartus/G3/qsys_top --family=Agilex --part=AGFB014R24B2E2V
Progress: Loading G3/qsys_top.qsys
Progress: Reading input file
Progress: Parameterizing module agilex_hps
Progress: Parameterizing module clk_100
Progress: Parameterizing module emif_calbus_0
Progress: Parameterizing module emif_hps
Progress: Parameterizing module onchip_memory2_0
Progress: Parameterizing module pattern_writer_1
Progress: Parameterizing module pio_0
Progress: Parameterizing module prbs_generator_1
Progress: Parameterizing module ram_controller_1
Progress: Parameterizing module rst_in
Progress: Parameterizing module user_rst_clkgate_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys_top: "Transforming system: qsys_top"
Info: Interconnect is inserted between master pattern_writer_1.avalon_master and slave onchip_memory2_0.s1 because the master has address signal 32 bit wide, but the slave is 10 bit wide.
Info: Interconnect is inserted between master pattern_writer_1.avalon_master and slave onchip_memory2_0.s1 because the master has burstcount signal 2 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master pattern_writer_1.avalon_master and slave onchip_memory2_0.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: qsys_top: "Naming system components in system: qsys_top"
Info: qsys_top: "Processing generation queue"
Info: qsys_top: "Generating: qsys_top"
Info: qsys_top: "Generating: agilex_hps"
Info: qsys_top: "Generating: clk_100"
Info: qsys_top: "Generating: emif_calbus_0"
Info: qsys_top: "Generating: emif_hps"
Info: qsys_top: "Generating: qsys_top_onchip_memory2_0"
Info: qsys_top: "Generating: qsys_top_pattern_writer_1"
Info: qsys_top: "Generating: qsys_top_pio_0"
Info: qsys_top: "Generating: qsys_top_prbs_generator_1"
Info: qsys_top: "Generating: qsys_top_ram_controller_1"
Info: qsys_top: "Generating: rst_in"
Info: qsys_top: "Generating: user_rst_clkgate_0"
Info: qsys_top: "Generating: qsys_top_altera_mm_interconnect_1920_b7hvpda"
Info: qsys_top: "Generating: qsys_top_altera_mm_interconnect_1920_e2lmida"
Info: qsys_top: "Generating: altera_reset_controller"
Info: qsys_top: "Generating: qsys_top_altera_merlin_master_translator_191_g7h47bq"
Info: qsys_top: "Generating: qsys_top_altera_merlin_slave_translator_191_x56fcki"
Info: qsys_top: "Generating: qsys_top_altera_merlin_master_agent_191_mpbm6tq"
Info: qsys_top: "Generating: qsys_top_altera_merlin_slave_agent_191_ncfkfri"
Info: qsys_top: "Generating: qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1921_kmku6ja"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1921_imovcvy"
Info: qsys_top: "Generating: qsys_top_altera_merlin_burst_adapter_1923_unoruzq"
Info: my_altera_avalon_st_pipeline_stage: "Generating: my_altera_avalon_st_pipeline_stage"
Info: qsys_top: "Generating: qsys_top_altera_merlin_demultiplexer_1921_cxey4iy"
Info: qsys_top: "Generating: qsys_top_altera_merlin_multiplexer_1921_l5hkgrq"
Info: qsys_top: "Generating: qsys_top_altera_merlin_multiplexer_1921_byyoacq"
Info: qsys_top: "Generating: qsys_top_altera_merlin_axi_translator_1921_uetfduq"
Info: qsys_top: "Generating: qsys_top_altera_merlin_axi_master_ni_1941_dfsyzvi"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1921_qcliebq"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1921_sgnkmui"
Info: qsys_top: "Generating: qsys_top_altera_merlin_traffic_limiter_191_6blplji"
Info: my_altera_avalon_sc_fifo_dest_id_fifo: "Generating: my_altera_avalon_sc_fifo_dest_id_fifo"
Info: qsys_top: "Generating: qsys_top_altera_merlin_burst_adapter_1923_goicj3i"
Info: my_altera_avalon_st_pipeline_stage: "Generating: my_altera_avalon_st_pipeline_stage"
Info: qsys_top: "Generating: qsys_top_altera_merlin_demultiplexer_1921_ewsbekq"
Info: qsys_top: "Generating: qsys_top_altera_merlin_multiplexer_1921_y2gzbry"
Info: qsys_top: "Generating: qsys_top_altera_merlin_demultiplexer_1921_sdvkkgq"
Info: qsys_top: "Generating: qsys_top_altera_merlin_multiplexer_1921_ba3f2mi"
Info: qsys_top: "Generating: qsys_top_altera_merlin_width_adapter_1920_v4zrbhq"
Info: qsys_top: "Generating: qsys_top_altera_merlin_width_adapter_1920_b4iaudq"
Info: qsys_top: "Generating: qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_32eczri"
Info: qsys_top: "Generating: qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_eo3srya"
Info: qsys_top: "Generating: qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_hlxpvda"
Info: qsys_top: "Generating: qsys_top_altera_avalon_st_pipeline_stage_1920_zterisq"
Info: qsys_top: Done "qsys_top" with 42 modules, 60 files
Info: Generating the following file(s) for MODELSIM simulator in /home/wisig321/Videos/quartus/G3/qsys_top/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/wisig321/Videos/quartus/G3/qsys_top/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation model
Info: Starting: Create simulation script
Info: sim-script-gen --system-file=/home/wisig321/Videos/quartus/G3/qsys_top.qsys --simulator=MODELSIM --output-directory=/home/wisig321/Videos/quartus/G3/qsys_top/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in /home/wisig321/Videos/quartus/G3/qsys_top/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/wisig321/Videos/quartus/G3/qsys_top/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation script
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/wisig321/Videos/quartus/G3/qsys_top.qsys --block-symbol-file --output-directory=/home/wisig321/Videos/quartus/G3/qsys_top --family=Agilex --part=AGFB014R24B2E2V
Progress: Loading G3/qsys_top.qsys
Progress: Reading input file
Progress: Parameterizing module agilex_hps
Progress: Parameterizing module clk_100
Progress: Parameterizing module emif_calbus_0
Progress: Parameterizing module emif_hps
Progress: Parameterizing module onchip_memory2_0
Progress: Parameterizing module pattern_writer_1
Progress: Parameterizing module pio_0
Progress: Parameterizing module prbs_generator_1
Progress: Parameterizing module ram_controller_1
Progress: Parameterizing module rst_in
Progress: Parameterizing module user_rst_clkgate_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/wisig321/Videos/quartus/G3/qsys_top.qsys --synthesis=VERILOG --output-directory=/home/wisig321/Videos/quartus/G3/qsys_top --family=Agilex --part=AGFB014R24B2E2V
Progress: Loading G3/qsys_top.qsys
Progress: Reading input file
Progress: Parameterizing module agilex_hps
Progress: Parameterizing module clk_100
Progress: Parameterizing module emif_calbus_0
Progress: Parameterizing module emif_hps
Progress: Parameterizing module onchip_memory2_0
Progress: Parameterizing module pattern_writer_1
Progress: Parameterizing module pio_0
Progress: Parameterizing module prbs_generator_1
Progress: Parameterizing module ram_controller_1
Progress: Parameterizing module rst_in
Progress: Parameterizing module user_rst_clkgate_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys_top: "Transforming system: qsys_top"
Info: Interconnect is inserted between master pattern_writer_1.avalon_master and slave onchip_memory2_0.s1 because the master has address signal 32 bit wide, but the slave is 10 bit wide.
Info: Interconnect is inserted between master pattern_writer_1.avalon_master and slave onchip_memory2_0.s1 because the master has burstcount signal 2 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master pattern_writer_1.avalon_master and slave onchip_memory2_0.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: qsys_top: "Naming system components in system: qsys_top"
Info: qsys_top: "Processing generation queue"
Info: qsys_top: "Generating: qsys_top"
Info: qsys_top: "Generating: agilex_hps"
Info: qsys_top: "Generating: clk_100"
Info: qsys_top: "Generating: emif_calbus_0"
Info: qsys_top: "Generating: emif_hps"
Info: qsys_top: "Generating: qsys_top_onchip_memory2_0"
Info: qsys_top: "Generating: qsys_top_pattern_writer_1"
Info: qsys_top: "Generating: qsys_top_pio_0"
Info: qsys_top: "Generating: qsys_top_prbs_generator_1"
Info: qsys_top: "Generating: qsys_top_ram_controller_1"
Info: qsys_top: "Generating: rst_in"
Info: qsys_top: "Generating: user_rst_clkgate_0"
Info: qsys_top: "Generating: qsys_top_altera_mm_interconnect_1920_b7hvpda"
Info: qsys_top: "Generating: qsys_top_altera_mm_interconnect_1920_e2lmida"
Info: qsys_top: "Generating: altera_reset_controller"
Info: qsys_top: "Generating: qsys_top_altera_merlin_master_translator_191_g7h47bq"
Info: qsys_top: "Generating: qsys_top_altera_merlin_slave_translator_191_x56fcki"
Info: qsys_top: "Generating: qsys_top_altera_merlin_master_agent_191_mpbm6tq"
Info: qsys_top: "Generating: qsys_top_altera_merlin_slave_agent_191_ncfkfri"
Info: qsys_top: "Generating: qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1921_kmku6ja"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1921_imovcvy"
Info: qsys_top: "Generating: qsys_top_altera_merlin_burst_adapter_1923_unoruzq"
Info: my_altera_avalon_st_pipeline_stage: "Generating: my_altera_avalon_st_pipeline_stage"
Info: qsys_top: "Generating: qsys_top_altera_merlin_demultiplexer_1921_cxey4iy"
Info: qsys_top: "Generating: qsys_top_altera_merlin_multiplexer_1921_l5hkgrq"
Info: qsys_top: "Generating: qsys_top_altera_merlin_multiplexer_1921_byyoacq"
Info: qsys_top: "Generating: qsys_top_altera_merlin_axi_translator_1921_uetfduq"
Info: qsys_top: "Generating: qsys_top_altera_merlin_axi_master_ni_1941_dfsyzvi"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1921_qcliebq"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1921_sgnkmui"
Info: qsys_top: "Generating: qsys_top_altera_merlin_traffic_limiter_191_6blplji"
Info: my_altera_avalon_sc_fifo_dest_id_fifo: "Generating: my_altera_avalon_sc_fifo_dest_id_fifo"
Info: qsys_top: "Generating: qsys_top_altera_merlin_burst_adapter_1923_goicj3i"
Info: my_altera_avalon_st_pipeline_stage: "Generating: my_altera_avalon_st_pipeline_stage"
Info: qsys_top: "Generating: qsys_top_altera_merlin_demultiplexer_1921_ewsbekq"
Info: qsys_top: "Generating: qsys_top_altera_merlin_multiplexer_1921_y2gzbry"
Info: qsys_top: "Generating: qsys_top_altera_merlin_demultiplexer_1921_sdvkkgq"
Info: qsys_top: "Generating: qsys_top_altera_merlin_multiplexer_1921_ba3f2mi"
Info: qsys_top: "Generating: qsys_top_altera_merlin_width_adapter_1920_v4zrbhq"
Info: qsys_top: "Generating: qsys_top_altera_merlin_width_adapter_1920_b4iaudq"
Info: qsys_top: "Generating: qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_32eczri"
Info: qsys_top: "Generating: qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_eo3srya"
Info: qsys_top: "Generating: qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_hlxpvda"
Info: qsys_top: "Generating: qsys_top_altera_avalon_st_pipeline_stage_1920_zterisq"
Info: qsys_top: Done "qsys_top" with 42 modules, 60 files
Info: Finished: Create HDL design files for synthesis
