m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/yeda_/Documents/ECE_385/ece-385/final_project/simulation/modelsim
vVGA_controller
DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
!s110 1544591167
!i10b 1
!s100 [X3l;RKfRfG;7Z7T@5h4D0
IPn0oZXg<^Oam5PPMhgB^z3
VDg1SIo80bB@j0V0VzS_@n1
!s105 VGA_controller_sv_unit
S1
R0
w1544441028
8C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/VGA_controller.sv
FC:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/VGA_controller.sv
L0 26
OV;L;10.5b;63
r1
!s85 0
31
!s108 1544591167.000000
!s107 C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/VGA_controller.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog|C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/VGA_controller.sv|
!i113 1
o-sv -work work
!s92 -sv -work work +incdir+C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog
tCvgOpt 0
n@v@g@a_controller
