
*** Running vivado
    with args -log Digit_Clock.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Digit_Clock.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Digit_Clock.tcl -notrace
Command: synth_design -top Digit_Clock -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9844 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1215.527 ; gain = 227.383
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Digit_Clock' [D:/Vivado/Projects/Pruc_CLOCK/Pruc_CLOCK.srcs/sources_1/new/Digit_Clock.vhd:53]
INFO: [Synth 8-3491] module 'clk_div' declared at 'D:/Vivado/Projects/Pruc_CLOCK/Pruc_CLOCK.srcs/sources_1/new/clk_div.vhd:4' bound to instance 'create_1s_clock' of component 'clk_div' [D:/Vivado/Projects/Pruc_CLOCK/Pruc_CLOCK.srcs/sources_1/new/Digit_Clock.vhd:103]
INFO: [Synth 8-638] synthesizing module 'clk_div' [D:/Vivado/Projects/Pruc_CLOCK/Pruc_CLOCK.srcs/sources_1/new/clk_div.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'clk_div' (1#1) [D:/Vivado/Projects/Pruc_CLOCK/Pruc_CLOCK.srcs/sources_1/new/clk_div.vhd:10]
INFO: [Synth 8-3491] module 'bin2hex' declared at 'D:/Vivado/Projects/Pruc_CLOCK/Pruc_CLOCK.srcs/sources_1/new/bin2hex.vhd:25' bound to instance 'convert_hex_H_out1' of component 'bin2hex' [D:/Vivado/Projects/Pruc_CLOCK/Pruc_CLOCK.srcs/sources_1/new/Digit_Clock.vhd:134]
INFO: [Synth 8-638] synthesizing module 'bin2hex' [D:/Vivado/Projects/Pruc_CLOCK/Pruc_CLOCK.srcs/sources_1/new/bin2hex.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'bin2hex' (2#1) [D:/Vivado/Projects/Pruc_CLOCK/Pruc_CLOCK.srcs/sources_1/new/bin2hex.vhd:33]
INFO: [Synth 8-3491] module 'bin2hex' declared at 'D:/Vivado/Projects/Pruc_CLOCK/Pruc_CLOCK.srcs/sources_1/new/bin2hex.vhd:25' bound to instance 'convert_hex_H_out0' of component 'bin2hex' [D:/Vivado/Projects/Pruc_CLOCK/Pruc_CLOCK.srcs/sources_1/new/Digit_Clock.vhd:140]
INFO: [Synth 8-3491] module 'bin2hex' declared at 'D:/Vivado/Projects/Pruc_CLOCK/Pruc_CLOCK.srcs/sources_1/new/bin2hex.vhd:25' bound to instance 'convert_hex_M_out1' of component 'bin2hex' [D:/Vivado/Projects/Pruc_CLOCK/Pruc_CLOCK.srcs/sources_1/new/Digit_Clock.vhd:150]
INFO: [Synth 8-3491] module 'bin2hex' declared at 'D:/Vivado/Projects/Pruc_CLOCK/Pruc_CLOCK.srcs/sources_1/new/bin2hex.vhd:25' bound to instance 'convert_hex_M_out0' of component 'bin2hex' [D:/Vivado/Projects/Pruc_CLOCK/Pruc_CLOCK.srcs/sources_1/new/Digit_Clock.vhd:156]
INFO: [Synth 8-3491] module 'bin2hex' declared at 'D:/Vivado/Projects/Pruc_CLOCK/Pruc_CLOCK.srcs/sources_1/new/bin2hex.vhd:25' bound to instance 'convert_hex_S_out1' of component 'bin2hex' [D:/Vivado/Projects/Pruc_CLOCK/Pruc_CLOCK.srcs/sources_1/new/Digit_Clock.vhd:165]
INFO: [Synth 8-3491] module 'bin2hex' declared at 'D:/Vivado/Projects/Pruc_CLOCK/Pruc_CLOCK.srcs/sources_1/new/bin2hex.vhd:25' bound to instance 'convert_hex_S_out0' of component 'bin2hex' [D:/Vivado/Projects/Pruc_CLOCK/Pruc_CLOCK.srcs/sources_1/new/Digit_Clock.vhd:169]
WARNING: [Synth 8-614] signal 'M_out1_hex' is read in the process but is not in the sensitivity list [D:/Vivado/Projects/Pruc_CLOCK/Pruc_CLOCK.srcs/sources_1/new/Digit_Clock.vhd:181]
WARNING: [Synth 8-614] signal 'M_out0_hex' is read in the process but is not in the sensitivity list [D:/Vivado/Projects/Pruc_CLOCK/Pruc_CLOCK.srcs/sources_1/new/Digit_Clock.vhd:181]
WARNING: [Synth 8-614] signal 'S_out1_hex' is read in the process but is not in the sensitivity list [D:/Vivado/Projects/Pruc_CLOCK/Pruc_CLOCK.srcs/sources_1/new/Digit_Clock.vhd:181]
WARNING: [Synth 8-614] signal 'S_out0_hex' is read in the process but is not in the sensitivity list [D:/Vivado/Projects/Pruc_CLOCK/Pruc_CLOCK.srcs/sources_1/new/Digit_Clock.vhd:181]
INFO: [Synth 8-256] done synthesizing module 'Digit_Clock' (3#1) [D:/Vivado/Projects/Pruc_CLOCK/Pruc_CLOCK.srcs/sources_1/new/Digit_Clock.vhd:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1287.461 ; gain = 299.316
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1293.547 ; gain = 305.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1293.547 ; gain = 305.402
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1293.547 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Vivado/Projects/Pruc_CLOCK/Pruc_CLOCK.srcs/constrs_1/new/Digit_Clock.xdc]
WARNING: [Vivado 12-584] No ports matched 'Seg_out[7]'. [D:/Vivado/Projects/Pruc_CLOCK/Pruc_CLOCK.srcs/constrs_1/new/Digit_Clock.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Vivado/Projects/Pruc_CLOCK/Pruc_CLOCK.srcs/constrs_1/new/Digit_Clock.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Seg_out[7]'. [D:/Vivado/Projects/Pruc_CLOCK/Pruc_CLOCK.srcs/constrs_1/new/Digit_Clock.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Vivado/Projects/Pruc_CLOCK/Pruc_CLOCK.srcs/constrs_1/new/Digit_Clock.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Vivado/Projects/Pruc_CLOCK/Pruc_CLOCK.srcs/constrs_1/new/Digit_Clock.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Vivado/Projects/Pruc_CLOCK/Pruc_CLOCK.srcs/constrs_1/new/Digit_Clock.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Digit_Clock_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Digit_Clock_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1413.797 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1413.797 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1413.797 ; gain = 425.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1413.797 ; gain = 425.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1413.797 ; gain = 425.652
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "Anode_Activate" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1413.797 ; gain = 425.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Digit_Clock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1413.797 ; gain = 425.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1413.797 ; gain = 425.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1413.797 ; gain = 425.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1413.797 ; gain = 425.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1413.797 ; gain = 425.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1413.797 ; gain = 425.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1413.797 ; gain = 425.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1413.797 ; gain = 425.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1413.797 ; gain = 425.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1413.797 ; gain = 425.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    76|
|3     |LUT1   |     2|
|4     |LUT2   |   445|
|5     |LUT3   |     3|
|6     |LUT4   |     9|
|7     |LUT5   |    12|
|8     |LUT6   |    31|
|9     |FDCE   |    84|
|10    |FDRE   |    28|
|11    |IBUF   |     2|
|12    |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+------------------+--------+------+
|      |Instance          |Module  |Cells |
+------+------------------+--------+------+
|1     |top               |        |   705|
|2     |  create_1s_clock |clk_div |    49|
+------+------------------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1413.797 ; gain = 425.652
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 1413.797 ; gain = 305.402
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1413.797 ; gain = 425.652
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1413.797 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 76 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1413.797 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 6 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1413.797 ; gain = 707.395
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1413.797 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Vivado/Projects/Pruc_CLOCK/Pruc_CLOCK.runs/synth_1/Digit_Clock.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Digit_Clock_utilization_synth.rpt -pb Digit_Clock_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr 14 17:51:01 2020...
