{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 27 20:36:48 2024 " "Info: Processing started: Thu Jun 27 20:36:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off puc_241 -c puc_241 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off puc_241 -c puc_241 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_in " "Info: Assuming node \"clk_in\" is an undefined clock" {  } { { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 824 520 688 840 "clk_in" "" } { 328 504 600 344 "clk_in" "" } { 496 520 592 512 "clk_in" "" } { 672 520 592 688 "clk_in" "" } { 816 688 784 832 "clk_in" "" } { 800 976 1080 816 "clk_in" "" } { 952 976 1080 968 "clk_in" "" } { 728 1368 1432 744 "clk_in" "" } { 848 1368 1432 864 "clk_in" "" } { 336 1216 1288 352 "clk_in" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_in" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_in memory rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[2\] register ram_256x8:inst5\|memory\[0\]\[3\] 75.15 MHz 13.307 ns Internal " "Info: Clock \"clk_in\" has Internal fmax of 75.15 MHz between source memory \"rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[2\]\" and destination register \"ram_256x8:inst5\|memory\[0\]\[3\]\" (period= 13.307 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.081 ns + Longest memory register " "Info: + Longest memory to register delay is 13.081 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.088 ns) 0.088 ns rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[2\] 1 MEM M4K_X26_Y18 266 " "Info: 1: + IC(0.000 ns) + CELL(0.088 ns) = 0.088 ns; Loc. = M4K_X26_Y18; Fanout = 266; MEM Node = 'rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[2] } "NODE_NAME" } } { "db/altsyncram_me71.tdf" "" { Text "D:/Puc/sistemas reconf/Trab4/db/altsyncram_me71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.059 ns) + CELL(0.420 ns) 1.567 ns ram_256x8:inst5\|Mux4~151 2 COMB LCCOMB_X28_Y19_N28 1 " "Info: 2: + IC(1.059 ns) + CELL(0.420 ns) = 1.567 ns; Loc. = LCCOMB_X28_Y19_N28; Fanout = 1; COMB Node = 'ram_256x8:inst5\|Mux4~151'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.479 ns" { rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[2] ram_256x8:inst5|Mux4~151 } "NODE_NAME" } } { "../Trab3/ram_256x8/ram_256x8.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/ram_256x8/ram_256x8.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.150 ns) 2.984 ns ram_256x8:inst5\|Mux4~152 3 COMB LCCOMB_X32_Y26_N22 1 " "Info: 3: + IC(1.267 ns) + CELL(0.150 ns) = 2.984 ns; Loc. = LCCOMB_X32_Y26_N22; Fanout = 1; COMB Node = 'ram_256x8:inst5\|Mux4~152'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.417 ns" { ram_256x8:inst5|Mux4~151 ram_256x8:inst5|Mux4~152 } "NODE_NAME" } } { "../Trab3/ram_256x8/ram_256x8.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/ram_256x8/ram_256x8.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.139 ns) + CELL(0.150 ns) 5.273 ns ram_256x8:inst5\|Mux4~153 4 COMB LCCOMB_X33_Y14_N0 1 " "Info: 4: + IC(2.139 ns) + CELL(0.150 ns) = 5.273 ns; Loc. = LCCOMB_X33_Y14_N0; Fanout = 1; COMB Node = 'ram_256x8:inst5\|Mux4~153'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.289 ns" { ram_256x8:inst5|Mux4~152 ram_256x8:inst5|Mux4~153 } "NODE_NAME" } } { "../Trab3/ram_256x8/ram_256x8.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/ram_256x8/ram_256x8.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 5.669 ns ram_256x8:inst5\|Mux4~156 5 COMB LCCOMB_X33_Y14_N2 1 " "Info: 5: + IC(0.246 ns) + CELL(0.150 ns) = 5.669 ns; Loc. = LCCOMB_X33_Y14_N2; Fanout = 1; COMB Node = 'ram_256x8:inst5\|Mux4~156'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { ram_256x8:inst5|Mux4~153 ram_256x8:inst5|Mux4~156 } "NODE_NAME" } } { "../Trab3/ram_256x8/ram_256x8.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/ram_256x8/ram_256x8.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.150 ns) 6.060 ns ram_256x8:inst5\|Mux4~157 6 COMB LCCOMB_X33_Y14_N20 1 " "Info: 6: + IC(0.241 ns) + CELL(0.150 ns) = 6.060 ns; Loc. = LCCOMB_X33_Y14_N20; Fanout = 1; COMB Node = 'ram_256x8:inst5\|Mux4~157'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.391 ns" { ram_256x8:inst5|Mux4~156 ram_256x8:inst5|Mux4~157 } "NODE_NAME" } } { "../Trab3/ram_256x8/ram_256x8.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/ram_256x8/ram_256x8.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.271 ns) 6.580 ns ram_256x8:inst5\|Mux4~168 7 COMB LCCOMB_X33_Y14_N6 1 " "Info: 7: + IC(0.249 ns) + CELL(0.271 ns) = 6.580 ns; Loc. = LCCOMB_X33_Y14_N6; Fanout = 1; COMB Node = 'ram_256x8:inst5\|Mux4~168'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.520 ns" { ram_256x8:inst5|Mux4~157 ram_256x8:inst5|Mux4~168 } "NODE_NAME" } } { "../Trab3/ram_256x8/ram_256x8.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/ram_256x8/ram_256x8.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.610 ns) + CELL(0.271 ns) 8.461 ns ram_256x8:inst5\|Mux4~169 8 COMB LCCOMB_X25_Y22_N12 1 " "Info: 8: + IC(1.610 ns) + CELL(0.271 ns) = 8.461 ns; Loc. = LCCOMB_X25_Y22_N12; Fanout = 1; COMB Node = 'ram_256x8:inst5\|Mux4~169'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.881 ns" { ram_256x8:inst5|Mux4~168 ram_256x8:inst5|Mux4~169 } "NODE_NAME" } } { "../Trab3/ram_256x8/ram_256x8.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/ram_256x8/ram_256x8.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.150 ns) 8.853 ns inst10\[3\]~46 9 COMB LCCOMB_X25_Y22_N14 3 " "Info: 9: + IC(0.242 ns) + CELL(0.150 ns) = 8.853 ns; Loc. = LCCOMB_X25_Y22_N14; Fanout = 3; COMB Node = 'inst10\[3\]~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { ram_256x8:inst5|Mux4~169 inst10[3]~46 } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 216 1000 1048 248 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.547 ns) + CELL(0.149 ns) 10.549 ns inst10\[3\]~55 10 COMB LCCOMB_X34_Y18_N22 259 " "Info: 10: + IC(1.547 ns) + CELL(0.149 ns) = 10.549 ns; Loc. = LCCOMB_X34_Y18_N22; Fanout = 259; COMB Node = 'inst10\[3\]~55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.696 ns" { inst10[3]~46 inst10[3]~55 } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 216 1000 1048 248 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.166 ns) + CELL(0.366 ns) 13.081 ns ram_256x8:inst5\|memory\[0\]\[3\] 11 REG LCFF_X30_Y25_N29 1 " "Info: 11: + IC(2.166 ns) + CELL(0.366 ns) = 13.081 ns; Loc. = LCFF_X30_Y25_N29; Fanout = 1; REG Node = 'ram_256x8:inst5\|memory\[0\]\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.532 ns" { inst10[3]~55 ram_256x8:inst5|memory[0][3] } "NODE_NAME" } } { "../Trab3/ram_256x8/ram_256x8.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/ram_256x8/ram_256x8.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.315 ns ( 17.70 % ) " "Info: Total cell delay = 2.315 ns ( 17.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.766 ns ( 82.30 % ) " "Info: Total interconnect delay = 10.766 ns ( 82.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.081 ns" { rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[2] ram_256x8:inst5|Mux4~151 ram_256x8:inst5|Mux4~152 ram_256x8:inst5|Mux4~153 ram_256x8:inst5|Mux4~156 ram_256x8:inst5|Mux4~157 ram_256x8:inst5|Mux4~168 ram_256x8:inst5|Mux4~169 inst10[3]~46 inst10[3]~55 ram_256x8:inst5|memory[0][3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.081 ns" { rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[2] {} ram_256x8:inst5|Mux4~151 {} ram_256x8:inst5|Mux4~152 {} ram_256x8:inst5|Mux4~153 {} ram_256x8:inst5|Mux4~156 {} ram_256x8:inst5|Mux4~157 {} ram_256x8:inst5|Mux4~168 {} ram_256x8:inst5|Mux4~169 {} inst10[3]~46 {} inst10[3]~55 {} ram_256x8:inst5|memory[0][3] {} } { 0.000ns 1.059ns 1.267ns 2.139ns 0.246ns 0.241ns 0.249ns 1.610ns 0.242ns 1.547ns 2.166ns } { 0.088ns 0.420ns 0.150ns 0.150ns 0.150ns 0.150ns 0.271ns 0.271ns 0.150ns 0.149ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.053 ns - Smallest " "Info: - Smallest clock skew is -0.053 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.674 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_in\" to destination register is 2.674 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 824 520 688 840 "clk_in" "" } { 328 504 600 344 "clk_in" "" } { 496 520 592 512 "clk_in" "" } { 672 520 592 688 "clk_in" "" } { 816 688 784 832 "clk_in" "" } { 800 976 1080 816 "clk_in" "" } { 952 976 1080 968 "clk_in" "" } { 728 1368 1432 744 "clk_in" "" } { 848 1368 1432 864 "clk_in" "" } { 336 1216 1288 352 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 2341 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2341; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 824 520 688 840 "clk_in" "" } { 328 504 600 344 "clk_in" "" } { 496 520 592 512 "clk_in" "" } { 672 520 592 688 "clk_in" "" } { 816 688 784 832 "clk_in" "" } { 800 976 1080 816 "clk_in" "" } { 952 976 1080 968 "clk_in" "" } { 728 1368 1432 744 "clk_in" "" } { 848 1368 1432 864 "clk_in" "" } { 336 1216 1288 352 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.537 ns) 2.674 ns ram_256x8:inst5\|memory\[0\]\[3\] 3 REG LCFF_X30_Y25_N29 1 " "Info: 3: + IC(1.020 ns) + CELL(0.537 ns) = 2.674 ns; Loc. = LCFF_X30_Y25_N29; Fanout = 1; REG Node = 'ram_256x8:inst5\|memory\[0\]\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { clk_in~clkctrl ram_256x8:inst5|memory[0][3] } "NODE_NAME" } } { "../Trab3/ram_256x8/ram_256x8.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/ram_256x8/ram_256x8.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.44 % ) " "Info: Total cell delay = 1.536 ns ( 57.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.138 ns ( 42.56 % ) " "Info: Total interconnect delay = 1.138 ns ( 42.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { clk_in clk_in~clkctrl ram_256x8:inst5|memory[0][3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} ram_256x8:inst5|memory[0][3] {} } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 2.727 ns - Longest memory " "Info: - Longest clock path from clock \"clk_in\" to source memory is 2.727 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 824 520 688 840 "clk_in" "" } { 328 504 600 344 "clk_in" "" } { 496 520 592 512 "clk_in" "" } { 672 520 592 688 "clk_in" "" } { 816 688 784 832 "clk_in" "" } { 800 976 1080 816 "clk_in" "" } { 952 976 1080 968 "clk_in" "" } { 728 1368 1432 744 "clk_in" "" } { 848 1368 1432 864 "clk_in" "" } { 336 1216 1288 352 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 2341 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2341; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 824 520 688 840 "clk_in" "" } { 328 504 600 344 "clk_in" "" } { 496 520 592 512 "clk_in" "" } { 672 520 592 688 "clk_in" "" } { 816 688 784 832 "clk_in" "" } { 800 976 1080 816 "clk_in" "" } { 952 976 1080 968 "clk_in" "" } { 728 1368 1432 744 "clk_in" "" } { 848 1368 1432 864 "clk_in" "" } { 336 1216 1288 352 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.975 ns) + CELL(0.635 ns) 2.727 ns rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[2\] 3 MEM M4K_X26_Y18 266 " "Info: 3: + IC(0.975 ns) + CELL(0.635 ns) = 2.727 ns; Loc. = M4K_X26_Y18; Fanout = 266; MEM Node = 'rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.610 ns" { clk_in~clkctrl rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[2] } "NODE_NAME" } } { "db/altsyncram_me71.tdf" "" { Text "D:/Puc/sistemas reconf/Trab4/db/altsyncram_me71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.634 ns ( 59.92 % ) " "Info: Total cell delay = 1.634 ns ( 59.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.093 ns ( 40.08 % ) " "Info: Total interconnect delay = 1.093 ns ( 40.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.727 ns" { clk_in clk_in~clkctrl rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.727 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[2] {} } { 0.000ns 0.000ns 0.118ns 0.975ns } { 0.000ns 0.999ns 0.000ns 0.635ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { clk_in clk_in~clkctrl ram_256x8:inst5|memory[0][3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} ram_256x8:inst5|memory[0][3] {} } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.727 ns" { clk_in clk_in~clkctrl rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.727 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[2] {} } { 0.000ns 0.000ns 0.118ns 0.975ns } { 0.000ns 0.999ns 0.000ns 0.635ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_me71.tdf" "" { Text "D:/Puc/sistemas reconf/Trab4/db/altsyncram_me71.tdf" 31 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../Trab3/ram_256x8/ram_256x8.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/ram_256x8/ram_256x8.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.081 ns" { rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[2] ram_256x8:inst5|Mux4~151 ram_256x8:inst5|Mux4~152 ram_256x8:inst5|Mux4~153 ram_256x8:inst5|Mux4~156 ram_256x8:inst5|Mux4~157 ram_256x8:inst5|Mux4~168 ram_256x8:inst5|Mux4~169 inst10[3]~46 inst10[3]~55 ram_256x8:inst5|memory[0][3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.081 ns" { rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[2] {} ram_256x8:inst5|Mux4~151 {} ram_256x8:inst5|Mux4~152 {} ram_256x8:inst5|Mux4~153 {} ram_256x8:inst5|Mux4~156 {} ram_256x8:inst5|Mux4~157 {} ram_256x8:inst5|Mux4~168 {} ram_256x8:inst5|Mux4~169 {} inst10[3]~46 {} inst10[3]~55 {} ram_256x8:inst5|memory[0][3] {} } { 0.000ns 1.059ns 1.267ns 2.139ns 0.246ns 0.241ns 0.249ns 1.610ns 0.242ns 1.547ns 2.166ns } { 0.088ns 0.420ns 0.150ns 0.150ns 0.150ns 0.150ns 0.271ns 0.271ns 0.150ns 0.149ns 0.366ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { clk_in clk_in~clkctrl ram_256x8:inst5|memory[0][3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} ram_256x8:inst5|memory[0][3] {} } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.727 ns" { clk_in clk_in~clkctrl rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.727 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[2] {} } { 0.000ns 0.000ns 0.118ns 0.975ns } { 0.000ns 0.999ns 0.000ns 0.635ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ram_256x8:inst5\|memory\[0\]\[3\] ledr\[3\] clk_in 11.588 ns register " "Info: tsu for register \"ram_256x8:inst5\|memory\[0\]\[3\]\" (data pin = \"ledr\[3\]\", clock pin = \"clk_in\") is 11.588 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.298 ns + Longest pin register " "Info: + Longest pin to register delay is 14.298 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ledr\[3\] 1 PIN PIN_AE12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_AE12; Fanout = 1; PIN Node = 'ledr\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledr[3] } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 632 888 1064 648 "ledr\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns ledr~4 2 COMB IOC_X31_Y0_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = IOC_X31_Y0_N2; Fanout = 1; COMB Node = 'ledr~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.850 ns" { ledr[3] ledr~4 } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 632 888 1064 648 "ledr\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.651 ns) + CELL(0.388 ns) 6.889 ns inst10\[3\]~43 3 COMB LCCOMB_X34_Y18_N26 1 " "Info: 3: + IC(5.651 ns) + CELL(0.388 ns) = 6.889 ns; Loc. = LCCOMB_X34_Y18_N26; Fanout = 1; COMB Node = 'inst10\[3\]~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.039 ns" { ledr~4 inst10[3]~43 } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 216 1000 1048 248 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.908 ns) + CELL(0.420 ns) 9.217 ns inst10\[3\]~44 4 COMB LCCOMB_X24_Y22_N14 1 " "Info: 4: + IC(1.908 ns) + CELL(0.420 ns) = 9.217 ns; Loc. = LCCOMB_X24_Y22_N14; Fanout = 1; COMB Node = 'inst10\[3\]~44'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.328 ns" { inst10[3]~43 inst10[3]~44 } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 216 1000 1048 248 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.416 ns) + CELL(0.437 ns) 10.070 ns inst10\[3\]~46 5 COMB LCCOMB_X25_Y22_N14 3 " "Info: 5: + IC(0.416 ns) + CELL(0.437 ns) = 10.070 ns; Loc. = LCCOMB_X25_Y22_N14; Fanout = 3; COMB Node = 'inst10\[3\]~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.853 ns" { inst10[3]~44 inst10[3]~46 } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 216 1000 1048 248 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.547 ns) + CELL(0.149 ns) 11.766 ns inst10\[3\]~55 6 COMB LCCOMB_X34_Y18_N22 259 " "Info: 6: + IC(1.547 ns) + CELL(0.149 ns) = 11.766 ns; Loc. = LCCOMB_X34_Y18_N22; Fanout = 259; COMB Node = 'inst10\[3\]~55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.696 ns" { inst10[3]~46 inst10[3]~55 } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 216 1000 1048 248 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.166 ns) + CELL(0.366 ns) 14.298 ns ram_256x8:inst5\|memory\[0\]\[3\] 7 REG LCFF_X30_Y25_N29 1 " "Info: 7: + IC(2.166 ns) + CELL(0.366 ns) = 14.298 ns; Loc. = LCFF_X30_Y25_N29; Fanout = 1; REG Node = 'ram_256x8:inst5\|memory\[0\]\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.532 ns" { inst10[3]~55 ram_256x8:inst5|memory[0][3] } "NODE_NAME" } } { "../Trab3/ram_256x8/ram_256x8.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/ram_256x8/ram_256x8.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.610 ns ( 18.25 % ) " "Info: Total cell delay = 2.610 ns ( 18.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.688 ns ( 81.75 % ) " "Info: Total interconnect delay = 11.688 ns ( 81.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.298 ns" { ledr[3] ledr~4 inst10[3]~43 inst10[3]~44 inst10[3]~46 inst10[3]~55 ram_256x8:inst5|memory[0][3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.298 ns" { ledr[3] {} ledr~4 {} inst10[3]~43 {} inst10[3]~44 {} inst10[3]~46 {} inst10[3]~55 {} ram_256x8:inst5|memory[0][3] {} } { 0.000ns 0.000ns 5.651ns 1.908ns 0.416ns 1.547ns 2.166ns } { 0.000ns 0.850ns 0.388ns 0.420ns 0.437ns 0.149ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../Trab3/ram_256x8/ram_256x8.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/ram_256x8/ram_256x8.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.674 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_in\" to destination register is 2.674 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 824 520 688 840 "clk_in" "" } { 328 504 600 344 "clk_in" "" } { 496 520 592 512 "clk_in" "" } { 672 520 592 688 "clk_in" "" } { 816 688 784 832 "clk_in" "" } { 800 976 1080 816 "clk_in" "" } { 952 976 1080 968 "clk_in" "" } { 728 1368 1432 744 "clk_in" "" } { 848 1368 1432 864 "clk_in" "" } { 336 1216 1288 352 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 2341 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2341; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 824 520 688 840 "clk_in" "" } { 328 504 600 344 "clk_in" "" } { 496 520 592 512 "clk_in" "" } { 672 520 592 688 "clk_in" "" } { 816 688 784 832 "clk_in" "" } { 800 976 1080 816 "clk_in" "" } { 952 976 1080 968 "clk_in" "" } { 728 1368 1432 744 "clk_in" "" } { 848 1368 1432 864 "clk_in" "" } { 336 1216 1288 352 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.537 ns) 2.674 ns ram_256x8:inst5\|memory\[0\]\[3\] 3 REG LCFF_X30_Y25_N29 1 " "Info: 3: + IC(1.020 ns) + CELL(0.537 ns) = 2.674 ns; Loc. = LCFF_X30_Y25_N29; Fanout = 1; REG Node = 'ram_256x8:inst5\|memory\[0\]\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { clk_in~clkctrl ram_256x8:inst5|memory[0][3] } "NODE_NAME" } } { "../Trab3/ram_256x8/ram_256x8.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/ram_256x8/ram_256x8.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.44 % ) " "Info: Total cell delay = 1.536 ns ( 57.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.138 ns ( 42.56 % ) " "Info: Total interconnect delay = 1.138 ns ( 42.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { clk_in clk_in~clkctrl ram_256x8:inst5|memory[0][3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} ram_256x8:inst5|memory[0][3] {} } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.298 ns" { ledr[3] ledr~4 inst10[3]~43 inst10[3]~44 inst10[3]~46 inst10[3]~55 ram_256x8:inst5|memory[0][3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.298 ns" { ledr[3] {} ledr~4 {} inst10[3]~43 {} inst10[3]~44 {} inst10[3]~46 {} inst10[3]~55 {} ram_256x8:inst5|memory[0][3] {} } { 0.000ns 0.000ns 5.651ns 1.908ns 0.416ns 1.547ns 2.166ns } { 0.000ns 0.850ns 0.388ns 0.420ns 0.437ns 0.149ns 0.366ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { clk_in clk_in~clkctrl ram_256x8:inst5|memory[0][3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} ram_256x8:inst5|memory[0][3] {} } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_in dext\[3\] rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[2\] 17.511 ns memory " "Info: tco from clock \"clk_in\" to destination pin \"dext\[3\]\" through memory \"rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[2\]\" is 17.511 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 2.727 ns + Longest memory " "Info: + Longest clock path from clock \"clk_in\" to source memory is 2.727 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 824 520 688 840 "clk_in" "" } { 328 504 600 344 "clk_in" "" } { 496 520 592 512 "clk_in" "" } { 672 520 592 688 "clk_in" "" } { 816 688 784 832 "clk_in" "" } { 800 976 1080 816 "clk_in" "" } { 952 976 1080 968 "clk_in" "" } { 728 1368 1432 744 "clk_in" "" } { 848 1368 1432 864 "clk_in" "" } { 336 1216 1288 352 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 2341 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2341; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 824 520 688 840 "clk_in" "" } { 328 504 600 344 "clk_in" "" } { 496 520 592 512 "clk_in" "" } { 672 520 592 688 "clk_in" "" } { 816 688 784 832 "clk_in" "" } { 800 976 1080 816 "clk_in" "" } { 952 976 1080 968 "clk_in" "" } { 728 1368 1432 744 "clk_in" "" } { 848 1368 1432 864 "clk_in" "" } { 336 1216 1288 352 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.975 ns) + CELL(0.635 ns) 2.727 ns rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[2\] 3 MEM M4K_X26_Y18 266 " "Info: 3: + IC(0.975 ns) + CELL(0.635 ns) = 2.727 ns; Loc. = M4K_X26_Y18; Fanout = 266; MEM Node = 'rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.610 ns" { clk_in~clkctrl rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[2] } "NODE_NAME" } } { "db/altsyncram_me71.tdf" "" { Text "D:/Puc/sistemas reconf/Trab4/db/altsyncram_me71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.634 ns ( 59.92 % ) " "Info: Total cell delay = 1.634 ns ( 59.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.093 ns ( 40.08 % ) " "Info: Total interconnect delay = 1.093 ns ( 40.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.727 ns" { clk_in clk_in~clkctrl rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.727 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[2] {} } { 0.000ns 0.000ns 0.118ns 0.975ns } { 0.000ns 0.999ns 0.000ns 0.635ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_me71.tdf" "" { Text "D:/Puc/sistemas reconf/Trab4/db/altsyncram_me71.tdf" 31 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.575 ns + Longest memory pin " "Info: + Longest memory to pin delay is 14.575 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.088 ns) 0.088 ns rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[2\] 1 MEM M4K_X26_Y18 266 " "Info: 1: + IC(0.000 ns) + CELL(0.088 ns) = 0.088 ns; Loc. = M4K_X26_Y18; Fanout = 266; MEM Node = 'rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[2] } "NODE_NAME" } } { "db/altsyncram_me71.tdf" "" { Text "D:/Puc/sistemas reconf/Trab4/db/altsyncram_me71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.059 ns) + CELL(0.420 ns) 1.567 ns ram_256x8:inst5\|Mux4~151 2 COMB LCCOMB_X28_Y19_N28 1 " "Info: 2: + IC(1.059 ns) + CELL(0.420 ns) = 1.567 ns; Loc. = LCCOMB_X28_Y19_N28; Fanout = 1; COMB Node = 'ram_256x8:inst5\|Mux4~151'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.479 ns" { rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[2] ram_256x8:inst5|Mux4~151 } "NODE_NAME" } } { "../Trab3/ram_256x8/ram_256x8.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/ram_256x8/ram_256x8.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.150 ns) 2.984 ns ram_256x8:inst5\|Mux4~152 3 COMB LCCOMB_X32_Y26_N22 1 " "Info: 3: + IC(1.267 ns) + CELL(0.150 ns) = 2.984 ns; Loc. = LCCOMB_X32_Y26_N22; Fanout = 1; COMB Node = 'ram_256x8:inst5\|Mux4~152'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.417 ns" { ram_256x8:inst5|Mux4~151 ram_256x8:inst5|Mux4~152 } "NODE_NAME" } } { "../Trab3/ram_256x8/ram_256x8.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/ram_256x8/ram_256x8.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.139 ns) + CELL(0.150 ns) 5.273 ns ram_256x8:inst5\|Mux4~153 4 COMB LCCOMB_X33_Y14_N0 1 " "Info: 4: + IC(2.139 ns) + CELL(0.150 ns) = 5.273 ns; Loc. = LCCOMB_X33_Y14_N0; Fanout = 1; COMB Node = 'ram_256x8:inst5\|Mux4~153'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.289 ns" { ram_256x8:inst5|Mux4~152 ram_256x8:inst5|Mux4~153 } "NODE_NAME" } } { "../Trab3/ram_256x8/ram_256x8.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/ram_256x8/ram_256x8.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 5.669 ns ram_256x8:inst5\|Mux4~156 5 COMB LCCOMB_X33_Y14_N2 1 " "Info: 5: + IC(0.246 ns) + CELL(0.150 ns) = 5.669 ns; Loc. = LCCOMB_X33_Y14_N2; Fanout = 1; COMB Node = 'ram_256x8:inst5\|Mux4~156'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { ram_256x8:inst5|Mux4~153 ram_256x8:inst5|Mux4~156 } "NODE_NAME" } } { "../Trab3/ram_256x8/ram_256x8.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/ram_256x8/ram_256x8.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.150 ns) 6.060 ns ram_256x8:inst5\|Mux4~157 6 COMB LCCOMB_X33_Y14_N20 1 " "Info: 6: + IC(0.241 ns) + CELL(0.150 ns) = 6.060 ns; Loc. = LCCOMB_X33_Y14_N20; Fanout = 1; COMB Node = 'ram_256x8:inst5\|Mux4~157'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.391 ns" { ram_256x8:inst5|Mux4~156 ram_256x8:inst5|Mux4~157 } "NODE_NAME" } } { "../Trab3/ram_256x8/ram_256x8.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/ram_256x8/ram_256x8.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.271 ns) 6.580 ns ram_256x8:inst5\|Mux4~168 7 COMB LCCOMB_X33_Y14_N6 1 " "Info: 7: + IC(0.249 ns) + CELL(0.271 ns) = 6.580 ns; Loc. = LCCOMB_X33_Y14_N6; Fanout = 1; COMB Node = 'ram_256x8:inst5\|Mux4~168'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.520 ns" { ram_256x8:inst5|Mux4~157 ram_256x8:inst5|Mux4~168 } "NODE_NAME" } } { "../Trab3/ram_256x8/ram_256x8.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/ram_256x8/ram_256x8.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.610 ns) + CELL(0.271 ns) 8.461 ns ram_256x8:inst5\|Mux4~169 8 COMB LCCOMB_X25_Y22_N12 1 " "Info: 8: + IC(1.610 ns) + CELL(0.271 ns) = 8.461 ns; Loc. = LCCOMB_X25_Y22_N12; Fanout = 1; COMB Node = 'ram_256x8:inst5\|Mux4~169'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.881 ns" { ram_256x8:inst5|Mux4~168 ram_256x8:inst5|Mux4~169 } "NODE_NAME" } } { "../Trab3/ram_256x8/ram_256x8.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/ram_256x8/ram_256x8.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.150 ns) 8.853 ns inst10\[3\]~46 9 COMB LCCOMB_X25_Y22_N14 3 " "Info: 9: + IC(0.242 ns) + CELL(0.150 ns) = 8.853 ns; Loc. = LCCOMB_X25_Y22_N14; Fanout = 3; COMB Node = 'inst10\[3\]~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { ram_256x8:inst5|Mux4~169 inst10[3]~46 } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 216 1000 1048 248 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.924 ns) + CELL(2.798 ns) 14.575 ns dext\[3\] 10 PIN PIN_AE11 0 " "Info: 10: + IC(2.924 ns) + CELL(2.798 ns) = 14.575 ns; Loc. = PIN_AE11; Fanout = 0; PIN Node = 'dext\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.722 ns" { inst10[3]~46 dext[3] } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 720 1808 1984 736 "dext\[7..0\]" "" } { 216 808 1000 232 "dext\[7..0\]" "" } { 712 1744 1808 728 "dext\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.598 ns ( 31.55 % ) " "Info: Total cell delay = 4.598 ns ( 31.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.977 ns ( 68.45 % ) " "Info: Total interconnect delay = 9.977 ns ( 68.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.575 ns" { rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[2] ram_256x8:inst5|Mux4~151 ram_256x8:inst5|Mux4~152 ram_256x8:inst5|Mux4~153 ram_256x8:inst5|Mux4~156 ram_256x8:inst5|Mux4~157 ram_256x8:inst5|Mux4~168 ram_256x8:inst5|Mux4~169 inst10[3]~46 dext[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.575 ns" { rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[2] {} ram_256x8:inst5|Mux4~151 {} ram_256x8:inst5|Mux4~152 {} ram_256x8:inst5|Mux4~153 {} ram_256x8:inst5|Mux4~156 {} ram_256x8:inst5|Mux4~157 {} ram_256x8:inst5|Mux4~168 {} ram_256x8:inst5|Mux4~169 {} inst10[3]~46 {} dext[3] {} } { 0.000ns 1.059ns 1.267ns 2.139ns 0.246ns 0.241ns 0.249ns 1.610ns 0.242ns 2.924ns } { 0.088ns 0.420ns 0.150ns 0.150ns 0.150ns 0.150ns 0.271ns 0.271ns 0.150ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.727 ns" { clk_in clk_in~clkctrl rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.727 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[2] {} } { 0.000ns 0.000ns 0.118ns 0.975ns } { 0.000ns 0.999ns 0.000ns 0.635ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.575 ns" { rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[2] ram_256x8:inst5|Mux4~151 ram_256x8:inst5|Mux4~152 ram_256x8:inst5|Mux4~153 ram_256x8:inst5|Mux4~156 ram_256x8:inst5|Mux4~157 ram_256x8:inst5|Mux4~168 ram_256x8:inst5|Mux4~169 inst10[3]~46 dext[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.575 ns" { rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[2] {} ram_256x8:inst5|Mux4~151 {} ram_256x8:inst5|Mux4~152 {} ram_256x8:inst5|Mux4~153 {} ram_256x8:inst5|Mux4~156 {} ram_256x8:inst5|Mux4~157 {} ram_256x8:inst5|Mux4~168 {} ram_256x8:inst5|Mux4~169 {} inst10[3]~46 {} dext[3] {} } { 0.000ns 1.059ns 1.267ns 2.139ns 0.246ns 0.241ns 0.249ns 1.610ns 0.242ns 2.924ns } { 0.088ns 0.420ns 0.150ns 0.150ns 0.150ns 0.150ns 0.271ns 0.271ns 0.150ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "ledr\[3\] dext\[3\] 15.792 ns Longest " "Info: Longest tpd from source pin \"ledr\[3\]\" to destination pin \"dext\[3\]\" is 15.792 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ledr\[3\] 1 PIN PIN_AE12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_AE12; Fanout = 1; PIN Node = 'ledr\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledr[3] } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 632 888 1064 648 "ledr\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns ledr~4 2 COMB IOC_X31_Y0_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = IOC_X31_Y0_N2; Fanout = 1; COMB Node = 'ledr~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.850 ns" { ledr[3] ledr~4 } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 632 888 1064 648 "ledr\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.651 ns) + CELL(0.388 ns) 6.889 ns inst10\[3\]~43 3 COMB LCCOMB_X34_Y18_N26 1 " "Info: 3: + IC(5.651 ns) + CELL(0.388 ns) = 6.889 ns; Loc. = LCCOMB_X34_Y18_N26; Fanout = 1; COMB Node = 'inst10\[3\]~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.039 ns" { ledr~4 inst10[3]~43 } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 216 1000 1048 248 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.908 ns) + CELL(0.420 ns) 9.217 ns inst10\[3\]~44 4 COMB LCCOMB_X24_Y22_N14 1 " "Info: 4: + IC(1.908 ns) + CELL(0.420 ns) = 9.217 ns; Loc. = LCCOMB_X24_Y22_N14; Fanout = 1; COMB Node = 'inst10\[3\]~44'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.328 ns" { inst10[3]~43 inst10[3]~44 } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 216 1000 1048 248 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.416 ns) + CELL(0.437 ns) 10.070 ns inst10\[3\]~46 5 COMB LCCOMB_X25_Y22_N14 3 " "Info: 5: + IC(0.416 ns) + CELL(0.437 ns) = 10.070 ns; Loc. = LCCOMB_X25_Y22_N14; Fanout = 3; COMB Node = 'inst10\[3\]~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.853 ns" { inst10[3]~44 inst10[3]~46 } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 216 1000 1048 248 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.924 ns) + CELL(2.798 ns) 15.792 ns dext\[3\] 6 PIN PIN_AE11 0 " "Info: 6: + IC(2.924 ns) + CELL(2.798 ns) = 15.792 ns; Loc. = PIN_AE11; Fanout = 0; PIN Node = 'dext\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.722 ns" { inst10[3]~46 dext[3] } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 720 1808 1984 736 "dext\[7..0\]" "" } { 216 808 1000 232 "dext\[7..0\]" "" } { 712 1744 1808 728 "dext\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.893 ns ( 30.98 % ) " "Info: Total cell delay = 4.893 ns ( 30.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.899 ns ( 69.02 % ) " "Info: Total interconnect delay = 10.899 ns ( 69.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.792 ns" { ledr[3] ledr~4 inst10[3]~43 inst10[3]~44 inst10[3]~46 dext[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.792 ns" { ledr[3] {} ledr~4 {} inst10[3]~43 {} inst10[3]~44 {} inst10[3]~46 {} dext[3] {} } { 0.000ns 0.000ns 5.651ns 1.908ns 0.416ns 2.924ns } { 0.000ns 0.850ns 0.388ns 0.420ns 0.437ns 2.798ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "RegBank:inst2\|regs\[4\]\[7\] sw\[7\] clk_in -7.051 ns register " "Info: th for register \"RegBank:inst2\|regs\[4\]\[7\]\" (data pin = \"sw\[7\]\", clock pin = \"clk_in\") is -7.051 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.671 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to destination register is 2.671 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 824 520 688 840 "clk_in" "" } { 328 504 600 344 "clk_in" "" } { 496 520 592 512 "clk_in" "" } { 672 520 592 688 "clk_in" "" } { 816 688 784 832 "clk_in" "" } { 800 976 1080 816 "clk_in" "" } { 952 976 1080 968 "clk_in" "" } { 728 1368 1432 744 "clk_in" "" } { 848 1368 1432 864 "clk_in" "" } { 336 1216 1288 352 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 2341 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2341; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 824 520 688 840 "clk_in" "" } { 328 504 600 344 "clk_in" "" } { 496 520 592 512 "clk_in" "" } { 672 520 592 688 "clk_in" "" } { 816 688 784 832 "clk_in" "" } { 800 976 1080 816 "clk_in" "" } { 952 976 1080 968 "clk_in" "" } { 728 1368 1432 744 "clk_in" "" } { 848 1368 1432 864 "clk_in" "" } { 336 1216 1288 352 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.537 ns) 2.671 ns RegBank:inst2\|regs\[4\]\[7\] 3 REG LCFF_X21_Y24_N21 2 " "Info: 3: + IC(1.017 ns) + CELL(0.537 ns) = 2.671 ns; Loc. = LCFF_X21_Y24_N21; Fanout = 2; REG Node = 'RegBank:inst2\|regs\[4\]\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { clk_in~clkctrl RegBank:inst2|regs[4][7] } "NODE_NAME" } } { "../Trab2/RegBank/RegBank.vhd" "" { Text "D:/Puc/sistemas reconf/Trab2/RegBank/RegBank.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.51 % ) " "Info: Total cell delay = 1.536 ns ( 57.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.135 ns ( 42.49 % ) " "Info: Total interconnect delay = 1.135 ns ( 42.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { clk_in clk_in~clkctrl RegBank:inst2|regs[4][7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} RegBank:inst2|regs[4][7] {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../Trab2/RegBank/RegBank.vhd" "" { Text "D:/Puc/sistemas reconf/Trab2/RegBank/RegBank.vhd" 35 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.988 ns - Shortest pin register " "Info: - Shortest pin to register delay is 9.988 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sw\[7\] 1 PIN PIN_AC12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_AC12; Fanout = 1; PIN Node = 'sw\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[7] } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 680 888 1064 696 "sw\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns sw~0 2 COMB IOC_X24_Y0_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = IOC_X24_Y0_N0; Fanout = 1; COMB Node = 'sw~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { sw[7] sw~0 } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 680 888 1064 696 "sw\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.633 ns) + CELL(0.420 ns) 6.883 ns inst10\[7\]~27 3 COMB LCCOMB_X24_Y22_N10 1 " "Info: 3: + IC(5.633 ns) + CELL(0.420 ns) = 6.883 ns; Loc. = LCCOMB_X24_Y22_N10; Fanout = 1; COMB Node = 'inst10\[7\]~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.053 ns" { sw~0 inst10[7]~27 } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 216 1000 1048 248 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.446 ns) + CELL(0.420 ns) 7.749 ns inst10\[7\]~28 4 COMB LCCOMB_X24_Y22_N6 1 " "Info: 4: + IC(0.446 ns) + CELL(0.420 ns) = 7.749 ns; Loc. = LCCOMB_X24_Y22_N6; Fanout = 1; COMB Node = 'inst10\[7\]~28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.866 ns" { inst10[7]~27 inst10[7]~28 } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 216 1000 1048 248 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.738 ns) + CELL(0.150 ns) 8.637 ns inst10\[7\]~30 5 COMB LCCOMB_X25_Y20_N6 3 " "Info: 5: + IC(0.738 ns) + CELL(0.150 ns) = 8.637 ns; Loc. = LCCOMB_X25_Y20_N6; Fanout = 3; COMB Node = 'inst10\[7\]~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.888 ns" { inst10[7]~28 inst10[7]~30 } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 216 1000 1048 248 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.271 ns) 9.904 ns busmux:inst9\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[7\]~2 6 COMB LCCOMB_X21_Y24_N20 8 " "Info: 6: + IC(0.996 ns) + CELL(0.271 ns) = 9.904 ns; Loc. = LCCOMB_X21_Y24_N20; Fanout = 8; COMB Node = 'busmux:inst9\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[7\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.267 ns" { inst10[7]~30 busmux:inst9|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~2 } "NODE_NAME" } } { "db/mux_smc.tdf" "" { Text "D:/Puc/sistemas reconf/Trab4/db/mux_smc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 9.988 ns RegBank:inst2\|regs\[4\]\[7\] 7 REG LCFF_X21_Y24_N21 2 " "Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 9.988 ns; Loc. = LCFF_X21_Y24_N21; Fanout = 2; REG Node = 'RegBank:inst2\|regs\[4\]\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { busmux:inst9|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~2 RegBank:inst2|regs[4][7] } "NODE_NAME" } } { "../Trab2/RegBank/RegBank.vhd" "" { Text "D:/Puc/sistemas reconf/Trab2/RegBank/RegBank.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.175 ns ( 21.78 % ) " "Info: Total cell delay = 2.175 ns ( 21.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.813 ns ( 78.22 % ) " "Info: Total interconnect delay = 7.813 ns ( 78.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.988 ns" { sw[7] sw~0 inst10[7]~27 inst10[7]~28 inst10[7]~30 busmux:inst9|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~2 RegBank:inst2|regs[4][7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.988 ns" { sw[7] {} sw~0 {} inst10[7]~27 {} inst10[7]~28 {} inst10[7]~30 {} busmux:inst9|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~2 {} RegBank:inst2|regs[4][7] {} } { 0.000ns 0.000ns 5.633ns 0.446ns 0.738ns 0.996ns 0.000ns } { 0.000ns 0.830ns 0.420ns 0.420ns 0.150ns 0.271ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { clk_in clk_in~clkctrl RegBank:inst2|regs[4][7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} RegBank:inst2|regs[4][7] {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.988 ns" { sw[7] sw~0 inst10[7]~27 inst10[7]~28 inst10[7]~30 busmux:inst9|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~2 RegBank:inst2|regs[4][7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.988 ns" { sw[7] {} sw~0 {} inst10[7]~27 {} inst10[7]~28 {} inst10[7]~30 {} busmux:inst9|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~2 {} RegBank:inst2|regs[4][7] {} } { 0.000ns 0.000ns 5.633ns 0.446ns 0.738ns 0.996ns 0.000ns } { 0.000ns 0.830ns 0.420ns 0.420ns 0.150ns 0.271ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "206 " "Info: Peak virtual memory: 206 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 27 20:36:49 2024 " "Info: Processing ended: Thu Jun 27 20:36:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
