Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o F:/FPGA/GUOYUANFPGA/InstructionMem_isim_beh.exe -prj F:/FPGA/GUOYUANFPGA/InstructionMem_beh.prj work.InstructionMem 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "F:/FPGA/GUOYUANFPGA/InstructionMem.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 159076 KB
Fuse CPU Usage: 312 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package textio
Compiling architecture behavioral of entity instructionmem
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 VHDL Units
Built simulation executable F:/FPGA/GUOYUANFPGA/InstructionMem_isim_beh.exe
Fuse Memory Usage: 176132 KB
Fuse CPU Usage: 468 ms
