#[doc = "Register `ded_enable_clr_reg0` reader"]
pub type R = crate::R<DedEnableClrReg0Spec>;
#[doc = "Register `ded_enable_clr_reg0` writer"]
pub type W = crate::W<DedEnableClrReg0Spec>;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR` reader - 0:0\\]
Interrupt Enable Clear Register for cpu0_itag_ram0_pend"]
pub type InterruptEnableClearR = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR` writer - 0:0\\]
Interrupt Enable Clear Register for cpu0_itag_ram0_pend"]
pub type InterruptEnableClearW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR` reader - 1:1\\]
Interrupt Enable Clear Register for cpu0_itag_ram1_pend"]
pub type InterruptEnableClearR = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR` writer - 1:1\\]
Interrupt Enable Clear Register for cpu0_itag_ram1_pend"]
pub type InterruptEnableClearW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR` reader - 2:2\\]
Interrupt Enable Clear Register for cpu0_itag_ram2_pend"]
pub type InterruptEnableClearR = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR` writer - 2:2\\]
Interrupt Enable Clear Register for cpu0_itag_ram2_pend"]
pub type InterruptEnableClearW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR` reader - 3:3\\]
Interrupt Enable Clear Register for cpu0_itag_ram3_pend"]
pub type InterruptEnableClearR = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR` writer - 3:3\\]
Interrupt Enable Clear Register for cpu0_itag_ram3_pend"]
pub type InterruptEnableClearW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR` reader - 4:4\\]
Interrupt Enable Clear Register for cpu0_idata_bank0_pend"]
pub type InterruptEnableClearR = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR` writer - 4:4\\]
Interrupt Enable Clear Register for cpu0_idata_bank0_pend"]
pub type InterruptEnableClearW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR` reader - 5:5\\]
Interrupt Enable Clear Register for cpu0_idata_bank1_pend"]
pub type InterruptEnableClearR = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR` writer - 5:5\\]
Interrupt Enable Clear Register for cpu0_idata_bank1_pend"]
pub type InterruptEnableClearW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR` reader - 6:6\\]
Interrupt Enable Clear Register for cpu0_idata_bank2_pend"]
pub type InterruptEnableClearR = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR` writer - 6:6\\]
Interrupt Enable Clear Register for cpu0_idata_bank2_pend"]
pub type InterruptEnableClearW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR` reader - 7:7\\]
Interrupt Enable Clear Register for cpu0_idata_bank3_pend"]
pub type InterruptEnableClearR = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR` writer - 7:7\\]
Interrupt Enable Clear Register for cpu0_idata_bank3_pend"]
pub type InterruptEnableClearW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR` reader - 8:8\\]
Interrupt Enable Clear Register for cpu0_dtag_ram0_pend"]
pub type InterruptEnableClearR = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR` writer - 8:8\\]
Interrupt Enable Clear Register for cpu0_dtag_ram0_pend"]
pub type InterruptEnableClearW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR` reader - 9:9\\]
Interrupt Enable Clear Register for cpu0_dtag_ram1_pend"]
pub type InterruptEnableClearR = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR` writer - 9:9\\]
Interrupt Enable Clear Register for cpu0_dtag_ram1_pend"]
pub type InterruptEnableClearW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR` reader - 10:10\\]
Interrupt Enable Clear Register for cpu0_dtag_ram2_pend"]
pub type InterruptEnableClearR = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR` writer - 10:10\\]
Interrupt Enable Clear Register for cpu0_dtag_ram2_pend"]
pub type InterruptEnableClearW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR` reader - 11:11\\]
Interrupt Enable Clear Register for cpu0_dtag_ram3_pend"]
pub type InterruptEnableClearR = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR` writer - 11:11\\]
Interrupt Enable Clear Register for cpu0_dtag_ram3_pend"]
pub type InterruptEnableClearW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR` reader - 12:12\\]
Interrupt Enable Clear Register for cpu0_ddirty_ram_pend"]
pub type InterruptEnableClearR = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR` writer - 12:12\\]
Interrupt Enable Clear Register for cpu0_ddirty_ram_pend"]
pub type InterruptEnableClearW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR` reader - 13:13\\]
Interrupt Enable Clear Register for cpu0_ddata_ram0_pend"]
pub type InterruptEnableClearR = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR` writer - 13:13\\]
Interrupt Enable Clear Register for cpu0_ddata_ram0_pend"]
pub type InterruptEnableClearW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR` reader - 14:14\\]
Interrupt Enable Clear Register for cpu0_ddata_ram1_pend"]
pub type InterruptEnableClearR = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR` writer - 14:14\\]
Interrupt Enable Clear Register for cpu0_ddata_ram1_pend"]
pub type InterruptEnableClearW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR` reader - 15:15\\]
Interrupt Enable Clear Register for cpu0_ddata_ram2_pend"]
pub type InterruptEnableClearR = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR` writer - 15:15\\]
Interrupt Enable Clear Register for cpu0_ddata_ram2_pend"]
pub type InterruptEnableClearW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR` reader - 16:16\\]
Interrupt Enable Clear Register for cpu0_ddata_ram3_pend"]
pub type InterruptEnableClearR = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR` writer - 16:16\\]
Interrupt Enable Clear Register for cpu0_ddata_ram3_pend"]
pub type InterruptEnableClearW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR` reader - 17:17\\]
Interrupt Enable Clear Register for cpu0_ddata_ram4_pend"]
pub type InterruptEnableClearR = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR` writer - 17:17\\]
Interrupt Enable Clear Register for cpu0_ddata_ram4_pend"]
pub type InterruptEnableClearW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR` reader - 18:18\\]
Interrupt Enable Clear Register for cpu0_ddata_ram5_pend"]
pub type InterruptEnableClearR = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR` writer - 18:18\\]
Interrupt Enable Clear Register for cpu0_ddata_ram5_pend"]
pub type InterruptEnableClearW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR` reader - 19:19\\]
Interrupt Enable Clear Register for cpu0_ddata_ram6_pend"]
pub type InterruptEnableClearR = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR` writer - 19:19\\]
Interrupt Enable Clear Register for cpu0_ddata_ram6_pend"]
pub type InterruptEnableClearW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR` reader - 20:20\\]
Interrupt Enable Clear Register for cpu0_ddata_ram7_pend"]
pub type InterruptEnableClearR = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR` writer - 20:20\\]
Interrupt Enable Clear Register for cpu0_ddata_ram7_pend"]
pub type InterruptEnableClearW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR` reader - 21:21\\]
Interrupt Enable Clear Register for atcm0_bank0_pend"]
pub type InterruptEnableClearR = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR` writer - 21:21\\]
Interrupt Enable Clear Register for atcm0_bank0_pend"]
pub type InterruptEnableClearW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR` reader - 22:22\\]
Interrupt Enable Clear Register for atcm0_bank1_pend"]
pub type InterruptEnableClearR = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR` writer - 22:22\\]
Interrupt Enable Clear Register for atcm0_bank1_pend"]
pub type InterruptEnableClearW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR` reader - 23:23\\]
Interrupt Enable Clear Register for b0tcm0_bank0_pend"]
pub type InterruptEnableClearR = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR` writer - 23:23\\]
Interrupt Enable Clear Register for b0tcm0_bank0_pend"]
pub type InterruptEnableClearW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR` reader - 24:24\\]
Interrupt Enable Clear Register for b0tcm0_bank1_pend"]
pub type InterruptEnableClearR = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR` writer - 24:24\\]
Interrupt Enable Clear Register for b0tcm0_bank1_pend"]
pub type InterruptEnableClearW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR` reader - 25:25\\]
Interrupt Enable Clear Register for b1tcm0_bank0_pend"]
pub type InterruptEnableClearR = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR` writer - 25:25\\]
Interrupt Enable Clear Register for b1tcm0_bank0_pend"]
pub type InterruptEnableClearW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR` reader - 26:26\\]
Interrupt Enable Clear Register for b1tcm0_bank1_pend"]
pub type InterruptEnableClearR = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR` writer - 26:26\\]
Interrupt Enable Clear Register for b1tcm0_bank1_pend"]
pub type InterruptEnableClearW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR` reader - 27:27\\]
Interrupt Enable Clear Register for cpu0_ks_vim_ramecc_pend"]
pub type InterruptEnableClearR = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR` writer - 27:27\\]
Interrupt Enable Clear Register for cpu0_ks_vim_ramecc_pend"]
pub type InterruptEnableClearW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR` reader - 28:28\\]
Interrupt Enable Clear Register for atcm1_bank0_pend"]
pub type InterruptEnableClearR = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR` writer - 28:28\\]
Interrupt Enable Clear Register for atcm1_bank0_pend"]
pub type InterruptEnableClearW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR` reader - 29:29\\]
Interrupt Enable Clear Register for atcm1_bank1_pend"]
pub type InterruptEnableClearR = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR` writer - 29:29\\]
Interrupt Enable Clear Register for atcm1_bank1_pend"]
pub type InterruptEnableClearW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR` reader - 30:30\\]
Interrupt Enable Clear Register for b0tcm1_bank0_pend"]
pub type InterruptEnableClearR = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR` writer - 30:30\\]
Interrupt Enable Clear Register for b0tcm1_bank0_pend"]
pub type InterruptEnableClearW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR` reader - 31:31\\]
Interrupt Enable Clear Register for b0tcm1_bank1_pend"]
pub type InterruptEnableClearR = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR` writer - 31:31\\]
Interrupt Enable Clear Register for b0tcm1_bank1_pend"]
pub type InterruptEnableClearW<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0 - 0:0\\]
Interrupt Enable Clear Register for cpu0_itag_ram0_pend"]
    #[inline(always)]
    pub fn interrupt_enable_clear(&self) -> InterruptEnableClearR {
        InterruptEnableClearR::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - 1:1\\]
Interrupt Enable Clear Register for cpu0_itag_ram1_pend"]
    #[inline(always)]
    pub fn interrupt_enable_clear(&self) -> InterruptEnableClearR {
        InterruptEnableClearR::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - 2:2\\]
Interrupt Enable Clear Register for cpu0_itag_ram2_pend"]
    #[inline(always)]
    pub fn interrupt_enable_clear(&self) -> InterruptEnableClearR {
        InterruptEnableClearR::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - 3:3\\]
Interrupt Enable Clear Register for cpu0_itag_ram3_pend"]
    #[inline(always)]
    pub fn interrupt_enable_clear(&self) -> InterruptEnableClearR {
        InterruptEnableClearR::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - 4:4\\]
Interrupt Enable Clear Register for cpu0_idata_bank0_pend"]
    #[inline(always)]
    pub fn interrupt_enable_clear(&self) -> InterruptEnableClearR {
        InterruptEnableClearR::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - 5:5\\]
Interrupt Enable Clear Register for cpu0_idata_bank1_pend"]
    #[inline(always)]
    pub fn interrupt_enable_clear(&self) -> InterruptEnableClearR {
        InterruptEnableClearR::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - 6:6\\]
Interrupt Enable Clear Register for cpu0_idata_bank2_pend"]
    #[inline(always)]
    pub fn interrupt_enable_clear(&self) -> InterruptEnableClearR {
        InterruptEnableClearR::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - 7:7\\]
Interrupt Enable Clear Register for cpu0_idata_bank3_pend"]
    #[inline(always)]
    pub fn interrupt_enable_clear(&self) -> InterruptEnableClearR {
        InterruptEnableClearR::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - 8:8\\]
Interrupt Enable Clear Register for cpu0_dtag_ram0_pend"]
    #[inline(always)]
    pub fn interrupt_enable_clear(&self) -> InterruptEnableClearR {
        InterruptEnableClearR::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - 9:9\\]
Interrupt Enable Clear Register for cpu0_dtag_ram1_pend"]
    #[inline(always)]
    pub fn interrupt_enable_clear(&self) -> InterruptEnableClearR {
        InterruptEnableClearR::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - 10:10\\]
Interrupt Enable Clear Register for cpu0_dtag_ram2_pend"]
    #[inline(always)]
    pub fn interrupt_enable_clear(&self) -> InterruptEnableClearR {
        InterruptEnableClearR::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - 11:11\\]
Interrupt Enable Clear Register for cpu0_dtag_ram3_pend"]
    #[inline(always)]
    pub fn interrupt_enable_clear(&self) -> InterruptEnableClearR {
        InterruptEnableClearR::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12 - 12:12\\]
Interrupt Enable Clear Register for cpu0_ddirty_ram_pend"]
    #[inline(always)]
    pub fn interrupt_enable_clear(&self) -> InterruptEnableClearR {
        InterruptEnableClearR::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13 - 13:13\\]
Interrupt Enable Clear Register for cpu0_ddata_ram0_pend"]
    #[inline(always)]
    pub fn interrupt_enable_clear(&self) -> InterruptEnableClearR {
        InterruptEnableClearR::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14 - 14:14\\]
Interrupt Enable Clear Register for cpu0_ddata_ram1_pend"]
    #[inline(always)]
    pub fn interrupt_enable_clear(&self) -> InterruptEnableClearR {
        InterruptEnableClearR::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15 - 15:15\\]
Interrupt Enable Clear Register for cpu0_ddata_ram2_pend"]
    #[inline(always)]
    pub fn interrupt_enable_clear(&self) -> InterruptEnableClearR {
        InterruptEnableClearR::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 16 - 16:16\\]
Interrupt Enable Clear Register for cpu0_ddata_ram3_pend"]
    #[inline(always)]
    pub fn interrupt_enable_clear(&self) -> InterruptEnableClearR {
        InterruptEnableClearR::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 17 - 17:17\\]
Interrupt Enable Clear Register for cpu0_ddata_ram4_pend"]
    #[inline(always)]
    pub fn interrupt_enable_clear(&self) -> InterruptEnableClearR {
        InterruptEnableClearR::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bit 18 - 18:18\\]
Interrupt Enable Clear Register for cpu0_ddata_ram5_pend"]
    #[inline(always)]
    pub fn interrupt_enable_clear(&self) -> InterruptEnableClearR {
        InterruptEnableClearR::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 19 - 19:19\\]
Interrupt Enable Clear Register for cpu0_ddata_ram6_pend"]
    #[inline(always)]
    pub fn interrupt_enable_clear(&self) -> InterruptEnableClearR {
        InterruptEnableClearR::new(((self.bits >> 19) & 1) != 0)
    }
    #[doc = "Bit 20 - 20:20\\]
Interrupt Enable Clear Register for cpu0_ddata_ram7_pend"]
    #[inline(always)]
    pub fn interrupt_enable_clear(&self) -> InterruptEnableClearR {
        InterruptEnableClearR::new(((self.bits >> 20) & 1) != 0)
    }
    #[doc = "Bit 21 - 21:21\\]
Interrupt Enable Clear Register for atcm0_bank0_pend"]
    #[inline(always)]
    pub fn interrupt_enable_clear(&self) -> InterruptEnableClearR {
        InterruptEnableClearR::new(((self.bits >> 21) & 1) != 0)
    }
    #[doc = "Bit 22 - 22:22\\]
Interrupt Enable Clear Register for atcm0_bank1_pend"]
    #[inline(always)]
    pub fn interrupt_enable_clear(&self) -> InterruptEnableClearR {
        InterruptEnableClearR::new(((self.bits >> 22) & 1) != 0)
    }
    #[doc = "Bit 23 - 23:23\\]
Interrupt Enable Clear Register for b0tcm0_bank0_pend"]
    #[inline(always)]
    pub fn interrupt_enable_clear(&self) -> InterruptEnableClearR {
        InterruptEnableClearR::new(((self.bits >> 23) & 1) != 0)
    }
    #[doc = "Bit 24 - 24:24\\]
Interrupt Enable Clear Register for b0tcm0_bank1_pend"]
    #[inline(always)]
    pub fn interrupt_enable_clear(&self) -> InterruptEnableClearR {
        InterruptEnableClearR::new(((self.bits >> 24) & 1) != 0)
    }
    #[doc = "Bit 25 - 25:25\\]
Interrupt Enable Clear Register for b1tcm0_bank0_pend"]
    #[inline(always)]
    pub fn interrupt_enable_clear(&self) -> InterruptEnableClearR {
        InterruptEnableClearR::new(((self.bits >> 25) & 1) != 0)
    }
    #[doc = "Bit 26 - 26:26\\]
Interrupt Enable Clear Register for b1tcm0_bank1_pend"]
    #[inline(always)]
    pub fn interrupt_enable_clear(&self) -> InterruptEnableClearR {
        InterruptEnableClearR::new(((self.bits >> 26) & 1) != 0)
    }
    #[doc = "Bit 27 - 27:27\\]
Interrupt Enable Clear Register for cpu0_ks_vim_ramecc_pend"]
    #[inline(always)]
    pub fn interrupt_enable_clear(&self) -> InterruptEnableClearR {
        InterruptEnableClearR::new(((self.bits >> 27) & 1) != 0)
    }
    #[doc = "Bit 28 - 28:28\\]
Interrupt Enable Clear Register for atcm1_bank0_pend"]
    #[inline(always)]
    pub fn interrupt_enable_clear(&self) -> InterruptEnableClearR {
        InterruptEnableClearR::new(((self.bits >> 28) & 1) != 0)
    }
    #[doc = "Bit 29 - 29:29\\]
Interrupt Enable Clear Register for atcm1_bank1_pend"]
    #[inline(always)]
    pub fn interrupt_enable_clear(&self) -> InterruptEnableClearR {
        InterruptEnableClearR::new(((self.bits >> 29) & 1) != 0)
    }
    #[doc = "Bit 30 - 30:30\\]
Interrupt Enable Clear Register for b0tcm1_bank0_pend"]
    #[inline(always)]
    pub fn interrupt_enable_clear(&self) -> InterruptEnableClearR {
        InterruptEnableClearR::new(((self.bits >> 30) & 1) != 0)
    }
    #[doc = "Bit 31 - 31:31\\]
Interrupt Enable Clear Register for b0tcm1_bank1_pend"]
    #[inline(always)]
    pub fn interrupt_enable_clear(&self) -> InterruptEnableClearR {
        InterruptEnableClearR::new(((self.bits >> 31) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - 0:0\\]
Interrupt Enable Clear Register for cpu0_itag_ram0_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_clear(&mut self) -> InterruptEnableClearW<DedEnableClrReg0Spec> {
        InterruptEnableClearW::new(self, 0)
    }
    #[doc = "Bit 1 - 1:1\\]
Interrupt Enable Clear Register for cpu0_itag_ram1_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_clear(&mut self) -> InterruptEnableClearW<DedEnableClrReg0Spec> {
        InterruptEnableClearW::new(self, 1)
    }
    #[doc = "Bit 2 - 2:2\\]
Interrupt Enable Clear Register for cpu0_itag_ram2_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_clear(&mut self) -> InterruptEnableClearW<DedEnableClrReg0Spec> {
        InterruptEnableClearW::new(self, 2)
    }
    #[doc = "Bit 3 - 3:3\\]
Interrupt Enable Clear Register for cpu0_itag_ram3_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_clear(&mut self) -> InterruptEnableClearW<DedEnableClrReg0Spec> {
        InterruptEnableClearW::new(self, 3)
    }
    #[doc = "Bit 4 - 4:4\\]
Interrupt Enable Clear Register for cpu0_idata_bank0_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_clear(&mut self) -> InterruptEnableClearW<DedEnableClrReg0Spec> {
        InterruptEnableClearW::new(self, 4)
    }
    #[doc = "Bit 5 - 5:5\\]
Interrupt Enable Clear Register for cpu0_idata_bank1_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_clear(&mut self) -> InterruptEnableClearW<DedEnableClrReg0Spec> {
        InterruptEnableClearW::new(self, 5)
    }
    #[doc = "Bit 6 - 6:6\\]
Interrupt Enable Clear Register for cpu0_idata_bank2_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_clear(&mut self) -> InterruptEnableClearW<DedEnableClrReg0Spec> {
        InterruptEnableClearW::new(self, 6)
    }
    #[doc = "Bit 7 - 7:7\\]
Interrupt Enable Clear Register for cpu0_idata_bank3_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_clear(&mut self) -> InterruptEnableClearW<DedEnableClrReg0Spec> {
        InterruptEnableClearW::new(self, 7)
    }
    #[doc = "Bit 8 - 8:8\\]
Interrupt Enable Clear Register for cpu0_dtag_ram0_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_clear(&mut self) -> InterruptEnableClearW<DedEnableClrReg0Spec> {
        InterruptEnableClearW::new(self, 8)
    }
    #[doc = "Bit 9 - 9:9\\]
Interrupt Enable Clear Register for cpu0_dtag_ram1_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_clear(&mut self) -> InterruptEnableClearW<DedEnableClrReg0Spec> {
        InterruptEnableClearW::new(self, 9)
    }
    #[doc = "Bit 10 - 10:10\\]
Interrupt Enable Clear Register for cpu0_dtag_ram2_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_clear(&mut self) -> InterruptEnableClearW<DedEnableClrReg0Spec> {
        InterruptEnableClearW::new(self, 10)
    }
    #[doc = "Bit 11 - 11:11\\]
Interrupt Enable Clear Register for cpu0_dtag_ram3_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_clear(&mut self) -> InterruptEnableClearW<DedEnableClrReg0Spec> {
        InterruptEnableClearW::new(self, 11)
    }
    #[doc = "Bit 12 - 12:12\\]
Interrupt Enable Clear Register for cpu0_ddirty_ram_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_clear(&mut self) -> InterruptEnableClearW<DedEnableClrReg0Spec> {
        InterruptEnableClearW::new(self, 12)
    }
    #[doc = "Bit 13 - 13:13\\]
Interrupt Enable Clear Register for cpu0_ddata_ram0_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_clear(&mut self) -> InterruptEnableClearW<DedEnableClrReg0Spec> {
        InterruptEnableClearW::new(self, 13)
    }
    #[doc = "Bit 14 - 14:14\\]
Interrupt Enable Clear Register for cpu0_ddata_ram1_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_clear(&mut self) -> InterruptEnableClearW<DedEnableClrReg0Spec> {
        InterruptEnableClearW::new(self, 14)
    }
    #[doc = "Bit 15 - 15:15\\]
Interrupt Enable Clear Register for cpu0_ddata_ram2_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_clear(&mut self) -> InterruptEnableClearW<DedEnableClrReg0Spec> {
        InterruptEnableClearW::new(self, 15)
    }
    #[doc = "Bit 16 - 16:16\\]
Interrupt Enable Clear Register for cpu0_ddata_ram3_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_clear(&mut self) -> InterruptEnableClearW<DedEnableClrReg0Spec> {
        InterruptEnableClearW::new(self, 16)
    }
    #[doc = "Bit 17 - 17:17\\]
Interrupt Enable Clear Register for cpu0_ddata_ram4_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_clear(&mut self) -> InterruptEnableClearW<DedEnableClrReg0Spec> {
        InterruptEnableClearW::new(self, 17)
    }
    #[doc = "Bit 18 - 18:18\\]
Interrupt Enable Clear Register for cpu0_ddata_ram5_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_clear(&mut self) -> InterruptEnableClearW<DedEnableClrReg0Spec> {
        InterruptEnableClearW::new(self, 18)
    }
    #[doc = "Bit 19 - 19:19\\]
Interrupt Enable Clear Register for cpu0_ddata_ram6_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_clear(&mut self) -> InterruptEnableClearW<DedEnableClrReg0Spec> {
        InterruptEnableClearW::new(self, 19)
    }
    #[doc = "Bit 20 - 20:20\\]
Interrupt Enable Clear Register for cpu0_ddata_ram7_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_clear(&mut self) -> InterruptEnableClearW<DedEnableClrReg0Spec> {
        InterruptEnableClearW::new(self, 20)
    }
    #[doc = "Bit 21 - 21:21\\]
Interrupt Enable Clear Register for atcm0_bank0_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_clear(&mut self) -> InterruptEnableClearW<DedEnableClrReg0Spec> {
        InterruptEnableClearW::new(self, 21)
    }
    #[doc = "Bit 22 - 22:22\\]
Interrupt Enable Clear Register for atcm0_bank1_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_clear(&mut self) -> InterruptEnableClearW<DedEnableClrReg0Spec> {
        InterruptEnableClearW::new(self, 22)
    }
    #[doc = "Bit 23 - 23:23\\]
Interrupt Enable Clear Register for b0tcm0_bank0_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_clear(&mut self) -> InterruptEnableClearW<DedEnableClrReg0Spec> {
        InterruptEnableClearW::new(self, 23)
    }
    #[doc = "Bit 24 - 24:24\\]
Interrupt Enable Clear Register for b0tcm0_bank1_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_clear(&mut self) -> InterruptEnableClearW<DedEnableClrReg0Spec> {
        InterruptEnableClearW::new(self, 24)
    }
    #[doc = "Bit 25 - 25:25\\]
Interrupt Enable Clear Register for b1tcm0_bank0_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_clear(&mut self) -> InterruptEnableClearW<DedEnableClrReg0Spec> {
        InterruptEnableClearW::new(self, 25)
    }
    #[doc = "Bit 26 - 26:26\\]
Interrupt Enable Clear Register for b1tcm0_bank1_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_clear(&mut self) -> InterruptEnableClearW<DedEnableClrReg0Spec> {
        InterruptEnableClearW::new(self, 26)
    }
    #[doc = "Bit 27 - 27:27\\]
Interrupt Enable Clear Register for cpu0_ks_vim_ramecc_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_clear(&mut self) -> InterruptEnableClearW<DedEnableClrReg0Spec> {
        InterruptEnableClearW::new(self, 27)
    }
    #[doc = "Bit 28 - 28:28\\]
Interrupt Enable Clear Register for atcm1_bank0_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_clear(&mut self) -> InterruptEnableClearW<DedEnableClrReg0Spec> {
        InterruptEnableClearW::new(self, 28)
    }
    #[doc = "Bit 29 - 29:29\\]
Interrupt Enable Clear Register for atcm1_bank1_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_clear(&mut self) -> InterruptEnableClearW<DedEnableClrReg0Spec> {
        InterruptEnableClearW::new(self, 29)
    }
    #[doc = "Bit 30 - 30:30\\]
Interrupt Enable Clear Register for b0tcm1_bank0_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_clear(&mut self) -> InterruptEnableClearW<DedEnableClrReg0Spec> {
        InterruptEnableClearW::new(self, 30)
    }
    #[doc = "Bit 31 - 31:31\\]
Interrupt Enable Clear Register for b0tcm1_bank1_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_clear(&mut self) -> InterruptEnableClearW<DedEnableClrReg0Spec> {
        InterruptEnableClearW::new(self, 31)
    }
}
#[doc = "Interrupt Enable Clear Register 0\n\nYou can [`read`](crate::Reg::read) this register and get [`ded_enable_clr_reg0::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`ded_enable_clr_reg0::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct DedEnableClrReg0Spec;
impl crate::RegisterSpec for DedEnableClrReg0Spec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`ded_enable_clr_reg0::R`](R) reader structure"]
impl crate::Readable for DedEnableClrReg0Spec {}
#[doc = "`write(|w| ..)` method takes [`ded_enable_clr_reg0::W`](W) writer structure"]
impl crate::Writable for DedEnableClrReg0Spec {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets ded_enable_clr_reg0 to value 0"]
impl crate::Resettable for DedEnableClrReg0Spec {
    const RESET_VALUE: u32 = 0;
}
