
module pll(areset,inclk0,c0,c1,locked);

  input  areset;
  input  inclk0;
  output c0;
  output c1;
  output locked;
  tri0 areset;


endmodule

