|Project_Top_Module
auth_button => auth_button.IN1
log_out => log_out.IN1
rng_button => rng_button.IN3
disp_button => disp_button.IN1
toggle_user[0] => toggle_user[0].IN1
toggle_user[1] => toggle_user[1].IN1
toggle_user[2] => toggle_user[2].IN1
toggle_user[3] => toggle_user[3].IN1
toggle_pass[0] => toggle_pass[0].IN2
toggle_pass[1] => toggle_pass[1].IN2
toggle_pass[2] => toggle_pass[2].IN2
toggle_pass[3] => toggle_pass[3].IN2
toggle_answer[0] => toggle_answer[0].IN1
toggle_answer[1] => toggle_answer[1].IN1
toggle_answer[2] => toggle_answer[2].IN1
toggle_answer[3] => toggle_answer[3].IN1
red_led_user << ROM_User_ID_Top_Module:rom_user2.port7
green_led_user << green_led_user.DB_MAX_OUTPUT_PORT_TYPE
red_led_rom << ROM_Password_Top_Module:rom_pass2.port7
green_led_rom << ROM_Password_Top_Module:rom_pass2.port8
red_led_ram << RAM_Password_Reset_Top_Module:ram_pass2.port9
green_led_ram << RAM_Password_Reset_Top_Module:ram_pass2.port8
green_max << score_table:scoreinsttop.port11
loose << loose.DB_MAX_OUTPUT_PORT_TYPE
flash_seg[0] << seven_seg5:sevenseg_inst.port1
flash_seg[1] << seven_seg5:sevenseg_inst.port1
flash_seg[2] << seven_seg5:sevenseg_inst.port1
flash_seg[3] << seven_seg5:sevenseg_inst.port1
flash_seg[4] << seven_seg5:sevenseg_inst.port1
flash_seg[5] << seven_seg5:sevenseg_inst.port1
flash_seg[6] << seven_seg5:sevenseg_inst.port1
level_seg[0] << seven_seg:sevenseg_level_inst.port1
level_seg[1] << seven_seg:sevenseg_level_inst.port1
level_seg[2] << seven_seg:sevenseg_level_inst.port1
level_seg[3] << seven_seg:sevenseg_level_inst.port1
level_seg[4] << seven_seg:sevenseg_level_inst.port1
level_seg[5] << seven_seg:sevenseg_level_inst.port1
level_seg[6] << seven_seg:sevenseg_level_inst.port1
seg_answer[0] << seven_seg:sevenseg_answer_inst.port1
seg_answer[1] << seven_seg:sevenseg_answer_inst.port1
seg_answer[2] << seven_seg:sevenseg_answer_inst.port1
seg_answer[3] << seven_seg:sevenseg_answer_inst.port1
seg_answer[4] << seven_seg:sevenseg_answer_inst.port1
seg_answer[5] << seven_seg:sevenseg_answer_inst.port1
seg_answer[6] << seven_seg:sevenseg_answer_inst.port1
seg_score_high[0] << seven_seg:sevenseg_score_inst.port1
seg_score_high[1] << seven_seg:sevenseg_score_inst.port1
seg_score_high[2] << seven_seg:sevenseg_score_inst.port1
seg_score_high[3] << seven_seg:sevenseg_score_inst.port1
seg_score_high[4] << seven_seg:sevenseg_score_inst.port1
seg_score_high[5] << seven_seg:sevenseg_score_inst.port1
seg_score_high[6] << seven_seg:sevenseg_score_inst.port1
seg_score_low[0] << seven_seg:sevenseg_score_inst2.port1
seg_score_low[1] << seven_seg:sevenseg_score_inst2.port1
seg_score_low[2] << seven_seg:sevenseg_score_inst2.port1
seg_score_low[3] << seven_seg:sevenseg_score_inst2.port1
seg_score_low[4] << seven_seg:sevenseg_score_inst2.port1
seg_score_low[5] << seven_seg:sevenseg_score_inst2.port1
seg_score_low[6] << seven_seg:sevenseg_score_inst2.port1
time_show_high[0] << seven_seg:sevenseg_timer_inst1.port1
time_show_high[1] << seven_seg:sevenseg_timer_inst1.port1
time_show_high[2] << seven_seg:sevenseg_timer_inst1.port1
time_show_high[3] << seven_seg:sevenseg_timer_inst1.port1
time_show_high[4] << seven_seg:sevenseg_timer_inst1.port1
time_show_high[5] << seven_seg:sevenseg_timer_inst1.port1
time_show_high[6] << seven_seg:sevenseg_timer_inst1.port1
time_show_low[0] << seven_seg:sevenseg_timer_inst2.port1
time_show_low[1] << seven_seg:sevenseg_timer_inst2.port1
time_show_low[2] << seven_seg:sevenseg_timer_inst2.port1
time_show_low[3] << seven_seg:sevenseg_timer_inst2.port1
time_show_low[4] << seven_seg:sevenseg_timer_inst2.port1
time_show_low[5] << seven_seg:sevenseg_timer_inst2.port1
time_show_low[6] << seven_seg:sevenseg_timer_inst2.port1
b << two_digit_timer:twodigtimeinst.port11
clock => clock.IN10
rst => rst.IN10


|Project_Top_Module|button_shaper:b1
button_push => state.DATAA
button_push => state_next.state1.DATAB
button_push => Selector0.IN1
button_pulse <= button_pulse.DB_MAX_OUTPUT_PORT_TYPE
clk => state~1.DATAIN
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT


|Project_Top_Module|button_shaper:b2
button_push => state.DATAA
button_push => state_next.state1.DATAB
button_push => Selector0.IN1
button_pulse <= button_pulse.DB_MAX_OUTPUT_PORT_TYPE
clk => state~1.DATAIN
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT


|Project_Top_Module|button_shaper:b3
button_push => state.DATAA
button_push => state_next.state1.DATAB
button_push => Selector0.IN1
button_pulse <= button_pulse.DB_MAX_OUTPUT_PORT_TYPE
clk => state~1.DATAIN
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT


|Project_Top_Module|ROM_User_ID_Top_Module:rom_user2
toggle_entry[0] => toggle_entry[0].IN1
toggle_entry[1] => toggle_entry[1].IN1
toggle_entry[2] => toggle_entry[2].IN1
toggle_entry[3] => toggle_entry[3].IN1
auth_button => auth_button.IN3
status[0] => status[0].IN1
status[1] => status[1].IN1
status[2] => status[2].IN1
status[3] => status[3].IN1
status[4] => status[4].IN1
status[5] => status[5].IN1
status[6] => status[6].IN1
internal_id[0] <= ROM_User_ID_Control:ROM_user_control1.port6
internal_id[1] <= ROM_User_ID_Control:ROM_user_control1.port6
internal_id[2] <= ROM_User_ID_Control:ROM_user_control1.port6
ROM_access <= ROM_User_ID_Control:ROM_user_control1.port7
RAM_access <= ROM_User_ID_Control:ROM_user_control1.port8
green_led_user <= ROM_User_ID_Control:ROM_user_control1.port9
red_led_user <= ROM_User_ID_Control:ROM_user_control1.port10
log_out => log_out.IN2
clock => clock.IN3
rst => rst.IN2


|Project_Top_Module|ROM_User_ID_Top_Module:rom_user2|Shift_Reg:shift1
enable1 => always0.IN0
enable2 => always0.IN1
toggle_entry[0] => Selector15.IN2
toggle_entry[1] => Selector14.IN2
toggle_entry[2] => Selector13.IN2
toggle_entry[3] => Selector12.IN2
auth_button => count.OUTPUTSELECT
auth_button => count.OUTPUTSELECT
auth_button => state.DATAB
auth_button => Selector36.IN2
log_out => valid_bit.OUTPUTSELECT
log_out => Selector35.IN3
log_out => Selector35.IN4
log_out => Selector34.IN1
log_out => state.DATAB
log_out => Selector37.IN2
entered[0] <= entered[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
entered[1] <= entered[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
entered[2] <= entered[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
entered[3] <= entered[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
entered[4] <= entered[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
entered[5] <= entered[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
entered[6] <= entered[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
entered[7] <= entered[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
entered[8] <= entered[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
entered[9] <= entered[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
entered[10] <= entered[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
entered[11] <= entered[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
entered[12] <= entered[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
entered[13] <= entered[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
entered[14] <= entered[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
entered[15] <= entered[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
valid_bit <= valid_bit~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock => valid_bit~reg0.CLK
clock => count[0].CLK
clock => count[1].CLK
clock => entered[0]~reg0.CLK
clock => entered[1]~reg0.CLK
clock => entered[2]~reg0.CLK
clock => entered[3]~reg0.CLK
clock => entered[4]~reg0.CLK
clock => entered[5]~reg0.CLK
clock => entered[6]~reg0.CLK
clock => entered[7]~reg0.CLK
clock => entered[8]~reg0.CLK
clock => entered[9]~reg0.CLK
clock => entered[10]~reg0.CLK
clock => entered[11]~reg0.CLK
clock => entered[12]~reg0.CLK
clock => entered[13]~reg0.CLK
clock => entered[14]~reg0.CLK
clock => entered[15]~reg0.CLK
clock => R[0].CLK
clock => R[1].CLK
clock => R[2].CLK
clock => R[3].CLK
clock => R[4].CLK
clock => R[5].CLK
clock => R[6].CLK
clock => R[7].CLK
clock => R[8].CLK
clock => R[9].CLK
clock => R[10].CLK
clock => R[11].CLK
clock => R[12].CLK
clock => R[13].CLK
clock => R[14].CLK
clock => R[15].CLK
clock => state~1.DATAIN
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => entered.OUTPUTSELECT
rst => entered.OUTPUTSELECT
rst => entered.OUTPUTSELECT
rst => entered.OUTPUTSELECT
rst => entered.OUTPUTSELECT
rst => entered.OUTPUTSELECT
rst => entered.OUTPUTSELECT
rst => entered.OUTPUTSELECT
rst => entered.OUTPUTSELECT
rst => entered.OUTPUTSELECT
rst => entered.OUTPUTSELECT
rst => entered.OUTPUTSELECT
rst => entered.OUTPUTSELECT
rst => entered.OUTPUTSELECT
rst => entered.OUTPUTSELECT
rst => entered.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => valid_bit.OUTPUTSELECT


|Project_Top_Module|ROM_User_ID_Top_Module:rom_user2|ROM_User_ID_Control:ROM_user_control1
entered[0] => Equal1.IN15
entered[1] => Equal1.IN14
entered[2] => Equal1.IN13
entered[3] => Equal1.IN12
entered[4] => Equal1.IN11
entered[5] => Equal1.IN10
entered[6] => Equal1.IN9
entered[7] => Equal1.IN8
entered[8] => Equal1.IN7
entered[9] => Equal1.IN6
entered[10] => Equal1.IN5
entered[11] => Equal1.IN4
entered[12] => Equal1.IN3
entered[13] => Equal1.IN2
entered[14] => Equal1.IN1
entered[15] => Equal1.IN0
log_out => ROM_access.OUTPUTSELECT
log_out => RAM_access.OUTPUTSELECT
log_out => green_led_user.OUTPUTSELECT
log_out => Selector10.IN3
log_out => Selector10.IN4
log_out => Selector1.IN2
log_out => Selector13.IN2
log_out => Selector12.IN2
valid_bit => Selector11.IN3
valid_bit => Selector10.IN1
status[0] => Mux0.IN7
status[1] => Mux0.IN6
status[2] => Mux0.IN5
status[3] => Mux0.IN4
status[4] => Mux0.IN3
status[5] => Mux0.IN2
status[6] => Mux0.IN1
address[0] <= address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[1] <= address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[2] <= address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
user_id[0] => Equal1.IN31
user_id[1] => Equal1.IN30
user_id[2] => Equal1.IN29
user_id[3] => Equal1.IN28
user_id[4] => Equal1.IN27
user_id[5] => Equal1.IN26
user_id[6] => Equal1.IN25
user_id[7] => Equal1.IN24
user_id[8] => Equal1.IN23
user_id[9] => Equal1.IN22
user_id[10] => Equal1.IN21
user_id[11] => Equal1.IN20
user_id[12] => Equal1.IN19
user_id[13] => Equal1.IN18
user_id[14] => Equal1.IN17
user_id[15] => Equal1.IN16
internal_id[0] <= internal_id[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
internal_id[1] <= internal_id[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
internal_id[2] <= internal_id[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ROM_access <= ROM_access~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_access <= RAM_access~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_led_user <= green_led_user~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_led_user <= red_led_user~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock => internal_id[0]~reg0.CLK
clock => internal_id[1]~reg0.CLK
clock => internal_id[2]~reg0.CLK
clock => RAM_access~reg0.CLK
clock => ROM_access~reg0.CLK
clock => address[0]~reg0.CLK
clock => address[1]~reg0.CLK
clock => address[2]~reg0.CLK
clock => green_led_user~reg0.CLK
clock => red_led_user~reg0.CLK
clock => state~1.DATAIN
rst => red_led_user.OUTPUTSELECT
rst => green_led_user.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => address.OUTPUTSELECT
rst => address.OUTPUTSELECT
rst => address.OUTPUTSELECT
rst => ROM_access.OUTPUTSELECT
rst => RAM_access.OUTPUTSELECT
rst => internal_id.OUTPUTSELECT
rst => internal_id.OUTPUTSELECT
rst => internal_id.OUTPUTSELECT


|Project_Top_Module|ROM_User_ID_Top_Module:rom_user2|ROM_User_ID_Module:ROM_User_1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|Project_Top_Module|ROM_User_ID_Top_Module:rom_user2|ROM_User_ID_Module:ROM_User_1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_n3a1:auto_generated.address_a[0]
address_a[1] => altsyncram_n3a1:auto_generated.address_a[1]
address_a[2] => altsyncram_n3a1:auto_generated.address_a[2]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_n3a1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_n3a1:auto_generated.q_a[0]
q_a[1] <= altsyncram_n3a1:auto_generated.q_a[1]
q_a[2] <= altsyncram_n3a1:auto_generated.q_a[2]
q_a[3] <= altsyncram_n3a1:auto_generated.q_a[3]
q_a[4] <= altsyncram_n3a1:auto_generated.q_a[4]
q_a[5] <= altsyncram_n3a1:auto_generated.q_a[5]
q_a[6] <= altsyncram_n3a1:auto_generated.q_a[6]
q_a[7] <= altsyncram_n3a1:auto_generated.q_a[7]
q_a[8] <= altsyncram_n3a1:auto_generated.q_a[8]
q_a[9] <= altsyncram_n3a1:auto_generated.q_a[9]
q_a[10] <= altsyncram_n3a1:auto_generated.q_a[10]
q_a[11] <= altsyncram_n3a1:auto_generated.q_a[11]
q_a[12] <= altsyncram_n3a1:auto_generated.q_a[12]
q_a[13] <= altsyncram_n3a1:auto_generated.q_a[13]
q_a[14] <= altsyncram_n3a1:auto_generated.q_a[14]
q_a[15] <= altsyncram_n3a1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Project_Top_Module|ROM_User_ID_Top_Module:rom_user2|ROM_User_ID_Module:ROM_User_1|altsyncram:altsyncram_component|altsyncram_n3a1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|Project_Top_Module|ROM_Password_Top_Module:rom_pass2
ROM_access => ROM_access.IN3
rng_button => rng_button.IN1
auth_button => auth_button.IN2
log_out => log_out.IN2
toggle_entry[0] => toggle_entry[0].IN1
toggle_entry[1] => toggle_entry[1].IN1
toggle_entry[2] => toggle_entry[2].IN1
toggle_entry[3] => toggle_entry[3].IN1
internal_id[0] => internal_id[0].IN1
internal_id[1] => internal_id[1].IN1
internal_id[2] => internal_id[2].IN1
auth_bit <= ROM_Password_Control:ROM_Password_control1.port9
red_led <= ROM_Password_Control:ROM_Password_control1.port10
green_led <= ROM_Password_Control:ROM_Password_control1.port11
RAM_access <= ROM_Password_Control:ROM_Password_control1.port12
password_change <= ROM_Password_Control:ROM_Password_control1.port13
clock => clock.IN3
rst => rst.IN2


|Project_Top_Module|ROM_Password_Top_Module:rom_pass2|Shift_Reg:shif_rompass1
enable1 => always0.IN0
enable2 => always0.IN1
toggle_entry[0] => Selector15.IN2
toggle_entry[1] => Selector14.IN2
toggle_entry[2] => Selector13.IN2
toggle_entry[3] => Selector12.IN2
auth_button => count.OUTPUTSELECT
auth_button => count.OUTPUTSELECT
auth_button => state.DATAB
auth_button => Selector36.IN2
log_out => valid_bit.OUTPUTSELECT
log_out => Selector35.IN3
log_out => Selector35.IN4
log_out => Selector34.IN1
log_out => state.DATAB
log_out => Selector37.IN2
entered[0] <= entered[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
entered[1] <= entered[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
entered[2] <= entered[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
entered[3] <= entered[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
entered[4] <= entered[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
entered[5] <= entered[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
entered[6] <= entered[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
entered[7] <= entered[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
entered[8] <= entered[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
entered[9] <= entered[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
entered[10] <= entered[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
entered[11] <= entered[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
entered[12] <= entered[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
entered[13] <= entered[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
entered[14] <= entered[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
entered[15] <= entered[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
valid_bit <= valid_bit~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock => valid_bit~reg0.CLK
clock => count[0].CLK
clock => count[1].CLK
clock => entered[0]~reg0.CLK
clock => entered[1]~reg0.CLK
clock => entered[2]~reg0.CLK
clock => entered[3]~reg0.CLK
clock => entered[4]~reg0.CLK
clock => entered[5]~reg0.CLK
clock => entered[6]~reg0.CLK
clock => entered[7]~reg0.CLK
clock => entered[8]~reg0.CLK
clock => entered[9]~reg0.CLK
clock => entered[10]~reg0.CLK
clock => entered[11]~reg0.CLK
clock => entered[12]~reg0.CLK
clock => entered[13]~reg0.CLK
clock => entered[14]~reg0.CLK
clock => entered[15]~reg0.CLK
clock => R[0].CLK
clock => R[1].CLK
clock => R[2].CLK
clock => R[3].CLK
clock => R[4].CLK
clock => R[5].CLK
clock => R[6].CLK
clock => R[7].CLK
clock => R[8].CLK
clock => R[9].CLK
clock => R[10].CLK
clock => R[11].CLK
clock => R[12].CLK
clock => R[13].CLK
clock => R[14].CLK
clock => R[15].CLK
clock => state~1.DATAIN
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => entered.OUTPUTSELECT
rst => entered.OUTPUTSELECT
rst => entered.OUTPUTSELECT
rst => entered.OUTPUTSELECT
rst => entered.OUTPUTSELECT
rst => entered.OUTPUTSELECT
rst => entered.OUTPUTSELECT
rst => entered.OUTPUTSELECT
rst => entered.OUTPUTSELECT
rst => entered.OUTPUTSELECT
rst => entered.OUTPUTSELECT
rst => entered.OUTPUTSELECT
rst => entered.OUTPUTSELECT
rst => entered.OUTPUTSELECT
rst => entered.OUTPUTSELECT
rst => entered.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => valid_bit.OUTPUTSELECT


|Project_Top_Module|ROM_Password_Top_Module:rom_pass2|ROM_Password_Control:ROM_Password_control1
rng_button => always0.IN0
valid_bit => address.OUTPUTSELECT
valid_bit => address.OUTPUTSELECT
valid_bit => address.OUTPUTSELECT
valid_bit => state.OUTPUTSELECT
valid_bit => state.OUTPUTSELECT
valid_bit => state.OUTPUTSELECT
valid_bit => state.OUTPUTSELECT
valid_bit => state.OUTPUTSELECT
valid_bit => state.OUTPUTSELECT
valid_bit => state.OUTPUTSELECT
valid_bit => state.OUTPUTSELECT
ROM_access => always0.IN0
ROM_access => always0.IN1
ROM_access => Selector9.IN3
ROM_access => Selector8.IN1
auth_button => always0.IN1
log_out => RAM_access.OUTPUTSELECT
log_out => password_change.OUTPUTSELECT
log_out => Selector8.IN4
log_out => Selector8.IN5
log_out => Selector14.IN3
log_out => Selector13.IN3
entered[0] => Equal0.IN15
entered[1] => Equal0.IN14
entered[2] => Equal0.IN13
entered[3] => Equal0.IN12
entered[4] => Equal0.IN11
entered[5] => Equal0.IN10
entered[6] => Equal0.IN9
entered[7] => Equal0.IN8
entered[8] => Equal0.IN7
entered[9] => Equal0.IN6
entered[10] => Equal0.IN5
entered[11] => Equal0.IN4
entered[12] => Equal0.IN3
entered[13] => Equal0.IN2
entered[14] => Equal0.IN1
entered[15] => Equal0.IN0
internal_id[0] => address.DATAB
internal_id[1] => address.DATAB
internal_id[2] => address.DATAB
address[0] <= address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[1] <= address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[2] <= address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
password[0] => Equal0.IN31
password[1] => Equal0.IN30
password[2] => Equal0.IN29
password[3] => Equal0.IN28
password[4] => Equal0.IN27
password[5] => Equal0.IN26
password[6] => Equal0.IN25
password[7] => Equal0.IN24
password[8] => Equal0.IN23
password[9] => Equal0.IN22
password[10] => Equal0.IN21
password[11] => Equal0.IN20
password[12] => Equal0.IN19
password[13] => Equal0.IN18
password[14] => Equal0.IN17
password[15] => Equal0.IN16
auth_bit <= auth_bit~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_led <= red_led~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_led <= green_led~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_access <= RAM_access~reg0.DB_MAX_OUTPUT_PORT_TYPE
password_change <= password_change~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock => password_change~reg0.CLK
clock => RAM_access~reg0.CLK
clock => auth_bit~reg0.CLK
clock => green_led~reg0.CLK
clock => red_led~reg0.CLK
clock => address[0]~reg0.CLK
clock => address[1]~reg0.CLK
clock => address[2]~reg0.CLK
clock => state~9.DATAIN
rst => address.OUTPUTSELECT
rst => address.OUTPUTSELECT
rst => address.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => red_led.OUTPUTSELECT
rst => green_led.OUTPUTSELECT
rst => auth_bit.OUTPUTSELECT
rst => RAM_access.OUTPUTSELECT
rst => password_change.OUTPUTSELECT


|Project_Top_Module|ROM_Password_Top_Module:rom_pass2|ROM_Password_Module:ROM_Password1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|Project_Top_Module|ROM_Password_Top_Module:rom_pass2|ROM_Password_Module:ROM_Password1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_v7a1:auto_generated.address_a[0]
address_a[1] => altsyncram_v7a1:auto_generated.address_a[1]
address_a[2] => altsyncram_v7a1:auto_generated.address_a[2]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_v7a1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_v7a1:auto_generated.q_a[0]
q_a[1] <= altsyncram_v7a1:auto_generated.q_a[1]
q_a[2] <= altsyncram_v7a1:auto_generated.q_a[2]
q_a[3] <= altsyncram_v7a1:auto_generated.q_a[3]
q_a[4] <= altsyncram_v7a1:auto_generated.q_a[4]
q_a[5] <= altsyncram_v7a1:auto_generated.q_a[5]
q_a[6] <= altsyncram_v7a1:auto_generated.q_a[6]
q_a[7] <= altsyncram_v7a1:auto_generated.q_a[7]
q_a[8] <= altsyncram_v7a1:auto_generated.q_a[8]
q_a[9] <= altsyncram_v7a1:auto_generated.q_a[9]
q_a[10] <= altsyncram_v7a1:auto_generated.q_a[10]
q_a[11] <= altsyncram_v7a1:auto_generated.q_a[11]
q_a[12] <= altsyncram_v7a1:auto_generated.q_a[12]
q_a[13] <= altsyncram_v7a1:auto_generated.q_a[13]
q_a[14] <= altsyncram_v7a1:auto_generated.q_a[14]
q_a[15] <= altsyncram_v7a1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Project_Top_Module|ROM_Password_Top_Module:rom_pass2|ROM_Password_Module:ROM_Password1|altsyncram:altsyncram_component|altsyncram_v7a1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|Project_Top_Module|RAM_Password_Reset_Top_Module:ram_pass2
RAM_access1 => RAM_access1.IN2
RAM_access2 => RAM_access2.IN2
password_change => password_change.IN1
auth_button => auth_button.IN2
toggle_entry[0] => toggle_entry[0].IN1
toggle_entry[1] => toggle_entry[1].IN1
toggle_entry[2] => toggle_entry[2].IN1
toggle_entry[3] => toggle_entry[3].IN1
internal_id[0] => internal_id[0].IN1
internal_id[1] => internal_id[1].IN1
internal_id[2] => internal_id[2].IN1
status[0] <= RAM_access_control:RAM_control1.port11
status[1] <= RAM_access_control:RAM_control1.port11
status[2] <= RAM_access_control:RAM_control1.port11
status[3] <= RAM_access_control:RAM_control1.port11
status[4] <= RAM_access_control:RAM_control1.port11
status[5] <= RAM_access_control:RAM_control1.port11
status[6] <= RAM_access_control:RAM_control1.port11
log_out => log_out.IN2
green_led <= RAM_access_control:RAM_control1.port13
red_led <= RAM_access_control:RAM_control1.port14
auth_bit <= RAM_access_control:RAM_control1.port15
clock => clock.IN3
rst => rst.IN2


|Project_Top_Module|RAM_Password_Reset_Top_Module:ram_pass2|Shift_Reg:shif_ram_1
enable1 => always0.IN0
enable2 => always0.IN1
toggle_entry[0] => Selector15.IN2
toggle_entry[1] => Selector14.IN2
toggle_entry[2] => Selector13.IN2
toggle_entry[3] => Selector12.IN2
auth_button => count.OUTPUTSELECT
auth_button => count.OUTPUTSELECT
auth_button => state.DATAB
auth_button => Selector36.IN2
log_out => valid_bit.OUTPUTSELECT
log_out => Selector35.IN3
log_out => Selector35.IN4
log_out => Selector34.IN1
log_out => state.DATAB
log_out => Selector37.IN2
entered[0] <= entered[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
entered[1] <= entered[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
entered[2] <= entered[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
entered[3] <= entered[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
entered[4] <= entered[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
entered[5] <= entered[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
entered[6] <= entered[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
entered[7] <= entered[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
entered[8] <= entered[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
entered[9] <= entered[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
entered[10] <= entered[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
entered[11] <= entered[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
entered[12] <= entered[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
entered[13] <= entered[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
entered[14] <= entered[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
entered[15] <= entered[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
valid_bit <= valid_bit~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock => valid_bit~reg0.CLK
clock => count[0].CLK
clock => count[1].CLK
clock => entered[0]~reg0.CLK
clock => entered[1]~reg0.CLK
clock => entered[2]~reg0.CLK
clock => entered[3]~reg0.CLK
clock => entered[4]~reg0.CLK
clock => entered[5]~reg0.CLK
clock => entered[6]~reg0.CLK
clock => entered[7]~reg0.CLK
clock => entered[8]~reg0.CLK
clock => entered[9]~reg0.CLK
clock => entered[10]~reg0.CLK
clock => entered[11]~reg0.CLK
clock => entered[12]~reg0.CLK
clock => entered[13]~reg0.CLK
clock => entered[14]~reg0.CLK
clock => entered[15]~reg0.CLK
clock => R[0].CLK
clock => R[1].CLK
clock => R[2].CLK
clock => R[3].CLK
clock => R[4].CLK
clock => R[5].CLK
clock => R[6].CLK
clock => R[7].CLK
clock => R[8].CLK
clock => R[9].CLK
clock => R[10].CLK
clock => R[11].CLK
clock => R[12].CLK
clock => R[13].CLK
clock => R[14].CLK
clock => R[15].CLK
clock => state~1.DATAIN
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => entered.OUTPUTSELECT
rst => entered.OUTPUTSELECT
rst => entered.OUTPUTSELECT
rst => entered.OUTPUTSELECT
rst => entered.OUTPUTSELECT
rst => entered.OUTPUTSELECT
rst => entered.OUTPUTSELECT
rst => entered.OUTPUTSELECT
rst => entered.OUTPUTSELECT
rst => entered.OUTPUTSELECT
rst => entered.OUTPUTSELECT
rst => entered.OUTPUTSELECT
rst => entered.OUTPUTSELECT
rst => entered.OUTPUTSELECT
rst => entered.OUTPUTSELECT
rst => entered.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => valid_bit.OUTPUTSELECT


|Project_Top_Module|RAM_Password_Reset_Top_Module:ram_pass2|RAM_access_control:RAM_control1
RAM_access1 => always0.IN0
RAM_access2 => always0.IN0
password_change => always0.IN1
password_change => Selector6.IN4
password_change => always0.IN1
internal_id[0] => Decoder0.IN2
internal_id[0] => Selector5.IN3
internal_id[1] => Decoder0.IN1
internal_id[1] => Selector4.IN3
internal_id[2] => Decoder0.IN0
internal_id[2] => Selector3.IN3
auth_button => state.OUTPUTSELECT
auth_button => state.OUTPUTSELECT
auth_button => state.OUTPUTSELECT
auth_button => state.OUTPUTSELECT
auth_button => state.OUTPUTSELECT
auth_button => state.OUTPUTSELECT
auth_button => state.OUTPUTSELECT
auth_button => state.OUTPUTSELECT
auth_button => state.OUTPUTSELECT
auth_button => state.OUTPUTSELECT
auth_button => state.OUTPUTSELECT
auth_button => state.OUTPUTSELECT
wren <= wren~reg0.DB_MAX_OUTPUT_PORT_TYPE
entered[0] => data.DATAB
entered[0] => Equal0.IN15
entered[1] => data.DATAB
entered[1] => Equal0.IN14
entered[2] => data.DATAB
entered[2] => Equal0.IN13
entered[3] => data.DATAB
entered[3] => Equal0.IN12
entered[4] => data.DATAB
entered[4] => Equal0.IN11
entered[5] => data.DATAB
entered[5] => Equal0.IN10
entered[6] => data.DATAB
entered[6] => Equal0.IN9
entered[7] => data.DATAB
entered[7] => Equal0.IN8
entered[8] => data.DATAB
entered[8] => Equal0.IN7
entered[9] => data.DATAB
entered[9] => Equal0.IN6
entered[10] => data.DATAB
entered[10] => Equal0.IN5
entered[11] => data.DATAB
entered[11] => Equal0.IN4
entered[12] => data.DATAB
entered[12] => Equal0.IN3
entered[13] => data.DATAB
entered[13] => Equal0.IN2
entered[14] => data.DATAB
entered[14] => Equal0.IN1
entered[15] => data.DATAB
entered[15] => Equal0.IN0
valid_bit => data.OUTPUTSELECT
valid_bit => data.OUTPUTSELECT
valid_bit => data.OUTPUTSELECT
valid_bit => data.OUTPUTSELECT
valid_bit => data.OUTPUTSELECT
valid_bit => data.OUTPUTSELECT
valid_bit => data.OUTPUTSELECT
valid_bit => data.OUTPUTSELECT
valid_bit => data.OUTPUTSELECT
valid_bit => data.OUTPUTSELECT
valid_bit => data.OUTPUTSELECT
valid_bit => data.OUTPUTSELECT
valid_bit => data.OUTPUTSELECT
valid_bit => data.OUTPUTSELECT
valid_bit => data.OUTPUTSELECT
valid_bit => data.OUTPUTSELECT
valid_bit => state.OUTPUTSELECT
valid_bit => state.OUTPUTSELECT
valid_bit => state.OUTPUTSELECT
valid_bit => state.OUTPUTSELECT
valid_bit => state.OUTPUTSELECT
valid_bit => state.OUTPUTSELECT
valid_bit => state.OUTPUTSELECT
valid_bit => state.OUTPUTSELECT
valid_bit => state.OUTPUTSELECT
valid_bit => state.OUTPUTSELECT
valid_bit => state.OUTPUTSELECT
valid_bit => state.OUTPUTSELECT
valid_bit => state.OUTPUTSELECT
valid_bit => state.OUTPUTSELECT
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[8] <= data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[9] <= data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[10] <= data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[11] <= data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[12] <= data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[13] <= data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[14] <= data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[15] <= data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[1] <= address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[2] <= address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
password[0] => Equal0.IN31
password[1] => Equal0.IN30
password[2] => Equal0.IN29
password[3] => Equal0.IN28
password[4] => Equal0.IN27
password[5] => Equal0.IN26
password[6] => Equal0.IN25
password[7] => Equal0.IN24
password[8] => Equal0.IN23
password[9] => Equal0.IN22
password[10] => Equal0.IN21
password[11] => Equal0.IN20
password[12] => Equal0.IN19
password[13] => Equal0.IN18
password[14] => Equal0.IN17
password[15] => Equal0.IN16
status[0] <= status[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[1] <= status[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[2] <= status[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[3] <= status[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[4] <= status[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[5] <= status[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[6] <= status[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
log_out => wren.OUTPUTSELECT
log_out => state.OUTPUTSELECT
log_out => state.OUTPUTSELECT
log_out => state.OUTPUTSELECT
log_out => state.OUTPUTSELECT
log_out => state.OUTPUTSELECT
log_out => state.OUTPUTSELECT
log_out => state.OUTPUTSELECT
log_out => state.OUTPUTSELECT
log_out => state.OUTPUTSELECT
log_out => state.OUTPUTSELECT
log_out => state.OUTPUTSELECT
log_out => state.OUTPUTSELECT
log_out => Selector7.IN7
log_out => Selector7.IN8
log_out => Selector18.IN3
log_out => Selector18.IN4
green_led <= green_led~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_led <= red_led~reg0.DB_MAX_OUTPUT_PORT_TYPE
auth_bit <= auth_bit~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock => wren~reg0.CLK
clock => status[0]~reg0.CLK
clock => status[1]~reg0.CLK
clock => status[2]~reg0.CLK
clock => status[3]~reg0.CLK
clock => status[4]~reg0.CLK
clock => status[5]~reg0.CLK
clock => status[6]~reg0.CLK
clock => data[0]~reg0.CLK
clock => data[1]~reg0.CLK
clock => data[2]~reg0.CLK
clock => data[3]~reg0.CLK
clock => data[4]~reg0.CLK
clock => data[5]~reg0.CLK
clock => data[6]~reg0.CLK
clock => data[7]~reg0.CLK
clock => data[8]~reg0.CLK
clock => data[9]~reg0.CLK
clock => data[10]~reg0.CLK
clock => data[11]~reg0.CLK
clock => data[12]~reg0.CLK
clock => data[13]~reg0.CLK
clock => data[14]~reg0.CLK
clock => data[15]~reg0.CLK
clock => address[0]~reg0.CLK
clock => address[1]~reg0.CLK
clock => address[2]~reg0.CLK
clock => auth_bit~reg0.CLK
clock => green_led~reg0.CLK
clock => red_led~reg0.CLK
clock => state~13.DATAIN
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => red_led.OUTPUTSELECT
rst => green_led.OUTPUTSELECT
rst => auth_bit.OUTPUTSELECT
rst => address.OUTPUTSELECT
rst => address.OUTPUTSELECT
rst => address.OUTPUTSELECT
rst => data.OUTPUTSELECT
rst => data.OUTPUTSELECT
rst => data.OUTPUTSELECT
rst => data.OUTPUTSELECT
rst => data.OUTPUTSELECT
rst => data.OUTPUTSELECT
rst => data.OUTPUTSELECT
rst => data.OUTPUTSELECT
rst => data.OUTPUTSELECT
rst => data.OUTPUTSELECT
rst => data.OUTPUTSELECT
rst => data.OUTPUTSELECT
rst => data.OUTPUTSELECT
rst => data.OUTPUTSELECT
rst => data.OUTPUTSELECT
rst => data.OUTPUTSELECT
rst => status.OUTPUTSELECT
rst => status.OUTPUTSELECT
rst => status.OUTPUTSELECT
rst => status.OUTPUTSELECT
rst => status.OUTPUTSELECT
rst => status.OUTPUTSELECT
rst => status.OUTPUTSELECT
rst => wren~reg0.ENA


|Project_Top_Module|RAM_Password_Reset_Top_Module:ram_pass2|RAM_Password_Reset_Module:RAM_module1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|Project_Top_Module|RAM_Password_Reset_Top_Module:ram_pass2|RAM_Password_Reset_Module:RAM_module1|altsyncram:altsyncram_component
wren_a => altsyncram_fhh1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_fhh1:auto_generated.data_a[0]
data_a[1] => altsyncram_fhh1:auto_generated.data_a[1]
data_a[2] => altsyncram_fhh1:auto_generated.data_a[2]
data_a[3] => altsyncram_fhh1:auto_generated.data_a[3]
data_a[4] => altsyncram_fhh1:auto_generated.data_a[4]
data_a[5] => altsyncram_fhh1:auto_generated.data_a[5]
data_a[6] => altsyncram_fhh1:auto_generated.data_a[6]
data_a[7] => altsyncram_fhh1:auto_generated.data_a[7]
data_a[8] => altsyncram_fhh1:auto_generated.data_a[8]
data_a[9] => altsyncram_fhh1:auto_generated.data_a[9]
data_a[10] => altsyncram_fhh1:auto_generated.data_a[10]
data_a[11] => altsyncram_fhh1:auto_generated.data_a[11]
data_a[12] => altsyncram_fhh1:auto_generated.data_a[12]
data_a[13] => altsyncram_fhh1:auto_generated.data_a[13]
data_a[14] => altsyncram_fhh1:auto_generated.data_a[14]
data_a[15] => altsyncram_fhh1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_fhh1:auto_generated.address_a[0]
address_a[1] => altsyncram_fhh1:auto_generated.address_a[1]
address_a[2] => altsyncram_fhh1:auto_generated.address_a[2]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_fhh1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_fhh1:auto_generated.q_a[0]
q_a[1] <= altsyncram_fhh1:auto_generated.q_a[1]
q_a[2] <= altsyncram_fhh1:auto_generated.q_a[2]
q_a[3] <= altsyncram_fhh1:auto_generated.q_a[3]
q_a[4] <= altsyncram_fhh1:auto_generated.q_a[4]
q_a[5] <= altsyncram_fhh1:auto_generated.q_a[5]
q_a[6] <= altsyncram_fhh1:auto_generated.q_a[6]
q_a[7] <= altsyncram_fhh1:auto_generated.q_a[7]
q_a[8] <= altsyncram_fhh1:auto_generated.q_a[8]
q_a[9] <= altsyncram_fhh1:auto_generated.q_a[9]
q_a[10] <= altsyncram_fhh1:auto_generated.q_a[10]
q_a[11] <= altsyncram_fhh1:auto_generated.q_a[11]
q_a[12] <= altsyncram_fhh1:auto_generated.q_a[12]
q_a[13] <= altsyncram_fhh1:auto_generated.q_a[13]
q_a[14] <= altsyncram_fhh1:auto_generated.q_a[14]
q_a[15] <= altsyncram_fhh1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Project_Top_Module|RAM_Password_Reset_Top_Module:ram_pass2|RAM_Password_Reset_Module:RAM_module1|altsyncram:altsyncram_component|altsyncram_fhh1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|Project_Top_Module|game_module:gameleveltest
twodigit <= RSG:rsg2.port2
time_stop => time_stop.IN2
begin_timer <= RSG:rsg2.port4
reconfig2[0] <= RSG:rsg2.port5
reconfig2[1] <= RSG:rsg2.port5
reconfig2[2] <= RSG:rsg2.port5
reconfig2[3] <= RSG:rsg2.port5
input_num[0] <= RSG:rsg2.port6
input_num[1] <= RSG:rsg2.port6
input_num[2] <= RSG:rsg2.port6
input_num[3] <= RSG:rsg2.port6
input_num[4] <= RSG:rsg2.port6
input_num[5] <= RSG:rsg2.port6
input_num[6] <= RSG:rsg2.port6
input_num[7] <= RSG:rsg2.port6
load_time <= RSG:rsg2.port7
stop <= RSG:rsg2.port8
levelupdated => levelupdated.IN1
logout => logout.IN2
button_pulse => button_pulse.IN2
auth_bit => auth_bit.IN2
punch_button => punch_button.IN1
level_num[0] => level_num[0].IN2
level_num[1] => level_num[1].IN2
level_num[2] => level_num[2].IN2
level_num[3] => level_num[3].IN2
toggle_answer[0] => toggle_answer[0].IN1
toggle_answer[1] => toggle_answer[1].IN1
toggle_answer[2] => toggle_answer[2].IN1
toggle_answer[3] => toggle_answer[3].IN1
flash_num[0] <= RSG:rsg2.port15
flash_num[1] <= RSG:rsg2.port15
flash_num[2] <= RSG:rsg2.port15
flash_num[3] <= RSG:rsg2.port15
flash_num[4] <= RSG:rsg2.port15
win <= win.DB_MAX_OUTPUT_PORT_TYPE
loose <= loose.DB_MAX_OUTPUT_PORT_TYPE
seg_in_ans[0] <= Comparision:comp1.port12
seg_in_ans[1] <= Comparision:comp1.port12
seg_in_ans[2] <= Comparision:comp1.port12
seg_in_ans[3] <= Comparision:comp1.port12
clock => clock.IN3
rst => rst.IN3


|Project_Top_Module|game_module:gameleveltest|RSG:rsg2
win => win.IN1
loose => loose.IN1
twodigit <= Random_seq:rs1.port2
time_stop => time_stop.IN1
begin_timer <= Random_seq:rs1.port4
reconfig2[0] <= Random_seq:rs1.port5
reconfig2[1] <= Random_seq:rs1.port5
reconfig2[2] <= Random_seq:rs1.port5
reconfig2[3] <= Random_seq:rs1.port5
input_num[0] <= Random_seq:rs1.port6
input_num[1] <= Random_seq:rs1.port6
input_num[2] <= Random_seq:rs1.port6
input_num[3] <= Random_seq:rs1.port6
input_num[4] <= Random_seq:rs1.port6
input_num[5] <= Random_seq:rs1.port6
input_num[6] <= Random_seq:rs1.port6
input_num[7] <= Random_seq:rs1.port6
load_time <= Random_seq:rs1.port7
stop <= Random_seq:rs1.port14
logout => logout.IN1
button_pulse => button_pulse.IN1
auth_bit => auth_bit.IN1
level_num[0] => level_num[0].IN1
level_num[1] => level_num[1].IN1
level_num[2] => level_num[2].IN1
level_num[3] => level_num[3].IN1
time_in => time_in.IN1
time_out <= Random_seq:rs1.port13
flash_num[0] <= flash_num[0].DB_MAX_OUTPUT_PORT_TYPE
flash_num[1] <= flash_num[1].DB_MAX_OUTPUT_PORT_TYPE
flash_num[2] <= flash_num[2].DB_MAX_OUTPUT_PORT_TYPE
flash_num[3] <= flash_num[3].DB_MAX_OUTPUT_PORT_TYPE
flash_num[4] <= flash_num[4].DB_MAX_OUTPUT_PORT_TYPE
reg_enable2 <= Random_seq:rs1.port18
store_reg[0] <= shift_reg_28:shl28.port3
store_reg[1] <= shift_reg_28:shl28.port3
store_reg[2] <= shift_reg_28:shl28.port3
store_reg[3] <= shift_reg_28:shl28.port3
store_reg[4] <= shift_reg_28:shl28.port3
store_reg[5] <= shift_reg_28:shl28.port3
store_reg[6] <= shift_reg_28:shl28.port3
store_reg[7] <= shift_reg_28:shl28.port3
store_reg[8] <= shift_reg_28:shl28.port3
store_reg[9] <= shift_reg_28:shl28.port3
store_reg[10] <= shift_reg_28:shl28.port3
store_reg[11] <= shift_reg_28:shl28.port3
store_reg[12] <= shift_reg_28:shl28.port3
store_reg[13] <= shift_reg_28:shl28.port3
store_reg[14] <= shift_reg_28:shl28.port3
store_reg[15] <= shift_reg_28:shl28.port3
store_reg[16] <= shift_reg_28:shl28.port3
store_reg[17] <= shift_reg_28:shl28.port3
store_reg[18] <= shift_reg_28:shl28.port3
store_reg[19] <= shift_reg_28:shl28.port3
store_reg[20] <= shift_reg_28:shl28.port3
store_reg[21] <= shift_reg_28:shl28.port3
store_reg[22] <= shift_reg_28:shl28.port3
store_reg[23] <= shift_reg_28:shl28.port3
store_reg[24] <= shift_reg_28:shl28.port3
store_reg[25] <= shift_reg_28:shl28.port3
store_reg[26] <= shift_reg_28:shl28.port3
store_reg[27] <= shift_reg_28:shl28.port3
reconfig[0] <= Random_seq:rs1.port21
reconfig[1] <= Random_seq:rs1.port21
reconfig[2] <= Random_seq:rs1.port21
reconfig[3] <= Random_seq:rs1.port21
clock => clock.IN4
rst => rst.IN3


|Project_Top_Module|game_module:gameleveltest|RSG:rsg2|RNG:rn1
button_pulse => button_pulse.IN1
auth_bit => auth_bit.IN1
clk => clk.IN2
rst => rst.IN2
random_num[0] <= four_Bit_Binary_Counter:binary_counter1.port3
random_num[1] <= four_Bit_Binary_Counter:binary_counter1.port3
random_num[2] <= four_Bit_Binary_Counter:binary_counter1.port3
random_num[3] <= four_Bit_Binary_Counter:binary_counter1.port3
enable <= four_Bit_Binary_Counter:binary_counter1.port4


|Project_Top_Module|game_module:gameleveltest|RSG:rsg2|RNG:rn1|Button_Inverter:button_inv1
button_pulse => button_inv.DATAB
auth_bit => button_inv.OUTPUTSELECT
clk => button_inv~reg0.CLK
rst => button_inv.OUTPUTSELECT
button_inv <= button_inv~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Project_Top_Module|game_module:gameleveltest|RSG:rsg2|RNG:rn1|four_Bit_Binary_Counter:binary_counter1
button_inv => enable.OUTPUTSELECT
button_inv => count.OUTPUTSELECT
button_inv => count.OUTPUTSELECT
button_inv => count.OUTPUTSELECT
button_inv => count.OUTPUTSELECT
button_inv => random_num.OUTPUTSELECT
button_inv => random_num.OUTPUTSELECT
button_inv => random_num.OUTPUTSELECT
button_inv => random_num.OUTPUTSELECT
button_inv => flag.DATAA
clk => flag.CLK
clk => enable~reg0.CLK
clk => random_num[0]~reg0.CLK
clk => random_num[1]~reg0.CLK
clk => random_num[2]~reg0.CLK
clk => random_num[3]~reg0.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => random_num.OUTPUTSELECT
rst => random_num.OUTPUTSELECT
rst => random_num.OUTPUTSELECT
rst => random_num.OUTPUTSELECT
rst => enable.OUTPUTSELECT
rst => flag.OUTPUTSELECT
random_num[0] <= random_num[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
random_num[1] <= random_num[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
random_num[2] <= random_num[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
random_num[3] <= random_num[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable <= enable~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Project_Top_Module|game_module:gameleveltest|RSG:rsg2|Random_seq:rs1
win => always0.IN0
loose => always0.IN1
twodigit <= twodigit~reg0.DB_MAX_OUTPUT_PORT_TYPE
time_stop => stop.OUTPUTSELECT
time_stop => input_num.OUTPUTSELECT
time_stop => input_num.OUTPUTSELECT
time_stop => input_num.OUTPUTSELECT
time_stop => input_num.OUTPUTSELECT
time_stop => input_num.OUTPUTSELECT
time_stop => input_num.OUTPUTSELECT
time_stop => input_num.OUTPUTSELECT
time_stop => input_num.OUTPUTSELECT
time_stop => reconfig2.OUTPUTSELECT
time_stop => reconfig2.OUTPUTSELECT
time_stop => reconfig2.OUTPUTSELECT
time_stop => reconfig2.OUTPUTSELECT
time_stop => reg_enable.OUTPUTSELECT
time_stop => reg_enable2.OUTPUTSELECT
time_stop => state.OUTPUTSELECT
time_stop => state.OUTPUTSELECT
time_stop => state.OUTPUTSELECT
time_stop => state.OUTPUTSELECT
time_stop => state.OUTPUTSELECT
time_stop => state.OUTPUTSELECT
time_stop => state.OUTPUTSELECT
time_stop => state.OUTPUTSELECT
time_stop => state.OUTPUTSELECT
time_stop => state.OUTPUTSELECT
begin_timer <= begin_timer~reg0.DB_MAX_OUTPUT_PORT_TYPE
reconfig2[0] <= reconfig2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reconfig2[1] <= reconfig2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reconfig2[2] <= reconfig2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reconfig2[3] <= reconfig2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_num[0] <= input_num[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_num[1] <= input_num[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_num[2] <= input_num[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_num[3] <= input_num[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_num[4] <= input_num[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_num[5] <= input_num[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_num[6] <= input_num[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_num[7] <= input_num[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load_time <= load_time~reg0.DB_MAX_OUTPUT_PORT_TYPE
logout => reg_enable.OUTPUTSELECT
logout => reg_enable2.OUTPUTSELECT
logout => state.OUTPUTSELECT
logout => state.OUTPUTSELECT
logout => state.OUTPUTSELECT
logout => state.OUTPUTSELECT
logout => state.OUTPUTSELECT
logout => state.OUTPUTSELECT
logout => state.OUTPUTSELECT
logout => state.OUTPUTSELECT
logout => state.OUTPUTSELECT
logout => state.OUTPUTSELECT
logout => input_num.OUTPUTSELECT
logout => input_num.OUTPUTSELECT
logout => input_num.OUTPUTSELECT
logout => input_num.OUTPUTSELECT
logout => input_num.OUTPUTSELECT
logout => input_num.OUTPUTSELECT
logout => input_num.OUTPUTSELECT
logout => input_num.OUTPUTSELECT
logout => Selector31.IN6
logout => Selector31.IN7
logout => Selector31.IN8
logout => Selector31.IN9
logout => Selector14.IN1
logout => Selector15.IN1
logout => Selector38.IN2
logout => Selector36.IN2
logout => Selector35.IN2
logout => Selector34.IN2
random_num[0] => Add0.IN4
random_num[0] => gap.DATAB
random_num[1] => Add0.IN3
random_num[1] => gap.DATAB
random_num[2] => Add0.IN2
random_num[2] => gap.DATAB
random_num[3] => Add0.IN1
random_num[3] => gap.DATAB
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => address.OUTPUTSELECT
enable => gap.OUTPUTSELECT
enable => gap.OUTPUTSELECT
enable => gap.OUTPUTSELECT
enable => gap.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => input_num.OUTPUTSELECT
enable => input_num.OUTPUTSELECT
enable => input_num.OUTPUTSELECT
enable => input_num.OUTPUTSELECT
enable => input_num.OUTPUTSELECT
enable => input_num.OUTPUTSELECT
enable => input_num.OUTPUTSELECT
enable => input_num.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
level_num[0] => Decoder1.IN3
level_num[0] => Mux0.IN8
level_num[0] => Mux1.IN8
level_num[0] => Mux2.IN8
level_num[0] => Mux3.IN8
level_num[0] => Mux4.IN8
level_num[0] => Add3.IN10
level_num[1] => Decoder0.IN2
level_num[1] => Decoder1.IN2
level_num[1] => Mux0.IN7
level_num[1] => Mux1.IN7
level_num[1] => Mux2.IN7
level_num[1] => Mux3.IN7
level_num[1] => Mux4.IN7
level_num[1] => Add3.IN9
level_num[2] => Decoder0.IN1
level_num[2] => Decoder1.IN1
level_num[2] => Mux0.IN6
level_num[2] => Mux1.IN6
level_num[2] => Mux2.IN6
level_num[2] => Mux3.IN6
level_num[2] => Mux4.IN6
level_num[2] => Add3.IN8
level_num[3] => Decoder0.IN0
level_num[3] => Decoder1.IN0
level_num[3] => Mux0.IN5
level_num[3] => Mux1.IN5
level_num[3] => Mux2.IN5
level_num[3] => Mux3.IN5
level_num[3] => Mux4.IN5
level_num[3] => Add3.IN7
time_in => state.OUTPUTSELECT
time_in => state.OUTPUTSELECT
time_in => state.OUTPUTSELECT
time_in => state.OUTPUTSELECT
time_in => state.OUTPUTSELECT
time_in => state.OUTPUTSELECT
time_in => state.OUTPUTSELECT
time_in => state.OUTPUTSELECT
time_in => state.OUTPUTSELECT
time_in => state.OUTPUTSELECT
time_in => state.OUTPUTSELECT
time_in => state.OUTPUTSELECT
time_out <= time_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
stop <= stop~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[1] <= address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[2] <= address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[3] <= address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[4] <= address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[0] => Selector10.IN3
q[1] => Selector9.IN3
q[2] => Selector8.IN3
q[3] => Selector7.IN3
q[4] => ~NO_FANOUT~
reg_enable <= reg_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_enable2 <= reg_enable2~reg0.DB_MAX_OUTPUT_PORT_TYPE
shl <= shl~reg0.DB_MAX_OUTPUT_PORT_TYPE
flash_num[0] <= flash_num[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flash_num[1] <= flash_num[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flash_num[2] <= flash_num[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flash_num[3] <= flash_num[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flash_num[4] <= flash_num[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reconfig[0] <= reconfig[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reconfig[1] <= reconfig[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reconfig[2] <= reconfig[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reconfig[3] <= reconfig[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock => reconfig[0]~reg0.CLK
clock => reconfig[1]~reg0.CLK
clock => reconfig[2]~reg0.CLK
clock => reconfig[3]~reg0.CLK
clock => shl~reg0.CLK
clock => stop~reg0.CLK
clock => twodigit~reg0.CLK
clock => reconfig2[0]~reg0.CLK
clock => reconfig2[1]~reg0.CLK
clock => reconfig2[2]~reg0.CLK
clock => reconfig2[3]~reg0.CLK
clock => load_time~reg0.CLK
clock => begin_timer~reg0.CLK
clock => input_num[0]~reg0.CLK
clock => input_num[1]~reg0.CLK
clock => input_num[2]~reg0.CLK
clock => input_num[3]~reg0.CLK
clock => input_num[4]~reg0.CLK
clock => input_num[5]~reg0.CLK
clock => input_num[6]~reg0.CLK
clock => input_num[7]~reg0.CLK
clock => reg_enable2~reg0.CLK
clock => reg_enable~reg0.CLK
clock => count[0].CLK
clock => count[1].CLK
clock => count[2].CLK
clock => gap[0].CLK
clock => gap[1].CLK
clock => gap[2].CLK
clock => gap[3].CLK
clock => gap[4].CLK
clock => flash_num[0]~reg0.CLK
clock => flash_num[1]~reg0.CLK
clock => flash_num[2]~reg0.CLK
clock => flash_num[3]~reg0.CLK
clock => flash_num[4]~reg0.CLK
clock => time_out~reg0.CLK
clock => address[0]~reg0.CLK
clock => address[1]~reg0.CLK
clock => address[2]~reg0.CLK
clock => address[3]~reg0.CLK
clock => address[4]~reg0.CLK
clock => state~11.DATAIN
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => address.OUTPUTSELECT
rst => address.OUTPUTSELECT
rst => address.OUTPUTSELECT
rst => address.OUTPUTSELECT
rst => address.OUTPUTSELECT
rst => time_out.OUTPUTSELECT
rst => flash_num.OUTPUTSELECT
rst => flash_num.OUTPUTSELECT
rst => flash_num.OUTPUTSELECT
rst => flash_num.OUTPUTSELECT
rst => flash_num.OUTPUTSELECT
rst => gap.OUTPUTSELECT
rst => gap.OUTPUTSELECT
rst => gap.OUTPUTSELECT
rst => gap.OUTPUTSELECT
rst => gap.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => reg_enable.OUTPUTSELECT
rst => reg_enable2.OUTPUTSELECT
rst => input_num.OUTPUTSELECT
rst => input_num.OUTPUTSELECT
rst => input_num.OUTPUTSELECT
rst => input_num.OUTPUTSELECT
rst => input_num.OUTPUTSELECT
rst => input_num.OUTPUTSELECT
rst => input_num.OUTPUTSELECT
rst => input_num.OUTPUTSELECT
rst => begin_timer.OUTPUTSELECT
rst => load_time.OUTPUTSELECT
rst => reconfig2.OUTPUTSELECT
rst => reconfig2.OUTPUTSELECT
rst => reconfig2.OUTPUTSELECT
rst => reconfig2.OUTPUTSELECT
rst => twodigit.OUTPUTSELECT
rst => stop~reg0.ENA
rst => shl~reg0.ENA
rst => reconfig[3]~reg0.ENA
rst => reconfig[2]~reg0.ENA
rst => reconfig[1]~reg0.ENA
rst => reconfig[0]~reg0.ENA


|Project_Top_Module|game_module:gameleveltest|RSG:rsg2|ROM_seq:romseq1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a


|Project_Top_Module|game_module:gameleveltest|RSG:rsg2|ROM_seq:romseq1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_27a1:auto_generated.address_a[0]
address_a[1] => altsyncram_27a1:auto_generated.address_a[1]
address_a[2] => altsyncram_27a1:auto_generated.address_a[2]
address_a[3] => altsyncram_27a1:auto_generated.address_a[3]
address_a[4] => altsyncram_27a1:auto_generated.address_a[4]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_27a1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_27a1:auto_generated.q_a[0]
q_a[1] <= altsyncram_27a1:auto_generated.q_a[1]
q_a[2] <= altsyncram_27a1:auto_generated.q_a[2]
q_a[3] <= altsyncram_27a1:auto_generated.q_a[3]
q_a[4] <= altsyncram_27a1:auto_generated.q_a[4]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Project_Top_Module|game_module:gameleveltest|RSG:rsg2|ROM_seq:romseq1|altsyncram:altsyncram_component|altsyncram_27a1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT


|Project_Top_Module|game_module:gameleveltest|RSG:rsg2|shift_reg_28:shl28
flash_num[0] => R.DATAB
flash_num[1] => R.DATAB
flash_num[2] => R.DATAB
flash_num[3] => R.DATAB
reg_enable => R.OUTPUTSELECT
reg_enable => R.OUTPUTSELECT
reg_enable => R.OUTPUTSELECT
reg_enable => R.OUTPUTSELECT
reg_enable => R.OUTPUTSELECT
reg_enable => R.OUTPUTSELECT
reg_enable => R.OUTPUTSELECT
reg_enable => R.OUTPUTSELECT
reg_enable => R.OUTPUTSELECT
reg_enable => R.OUTPUTSELECT
reg_enable => R.OUTPUTSELECT
reg_enable => R.OUTPUTSELECT
reg_enable => R.OUTPUTSELECT
reg_enable => R.OUTPUTSELECT
reg_enable => R.OUTPUTSELECT
reg_enable => R.OUTPUTSELECT
reg_enable => R.OUTPUTSELECT
reg_enable => R.OUTPUTSELECT
reg_enable => R.OUTPUTSELECT
reg_enable => R.OUTPUTSELECT
reg_enable => R.OUTPUTSELECT
reg_enable => R.OUTPUTSELECT
reg_enable => R.OUTPUTSELECT
reg_enable => R.OUTPUTSELECT
reg_enable => R.OUTPUTSELECT
reg_enable => R.OUTPUTSELECT
reg_enable => R.OUTPUTSELECT
reg_enable => R.OUTPUTSELECT
shl => R.OUTPUTSELECT
shl => R.OUTPUTSELECT
shl => R.OUTPUTSELECT
shl => R.OUTPUTSELECT
shl => R.OUTPUTSELECT
shl => R.OUTPUTSELECT
shl => R.OUTPUTSELECT
shl => R.OUTPUTSELECT
shl => R.OUTPUTSELECT
shl => R.OUTPUTSELECT
shl => R.OUTPUTSELECT
shl => R.OUTPUTSELECT
shl => R.OUTPUTSELECT
shl => R.OUTPUTSELECT
shl => R.OUTPUTSELECT
shl => R.OUTPUTSELECT
shl => R.OUTPUTSELECT
shl => R.OUTPUTSELECT
shl => R.OUTPUTSELECT
shl => R.OUTPUTSELECT
shl => R.OUTPUTSELECT
shl => R.OUTPUTSELECT
shl => R.OUTPUTSELECT
shl => R.OUTPUTSELECT
shl => R.OUTPUTSELECT
shl => R.OUTPUTSELECT
shl => R.OUTPUTSELECT
shl => R.OUTPUTSELECT
Q[0] <= R[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= R[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= R[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= R[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= R[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= R[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= R[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= R[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= R[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= R[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= R[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= R[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= R[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= R[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= R[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= R[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= R[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= R[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= R[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= R[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= R[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= R[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= R[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= R[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= R[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= R[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= R[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= R[27].DB_MAX_OUTPUT_PORT_TYPE
clock => R[0].CLK
clock => R[1].CLK
clock => R[2].CLK
clock => R[3].CLK
clock => R[4].CLK
clock => R[5].CLK
clock => R[6].CLK
clock => R[7].CLK
clock => R[8].CLK
clock => R[9].CLK
clock => R[10].CLK
clock => R[11].CLK
clock => R[12].CLK
clock => R[13].CLK
clock => R[14].CLK
clock => R[15].CLK
clock => R[16].CLK
clock => R[17].CLK
clock => R[18].CLK
clock => R[19].CLK
clock => R[20].CLK
clock => R[21].CLK
clock => R[22].CLK
clock => R[23].CLK
clock => R[24].CLK
clock => R[25].CLK
clock => R[26].CLK
clock => R[27].CLK
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT


|Project_Top_Module|game_module:gameleveltest|Comparision:comp1
time_stop => time_stop.IN1
levelupdated => levelupdated.IN1
logout => logout.IN2
rng_button => rng_button.IN1
level_num[0] => level_num[0].IN1
level_num[1] => level_num[1].IN1
level_num[2] => level_num[2].IN1
level_num[3] => level_num[3].IN1
store_reg[0] => store_reg[0].IN1
store_reg[1] => store_reg[1].IN1
store_reg[2] => store_reg[2].IN1
store_reg[3] => store_reg[3].IN1
store_reg[4] => store_reg[4].IN1
store_reg[5] => store_reg[5].IN1
store_reg[6] => store_reg[6].IN1
store_reg[7] => store_reg[7].IN1
store_reg[8] => store_reg[8].IN1
store_reg[9] => store_reg[9].IN1
store_reg[10] => store_reg[10].IN1
store_reg[11] => store_reg[11].IN1
store_reg[12] => store_reg[12].IN1
store_reg[13] => store_reg[13].IN1
store_reg[14] => store_reg[14].IN1
store_reg[15] => store_reg[15].IN1
store_reg[16] => store_reg[16].IN1
store_reg[17] => store_reg[17].IN1
store_reg[18] => store_reg[18].IN1
store_reg[19] => store_reg[19].IN1
store_reg[20] => store_reg[20].IN1
store_reg[21] => store_reg[21].IN1
store_reg[22] => store_reg[22].IN1
store_reg[23] => store_reg[23].IN1
store_reg[24] => store_reg[24].IN1
store_reg[25] => store_reg[25].IN1
store_reg[26] => store_reg[26].IN1
store_reg[27] => store_reg[27].IN1
toggle_answer[0] => toggle_answer[0].IN2
toggle_answer[1] => toggle_answer[1].IN2
toggle_answer[2] => toggle_answer[2].IN2
toggle_answer[3] => toggle_answer[3].IN2
auth_bit => auth_bit.IN1
punch_button => punch_button.IN3
reg_enable2 => reg_enable2.IN2
win <= result_comp:res1.port9
loose <= result_comp:res1.port10
seg_in_ans[0] <= load_register:loadinst.port2
seg_in_ans[1] <= load_register:loadinst.port2
seg_in_ans[2] <= load_register:loadinst.port2
seg_in_ans[3] <= load_register:loadinst.port2
clock => clock.IN3
rst => rst.IN3


|Project_Top_Module|game_module:gameleveltest|Comparision:comp1|result_comp:res1
time_stop => always0.IN1
levelupdated => state.OUTPUTSELECT
levelupdated => state.OUTPUTSELECT
levelupdated => state.OUTPUTSELECT
levelupdated => state.OUTPUTSELECT
logout => state.OUTPUTSELECT
logout => state.OUTPUTSELECT
logout => state.OUTPUTSELECT
logout => state.OUTPUTSELECT
logout => loose.OUTPUTSELECT
logout => state.OUTPUTSELECT
logout => state.OUTPUTSELECT
logout => state.OUTPUTSELECT
logout => state.OUTPUTSELECT
logout => loose.OUTPUTSELECT
logout => win.OUTPUTSELECT
logout => count.OUTPUTSELECT
logout => count.OUTPUTSELECT
logout => count.OUTPUTSELECT
rng_button => loose.OUTPUTSELECT
rng_button => state.OUTPUTSELECT
rng_button => state.OUTPUTSELECT
rng_button => state.OUTPUTSELECT
rng_button => state.OUTPUTSELECT
auth_bit => state.OUTPUTSELECT
auth_bit => state.OUTPUTSELECT
auth_bit => state.OUTPUTSELECT
auth_bit => state.OUTPUTSELECT
punch_button => count.OUTPUTSELECT
punch_button => count.OUTPUTSELECT
punch_button => count.OUTPUTSELECT
punch_button => win.OUTPUTSELECT
punch_button => loose.OUTPUTSELECT
punch_button => state.OUTPUTSELECT
punch_button => state.OUTPUTSELECT
punch_button => state.OUTPUTSELECT
punch_button => state.OUTPUTSELECT
shif_answer[0] => Equal3.IN27
shif_answer[0] => Equal1.IN31
shif_answer[1] => Equal3.IN26
shif_answer[1] => Equal1.IN30
shif_answer[2] => Equal3.IN25
shif_answer[2] => Equal1.IN29
shif_answer[3] => Equal3.IN24
shif_answer[3] => Equal1.IN28
shif_answer[4] => Equal3.IN23
shif_answer[4] => Equal1.IN27
shif_answer[5] => Equal3.IN22
shif_answer[5] => Equal1.IN26
shif_answer[6] => Equal3.IN21
shif_answer[6] => Equal1.IN25
shif_answer[7] => Equal3.IN20
shif_answer[7] => Equal1.IN24
shif_answer[8] => Equal3.IN19
shif_answer[8] => Equal1.IN23
shif_answer[9] => Equal3.IN18
shif_answer[9] => Equal1.IN22
shif_answer[10] => Equal3.IN17
shif_answer[10] => Equal1.IN21
shif_answer[11] => Equal3.IN16
shif_answer[11] => Equal1.IN20
shif_answer[12] => Equal3.IN15
shif_answer[12] => Equal1.IN19
shif_answer[13] => Equal3.IN14
shif_answer[13] => Equal1.IN18
shif_answer[14] => Equal3.IN13
shif_answer[14] => Equal1.IN17
shif_answer[15] => Equal3.IN12
shif_answer[15] => Equal1.IN16
shif_answer[16] => Equal3.IN11
shif_answer[16] => Equal1.IN15
shif_answer[17] => Equal3.IN10
shif_answer[17] => Equal1.IN14
shif_answer[18] => Equal3.IN9
shif_answer[18] => Equal1.IN13
shif_answer[19] => Equal3.IN8
shif_answer[19] => Equal1.IN12
shif_answer[20] => Equal3.IN7
shif_answer[20] => Equal1.IN11
shif_answer[21] => Equal3.IN6
shif_answer[21] => Equal1.IN10
shif_answer[22] => Equal3.IN5
shif_answer[22] => Equal1.IN9
shif_answer[23] => Equal3.IN4
shif_answer[23] => Equal1.IN8
shif_answer[24] => Equal3.IN3
shif_answer[24] => Equal1.IN7
shif_answer[25] => Equal3.IN2
shif_answer[25] => Equal1.IN6
shif_answer[26] => Equal3.IN1
shif_answer[26] => Equal1.IN5
shif_answer[27] => Equal3.IN0
shif_answer[27] => Equal1.IN4
store_reg[0] => Equal3.IN55
store_reg[0] => Equal2.IN31
store_reg[1] => Equal3.IN54
store_reg[1] => Equal2.IN30
store_reg[2] => Equal3.IN53
store_reg[2] => Equal2.IN29
store_reg[3] => Equal3.IN52
store_reg[3] => Equal2.IN28
store_reg[4] => Equal3.IN51
store_reg[4] => Equal2.IN27
store_reg[5] => Equal3.IN50
store_reg[5] => Equal2.IN26
store_reg[6] => Equal3.IN49
store_reg[6] => Equal2.IN25
store_reg[7] => Equal3.IN48
store_reg[7] => Equal2.IN24
store_reg[8] => Equal3.IN47
store_reg[8] => Equal2.IN23
store_reg[9] => Equal3.IN46
store_reg[9] => Equal2.IN22
store_reg[10] => Equal3.IN45
store_reg[10] => Equal2.IN21
store_reg[11] => Equal3.IN44
store_reg[11] => Equal2.IN20
store_reg[12] => Equal3.IN43
store_reg[12] => Equal2.IN19
store_reg[13] => Equal3.IN42
store_reg[13] => Equal2.IN18
store_reg[14] => Equal3.IN41
store_reg[14] => Equal2.IN17
store_reg[15] => Equal3.IN40
store_reg[15] => Equal2.IN16
store_reg[16] => Equal3.IN39
store_reg[16] => Equal2.IN15
store_reg[17] => Equal3.IN38
store_reg[17] => Equal2.IN14
store_reg[18] => Equal3.IN37
store_reg[18] => Equal2.IN13
store_reg[19] => Equal3.IN36
store_reg[19] => Equal2.IN12
store_reg[20] => Equal3.IN35
store_reg[20] => Equal2.IN11
store_reg[21] => Equal3.IN34
store_reg[21] => Equal2.IN10
store_reg[22] => Equal3.IN33
store_reg[22] => Equal2.IN9
store_reg[23] => Equal3.IN32
store_reg[23] => Equal2.IN8
store_reg[24] => Equal3.IN31
store_reg[24] => Equal2.IN7
store_reg[25] => Equal3.IN30
store_reg[25] => Equal2.IN6
store_reg[26] => Equal3.IN29
store_reg[26] => Equal2.IN5
store_reg[27] => Equal3.IN28
store_reg[27] => Equal2.IN4
level_num[0] => Decoder0.IN3
level_num[0] => Mux0.IN8
level_num[0] => Mux1.IN8
level_num[0] => Mux2.IN8
level_num[1] => Decoder0.IN2
level_num[1] => Mux0.IN7
level_num[1] => Mux1.IN7
level_num[1] => Mux2.IN7
level_num[2] => Decoder0.IN1
level_num[2] => Mux0.IN6
level_num[2] => Mux1.IN6
level_num[2] => Mux2.IN6
level_num[3] => Decoder0.IN0
level_num[3] => Mux0.IN5
level_num[3] => Mux1.IN5
level_num[3] => Mux2.IN5
win <= win~reg0.DB_MAX_OUTPUT_PORT_TYPE
loose <= loose~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock => loose~reg0.CLK
clock => win~reg0.CLK
clock => count[0].CLK
clock => count[1].CLK
clock => count[2].CLK
clock => state~5.DATAIN
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => win.OUTPUTSELECT
rst => loose.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT


|Project_Top_Module|game_module:gameleveltest|Comparision:comp1|shift_reg_28:shl28reg
flash_num[0] => R.DATAB
flash_num[1] => R.DATAB
flash_num[2] => R.DATAB
flash_num[3] => R.DATAB
reg_enable => R.OUTPUTSELECT
reg_enable => R.OUTPUTSELECT
reg_enable => R.OUTPUTSELECT
reg_enable => R.OUTPUTSELECT
reg_enable => R.OUTPUTSELECT
reg_enable => R.OUTPUTSELECT
reg_enable => R.OUTPUTSELECT
reg_enable => R.OUTPUTSELECT
reg_enable => R.OUTPUTSELECT
reg_enable => R.OUTPUTSELECT
reg_enable => R.OUTPUTSELECT
reg_enable => R.OUTPUTSELECT
reg_enable => R.OUTPUTSELECT
reg_enable => R.OUTPUTSELECT
reg_enable => R.OUTPUTSELECT
reg_enable => R.OUTPUTSELECT
reg_enable => R.OUTPUTSELECT
reg_enable => R.OUTPUTSELECT
reg_enable => R.OUTPUTSELECT
reg_enable => R.OUTPUTSELECT
reg_enable => R.OUTPUTSELECT
reg_enable => R.OUTPUTSELECT
reg_enable => R.OUTPUTSELECT
reg_enable => R.OUTPUTSELECT
reg_enable => R.OUTPUTSELECT
reg_enable => R.OUTPUTSELECT
reg_enable => R.OUTPUTSELECT
reg_enable => R.OUTPUTSELECT
shl => R.OUTPUTSELECT
shl => R.OUTPUTSELECT
shl => R.OUTPUTSELECT
shl => R.OUTPUTSELECT
shl => R.OUTPUTSELECT
shl => R.OUTPUTSELECT
shl => R.OUTPUTSELECT
shl => R.OUTPUTSELECT
shl => R.OUTPUTSELECT
shl => R.OUTPUTSELECT
shl => R.OUTPUTSELECT
shl => R.OUTPUTSELECT
shl => R.OUTPUTSELECT
shl => R.OUTPUTSELECT
shl => R.OUTPUTSELECT
shl => R.OUTPUTSELECT
shl => R.OUTPUTSELECT
shl => R.OUTPUTSELECT
shl => R.OUTPUTSELECT
shl => R.OUTPUTSELECT
shl => R.OUTPUTSELECT
shl => R.OUTPUTSELECT
shl => R.OUTPUTSELECT
shl => R.OUTPUTSELECT
shl => R.OUTPUTSELECT
shl => R.OUTPUTSELECT
shl => R.OUTPUTSELECT
shl => R.OUTPUTSELECT
Q[0] <= R[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= R[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= R[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= R[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= R[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= R[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= R[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= R[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= R[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= R[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= R[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= R[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= R[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= R[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= R[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= R[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= R[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= R[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= R[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= R[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= R[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= R[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= R[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= R[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= R[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= R[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= R[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= R[27].DB_MAX_OUTPUT_PORT_TYPE
clock => R[0].CLK
clock => R[1].CLK
clock => R[2].CLK
clock => R[3].CLK
clock => R[4].CLK
clock => R[5].CLK
clock => R[6].CLK
clock => R[7].CLK
clock => R[8].CLK
clock => R[9].CLK
clock => R[10].CLK
clock => R[11].CLK
clock => R[12].CLK
clock => R[13].CLK
clock => R[14].CLK
clock => R[15].CLK
clock => R[16].CLK
clock => R[17].CLK
clock => R[18].CLK
clock => R[19].CLK
clock => R[20].CLK
clock => R[21].CLK
clock => R[22].CLK
clock => R[23].CLK
clock => R[24].CLK
clock => R[25].CLK
clock => R[26].CLK
clock => R[27].CLK
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT


|Project_Top_Module|game_module:gameleveltest|Comparision:comp1|load_register:loadinst
logout => R.OUTPUTSELECT
logout => R.OUTPUTSELECT
logout => R.OUTPUTSELECT
logout => R.OUTPUTSELECT
I[0] => R.DATAB
I[1] => R.DATAB
I[2] => R.DATAB
I[3] => R.DATAB
Q[0] <= R[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= R[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= R[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= R[3].DB_MAX_OUTPUT_PORT_TYPE
ld => R.OUTPUTSELECT
ld => R.OUTPUTSELECT
ld => R.OUTPUTSELECT
ld => R.OUTPUTSELECT
enable => R.OUTPUTSELECT
enable => R.OUTPUTSELECT
enable => R.OUTPUTSELECT
enable => R.OUTPUTSELECT
clk => R[0].CLK
clk => R[1].CLK
clk => R[2].CLK
clk => R[3].CLK
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT
rst => R.OUTPUTSELECT


|Project_Top_Module|game_module:gameleveltest|Reconfig_timer:reconfig_inst
clock => clock.IN3
rst => rst.IN3
enable => enable.IN1
reconfig[0] => reconfig[0].IN1
reconfig[1] => reconfig[1].IN1
reconfig[2] => reconfig[2].IN1
reconfig[3] => reconfig[3].IN1
outpulse <= reconfig_count:recnfigcnt.port4
stop => stop.IN1


|Project_Top_Module|game_module:gameleveltest|Reconfig_timer:reconfig_inst|LFSR:lfsr1
clk => flag.CLK
clk => lfsr_to~reg0.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => LFSR[0].CLK
clk => LFSR[1].CLK
clk => LFSR[2].CLK
clk => LFSR[3].CLK
clk => LFSR[4].CLK
clk => LFSR[5].CLK
clk => LFSR[6].CLK
clk => LFSR[7].CLK
rst => LFSR.OUTPUTSELECT
rst => LFSR.OUTPUTSELECT
rst => LFSR.OUTPUTSELECT
rst => LFSR.OUTPUTSELECT
rst => LFSR.OUTPUTSELECT
rst => LFSR.OUTPUTSELECT
rst => LFSR.OUTPUTSELECT
rst => LFSR.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => lfsr_to.OUTPUTSELECT
rst => flag.OUTPUTSELECT
lfsr_to <= lfsr_to~reg0.DB_MAX_OUTPUT_PORT_TYPE
button_pulse => flag.OUTPUTSELECT
stop => flag.OUTPUTSELECT


|Project_Top_Module|game_module:gameleveltest|Reconfig_timer:reconfig_inst|ten_counter:tencount1
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
pulse => countsec.OUTPUTSELECT
clk => countsec~reg0.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => countsec.OUTPUTSELECT
countsec <= countsec~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Project_Top_Module|game_module:gameleveltest|Reconfig_timer:reconfig_inst|reconfig_count:recnfigcnt
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
pulse => outpulse.OUTPUTSELECT
clk => outpulse~reg0.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => outpulse.OUTPUTSELECT
reconfig[0] => Equal0.IN3
reconfig[1] => Equal0.IN2
reconfig[2] => Equal0.IN1
reconfig[3] => Equal0.IN0
outpulse <= outpulse~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Project_Top_Module|level_top_module:levelgametest
levelupdated <= Level_Controller:level_con1.port0
green_user => green_user.IN1
rng_button => rng_button.IN1
log_out => log_out.IN1
auth_bit => auth_bit.IN1
win => win.IN1
internal_id[0] => internal_id[0].IN1
internal_id[1] => internal_id[1].IN1
internal_id[2] => internal_id[2].IN1
level_num[0] <= Level_Controller:level_con1.port11
level_num[1] <= Level_Controller:level_con1.port11
level_num[2] <= Level_Controller:level_con1.port11
level_num[3] <= Level_Controller:level_con1.port11
clock => clock.IN2
rst => rst.IN1


|Project_Top_Module|level_top_module:levelgametest|Level_Controller:level_con1
levelupdated <= levelupdated~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_user => address.OUTPUTSELECT
green_user => address.OUTPUTSELECT
green_user => address.OUTPUTSELECT
green_user => state.OUTPUTSELECT
green_user => state.OUTPUTSELECT
green_user => state.OUTPUTSELECT
green_user => state.OUTPUTSELECT
green_user => state.OUTPUTSELECT
green_user => state.OUTPUTSELECT
green_user => state.OUTPUTSELECT
green_user => state.OUTPUTSELECT
green_user => state.OUTPUTSELECT
green_user => state.OUTPUTSELECT
green_user => state.OUTPUTSELECT
green_user => state.OUTPUTSELECT
green_user => state.OUTPUTSELECT
green_user => state.OUTPUTSELECT
green_user => state.OUTPUTSELECT
green_user => state.OUTPUTSELECT
green_user => state.OUTPUTSELECT
green_user => state.OUTPUTSELECT
rng_button => wren.OUTPUTSELECT
rng_button => level_o.OUTPUTSELECT
rng_button => level_o.OUTPUTSELECT
rng_button => level_o.OUTPUTSELECT
rng_button => state.OUTPUTSELECT
rng_button => state.OUTPUTSELECT
rng_button => state.OUTPUTSELECT
rng_button => state.OUTPUTSELECT
rng_button => state.OUTPUTSELECT
rng_button => state.OUTPUTSELECT
rng_button => state.OUTPUTSELECT
rng_button => state.OUTPUTSELECT
rng_button => state.OUTPUTSELECT
log_out => state.OUTPUTSELECT
log_out => state.OUTPUTSELECT
log_out => state.OUTPUTSELECT
log_out => state.OUTPUTSELECT
log_out => state.OUTPUTSELECT
log_out => state.OUTPUTSELECT
log_out => state.OUTPUTSELECT
log_out => state.OUTPUTSELECT
log_out => state.OUTPUTSELECT
log_out => level.OUTPUTSELECT
log_out => level.OUTPUTSELECT
log_out => level.OUTPUTSELECT
log_out => level_num.OUTPUTSELECT
log_out => level_num.OUTPUTSELECT
log_out => level_num.OUTPUTSELECT
log_out => level_num.OUTPUTSELECT
log_out => levelupdated.OUTPUTSELECT
log_out => level.OUTPUTSELECT
log_out => level.OUTPUTSELECT
log_out => level.OUTPUTSELECT
log_out => wren.OUTPUTSELECT
log_out => state.OUTPUTSELECT
log_out => state.OUTPUTSELECT
log_out => level_o.OUTPUTSELECT
log_out => level_o.OUTPUTSELECT
log_out => level_o.OUTPUTSELECT
log_out => state.OUTPUTSELECT
log_out => state.OUTPUTSELECT
log_out => state.OUTPUTSELECT
log_out => state.OUTPUTSELECT
log_out => state.OUTPUTSELECT
log_out => state.OUTPUTSELECT
log_out => state.OUTPUTSELECT
log_out => state.OUTPUTSELECT
log_out => state.OUTPUTSELECT
log_out => state.OUTPUTSELECT
log_out => state.OUTPUTSELECT
log_out => state.OUTPUTSELECT
log_out => state.OUTPUTSELECT
log_out => state.OUTPUTSELECT
log_out => state.OUTPUTSELECT
log_out => state.OUTPUTSELECT
log_out => state.OUTPUTSELECT
log_out => state.OUTPUTSELECT
log_out => wren.OUTPUTSELECT
log_out => level_o.OUTPUTSELECT
log_out => level_o.OUTPUTSELECT
log_out => level_o.OUTPUTSELECT
log_out => Selector19.IN5
log_out => Selector19.IN6
log_out => Selector19.IN7
log_out => Selector19.IN8
log_out => Selector16.IN3
log_out => Selector14.IN3
log_out => Selector13.IN3
internal_id[0] => address.DATAB
internal_id[1] => address.DATAB
internal_id[2] => address.DATAB
auth_bit => state.OUTPUTSELECT
auth_bit => state.OUTPUTSELECT
auth_bit => state.OUTPUTSELECT
auth_bit => state.OUTPUTSELECT
auth_bit => state.OUTPUTSELECT
auth_bit => state.OUTPUTSELECT
auth_bit => state.OUTPUTSELECT
auth_bit => state.OUTPUTSELECT
auth_bit => state.OUTPUTSELECT
win => always0.IN1
win => always0.IN1
address[0] <= address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[1] <= address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[2] <= address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
level_i[0] => level.DATAA
level_i[0] => level_num.DATAA
level_i[0] => level.DATAB
level_i[0] => Equal0.IN2
level_i[1] => level.DATAA
level_i[1] => level_num.DATAA
level_i[1] => level.DATAB
level_i[1] => Equal0.IN1
level_i[2] => level.DATAA
level_i[2] => level_num.DATAA
level_i[2] => level.DATAB
level_i[2] => Equal0.IN0
level_o[0] <= level_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
level_o[1] <= level_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
level_o[2] <= level_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wren <= wren~reg0.DB_MAX_OUTPUT_PORT_TYPE
level_num[0] <= level_num[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
level_num[1] <= level_num[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
level_num[2] <= level_num[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
level_num[3] <= level_num[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => levelupdated~reg0.CLK
clk => wren~reg0.CLK
clk => level[0].CLK
clk => level[1].CLK
clk => level[2].CLK
clk => level_num[0]~reg0.CLK
clk => level_num[1]~reg0.CLK
clk => level_num[2]~reg0.CLK
clk => level_num[3]~reg0.CLK
clk => level_o[0]~reg0.CLK
clk => level_o[1]~reg0.CLK
clk => level_o[2]~reg0.CLK
clk => address[0]~reg0.CLK
clk => address[1]~reg0.CLK
clk => address[2]~reg0.CLK
clk => state~10.DATAIN
rst => address.OUTPUTSELECT
rst => address.OUTPUTSELECT
rst => address.OUTPUTSELECT
rst => level_o.OUTPUTSELECT
rst => level_o.OUTPUTSELECT
rst => level_o.OUTPUTSELECT
rst => level_num.OUTPUTSELECT
rst => level_num.OUTPUTSELECT
rst => level_num.OUTPUTSELECT
rst => level_num.OUTPUTSELECT
rst => level.OUTPUTSELECT
rst => level.OUTPUTSELECT
rst => level.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => wren~reg0.ENA
rst => levelupdated~reg0.ENA


|Project_Top_Module|level_top_module:levelgametest|level_table:level_tab1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|Project_Top_Module|level_top_module:levelgametest|level_table:level_tab1|altsyncram:altsyncram_component
wren_a => altsyncram_q9i1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_q9i1:auto_generated.data_a[0]
data_a[1] => altsyncram_q9i1:auto_generated.data_a[1]
data_a[2] => altsyncram_q9i1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_q9i1:auto_generated.address_a[0]
address_a[1] => altsyncram_q9i1:auto_generated.address_a[1]
address_a[2] => altsyncram_q9i1:auto_generated.address_a[2]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_q9i1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_q9i1:auto_generated.q_a[0]
q_a[1] <= altsyncram_q9i1:auto_generated.q_a[1]
q_a[2] <= altsyncram_q9i1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Project_Top_Module|level_top_module:levelgametest|level_table:level_tab1|altsyncram:altsyncram_component|altsyncram_q9i1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE


|Project_Top_Module|two_digit_timer:twodigtimeinst
clock => clock.IN3
rst => rst.IN3
twodigit => twodigit.IN1
begin_timer => begin_timer.IN1
load_time => load_time.IN2
reconfig2[0] => reconfig2[0].IN1
reconfig2[1] => reconfig2[1].IN1
reconfig2[2] => reconfig2[2].IN1
reconfig2[3] => reconfig2[3].IN1
input_num[0] => input_num[0].IN1
input_num[1] => input_num[1].IN1
input_num[2] => input_num[2].IN1
input_num[3] => input_num[3].IN1
input_num[4] => input_num[4].IN1
input_num[5] => input_num[5].IN1
input_num[6] => input_num[6].IN1
input_num[7] => input_num[7].IN1
time_stop <= timer_digit2:timedig11.port5
timedig1[0] <= timer_digit2:timedig11.port3
timedig1[1] <= timer_digit2:timedig11.port3
timedig1[2] <= timer_digit2:timedig11.port3
timedig1[3] <= timer_digit2:timedig11.port3
timedig2[0] <= timer_digit2:timedig22.port3
timedig2[1] <= timer_digit2:timedig22.port3
timedig2[2] <= timer_digit2:timedig22.port3
timedig2[3] <= timer_digit2:timedig22.port3
stop => stop.IN1
b <= timer_digit2:timedig22.port6


|Project_Top_Module|two_digit_timer:twodigtimeinst|Reconfig_timer:reconinst2
clock => clock.IN3
rst => rst.IN3
enable => enable.IN1
reconfig[0] => reconfig[0].IN1
reconfig[1] => reconfig[1].IN1
reconfig[2] => reconfig[2].IN1
reconfig[3] => reconfig[3].IN1
outpulse <= reconfig_count:recnfigcnt.port4
stop => stop.IN1


|Project_Top_Module|two_digit_timer:twodigtimeinst|Reconfig_timer:reconinst2|LFSR:lfsr1
clk => flag.CLK
clk => lfsr_to~reg0.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => LFSR[0].CLK
clk => LFSR[1].CLK
clk => LFSR[2].CLK
clk => LFSR[3].CLK
clk => LFSR[4].CLK
clk => LFSR[5].CLK
clk => LFSR[6].CLK
clk => LFSR[7].CLK
rst => LFSR.OUTPUTSELECT
rst => LFSR.OUTPUTSELECT
rst => LFSR.OUTPUTSELECT
rst => LFSR.OUTPUTSELECT
rst => LFSR.OUTPUTSELECT
rst => LFSR.OUTPUTSELECT
rst => LFSR.OUTPUTSELECT
rst => LFSR.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => lfsr_to.OUTPUTSELECT
rst => flag.OUTPUTSELECT
lfsr_to <= lfsr_to~reg0.DB_MAX_OUTPUT_PORT_TYPE
button_pulse => flag.OUTPUTSELECT
stop => flag.OUTPUTSELECT


|Project_Top_Module|two_digit_timer:twodigtimeinst|Reconfig_timer:reconinst2|ten_counter:tencount1
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
pulse => countsec.OUTPUTSELECT
clk => countsec~reg0.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => countsec.OUTPUTSELECT
countsec <= countsec~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Project_Top_Module|two_digit_timer:twodigtimeinst|Reconfig_timer:reconinst2|reconfig_count:recnfigcnt
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
pulse => count.OUTPUTSELECT
pulse => outpulse.OUTPUTSELECT
clk => outpulse~reg0.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => outpulse.OUTPUTSELECT
reconfig[0] => Equal0.IN3
reconfig[1] => Equal0.IN2
reconfig[2] => Equal0.IN1
reconfig[3] => Equal0.IN0
outpulse <= outpulse~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Project_Top_Module|two_digit_timer:twodigtimeinst|timer_digit2:timedig11
decrement => flag2.OUTPUTSELECT
decrement => stop_down.OUTPUTSELECT
decrement => b.OUTPUTSELECT
decrement => flag.DATAIN
load => stop_down.OUTPUTSELECT
load => num.OUTPUTSELECT
load => num.OUTPUTSELECT
load => num.OUTPUTSELECT
load => num.OUTPUTSELECT
input_num[0] => num.DATAB
input_num[1] => num.DATAB
input_num[2] => num.DATAB
input_num[3] => num.DATAB
output_num[0] <= num[0].DB_MAX_OUTPUT_PORT_TYPE
output_num[1] <= num[1].DB_MAX_OUTPUT_PORT_TYPE
output_num[2] <= num[2].DB_MAX_OUTPUT_PORT_TYPE
output_num[3] <= num[3].DB_MAX_OUTPUT_PORT_TYPE
stop_upstream => flag2.OUTPUTSELECT
stop_upstream => stop_down.OUTPUTSELECT
stop_upstream => num.DATAB
stop_upstream => num.DATAB
stop_upstream => b.DATAB
stop_downstream <= stop_down.DB_MAX_OUTPUT_PORT_TYPE
borrow <= b.DB_MAX_OUTPUT_PORT_TYPE
clock => flag.CLK
clock => flag2.CLK
clock => num[0].CLK
clock => num[1].CLK
clock => num[2].CLK
clock => num[3].CLK
clock => b.CLK
clock => stop_down.CLK
rst => stop_down.OUTPUTSELECT
rst => b.OUTPUTSELECT
rst => flag2.ENA
rst => flag.ENA
rst => num[0].ENA
rst => num[1].ENA
rst => num[2].ENA
rst => num[3].ENA


|Project_Top_Module|two_digit_timer:twodigtimeinst|timer_digit2:timedig22
decrement => flag2.OUTPUTSELECT
decrement => stop_down.OUTPUTSELECT
decrement => b.OUTPUTSELECT
decrement => flag.DATAIN
load => stop_down.OUTPUTSELECT
load => num.OUTPUTSELECT
load => num.OUTPUTSELECT
load => num.OUTPUTSELECT
load => num.OUTPUTSELECT
input_num[0] => num.DATAB
input_num[1] => num.DATAB
input_num[2] => num.DATAB
input_num[3] => num.DATAB
output_num[0] <= num[0].DB_MAX_OUTPUT_PORT_TYPE
output_num[1] <= num[1].DB_MAX_OUTPUT_PORT_TYPE
output_num[2] <= num[2].DB_MAX_OUTPUT_PORT_TYPE
output_num[3] <= num[3].DB_MAX_OUTPUT_PORT_TYPE
stop_upstream => flag2.OUTPUTSELECT
stop_upstream => stop_down.OUTPUTSELECT
stop_upstream => num.DATAB
stop_upstream => num.DATAB
stop_upstream => b.DATAB
stop_downstream <= stop_down.DB_MAX_OUTPUT_PORT_TYPE
borrow <= b.DB_MAX_OUTPUT_PORT_TYPE
clock => flag.CLK
clock => flag2.CLK
clock => num[0].CLK
clock => num[1].CLK
clock => num[2].CLK
clock => num[3].CLK
clock => b.CLK
clock => stop_down.CLK
rst => stop_down.OUTPUTSELECT
rst => b.OUTPUTSELECT
rst => flag2.ENA
rst => flag.ENA
rst => num[0].ENA
rst => num[1].ENA
rst => num[2].ENA
rst => num[3].ENA


|Project_Top_Module|score_table:scoreinsttop
clock => clock.IN3
rst => rst.IN2
log_out => log_out.IN1
green_user => green_user.IN1
internal_id[0] => internal_id[0].IN1
internal_id[1] => internal_id[1].IN1
internal_id[2] => internal_id[2].IN1
auth_bit => auth_bit.IN1
win => win.IN1
loose => loose.IN1
disp_button => disp_button.IN1
level_num[0] => level_num[0].IN1
level_num[1] => level_num[1].IN1
level_num[2] => level_num[2].IN1
level_num[3] => level_num[3].IN1
disp_out[0] <= score_conv:scon1.port1
disp_out[1] <= score_conv:scon1.port1
disp_out[2] <= score_conv:scon1.port1
disp_out[3] <= score_conv:scon1.port1
disp_out[4] <= score_conv:scon1.port1
disp_out[5] <= score_conv:scon1.port1
disp_out[6] <= score_conv:scon1.port1
disp_out[7] <= score_conv:scon1.port1
green_max <= score_controller:scorecont1.port15


|Project_Top_Module|score_table:scoreinsttop|score_controller:scorecont1
clock => data[0]~reg0.CLK
clock => data[1]~reg0.CLK
clock => data[2]~reg0.CLK
clock => data[3]~reg0.CLK
clock => data[4]~reg0.CLK
clock => data[5]~reg0.CLK
clock => green_max~reg0.CLK
clock => wren~reg0.CLK
clock => team_max[0].CLK
clock => team_max[1].CLK
clock => team_max[2].CLK
clock => team_max[3].CLK
clock => team_max[4].CLK
clock => team_max[5].CLK
clock => ind_score[0].CLK
clock => ind_score[1].CLK
clock => ind_score[2].CLK
clock => ind_score[3].CLK
clock => ind_score[4].CLK
clock => ind_score[5].CLK
clock => disp[0]~reg0.CLK
clock => disp[1]~reg0.CLK
clock => disp[2]~reg0.CLK
clock => disp[3]~reg0.CLK
clock => disp[4]~reg0.CLK
clock => disp[5]~reg0.CLK
clock => address[0]~reg0.CLK
clock => address[1]~reg0.CLK
clock => address[2]~reg0.CLK
clock => state~14.DATAIN
rst => address.OUTPUTSELECT
rst => address.OUTPUTSELECT
rst => address.OUTPUTSELECT
rst => disp.OUTPUTSELECT
rst => disp.OUTPUTSELECT
rst => disp.OUTPUTSELECT
rst => disp.OUTPUTSELECT
rst => disp.OUTPUTSELECT
rst => disp.OUTPUTSELECT
rst => ind_score.OUTPUTSELECT
rst => ind_score.OUTPUTSELECT
rst => ind_score.OUTPUTSELECT
rst => ind_score.OUTPUTSELECT
rst => ind_score.OUTPUTSELECT
rst => ind_score.OUTPUTSELECT
rst => team_max.OUTPUTSELECT
rst => team_max.OUTPUTSELECT
rst => team_max.OUTPUTSELECT
rst => team_max.OUTPUTSELECT
rst => team_max.OUTPUTSELECT
rst => team_max.OUTPUTSELECT
rst => wren.OUTPUTSELECT
rst => green_max.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => data[0]~reg0.ENA
rst => data[1]~reg0.ENA
rst => data[2]~reg0.ENA
rst => data[3]~reg0.ENA
rst => data[4]~reg0.ENA
rst => data[5]~reg0.ENA
green_user => address.OUTPUTSELECT
green_user => address.OUTPUTSELECT
green_user => address.OUTPUTSELECT
green_user => state.OUTPUTSELECT
green_user => state.OUTPUTSELECT
green_user => state.OUTPUTSELECT
green_user => state.OUTPUTSELECT
green_user => state.OUTPUTSELECT
green_user => state.OUTPUTSELECT
green_user => state.OUTPUTSELECT
green_user => state.OUTPUTSELECT
green_user => state.OUTPUTSELECT
green_user => state.OUTPUTSELECT
green_user => state.OUTPUTSELECT
green_user => state.OUTPUTSELECT
green_user => state.OUTPUTSELECT
internal_id[0] => address.DATAB
internal_id[1] => address.DATAB
internal_id[2] => address.DATAB
auth_bit => state.OUTPUTSELECT
auth_bit => state.OUTPUTSELECT
auth_bit => state.OUTPUTSELECT
auth_bit => state.OUTPUTSELECT
auth_bit => state.OUTPUTSELECT
auth_bit => state.OUTPUTSELECT
auth_bit => state.OUTPUTSELECT
auth_bit => state.OUTPUTSELECT
auth_bit => state.OUTPUTSELECT
auth_bit => state.OUTPUTSELECT
auth_bit => state.OUTPUTSELECT
auth_bit => state.OUTPUTSELECT
auth_bit => state.OUTPUTSELECT
log_out => state.OUTPUTSELECT
log_out => state.OUTPUTSELECT
log_out => state.OUTPUTSELECT
log_out => state.OUTPUTSELECT
log_out => state.OUTPUTSELECT
log_out => state.OUTPUTSELECT
log_out => state.OUTPUTSELECT
log_out => state.OUTPUTSELECT
log_out => state.OUTPUTSELECT
log_out => state.OUTPUTSELECT
log_out => state.OUTPUTSELECT
log_out => state.OUTPUTSELECT
log_out => state.OUTPUTSELECT
log_out => ind_score.OUTPUTSELECT
log_out => ind_score.OUTPUTSELECT
log_out => ind_score.OUTPUTSELECT
log_out => ind_score.OUTPUTSELECT
log_out => ind_score.OUTPUTSELECT
log_out => ind_score.OUTPUTSELECT
level_num[0] => Add0.IN6
level_num[1] => Add0.IN5
level_num[2] => Add0.IN4
level_num[3] => Add0.IN3
win => ind_score.OUTPUTSELECT
win => ind_score.OUTPUTSELECT
win => ind_score.OUTPUTSELECT
win => ind_score.OUTPUTSELECT
win => ind_score.OUTPUTSELECT
win => ind_score.OUTPUTSELECT
loose => ind_score.OUTPUTSELECT
loose => ind_score.OUTPUTSELECT
loose => ind_score.OUTPUTSELECT
loose => ind_score.OUTPUTSELECT
loose => ind_score.OUTPUTSELECT
loose => ind_score.OUTPUTSELECT
address[0] <= address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[1] <= address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[2] <= address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[0] => Selector14.IN3
q[0] => Selector20.IN3
q[1] => Selector13.IN3
q[1] => Selector19.IN3
q[2] => Selector12.IN3
q[2] => Selector18.IN3
q[3] => Selector11.IN3
q[3] => Selector17.IN3
q[4] => Selector10.IN3
q[4] => Selector16.IN3
q[5] => Selector9.IN3
q[5] => Selector15.IN3
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wren <= wren~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_button => disp.OUTPUTSELECT
disp_button => disp.OUTPUTSELECT
disp_button => disp.OUTPUTSELECT
disp_button => disp.OUTPUTSELECT
disp_button => disp.OUTPUTSELECT
disp_button => disp.OUTPUTSELECT
disp[0] <= disp[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp[1] <= disp[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp[2] <= disp[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp[3] <= disp[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp[4] <= disp[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp[5] <= disp[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_max <= green_max~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Project_Top_Module|score_table:scoreinsttop|RAM_score_module:ramscore1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a


|Project_Top_Module|score_table:scoreinsttop|RAM_score_module:ramscore1|altsyncram:altsyncram_component
wren_a => altsyncram_vmh1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_vmh1:auto_generated.data_a[0]
data_a[1] => altsyncram_vmh1:auto_generated.data_a[1]
data_a[2] => altsyncram_vmh1:auto_generated.data_a[2]
data_a[3] => altsyncram_vmh1:auto_generated.data_a[3]
data_a[4] => altsyncram_vmh1:auto_generated.data_a[4]
data_a[5] => altsyncram_vmh1:auto_generated.data_a[5]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_vmh1:auto_generated.address_a[0]
address_a[1] => altsyncram_vmh1:auto_generated.address_a[1]
address_a[2] => altsyncram_vmh1:auto_generated.address_a[2]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_vmh1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_vmh1:auto_generated.q_a[0]
q_a[1] <= altsyncram_vmh1:auto_generated.q_a[1]
q_a[2] <= altsyncram_vmh1:auto_generated.q_a[2]
q_a[3] <= altsyncram_vmh1:auto_generated.q_a[3]
q_a[4] <= altsyncram_vmh1:auto_generated.q_a[4]
q_a[5] <= altsyncram_vmh1:auto_generated.q_a[5]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Project_Top_Module|score_table:scoreinsttop|RAM_score_module:ramscore1|altsyncram:altsyncram_component|altsyncram_vmh1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE


|Project_Top_Module|score_table:scoreinsttop|score_conv:scon1
score[0] => Ram0.RADDR
score[1] => Ram0.RADDR1
score[2] => Ram0.RADDR2
score[3] => Ram0.RADDR3
score[4] => Ram0.RADDR4
score[5] => Ram0.RADDR5
out_score[0] <= out_score[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_score[1] <= out_score[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_score[2] <= out_score[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_score[3] <= out_score[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_score[4] <= out_score[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_score[5] <= out_score[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_score[6] <= out_score[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_score[7] <= out_score[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock => out_score[0]~reg0.CLK
clock => out_score[1]~reg0.CLK
clock => out_score[2]~reg0.CLK
clock => out_score[3]~reg0.CLK
clock => out_score[4]~reg0.CLK
clock => out_score[5]~reg0.CLK
clock => out_score[6]~reg0.CLK
clock => out_score[7]~reg0.CLK
rst => out_score.OUTPUTSELECT
rst => out_score.OUTPUTSELECT
rst => out_score.OUTPUTSELECT
rst => out_score.OUTPUTSELECT
rst => out_score.OUTPUTSELECT
rst => out_score.OUTPUTSELECT
rst => out_score.OUTPUTSELECT
rst => out_score.OUTPUTSELECT


|Project_Top_Module|seven_seg5:sevenseg_inst
seg_in[0] => Decoder0.IN4
seg_in[1] => Decoder0.IN3
seg_in[2] => Decoder0.IN2
seg_in[3] => Decoder0.IN1
seg_in[4] => Decoder0.IN0
seg_out[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
seg_out[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
seg_out[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
seg_out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
seg_out[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
seg_out[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
seg_out[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|Project_Top_Module|seven_seg:sevenseg_level_inst
seg_in[0] => Decoder0.IN3
seg_in[1] => Decoder0.IN2
seg_in[2] => Decoder0.IN1
seg_in[3] => Decoder0.IN0
seg_out[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
seg_out[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
seg_out[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
seg_out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
seg_out[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
seg_out[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
seg_out[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|Project_Top_Module|seven_seg:sevenseg_answer_inst
seg_in[0] => Decoder0.IN3
seg_in[1] => Decoder0.IN2
seg_in[2] => Decoder0.IN1
seg_in[3] => Decoder0.IN0
seg_out[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
seg_out[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
seg_out[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
seg_out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
seg_out[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
seg_out[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
seg_out[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|Project_Top_Module|seven_seg:sevenseg_score_inst
seg_in[0] => Decoder0.IN3
seg_in[1] => Decoder0.IN2
seg_in[2] => Decoder0.IN1
seg_in[3] => Decoder0.IN0
seg_out[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
seg_out[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
seg_out[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
seg_out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
seg_out[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
seg_out[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
seg_out[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|Project_Top_Module|seven_seg:sevenseg_score_inst2
seg_in[0] => Decoder0.IN3
seg_in[1] => Decoder0.IN2
seg_in[2] => Decoder0.IN1
seg_in[3] => Decoder0.IN0
seg_out[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
seg_out[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
seg_out[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
seg_out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
seg_out[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
seg_out[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
seg_out[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|Project_Top_Module|seven_seg:sevenseg_timer_inst1
seg_in[0] => Decoder0.IN3
seg_in[1] => Decoder0.IN2
seg_in[2] => Decoder0.IN1
seg_in[3] => Decoder0.IN0
seg_out[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
seg_out[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
seg_out[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
seg_out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
seg_out[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
seg_out[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
seg_out[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|Project_Top_Module|seven_seg:sevenseg_timer_inst2
seg_in[0] => Decoder0.IN3
seg_in[1] => Decoder0.IN2
seg_in[2] => Decoder0.IN1
seg_in[3] => Decoder0.IN0
seg_out[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
seg_out[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
seg_out[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
seg_out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
seg_out[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
seg_out[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
seg_out[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


