Vesta static timing analysis, register-to-register maximum timing

Top 4 maximum delay paths:
Path DFFSR_1/CLK to DFFSR_2/D delay 883.506 ps
      0.0 ps     clk:            ->  DFFSR_1/CLK
    451.7 ps  _4__0_:  DFFSR_1/Q -> AND2X2_1/A
    643.2 ps     _3_: AND2X2_1/Y -> NOR2X1_2/B
    704.2 ps  _0__1_: NOR2X1_2/Y ->  DFFSR_2/D

   clock skew at destination = 0
   setup at destination = 179.277

Path DFFSR_1/CLK to DFFSR_1/D delay 726.308 ps
      0.0 ps     clk:           -> DFFSR_1/CLK
    451.7 ps  _4__0_: DFFSR_1/Q -> INVX1_1/A
    543.9 ps  _0__0_: INVX1_1/Y -> DFFSR_1/D

   clock skew at destination = 0
   setup at destination = 182.36

Path DFFSR_1/CLK to output pin val[0] delay 606.975 ps
      0.0 ps     clk:           -> DFFSR_1/CLK
    451.7 ps  _4__0_: DFFSR_1/Q -> BUFX2_1/A
    607.0 ps  val[0]: BUFX2_1/Y -> val[0]

Path DFFSR_2/CLK to output pin val[1] delay 576.64 ps
      0.0 ps     clk:           -> DFFSR_2/CLK
    429.2 ps  _4__1_: DFFSR_2/Q -> BUFX2_2/A
    576.6 ps  val[1]: BUFX2_2/Y -> val[1]

Computed maximum clock frequency (zero margin) = 1131.85 MHz
-----------------------------------------

