/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [14:0] _04_;
  reg [12:0] _05_;
  wire [3:0] _06_;
  wire [10:0] _07_;
  wire [6:0] celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire [15:0] celloutsig_0_16z;
  wire [10:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_21z;
  wire [24:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire celloutsig_0_43z;
  wire celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire [11:0] celloutsig_0_8z;
  wire [8:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire [8:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = !(in_data[143] ? celloutsig_1_0z : celloutsig_1_1z);
  assign celloutsig_0_13z = !(celloutsig_0_8z[8] ? celloutsig_0_4z : celloutsig_0_7z[1]);
  assign celloutsig_0_19z = !(celloutsig_0_9z[1] ? celloutsig_0_14z[0] : celloutsig_0_5z);
  assign celloutsig_0_21z = !(celloutsig_0_19z ? celloutsig_0_12z : celloutsig_0_9z[2]);
  assign celloutsig_1_1z = ~((celloutsig_1_0z | in_data[185]) & in_data[121]);
  assign celloutsig_1_7z = ~((celloutsig_1_4z | celloutsig_1_1z) & (celloutsig_1_6z[1] | celloutsig_1_0z));
  assign celloutsig_1_15z = ~(_02_ ^ celloutsig_1_4z);
  assign celloutsig_0_6z = ~(_03_ ^ celloutsig_0_5z);
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _05_ <= 13'h0000;
    else _05_ <= celloutsig_0_2z[24:12];
  reg [14:0] _17_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _17_ <= 15'h0000;
    else _17_ <= { _04_[14], _00_, _04_[12:10], _03_, _04_[8], _01_, _04_[6:5], celloutsig_0_35z };
  assign out_data[14:0] = _17_;
  reg [3:0] _18_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _18_ <= 4'h0;
    else _18_ <= celloutsig_1_6z[5:2];
  assign { _06_[3], _02_, _06_[1:0] } = _18_;
  reg [10:0] _19_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _19_ <= 11'h000;
    else _19_ <= in_data[19:9];
  assign { _04_[14], _00_, _04_[12:10], _03_, _04_[8], _01_, _04_[6:5], _07_[0] } = _19_;
  assign celloutsig_0_0z = in_data[34:28] & in_data[22:16];
  assign celloutsig_0_7z = { celloutsig_0_2z[3:2], celloutsig_0_6z, celloutsig_0_5z } & celloutsig_0_0z[3:0];
  assign celloutsig_0_8z = { in_data[7:4], celloutsig_0_6z, celloutsig_0_0z } & celloutsig_0_2z[13:2];
  assign celloutsig_0_4z = { _04_[11:10], _03_, _04_[8], _01_, _04_[6:5] } > { _04_[10], _03_, _04_[8], _01_, _04_[6:5], _07_[0] };
  assign celloutsig_1_4z = { in_data[191:185], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z } > { in_data[188:183], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_8z = in_data[111:107] > { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_1_12z = in_data[179:177] > { in_data[178:177], celloutsig_1_7z };
  assign celloutsig_1_19z = { celloutsig_1_5z, _06_[3], _02_, _06_[1:0], celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_15z, celloutsig_1_0z } > { in_data[185:184], celloutsig_1_15z, celloutsig_1_15z, _06_[3], _02_, _06_[1:0], celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_10z };
  assign celloutsig_0_11z = _05_[12:2] > in_data[92:82];
  assign celloutsig_0_12z = { celloutsig_0_7z[1:0], celloutsig_0_6z } <= celloutsig_0_7z[3:1];
  assign celloutsig_0_37z = { celloutsig_0_2z[20:1], celloutsig_0_18z } || { celloutsig_0_9z[7:3], celloutsig_0_16z };
  assign celloutsig_1_5z = { in_data[140], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z } || { in_data[165:163], celloutsig_1_3z };
  assign celloutsig_0_5z = in_data[57:49] || in_data[24:16];
  assign celloutsig_0_43z = celloutsig_0_14z < celloutsig_0_16z[2:0];
  assign celloutsig_0_47z = { in_data[64:63], celloutsig_0_37z, celloutsig_0_21z } < { celloutsig_0_21z, celloutsig_0_6z, celloutsig_0_43z, celloutsig_0_43z };
  assign celloutsig_1_0z = in_data[138:120] < in_data[172:154];
  assign celloutsig_1_2z = in_data[103:101] < in_data[113:111];
  assign celloutsig_1_10z = { _06_[1:0], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z } < { _06_[3], _02_, _06_[1:0], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_18z = celloutsig_0_2z[22:2] < celloutsig_0_2z[20:0];
  assign celloutsig_1_6z = { in_data[169:165], celloutsig_1_4z } % { 1'h1, in_data[104:103], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_0_16z = { celloutsig_0_14z[2:1], celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_9z } % { 1'h1, celloutsig_0_9z[3:1], celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_12z };
  assign celloutsig_0_17z = celloutsig_0_16z[13:3] % { 1'h1, celloutsig_0_2z[21:16], celloutsig_0_14z, celloutsig_0_13z };
  assign celloutsig_0_2z = in_data[89:65] % { 1'h1, in_data[79:70], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_9z = { celloutsig_0_2z[24:22], celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_5z } % { 1'h1, _05_[6:0], celloutsig_0_4z };
  assign celloutsig_0_35z = ~ { celloutsig_0_17z[7:5], celloutsig_0_18z, celloutsig_0_11z };
  assign celloutsig_1_18z = ~ { in_data[164:158], celloutsig_1_4z, celloutsig_1_12z };
  assign celloutsig_0_14z = ~ _05_[5:3];
  assign { _04_[13], _04_[9], _04_[7], _04_[4:0] } = { _00_, _03_, _01_, celloutsig_0_35z };
  assign _06_[2] = _02_;
  assign _07_[10:1] = { _04_[14], _00_, _04_[12:10], _03_, _04_[8], _01_, _04_[6:5] };
  assign { out_data[136:128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_47z };
endmodule
