<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p656" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_656{left:96px;bottom:48px;letter-spacing:-0.15px;}
#t2_656{left:717px;bottom:48px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t3_656{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_656{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_656{left:124px;bottom:1040px;}
#t6_656{left:140px;bottom:1040px;letter-spacing:-0.1px;word-spacing:3.75px;}
#t7_656{left:162px;bottom:1020px;letter-spacing:-0.09px;word-spacing:0.03px;}
#t8_656{left:124px;bottom:993px;letter-spacing:3.24px;}
#t9_656{left:162px;bottom:993px;letter-spacing:-0.1px;word-spacing:0.01px;}
#ta_656{left:96px;bottom:934px;letter-spacing:0.19px;}
#tb_656{left:192px;bottom:934px;letter-spacing:0.21px;word-spacing:0.01px;}
#tc_656{left:96px;bottom:893px;letter-spacing:0.11px;}
#td_656{left:147px;bottom:893px;letter-spacing:0.13px;word-spacing:-0.02px;}
#te_656{left:96px;bottom:858px;letter-spacing:0.12px;word-spacing:-0.9px;}
#tf_656{left:743px;bottom:858px;letter-spacing:0.11px;word-spacing:-0.91px;}
#tg_656{left:96px;bottom:837px;letter-spacing:0.12px;word-spacing:-0.45px;}
#th_656{left:96px;bottom:815px;letter-spacing:0.13px;word-spacing:-0.45px;}
#ti_656{left:96px;bottom:785px;}
#tj_656{left:124px;bottom:785px;letter-spacing:0.13px;word-spacing:-0.82px;}
#tk_656{left:124px;bottom:763px;letter-spacing:0.13px;word-spacing:1.17px;}
#tl_656{left:124px;bottom:742px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tm_656{left:96px;bottom:714px;}
#tn_656{left:124px;bottom:714px;letter-spacing:0.11px;word-spacing:-0.37px;}
#to_656{left:124px;bottom:693px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tp_656{left:96px;bottom:658px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tq_656{left:96px;bottom:636px;letter-spacing:0.1px;word-spacing:-0.43px;}
#tr_656{left:96px;bottom:615px;letter-spacing:0.12px;word-spacing:-0.45px;}
#ts_656{left:96px;bottom:594px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tt_656{left:96px;bottom:563px;}
#tu_656{left:124px;bottom:563px;letter-spacing:0.15px;word-spacing:1.84px;}
#tv_656{left:278px;bottom:563px;letter-spacing:0.14px;word-spacing:1.83px;}
#tw_656{left:124px;bottom:542px;letter-spacing:0.13px;word-spacing:1.36px;}
#tx_656{left:124px;bottom:520px;letter-spacing:0.15px;word-spacing:4.59px;}
#ty_656{left:124px;bottom:499px;letter-spacing:0.11px;word-spacing:-0.45px;}
#tz_656{left:96px;bottom:471px;}
#t10_656{left:124px;bottom:471px;letter-spacing:0.13px;word-spacing:3.39px;}
#t11_656{left:299px;bottom:471px;letter-spacing:0.14px;word-spacing:3.39px;}
#t12_656{left:124px;bottom:450px;letter-spacing:0.13px;word-spacing:0.74px;}
#t13_656{left:124px;bottom:429px;letter-spacing:0.09px;word-spacing:-0.41px;}
#t14_656{left:96px;bottom:401px;}
#t15_656{left:124px;bottom:401px;letter-spacing:0.12px;word-spacing:2.48px;}
#t16_656{left:242px;bottom:401px;letter-spacing:0.14px;word-spacing:2.46px;}
#t17_656{left:124px;bottom:380px;letter-spacing:0.12px;word-spacing:0.48px;}
#t18_656{left:124px;bottom:358px;letter-spacing:0.11px;word-spacing:-0.46px;}
#t19_656{left:96px;bottom:331px;}
#t1a_656{left:124px;bottom:331px;letter-spacing:0.13px;word-spacing:0.1px;}
#t1b_656{left:269px;bottom:331px;letter-spacing:0.12px;word-spacing:0.04px;}
#t1c_656{left:124px;bottom:309px;letter-spacing:0.13px;word-spacing:0.56px;}
#t1d_656{left:587px;bottom:309px;letter-spacing:0.1px;}
#t1e_656{left:627px;bottom:309px;letter-spacing:0.13px;word-spacing:0.56px;}
#t1f_656{left:124px;bottom:288px;letter-spacing:0.13px;}
#t1g_656{left:155px;bottom:288px;letter-spacing:-0.01px;}
#t1h_656{left:206px;bottom:288px;letter-spacing:0.13px;word-spacing:0.48px;}
#t1i_656{left:124px;bottom:267px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t1j_656{left:96px;bottom:239px;}
#t1k_656{left:124px;bottom:239px;letter-spacing:0.14px;word-spacing:9.27px;}
#t1l_656{left:333px;bottom:239px;letter-spacing:0.14px;word-spacing:9.22px;}
#t1m_656{left:124px;bottom:218px;letter-spacing:0.12px;word-spacing:-0.82px;}
#t1n_656{left:124px;bottom:196px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t1o_656{left:96px;bottom:169px;}
#t1p_656{left:124px;bottom:169px;letter-spacing:0.17px;word-spacing:-0.5px;}
#t1q_656{left:263px;bottom:169px;letter-spacing:0.14px;word-spacing:-0.47px;}
#t1r_656{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_656{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_656{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s3_656{font-size:17px;font-family:TimesNewRoman_61y;color:#000;}
.s4_656{font-size:24px;font-family:Arial-Bold_61q;color:#000;}
.s5_656{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s6_656{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s7_656{font-size:18px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s8_656{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s9_656{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts656" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Italic_626;
	src: url("fonts/TimesNewRoman-Italic_626.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg656Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg656" style="-webkit-user-select: none;"><object width="935" height="1210" data="656/656.svg" type="image/svg+xml" id="pdf656" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_656" class="t s1_656">201 </span><span id="t2_656" class="t s2_656">Memory System </span>
<span id="t3_656" class="t s1_656">AMD64 Technology </span><span id="t4_656" class="t s1_656">24593—Rev. 3.41—June 2023 </span>
<span id="t5_656" class="t s3_656">l </span><span id="t6_656" class="t s3_656">— All loads and stores complete to memory for the serializing instruction before the subsequent </span>
<span id="t7_656" class="t s3_656">instruction fetch is issued. </span>
<span id="t8_656" class="t s3_656">m— </span><span id="t9_656" class="t s3_656">A store (uc) does not pass a previous store (wc, wc+). </span>
<span id="ta_656" class="t s4_656">7.5 </span><span id="tb_656" class="t s4_656">Buffering and Combining Memory Writes </span>
<span id="tc_656" class="t s5_656">7.5.1 </span><span id="td_656" class="t s5_656">Write Buffering </span>
<span id="te_656" class="t s6_656">Writes to memory (main memory and caches) can be stored internally by the processor in </span><span id="tf_656" class="t s7_656">write buffers </span>
<span id="tg_656" class="t s6_656">(also known as store buffers) before actually writing the data into a memory location. System </span>
<span id="th_656" class="t s6_656">performance can be improved by buffering writes, as shown in the following examples: </span>
<span id="ti_656" class="t s8_656">• </span><span id="tj_656" class="t s6_656">When higher-priority memory transactions, such as reads, compete for memory access with writes, </span>
<span id="tk_656" class="t s6_656">writes can be delayed in favor of reads, which minimizes or eliminates an instruction-execution </span>
<span id="tl_656" class="t s6_656">stall due to a memory-operand read. </span>
<span id="tm_656" class="t s8_656">• </span><span id="tn_656" class="t s6_656">When the memory is busy, buffering writes while the memory is busy removes the writes from the </span>
<span id="to_656" class="t s6_656">instruction-execution pipeline, which frees instruction-execution resources. </span>
<span id="tp_656" class="t s6_656">The processor manages the write buffer so that it is transparent to software. Memory accesses check </span>
<span id="tq_656" class="t s6_656">the write buffer, and the processor completes writes into memory from the buffer in program order. </span>
<span id="tr_656" class="t s6_656">Also, the processor completely empties the write buffer by writing the contents to memory as a result </span>
<span id="ts_656" class="t s6_656">of performing any of the following operations: </span>
<span id="tt_656" class="t s8_656">• </span><span id="tu_656" class="t s7_656">SFENCE Instruction</span><span id="tv_656" class="t s6_656">—Executing a store-fence (SFENCE) instruction forces all memory writes </span>
<span id="tw_656" class="t s6_656">before the SFENCE (in program order) to be written into memory (or, for WB type, the cache) </span>
<span id="tx_656" class="t s6_656">before memory writes that follow the SFENCE instruction. The memory-fence (MFENCE) </span>
<span id="ty_656" class="t s6_656">instruction has a similar effect, but it forces the ordering of loads in addition to stores. </span>
<span id="tz_656" class="t s8_656">• </span><span id="t10_656" class="t s7_656">Serializing Instructions</span><span id="t11_656" class="t s6_656">—Executing a serializing instruction forces the processor to retire the </span>
<span id="t12_656" class="t s6_656">serializing instruction (complete both instruction execution and result writeback) before the next </span>
<span id="t13_656" class="t s6_656">instruction is fetched from memory. </span>
<span id="t14_656" class="t s8_656">• </span><span id="t15_656" class="t s7_656">I/O instructions</span><span id="t16_656" class="t s6_656">—Before completing an I/O instruction, all previous reads and writes must be </span>
<span id="t17_656" class="t s6_656">written to memory, and the I/O instruction must complete before completing subsequent reads or </span>
<span id="t18_656" class="t s6_656">writes. Writes to I/O-address space (OUT instruction) are never buffered. </span>
<span id="t19_656" class="t s8_656">• </span><span id="t1a_656" class="t s7_656">Locked Instructions</span><span id="t1b_656" class="t s6_656">—A locked instruction (an instruction executed using the LOCK prefix) or an </span>
<span id="t1c_656" class="t s6_656">XCHG instruction (which is implicitly locked) must complete </span><span id="t1d_656" class="t s7_656">after </span><span id="t1e_656" class="t s6_656">all previous reads and writes </span>
<span id="t1f_656" class="t s6_656">and </span><span id="t1g_656" class="t s7_656">before </span><span id="t1h_656" class="t s6_656">subsequent reads and writes. Locked writes are never buffered, although locked reads </span>
<span id="t1i_656" class="t s6_656">and writes are cacheable. </span>
<span id="t1j_656" class="t s8_656">• </span><span id="t1k_656" class="t s7_656">Interrupts and Exceptions</span><span id="t1l_656" class="t s6_656">—Interrupts and exceptions, including virtualization intercepts </span>
<span id="t1m_656" class="t s6_656">(#VMEXIT), are serializing events that force the processor to write all results from the write buffer </span>
<span id="t1n_656" class="t s6_656">to memory before fetching the first instruction from the interrupt or exception service routine. </span>
<span id="t1o_656" class="t s8_656">• </span><span id="t1p_656" class="t s7_656">UC Memory Reads</span><span id="t1q_656" class="t s6_656">—UC memory reads are not reordered ahead of writes. </span>
<span id="t1r_656" class="t s9_656">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
