// Seed: 3877341643
module module_0 ();
  assign id_1 = id_1;
  wire id_2;
  wire id_4;
  parameter id_5 = 1;
endmodule
module module_1 (
    output logic id_0,
    input tri1 id_1,
    output supply1 id_2,
    input wire id_3,
    output tri1 id_4,
    input tri id_5,
    output wire id_6
);
  assign id_0 = 1;
  supply1 id_8;
  always begin : LABEL_0
    id_0 <= -1;
  end
  assign id_0 = 1;
  assign id_6 = id_8.id_5;
  tri id_9 = 1;
  assign id_8 = -1;
  wire id_10, id_11;
  module_0 modCall_1 ();
  id_12(
      1, -1
  );
  assign id_8 = id_9;
endmodule
