0.6
2018.3
Dec  7 2018
00:33:28
D:/ComputerArchitecture/Experiment_1.2.2/Experiment_1.2.2.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/ComputerArchitecture/Experiment_1.2.2/Experiment_1.2.2.srcs/sim_1/new/adder_32bits_4steps_sim.v,1590499384,verilog,,,,adder_32bits_4steps_sim,,,,,,,,
D:/ComputerArchitecture/Experiment_1.2.2/Experiment_1.2.2.srcs/sources_1/new/adder_32bits_4steps.v,1590498435,verilog,,D:/ComputerArchitecture/Experiment_1.2.2/Experiment_1.2.2.srcs/sim_1/new/adder_32bits_4steps_sim.v,,adder_32bits_4steps,,,,,,,,
