==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 155.692 MB.
INFO: [HLS 200-10] Analyzing design file 'conv_combined/main.cpp' ... 
WARNING: [HLS 207-5530] Unsupported interface port data type in '#pragma HLS interface bram': conv_combined/main.cpp:12:33
WARNING: [HLS 207-5530] Unsupported interface port data type in '#pragma HLS interface bram': conv_combined/main.cpp:13:33
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.43 seconds. CPU system time: 0.19 seconds. Elapsed time: 2.97 seconds; current allocated memory: 156.891 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.74 seconds. CPU system time: 0.19 seconds. Elapsed time: 2.94 seconds; current allocated memory: 158.934 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 158.936 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 163.493 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 167.898 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_4' (conv_combined/main.cpp:32) in function 'conv_combined' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_45_8' (conv_combined/main.cpp:45) in function 'conv_combined' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 193.888 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_31_3' (conv_combined/main.cpp:31:36) in function 'conv_combined' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_29_2' (conv_combined/main.cpp:29:32) in function 'conv_combined' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_28_1' (conv_combined/main.cpp:28:28) in function 'conv_combined'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_7' (conv_combined/main.cpp:44:40) in function 'conv_combined'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_43_6' (conv_combined/main.cpp:43:36) in function 'conv_combined'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_42_5' (conv_combined/main.cpp:42:32) in function 'conv_combined'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 189.319 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv_combined' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_combined' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln28) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_5_VITIS_LOOP_44_7_VITIS_LOOP_45_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_42_5_VITIS_LOOP_44_7_VITIS_LOOP_45_8'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_32_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 189.859 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 190.509 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_combined' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_combined/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_combined/dx' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_combined/wt' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_combined/dwt' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_combined/y' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_combined/dy' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_combined/b' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_combined/db' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_combined/H' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_combined/W' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_combined/FH' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_combined/FW' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_combined/fwprop' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv_combined' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'H', 'W', 'FH', 'FW', 'fwprop' and 'return' to AXI-Lite port CRTL_BUS.
WARNING: [RTGEN 206-101] Port 'conv_combined/db' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_63_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_96ns_127_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_64ns_96_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_23_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_combined'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 191.499 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'conv_combined_mul_32ns_64ns_96_5_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'conv_combined_mul_31ns_96ns_127_5_1_Multiplier_2'
INFO: [RTMG 210-282] Generating pipelined core: 'conv_combined_mul_31ns_32ns_63_2_1_Multiplier_3'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.91 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.94 seconds; current allocated memory: 201.202 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 155.764 MB.
INFO: [HLS 200-10] Analyzing design file 'conv_combined/main.cpp' ... 
WARNING: [HLS 207-5530] Unsupported interface port data type in '#pragma HLS interface bram': conv_combined/main.cpp:12:33
WARNING: [HLS 207-5530] Unsupported interface port data type in '#pragma HLS interface bram': conv_combined/main.cpp:13:33
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.29 seconds. CPU system time: 0.24 seconds. Elapsed time: 2.86 seconds; current allocated memory: 156.916 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.63 seconds. CPU system time: 0.22 seconds. Elapsed time: 2.85 seconds; current allocated memory: 159.086 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 159.087 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 163.644 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 168.048 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_4' (conv_combined/main.cpp:32) in function 'conv_combined' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_45_8' (conv_combined/main.cpp:45) in function 'conv_combined' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 194.046 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_31_3' (conv_combined/main.cpp:31:36) in function 'conv_combined' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_29_2' (conv_combined/main.cpp:29:32) in function 'conv_combined' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_28_1' (conv_combined/main.cpp:28:28) in function 'conv_combined'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_7' (conv_combined/main.cpp:44:40) in function 'conv_combined'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_43_6' (conv_combined/main.cpp:43:36) in function 'conv_combined'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_42_5' (conv_combined/main.cpp:42:32) in function 'conv_combined'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 189.420 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv_combined' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_combined' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln28) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_5_VITIS_LOOP_44_7_VITIS_LOOP_45_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_42_5_VITIS_LOOP_44_7_VITIS_LOOP_45_8'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_32_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 189.956 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 190.608 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_combined' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_combined/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_combined/dx' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_combined/wt' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_combined/dwt' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_combined/y' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_combined/dy' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_combined/b' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_combined/db' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_combined/H' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_combined/W' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_combined/FH' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_combined/FW' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_combined/fwprop' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv_combined' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'H', 'W', 'FH', 'FW', 'fwprop' and 'return' to AXI-Lite port CRTL_BUS.
WARNING: [RTGEN 206-101] Port 'conv_combined/db' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_63_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_96ns_127_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_64ns_96_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_23_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_combined'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 191.626 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'conv_combined_mul_32ns_64ns_96_5_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'conv_combined_mul_31ns_96ns_127_5_1_Multiplier_2'
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name conv_combined conv_combined 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 155.900 MB.
INFO: [HLS 200-10] Analyzing design file 'conv_combined/main.cpp' ... 
WARNING: [HLS 207-5530] Unsupported interface port data type in '#pragma HLS interface bram': conv_combined/main.cpp:12:33
WARNING: [HLS 207-5530] Unsupported interface port data type in '#pragma HLS interface bram': conv_combined/main.cpp:13:33
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.39 seconds. CPU system time: 0.19 seconds. Elapsed time: 2.94 seconds; current allocated memory: 157.087 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.87 seconds. CPU system time: 0.17 seconds. Elapsed time: 3.04 seconds; current allocated memory: 159.264 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 159.265 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 163.823 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 168.230 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_4' (conv_combined/main.cpp:32) in function 'conv_combined' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_45_8' (conv_combined/main.cpp:45) in function 'conv_combined' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 194.221 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_31_3' (conv_combined/main.cpp:31:36) in function 'conv_combined' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_29_2' (conv_combined/main.cpp:29:32) in function 'conv_combined' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_28_1' (conv_combined/main.cpp:28:28) in function 'conv_combined'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_7' (conv_combined/main.cpp:44:40) in function 'conv_combined'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_43_6' (conv_combined/main.cpp:43:36) in function 'conv_combined'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_42_5' (conv_combined/main.cpp:42:32) in function 'conv_combined'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 189.624 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv_combined' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_combined' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln28) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_5_VITIS_LOOP_44_7_VITIS_LOOP_45_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_42_5_VITIS_LOOP_44_7_VITIS_LOOP_45_8'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_32_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 190.162 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 190.813 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_combined' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_combined/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_combined/dx' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_combined/wt' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_combined/dwt' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_combined/y' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_combined/dy' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_combined/b' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_combined/db' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_combined/H' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_combined/W' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_combined/FH' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_combined/FW' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_combined/fwprop' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv_combined' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'H', 'W', 'FH', 'FW', 'fwprop' and 'return' to AXI-Lite port CRTL_BUS.
WARNING: [RTGEN 206-101] Port 'conv_combined/db' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_63_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_96ns_127_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_64ns_96_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_23_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_combined'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 191.816 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name conv_combined conv_combined 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 155.900 MB.
INFO: [HLS 200-10] Analyzing design file 'conv_combined/main.cpp' ... 
WARNING: [HLS 207-5530] Unsupported interface port data type in '#pragma HLS interface m_axi': conv_combined/main.cpp:15:34
WARNING: [HLS 207-5530] Unsupported interface port data type in '#pragma HLS interface m_axi': conv_combined/main.cpp:16:34
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.53 seconds. CPU system time: 0.21 seconds. Elapsed time: 3.21 seconds; current allocated memory: 157.133 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'conv_combined(ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, int, int, int, int, bool)' (conv_combined/main.cpp:7:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'conv_combined(ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, int, int, int, int, bool)' (conv_combined/main.cpp:7:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 16 in loop 'VITIS_LOOP_37_2'(conv_combined/main.cpp:37:20) has been inferred on port 'gmem' (conv_combined/main.cpp:37:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 16 in loop 'VITIS_LOOP_78_12'(conv_combined/main.cpp:78:22) has been inferred on port 'gmem' (conv_combined/main.cpp:78:22)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_fixeds' into 'conv_combined(ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, int, int, int, int, bool)' (conv_combined/main.cpp:79:17)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.12 seconds. CPU system time: 0.23 seconds. Elapsed time: 4.43 seconds; current allocated memory: 159.533 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 159.534 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 170.782 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_ref.h:99: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 186.730 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_2' (conv_combined/main.cpp:37) in function 'conv_combined' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_6' (conv_combined/main.cpp:53) in function 'conv_combined' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_66_10' (conv_combined/main.cpp:66) in function 'conv_combined' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_78_12' (conv_combined/main.cpp:78) in function 'conv_combined' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 223.321 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_36_1' (conv_combined/main.cpp:36:27) in function 'conv_combined' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_52_5' (conv_combined/main.cpp:52:36) in function 'conv_combined' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_50_4' (conv_combined/main.cpp:50:32) in function 'conv_combined' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_49_3' (conv_combined/main.cpp:49:28) in function 'conv_combined'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_65_9' (conv_combined/main.cpp:65:40) in function 'conv_combined' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_64_8' (conv_combined/main.cpp:64:36) in function 'conv_combined'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_63_7' (conv_combined/main.cpp:63:32) in function 'conv_combined'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_77_11' (conv_combined/main.cpp:77:29) in function 'conv_combined' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'wbuf.V' (conv_combined/main.cpp:38:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 226.780 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv_combined' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_combined' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_37_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_66_10'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_78_12'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name conv_combined conv_combined 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 155.900 MB.
INFO: [HLS 200-10] Analyzing design file 'conv_combined/main.cpp' ... 
WARNING: [HLS 207-5530] Unsupported interface port data type in '#pragma HLS interface m_axi': conv_combined/main.cpp:15:34
WARNING: [HLS 207-5530] Unsupported interface port data type in '#pragma HLS interface m_axi': conv_combined/main.cpp:16:34
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.52 seconds. CPU system time: 0.18 seconds. Elapsed time: 3.06 seconds; current allocated memory: 157.133 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'conv_combined(ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, int, int, int, int, bool)' (conv_combined/main.cpp:7:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'conv_combined(ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, int, int, int, int, bool)' (conv_combined/main.cpp:7:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 16 in loop 'VITIS_LOOP_37_2'(conv_combined/main.cpp:37:20) has been inferred on port 'gmem' (conv_combined/main.cpp:37:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 16 in loop 'VITIS_LOOP_78_12'(conv_combined/main.cpp:78:22) has been inferred on port 'gmem' (conv_combined/main.cpp:78:22)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_fixeds' into 'conv_combined(ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, int, int, int, int, bool)' (conv_combined/main.cpp:79:17)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.97 seconds. CPU system time: 0.18 seconds. Elapsed time: 3.16 seconds; current allocated memory: 159.532 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 159.534 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 170.779 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_ref.h:99: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 186.729 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_2' (conv_combined/main.cpp:37) in function 'conv_combined' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_6' (conv_combined/main.cpp:53) in function 'conv_combined' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_66_10' (conv_combined/main.cpp:66) in function 'conv_combined' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_78_12' (conv_combined/main.cpp:78) in function 'conv_combined' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 223.321 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_36_1' (conv_combined/main.cpp:36:27) in function 'conv_combined' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_52_5' (conv_combined/main.cpp:52:36) in function 'conv_combined' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_50_4' (conv_combined/main.cpp:50:32) in function 'conv_combined' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_49_3' (conv_combined/main.cpp:49:28) in function 'conv_combined'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_65_9' (conv_combined/main.cpp:65:40) in function 'conv_combined' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_64_8' (conv_combined/main.cpp:64:36) in function 'conv_combined'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_63_7' (conv_combined/main.cpp:63:32) in function 'conv_combined'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_77_11' (conv_combined/main.cpp:77:29) in function 'conv_combined' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'wbuf.V' (conv_combined/main.cpp:38:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 226.782 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv_combined' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_combined' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_37_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_66_10'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_78_12'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name conv_combined conv_combined 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 155.900 MB.
INFO: [HLS 200-10] Analyzing design file 'conv_combined/main.cpp' ... 
WARNING: [HLS 207-5530] Unsupported interface port data type in '#pragma HLS interface m_axi': conv_combined/main.cpp:15:34
WARNING: [HLS 207-5530] Unsupported interface port data type in '#pragma HLS interface m_axi': conv_combined/main.cpp:16:34
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.38 seconds. CPU system time: 0.21 seconds. Elapsed time: 2.95 seconds; current allocated memory: 157.322 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'conv_combined(ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, int, int, int, int, bool)' (conv_combined/main.cpp:7:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'conv_combined(ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, int, int, int, int, bool)' (conv_combined/main.cpp:7:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 16 in loop 'VITIS_LOOP_37_2'(conv_combined/main.cpp:37:20) has been inferred on port 'gmem' (conv_combined/main.cpp:37:20)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 16 in loop 'VITIS_LOOP_65_8'(conv_combined/main.cpp:65:22) has been inferred on port 'gmem' (conv_combined/main.cpp:65:22)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 16 in loop 'VITIS_LOOP_85_14'(conv_combined/main.cpp:85:22) has been inferred on port 'gmem' (conv_combined/main.cpp:85:22)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_fixeds' into 'conv_combined(ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, int, int, int, int, bool)' (conv_combined/main.cpp:86:17)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.96 seconds. CPU system time: 0.14 seconds. Elapsed time: 3.09 seconds; current allocated memory: 159.651 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 159.652 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 170.906 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_ref.h:99: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 186.819 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_2' (conv_combined/main.cpp:37) in function 'conv_combined' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_6' (conv_combined/main.cpp:53) in function 'conv_combined' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_65_8' (conv_combined/main.cpp:65) in function 'conv_combined' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_73_12' (conv_combined/main.cpp:73) in function 'conv_combined' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_85_14' (conv_combined/main.cpp:85) in function 'conv_combined' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 223.541 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_36_1' (conv_combined/main.cpp:36:27) in function 'conv_combined' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_52_5' (conv_combined/main.cpp:52:36) in function 'conv_combined' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_50_4' (conv_combined/main.cpp:50:32) in function 'conv_combined' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_49_3' (conv_combined/main.cpp:49:28) in function 'conv_combined'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_64_7' (conv_combined/main.cpp:64:28) in function 'conv_combined' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_72_11' (conv_combined/main.cpp:72:41) in function 'conv_combined'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_71_10' (conv_combined/main.cpp:71:37) in function 'conv_combined'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_70_9' (conv_combined/main.cpp:70:32) in function 'conv_combined'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_84_13' (conv_combined/main.cpp:84:29) in function 'conv_combined' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'wbuf.V' (conv_combined/main.cpp:38:15)
INFO: [HLS 200-472] Inferring partial write operation for 'dwbuf.V' (conv_combined/main.cpp:66:18)
INFO: [HLS 200-472] Inferring partial write operation for 'dwbuf.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 227.315 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv_combined' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_combined' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name conv_combined conv_combined 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 155.900 MB.
INFO: [HLS 200-10] Analyzing design file 'conv_combined/main.cpp' ... 
WARNING: [HLS 207-5530] Unsupported interface port data type in '#pragma HLS interface m_axi': conv_combined/main.cpp:15:34
WARNING: [HLS 207-5530] Unsupported interface port data type in '#pragma HLS interface m_axi': conv_combined/main.cpp:16:34
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.39 seconds. CPU system time: 0.2 seconds. Elapsed time: 2.94 seconds; current allocated memory: 157.323 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'conv_combined(ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, int, int, int, int, bool)' (conv_combined/main.cpp:7:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'conv_combined(ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, int, int, int, int, bool)' (conv_combined/main.cpp:7:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 16 in loop 'VITIS_LOOP_37_2'(conv_combined/main.cpp:37:20) has been inferred on port 'gmem' (conv_combined/main.cpp:37:20)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 16 in loop 'VITIS_LOOP_65_8'(conv_combined/main.cpp:65:22) has been inferred on port 'gmem' (conv_combined/main.cpp:65:22)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 16 in loop 'VITIS_LOOP_85_14'(conv_combined/main.cpp:85:22) has been inferred on port 'gmem' (conv_combined/main.cpp:85:22)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_fixeds' into 'conv_combined(ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, int, int, int, int, bool)' (conv_combined/main.cpp:86:17)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.92 seconds. CPU system time: 0.17 seconds. Elapsed time: 3.08 seconds; current allocated memory: 159.652 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 159.654 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 170.906 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_ref.h:99: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 186.823 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_2' (conv_combined/main.cpp:37) in function 'conv_combined' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_6' (conv_combined/main.cpp:53) in function 'conv_combined' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_65_8' (conv_combined/main.cpp:65) in function 'conv_combined' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_73_12' (conv_combined/main.cpp:73) in function 'conv_combined' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_85_14' (conv_combined/main.cpp:85) in function 'conv_combined' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 223.548 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_36_1' (conv_combined/main.cpp:36:27) in function 'conv_combined' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_52_5' (conv_combined/main.cpp:52:36) in function 'conv_combined' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_50_4' (conv_combined/main.cpp:50:32) in function 'conv_combined' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_49_3' (conv_combined/main.cpp:49:28) in function 'conv_combined'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_64_7' (conv_combined/main.cpp:64:28) in function 'conv_combined' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_72_11' (conv_combined/main.cpp:72:41) in function 'conv_combined'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_71_10' (conv_combined/main.cpp:71:37) in function 'conv_combined'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_70_9' (conv_combined/main.cpp:70:32) in function 'conv_combined'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_84_13' (conv_combined/main.cpp:84:29) in function 'conv_combined' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'wbuf.V' (conv_combined/main.cpp:38:15)
INFO: [HLS 200-472] Inferring partial write operation for 'dwbuf.V' (conv_combined/main.cpp:66:18)
INFO: [HLS 200-472] Inferring partial write operation for 'dwbuf.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 227.323 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv_combined' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_combined' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name conv_combined conv_combined 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 155.900 MB.
INFO: [HLS 200-10] Analyzing design file 'conv_combined/main.cpp' ... 
WARNING: [HLS 207-5530] Unsupported interface port data type in '#pragma HLS interface m_axi': conv_combined/main.cpp:15:34
WARNING: [HLS 207-5530] Unsupported interface port data type in '#pragma HLS interface m_axi': conv_combined/main.cpp:16:34
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.48 seconds. CPU system time: 0.23 seconds. Elapsed time: 3.05 seconds; current allocated memory: 157.322 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'conv_combined(ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, int, int, int, int, bool)' (conv_combined/main.cpp:7:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'conv_combined(ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, int, int, int, int, bool)' (conv_combined/main.cpp:7:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 16 in loop 'VITIS_LOOP_37_2'(conv_combined/main.cpp:37:20) has been inferred on port 'gmem' (conv_combined/main.cpp:37:20)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 16 in loop 'VITIS_LOOP_65_8'(conv_combined/main.cpp:65:22) has been inferred on port 'gmem' (conv_combined/main.cpp:65:22)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 16 in loop 'VITIS_LOOP_85_14'(conv_combined/main.cpp:85:22) has been inferred on port 'gmem' (conv_combined/main.cpp:85:22)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_fixeds' into 'conv_combined(ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, int, int, int, int, bool)' (conv_combined/main.cpp:86:17)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.87 seconds. CPU system time: 0.17 seconds. Elapsed time: 3.04 seconds; current allocated memory: 159.651 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 159.653 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 170.913 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_ref.h:99: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 186.882 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_2' (conv_combined/main.cpp:37) in function 'conv_combined' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_6' (conv_combined/main.cpp:53) in function 'conv_combined' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_65_8' (conv_combined/main.cpp:65) in function 'conv_combined' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_73_12' (conv_combined/main.cpp:73) in function 'conv_combined' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_85_14' (conv_combined/main.cpp:85) in function 'conv_combined' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 223.648 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_36_1' (conv_combined/main.cpp:36:27) in function 'conv_combined' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_52_5' (conv_combined/main.cpp:52:36) in function 'conv_combined' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_50_4' (conv_combined/main.cpp:50:32) in function 'conv_combined' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_49_3' (conv_combined/main.cpp:49:28) in function 'conv_combined'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_64_7' (conv_combined/main.cpp:64:28) in function 'conv_combined' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_72_11' (conv_combined/main.cpp:72:41) in function 'conv_combined'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_71_10' (conv_combined/main.cpp:71:37) in function 'conv_combined'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_70_9' (conv_combined/main.cpp:70:32) in function 'conv_combined'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_84_13' (conv_combined/main.cpp:84:29) in function 'conv_combined' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'wbuf.V' (conv_combined/main.cpp:38:15)
INFO: [HLS 200-472] Inferring partial write operation for 'y' 
INFO: [HLS 200-472] Inferring partial write operation for 'y' (conv_combined/main.cpp:51:22)
INFO: [HLS 200-472] Inferring partial write operation for 'dwbuf.V' (conv_combined/main.cpp:66:18)
INFO: [HLS 200-472] Inferring partial write operation for 'dwbuf.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'dx' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 227.938 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv_combined' ...
INFO: [HLS 200-10]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name conv_combined conv_combined 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 155.900 MB.
INFO: [HLS 200-10] Analyzing design file 'conv_combined/main.cpp' ... 
WARNING: [HLS 207-5530] Unsupported interface port data type in '#pragma HLS interface m_axi': conv_combined/main.cpp:15:34
WARNING: [HLS 207-5530] Unsupported interface port data type in '#pragma HLS interface m_axi': conv_combined/main.cpp:16:34
WARNING: [HLS 207-4651] 'fpga_interface_wrapper' and 'fpga_interface_wrapper' attributes are not compatible: conv_combined/main.cpp:28:9
INFO: [HLS 207-4134] conflicting attribute is here: conv_combined/main.cpp:22:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.5 seconds. CPU system time: 0.23 seconds. Elapsed time: 3.07 seconds; current allocated memory: 157.326 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'conv_combined(ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, int, int, int, int, bool)' (conv_combined/main.cpp:7:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'conv_combined(ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, int, int, int, int, bool)' (conv_combined/main.cpp:7:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 16 in loop 'VITIS_LOOP_43_2'(conv_combined/main.cpp:43:20) has been inferred on port 'gmem' (conv_combined/main.cpp:43:20)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 16 in loop 'VITIS_LOOP_71_8'(conv_combined/main.cpp:71:22) has been inferred on port 'gmem' (conv_combined/main.cpp:71:22)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 16 in loop 'VITIS_LOOP_91_14'(conv_combined/main.cpp:91:22) has been inferred on port 'gmem' (conv_combined/main.cpp:91:22)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_fixeds' into 'conv_combined(ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, int, int, int, int, bool)' (conv_combined/main.cpp:92:17)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.91 seconds. CPU system time: 0.17 seconds. Elapsed time: 3.08 seconds; current allocated memory: 159.671 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 159.672 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 170.965 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_ref.h:99: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 186.904 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_2' (conv_combined/main.cpp:43) in function 'conv_combined' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_6' (conv_combined/main.cpp:59) in function 'conv_combined' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_71_8' (conv_combined/main.cpp:71) in function 'conv_combined' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_79_12' (conv_combined/main.cpp:79) in function 'conv_combined' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_91_14' (conv_combined/main.cpp:91) in function 'conv_combined' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 223.684 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_42_1' (conv_combined/main.cpp:42:27) in function 'conv_combined' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_58_5' (conv_combined/main.cpp:58:36) in function 'conv_combined' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_56_4' (conv_combined/main.cpp:56:32) in function 'conv_combined' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_55_3' (conv_combined/main.cpp:55:28) in function 'conv_combined'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_70_7' (conv_combined/main.cpp:70:28) in function 'conv_combined' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_78_11' (conv_combined/main.cpp:78:41) in function 'conv_combined'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_77_10' (conv_combined/main.cpp:77:37) in function 'conv_combined'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_76_9' (conv_combined/main.cpp:76:32) in function 'conv_combined'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_90_13' (conv_combined/main.cpp:90:29) in function 'conv_combined' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'wbuf.V' (conv_combined/main.cpp:44:15)
INFO: [HLS 200-472] Inferring partial write operation for 'y' 
INFO: [HLS 200-472] Inferring partial write operation for 'y' (conv_combined/main.cpp:57:22)
INFO: [HLS 200-472] Inferring partial write operation for 'dwbuf.V' (conv_combined/main.cpp:72:18)
INFO: [HLS 200-472] Inferring partial write operation for 'dwbuf.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'dx' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 227.994 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name conv_combined conv_combined 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 155.884 MB.
INFO: [HLS 200-10] Analyzing design file 'conv_combined/main.cpp' ... 
WARNING: [HLS 207-5530] Unsupported interface port data type in '#pragma HLS interface m_axi': conv_combined/main.cpp:15:34
WARNING: [HLS 207-5530] Unsupported interface port data type in '#pragma HLS interface m_axi': conv_combined/main.cpp:16:34
WARNING: [HLS 207-4651] 'fpga_interface_wrapper' and 'fpga_interface_wrapper' attributes are not compatible: conv_combined/main.cpp:28:9
INFO: [HLS 207-4134] conflicting attribute is here: conv_combined/main.cpp:22:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.47 seconds. CPU system time: 0.23 seconds. Elapsed time: 3.09 seconds; current allocated memory: 157.308 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'conv_combined(ap_fixed<32, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, int, int, int, int, bool)' (conv_combined/main.cpp:7:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'conv_combined(ap_fixed<32, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, int, int, int, int, bool)' (conv_combined/main.cpp:7:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_43_2'(conv_combined/main.cpp:43:20) has been inferred on port 'gmem' (conv_combined/main.cpp:43:20)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_71_8'(conv_combined/main.cpp:71:22) has been inferred on port 'gmem' (conv_combined/main.cpp:71:22)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_91_14'(conv_combined/main.cpp:91:22) has been inferred on port 'gmem' (conv_combined/main.cpp:91:22)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixeds' into 'conv_combined(ap_fixed<32, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, int, int, int, int, bool)' (conv_combined/main.cpp:92:17)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.89 seconds. CPU system time: 0.15 seconds. Elapsed time: 3.05 seconds; current allocated memory: 159.667 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 159.669 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 170.969 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_ref.h:99: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 186.922 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_2' (conv_combined/main.cpp:43) in function 'conv_combined' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_6' (conv_combined/main.cpp:59) in function 'conv_combined' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_71_8' (conv_combined/main.cpp:71) in function 'conv_combined' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_79_12' (conv_combined/main.cpp:79) in function 'conv_combined' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_91_14' (conv_combined/main.cpp:91) in function 'conv_combined' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 223.698 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_42_1' (conv_combined/main.cpp:42:27) in function 'conv_combined' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_58_5' (conv_combined/main.cpp:58:36) in function 'conv_combined' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_56_4' (conv_combined/main.cpp:56:32) in function 'conv_combined' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_55_3' (conv_combined/main.cpp:55:28) in function 'conv_combined'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_70_7' (conv_combined/main.cpp:70:28) in function 'conv_combined' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_78_11' (conv_combined/main.cpp:78:41) in function 'conv_combined'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_77_10' (conv_combined/main.cpp:77:37) in function 'conv_combined'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_76_9' (conv_combined/main.cpp:76:32) in function 'conv_combined'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_90_13' (conv_combined/main.cpp:90:29) in function 'conv_combined' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'wbuf.V' (conv_combined/main.cpp:44:15)
INFO: [HLS 200-472] Inferring partial write operation for 'y' 
INFO: [HLS 200-472] Inferring partial write operation for 'y' (conv_combined/main.cpp:57:22)
INFO: [HLS 200-472] Inferring partial write operation for 'dwbuf.V' (conv_combined/main.cpp:72:18)
INFO: [HLS 200-472] Inferring partial write operation for 'dwbuf.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'dx' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 228.038 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name conv_combined conv_combined 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 155.815 MB.
INFO: [HLS 200-10] Analyzing design file 'conv_combined/main.cpp' ... 
WARNING: [HLS 207-5530] Unsupported interface port data type in '#pragma HLS interface m_axi': conv_combined/main.cpp:15:34
WARNING: [HLS 207-5530] Unsupported interface port data type in '#pragma HLS interface m_axi': conv_combined/main.cpp:16:34
WARNING: [HLS 207-4651] 'fpga_interface_wrapper' and 'fpga_interface_wrapper' attributes are not compatible: conv_combined/main.cpp:28:9
INFO: [HLS 207-4134] conflicting attribute is here: conv_combined/main.cpp:22:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.59 seconds. CPU system time: 0.29 seconds. Elapsed time: 3.28 seconds; current allocated memory: 157.299 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'conv_combined(ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, int, int, int, int, bool)' (conv_combined/main.cpp:7:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'conv_combined(ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, int, int, int, int, bool)' (conv_combined/main.cpp:7:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 16 in loop 'VITIS_LOOP_43_2'(conv_combined/main.cpp:43:20) has been inferred on port 'gmem' (conv_combined/main.cpp:43:20)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 16 in loop 'VITIS_LOOP_71_8'(conv_combined/main.cpp:71:22) has been inferred on port 'gmem' (conv_combined/main.cpp:71:22)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 16 in loop 'VITIS_LOOP_91_14'(conv_combined/main.cpp:91:22) has been inferred on port 'gmem' (conv_combined/main.cpp:91:22)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_fixeds' into 'conv_combined(ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, int, int, int, int, bool)' (conv_combined/main.cpp:92:17)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.11 seconds. CPU system time: 0.15 seconds. Elapsed time: 3.26 seconds; current allocated memory: 159.576 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 159.578 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 170.873 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_ref.h:99: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 186.818 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_2' (conv_combined/main.cpp:43) in function 'conv_combined' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_6' (conv_combined/main.cpp:59) in function 'conv_combined' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_71_8' (conv_combined/main.cpp:71) in function 'conv_combined' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_79_12' (conv_combined/main.cpp:79) in function 'conv_combined' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_91_14' (conv_combined/main.cpp:91) in function 'conv_combined' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.41 seconds; current allocated memory: 223.590 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_42_1' (conv_combined/main.cpp:42:27) in function 'conv_combined' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_58_5' (conv_combined/main.cpp:58:36) in function 'conv_combined' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_56_4' (conv_combined/main.cpp:56:32) in function 'conv_combined' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_55_3' (conv_combined/main.cpp:55:28) in function 'conv_combined'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_70_7' (conv_combined/main.cpp:70:28) in function 'conv_combined' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_78_11' (conv_combined/main.cpp:78:41) in function 'conv_combined'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_77_10' (conv_combined/main.cpp:77:37) in function 'conv_combined'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_76_9' (conv_combined/main.cpp:76:32) in function 'conv_combined'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_90_13' (conv_combined/main.cpp:90:29) in function 'conv_combined' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'wbuf.V' (conv_combined/main.cpp:44:15)
INFO: [HLS 200-472] Inferring partial write operation for 'y' 
INFO: [HLS 200-472] Inferring partial write operation for 'y' (conv_combined/main.cpp:57:22)
INFO: [HLS 200-472] Inferring partial write operation for 'dwbuf.V' (conv_combined/main.cpp:72:18)
INFO: [HLS 200-472] Inferring partial write operation for 'dwbuf.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'dx' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 227.906 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
