// Seed: 3344044821
module module_0 (
    output tri id_0,
    output supply1 id_1,
    output wor id_2,
    input tri1 id_3,
    input tri id_4,
    input wand id_5
);
  final begin
    assign id_1 = 1 - id_4;
  end
  assign id_0 = 1'd0;
  always @(posedge id_4) id_2 = 1;
endmodule
module module_1 (
    input  tri1 id_0,
    output tri0 id_1,
    output wor  id_2,
    input  wire id_3,
    input  tri0 id_4
);
  tri id_6, id_7;
  module_0(
      id_1, id_1, id_1, id_0, id_3, id_0
  );
  wand id_8 = id_0;
  wor  id_9 = 1'h0 == id_7;
  assign id_7 = 1'd0;
endmodule
