#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000f75390 .scope module, "adder_1bit_test" "adder_1bit_test" 2 1;
 .timescale 0 0;
v0000000000fc9cf0_0 .var "A", 0 0;
v0000000000fc9bb0_0 .var "B", 0 0;
v0000000000fca830_0 .var "Cin", 0 0;
v0000000000fca5b0_0 .net "Cout", 0 0, L_0000000000fcb350;  1 drivers
v0000000000fc9e30_0 .net "S", 0 0, L_0000000000f85030;  1 drivers
S_0000000001049fe0 .scope module, "DUT" "adder_1bit" 2 6, 3 1 0, S_0000000000f75390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000000001048e40 .functor XOR 1, v0000000000fc9cf0_0, v0000000000fc9bb0_0, C4<0>, C4<0>;
L_0000000000f85030 .functor XOR 1, L_0000000001048e40, v0000000000fca830_0, C4<0>, C4<0>;
L_0000000000f850a0 .functor AND 1, v0000000000fc9cf0_0, v0000000000fc9bb0_0, C4<1>, C4<1>;
L_0000000000f85110 .functor AND 1, v0000000000fc9bb0_0, v0000000000fca830_0, C4<1>, C4<1>;
L_0000000000fcb200 .functor OR 1, L_0000000000f850a0, L_0000000000f85110, C4<0>, C4<0>;
L_0000000000fcb0b0 .functor AND 1, v0000000000fca830_0, v0000000000fc9cf0_0, C4<1>, C4<1>;
L_0000000000fcb350 .functor OR 1, L_0000000000fcb200, L_0000000000fcb0b0, C4<0>, C4<0>;
v0000000001048da0_0 .net "A", 0 0, v0000000000fc9cf0_0;  1 drivers
v000000000104a170_0 .net "B", 0 0, v0000000000fc9bb0_0;  1 drivers
v000000000104a210_0 .net "Cin", 0 0, v0000000000fca830_0;  1 drivers
v000000000104a2b0_0 .net "Cout", 0 0, L_0000000000fcb350;  alias, 1 drivers
v000000000104a350_0 .net "S", 0 0, L_0000000000f85030;  alias, 1 drivers
v0000000000fc9840_0 .net *"_s0", 0 0, L_0000000001048e40;  1 drivers
v0000000000fc98e0_0 .net *"_s10", 0 0, L_0000000000fcb0b0;  1 drivers
v0000000000fc9980_0 .net *"_s4", 0 0, L_0000000000f850a0;  1 drivers
v0000000000fc9b10_0 .net *"_s6", 0 0, L_0000000000f85110;  1 drivers
v0000000000fca0b0_0 .net *"_s8", 0 0, L_0000000000fcb200;  1 drivers
    .scope S_0000000000f75390;
T_0 ;
    %vpi_call 2 9 "$dumpfile", "adder_out.vcd" {0 0 0};
    %vpi_call 2 10 "$dumpvars" {0 0 0};
    %delay 5, 0;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %store/vec4 v0000000000fca830_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000000000fc9bb0_0, 0, 1;
    %store/vec4 v0000000000fc9cf0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 3;
    %split/vec4 1;
    %store/vec4 v0000000000fca830_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000000000fc9bb0_0, 0, 1;
    %store/vec4 v0000000000fc9cf0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 2, 0, 3;
    %split/vec4 1;
    %store/vec4 v0000000000fca830_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000000000fc9bb0_0, 0, 1;
    %store/vec4 v0000000000fc9cf0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 3, 0, 3;
    %split/vec4 1;
    %store/vec4 v0000000000fca830_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000000000fc9bb0_0, 0, 1;
    %store/vec4 v0000000000fc9cf0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 4, 0, 3;
    %split/vec4 1;
    %store/vec4 v0000000000fca830_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000000000fc9bb0_0, 0, 1;
    %store/vec4 v0000000000fc9cf0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 5, 0, 3;
    %split/vec4 1;
    %store/vec4 v0000000000fca830_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000000000fc9bb0_0, 0, 1;
    %store/vec4 v0000000000fc9cf0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 23 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "adder_1bit_test.v";
    "adder_1bit.v";
