Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
Please use '-no_save' simv switch to avoid re-execution or '-suppress=ASLR_DETECTED_INFO' to suppress this message.
Chronologic VCS simulator copyright 1991-2025
Contains Synopsys proprietary information.
Compiler version X-2025.06-1_Full64; Runtime version X-2025.06-1_Full64;  Nov 14 17:16 2025

=== Testing Immediate ALU Instructions ===
-------------TEST 1: ANDI-------------
INST=1203  opcode=1  op_ext=0  r_dest=2 r_src=3 imm=3 |             alu_imm=1 mov=0 lui=1 mem=0 alu=1 pc=0 shift=0 lsh=0 lshi=0 sub=0 rf_we=1 alu_op=0000
-------------TEST 2: ORI-------------
INST=2203  opcode=10  op_ext=0  r_dest=2 r_src=3 imm=3 |             alu_imm=1 mov=0 lui=1 mem=0 alu=1 pc=0 shift=0 lsh=0 lshi=0 sub=0 rf_we=1 alu_op=0000
-------------TEST 3: XORI-------------
INST=3203  opcode=11  op_ext=0  r_dest=2 r_src=3 imm=3 |             alu_imm=1 mov=0 lui=1 mem=0 alu=1 pc=0 shift=0 lsh=0 lshi=0 sub=0 rf_we=1 alu_op=0000
-------------TEST 4: ADDI-------------
INST=5203  opcode=101  op_ext=0  r_dest=2 r_src=3 imm=3 |             alu_imm=1 mov=0 lui=1 mem=0 alu=1 pc=0 shift=0 lsh=0 lshi=0 sub=0 rf_we=1 alu_op=0000
-------------TEST 5: ADDUI-------------
INST=6203  opcode=110  op_ext=0  r_dest=2 r_src=3 imm=3 |             alu_imm=0 mov=0 lui=0 mem=0 alu=0 pc=0 shift=0 lsh=0 lshi=0 sub=0 rf_we=0 alu_op=0000
-------------TEST 6: ADDCI-------------
INST=7203  opcode=111  op_ext=0  r_dest=2 r_src=3 imm=3 |             alu_imm=0 mov=0 lui=0 mem=0 alu=0 pc=0 shift=0 lsh=0 lshi=0 sub=0 rf_we=0 alu_op=0000
-------------TEST 7: SUBI-------------
INST=9203  opcode=1001  op_ext=0  r_dest=2 r_src=3 imm=3 |             alu_imm=1 mov=0 lui=1 mem=0 alu=1 pc=0 shift=0 lsh=0 lshi=0 sub=0 rf_we=1 alu_op=0000
-------------TEST 8: SUBSCI-------------
INST=a203  opcode=1010  op_ext=0  r_dest=2 r_src=3 imm=3 |             alu_imm=0 mov=0 lui=0 mem=0 alu=0 pc=0 shift=0 lsh=0 lshi=0 sub=0 rf_we=0 alu_op=0000
-------------TEST 9: CMPI-------------
INST=b203  opcode=1011  op_ext=0  r_dest=2 r_src=3 imm=3 |             alu_imm=1 mov=0 lui=1 mem=0 alu=1 pc=0 shift=0 lsh=0 lshi=0 sub=0 rf_we=1 alu_op=0000
-------------TEST 10: MOVI-------------
INST=d203  opcode=1101  op_ext=0  r_dest=2 r_src=3 imm=3 |             alu_imm=0 mov=1 lui=0 mem=0 alu=1 pc=0 shift=0 lsh=0 lshi=0 sub=0 rf_we=1 alu_op=0001
-------------TEST 11: MULI-------------
INST=e203  opcode=1110  op_ext=0  r_dest=2 r_src=3 imm=3 |             alu_imm=0 mov=0 lui=0 mem=0 alu=0 pc=0 shift=0 lsh=0 lshi=0 sub=0 rf_we=0 alu_op=0000
-------------TEST 12: LUI-------------
INST=f203  opcode=1111  op_ext=0  r_dest=2 r_src=3 imm=3 |             alu_imm=0 mov=0 lui=1 mem=0 alu=0 pc=0 shift=1 lsh=0 lshi=0 sub=0 rf_we=1 alu_op=0000

=== Testing SHIFT Opcode ===
INST=8243  opcode=1000  op_ext=100  r_dest=2 r_src=3 imm=67 |             alu_imm=0 mov=0 lui=0 mem=0 alu=0 pc=0 shift=1 lsh=0 lshi=1 sub=0 rf_we=1 alu_op=0000

=== Testing ALU Register-Register Instructions ===
-------------TEST 1: AND-------------
INST=0213  opcode=0  op_ext=1  r_dest=2 r_src=3 imm=19 |             alu_imm=0 mov=0 lui=0 mem=0 alu=1 pc=0 shift=0 lsh=0 lshi=0 sub=0 rf_we=1 alu_op=0010
-------------TEST 2: OR-------------
INST=0223  opcode=0  op_ext=10  r_dest=2 r_src=3 imm=35 |             alu_imm=0 mov=0 lui=0 mem=0 alu=1 pc=0 shift=0 lsh=0 lshi=0 sub=0 rf_we=1 alu_op=0100
-------------TEST 3: XOR-------------
INST=0233  opcode=0  op_ext=11  r_dest=2 r_src=3 imm=51 |             alu_imm=0 mov=0 lui=0 mem=0 alu=1 pc=0 shift=0 lsh=0 lshi=0 sub=0 rf_we=1 alu_op=1000
-------------TEST 4: LSH-------------
INST=0243  opcode=0  op_ext=100  r_dest=2 r_src=3 imm=67 |             alu_imm=0 mov=0 lui=0 mem=0 alu=1 pc=0 shift=0 lsh=0 lshi=0 sub=0 rf_we=1 alu_op=0000
-------------TEST 5: ADD-------------
INST=0253  opcode=0  op_ext=101  r_dest=2 r_src=3 imm=83 |             alu_imm=0 mov=0 lui=0 mem=0 alu=1 pc=0 shift=0 lsh=0 lshi=0 sub=0 rf_we=1 alu_op=0001
-------------TEST 6: JAL-------------
INST=0283  opcode=0  op_ext=1000  r_dest=2 r_src=3 imm=131 |             alu_imm=0 mov=0 lui=0 mem=0 alu=1 pc=0 shift=0 lsh=0 lshi=0 sub=0 rf_we=1 alu_op=0000
-------------TEST 7: SUB-------------
INST=0293  opcode=0  op_ext=1001  r_dest=2 r_src=3 imm=147 |             alu_imm=0 mov=0 lui=0 mem=0 alu=1 pc=0 shift=0 lsh=0 lshi=0 sub=1 rf_we=1 alu_op=0001
-------------TEST 8: SUBC-------------
INST=02a3  opcode=0  op_ext=1010  r_dest=2 r_src=3 imm=163 |             alu_imm=0 mov=0 lui=0 mem=0 alu=1 pc=0 shift=0 lsh=0 lshi=0 sub=0 rf_we=1 alu_op=0000
-------------TEST 9: CMP-------------
INST=02b3  opcode=0  op_ext=1011  r_dest=2 r_src=3 imm=179 |             alu_imm=0 mov=0 lui=0 mem=0 alu=1 pc=0 shift=0 lsh=0 lshi=0 sub=1 rf_we=1 alu_op=0001
-------------TEST 10: JCOND-------------
INST=02c3  opcode=0  op_ext=1100  r_dest=2 r_src=3 imm=195 |             alu_imm=0 mov=0 lui=0 mem=0 alu=1 pc=0 shift=0 lsh=0 lshi=0 sub=0 rf_we=1 alu_op=0000
-------------TEST 11: MOV-------------
INST=02d3  opcode=0  op_ext=1101  r_dest=2 r_src=3 imm=211 |             alu_imm=0 mov=0 lui=0 mem=0 alu=1 pc=0 shift=0 lsh=0 lshi=0 sub=0 rf_we=1 alu_op=0000
-------------TEST 12: MUL-------------
INST=02e3  opcode=0  op_ext=1110  r_dest=2 r_src=3 imm=227 |             alu_imm=0 mov=0 lui=0 mem=0 alu=1 pc=0 shift=0 lsh=0 lshi=0 sub=0 rf_we=1 alu_op=0000

=== Testing MEM Instructions ===
INST=4203  opcode=100  op_ext=0  r_dest=2 r_src=3 imm=3 |             alu_imm=0 mov=0 lui=0 mem=0 alu=0 pc=0 shift=1 lsh=1 lshi=0 sub=0 rf_we=1 alu_op=0000
INST=4243  opcode=100  op_ext=100  r_dest=2 r_src=3 imm=67 |             alu_imm=0 mov=0 lui=0 mem=0 alu=0 pc=0 shift=1 lsh=1 lshi=0 sub=0 rf_we=1 alu_op=0000

All tests completed.

$finish called from file "decoder_tb.sv", line 131.
$finish at simulation time                27000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 27000 ps
CPU Time:      0.220 seconds;       Data structure size:   0.0Mb
Fri Nov 14 17:16:18 2025
