{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1629315618751 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1629315618751 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 18 16:40:18 2021 " "Processing started: Wed Aug 18 16:40:18 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1629315618751 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629315618751 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sd_sad -c sd_sad " "Command: quartus_map --read_settings_files=on --write_settings_files=off sd_sad -c sd_sad" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629315618751 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1629315618899 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1629315618899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_sad.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sd_sad.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sd_sad-archstruct " "Found design unit 1: sd_sad-archstruct" {  } { { "sd_sad.vhd" "" { Text "/home/rafael/Documents/qt/sd_sad/sd_sad.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629315626708 ""} { "Info" "ISGN_ENTITY_NAME" "1 sd_sad " "Found entity 1: sd_sad" {  } { { "sd_sad.vhd" "" { Text "/home/rafael/Documents/qt/sd_sad/sd_sad.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629315626708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629315626708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerN.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerN.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerN-behav0 " "Found design unit 1: registerN-behav0" {  } { { "registerN.vhd" "" { Text "/home/rafael/Documents/qt/sd_sad/registerN.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629315626709 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerN " "Found entity 1: registerN" {  } { { "registerN.vhd" "" { Text "/home/rafael/Documents/qt/sd_sad/registerN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629315626709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629315626709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexer2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer2x1-behav0 " "Found design unit 1: multiplexer2x1-behav0" {  } { { "multiplexer2x1.vhd" "" { Text "/home/rafael/Documents/qt/sd_sad/multiplexer2x1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629315626709 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer2x1 " "Found entity 1: multiplexer2x1" {  } { { "multiplexer2x1.vhd" "" { Text "/home/rafael/Documents/qt/sd_sad/multiplexer2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629315626709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629315626709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compare.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compare-behav0 " "Found design unit 1: compare-behav0" {  } { { "compare.vhd" "" { Text "/home/rafael/Documents/qt/sd_sad/compare.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629315626710 ""} { "Info" "ISGN_ENTITY_NAME" "1 compare " "Found entity 1: compare" {  } { { "compare.vhd" "" { Text "/home/rafael/Documents/qt/sd_sad/compare.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629315626710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629315626710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blocooperativo_sad.vhd 2 1 " "Found 2 design units, including 1 entities, in source file blocooperativo_sad.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blocooperativo_sad-archstruct " "Found design unit 1: blocooperativo_sad-archstruct" {  } { { "blocooperativo_sad.vhd" "" { Text "/home/rafael/Documents/qt/sd_sad/blocooperativo_sad.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629315626711 ""} { "Info" "ISGN_ENTITY_NAME" "1 blocooperativo_sad " "Found entity 1: blocooperativo_sad" {  } { { "blocooperativo_sad.vhd" "" { Text "/home/rafael/Documents/qt/sd_sad/blocooperativo_sad.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629315626711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629315626711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blococontrole_sad.vhd 2 1 " "Found 2 design units, including 1 entities, in source file blococontrole_sad.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blococontrole_sad-archbehav " "Found design unit 1: blococontrole_sad-archbehav" {  } { { "blococontrole_sad.vhd" "" { Text "/home/rafael/Documents/qt/sd_sad/blococontrole_sad.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629315626711 ""} { "Info" "ISGN_ENTITY_NAME" "1 blococontrole_sad " "Found entity 1: blococontrole_sad" {  } { { "blococontrole_sad.vhd" "" { Text "/home/rafael/Documents/qt/sd_sad/blococontrole_sad.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629315626711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629315626711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addersubtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addersubtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addersubtractor-arch1 " "Found design unit 1: addersubtractor-arch1" {  } { { "addersubtractor.vhd" "" { Text "/home/rafael/Documents/qt/sd_sad/addersubtractor.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629315626711 ""} { "Info" "ISGN_ENTITY_NAME" "1 addersubtractor " "Found entity 1: addersubtractor" {  } { { "addersubtractor.vhd" "" { Text "/home/rafael/Documents/qt/sd_sad/addersubtractor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629315626711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629315626711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder1bit-arch1 " "Found design unit 1: fulladder1bit-arch1" {  } { { "fulladder1bit.vhd" "" { Text "/home/rafael/Documents/qt/sd_sad/fulladder1bit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629315626712 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder1bit " "Found entity 1: fulladder1bit" {  } { { "fulladder1bit.vhd" "" { Text "/home/rafael/Documents/qt/sd_sad/fulladder1bit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629315626712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629315626712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaRAM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaRAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaram-SYN " "Found design unit 1: memoriaram-SYN" {  } { { "memoriaRAM.vhd" "" { Text "/home/rafael/Documents/qt/sd_sad/memoriaRAM.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629315626712 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAM " "Found entity 1: memoriaRAM" {  } { { "memoriaRAM.vhd" "" { Text "/home/rafael/Documents/qt/sd_sad/memoriaRAM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629315626712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629315626712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "absN.vhd 2 1 " "Found 2 design units, including 1 entities, in source file absN.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 absN-behav0 " "Found design unit 1: absN-behav0" {  } { { "absN.vhd" "" { Text "/home/rafael/Documents/qt/sd_sad/absN.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629315626713 ""} { "Info" "ISGN_ENTITY_NAME" "1 absN " "Found entity 1: absN" {  } { { "absN.vhd" "" { Text "/home/rafael/Documents/qt/sd_sad/absN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629315626713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629315626713 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sd_sad " "Elaborating entity \"sd_sad\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1629315626759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blocooperativo_sad blocooperativo_sad:bo " "Elaborating entity \"blocooperativo_sad\" for hierarchy \"blocooperativo_sad:bo\"" {  } { { "sd_sad.vhd" "bo" { Text "/home/rafael/Documents/qt/sd_sad/sd_sad.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629315626761 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "input_absol blocooperativo_sad.vhd(64) " "Verilog HDL or VHDL warning at blocooperativo_sad.vhd(64): object \"input_absol\" assigned a value but never read" {  } { { "blocooperativo_sad.vhd" "" { Text "/home/rafael/Documents/qt/sd_sad/blocooperativo_sad.vhd" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1629315626763 "|sd_sad|blocooperativo_sad:bo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer2x1 blocooperativo_sad:bo\|multiplexer2x1:mux0 " "Elaborating entity \"multiplexer2x1\" for hierarchy \"blocooperativo_sad:bo\|multiplexer2x1:mux0\"" {  } { { "blocooperativo_sad.vhd" "mux0" { Text "/home/rafael/Documents/qt/sd_sad/blocooperativo_sad.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629315626773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerN blocooperativo_sad:bo\|registerN:reg_i " "Elaborating entity \"registerN\" for hierarchy \"blocooperativo_sad:bo\|registerN:reg_i\"" {  } { { "blocooperativo_sad.vhd" "reg_i" { Text "/home/rafael/Documents/qt/sd_sad/blocooperativo_sad.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629315626774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addersubtractor blocooperativo_sad:bo\|addersubtractor:adder0 " "Elaborating entity \"addersubtractor\" for hierarchy \"blocooperativo_sad:bo\|addersubtractor:adder0\"" {  } { { "blocooperativo_sad.vhd" "adder0" { Text "/home/rafael/Documents/qt/sd_sad/blocooperativo_sad.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629315626774 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ovf addersubtractor.vhd(11) " "VHDL Signal Declaration warning at addersubtractor.vhd(11): used implicit default value for signal \"ovf\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "addersubtractor.vhd" "" { Text "/home/rafael/Documents/qt/sd_sad/addersubtractor.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1629315626775 "|sd_sad|blocooperativo_sad:bo|addersubtractor:adder0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder1bit blocooperativo_sad:bo\|addersubtractor:adder0\|fulladder1bit:\\gera:5:fa " "Elaborating entity \"fulladder1bit\" for hierarchy \"blocooperativo_sad:bo\|addersubtractor:adder0\|fulladder1bit:\\gera:5:fa\"" {  } { { "addersubtractor.vhd" "\\gera:5:fa" { Text "/home/rafael/Documents/qt/sd_sad/addersubtractor.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629315626775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerN blocooperativo_sad:bo\|registerN:reg_pA " "Elaborating entity \"registerN\" for hierarchy \"blocooperativo_sad:bo\|registerN:reg_pA\"" {  } { { "blocooperativo_sad.vhd" "reg_pA" { Text "/home/rafael/Documents/qt/sd_sad/blocooperativo_sad.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629315626777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addersubtractor blocooperativo_sad:bo\|addersubtractor:subtractor " "Elaborating entity \"addersubtractor\" for hierarchy \"blocooperativo_sad:bo\|addersubtractor:subtractor\"" {  } { { "blocooperativo_sad.vhd" "subtractor" { Text "/home/rafael/Documents/qt/sd_sad/blocooperativo_sad.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629315626778 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ovf addersubtractor.vhd(11) " "VHDL Signal Declaration warning at addersubtractor.vhd(11): used implicit default value for signal \"ovf\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "addersubtractor.vhd" "" { Text "/home/rafael/Documents/qt/sd_sad/addersubtractor.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1629315626778 "|sd_sad|blocooperativo_sad:bo|addersubtractor:subtractor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "absN blocooperativo_sad:bo\|absN:absoluto " "Elaborating entity \"absN\" for hierarchy \"blocooperativo_sad:bo\|absN:absoluto\"" {  } { { "blocooperativo_sad.vhd" "absoluto" { Text "/home/rafael/Documents/qt/sd_sad/blocooperativo_sad.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629315626781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addersubtractor blocooperativo_sad:bo\|addersubtractor:adder1 " "Elaborating entity \"addersubtractor\" for hierarchy \"blocooperativo_sad:bo\|addersubtractor:adder1\"" {  } { { "blocooperativo_sad.vhd" "adder1" { Text "/home/rafael/Documents/qt/sd_sad/blocooperativo_sad.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629315626784 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ovf addersubtractor.vhd(11) " "VHDL Signal Declaration warning at addersubtractor.vhd(11): used implicit default value for signal \"ovf\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "addersubtractor.vhd" "" { Text "/home/rafael/Documents/qt/sd_sad/addersubtractor.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1629315626784 "|sd_sad|blocooperativo_sad:bo|addersubtractor:adder1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer2x1 blocooperativo_sad:bo\|multiplexer2x1:mux1 " "Elaborating entity \"multiplexer2x1\" for hierarchy \"blocooperativo_sad:bo\|multiplexer2x1:mux1\"" {  } { { "blocooperativo_sad.vhd" "mux1" { Text "/home/rafael/Documents/qt/sd_sad/blocooperativo_sad.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629315626788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerN blocooperativo_sad:bo\|registerN:soma " "Elaborating entity \"registerN\" for hierarchy \"blocooperativo_sad:bo\|registerN:soma\"" {  } { { "blocooperativo_sad.vhd" "soma" { Text "/home/rafael/Documents/qt/sd_sad/blocooperativo_sad.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629315626789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blococontrole_sad blococontrole_sad:bc " "Elaborating entity \"blococontrole_sad\" for hierarchy \"blococontrole_sad:bc\"" {  } { { "sd_sad.vhd" "bc" { Text "/home/rafael/Documents/qt/sd_sad/sd_sad.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629315626790 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "readmem blococontrole_sad.vhd(11) " "VHDL Signal Declaration warning at blococontrole_sad.vhd(11): used implicit default value for signal \"readmem\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "blococontrole_sad.vhd" "" { Text "/home/rafael/Documents/qt/sd_sad/blococontrole_sad.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1629315626790 "|sd_sad|blococontrole_sad:bc"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "readmem GND " "Pin \"readmem\" is stuck at GND" {  } { { "sd_sad.vhd" "" { Text "/home/rafael/Documents/qt/sd_sad/sd_sad.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629315627257 "|sd_sad|readmem"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1629315627257 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1629315627331 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1629315627700 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629315627700 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "146 " "Implemented 146 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1629315627734 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1629315627734 ""} { "Info" "ICUT_CUT_TM_LCELLS" "105 " "Implemented 105 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1629315627734 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1629315627734 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "430 " "Peak virtual memory: 430 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1629315627742 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 18 16:40:27 2021 " "Processing ended: Wed Aug 18 16:40:27 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1629315627742 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1629315627742 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1629315627742 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1629315627742 ""}
