* TPSI3050
*****************************************************************************
* (C) Copyright 2022 Texas Instruments Incorporated. All rights reserved.
* TI Confidential - Selective Disclosure
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of
** merchantability or fitness for a particular purpose. The model is
** provided solely on an "as is" basis. The entire risk as to its quality
** and performance is with the customer
*****************************************************************************
*
** Released by: WEBENCH Design Center, Texas Instruments Inc.
* Part: TPSI3050
* Date: 28NOV2022
* Model Type: Transient
* Simulator: PSpice
* Simulator Version: 17.4-2019 S008
* Datasheet: SLVSFJ7
* Model Version: 1.04
*
*****************************************************************************
* Updates:
*
* 1.00 Initial release
* 1.01 Updated netlist.
* 1.02 Updated netlist. Changed name of DUTY to PXFR.
* 1.03 Updated converter model. 
* 1.04 Updated converter model. Updated POR logic.
*****************************************************************************
*$
.subckt TPSI3050 EN PXFR VDDP VSSP VDRV VDDH VDDM VSSS
* source TPSI3050
V_U1_UPRIM_VEN_CURRENT         EN U1_UPRIM_N368103 0Vdc
M_U1_UPRIM_MN1         U1_UPRIM_N368103 VSSP VSSP VSSP MbreakN  
+ L=0.15u  
+ W=600u         
X_U1_UPRIM_E7    VSSP VSSP VDDP_X VDDP PRIMARY_DIE_U1_UPRIM_E7 
R_U1_UPRIM_R1         VSSP U1_UPRIM_N368103  2Meg TC=0,0 
G_U1_UPRIM_IDC_DC         VDDM VSSS VALUE { -V(U1_UPRIM_N387420, VSSP)*
+ {EFFICIENCY}* (((V(VDDP)-V(VSSP))*4.81765e-3+16.642e-3)-75e-6) }
X_U1_UPRIM_E9    VSSP VSSP VDDP_D VDDP PRIMARY_DIE_U1_UPRIM_E9 
R_U1_UPRIM_UMODE_R11         U1_UPRIM_UMODE_VREF_SYS U1_UPRIM_UMODE_N409299 
+  10Meg TC=0,0 
X_U1_UPRIM_UMODE_U134         U1_UPRIM_SEL_Q5 U1_UPRIM_BURST_STARTUP_DONE
+  U1_UPRIM_UMODE_N407703  $G_DPWR $G_DGND AND2
R_U1_UPRIM_UMODE_VREF_SEL_R5         VSSP U1_UPRIM_UMODE_VREF_SYS  100k TC=0,0 
X_U1_UPRIM_UMODE_VREF_SEL_S7    U1_UPRIM_N368103 VSSP
+  U1_UPRIM_UMODE_VREF_SEL_N378180 VSSP VREF_SYS_U1_UPRIM_UMODE_VREF_SEL_S7 
R_U1_UPRIM_UMODE_VREF_SEL_R6         U1_UPRIM_UMODE_N422238 AVDD  1Meg TC=0,0 
R_U1_UPRIM_UMODE_VREF_SEL_R4         U1_UPRIM_UMODE_VREF_SEL_N378180 AVDD  1Meg
+  TC=0,0 
M_U1_UPRIM_UMODE_VREF_SEL_MN4         U1_UPRIM_UMODE_VREF_SYS U1_UPRIM_N368103
+  U1_UPRIM_N368103 U1_UPRIM_N368103 MbreakN  
+ L=1u  
+ W=3000u         
M_U1_UPRIM_UMODE_VREF_SEL_MN3         U1_UPRIM_UMODE_VREF_SYS VDDP VDDP VDDP
+  MbreakN  
+ L=2u  
+ W=3000u         
X_U1_UPRIM_UMODE_VREF_SEL_S8    U1_UPRIM_UMODE_VREF_SEL_N378180 VSSP
+  U1_UPRIM_UMODE_N422238 VSSP VREF_SYS_U1_UPRIM_UMODE_VREF_SEL_S8 
X_U1_UPRIM_UMODE_U142         U1_UPRIM_SEL_Q0 U1_UPRIM_BURST_STARTUP_DONE
+  U1_UPRIM_UMODE_N407831  $G_DPWR $G_DGND AND2
X_U1_UPRIM_UMODE_U135         U1_UPRIM_SEL_Q4 U1_UPRIM_UMODE_N407327
+  U1_UPRIM_UMODE_SEL4  $G_DPWR $G_DGND AND2
G_U1_UPRIM_UMODE_GVDDP_Q         U1_UPRIM_UMODE_VREF_SYS VSSP TABLE {
+  V(U1_UPRIM_UMODE_VREF_SYS, VSSP) } 
+ ( (1, 10e-6) (2,20e-6) (3, 150e-6) (6, 160e-6) )
X_U1_UPRIM_UMODE_S19    U1_UPRIM_RESETZ 0 U1_UPRIM_UMODE_N409299 VSSP
+  MODE_SELECT_U1_UPRIM_UMODE_S19 
X_U1_UPRIM_UMODE_U140         U1_UPRIM_EN_2PIN_SYNC U1_UPRIM_UMODE_2PIN_SYNCZ 
+  $G_DPWR $G_DGND INV
X_U1_UPRIM_UMODE_U130         U1_UPRIM_BURST_STARTUP_DONE
+  U1_UPRIM_UMODE_N407797  $G_DPWR $G_DGND INV
X_U1_UPRIM_UMODE_U151         VSSP U1_UPRIM_UMODE_N605842 shunt_vddp PARAMS: 
X_U1_UPRIM_UMODE_U136         U1_UPRIM_SEL_Q3 U1_UPRIM_UMODE_N407327
+  U1_UPRIM_UMODE_SEL3  $G_DPWR $G_DGND AND2
X_U1_UPRIM_UMODE_U147         PXFR U1_UPRIM_SEL0 U1_UPRIM_SEL1 U1_UPRIM_SEL2
+  U1_UPRIM_SEL3 U1_UPRIM_SEL4 U1_UPRIM_SEL5 U1_UPRIM_SEL6 VSSP MODE_SEL_FUNC 
X_U1_UPRIM_UMODE_U126         U1_UPRIM_UMODE_N407831 U1_UPRIM_UMODE_N407865
+  U1_UPRIM_UMODE_SEL0 $G_DPWR $G_DGND OR2
G_U1_UPRIM_UMODE_G7         U1_UPRIM_UMODE_VREF_SYS PXFR TABLE {
+  V(U1_UPRIM_DIS_CONFIG, 0) } 
+ ( (1,65e-6) (3, 0) )
X_U1_UPRIM_UMODE_U139         U1_UPRIM_UMODE_2PIN_SYNCZ
+  U1_UPRIM_BURST_STARTUP_DONE U1_UPRIM_UMODE_N407327  $G_DPWR $G_DGND AND2
X_U1_UPRIM_UMODE_U137         U1_UPRIM_SEL_Q2 U1_UPRIM_UMODE_N407327
+  U1_UPRIM_UMODE_SEL2  $G_DPWR $G_DGND AND2
X_U1_UPRIM_UMODE_U145         U1_UPRIM_UMODE_2PIN_SYNCZ U1_UPRIM_UMODE_N407865 
+  $G_DPWR $G_DGND INV
G_U1_UPRIM_UMODE_G8         U1_UPRIM_UMODE_VREF_SYS VDDP TABLE {
+  V(U1_UPRIM_UMODE_N409299, VSSP) } 
+ ( (1,0), (5, 27e-3) )
X_U1_UPRIM_UMODE_U131         VSSP U1_UPRIM_UMODE_N407327 U1_UPRIM_UMODE_SEL7 
+  $G_DPWR $G_DGND AND2
X_U1_UPRIM_UMODE_U141         U1_UPRIM_UMODE_N407703 U1_UPRIM_UMODE_N407797
+  U1_UPRIM_UMODE_N407861 $G_DPWR $G_DGND OR2
X_U1_UPRIM_UMODE_U150         VSSP VDDP U1_UPRIM_UMODE_N407865
+  U1_UPRIM_UMODE_SEL0 U1_UPRIM_UMODE_SEL1 U1_UPRIM_UMODE_SEL2
+  U1_UPRIM_UMODE_SEL3 U1_UPRIM_UMODE_SEL4 U1_UPRIM_UMODE_SEL5
+  U1_UPRIM_UMODE_SEL6 U1_UPRIM_SEL_Q0 U1_UPRIM_SEL_Q1 U1_UPRIM_SEL_Q2
+  U1_UPRIM_SEL_Q3 U1_UPRIM_SEL_Q4 U1_UPRIM_SEL_Q5 U1_UPRIM_SEL_Q6
+  U1_UPRIM_N54535 U1_UPRIM_UMODE_VREF_SYS MODE_SELECT 
X_U1_UPRIM_UMODE_U143         U1_UPRIM_UMODE_N407861 U1_UPRIM_UMODE_2PIN_SYNCZ
+  U1_UPRIM_UMODE_SEL5  $G_DPWR $G_DGND AND2
X_U1_UPRIM_UMODE_ULS1_U335         U1_UPRIM_UMODE_ULS1_N569698 U1_UPRIM_EN_2PIN
+   $G_DPWR $G_DGND INV
X_U1_UPRIM_UMODE_ULS1_S22    U1_UPRIM_UMODE_N422238 VSSP
+  U1_UPRIM_UMODE_ULS1_N569698 0 VDDP_DIG_LEVEL_SHIFT_U1_UPRIM_UMODE_ULS1_S22 
R_U1_UPRIM_UMODE_ULS1_R15         U1_UPRIM_UMODE_ULS1_N569698 TIE_HIGH  10k
+  TC=0,0 
X_U1_UPRIM_UMODE_U138         U1_UPRIM_SEL_Q1 U1_UPRIM_UMODE_N407327
+  U1_UPRIM_UMODE_SEL1  $G_DPWR $G_DGND AND2
X_U1_UPRIM_UMODE_S20    U1_UPRIM_UMODE_N422238 VSSP VDDP U1_UPRIM_UMODE_N605842
+  MODE_SELECT_U1_UPRIM_UMODE_S20 
X_U1_UPRIM_UMODE_U133         U1_UPRIM_SEL_Q6 U1_UPRIM_UMODE_N407327
+  U1_UPRIM_UMODE_SEL6  $G_DPWR $G_DGND AND2
E_U1_UPRIM_E2         U1_UPRIM_N372368 VSSP TABLE { V(U1_OOK, 0) } 
+ ( (0.5,0) (1,1) )
X_U1_UPRIM_U3_U7_U122         U1_UPRIM_U3_U7_EN_DETECT_R
+  U1_UPRIM_U3_U7_EN_DETECT_F U1_UPRIM_U3_U7_EN_DETECT $G_DPWR $G_DGND OR2
X_U1_UPRIM_U3_U7_U125         U1_UPRIM_U3_EN_DETECT_SYNC U1_UPRIM_U3_CLK_DIG
+  U1_UPRIM_U3_U7_N236442 U1_UPRIM_U3_U7_N381947 M_UN0001 $G_DPWR $G_DGND DFFR
X_U1_UPRIM_U3_U7_U121         U1_UPRIM_U3_U7_N287098 U1_UPRIM_U3_EN_DETECT_SYNC
+  U1_UPRIM_U3_U7_N287335 $G_DPWR $G_DGND OR2
X_U1_UPRIM_U3_U7_U119         TIE_HIGH U1_UPRIM_U3_U7_N295827
+  U1_UPRIM_U3_U7_N236076 U1_UPRIM_U3_U7_EN_DETECT_F M_UN0002 $G_DPWR $G_DGND
+  DFFR
X_U1_UPRIM_U3_U7_U124         U1_UPRIM_U3_U7_EN_DETECT_F U1_UPRIM_U3_CLK_DIG
+  U1_UPRIM_U3_U7_N236442 U1_UPRIM_U3_EN_DETECT_F_SYNC M_UN0003 $G_DPWR $G_DGND
+  DFFR
X_U1_UPRIM_U3_U7_U123         U1_UPRIM_U3_U7_EN_DETECT_R U1_UPRIM_U3_CLK_DIG
+  U1_UPRIM_U3_U7_N236442 U1_UPRIM_U3_EN_DETECT_R_SYNC M_UN0004 $G_DPWR $G_DGND
+  DFFR
X_U1_UPRIM_U3_U7_U116         U1_UPRIM_U3_U7_N287335 U1_UPRIM_U3_U7_N236076 
+  $G_DPWR $G_DGND INV
X_U1_UPRIM_U3_U7_U113         U1_UPRIM_RESETZ U1_UPRIM_U3_U7_N287098  $G_DPWR
+  $G_DGND INV
X_U1_UPRIM_U3_U7_U120         U1_UPRIM_U3_U7_EN_DETECT U1_UPRIM_U3_CLK_DIG
+  U1_UPRIM_U3_U7_N236442 U1_UPRIM_U3_EN_DETECT_SYNC M_UN0005 $G_DPWR $G_DGND
+  DFFR
X_U1_UPRIM_U3_U7_U118         U1_UPRIM_U3_U7_N287098 U1_UPRIM_U3_U7_N236442 
+  $G_DPWR $G_DGND INV
X_U1_UPRIM_U3_U7_U73         TIE_HIGH U1_UPRIM_U3_EN_SYNC
+  U1_UPRIM_U3_U7_N236076 U1_UPRIM_U3_U7_EN_DETECT_R M_UN0006 $G_DPWR $G_DGND
+  DFFR
X_U1_UPRIM_U3_U7_U114         U1_UPRIM_U3_EN_SYNC U1_UPRIM_U3_U7_N295827 
+  $G_DPWR $G_DGND INV
X_U1_UPRIM_U3_U6_U2_U9         U1_UPRIM_U3_U6_NEXTSTATE1 U1_UPRIM_U3_CLK_DIG
+  TIE_HIGH U1_UPRIM_RESETZ U1_UPRIM_U3_U6_STATE1 M_UN0007 $G_DPWR $G_DGND DFFCR
X_U1_UPRIM_U3_U6_U2_U8         U1_UPRIM_U3_U6_NEXTSTATE0 U1_UPRIM_U3_CLK_DIG
+  TIE_HIGH U1_UPRIM_RESETZ U1_UPRIM_U3_U6_STATE0 M_UN0008 $G_DPWR $G_DGND DFFCR
X_U1_UPRIM_U3_U6_U2_U10         U1_UPRIM_U3_U6_NEXTSTATE2 U1_UPRIM_U3_CLK_DIG
+  TIE_HIGH U1_UPRIM_RESETZ U1_UPRIM_U3_U6_STATE2 M_UN0009 $G_DPWR $G_DGND DFFCR
X_U1_UPRIM_U3_U6_U1_U358         U1_UPRIM_U3_U6_U1_N213257
+  U1_UPRIM_U3_U6_U1_N213411 U1_UPRIM_U3_U6_U1_N213603 U1_UPRIM_U3_U6_U1_N392980
+  $G_DPWR $G_DGND AND3
X_U1_UPRIM_U3_U6_U1_U346         U1_UPRIM_U3_U6_U1_N392980
+  U1_UPRIM_U3_U6_U1_N213761 U1_UPRIM_U3_U6_U1_N393518  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_U355         U1_UPRIM_U3_U6_U1_N211685
+  U1_UPRIM_U3_U6_U1_N211927 U1_UPRIM_U3_U6_U1_N211927 U1_UPRIM_U3_U6_U1_N377212
+  $G_DPWR $G_DGND AND3
X_U1_UPRIM_U3_U6_U1_U307         U1_UPRIM_U3_VDDP_H_SYNC
+  U1_UPRIM_U3_U6_U1_VDDP_H_SYNC_B  $G_DPWR $G_DGND INV
X_U1_UPRIM_U3_U6_U1_U372         U1_UPRIM_U3_U6_U1_N536515
+  U1_UPRIM_U3_U6_U1_N211903 U1_UPRIM_U3_U6_U1_N209307 $G_DPWR $G_DGND OR2
X_U1_UPRIM_U3_U6_U1_U340         U1_UPRIM_U3_U6_U1_N381525
+  U1_UPRIM_U3_U6_U1_N212353 U1_UPRIM_U3_U6_U1_TON_START_2_TON_START  $G_DPWR
+  $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_UM17_U319         U1_UPRIM_U3_U6_U1_UM17_N561645
+  U1_UPRIM_U3_U6_U1_UM17_N561701 U1_UPRIM_U3_U6_U1_N616235 $G_DPWR $G_DGND OR2
X_U1_UPRIM_U3_U6_U1_UM17_U313         U1_UPRIM_U3_U6_U1_UM17_N560952
+  U1_UPRIM_U3_U6_U1_UM17_N560959 U1_UPRIM_U3_U6_U1_N538758 $G_DPWR $G_DGND OR2
X_U1_UPRIM_U3_U6_U1_UM17_U315         0 U1_UPRIM_U3_U6_U1_UM17_N561822
+  U1_UPRIM_U3_U6_U1_UM17_N561305  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_UM17_U317         0
+  U1_UPRIM_U3_U6_U1_TON_COMPLETE_2_TON_COMPLETE U1_UPRIM_U3_U6_U1_UM17_N561361 
+  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_UM17_U311        
+  U1_UPRIM_U3_U6_U1_TON_COMPLETE_2_TON_COMPLETE U1_UPRIM_U3_U6_U1_UM17_N561822 
+  $G_DPWR $G_DGND INV
X_U1_UPRIM_U3_U6_U1_UM17_U314         TIE_HIGH
+  U1_UPRIM_U3_U6_U1_TON_COMPLETE_2_TON_COMPLETE U1_UPRIM_U3_U6_U1_UM17_N560959 
+  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_UM17_U312         0 U1_UPRIM_U3_U6_U1_UM17_N561822
+  U1_UPRIM_U3_U6_U1_UM17_N560952  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_UM17_U318         0 U1_UPRIM_U3_U6_U1_UM17_N561822
+  U1_UPRIM_U3_U6_U1_UM17_N561645  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_UM17_U316         U1_UPRIM_U3_U6_U1_UM17_N561305
+  U1_UPRIM_U3_U6_U1_UM17_N561361 U1_UPRIM_U3_U6_U1_N538770 $G_DPWR $G_DGND OR2
X_U1_UPRIM_U3_U6_U1_UM17_U320         TIE_HIGH
+  U1_UPRIM_U3_U6_U1_TON_COMPLETE_2_TON_COMPLETE U1_UPRIM_U3_U6_U1_UM17_N561701 
+  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_U332         U1_UPRIM_U3_U6_U1_N316911
+  U1_UPRIM_U3_U6_U1_N210659 U1_UPRIM_U3_U6_U1_N316905  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_UM14_U319         U1_UPRIM_U3_U6_U1_UM14_N561645
+  U1_UPRIM_U3_U6_U1_UM14_N561701 U1_UPRIM_U3_U6_U1_N213065 $G_DPWR $G_DGND OR2
X_U1_UPRIM_U3_U6_U1_UM14_U313         U1_UPRIM_U3_U6_U1_UM14_N560952
+  U1_UPRIM_U3_U6_U1_UM14_N560959 U1_UPRIM_U3_U6_U1_N212833 $G_DPWR $G_DGND OR2
X_U1_UPRIM_U3_U6_U1_UM14_U315         0 U1_UPRIM_U3_U6_U1_UM14_N561822
+  U1_UPRIM_U3_U6_U1_UM14_N561305  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_UM14_U317         0 U1_UPRIM_U3_U6_U1_TON_START_2_TON_START
+  U1_UPRIM_U3_U6_U1_UM14_N561361  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_UM14_U311         U1_UPRIM_U3_U6_U1_TON_START_2_TON_START
+  U1_UPRIM_U3_U6_U1_UM14_N561822  $G_DPWR $G_DGND INV
X_U1_UPRIM_U3_U6_U1_UM14_U314         0 U1_UPRIM_U3_U6_U1_TON_START_2_TON_START
+  U1_UPRIM_U3_U6_U1_UM14_N560959  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_UM14_U312         0 U1_UPRIM_U3_U6_U1_UM14_N561822
+  U1_UPRIM_U3_U6_U1_UM14_N560952  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_UM14_U318         0 U1_UPRIM_U3_U6_U1_UM14_N561822
+  U1_UPRIM_U3_U6_U1_UM14_N561645  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_UM14_U316         U1_UPRIM_U3_U6_U1_UM14_N561305
+  U1_UPRIM_U3_U6_U1_UM14_N561361 U1_UPRIM_U3_U6_U1_N212937 $G_DPWR $G_DGND OR2
X_U1_UPRIM_U3_U6_U1_UM14_U320         TIE_HIGH
+  U1_UPRIM_U3_U6_U1_TON_START_2_TON_START U1_UPRIM_U3_U6_U1_UM14_N561701 
+  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_U338         U1_UPRIM_U3_U6_U1_N211685
+  U1_UPRIM_U3_U6_U1_N211811 U1_UPRIM_U3_U6_U1_N211995  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_U377         U1_UPRIM_U3_U6_U1_N352886
+  U1_UPRIM_U3_U6_U1_N212705 U1_UPRIM_U3_U6_U1_N209355 $G_DPWR $G_DGND OR2
X_U1_UPRIM_U3_U6_U1_UM2_U319         U1_UPRIM_U3_U6_U1_UM2_N561645
+  U1_UPRIM_U3_U6_U1_UM2_N561701 U1_UPRIM_U3_U6_U1_N210619 $G_DPWR $G_DGND OR2
X_U1_UPRIM_U3_U6_U1_UM2_U313         U1_UPRIM_U3_U6_U1_UM2_N560952
+  U1_UPRIM_U3_U6_U1_UM2_N560959 U1_UPRIM_U3_U6_U1_N210161 $G_DPWR $G_DGND OR2
X_U1_UPRIM_U3_U6_U1_UM2_U315         0 U1_UPRIM_U3_U6_U1_UM2_N561822
+  U1_UPRIM_U3_U6_U1_UM2_N561305  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_UM2_U317         0
+  U1_UPRIM_U3_U6_U1_CONFIG_STOP_2_TON_START U1_UPRIM_U3_U6_U1_UM2_N561361 
+  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_UM2_U311         U1_UPRIM_U3_U6_U1_CONFIG_STOP_2_TON_START
+  U1_UPRIM_U3_U6_U1_UM2_N561822  $G_DPWR $G_DGND INV
X_U1_UPRIM_U3_U6_U1_UM2_U314         0
+  U1_UPRIM_U3_U6_U1_CONFIG_STOP_2_TON_START U1_UPRIM_U3_U6_U1_UM2_N560959 
+  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_UM2_U312         0 U1_UPRIM_U3_U6_U1_UM2_N561822
+  U1_UPRIM_U3_U6_U1_UM2_N560952  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_UM2_U318         0 U1_UPRIM_U3_U6_U1_UM2_N561822
+  U1_UPRIM_U3_U6_U1_UM2_N561645  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_UM2_U316         U1_UPRIM_U3_U6_U1_UM2_N561305
+  U1_UPRIM_U3_U6_U1_UM2_N561361 U1_UPRIM_U3_U6_U1_N210527 $G_DPWR $G_DGND OR2
X_U1_UPRIM_U3_U6_U1_UM2_U320         TIE_HIGH
+  U1_UPRIM_U3_U6_U1_CONFIG_STOP_2_TON_START U1_UPRIM_U3_U6_U1_UM2_N561701 
+  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_U316         U1_UPRIM_U3_U6_U1_RESETZ_B
+  U1_UPRIM_U3_U6_U1_N213257  $G_DPWR $G_DGND INV
X_U1_UPRIM_U3_U6_U1_U361         U1_UPRIM_U3_U6_U1_N209969
+  U1_UPRIM_U3_U6_U1_N210527 U1_UPRIM_U3_U6_U1_N210567 U1_UPRIM_U3_U6_U1_N209347
+  $G_DPWR $G_DGND OR3
X_U1_UPRIM_U3_U6_U1_U321         U1_UPRIM_U3_U6_U1_RESETZ_B
+  U1_UPRIM_U3_U6_U1_CONFIG_STOP_2_RESET  $G_DPWR $G_DGND INV
X_U1_UPRIM_U3_U6_U1_U323         U1_UPRIM_BURST_TON_SYNC
+  U1_UPRIM_U3_EN_DETECT_SYNC U1_UPRIM_U3_U6_U1_N210011 $G_DPWR $G_DGND OR2
X_U1_UPRIM_U3_U6_U1_U326         U1_UPRIM_U3_U6_U1_N210551
+  U1_UPRIM_U3_U6_U1_N316905 U1_UPRIM_U3_U6_U1_CONFIG_STOP_2_CONFIG_STOP $G_DPWR
+  $G_DGND OR2
X_U1_UPRIM_U3_U6_U1_U1D_U309         U1_UPRIM_U3_U6_STATE0
+  U1_UPRIM_U3_U6_U1_U1D_SEL0Z  $G_DPWR $G_DGND INV
X_U1_UPRIM_U3_U6_U1_U1D_U310         U1_UPRIM_U3_U6_STATE1
+  U1_UPRIM_U3_U6_U1_U1D_SEL1Z  $G_DPWR $G_DGND INV
X_U1_UPRIM_U3_U6_U1_U1D_U353         U1_UPRIM_U3_U6_U1_N209291
+  U1_UPRIM_U3_U6_U1_U1D_SEL0Z U1_UPRIM_U3_U6_U1_U1D_SEL1Z
+  U1_UPRIM_U3_U6_U1_U1D_SEL2Z U1_UPRIM_U3_U6_U1_U1D_N561298 $G_DPWR $G_DGND AND4
X_U1_UPRIM_U3_U6_U1_U1D_U358         U1_UPRIM_U3_U6_U1_N209311
+  U1_UPRIM_U3_U6_STATE0 U1_UPRIM_U3_U6_U1_U1D_SEL1Z U1_UPRIM_U3_U6_STATE2
+  U1_UPRIM_U3_U6_U1_U1D_N561324 $G_DPWR $G_DGND AND4
X_U1_UPRIM_U3_U6_U1_U1D_U359         0 U1_UPRIM_U3_U6_U1_U1D_SEL0Z
+  U1_UPRIM_U3_U6_STATE1 U1_UPRIM_U3_U6_STATE2 U1_UPRIM_U3_U6_U1_U1D_N561312
+  $G_DPWR $G_DGND AND4
X_U1_UPRIM_U3_U6_U1_U1D_U311         U1_UPRIM_U3_U6_STATE2
+  U1_UPRIM_U3_U6_U1_U1D_SEL2Z  $G_DPWR $G_DGND INV
X_U1_UPRIM_U3_U6_U1_U1D_U357         U1_UPRIM_U3_U6_U1_N209307
+  U1_UPRIM_U3_U6_U1_U1D_SEL0Z U1_UPRIM_U3_U6_U1_U1D_SEL1Z U1_UPRIM_U3_U6_STATE2
+  U1_UPRIM_U3_U6_U1_U1D_N561336 $G_DPWR $G_DGND AND4
X_U1_UPRIM_U3_U6_U1_U1D_U361         U1_UPRIM_U3_U6_U1_U1D_N561298
+  U1_UPRIM_U3_U6_U1_U1D_N561372 U1_UPRIM_U3_U6_U1_U1D_N561360
+  U1_UPRIM_U3_U6_U1_U1D_N561348 U1_UPRIM_U3_U6_U1_U1D_N561336
+  U1_UPRIM_U3_U6_U1_U1D_N561324 U1_UPRIM_U3_U6_U1_U1D_N561312
+  U1_UPRIM_U3_U6_U1_U1D_N561305 U1_UPRIM_U3_U6_NEXTSTATE0 $G_DPWR $G_DGND OR8
X_U1_UPRIM_U3_U6_U1_U1D_U356         0 U1_UPRIM_U3_U6_STATE0
+  U1_UPRIM_U3_U6_STATE1 U1_UPRIM_U3_U6_U1_U1D_SEL2Z
+  U1_UPRIM_U3_U6_U1_U1D_N561348 $G_DPWR $G_DGND AND4
X_U1_UPRIM_U3_U6_U1_U1D_U355         U1_UPRIM_U3_U6_U1_N209299
+  U1_UPRIM_U3_U6_U1_U1D_SEL0Z U1_UPRIM_U3_U6_STATE1 U1_UPRIM_U3_U6_U1_U1D_SEL2Z
+  U1_UPRIM_U3_U6_U1_U1D_N561360 $G_DPWR $G_DGND AND4
X_U1_UPRIM_U3_U6_U1_U1D_U354         U1_UPRIM_U3_U6_U1_N209295
+  U1_UPRIM_U3_U6_STATE0 U1_UPRIM_U3_U6_U1_U1D_SEL1Z U1_UPRIM_U3_U6_U1_U1D_SEL2Z
+  U1_UPRIM_U3_U6_U1_U1D_N561372 $G_DPWR $G_DGND AND4
X_U1_UPRIM_U3_U6_U1_U1D_U360         0 U1_UPRIM_U3_U6_STATE0
+  U1_UPRIM_U3_U6_STATE1 U1_UPRIM_U3_U6_STATE2 U1_UPRIM_U3_U6_U1_U1D_N561305
+  $G_DPWR $G_DGND AND4
X_U1_UPRIM_U3_U6_U1_U391         U1_UPRIM_U3_U6_U1_N909187
+  U1_UPRIM_U3_U6_U1_N910084  $G_DPWR $G_DGND INV
X_U1_UPRIM_U3_U6_U1_U306         U1_UPRIM_U3_EN_DETECT_SYNC
+  U1_UPRIM_U3_U6_U1_EN_DETECT_SYNC_B  $G_DPWR $G_DGND INV
X_U1_UPRIM_U3_U6_U1_U357         U1_UPRIM_U3_U6_U1_N213257
+  U1_UPRIM_U3_U6_U1_N213411 U1_UPRIM_U3_U6_U1_N213507 U1_UPRIM_U3_U6_U1_N213785
+  $G_DPWR $G_DGND AND3
X_U1_UPRIM_U3_U6_U1_U352         U1_UPRIM_U3_U6_U1_N209949
+  U1_UPRIM_U3_U6_U1_N210115 U1_UPRIM_U3_U6_U1_N210259 U1_UPRIM_U3_U6_U1_N210551
+  $G_DPWR $G_DGND AND3
X_U1_UPRIM_U3_U6_U1_UM12_U319         U1_UPRIM_U3_U6_U1_UM12_N561645
+  U1_UPRIM_U3_U6_U1_UM12_N561701 U1_UPRIM_U3_U6_U1_N535815 $G_DPWR $G_DGND OR2
X_U1_UPRIM_U3_U6_U1_UM12_U313         U1_UPRIM_U3_U6_U1_UM12_N560952
+  U1_UPRIM_U3_U6_U1_UM12_N560959 U1_UPRIM_U3_U6_U1_N535691 $G_DPWR $G_DGND OR2
X_U1_UPRIM_U3_U6_U1_UM12_U315         0 U1_UPRIM_U3_U6_U1_UM12_N561822
+  U1_UPRIM_U3_U6_U1_UM12_N561305  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_UM12_U317         TIE_HIGH 0 U1_UPRIM_U3_U6_U1_UM12_N561361
+   $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_UM12_U311         0 U1_UPRIM_U3_U6_U1_UM12_N561822  $G_DPWR
+  $G_DGND INV
X_U1_UPRIM_U3_U6_U1_UM12_U314         TIE_HIGH 0 U1_UPRIM_U3_U6_U1_UM12_N560959
+   $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_UM12_U312         0 U1_UPRIM_U3_U6_U1_UM12_N561822
+  U1_UPRIM_U3_U6_U1_UM12_N560952  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_UM12_U318         0 U1_UPRIM_U3_U6_U1_UM12_N561822
+  U1_UPRIM_U3_U6_U1_UM12_N561645  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_UM12_U316         U1_UPRIM_U3_U6_U1_UM12_N561305
+  U1_UPRIM_U3_U6_U1_UM12_N561361 U1_UPRIM_U3_U6_U1_N535751 $G_DPWR $G_DGND OR2
X_U1_UPRIM_U3_U6_U1_UM12_U320         0 0 U1_UPRIM_U3_U6_U1_UM12_N561701 
+  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_U351         U1_UPRIM_U3_U6_U1_VDDP_H_SYNC_B
+  U1_UPRIM_U3_EN_DETECT_SYNC U1_UPRIM_EN_2PIN_SYNC U1_UPRIM_U3_U6_U1_N210259
+  $G_DPWR $G_DGND AND3
X_U1_UPRIM_U3_U6_U1_U313         U1_UPRIM_U3_U6_U1_N211811
+  U1_UPRIM_U3_U6_U1_N211927  $G_DPWR $G_DGND INV
X_U1_UPRIM_U3_U6_U1_U329         U1_UPRIM_U3_U6_U1_N210011
+  U1_UPRIM_U3_U6_U1_EN_2PIN_SYNC_B U1_UPRIM_U3_U6_U1_N210043  $G_DPWR $G_DGND
+  AND2
X_U1_UPRIM_U3_U6_U1_U343         U1_UPRIM_BURST_TON_SYNC
+  U1_UPRIM_U3_U6_U1_EN_2PIN_SYNC_B U1_UPRIM_U3_U6_U1_N213761  $G_DPWR $G_DGND
+  AND2
X_U1_UPRIM_U3_U6_U1_UM4_U319         U1_UPRIM_U3_U6_U1_UM4_N561645
+  U1_UPRIM_U3_U6_U1_UM4_N561701 U1_UPRIM_U3_U6_U1_N209391 $G_DPWR $G_DGND OR2
X_U1_UPRIM_U3_U6_U1_UM4_U313         U1_UPRIM_U3_U6_U1_UM4_N560952
+  U1_UPRIM_U3_U6_U1_UM4_N560959 U1_UPRIM_U3_U6_U1_N209295 $G_DPWR $G_DGND OR2
X_U1_UPRIM_U3_U6_U1_UM4_U315         0 U1_UPRIM_U3_U6_U1_UM4_N561822
+  U1_UPRIM_U3_U6_U1_UM4_N561305  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_UM4_U317         TIE_HIGH U1_UPRIM_RESETZ
+  U1_UPRIM_U3_U6_U1_UM4_N561361  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_UM4_U311         U1_UPRIM_RESETZ
+  U1_UPRIM_U3_U6_U1_UM4_N561822  $G_DPWR $G_DGND INV
X_U1_UPRIM_U3_U6_U1_UM4_U314         0 U1_UPRIM_RESETZ
+  U1_UPRIM_U3_U6_U1_UM4_N560959  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_UM4_U312         0 U1_UPRIM_U3_U6_U1_UM4_N561822
+  U1_UPRIM_U3_U6_U1_UM4_N560952  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_UM4_U318         0 U1_UPRIM_U3_U6_U1_UM4_N561822
+  U1_UPRIM_U3_U6_U1_UM4_N561645  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_UM4_U316         U1_UPRIM_U3_U6_U1_UM4_N561305
+  U1_UPRIM_U3_U6_U1_UM4_N561361 U1_UPRIM_U3_U6_U1_N209343 $G_DPWR $G_DGND OR2
X_U1_UPRIM_U3_U6_U1_UM4_U320         0 U1_UPRIM_RESETZ
+  U1_UPRIM_U3_U6_U1_UM4_N561701  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_U367         U1_UPRIM_U3_U6_U1_N535631
+  U1_UPRIM_U3_U6_U1_N535747 U1_UPRIM_U3_U6_U1_N535751 U1_UPRIM_U3_U6_U1_N352886
+  $G_DPWR $G_DGND OR3
X_U1_UPRIM_U3_U6_U1_U311         U1_UPRIM_U3_U6_U1_N210259
+  U1_UPRIM_U3_U6_U1_N210379  $G_DPWR $G_DGND INV
X_U1_UPRIM_U3_U6_U1_U315         U1_UPRIM_U3_U6_U1_N212285
+  U1_UPRIM_U3_U6_U1_N212353  $G_DPWR $G_DGND INV
X_U1_UPRIM_U3_U6_U1_U379         U1_UPRIM_U3_VDDP_H_SYNC
+  U1_UPRIM_U3_EN_DETECT_SYNC U1_UPRIM_U3_U6_U1_N210539 $G_DPWR $G_DGND OR2
X_U1_UPRIM_U3_U6_U1_U1D1_U309         U1_UPRIM_U3_U6_STATE0
+  U1_UPRIM_U3_U6_U1_U1D1_SEL0Z  $G_DPWR $G_DGND INV
X_U1_UPRIM_U3_U6_U1_U1D1_U310         U1_UPRIM_U3_U6_STATE1
+  U1_UPRIM_U3_U6_U1_U1D1_SEL1Z  $G_DPWR $G_DGND INV
X_U1_UPRIM_U3_U6_U1_U1D1_U353         U1_UPRIM_U3_U6_U1_N209339
+  U1_UPRIM_U3_U6_U1_U1D1_SEL0Z U1_UPRIM_U3_U6_U1_U1D1_SEL1Z
+  U1_UPRIM_U3_U6_U1_U1D1_SEL2Z U1_UPRIM_U3_U6_U1_U1D1_N561298 $G_DPWR $G_DGND
+  AND4
X_U1_UPRIM_U3_U6_U1_U1D1_U358         U1_UPRIM_U3_U6_U1_N209359
+  U1_UPRIM_U3_U6_STATE0 U1_UPRIM_U3_U6_U1_U1D1_SEL1Z U1_UPRIM_U3_U6_STATE2
+  U1_UPRIM_U3_U6_U1_U1D1_N561324 $G_DPWR $G_DGND AND4
X_U1_UPRIM_U3_U6_U1_U1D1_U359         0 U1_UPRIM_U3_U6_U1_U1D1_SEL0Z
+  U1_UPRIM_U3_U6_STATE1 U1_UPRIM_U3_U6_STATE2 U1_UPRIM_U3_U6_U1_U1D1_N561312
+  $G_DPWR $G_DGND AND4
X_U1_UPRIM_U3_U6_U1_U1D1_U311         U1_UPRIM_U3_U6_STATE2
+  U1_UPRIM_U3_U6_U1_U1D1_SEL2Z  $G_DPWR $G_DGND INV
X_U1_UPRIM_U3_U6_U1_U1D1_U357         U1_UPRIM_U3_U6_U1_N209355
+  U1_UPRIM_U3_U6_U1_U1D1_SEL0Z U1_UPRIM_U3_U6_U1_U1D1_SEL1Z
+  U1_UPRIM_U3_U6_STATE2 U1_UPRIM_U3_U6_U1_U1D1_N561336 $G_DPWR $G_DGND AND4
X_U1_UPRIM_U3_U6_U1_U1D1_U361         U1_UPRIM_U3_U6_U1_U1D1_N561298
+  U1_UPRIM_U3_U6_U1_U1D1_N561372 U1_UPRIM_U3_U6_U1_U1D1_N561360
+  U1_UPRIM_U3_U6_U1_U1D1_N561348 U1_UPRIM_U3_U6_U1_U1D1_N561336
+  U1_UPRIM_U3_U6_U1_U1D1_N561324 U1_UPRIM_U3_U6_U1_U1D1_N561312
+  U1_UPRIM_U3_U6_U1_U1D1_N561305 U1_UPRIM_U3_U6_NEXTSTATE1 $G_DPWR $G_DGND OR8
X_U1_UPRIM_U3_U6_U1_U1D1_U356         0 U1_UPRIM_U3_U6_STATE0
+  U1_UPRIM_U3_U6_STATE1 U1_UPRIM_U3_U6_U1_U1D1_SEL2Z
+  U1_UPRIM_U3_U6_U1_U1D1_N561348 $G_DPWR $G_DGND AND4
X_U1_UPRIM_U3_U6_U1_U1D1_U355         U1_UPRIM_U3_U6_U1_N209347
+  U1_UPRIM_U3_U6_U1_U1D1_SEL0Z U1_UPRIM_U3_U6_STATE1
+  U1_UPRIM_U3_U6_U1_U1D1_SEL2Z U1_UPRIM_U3_U6_U1_U1D1_N561360 $G_DPWR $G_DGND
+  AND4
X_U1_UPRIM_U3_U6_U1_U1D1_U354         U1_UPRIM_U3_U6_U1_N209343
+  U1_UPRIM_U3_U6_STATE0 U1_UPRIM_U3_U6_U1_U1D1_SEL1Z
+  U1_UPRIM_U3_U6_U1_U1D1_SEL2Z U1_UPRIM_U3_U6_U1_U1D1_N561372 $G_DPWR $G_DGND
+  AND4
X_U1_UPRIM_U3_U6_U1_U1D1_U360         0 U1_UPRIM_U3_U6_STATE0
+  U1_UPRIM_U3_U6_STATE1 U1_UPRIM_U3_U6_STATE2 U1_UPRIM_U3_U6_U1_U1D1_N561305
+  $G_DPWR $G_DGND AND4
X_U1_UPRIM_U3_U6_U1_U360         U1_UPRIM_U3_U6_U1_N209915
+  U1_UPRIM_U3_U6_U1_N210161 U1_UPRIM_U3_U6_U1_N210231 U1_UPRIM_U3_U6_U1_N209299
+  $G_DPWR $G_DGND OR3
X_U1_UPRIM_U3_U6_U1_UM9_U319         U1_UPRIM_U3_U6_U1_UM9_N561645
+  U1_UPRIM_U3_U6_U1_UM9_N561701 U1_UPRIM_U3_U6_U1_N616230 $G_DPWR $G_DGND OR2
X_U1_UPRIM_U3_U6_U1_UM9_U313         U1_UPRIM_U3_U6_U1_UM9_N560952
+  U1_UPRIM_U3_U6_U1_UM9_N560959 U1_UPRIM_U3_U6_U1_N620199 $G_DPWR $G_DGND OR2
X_U1_UPRIM_U3_U6_U1_UM9_U315         0 U1_UPRIM_U3_U6_U1_UM9_N561822
+  U1_UPRIM_U3_U6_U1_UM9_N561305  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_UM9_U317         TIE_HIGH
+  U1_UPRIM_U3_U6_U1_TON_COMPLETE_2_CONFIG_STOP U1_UPRIM_U3_U6_U1_UM9_N561361 
+  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_UM9_U311        
+  U1_UPRIM_U3_U6_U1_TON_COMPLETE_2_CONFIG_STOP U1_UPRIM_U3_U6_U1_UM9_N561822 
+  $G_DPWR $G_DGND INV
X_U1_UPRIM_U3_U6_U1_UM9_U314         0
+  U1_UPRIM_U3_U6_U1_TON_COMPLETE_2_CONFIG_STOP U1_UPRIM_U3_U6_U1_UM9_N560959 
+  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_UM9_U312         0 U1_UPRIM_U3_U6_U1_UM9_N561822
+  U1_UPRIM_U3_U6_U1_UM9_N560952  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_UM9_U318         0 U1_UPRIM_U3_U6_U1_UM9_N561822
+  U1_UPRIM_U3_U6_U1_UM9_N561645  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_UM9_U316         U1_UPRIM_U3_U6_U1_UM9_N561305
+  U1_UPRIM_U3_U6_U1_UM9_N561361 U1_UPRIM_U3_U6_U1_N617906 $G_DPWR $G_DGND OR2
X_U1_UPRIM_U3_U6_U1_UM9_U320         0
+  U1_UPRIM_U3_U6_U1_TON_COMPLETE_2_CONFIG_STOP U1_UPRIM_U3_U6_U1_UM9_N561701 
+  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_U347         U1_UPRIM_U3_U6_U1_N386131
+  U1_UPRIM_U3_U6_U1_N213877 U1_UPRIM_U3_U6_U1_TON_COMPLETE_2_TON_COMPLETE 
+  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_U362         U1_UPRIM_U3_U6_U1_N210027
+  U1_UPRIM_U3_U6_U1_N210619 U1_UPRIM_U3_U6_U1_N210765 U1_UPRIM_U3_U6_U1_N209395
+  $G_DPWR $G_DGND OR3
X_U1_UPRIM_U3_U6_U1_U304         U1_UPRIM_RESETZ U1_UPRIM_U3_U6_U1_RESETZ_B 
+  $G_DPWR $G_DGND INV
X_U1_UPRIM_U3_U6_U1_U318         U1_UPRIM_U3_U6_U1_N213507
+  U1_UPRIM_U3_U6_U1_N213603  $G_DPWR $G_DGND INV
X_U1_UPRIM_U3_U6_U1_U384         U1_UPRIM_U3_U6_U1_N213785
+  U1_UPRIM_U3_U6_U1_N393518 U1_UPRIM_U3_U6_U1_TON_COMPLETE_2_TON_START $G_DPWR
+  $G_DGND OR2
X_U1_UPRIM_U3_U6_U1_U392         U1_UPRIM_U3_U6_U1_N911920
+  U1_UPRIM_U3_U6_U1_N911920 U1_UPRIM_U3_U6_U1_TON_START_2_TON_COMPLETE $G_DPWR
+  $G_DGND OR2
X_U1_UPRIM_U3_U6_U1_U345         U1_UPRIM_U3_U6_U1_N213257
+  U1_UPRIM_U3_U6_U1_N213327 U1_UPRIM_U3_U6_U1_TON_COMPLETE_2_CONFIG_STOP 
+  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_U389         U1_UPRIM_U3_U6_U1_N898321
+  U1_UPRIM_EN_2PIN_SYNC U1_UPRIM_U3_U6_U1_N213507  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_UM1_U319         U1_UPRIM_U3_U6_U1_UM1_N561645
+  U1_UPRIM_U3_U6_U1_UM1_N561701 U1_UPRIM_U3_U6_U1_N210765 $G_DPWR $G_DGND OR2
X_U1_UPRIM_U3_U6_U1_UM1_U313         U1_UPRIM_U3_U6_U1_UM1_N560952
+  U1_UPRIM_U3_U6_U1_UM1_N560959 U1_UPRIM_U3_U6_U1_N210231 $G_DPWR $G_DGND OR2
X_U1_UPRIM_U3_U6_U1_UM1_U315         0 U1_UPRIM_U3_U6_U1_UM1_N561822
+  U1_UPRIM_U3_U6_U1_UM1_N561305  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_UM1_U317         TIE_HIGH
+  U1_UPRIM_U3_U6_U1_CONFIG_STOP_2_CONFIG_STOP U1_UPRIM_U3_U6_U1_UM1_N561361 
+  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_UM1_U311        
+  U1_UPRIM_U3_U6_U1_CONFIG_STOP_2_CONFIG_STOP U1_UPRIM_U3_U6_U1_UM1_N561822 
+  $G_DPWR $G_DGND INV
X_U1_UPRIM_U3_U6_U1_UM1_U314         0
+  U1_UPRIM_U3_U6_U1_CONFIG_STOP_2_CONFIG_STOP U1_UPRIM_U3_U6_U1_UM1_N560959 
+  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_UM1_U312         0 U1_UPRIM_U3_U6_U1_UM1_N561822
+  U1_UPRIM_U3_U6_U1_UM1_N560952  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_UM1_U318         0 U1_UPRIM_U3_U6_U1_UM1_N561822
+  U1_UPRIM_U3_U6_U1_UM1_N561645  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_UM1_U316         U1_UPRIM_U3_U6_U1_UM1_N561305
+  U1_UPRIM_U3_U6_U1_UM1_N561361 U1_UPRIM_U3_U6_U1_N210567 $G_DPWR $G_DGND OR2
X_U1_UPRIM_U3_U6_U1_UM1_U320         0
+  U1_UPRIM_U3_U6_U1_CONFIG_STOP_2_CONFIG_STOP U1_UPRIM_U3_U6_U1_UM1_N561701 
+  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_U303         U1_UPRIM_EN_2PIN_SYNC
+  U1_UPRIM_U3_U6_U1_EN_2PIN_SYNC_B  $G_DPWR $G_DGND INV
X_U1_UPRIM_U3_U6_U1_UM11_U319         U1_UPRIM_U3_U6_U1_UM11_N561645
+  U1_UPRIM_U3_U6_U1_UM11_N561701 U1_UPRIM_U3_U6_U1_N535763 $G_DPWR $G_DGND OR2
X_U1_UPRIM_U3_U6_U1_UM11_U313         U1_UPRIM_U3_U6_U1_UM11_N560952
+  U1_UPRIM_U3_U6_U1_UM11_N560959 U1_UPRIM_U3_U6_U1_N535683 $G_DPWR $G_DGND OR2
X_U1_UPRIM_U3_U6_U1_UM11_U315         0 U1_UPRIM_U3_U6_U1_UM11_N561822
+  U1_UPRIM_U3_U6_U1_UM11_N561305  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_UM11_U317         TIE_HIGH
+  U1_UPRIM_U3_U6_U1_TON_START_2_CONFIG_STOP U1_UPRIM_U3_U6_U1_UM11_N561361 
+  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_UM11_U311         U1_UPRIM_U3_U6_U1_TON_START_2_CONFIG_STOP
+  U1_UPRIM_U3_U6_U1_UM11_N561822  $G_DPWR $G_DGND INV
X_U1_UPRIM_U3_U6_U1_UM11_U314         0
+  U1_UPRIM_U3_U6_U1_TON_START_2_CONFIG_STOP U1_UPRIM_U3_U6_U1_UM11_N560959 
+  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_UM11_U312         0 U1_UPRIM_U3_U6_U1_UM11_N561822
+  U1_UPRIM_U3_U6_U1_UM11_N560952  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_UM11_U318         0 U1_UPRIM_U3_U6_U1_UM11_N561822
+  U1_UPRIM_U3_U6_U1_UM11_N561645  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_UM11_U316         U1_UPRIM_U3_U6_U1_UM11_N561305
+  U1_UPRIM_U3_U6_U1_UM11_N561361 U1_UPRIM_U3_U6_U1_N535747 $G_DPWR $G_DGND OR2
X_U1_UPRIM_U3_U6_U1_UM11_U320         0
+  U1_UPRIM_U3_U6_U1_TON_START_2_CONFIG_STOP U1_UPRIM_U3_U6_U1_UM11_N561701 
+  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_U333         U1_UPRIM_U3_U6_U1_N209949
+  U1_UPRIM_U3_U6_U1_N210043 U1_UPRIM_U3_U6_U1_N210247  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_U381         U1_UPRIM_U3_U6_U1_N538578
+  U1_UPRIM_U3_U6_U1_N538698 U1_UPRIM_U3_U6_U1_N616235 U1_UPRIM_U3_U6_U1_N616230
+  U1_UPRIM_U3_U6_U1_N209407 $G_DPWR $G_DGND OR4
X_U1_UPRIM_U3_U6_U1_U383         U1_UPRIM_U3_U6_U1_N538558
+  U1_UPRIM_U3_U6_U1_N755743 U1_UPRIM_U3_U6_U1_N538758 U1_UPRIM_U3_U6_U1_N620199
+  U1_UPRIM_U3_U6_U1_N209311 $G_DPWR $G_DGND OR4
X_U1_UPRIM_U3_U6_U1_U341         U1_UPRIM_U3_EN_DETECT_SYNC
+  U1_UPRIM_U3_U6_U1_EN_2PIN_SYNC_B U1_UPRIM_U3_U6_U1_N213327  $G_DPWR $G_DGND
+  AND2
X_U1_UPRIM_U3_U6_U1_U310         U1_UPRIM_U3_U6_U1_N210043
+  U1_UPRIM_U3_U6_U1_N210115  $G_DPWR $G_DGND INV
X_U1_UPRIM_U3_U6_U1_U1D2_U309         U1_UPRIM_U3_U6_STATE0
+  U1_UPRIM_U3_U6_U1_U1D2_SEL0Z  $G_DPWR $G_DGND INV
X_U1_UPRIM_U3_U6_U1_U1D2_U310         U1_UPRIM_U3_U6_STATE1
+  U1_UPRIM_U3_U6_U1_U1D2_SEL1Z  $G_DPWR $G_DGND INV
X_U1_UPRIM_U3_U6_U1_U1D2_U353         U1_UPRIM_U3_U6_U1_N209387
+  U1_UPRIM_U3_U6_U1_U1D2_SEL0Z U1_UPRIM_U3_U6_U1_U1D2_SEL1Z
+  U1_UPRIM_U3_U6_U1_U1D2_SEL2Z U1_UPRIM_U3_U6_U1_U1D2_N561298 $G_DPWR $G_DGND
+  AND4
X_U1_UPRIM_U3_U6_U1_U1D2_U358         U1_UPRIM_U3_U6_U1_N209407
+  U1_UPRIM_U3_U6_STATE0 U1_UPRIM_U3_U6_U1_U1D2_SEL1Z U1_UPRIM_U3_U6_STATE2
+  U1_UPRIM_U3_U6_U1_U1D2_N561324 $G_DPWR $G_DGND AND4
X_U1_UPRIM_U3_U6_U1_U1D2_U359         0 U1_UPRIM_U3_U6_U1_U1D2_SEL0Z
+  U1_UPRIM_U3_U6_STATE1 U1_UPRIM_U3_U6_STATE2 U1_UPRIM_U3_U6_U1_U1D2_N561312
+  $G_DPWR $G_DGND AND4
X_U1_UPRIM_U3_U6_U1_U1D2_U311         U1_UPRIM_U3_U6_STATE2
+  U1_UPRIM_U3_U6_U1_U1D2_SEL2Z  $G_DPWR $G_DGND INV
X_U1_UPRIM_U3_U6_U1_U1D2_U357         U1_UPRIM_U3_U6_U1_N209403
+  U1_UPRIM_U3_U6_U1_U1D2_SEL0Z U1_UPRIM_U3_U6_U1_U1D2_SEL1Z
+  U1_UPRIM_U3_U6_STATE2 U1_UPRIM_U3_U6_U1_U1D2_N561336 $G_DPWR $G_DGND AND4
X_U1_UPRIM_U3_U6_U1_U1D2_U361         U1_UPRIM_U3_U6_U1_U1D2_N561298
+  U1_UPRIM_U3_U6_U1_U1D2_N561372 U1_UPRIM_U3_U6_U1_U1D2_N561360
+  U1_UPRIM_U3_U6_U1_U1D2_N561348 U1_UPRIM_U3_U6_U1_U1D2_N561336
+  U1_UPRIM_U3_U6_U1_U1D2_N561324 U1_UPRIM_U3_U6_U1_U1D2_N561312
+  U1_UPRIM_U3_U6_U1_U1D2_N561305 U1_UPRIM_U3_U6_NEXTSTATE2 $G_DPWR $G_DGND OR8
X_U1_UPRIM_U3_U6_U1_U1D2_U356         0 U1_UPRIM_U3_U6_STATE0
+  U1_UPRIM_U3_U6_STATE1 U1_UPRIM_U3_U6_U1_U1D2_SEL2Z
+  U1_UPRIM_U3_U6_U1_U1D2_N561348 $G_DPWR $G_DGND AND4
X_U1_UPRIM_U3_U6_U1_U1D2_U355         U1_UPRIM_U3_U6_U1_N209395
+  U1_UPRIM_U3_U6_U1_U1D2_SEL0Z U1_UPRIM_U3_U6_STATE1
+  U1_UPRIM_U3_U6_U1_U1D2_SEL2Z U1_UPRIM_U3_U6_U1_U1D2_N561360 $G_DPWR $G_DGND
+  AND4
X_U1_UPRIM_U3_U6_U1_U1D2_U354         U1_UPRIM_U3_U6_U1_N209391
+  U1_UPRIM_U3_U6_STATE0 U1_UPRIM_U3_U6_U1_U1D2_SEL1Z
+  U1_UPRIM_U3_U6_U1_U1D2_SEL2Z U1_UPRIM_U3_U6_U1_U1D2_N561372 $G_DPWR $G_DGND
+  AND4
X_U1_UPRIM_U3_U6_U1_U1D2_U360         0 U1_UPRIM_U3_U6_STATE0
+  U1_UPRIM_U3_U6_STATE1 U1_UPRIM_U3_U6_STATE2 U1_UPRIM_U3_U6_U1_U1D2_N561305
+  $G_DPWR $G_DGND AND4
X_U1_UPRIM_U3_U6_U1_U373         U1_UPRIM_U3_U6_U1_N212893
+  U1_UPRIM_U3_U6_U1_N213065 U1_UPRIM_U3_U6_U1_N213165 $G_DPWR $G_DGND OR2
X_U1_UPRIM_U3_U6_U1_UM15_U319         U1_UPRIM_U3_U6_U1_UM15_N561645
+  U1_UPRIM_U3_U6_U1_UM15_N561701 U1_UPRIM_U3_U6_U1_N538578 $G_DPWR $G_DGND OR2
X_U1_UPRIM_U3_U6_U1_UM15_U313         U1_UPRIM_U3_U6_U1_UM15_N560952
+  U1_UPRIM_U3_U6_U1_UM15_N560959 U1_UPRIM_U3_U6_U1_N538558 $G_DPWR $G_DGND OR2
X_U1_UPRIM_U3_U6_U1_UM15_U315         0 U1_UPRIM_U3_U6_U1_UM15_N561822
+  U1_UPRIM_U3_U6_U1_UM15_N561305  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_UM15_U317         0 U1_UPRIM_U3_U6_U1_RESETZ_B
+  U1_UPRIM_U3_U6_U1_UM15_N561361  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_UM15_U311         U1_UPRIM_U3_U6_U1_RESETZ_B
+  U1_UPRIM_U3_U6_U1_UM15_N561822  $G_DPWR $G_DGND INV
X_U1_UPRIM_U3_U6_U1_UM15_U314         0 U1_UPRIM_U3_U6_U1_RESETZ_B
+  U1_UPRIM_U3_U6_U1_UM15_N560959  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_UM15_U312         0 U1_UPRIM_U3_U6_U1_UM15_N561822
+  U1_UPRIM_U3_U6_U1_UM15_N560952  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_UM15_U318         0 U1_UPRIM_U3_U6_U1_UM15_N561822
+  U1_UPRIM_U3_U6_U1_UM15_N561645  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_UM15_U316         U1_UPRIM_U3_U6_U1_UM15_N561305
+  U1_UPRIM_U3_U6_U1_UM15_N561361 U1_UPRIM_U3_U6_U1_N538566 $G_DPWR $G_DGND OR2
X_U1_UPRIM_U3_U6_U1_UM15_U320         0 U1_UPRIM_U3_U6_U1_RESETZ_B
+  U1_UPRIM_U3_U6_U1_UM15_N561701  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_U331         U1_UPRIM_U3_U6_U1_N311212
+  U1_UPRIM_U3_U6_U1_N210583 U1_UPRIM_U3_U6_U1_N210319  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_UM10_U319         U1_UPRIM_U3_U6_U1_UM10_N561645
+  U1_UPRIM_U3_U6_U1_UM10_N561701 U1_UPRIM_U3_U6_U1_N535643 $G_DPWR $G_DGND OR2
X_U1_UPRIM_U3_U6_U1_UM10_U313         U1_UPRIM_U3_U6_U1_UM10_N560952
+  U1_UPRIM_U3_U6_U1_UM10_N560959 U1_UPRIM_U3_U6_U1_N535623 $G_DPWR $G_DGND OR2
X_U1_UPRIM_U3_U6_U1_UM10_U315         0 U1_UPRIM_U3_U6_U1_UM10_N561822
+  U1_UPRIM_U3_U6_U1_UM10_N561305  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_UM10_U317         0 U1_UPRIM_U3_U6_U1_RESETZ_B
+  U1_UPRIM_U3_U6_U1_UM10_N561361  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_UM10_U311         U1_UPRIM_U3_U6_U1_RESETZ_B
+  U1_UPRIM_U3_U6_U1_UM10_N561822  $G_DPWR $G_DGND INV
X_U1_UPRIM_U3_U6_U1_UM10_U314         0 U1_UPRIM_U3_U6_U1_RESETZ_B
+  U1_UPRIM_U3_U6_U1_UM10_N560959  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_UM10_U312         0 U1_UPRIM_U3_U6_U1_UM10_N561822
+  U1_UPRIM_U3_U6_U1_UM10_N560952  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_UM10_U318         0 U1_UPRIM_U3_U6_U1_UM10_N561822
+  U1_UPRIM_U3_U6_U1_UM10_N561645  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_UM10_U316         U1_UPRIM_U3_U6_U1_UM10_N561305
+  U1_UPRIM_U3_U6_U1_UM10_N561361 U1_UPRIM_U3_U6_U1_N535631 $G_DPWR $G_DGND OR2
X_U1_UPRIM_U3_U6_U1_UM10_U320         0 U1_UPRIM_U3_U6_U1_RESETZ_B
+  U1_UPRIM_U3_U6_U1_UM10_N561701  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_U305         U1_UPRIM_BURST_TON_SYNC
+  U1_UPRIM_U3_U6_U1_BURST_TON_SYNC_B  $G_DPWR $G_DGND INV
X_U1_UPRIM_U3_U6_U1_U339         U1_UPRIM_U3_U6_U1_N377212
+  U1_UPRIM_U3_U6_U1_N212285 U1_UPRIM_U3_U6_U1_N911920  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_U309         U1_UPRIM_U3_U6_U1_RESETZ_B
+  U1_UPRIM_U3_U6_U1_N209949  $G_DPWR $G_DGND INV
X_U1_UPRIM_U3_U6_U1_UM16_U319         U1_UPRIM_U3_U6_U1_UM16_N561645
+  U1_UPRIM_U3_U6_U1_UM16_N561701 U1_UPRIM_U3_U6_U1_N538698 $G_DPWR $G_DGND OR2
X_U1_UPRIM_U3_U6_U1_UM16_U313         U1_UPRIM_U3_U6_U1_UM16_N560952
+  U1_UPRIM_U3_U6_U1_UM16_N560959 U1_UPRIM_U3_U6_U1_N755743 $G_DPWR $G_DGND OR2
X_U1_UPRIM_U3_U6_U1_UM16_U315         0 U1_UPRIM_U3_U6_U1_UM16_N561822
+  U1_UPRIM_U3_U6_U1_UM16_N561305  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_UM16_U317         0
+  U1_UPRIM_U3_U6_U1_TON_COMPLETE_2_TON_START U1_UPRIM_U3_U6_U1_UM16_N561361 
+  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_UM16_U311        
+  U1_UPRIM_U3_U6_U1_TON_COMPLETE_2_TON_START U1_UPRIM_U3_U6_U1_UM16_N561822 
+  $G_DPWR $G_DGND INV
X_U1_UPRIM_U3_U6_U1_UM16_U314         0
+  U1_UPRIM_U3_U6_U1_TON_COMPLETE_2_TON_START U1_UPRIM_U3_U6_U1_UM16_N560959 
+  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_UM16_U312         0 U1_UPRIM_U3_U6_U1_UM16_N561822
+  U1_UPRIM_U3_U6_U1_UM16_N560952  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_UM16_U318         0 U1_UPRIM_U3_U6_U1_UM16_N561822
+  U1_UPRIM_U3_U6_U1_UM16_N561645  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_UM16_U316         U1_UPRIM_U3_U6_U1_UM16_N561305
+  U1_UPRIM_U3_U6_U1_UM16_N561361 U1_UPRIM_U3_U6_U1_N617938 $G_DPWR $G_DGND OR2
X_U1_UPRIM_U3_U6_U1_UM16_U320         TIE_HIGH
+  U1_UPRIM_U3_U6_U1_TON_COMPLETE_2_TON_START U1_UPRIM_U3_U6_U1_UM16_N561701 
+  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_UM13_U319         U1_UPRIM_U3_U6_U1_UM13_N561645
+  U1_UPRIM_U3_U6_U1_UM13_N561701 U1_UPRIM_U3_U6_U1_N212893 $G_DPWR $G_DGND OR2
X_U1_UPRIM_U3_U6_U1_UM13_U313         U1_UPRIM_U3_U6_U1_UM13_N560952
+  U1_UPRIM_U3_U6_U1_UM13_N560959 U1_UPRIM_U3_U6_U1_N212821 $G_DPWR $G_DGND OR2
X_U1_UPRIM_U3_U6_U1_UM13_U315         0 U1_UPRIM_U3_U6_U1_UM13_N561822
+  U1_UPRIM_U3_U6_U1_UM13_N561305  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_UM13_U317         0
+  U1_UPRIM_U3_U6_U1_TON_START_2_TON_COMPLETE U1_UPRIM_U3_U6_U1_UM13_N561361 
+  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_UM13_U311        
+  U1_UPRIM_U3_U6_U1_TON_START_2_TON_COMPLETE U1_UPRIM_U3_U6_U1_UM13_N561822 
+  $G_DPWR $G_DGND INV
X_U1_UPRIM_U3_U6_U1_UM13_U314         TIE_HIGH
+  U1_UPRIM_U3_U6_U1_TON_START_2_TON_COMPLETE U1_UPRIM_U3_U6_U1_UM13_N560959 
+  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_UM13_U312         0 U1_UPRIM_U3_U6_U1_UM13_N561822
+  U1_UPRIM_U3_U6_U1_UM13_N560952  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_UM13_U318         0 U1_UPRIM_U3_U6_U1_UM13_N561822
+  U1_UPRIM_U3_U6_U1_UM13_N561645  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_UM13_U316         U1_UPRIM_U3_U6_U1_UM13_N561305
+  U1_UPRIM_U3_U6_U1_UM13_N561361 U1_UPRIM_U3_U6_U1_N212861 $G_DPWR $G_DGND OR2
X_U1_UPRIM_U3_U6_U1_UM13_U320         TIE_HIGH
+  U1_UPRIM_U3_U6_U1_TON_START_2_TON_COMPLETE U1_UPRIM_U3_U6_U1_UM13_N561701 
+  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_U366         U1_UPRIM_U3_U6_U1_N535623
+  U1_UPRIM_U3_U6_U1_N535683 U1_UPRIM_U3_U6_U1_N535691 U1_UPRIM_U3_U6_U1_N536515
+  $G_DPWR $G_DGND OR3
X_U1_UPRIM_U3_U6_U1_U354         U1_UPRIM_U3_U6_U1_N209949
+  U1_UPRIM_U3_U6_U1_N210115 U1_UPRIM_U3_U6_U1_N210379 U1_UPRIM_U3_U6_U1_N316911
+  $G_DPWR $G_DGND AND3
X_U1_UPRIM_U3_U6_U1_U359         U1_UPRIM_U3_U6_U1_N213257
+  U1_UPRIM_U3_U6_U1_N213411 U1_UPRIM_U3_U6_U1_N213603 U1_UPRIM_U3_U6_U1_N386131
+  $G_DPWR $G_DGND AND3
X_U1_UPRIM_U3_U6_U1_U337         U1_UPRIM_U3_U6_U1_BURST_TON_SYNC_B
+  U1_UPRIM_U3_U6_U1_BURST_TON_SYNC_B U1_UPRIM_U3_U6_U1_N212285  $G_DPWR $G_DGND
+  AND2
X_U1_UPRIM_U3_U6_U1_U356         U1_UPRIM_U3_U6_U1_N211685
+  U1_UPRIM_U3_U6_U1_N211927 U1_UPRIM_U3_U6_U1_N910084 U1_UPRIM_U3_U6_U1_N381525
+  $G_DPWR $G_DGND AND3
X_U1_UPRIM_U3_U6_U1_U374         U1_UPRIM_U3_U6_U1_N212861
+  U1_UPRIM_U3_U6_U1_N212937 U1_UPRIM_U3_U6_U1_N212705 $G_DPWR $G_DGND OR2
X_U1_UPRIM_U3_U6_U1_U325         U1_UPRIM_U3_U6_U1_N210247
+  U1_UPRIM_U3_U6_U1_N210319 U1_UPRIM_U3_U6_U1_CONFIG_STOP_2_TON_START $G_DPWR
+  $G_DGND OR2
X_U1_UPRIM_U3_U6_U1_U308         U1_UPRIM_U3_U6_U1_RESETZ_B
+  U1_UPRIM_U3_U6_U1_N211685  $G_DPWR $G_DGND INV
X_U1_UPRIM_U3_U6_U1_UM5_U319         U1_UPRIM_U3_U6_U1_UM5_N561645
+  U1_UPRIM_U3_U6_U1_UM5_N561701 U1_UPRIM_U3_U6_U1_N209387 $G_DPWR $G_DGND OR2
X_U1_UPRIM_U3_U6_U1_UM5_U313         U1_UPRIM_U3_U6_U1_UM5_N560952
+  U1_UPRIM_U3_U6_U1_UM5_N560959 U1_UPRIM_U3_U6_U1_N209291 $G_DPWR $G_DGND OR2
X_U1_UPRIM_U3_U6_U1_UM5_U315         0 U1_UPRIM_U3_U6_U1_UM5_N561822
+  U1_UPRIM_U3_U6_U1_UM5_N561305  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_UM5_U317         0 U1_UPRIM_RESETZ
+  U1_UPRIM_U3_U6_U1_UM5_N561361  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_UM5_U311         U1_UPRIM_RESETZ
+  U1_UPRIM_U3_U6_U1_UM5_N561822  $G_DPWR $G_DGND INV
X_U1_UPRIM_U3_U6_U1_UM5_U314         TIE_HIGH U1_UPRIM_RESETZ
+  U1_UPRIM_U3_U6_U1_UM5_N560959  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_UM5_U312         0 U1_UPRIM_U3_U6_U1_UM5_N561822
+  U1_UPRIM_U3_U6_U1_UM5_N560952  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_UM5_U318         0 U1_UPRIM_U3_U6_U1_UM5_N561822
+  U1_UPRIM_U3_U6_U1_UM5_N561645  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_UM5_U316         U1_UPRIM_U3_U6_U1_UM5_N561305
+  U1_UPRIM_U3_U6_U1_UM5_N561361 U1_UPRIM_U3_U6_U1_N209339 $G_DPWR $G_DGND OR2
X_U1_UPRIM_U3_U6_U1_UM5_U320         0 U1_UPRIM_RESETZ
+  U1_UPRIM_U3_U6_U1_UM5_N561701  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_U375         U1_UPRIM_U3_U6_U1_N212821
+  U1_UPRIM_U3_U6_U1_N212833 U1_UPRIM_U3_U6_U1_N211903 $G_DPWR $G_DGND OR2
X_U1_UPRIM_U3_U6_U1_U390         U1_UPRIM_U3_EN_DETECT_F_SYNC
+  U1_UPRIM_EN_2PIN_SYNC U1_UPRIM_U3_U6_U1_N909187  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_UM3_U319         U1_UPRIM_U3_U6_U1_UM3_N561645
+  U1_UPRIM_U3_U6_U1_UM3_N561701 U1_UPRIM_U3_U6_U1_N210027 $G_DPWR $G_DGND OR2
X_U1_UPRIM_U3_U6_U1_UM3_U313         U1_UPRIM_U3_U6_U1_UM3_N560952
+  U1_UPRIM_U3_U6_U1_UM3_N560959 U1_UPRIM_U3_U6_U1_N209915 $G_DPWR $G_DGND OR2
X_U1_UPRIM_U3_U6_U1_UM3_U315         0 U1_UPRIM_U3_U6_U1_UM3_N561822
+  U1_UPRIM_U3_U6_U1_UM3_N561305  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_UM3_U317         0 U1_UPRIM_U3_U6_U1_CONFIG_STOP_2_RESET
+  U1_UPRIM_U3_U6_U1_UM3_N561361  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_UM3_U311         U1_UPRIM_U3_U6_U1_CONFIG_STOP_2_RESET
+  U1_UPRIM_U3_U6_U1_UM3_N561822  $G_DPWR $G_DGND INV
X_U1_UPRIM_U3_U6_U1_UM3_U314         0 U1_UPRIM_U3_U6_U1_CONFIG_STOP_2_RESET
+  U1_UPRIM_U3_U6_U1_UM3_N560959  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_UM3_U312         0 U1_UPRIM_U3_U6_U1_UM3_N561822
+  U1_UPRIM_U3_U6_U1_UM3_N560952  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_UM3_U318         0 U1_UPRIM_U3_U6_U1_UM3_N561822
+  U1_UPRIM_U3_U6_U1_UM3_N561645  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_UM3_U316         U1_UPRIM_U3_U6_U1_UM3_N561305
+  U1_UPRIM_U3_U6_U1_UM3_N561361 U1_UPRIM_U3_U6_U1_N209969 $G_DPWR $G_DGND OR2
X_U1_UPRIM_U3_U6_U1_UM3_U320         0 U1_UPRIM_U3_U6_U1_CONFIG_STOP_2_RESET
+  U1_UPRIM_U3_U6_U1_UM3_N561701  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_U393         U1_UPRIM_U3_U6_U1_N211995
+  U1_UPRIM_U3_U6_U1_N909187 U1_UPRIM_U3_U6_U1_TON_START_2_CONFIG_STOP $G_DPWR
+  $G_DGND OR2
X_U1_UPRIM_U3_U6_U1_U388         U1_UPRIM_U3_EN_DETECT_F_SYNC
+  U1_UPRIM_U3_VDDP_H_SYNC U1_UPRIM_U3_U6_U1_N898321 $G_DPWR $G_DGND OR2
X_U1_UPRIM_U3_U6_U1_U317         U1_UPRIM_U3_U6_U1_N213327
+  U1_UPRIM_U3_U6_U1_N213411  $G_DPWR $G_DGND INV
X_U1_UPRIM_U3_U6_U1_U335         U1_UPRIM_U3_EN_DETECT_SYNC
+  U1_UPRIM_U3_U6_U1_EN_2PIN_SYNC_B U1_UPRIM_U3_U6_U1_N211811  $G_DPWR $G_DGND
+  AND2
X_U1_UPRIM_U3_U6_U1_U330         U1_UPRIM_U3_U6_U1_N210539
+  U1_UPRIM_EN_2PIN_SYNC U1_UPRIM_U3_U6_U1_N210583  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U1_U382         U1_UPRIM_U3_U6_U1_N538566
+  U1_UPRIM_U3_U6_U1_N617938 U1_UPRIM_U3_U6_U1_N538770 U1_UPRIM_U3_U6_U1_N617906
+  U1_UPRIM_U3_U6_U1_N209359 $G_DPWR $G_DGND OR4
X_U1_UPRIM_U3_U6_U1_U353         U1_UPRIM_U3_U6_U1_N209949
+  U1_UPRIM_U3_U6_U1_N210115 U1_UPRIM_U3_U6_U1_N210379 U1_UPRIM_U3_U6_U1_N311212
+  $G_DPWR $G_DGND AND3
X_U1_UPRIM_U3_U6_U1_U368         U1_UPRIM_U3_U6_U1_N535643
+  U1_UPRIM_U3_U6_U1_N535763 U1_UPRIM_U3_U6_U1_N535815 U1_UPRIM_U3_U6_U1_N212491
+  $G_DPWR $G_DGND OR3
X_U1_UPRIM_U3_U6_U1_U312         U1_UPRIM_U3_U6_U1_N210583
+  U1_UPRIM_U3_U6_U1_N210659  $G_DPWR $G_DGND INV
X_U1_UPRIM_U3_U6_U1_U376         U1_UPRIM_U3_U6_U1_N212491
+  U1_UPRIM_U3_U6_U1_N213165 U1_UPRIM_U3_U6_U1_N209403 $G_DPWR $G_DGND OR2
X_U1_UPRIM_U3_U6_U1_U319         U1_UPRIM_U3_U6_U1_N213761
+  U1_UPRIM_U3_U6_U1_N213877  $G_DPWR $G_DGND INV
X_U1_UPRIM_U3_U6_U3_U263         U1_UPRIM_U3_U6_U3_N285583
+  U1_UPRIM_U3_U6_STATE2 U1_UPRIM_DIS_CONFIG $G_DPWR $G_DGND OR2
X_U1_UPRIM_U3_U6_U3_U261         U1_UPRIM_U3_U6_STATE2
+  U1_UPRIM_U3_U6_U3_N215893 U1_UPRIM_U3_U6_U3_N215937 U1_UPRIM_U3_START_OOK
+  $G_DPWR $G_DGND AND3
X_U1_UPRIM_U3_U6_U3_U245         U1_UPRIM_U3_U6_STATE1
+  U1_UPRIM_U3_U6_U3_N215893  $G_DPWR $G_DGND INV
X_U1_UPRIM_U3_U6_U3_U246         U1_UPRIM_U3_U6_STATE0
+  U1_UPRIM_U3_U6_U3_N215937  $G_DPWR $G_DGND INV
X_U1_UPRIM_U3_U6_U3_U243         U1_UPRIM_EN_2PIN_SYNC
+  U1_UPRIM_U3_U6_U3_N228570  $G_DPWR $G_DGND INV
X_U1_UPRIM_U3_U6_U3_U252         U1_UPRIM_U3_U6_U3_N217391
+  U1_UPRIM_U3_U6_U3_N217398 U1_UPRIM_U3_CONFIG_COMPLETE $G_DPWR $G_DGND OR2
X_U1_UPRIM_U3_U6_U3_U254         U1_UPRIM_U3_U6_STATE0 U1_UPRIM_U3_U6_STATE1
+  U1_UPRIM_U3_U6_U3_N285583  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U3_U264         U1_UPRIM_U3_U6_STATE2
+  U1_UPRIM_U3_U6_U3_N215893 U1_UPRIM_U3_U6_U3_N228570 U1_UPRIM_U3_U6_U3_N286961
+  $G_DPWR $G_DGND AND3
X_U1_UPRIM_U3_U6_U3_U255         U1_UPRIM_U3_U6_STATE2
+  U1_UPRIM_U3_U6_U3_N215893 U1_UPRIM_U3_U6_U3_N217391  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U3_U265         U1_UPRIM_U3_U6_U3_N286961
+  U1_UPRIM_U3_U6_U3_N285917 U1_UPRIM_START_PER_RAMP $G_DPWR $G_DGND OR2
X_U1_UPRIM_U3_U6_U3_U260         U1_UPRIM_U3_U6_STATE2
+  U1_UPRIM_U3_U6_U3_N215893 U1_UPRIM_U3_U6_U3_N215937 U1_UPRIM_U3_U6_U3_N285917
+  $G_DPWR $G_DGND AND3
X_U1_UPRIM_U3_U6_U3_U256         U1_UPRIM_U3_U6_U3_N215859
+  U1_UPRIM_U3_U6_STATE1 U1_UPRIM_U3_U6_U3_N217398  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_U6_U3_U244         U1_UPRIM_U3_U6_STATE2
+  U1_UPRIM_U3_U6_U3_N215859  $G_DPWR $G_DGND INV
U_U1_UPRIM_U3_U6_DSTM1         STIM(1,1) $G_DPWR $G_DGND U1_UPRIM_U3_DIG_OSC
+  IO_STM IO_LEVEL=0 
+ 0 0
+ +100ns 1
+REPEAT FOREVER
+ +50ns 0
+  +50ns 1
+ ENDREPEAT
X_U1_UPRIM_U3_U6_U146         U1_UPRIM_U3_DIG_OSC U1_UPRIM_U3_RESETZ_SYNC
+  U1_UPRIM_U3_CLK_DIG  $G_DPWR $G_DGND AND2
X_U1_UPRIM_U3_URESET_U76         U1_UPRIM_U3_URESET_N312725 U1_UPRIM_U3_DIG_OSC
+  U1_UPRIM_RESETZ U1_UPRIM_U3_RESETZ_SYNC M_UN0010 $G_DPWR $G_DGND DFFR
X_U1_UPRIM_U3_URESET_U73         U1_UPRIM_RESETZ U1_UPRIM_U3_DIG_OSC
+  U1_UPRIM_RESETZ U1_UPRIM_U3_URESET_N312717 M_UN0011 $G_DPWR $G_DGND DFFR
X_U1_UPRIM_U3_URESET_U75         U1_UPRIM_U3_URESET_N312721 U1_UPRIM_U3_DIG_OSC
+  U1_UPRIM_RESETZ U1_UPRIM_U3_URESET_N312725 M_UN0012 $G_DPWR $G_DGND DFFR
X_U1_UPRIM_U3_URESET_U74         U1_UPRIM_U3_URESET_N312717 U1_UPRIM_U3_DIG_OSC
+  U1_UPRIM_RESETZ U1_UPRIM_U3_URESET_N312721 M_UN0013 $G_DPWR $G_DGND DFFR
X_U1_UPRIM_U3_U4_U152         U1_UPRIM_U3_CONFIG_COMPLETE
+  U1_UPRIM_U3_U4_N378625  $G_DPWR $G_DGND INV
X_U1_UPRIM_U3_U4_U150         U1_UPRIM_EN_2PIN U1_UPRIM_U3_CLK_DIG
+  U1_UPRIM_U3_U4_N378625 U1_UPRIM_RESETZ U1_UPRIM_EN_2PIN_SYNC M_UN0014 $G_DPWR
+  $G_DGND DFFCR
X_U1_UPRIM_U3_U3_U116         U1_UPRIM_U3_U3_N376131 U1_UPRIM_U3_U3_N379727
+  U1_UPRIM_RESETZ U1_UPRIM_BURST_TON_SYNC M_UN0015 $G_DPWR $G_DGND DFFR
X_U1_UPRIM_U3_U3_U73         U1_UPRIM_U3_U3_N380734 U1_UPRIM_U3_CLK_DIG
+  U1_UPRIM_RESETZ U1_UPRIM_U3_U3_N379889 M_UN0016 $G_DPWR $G_DGND DFFR
R_U1_UPRIM_U3_U3_R1         U1_UPRIM_U3_U3_N379873 TIE_HIGH  10k TC=0,0 
X_U1_UPRIM_U3_U3_U117         U1_UPRIM_U3_U3_N379873 U1_UPRIM_U3_U3_N380734 
+  $G_DPWR $G_DGND INV
X_U1_UPRIM_U3_U3_U115         U1_UPRIM_U3_U3_N379889 U1_UPRIM_U3_U3_N379727
+  U1_UPRIM_RESETZ U1_UPRIM_U3_EN_SYNC M_UN0017 $G_DPWR $G_DGND DFFR
X_U1_UPRIM_U3_U3_S9    U1_UPRIM_N368103 VSSP U1_UPRIM_U3_U3_N379873 0
+  BURST_SYNC_U1_UPRIM_U3_U3_S9 
X_U1_UPRIM_U3_U3_U114         U1_UPRIM_U3_CLK_DIG U1_UPRIM_U3_U3_N379727 
+  $G_DPWR $G_DGND INV
X_U1_UPRIM_U3_U3_U97         U1_UPRIM_BURST_TON U1_UPRIM_U3_CLK_DIG
+  U1_UPRIM_RESETZ U1_UPRIM_U3_U3_N376131 M_UN0018 $G_DPWR $G_DGND DFFR
X_U1_UPRIM_U3_U8_U73         TIE_HIGH U1_UPRIM_VDDP_H U1_UPRIM_U3_U8_N285024
+  U1_UPRIM_U3_U8_N374917 M_UN0019 $G_DPWR $G_DGND DFFR
X_U1_UPRIM_U3_U8_U100         U1_UPRIM_U3_U8_N218918 U1_UPRIM_U3_U8_N218934
+  U1_UPRIM_U3_U8_N285024 $G_DPWR $G_DGND NOR2
X_U1_UPRIM_U3_U8_U102         U1_UPRIM_U3_U8_N375499 U1_UPRIM_U3_CLK_DIG
+  U1_UPRIM_RESETZ U1_UPRIM_U3_U8_N218934 M_UN0020 $G_DPWR $G_DGND DFFR
X_U1_UPRIM_U3_U8_U103         U1_UPRIM_VDDP_H U1_UPRIM_U3_U8_N374917
+  U1_UPRIM_U3_VDDP_H_SYNC $G_DPWR $G_DGND OR2
X_U1_UPRIM_U3_U8_U101         U1_UPRIM_U3_U8_N374917 U1_UPRIM_U3_CLK_DIG
+  U1_UPRIM_RESETZ U1_UPRIM_U3_U8_N375499 M_UN0021 $G_DPWR $G_DGND DFFR
X_U1_UPRIM_U3_U8_U99         U1_UPRIM_RESETZ U1_UPRIM_U3_U8_N218918  $G_DPWR
+  $G_DGND INV
X_U1_UPRIM_U3_U7_U265         U1_UPRIM_U3_EN_SYNC U1_UPRIM_U3_U7_N352246 
+  $G_DPWR $G_DGND INV
X_U1_UPRIM_U3_U7_U267         U1_UPRIM_OOK_T1 U1_UPRIM_U3_U7_N351438  $G_DPWR
+  $G_DGND INV
X_U1_UPRIM_U3_U7_U268         U1_UPRIM_OOK_T0 U1_UPRIM_U3_U7_N353661
+  U1_UPRIM_BURST_TON_SYNC U1_OOK $G_DPWR $G_DGND AND3
X_U1_UPRIM_U3_U7_U270         U1_UPRIM_OOK_T2 U1_UPRIM_U3_U7_N562037  $G_DPWR
+  $G_DGND INV
X_U1_UPRIM_U3_U7_U266         U1_UPRIM_U3_U7_N352246 U1_UPRIM_U3_U7_N353817 
+  $G_DPWR $G_DGND INV
X_U1_UPRIM_U3_U7_U269         U1_UPRIM_U3_U7_N562037 U1_UPRIM_BURST_TON_SYNC
+  U1_UPRIM_BURST_TON_SYNC U1_UPRIM_N411319 $G_DPWR $G_DGND AND3
X_U1_UPRIM_U3_U7_U263         U1_UPRIM_U3_U7_N353817 U1_UPRIM_U3_U7_N351438
+  U1_UPRIM_OOK_T2 U1_UPRIM_U3_U7_N353661 $G_DPWR $G_DGND OR3
X_U1_UPRIM_U3_U5_U228         U1_UPRIM_SEL0 U1_UPRIM_U3_U5_N279544
+  U1_UPRIM_U3_U5_N279918 U1_UPRIM_U3_U5_N282502 U1_UPRIM_SEL_Q0 M_UN0022 $G_DPWR
+  $G_DGND DFFCR
X_U1_UPRIM_U3_U5_U230         U1_UPRIM_U3_U5_N283355 U1_UPRIM_U3_U5_N282502 
+  $G_DPWR $G_DGND INV
X_U1_UPRIM_U3_U5_U229         U1_UPRIM_RESETZ U1_UPRIM_U3_U5_N283355  $G_DPWR
+  $G_DGND INV
X_U1_UPRIM_U3_U5_U223         U1_UPRIM_SEL5 U1_UPRIM_U3_U5_N279544
+  U1_UPRIM_U3_U5_N279918 U1_UPRIM_U3_U5_N282502 U1_UPRIM_SEL_Q5 M_UN0023 $G_DPWR
+  $G_DGND DFFCR
X_U1_UPRIM_U3_U5_U225         U1_UPRIM_SEL3 U1_UPRIM_U3_U5_N279544
+  U1_UPRIM_U3_U5_N279918 U1_UPRIM_U3_U5_N282502 U1_UPRIM_SEL_Q3 M_UN0024 $G_DPWR
+  $G_DGND DFFCR
X_U1_UPRIM_U3_U5_U227         U1_UPRIM_SEL1 U1_UPRIM_U3_U5_N279544
+  U1_UPRIM_U3_U5_N279918 U1_UPRIM_U3_U5_N282502 U1_UPRIM_SEL_Q1 M_UN0025 $G_DPWR
+  $G_DGND DFFCR
X_U1_UPRIM_U3_U5_U212         U1_UPRIM_U3_CLK_DIG U1_UPRIM_U3_U5_N279544 
+  $G_DPWR $G_DGND INV
X_U1_UPRIM_U3_U5_U222         U1_UPRIM_SEL6 U1_UPRIM_U3_U5_N279544
+  U1_UPRIM_U3_U5_N279918 U1_UPRIM_U3_U5_N282502 U1_UPRIM_SEL_Q6 M_UN0026 $G_DPWR
+  $G_DGND DFFCR
X_U1_UPRIM_U3_U5_U220         U1_UPRIM_U3_CONFIG_COMPLETE
+  U1_UPRIM_U3_U5_N279918  $G_DPWR $G_DGND INV
X_U1_UPRIM_U3_U5_U224         U1_UPRIM_SEL4 U1_UPRIM_U3_U5_N279544
+  U1_UPRIM_U3_U5_N279918 U1_UPRIM_U3_U5_N282502 U1_UPRIM_SEL_Q4 M_UN0027 $G_DPWR
+  $G_DGND DFFCR
X_U1_UPRIM_U3_U5_U226         U1_UPRIM_SEL2 U1_UPRIM_U3_U5_N279544
+  U1_UPRIM_U3_U5_N279918 U1_UPRIM_U3_U5_N282502 U1_UPRIM_SEL_Q2 M_UN0028 $G_DPWR
+  $G_DGND DFFCR
M_U1_UPRIM_UPOR_M5         U1_UPRIM_UPOR_N306869 U1_UPRIM_UPOR_POR_COMP VDDP_D
+  VDDP_D MbreakP  
+ L=0.15u  
+ W=100u         
M_U1_UPRIM_UPOR_M6         U1_UPRIM_UPOR_N306869 U1_UPRIM_UPOR_POR_COMP VSSP
+  VSSP MbreakN  
+ L=0.15u  
+ W=50u         
X_U1_UPRIM_UPOR_S8    U1_UPRIM_UPOR_POR_DELAY VSSP U1_UPRIM_UPOR_POR_COMP VSSP
+  POR_U1_UPRIM_UPOR_S8 
X_U1_UPRIM_UPOR_S22    U1_UPRIM_UPOR_N306869 VSSP U1_UPRIM_UPOR_N567353 0
+  POR_U1_UPRIM_UPOR_S22 
R_U1_UPRIM_UPOR_R2         U1_UPRIM_UPOR_POR_COMP VDDP_D  100k TC=0,0 
R_U1_UPRIM_UPOR_R1         VDDP_X U1_UPRIM_UPOR_POR_DELAY  10k TC=0,0 
R_U1_UPRIM_UPOR_R15         U1_UPRIM_UPOR_N567353 TIE_HIGH  10k TC=0,0 
C_U1_UPRIM_UPOR_C1         VSSP U1_UPRIM_UPOR_POR_DELAY  10p IC=0 TC=0,0 
X_U1_UPRIM_UPOR_S9    U1_UPRIM_UPOR_POR_RELEASE VSSP U1_UPRIM_RESETZ_ANALOG
+  VSSP POR_U1_UPRIM_UPOR_S9 
X_U1_UPRIM_UPOR_U335         U1_UPRIM_UPOR_N567353 U1_UPRIM_RESETZ  $G_DPWR
+  $G_DGND INV
M_U1_UPRIM_UPOR_M10         U1_UPRIM_UPOR_N578419 U1_UPRIM_UPOR_POR_COMP VSSP
+  VSSP MbreakN  
+ L=0.15u  
+ W=50u         
M_U1_UPRIM_UPOR_M8         U1_UPRIM_UPOR_POR_RELEASE U1_UPRIM_UPOR_POR_FILT
+  VSSP VSSP MbreakN  
+ L=0.15u  
+ W=50u         
M_U1_UPRIM_UPOR_M7         U1_UPRIM_UPOR_POR_RELEASE U1_UPRIM_UPOR_POR_FILT
+  VDDP_D VDDP_D MbreakP  
+ L=0.15u  
+ W=100u         
R_U1_UPRIM_UPOR_R16         U1_UPRIM_UPOR_POR_FILT U1_UPRIM_UPOR_N578419  10k
+  TC=0,0 
M_U1_UPRIM_UPOR_M9         U1_UPRIM_UPOR_N578419 U1_UPRIM_UPOR_POR_COMP VDDP_D
+  VDDP_D MbreakP  
+ L=0.15u  
+ W=100u         
C_U1_UPRIM_UPOR_C2         VSSP U1_UPRIM_UPOR_POR_FILT  8n IC=0 TC=0,0 
X_U1_UPRIM_u4_S14    U1_UPRIM_RESETZ_ANALOG VSSP U1_UPRIM_u4_RAMP_SW VSSP
+  RAMP_GEN_U1_UPRIM_u4_S14 
X_U1_UPRIM_u4_S18    U1_UPRIM_RESETZ_ANALOG VSSP U1_UPRIM_u4_N287167 VSSP
+  RAMP_GEN_U1_UPRIM_u4_S18 
X_U1_UPRIM_u4_U40         U1_UPRIM_u4_N573353 U1_UPRIM_u4_N557591  $G_DPWR
+  $G_DGND INV
R_U1_UPRIM_u4_R9         U1_UPRIM_u4_N283893 U1_UPRIM_u4_N283883  25k TC=0,0 
R_U1_UPRIM_u4_R13         U1_UPRIM_u4_START_PER_RAMPZ TIE_HIGH  10k TC=0,0 
X_U1_UPRIM_u4_ULS3_U335         U1_UPRIM_u4_ULS3_N569698 U1_UPRIM_u4_N572843 
+  $G_DPWR $G_DGND INV
X_U1_UPRIM_u4_ULS3_S22    U1_UPRIM_u4_N24324 VSSP U1_UPRIM_u4_ULS3_N569698 0
+  VDDP_DIG_LEVEL_SHIFT_U1_UPRIM_u4_ULS3_S22 
R_U1_UPRIM_u4_ULS3_R15         U1_UPRIM_u4_ULS3_N569698 TIE_HIGH  10k TC=0,0 
M_U1_UPRIM_u4_MN1         U1_UPRIM_u4_START_PER_RAMPZ U1_UPRIM_START_PER_RAMP 0
+  0 MbreakN  
+ L=0.15u  
+ W=600u         
X_U1_UPRIM_u4_ULS1_U335         U1_UPRIM_u4_ULS1_N569698 U1_UPRIM_BURST_TON 
+  $G_DPWR $G_DGND INV
X_U1_UPRIM_u4_ULS1_S22    U1_UPRIM_u4_N23338 VSSP U1_UPRIM_u4_ULS1_N569698 0
+  VDDP_DIG_LEVEL_SHIFT_U1_UPRIM_u4_ULS1_S22 
R_U1_UPRIM_u4_ULS1_R15         U1_UPRIM_u4_ULS1_N569698 TIE_HIGH  10k TC=0,0 
X_U1_UPRIM_u4_S16    U1_UPRIM_RESETZ_ANALOG U1_UPRIM_N54535 U1_UPRIM_u4_N23338
+  VSSP RAMP_GEN_U1_UPRIM_u4_S16 
X_U1_UPRIM_u4_U47         U1_UPRIM_u4_N573387 U1_UPRIM_u4_N557741  $G_DPWR
+  $G_DGND INV
I_U1_UPRIM_u4_I1         AVDD U1_UPRIM_RESETZ_ANALOG DC 38.4uA  
R_U1_UPRIM_u4_R8         U1_UPRIM_u4_RAMP_SW VDDP_D  100k TC=0,0 
X_U1_UPRIM_u4_U45         U1_UPRIM_u4_N572843 U1_UPRIM_VDDP_H  $G_DPWR $G_DGND
+  INV
X_U1_UPRIM_u4_ULS4_U335         U1_UPRIM_u4_ULS4_N569698 U1_UPRIM_u4_N573319 
+  $G_DPWR $G_DGND INV
X_U1_UPRIM_u4_ULS4_S22    U1_UPRIM_u4_N287167 VSSP U1_UPRIM_u4_ULS4_N569698 0
+  VDDP_DIG_LEVEL_SHIFT_U1_UPRIM_u4_ULS4_S22 
R_U1_UPRIM_u4_ULS4_R15         U1_UPRIM_u4_ULS4_N569698 TIE_HIGH  10k TC=0,0 
X_U1_UPRIM_u4_U41         U1_UPRIM_u4_N573319 U1_UPRIM_u4_N557132  $G_DPWR
+  $G_DGND INV
R_U1_UPRIM_u4_R2         U1_UPRIM_u4_N23338 VDDP_D  10k TC=0,0 
X_U1_UPRIM_u4_S19    U1_UPRIM_RESETZ_ANALOG VSSP U1_UPRIM_u4_N287711 VSSP
+  RAMP_GEN_U1_UPRIM_u4_S19 
R_U1_UPRIM_u4_R4         U1_UPRIM_u4_N24324 VDDP_D  10k TC=0,0 
X_U1_UPRIM_u4_U331         U1_UPRIM_u4_N557741 U1_UPRIM_RESETZ U1_UPRIM_OOK_T2 
+  $G_DPWR $G_DGND AND2
V_U1_UPRIM_u4_VLOGIC1         TIE_HIGH 0 5V
X_U1_UPRIM_u4_S7    VDDP_X VSSP U1_UPRIM_u4_N24324 VSSP RAMP_GEN_U1_UPRIM_u4_S7
+  
X_U1_UPRIM_u4_S20    U1_UPRIM_RESETZ_ANALOG VSSP U1_UPRIM_u4_N378313 VSSP
+  RAMP_GEN_U1_UPRIM_u4_S20 
R_U1_UPRIM_u4_R14         U1_UPRIM_u4_N562053 VDDP_D  10k TC=0,0 
R_U1_UPRIM_u4_R10         U1_UPRIM_u4_N287167 VDDP_D  10k TC=0,0 
C_U1_UPRIM_u4_C4         VSSP U1_UPRIM_u4_N283883  5pF IC=0V TC=0,0 
X_U1_UPRIM_u4_U44         U1_UPRIM_u4_N572817 U1_UPRIM_BURST_PER  $G_DPWR
+  $G_DGND INV
M_U1_UPRIM_u4_MP11         U1_UPRIM_u4_N283893 U1_UPRIM_u4_RAMP_SW VDDP_D
+  VDDP_D MbreakP  
+ L=0.15u  
+ W=200u         
R_U1_UPRIM_u4_R3         U1_UPRIM_u4_N258919 VDDP_D  10k TC=0,0 
X_U1_UPRIM_u4_ULS5_U335         U1_UPRIM_u4_ULS5_N569698 U1_UPRIM_u4_N573353 
+  $G_DPWR $G_DGND INV
X_U1_UPRIM_u4_ULS5_S22    U1_UPRIM_u4_N287711 VSSP U1_UPRIM_u4_ULS5_N569698 0
+  VDDP_DIG_LEVEL_SHIFT_U1_UPRIM_u4_ULS5_S22 
R_U1_UPRIM_u4_ULS5_R15         U1_UPRIM_u4_ULS5_N569698 TIE_HIGH  10k TC=0,0 
C_U1_UPRIM_u4_C1         VSSP U1_UPRIM_RESETZ_ANALOG  800p IC=0V TC=0,0 
X_U1_UPRIM_u4_U333         U1_UPRIM_RESETZ U1_UPRIM_u4_N562657
+  U1_UPRIM_SAMPLE_DATA  $G_DPWR $G_DGND AND2
V_U1_UPRIM_u4_AVDD         AVDD VSSP 3V
X_U1_UPRIM_u4_S15    U1_UPRIM_u4_N283883 VSSP U1_UPRIM_RESETZ_ANALOG VSSP
+  RAMP_GEN_U1_UPRIM_u4_S15 
X_U1_UPRIM_u4_S17    U1_UPRIM_RESETZ_ANALOG VSSP U1_UPRIM_u4_N258919 VSSP
+  RAMP_GEN_U1_UPRIM_u4_S17 
X_U1_UPRIM_u4_S21    U1_UPRIM_RESETZ_ANALOG VSSP U1_UPRIM_u4_N562053 VSSP
+  RAMP_GEN_U1_UPRIM_u4_S21 
X_U1_UPRIM_u4_U329         U1_UPRIM_u4_N557132 U1_UPRIM_RESETZ U1_UPRIM_OOK_T0 
+  $G_DPWR $G_DGND AND2
R_U1_UPRIM_u4_R11         U1_UPRIM_u4_N287711 VDDP_D  10k TC=0,0 
R_U1_UPRIM_u4_R12         U1_UPRIM_u4_N378313 VDDP_D  10k TC=0,0 
M_U1_UPRIM_u4_MN9         U1_UPRIM_u4_N283893 U1_UPRIM_u4_RAMP_SW VSSP VSSP
+  MbreakN  
+ L=0.15u  
+ W=100u         
X_U1_UPRIM_u4_S9    U1_UPRIM_u4_START_PER_RAMPZ 0 U1_UPRIM_RESETZ_ANALOG VSSP
+  RAMP_GEN_U1_UPRIM_u4_S9 
X_U1_UPRIM_u4_ULS2_U335         U1_UPRIM_u4_ULS2_N569698 U1_UPRIM_u4_N572817 
+  $G_DPWR $G_DGND INV
X_U1_UPRIM_u4_ULS2_S22    U1_UPRIM_u4_N258919 VSSP U1_UPRIM_u4_ULS2_N569698 0
+  VDDP_DIG_LEVEL_SHIFT_U1_UPRIM_u4_ULS2_S22 
R_U1_UPRIM_u4_ULS2_R15         U1_UPRIM_u4_ULS2_N569698 TIE_HIGH  10k TC=0,0 
X_U1_UPRIM_u4_ULS7_U335         U1_UPRIM_u4_ULS7_N569698 U1_UPRIM_u4_N562657 
+  $G_DPWR $G_DGND INV
X_U1_UPRIM_u4_ULS7_S22    U1_UPRIM_u4_N562053 VSSP U1_UPRIM_u4_ULS7_N569698 0
+  VDDP_DIG_LEVEL_SHIFT_U1_UPRIM_u4_ULS7_S22 
R_U1_UPRIM_u4_ULS7_R15         U1_UPRIM_u4_ULS7_N569698 TIE_HIGH  10k TC=0,0 
X_U1_UPRIM_u4_ULS6_U335         U1_UPRIM_u4_ULS6_N569698 U1_UPRIM_u4_N573387 
+  $G_DPWR $G_DGND INV
X_U1_UPRIM_u4_ULS6_S22    U1_UPRIM_u4_N378313 VSSP U1_UPRIM_u4_ULS6_N569698 0
+  VDDP_DIG_LEVEL_SHIFT_U1_UPRIM_u4_ULS6_S22 
R_U1_UPRIM_u4_ULS6_R15         U1_UPRIM_u4_ULS6_N569698 TIE_HIGH  10k TC=0,0 
X_U1_UPRIM_u4_U330         U1_UPRIM_u4_N557591 U1_UPRIM_RESETZ U1_UPRIM_OOK_T1 
+  $G_DPWR $G_DGND AND2
G_U1_UPRIM_GVDDP         VDDP VSSP VALUE { V(U1_UPRIM_N372368,
+  VSSP)*((V(VDDP)-V(VSSP))*4.81765e-3+16.642e-3) }
M_U1_UPRIM_MN3         VDDP VSSP VSSP VSSP MbreakN  
+ L=0.15u  
+ W=600u         
M_U1_UPRIM_MN2         PXFR VSSP VSSP VSSP MbreakN  
+ L=0.15u  
+ W=600u         
X_U1_UPRIM_UBCTR_U73         TIE_HIGH U1_UPRIM_BURST_TON_SYNC U1_UPRIM_RESETZ
+  U1_UPRIM_UBCTR_N312896 M_UN0029 $G_DPWR $G_DGND DFFR
X_U1_UPRIM_UBCTR_U74         U1_UPRIM_UBCTR_N312896 U1_UPRIM_BURST_TON_SYNC
+  U1_UPRIM_RESETZ U1_UPRIM_UBCTR_N312900 M_UN0030 $G_DPWR $G_DGND DFFR
X_U1_UPRIM_UBCTR_U77         U1_UPRIM_UBCTR_N313395 U1_UPRIM_BURST_TON_SYNC
+  U1_UPRIM_RESETZ U1_UPRIM_BURST_STARTUP_DONE M_UN0031 $G_DPWR $G_DGND DFFR
X_U1_UPRIM_UBCTR_U76         U1_UPRIM_UBCTR_N312904 U1_UPRIM_BURST_TON_SYNC
+  U1_UPRIM_RESETZ U1_UPRIM_UBCTR_N313395 M_UN0032 $G_DPWR $G_DGND DFFR
X_U1_UPRIM_UBCTR_U75         U1_UPRIM_UBCTR_N312900 U1_UPRIM_BURST_TON_SYNC
+  U1_UPRIM_RESETZ U1_UPRIM_UBCTR_N312904 M_UN0033 $G_DPWR $G_DGND DFFR
E_U1_UPRIM_E8         U1_UPRIM_N387420 VSSP TABLE { V(U1_OOK, 0) } 
+ ( (0.5,0) (1,1) )
X_U1_USEC_SD_U1_S22    U1_USEC_SD_U1_N911641 0 U1_USEC_SD_U1_N911547 VSSS
+  SEC_DIE_ANA2_U1_USEC_SD_U1_S22 
X_U1_USEC_SD_U1_U78         U1_USEC_SD_U1_N910699 U1_USEC_SD_U1_N910699
+  U1_USEC_VDDM_GOOD  $G_DPWR $G_DGND AND2
X_U1_USEC_SD_U1_U96         U1_USEC_SD_U1_N927759 U1_USEC_SD_U1_N927801
+  U1_USEC_SD_U1_N928024 $G_DPWR $G_DGND OR2
X_U1_USEC_SD_U1_E2    VSSS 0 U1_USEC_SD_U1_N910125 U1_OOK
+  SEC_DIE_ANA2_U1_USEC_SD_U1_E2 
X_U1_USEC_SD_U1_U66         U1_USEC_SD_U1_N912121 U1_USEC_SD_U1_PAUSE_DETECT 
+  $G_DPWR $G_DGND INV
R_U1_USEC_SD_U1_R18         U1_USEC_SD_U1_SEC_REF_GOOD TIE_HIGH  100k TC=0,0 
R_U1_USEC_SD_U1_R15         U1_USEC_SD_U1_N911939 TIE_HIGH  100k TC=0,0 
X_U1_USEC_SD_U1_S21    U1_USEC_SD_U1_N910907 VSSS U1_USEC_SD_U1_N910949 0
+  SEC_DIE_ANA2_U1_USEC_SD_U1_S21 
X_U1_USEC_SD_U1_U93         U1_USEC_SD_U1_N911355 U1_USEC_SD_U1_SEL_10V
+  U1_USEC_SD_U1_N927759  $G_DPWR $G_DGND AND2
C_U1_USEC_SD_U1_C3         VSSS U1_USEC_SD_U1_N911547  40pF IC=0V TC=0,0 
X_U1_USEC_SD_U1_S27    U1_USEC_SD_U1_N911313 VSSS U1_USEC_SD_U1_N911355 0
+  SEC_DIE_ANA2_U1_USEC_SD_U1_S27 
R_U1_USEC_SD_U1_R20         U1_USEC_SD_U1_N910279 TIE_HIGH  100k TC=0,0 
X_U1_USEC_SD_U1_U71         U1_USEC_WAKE_DETECT U1_USEC_VDDM_GOOD_SYNC
+  U1_USEC_SD_U1_N913115  $G_DPWR $G_DGND AND2
X_U1_USEC_SD_U1_U72         TIE_HIGH U1_USEC_SD_U1_PAUSE_DETECT
+  U1_USEC_SD_U1_N913115 U1_USEC_PAUSE_DETECT_Q M_UN0034 $G_DPWR $G_DGND DFFR
X_U1_USEC_SD_U1_S24    U1_USEC_SD_U1_N910125 VSSS U1_USEC_SD_U1_N910051 VSSS
+  SEC_DIE_ANA2_U1_USEC_SD_U1_S24 
X_U1_USEC_SD_U1_U99         U1_USEC_SD_U1_N9350971 U1_USEC_SD_U1_N912963 
+  $G_DPWR $G_DGND INV
X_U1_USEC_SD_U1_E3    VSSS VSSS VDDM_X VDDM SEC_DIE_ANA2_U1_USEC_SD_U1_E3 
X_U1_USEC_SD_U1_S33    VDDM VSSS U1_USEC_SD_U1_N910657 VSSS
+  SEC_DIE_ANA2_U1_USEC_SD_U1_S33 
X_U1_USEC_SD_U1_S19    U1_USEC_SD_U1_SW_DETECT VSSS U1_USEC_SD_U1_RAMP_ACT VSSS
+  SEC_DIE_ANA2_U1_USEC_SD_U1_S19 
X_U1_USEC_SD_U1_U77         U1_USEC_SD_U1_N912893 U1_USEC_WAKE_DETECT
+  U1_USEC_SD_U1_N912963 U1_USEC_SD_U1_N912897 M_UN0035 $G_DPWR $G_DGND DFFR
X_U1_USEC_SD_U1_U97         U1_USEC_SD_U1_N928024 U1_USEC_SD_U1_N928028
+  U1_USEC_SD_U1_VDDH_UVLO $G_DPWR $G_DGND OR2
X_U1_USEC_SD_U1_U29         U1_USEC_SD_U1_N911939 U1_USEC_SD_U1_SEL_10V_OS
+  U1_USEC_SD_U1_N927801  $G_DPWR $G_DGND AND2
X_U1_USEC_SD_U1_U74         U1_USEC_VDDM_GOOD U1_USEC_SD_U1_N910949
+  U1_USEC_WAKE_DETECT  $G_DPWR $G_DGND AND2
X_U1_USEC_SD_U1_S25    U1_USEC_SD_U1_SW_DETECT VSSS U1_USEC_SD_U1_N912183 VSSS
+  SEC_DIE_ANA2_U1_USEC_SD_U1_S25 
I_U1_USEC_SD_U1_I1         VDDM_PRE U1_USEC_SD_U1_RAMP_ACT DC 20uA  
C_U1_USEC_SD_U1_C2         VSSS U1_USEC_SD_U1_N910907  10p IC=0V TC=0,0 
X_U1_USEC_SD_U1_S9    VDDM VSSS U1_USEC_SD_U1_N912591 VSSS
+  SEC_DIE_ANA2_U1_USEC_SD_U1_S9 
R_U1_USEC_SD_U1_R13         U1_USEC_SD_U1_N912121 TIE_HIGH  100k TC=0,0 
R_U1_USEC_SD_U1_R21         U1_USEC_SD_U1_N911497 TIE_HIGH  100k TC=0,0 
X_U1_USEC_SD_U1_U98         U1_USEC_SD_U1_SEC_REF_GOOD U1_USEC_SD_U1_N9350971 
+  $G_DPWR $G_DGND INV
R_U1_USEC_SD_U1_R2         U1_USEC_SD_U1_N910657 VDDM_PRE  100k TC=0,0 
X_U1_USEC_SD_U1_S34    VDDH VSSS U1_USEC_SD_U1_N922094 VSSS
+  SEC_DIE_ANA2_U1_USEC_SD_U1_S34 
X_U1_USEC_SD_U1_S23    U1_USEC_SD_U1_N911547 VSSS U1_USEC_SD_U1_N911497 0
+  SEC_DIE_ANA2_U1_USEC_SD_U1_S23 
X_U1_USEC_SD_U1_S18    VDDH VSSS U1_USEC_SD_U1_N911897 VSSS
+  SEC_DIE_ANA2_U1_USEC_SD_U1_S18 
R_U1_USEC_SD_U1_R3         U1_USEC_SD_U1_N911313 VDDM_PRE  100k TC=0,0 
X_U1_USEC_SD_U1_U89         U1_USEC_SD_U1_N922949 U1_USEC_ENZ_15V
+  U1_USEC_SD_U1_SEL_10V_OS  $G_DPWR $G_DGND AND2
X_U1_USEC_SD_U1_U94         U1_USEC_SD_U1_N922136 U1_USEC_SD_U1_SEL_15V
+  U1_USEC_SD_U1_N928028  $G_DPWR $G_DGND AND2
C_U1_USEC_SD_U1_C1         VSSS U1_USEC_SD_U1_RAMP_ACT  1.26n IC=0V TC=0,0 
I_U1_USEC_SD_U1_I2         VDDM_PRE U1_USEC_SD_U1_N910907 DC 20uA  
R_U1_USEC_SD_U1_R16         U1_USEC_SD_U1_N910699 TIE_HIGH  100k TC=0,0 
X_U1_USEC_SD_U1_S29    U1_USEC_SD_U1_N910657 VSSS U1_USEC_SD_U1_N910699 0
+  SEC_DIE_ANA2_U1_USEC_SD_U1_S29 
I_U1_USEC_SD_U1_I4         VDDM_PRE U1_USEC_SD_U1_N912183 DC 80uA  
X_U1_USEC_SD_U1_S32    U1_USEC_SD_U1_RAMP_ACT VSSS U1_USEC_SD_U1_N910279 0
+  SEC_DIE_ANA2_U1_USEC_SD_U1_S32 
X_U1_USEC_SD_U1_U68         U1_USEC_WAKE_DETECT U1_USEC_SD_U1_N911641  $G_DPWR
+  $G_DGND INV
R_U1_USEC_SD_U1_R26         U1_USEC_SD_U1_SW_DETECT VDDM_PRE  50k TC=0,0 
X_U1_USEC_SD_U1_U90         U1_USEC_ENZ_ONESHOT U1_USEC_ENZ_15V
+  U1_USEC_SD_U1_SEL_10V  $G_DPWR $G_DGND AND2
R_U1_USEC_SD_U1_R11         U1_USEC_SD_U1_N910051 VDDM_PRE  50k TC=0,0 
X_U1_USEC_SD_U1_S20    U1_USEC_SD_U1_SW_DETECT VSSS U1_USEC_SD_U1_N910907 VSSS
+  SEC_DIE_ANA2_U1_USEC_SD_U1_S20 
R_U1_USEC_SD_U1_R14         U1_USEC_SD_U1_N911355 TIE_HIGH  100k TC=0,0 
X_U1_USEC_SD_U1_U65         U1_USEC_VDDM_GOOD U1_USEC_SD_U1_N912897
+  U1_USEC_VDDM_GOOD_SYNC  $G_DPWR $G_DGND AND2
X_U1_USEC_SD_U1_S17    VDDH VSSS U1_USEC_SD_U1_N911313 VSSS
+  SEC_DIE_ANA2_U1_USEC_SD_U1_S17 
X_U1_USEC_SD_U1_U91         U1_USEC_SD_U1_N923253 U1_USEC_SD_U1_N923253
+  U1_USEC_SD_U1_SEL_15V  $G_DPWR $G_DGND AND2
X_U1_USEC_SD_U1_S26    U1_USEC_SD_U1_N912183 VSSS U1_USEC_SD_U1_N912121 0
+  SEC_DIE_ANA2_U1_USEC_SD_U1_S26 
I_U1_USEC_SD_U1_I3         VDDM_PRE U1_USEC_SD_U1_N911547 DC 20uA  
X_U1_USEC_SD_U1_S30    U1_USEC_SD_U1_N912591 VSSS U1_USEC_SD_U1_SEC_REF_GOOD 0
+  SEC_DIE_ANA2_U1_USEC_SD_U1_S30 
R_U1_USEC_SD_U1_R9         U1_USEC_SD_U1_N910949 TIE_HIGH  100k TC=0,0 
R_U1_USEC_SD_U1_R22         U1_USEC_SD_U1_N922094 VDDM_PRE  100k TC=0,0 
C_U1_USEC_SD_U1_C4         VSSS U1_USEC_SD_U1_N912183  11.04p IC=0V TC=0,0 
X_U1_USEC_SD_U1_U76         U1_USEC_SD_U1_N911497 U1_USEC_WAKE_DETECT
+  U1_USEC_DATA_FRAME  $G_DPWR $G_DGND AND2
X_U1_USEC_SD_U1_U33         U1_USEC_SD_U1_N910279 U1_USEC_NO_ACT_DETECT 
+  $G_DPWR $G_DGND INV
X_U1_USEC_SD_U1_S35    U1_USEC_SD_U1_N922094 VSSS U1_USEC_SD_U1_N922136 0
+  SEC_DIE_ANA2_U1_USEC_SD_U1_S35 
X_U1_USEC_SD_U1_U87         U1_USEC_ENZ_15V U1_USEC_SD_U1_N923253  $G_DPWR
+  $G_DGND INV
R_U1_USEC_SD_U1_R17         U1_USEC_SD_U1_N912591 VDDM_PRE  100k TC=0,0 
R_U1_USEC_SD_U1_R4         U1_USEC_SD_U1_N911897 VDDM_PRE  100k TC=0,0 
X_U1_USEC_SD_U1_S28    U1_USEC_SD_U1_N911897 VSSS U1_USEC_SD_U1_N911939 0
+  SEC_DIE_ANA2_U1_USEC_SD_U1_S28 
X_U1_USEC_SD_U1_S38    U1_USEC_SD_U1_N910051 VSSS U1_USEC_SD_U1_SW_DETECT VSSS
+  SEC_DIE_ANA2_U1_USEC_SD_U1_S38 
X_U1_USEC_SD_U1_U86         U1_USEC_ENZ_ONESHOT U1_USEC_SD_U1_N922949  $G_DPWR
+  $G_DGND INV
V_U1_USEC_SD_U1_V1         VDDM_PRE VSSS 2.5
R_U1_USEC_SD_U1_R23         U1_USEC_SD_U1_N922136 TIE_HIGH  100k TC=0,0 
X_U1_USEC_SD_U1_U73         U1_USEC_VDDM_GOOD U1_USEC_SD_U1_VDDH_UVLO
+  U1_USEC_VDDH_GOOD  $G_DPWR $G_DGND AND2
X_U1_USEC_SD_U1_U70         U1_USEC_VDDM_GOOD U1_USEC_WAKE_DETECT
+  U1_USEC_SD_U1_N912963 U1_USEC_SD_U1_N912893 M_UN0036 $G_DPWR $G_DGND DFFR
M_U1_USEC_MN3         VDRV VSSS VSSS VSSS MbreakN  
+ L=0.15u  
+ W=600u         
V_U1_USEC_VDEVICE_SELECT         U1_USEC_N915059 VSSP {TPSI305x}
X_U1_USEC_S15    U1_USEC_N365694 VSSP U1_USEC_ENZ_ONESHOT 0
+  SECONDARY_DIE_U1_USEC_S15 
M_U1_USEC_MN5         VDDH VSSS VSSS VSSS MbreakN  
+ L=0.15u  
+ W=600u         
V_U1_USEC_VDSELECT         U1_USEC_N365694 VSSP {SVERSION}
R_U1_USEC_R13         U1_USEC_ENZ_15V TIE_HIGH  100k TC=0,0 
R_U1_USEC_SD_U4_R13         U1_USEC_SD_U4_N919527 U1_USEC_SD_U4_N918745  50k
+  TC=0,0 
X_U1_USEC_SD_U4_U53         U1_USEC_DATA_FRAME U1_USEC_SD_U4_N913739  $G_DPWR
+  $G_DGND INV
X_U1_USEC_SD_U4_U92         U1_USEC_SD_U4_N914173 U1_USEC_SD_U4_N914303 
+  $G_DPWR $G_DGND INV
X_U1_USEC_SD_U4_U89         U1_USEC_SD_U4_N9139472 U1_USEC_SD_U4_EN_VDRV_DELAY 
+  $G_DPWR $G_DGND INV
X_U1_USEC_SD_U4_U93         U1_USEC_SD_U4_N914303 U1_USEC_PD  $G_DPWR $G_DGND
+  INV
X_U1_USEC_SD_U4_U83         U1_USEC_SD_U4_N913515 U1_USEC_SD_U4_N913739
+  U1_USEC_SD_U4_N913791 U1_USEC_SD_U4_EN_DRV_S M_UN0037 $G_DPWR $G_DGND DFFR
X_U1_USEC_SD_U4_U87         U1_USEC_SD_U4_EN_VDRV_NO_DELAY
+  U1_USEC_SD_U4_EN_VDRV_DELAY U1_USEC_EN_VDRV  $G_DPWR $G_DGND AND2
R_U1_USEC_SD_U4_R12         U1_USEC_SD_U4_N918447 TIE_HIGH  100k TC=0,0 
C_U1_USEC_SD_U4_C1         0 U1_USEC_SD_U4_N918745  35p  TC=0,0 
X_U1_USEC_SD_U4_U90         U1_USEC_SD_U4_N913695 U1_USEC_SD_U4_EN_DRV_R
+  U1_USEC_SD_U4_N913743 $G_DPWR $G_DGND NOR2
X_U1_USEC_SD_U4_U82         U1_USEC_PAUSE_DETECT_Q U1_USEC_SD_U4_N913515 
+  $G_DPWR $G_DGND INV
X_U1_USEC_SD_U4_U75         U1_USEC_VDDH_GOOD U1_USEC_VDDM_GOOD
+  U1_USEC_SD_U4_N914173 $G_DPWR $G_DGND NAN2
X_U1_USEC_SD_U4_U84         U1_USEC_SD_U4_EN_VDRV_NO_DELAY
+  U1_USEC_SD_U4_N919527  $G_DPWR $G_DGND INV
X_U1_USEC_SD_U4_U88         U1_USEC_SD_U4_EN_DRV_S U1_USEC_SD_U4_N913743
+  U1_USEC_SD_U4_N913695 $G_DPWR $G_DGND NOR2
X_U1_USEC_SD_U4_U76         U1_USEC_PAUSE_DETECT_Q U1_USEC_DATA_FRAME
+  U1_USEC_SD_U4_N913853  $G_DPWR $G_DGND AND2
X_U1_USEC_SD_U4_S15    U1_USEC_SD_U4_N918745 0 U1_USEC_SD_U4_N918447 0
+  ENDRV_U1_USEC_SD_U4_S15 
X_U1_USEC_SD_U4_U91         U1_USEC_SD_U4_N913853 U1_USEC_SD_U4_N914173
+  U1_USEC_NO_ACT_DETECT U1_USEC_SD_U4_EN_DRV_R $G_DPWR $G_DGND OR3
X_U1_USEC_SD_U4_U97         U1_USEC_SD_U4_N918447 U1_USEC_SD_U4_N918310 
+  $G_DPWR $G_DGND INV
X_U1_USEC_SD_U4_U85         U1_USEC_SD_U4_N913695
+  U1_USEC_SD_U4_EN_VDRV_NO_DELAY  $G_DPWR $G_DGND INV
X_U1_USEC_SD_U4_U60         U1_USEC_WAKE_DETECT U1_USEC_VDDH_GOOD
+  U1_USEC_VDDM_GOOD_SYNC U1_USEC_SD_U4_N913791 $G_DPWR $G_DGND AND3
X_U1_USEC_SD_U4_U86         U1_USEC_SD_U4_N918310 U1_USEC_ENZ_ONESHOT
+  U1_USEC_SD_U4_N9139472 $G_DPWR $G_DGND NOR2
R_U1_USEC_R12         U1_USEC_ENZ_ONESHOT TIE_HIGH  100k TC=0,0 
X_U1_USEC_S16    U1_USEC_N915059 VSSP U1_USEC_ENZ_15V 0
+  SECONDARY_DIE_U1_USEC_S16 
M_U1_USEC_MN4         VDDM VSSS VSSS VSSS MbreakN  
+ L=0.15u  
+ W=600u         
M_U1_USEC_SD_U5_MN1         U1_USEC_SD_U5_N582529 U1_USEC_SD_U5_SR_S VSSS VSSS
+  MbreakN  
+ L=1.5u  
+ W=230u         
M_U1_USEC_SD_U5_MP10         U1_USEC_SD_U5_N582541 U1_USEC_SD_U5_N582839 VDDH_X
+  VDDH_X MbreakP  
+ L=0.15u  
+ W=200u         
M_U1_USEC_SD_U5_MP2         U1_USEC_SD_U5_VGATE_DRV_P U1_USEC_SD_U5_N582529
+  VDDH_X VDDH_X MbreakP  
+ L=1.5u  
+ W=4000u         
M_U1_USEC_SD_U5_MP12         U1_USEC_SD_U5_SR_R U1_USEC_SD_U5_N583133 VDDH_X
+  VDDH_X MbreakP  
+ L=0.15u  
+ W=200u         
X_U1_USEC_SD_U5_S14    U1_USEC_EN_VDRV 0 U1_USEC_SD_U5_N582839 VSSS
+  DRIVER_U1_USEC_SD_U5_S14 
M_U1_USEC_SD_U5_MN5         U1_USEC_SD_U5_N583335 U1_USEC_SD_U5_N583327 VSSS
+  VSSS MbreakN  
+ L=1u  
+ W=750u         
M_U1_USEC_SD_U5_MN2         U1_USEC_SD_U5_VGATE_DRV_P U1_USEC_SD_U5_N582529
+  VSSS VSSS MbreakN  
+ L=1.5u  
+ W=2000u         
M_U1_USEC_SD_U5_MP14         U1_USEC_SD_U5_N582537 U1_USEC_SD_U5_N582843 VDDH_X
+  VDDH_X MbreakP  
+ L=0.15u  
+ W=150u         
R_U1_USEC_SD_U5_R10         U1_USEC_SD_U5_EN_CLAMP VDDH_X  10k TC=0,0 
M_U1_USEC_SD_U5_MP13         U1_USEC_SD_U5_SR_R U1_USEC_SD_U5_N583373 VDDH_X
+  VDDH_X MbreakP  
+ L=0.15u  
+ W=200u         
M_U1_USEC_SD_U5_MP8         U1_USEC_SD_U5_SR_S U1_USEC_SD_U5_N582537 VDDH_X
+  VDDH_X MbreakP  
+ L=0.15u  
+ W=200u         
M_U1_USEC_SD_U5_MN4         U1_USEC_SD_U5_VGATE_DRV_N U1_USEC_SD_U5_N583335
+  VSSS VSSS MbreakN  
+ L=1u  
+ W=3000u         
M_U1_USEC_SD_U5_MN8         U1_USEC_SD_U5_N582541 U1_USEC_SD_U5_N582839 VSSS
+  VSSS MbreakN  
+ L=0.15u  
+ W=100u         
M_U1_USEC_SD_U5_MNTEST         VDRV U1_USEC_SD_U5_VGATE_DRV_N VSSS VSSS MbreakN
+   
+ L=2u  
+ W=12000u          
+ M=1.0
M_U1_USEC_SD_U5_MP7         U1_USEC_SD_U5_N583335 U1_USEC_SD_U5_N583327 VDDH_X
+  VDDH_X MbreakP  
+ L=1u  
+ W=1500u         
M_U1_USEC_SD_U5_MP15         U1_USEC_SD_U5_N583327 U1_USEC_SD_U5_SR_R VDDH_X
+  VDDH_X MbreakP  
+ L=2u  
+ W=370u         
E_U1_USEC_SD_U5_E1         VDDH_X VSSS VDDH VSSS 1
M_U1_USEC_SD_U5_MP9         U1_USEC_SD_U5_SR_S U1_USEC_SD_U5_N582541 VDDH_X
+  VDDH_X MbreakP  
+ L=0.15u  
+ W=200u         
R_U1_USEC_SD_U5_R8         U1_USEC_SD_U5_N582839 VDDH_X  10k TC=0,0 
R_U1_USEC_SD_U5_R12         U1_USEC_SD_U5_N583133 U1_USEC_SD_U5_VGATE_DRV_P 
+  25k TC=0,0 
M_U1_USEC_SD_U5_M2         U1_USEC_SD_U5_SR_R U1_USEC_SD_U5_N583373
+  U1_USEC_SD_U5_N583619 VSSS MbreakN  
+ L=0.15u  
+ W=200u         
M_U1_USEC_SD_U5_MN12         U1_USEC_SD_U5_N582537 U1_USEC_SD_U5_N582843 VSSS
+  VSSS MbreakN  
+ L=0.15u  
+ W=150u         
X_U1_USEC_SD_U5_S16    U1_USEC_PD 0 U1_USEC_SD_U5_EN_CLAMP VSSS
+  DRIVER_U1_USEC_SD_U5_S16 
M_U1_USEC_SD_U5_MP6         U1_USEC_SD_U5_VGATE_DRV_N U1_USEC_SD_U5_N583335
+  VDDH_X VDDH_X MbreakP  
+ L=1u  
+ W=6000u         
D_U1_USEC_SD_U5_D1         VSSS U1_USEC_SD_U5_VGATE_DRV_N Dbreak 
M_U1_USEC_SD_U5_M1         U1_USEC_SD_U5_SR_S U1_USEC_SD_U5_N582541
+  U1_USEC_SD_U5_N582703 VSSS MbreakN  
+ L=0.15u  
+ W=100u         
C_U1_USEC_SD_U5_C1         VSSS U1_USEC_SD_U5_N582843  1.8p  TC=0,0 
M_U1_USEC_SD_U5_MN13         U1_USEC_SD_U5_N583327 U1_USEC_SD_U5_SR_R VSSS VSSS
+  MbreakN  
+ L=2u  
+ W=185u         
M_U1_USEC_SD_U5_MN7         U1_USEC_SD_U5_N582703 U1_USEC_SD_U5_N582537 VSSS
+  VSSS MbreakN  
+ L=0.15u  
+ W=100u         
R_U1_USEC_SD_U5_R11         U1_USEC_SD_U5_N582843 U1_USEC_SD_U5_VGATE_DRV_N 
+  25k TC=0,0 
M_U1_USEC_SD_U5_MP4         U1_USEC_SD_U5_N583153 U1_USEC_SD_U5_VGATE_DRV_N
+  U1_USEC_SD_U5_VGATE_DRV_N U1_USEC_SD_U5_VGATE_DRV_N MbreakP  
+ L=5u  
+ W=50u         
M_U1_USEC_SD_U5_MP11         U1_USEC_SD_U5_N583373 U1_USEC_SD_U5_N582541 VDDH_X
+  VDDH_X MbreakP  
+ L=0.15u  
+ W=200u         
M_U1_USEC_SD_U5_MN11         U1_USEC_SD_U5_N583619 U1_USEC_SD_U5_N583133 VSSS
+  VSSS MbreakN  
+ L=0.15u  
+ W=200u         
M_U1_USEC_SD_U5_MP1         U1_USEC_SD_U5_N582529 U1_USEC_SD_U5_SR_S VDDH_X
+  VDDH_X MbreakP  
+ L=1.5u  
+ W=460u         
M_U1_USEC_SD_U5_MN9         U1_USEC_SD_U5_N583373 U1_USEC_SD_U5_N582541 VSSS
+  VSSS MbreakN  
+ L=0.15u  
+ W=100u         
C_U1_USEC_SD_U5_C2         VSSS U1_USEC_SD_U5_N583133  1.8p  TC=0,0 
M_U1_USEC_SD_U5_MP5         U1_USEC_SD_U5_N583153 U1_USEC_SD_U5_EN_CLAMP VDRV
+  VDRV MbreakP  
+ L=5u  
+ W=50u         
M_U1_USEC_SD_U5_MPTEST         VDRV U1_USEC_SD_U5_VGATE_DRV_P VDDH VDDH Mbreakp
+   
+ L=2u  
+ W=7400u          
+ M=0.5
X_U1_USEC_SD_U2_NEW_U6         VSSS U1_USEC_SD_U2_NEW_N418052 dtest_10v PARAMS:
+  
X_U1_USEC_SD_U2_NEW_S18    U1_USEC_ENZ_15V 0 U1_USEC_SD_U2_NEW_N417752
+  U1_USEC_SD_U2_NEW_N418052 DCDC_SIMPLE_U1_USEC_SD_U2_NEW_S18 
X_U1_USEC_SD_U2_NEW_U7         VSSS U1_USEC_SD_U2_NEW_N418044 dtest_15v PARAMS:
+  
C_U1_USEC_SD_U2_NEW_C2         VDDM U1_USEC_SD_U2_NEW_N417700  200p  TC=0,0 
X_U1_USEC_SD_U2_NEW_F3    VSSS VDDH VDDM U1_USEC_SD_U2_NEW_N417700
+  DCDC_SIMPLE_U1_USEC_SD_U2_NEW_F3 
X_U1_USEC_SD_U2_NEW_S21    U1_USEC_ENZ_15V 0 U1_USEC_SD_U2_NEW_EN_15V 0
+  DCDC_SIMPLE_U1_USEC_SD_U2_NEW_S21 
X_U1_USEC_SD_U2_NEW_S17    U1_USEC_SD_U2_NEW_EN_15V 0 U1_USEC_SD_U2_NEW_N417752
+  U1_USEC_SD_U2_NEW_N418044 DCDC_SIMPLE_U1_USEC_SD_U2_NEW_S17 
R_U1_USEC_SD_U2_NEW_R13         U1_USEC_SD_U2_NEW_EN_15V TIE_HIGH  100k TC=0,0 
C_U1_USEC_SD_U2_NEW_C1         VSSS VDDM  200p  TC=0,0 
R_U1_USEC_SD_U2_NEW_RSHUNT         U1_USEC_SD_U2_NEW_N417752
+  U1_USEC_SD_U2_NEW_N417700  5 TC=0,0 
R_U1_USEC_SD_U2_NEW_RQ         VSSS U1_USEC_SD_U2_NEW_N417700  330k TC=0,0 
E_U1_USEC_SD_U2_NEW_E1         U1_USEC_SD_U2_NEW_N417700 VDDM VDDM VSSS {
+ {TPSI305x}+1}
.PARAM  efficiency=0.365 tpsi305x=0 sversion=0
.ends TPSI3050

**********************************************************************************************
*Sub-circuits go here:
**********************************************************************************************
.subckt PRIMARY_DIE_U1_UPRIM_E7 NV NVC PV PVC  
E_U1_UPRIM_E7         PV NV PVC NVC 1.0
EDUMMY_U1_UPRIM_E7         NODE_U1_UPRIM_E7 0 VALUE ={1} 
+ERROR={ERROR(1.0==0,"ZERO VALUED COMPONENT")}
.ends PRIMARY_DIE_U1_UPRIM_E7

.subckt PRIMARY_DIE_U1_UPRIM_E9 NV NVC PV PVC  
E_U1_UPRIM_E9         PV NV PVC NVC 1.0
EDUMMY_U1_UPRIM_E9         NODE_U1_UPRIM_E9 0 VALUE ={1} 
+ERROR={ERROR(1.0==0,"ZERO VALUED COMPONENT")}
.ends PRIMARY_DIE_U1_UPRIM_E9

.subckt VREF_SYS_U1_UPRIM_UMODE_VREF_SEL_S7 1 2 3 4  
S_U1_UPRIM_UMODE_VREF_SEL_S7         3 4 1 2 _U1_UPRIM_UMODE_VREF_SEL_S7
RS_U1_UPRIM_UMODE_VREF_SEL_S7         1 2 1G
.MODEL         _U1_UPRIM_UMODE_VREF_SEL_S7 VSWITCH Roff=1e9 Ron=1.0 VH=100mV
+  VT=6.0V TD=0
.ends VREF_SYS_U1_UPRIM_UMODE_VREF_SEL_S7

.subckt VREF_SYS_U1_UPRIM_UMODE_VREF_SEL_S8 1 2 3 4  
S_U1_UPRIM_UMODE_VREF_SEL_S8         3 4 1 2 _U1_UPRIM_UMODE_VREF_SEL_S8
RS_U1_UPRIM_UMODE_VREF_SEL_S8         1 2 1G
.MODEL         _U1_UPRIM_UMODE_VREF_SEL_S8 VSWITCH Roff=1e9 Ron=1.0 VH=100mV
+  VT=1V TD=0
.ends VREF_SYS_U1_UPRIM_UMODE_VREF_SEL_S8

.subckt MODE_SELECT_U1_UPRIM_UMODE_S19 1 2 3 4  
S_U1_UPRIM_UMODE_S19         3 4 1 2 _U1_UPRIM_UMODE_S19
RS_U1_UPRIM_UMODE_S19         1 2 1G
.MODEL         _U1_UPRIM_UMODE_S19 VSWITCH Roff=1e9 Ron=1 VH=25mV VT=500mV
+  TD=0
.ends MODE_SELECT_U1_UPRIM_UMODE_S19

.subckt VDDP_DIG_LEVEL_SHIFT_U1_UPRIM_UMODE_ULS1_S22 1 2 3 4  
S_U1_UPRIM_UMODE_ULS1_S22         3 4 1 2 _U1_UPRIM_UMODE_ULS1_S22
RS_U1_UPRIM_UMODE_ULS1_S22         1 2 1G
.MODEL         _U1_UPRIM_UMODE_ULS1_S22 VSWITCH Roff=1e9 Ron=1.0 VH=100mV
+  VT=0.5V TD=0
.ends VDDP_DIG_LEVEL_SHIFT_U1_UPRIM_UMODE_ULS1_S22

.subckt MODE_SELECT_U1_UPRIM_UMODE_S20 1 2 3 4  
S_U1_UPRIM_UMODE_S20         3 4 1 2 _U1_UPRIM_UMODE_S20
RS_U1_UPRIM_UMODE_S20         1 2 1G
.MODEL         _U1_UPRIM_UMODE_S20 VSWITCH Roff=1e8 Ron=50 VH=100mV VT=2V TD=0
.ends MODE_SELECT_U1_UPRIM_UMODE_S20

.subckt BURST_SYNC_U1_UPRIM_U3_U3_S9 1 2 3 4  
S_U1_UPRIM_U3_U3_S9         3 4 1 2 _U1_UPRIM_U3_U3_S9
RS_U1_UPRIM_U3_U3_S9         1 2 1G
.MODEL         _U1_UPRIM_U3_U3_S9 VSWITCH Roff=1e9 Ron=1.0 VH=100mV VT=1V TD=0
.ends BURST_SYNC_U1_UPRIM_U3_U3_S9

.subckt POR_U1_UPRIM_UPOR_S8 1 2 3 4  
S_U1_UPRIM_UPOR_S8         3 4 1 2 _U1_UPRIM_UPOR_S8
RS_U1_UPRIM_UPOR_S8         1 2 1G
.MODEL         _U1_UPRIM_UPOR_S8 VSWITCH Roff=1e9 Ron=10 VH=50mV VT=2.7V TD=0
.ends POR_U1_UPRIM_UPOR_S8

.subckt POR_U1_UPRIM_UPOR_S22 1 2 3 4  
S_U1_UPRIM_UPOR_S22         3 4 1 2 _U1_UPRIM_UPOR_S22
RS_U1_UPRIM_UPOR_S22         1 2 1G
.MODEL         _U1_UPRIM_UPOR_S22 VSWITCH Roff=1e9 Ron=1.0 VH=100mV VT=0.5V
+  TD=0
.ends POR_U1_UPRIM_UPOR_S22

.subckt POR_U1_UPRIM_UPOR_S9 1 2 3 4  
S_U1_UPRIM_UPOR_S9         3 4 1 2 _U1_UPRIM_UPOR_S9
RS_U1_UPRIM_UPOR_S9         1 2 1G
.MODEL         _U1_UPRIM_UPOR_S9 VSWITCH Roff=1e9 Ron=1.0 VH=100mV VT=2V TD=0
.ends POR_U1_UPRIM_UPOR_S9

.subckt RAMP_GEN_U1_UPRIM_u4_S14 1 2 3 4  
S_U1_UPRIM_u4_S14         3 4 1 2 _U1_UPRIM_u4_S14
RS_U1_UPRIM_u4_S14         1 2 1G
.MODEL         _U1_UPRIM_u4_S14 VSWITCH Roff=1e9 Ron=1.0 VH=25mV VT=1.2V TD=0
.ends RAMP_GEN_U1_UPRIM_u4_S14

.subckt RAMP_GEN_U1_UPRIM_u4_S18 1 2 3 4  
S_U1_UPRIM_u4_S18         3 4 1 2 _U1_UPRIM_u4_S18
RS_U1_UPRIM_u4_S18         1 2 1G
.MODEL         _U1_UPRIM_u4_S18 VSWITCH Roff=1e9 Ron=1.0 VH=2mV VT=30mV TD=0
.ends RAMP_GEN_U1_UPRIM_u4_S18

.subckt VDDP_DIG_LEVEL_SHIFT_U1_UPRIM_u4_ULS3_S22 1 2 3 4  
S_U1_UPRIM_u4_ULS3_S22         3 4 1 2 _U1_UPRIM_u4_ULS3_S22
RS_U1_UPRIM_u4_ULS3_S22         1 2 1G
.MODEL         _U1_UPRIM_u4_ULS3_S22 VSWITCH Roff=1e9 Ron=1.0 VH=100mV VT=0.5V
+  TD=0
.ends VDDP_DIG_LEVEL_SHIFT_U1_UPRIM_u4_ULS3_S22

.subckt VDDP_DIG_LEVEL_SHIFT_U1_UPRIM_u4_ULS1_S22 1 2 3 4  
S_U1_UPRIM_u4_ULS1_S22         3 4 1 2 _U1_UPRIM_u4_ULS1_S22
RS_U1_UPRIM_u4_ULS1_S22         1 2 1G
.MODEL         _U1_UPRIM_u4_ULS1_S22 VSWITCH Roff=1e9 Ron=1.0 VH=100mV VT=0.5V
+  TD=0
.ends VDDP_DIG_LEVEL_SHIFT_U1_UPRIM_u4_ULS1_S22

.subckt RAMP_GEN_U1_UPRIM_u4_S16 1 2 3 4  
S_U1_UPRIM_u4_S16         3 4 1 2 _U1_UPRIM_u4_S16
RS_U1_UPRIM_u4_S16         1 2 1G
.MODEL         _U1_UPRIM_u4_S16 VSWITCH Roff=1e9 Ron=1.0 VH=25mV VT=0V TD=0
.ends RAMP_GEN_U1_UPRIM_u4_S16

.subckt VDDP_DIG_LEVEL_SHIFT_U1_UPRIM_u4_ULS4_S22 1 2 3 4  
S_U1_UPRIM_u4_ULS4_S22         3 4 1 2 _U1_UPRIM_u4_ULS4_S22
RS_U1_UPRIM_u4_ULS4_S22         1 2 1G
.MODEL         _U1_UPRIM_u4_ULS4_S22 VSWITCH Roff=1e9 Ron=1.0 VH=100mV VT=0.5V
+  TD=0
.ends VDDP_DIG_LEVEL_SHIFT_U1_UPRIM_u4_ULS4_S22

.subckt RAMP_GEN_U1_UPRIM_u4_S19 1 2 3 4  
S_U1_UPRIM_u4_S19         3 4 1 2 _U1_UPRIM_u4_S19
RS_U1_UPRIM_u4_S19         1 2 1G
.MODEL         _U1_UPRIM_u4_S19 VSWITCH Roff=1e9 Ron=1.0 VH=2mV VT=81.6mV TD=0
.ends RAMP_GEN_U1_UPRIM_u4_S19

.subckt RAMP_GEN_U1_UPRIM_u4_S7 1 2 3 4  
S_U1_UPRIM_u4_S7         3 4 1 2 _U1_UPRIM_u4_S7
RS_U1_UPRIM_u4_S7         1 2 1G
.MODEL         _U1_UPRIM_u4_S7 VSWITCH Roff=1e9 Ron=1.0 VH=5mV VT=4.6V TD=0
.ends RAMP_GEN_U1_UPRIM_u4_S7

.subckt RAMP_GEN_U1_UPRIM_u4_S20 1 2 3 4  
S_U1_UPRIM_u4_S20         3 4 1 2 _U1_UPRIM_u4_S20
RS_U1_UPRIM_u4_S20         1 2 1G
.MODEL         _U1_UPRIM_u4_S20 VSWITCH Roff=1e9 Ron=1.0 VH=2mV VT=105.6mV
+  TD=0
.ends RAMP_GEN_U1_UPRIM_u4_S20

.subckt VDDP_DIG_LEVEL_SHIFT_U1_UPRIM_u4_ULS5_S22 1 2 3 4  
S_U1_UPRIM_u4_ULS5_S22         3 4 1 2 _U1_UPRIM_u4_ULS5_S22
RS_U1_UPRIM_u4_ULS5_S22         1 2 1G
.MODEL         _U1_UPRIM_u4_ULS5_S22 VSWITCH Roff=1e9 Ron=1.0 VH=100mV VT=0.5V
+  TD=0
.ends VDDP_DIG_LEVEL_SHIFT_U1_UPRIM_u4_ULS5_S22

.subckt RAMP_GEN_U1_UPRIM_u4_S15 1 2 3 4  
S_U1_UPRIM_u4_S15         3 4 1 2 _U1_UPRIM_u4_S15
RS_U1_UPRIM_u4_S15         1 2 1G
.MODEL         _U1_UPRIM_u4_S15 VSWITCH Roff=1e9 Ron=1.0 VH=25mV VT=1V TD=0
.ends RAMP_GEN_U1_UPRIM_u4_S15

.subckt RAMP_GEN_U1_UPRIM_u4_S17 1 2 3 4  
S_U1_UPRIM_u4_S17         3 4 1 2 _U1_UPRIM_u4_S17
RS_U1_UPRIM_u4_S17         1 2 1G
.MODEL         _U1_UPRIM_u4_S17 VSWITCH Roff=1e9 Ron=1.0 VH=25mV VT=1.14V TD=0
.ends RAMP_GEN_U1_UPRIM_u4_S17

.subckt RAMP_GEN_U1_UPRIM_u4_S21 1 2 3 4  
S_U1_UPRIM_u4_S21         3 4 1 2 _U1_UPRIM_u4_S21
RS_U1_UPRIM_u4_S21         1 2 1G
.MODEL         _U1_UPRIM_u4_S21 VSWITCH Roff=1e9 Ron=1.0 VH=2mV VT=95mV TD=0
.ends RAMP_GEN_U1_UPRIM_u4_S21

.subckt RAMP_GEN_U1_UPRIM_u4_S9 1 2 3 4  
S_U1_UPRIM_u4_S9         3 4 1 2 _U1_UPRIM_u4_S9
RS_U1_UPRIM_u4_S9         1 2 1G
.MODEL         _U1_UPRIM_u4_S9 VSWITCH Roff=1e9 Ron=1.0 VH=100mV VT=0.5V TD=0
.ends RAMP_GEN_U1_UPRIM_u4_S9

.subckt VDDP_DIG_LEVEL_SHIFT_U1_UPRIM_u4_ULS2_S22 1 2 3 4  
S_U1_UPRIM_u4_ULS2_S22         3 4 1 2 _U1_UPRIM_u4_ULS2_S22
RS_U1_UPRIM_u4_ULS2_S22         1 2 1G
.MODEL         _U1_UPRIM_u4_ULS2_S22 VSWITCH Roff=1e9 Ron=1.0 VH=100mV VT=0.5V
+  TD=0
.ends VDDP_DIG_LEVEL_SHIFT_U1_UPRIM_u4_ULS2_S22

.subckt VDDP_DIG_LEVEL_SHIFT_U1_UPRIM_u4_ULS7_S22 1 2 3 4  
S_U1_UPRIM_u4_ULS7_S22         3 4 1 2 _U1_UPRIM_u4_ULS7_S22
RS_U1_UPRIM_u4_ULS7_S22         1 2 1G
.MODEL         _U1_UPRIM_u4_ULS7_S22 VSWITCH Roff=1e9 Ron=1.0 VH=100mV VT=0.5V
+  TD=0
.ends VDDP_DIG_LEVEL_SHIFT_U1_UPRIM_u4_ULS7_S22

.subckt VDDP_DIG_LEVEL_SHIFT_U1_UPRIM_u4_ULS6_S22 1 2 3 4  
S_U1_UPRIM_u4_ULS6_S22         3 4 1 2 _U1_UPRIM_u4_ULS6_S22
RS_U1_UPRIM_u4_ULS6_S22         1 2 1G
.MODEL         _U1_UPRIM_u4_ULS6_S22 VSWITCH Roff=1e9 Ron=1.0 VH=100mV VT=0.5V
+  TD=0
.ends VDDP_DIG_LEVEL_SHIFT_U1_UPRIM_u4_ULS6_S22

.subckt SEC_DIE_ANA2_U1_USEC_SD_U1_S22 1 2 3 4  
S_U1_USEC_SD_U1_S22         3 4 1 2 _U1_USEC_SD_U1_S22
RS_U1_USEC_SD_U1_S22         1 2 1G
.MODEL         _U1_USEC_SD_U1_S22 VSWITCH Roff=1e9 Ron=1.0 VH=10mV VT=1.2V
+  TD=0
.ends SEC_DIE_ANA2_U1_USEC_SD_U1_S22

.subckt SEC_DIE_ANA2_U1_USEC_SD_U1_E2 NV NVC PV PVC  
E_U1_USEC_SD_U1_E2         PV NV PVC NVC 1
EDUMMY_U1_USEC_SD_U1_E2         NODE_U1_USEC_SD_U1_E2 0 VALUE ={1} 
+ERROR={ERROR(1==0,"ZERO VALUED COMPONENT")}
.ends SEC_DIE_ANA2_U1_USEC_SD_U1_E2

.subckt SEC_DIE_ANA2_U1_USEC_SD_U1_S21 1 2 3 4  
S_U1_USEC_SD_U1_S21         3 4 1 2 _U1_USEC_SD_U1_S21
RS_U1_USEC_SD_U1_S21         1 2 1G
.MODEL         _U1_USEC_SD_U1_S21 VSWITCH Roff=1e9 Ron=1.0 VH=10mV VT=1.2V
+  TD=0
.ends SEC_DIE_ANA2_U1_USEC_SD_U1_S21

.subckt SEC_DIE_ANA2_U1_USEC_SD_U1_S27 1 2 3 4  
S_U1_USEC_SD_U1_S27         3 4 1 2 _U1_USEC_SD_U1_S27
RS_U1_USEC_SD_U1_S27         1 2 1G
.MODEL         _U1_USEC_SD_U1_S27 VSWITCH Roff=1e9 Ron=1.0 VH=100mV VT=1.5V
+  TD=0
.ends SEC_DIE_ANA2_U1_USEC_SD_U1_S27

.subckt SEC_DIE_ANA2_U1_USEC_SD_U1_S24 1 2 3 4  
S_U1_USEC_SD_U1_S24         3 4 1 2 _U1_USEC_SD_U1_S24
RS_U1_USEC_SD_U1_S24         1 2 1G
.MODEL         _U1_USEC_SD_U1_S24 VSWITCH Roff=1e9 Ron=1.0 VH=100mV VT=1V TD=0
.ends SEC_DIE_ANA2_U1_USEC_SD_U1_S24

.subckt SEC_DIE_ANA2_U1_USEC_SD_U1_E3 NV NVC PV PVC  
E_U1_USEC_SD_U1_E3         PV NV PVC NVC 1
EDUMMY_U1_USEC_SD_U1_E3         NODE_U1_USEC_SD_U1_E3 0 VALUE ={1} 
+ERROR={ERROR(1==0,"ZERO VALUED COMPONENT")}
.ends SEC_DIE_ANA2_U1_USEC_SD_U1_E3

.subckt SEC_DIE_ANA2_U1_USEC_SD_U1_S33 1 2 3 4  
S_U1_USEC_SD_U1_S33         3 4 1 2 _U1_USEC_SD_U1_S33
RS_U1_USEC_SD_U1_S33         1 2 1G
.MODEL         _U1_USEC_SD_U1_S33 VSWITCH Roff=1e9 Ron=1.0 VH=200mV VT=3.1V
+  TD=0
.ends SEC_DIE_ANA2_U1_USEC_SD_U1_S33

.subckt SEC_DIE_ANA2_U1_USEC_SD_U1_S19 1 2 3 4  
S_U1_USEC_SD_U1_S19         3 4 1 2 _U1_USEC_SD_U1_S19
RS_U1_USEC_SD_U1_S19         1 2 1G
.MODEL         _U1_USEC_SD_U1_S19 VSWITCH Roff=1e9 Ron=1.0 VH=10mV VT=1.2V
+  TD=0
.ends SEC_DIE_ANA2_U1_USEC_SD_U1_S19

.subckt SEC_DIE_ANA2_U1_USEC_SD_U1_S25 1 2 3 4  
S_U1_USEC_SD_U1_S25         3 4 1 2 _U1_USEC_SD_U1_S25
RS_U1_USEC_SD_U1_S25         1 2 1G
.MODEL         _U1_USEC_SD_U1_S25 VSWITCH Roff=1e9 Ron=1.0 VH=10mV VT=1.2V
+  TD=0
.ends SEC_DIE_ANA2_U1_USEC_SD_U1_S25

.subckt SEC_DIE_ANA2_U1_USEC_SD_U1_S9 1 2 3 4  
S_U1_USEC_SD_U1_S9         3 4 1 2 _U1_USEC_SD_U1_S9
RS_U1_USEC_SD_U1_S9         1 2 1G
.MODEL         _U1_USEC_SD_U1_S9 VSWITCH Roff=1e9 Ron=1.0 VH=100mV VT=0.8V
+  TD=0
.ends SEC_DIE_ANA2_U1_USEC_SD_U1_S9

.subckt SEC_DIE_ANA2_U1_USEC_SD_U1_S34 1 2 3 4  
S_U1_USEC_SD_U1_S34         3 4 1 2 _U1_USEC_SD_U1_S34
RS_U1_USEC_SD_U1_S34         1 2 1G
.MODEL         _U1_USEC_SD_U1_S34 VSWITCH Roff=1e9 Ron=1.0 VH=1.25V VT=11.75
+  TD=0
.ends SEC_DIE_ANA2_U1_USEC_SD_U1_S34

.subckt SEC_DIE_ANA2_U1_USEC_SD_U1_S23 1 2 3 4  
S_U1_USEC_SD_U1_S23         3 4 1 2 _U1_USEC_SD_U1_S23
RS_U1_USEC_SD_U1_S23         1 2 1G
.MODEL         _U1_USEC_SD_U1_S23 VSWITCH Roff=1e9 Ron=1.0 VH=10mV VT=1.2V
+  TD=0
.ends SEC_DIE_ANA2_U1_USEC_SD_U1_S23

.subckt SEC_DIE_ANA2_U1_USEC_SD_U1_S18 1 2 3 4  
S_U1_USEC_SD_U1_S18         3 4 1 2 _U1_USEC_SD_U1_S18
RS_U1_USEC_SD_U1_S18         1 2 1G
.MODEL         _U1_USEC_SD_U1_S18 VSWITCH Roff=1e9 Ron=1.0 VH=550mV VT=8.05V
+  TD=0
.ends SEC_DIE_ANA2_U1_USEC_SD_U1_S18

.subckt SEC_DIE_ANA2_U1_USEC_SD_U1_S29 1 2 3 4  
S_U1_USEC_SD_U1_S29         3 4 1 2 _U1_USEC_SD_U1_S29
RS_U1_USEC_SD_U1_S29         1 2 1G
.MODEL         _U1_USEC_SD_U1_S29 VSWITCH Roff=1e9 Ron=1.0 VH=100mV VT=1.5V
+  TD=0
.ends SEC_DIE_ANA2_U1_USEC_SD_U1_S29

.subckt SEC_DIE_ANA2_U1_USEC_SD_U1_S32 1 2 3 4  
S_U1_USEC_SD_U1_S32         3 4 1 2 _U1_USEC_SD_U1_S32
RS_U1_USEC_SD_U1_S32         1 2 1G
.MODEL         _U1_USEC_SD_U1_S32 VSWITCH Roff=1e9 Ron=1.0 VH=10mV VT=1.2V
+  TD=0
.ends SEC_DIE_ANA2_U1_USEC_SD_U1_S32

.subckt SEC_DIE_ANA2_U1_USEC_SD_U1_S20 1 2 3 4  
S_U1_USEC_SD_U1_S20         3 4 1 2 _U1_USEC_SD_U1_S20
RS_U1_USEC_SD_U1_S20         1 2 1G
.MODEL         _U1_USEC_SD_U1_S20 VSWITCH Roff=1e9 Ron=1.0 VH=10mV VT=1.2V
+  TD=0
.ends SEC_DIE_ANA2_U1_USEC_SD_U1_S20

.subckt SEC_DIE_ANA2_U1_USEC_SD_U1_S17 1 2 3 4  
S_U1_USEC_SD_U1_S17         3 4 1 2 _U1_USEC_SD_U1_S17
RS_U1_USEC_SD_U1_S17         1 2 1G
.MODEL         _U1_USEC_SD_U1_S17 VSWITCH Roff=1e9 Ron=1.0 VH=1V VT=7.6V TD=0
.ends SEC_DIE_ANA2_U1_USEC_SD_U1_S17

.subckt SEC_DIE_ANA2_U1_USEC_SD_U1_S26 1 2 3 4  
S_U1_USEC_SD_U1_S26         3 4 1 2 _U1_USEC_SD_U1_S26
RS_U1_USEC_SD_U1_S26         1 2 1G
.MODEL         _U1_USEC_SD_U1_S26 VSWITCH Roff=1e9 Ron=1.0 VH=10mV VT=1.2V
+  TD=0
.ends SEC_DIE_ANA2_U1_USEC_SD_U1_S26

.subckt SEC_DIE_ANA2_U1_USEC_SD_U1_S30 1 2 3 4  
S_U1_USEC_SD_U1_S30         3 4 1 2 _U1_USEC_SD_U1_S30
RS_U1_USEC_SD_U1_S30         1 2 1G
.MODEL         _U1_USEC_SD_U1_S30 VSWITCH Roff=1e9 Ron=1.0 VH=100mV VT=0.8V
+  TD=0
.ends SEC_DIE_ANA2_U1_USEC_SD_U1_S30

.subckt SEC_DIE_ANA2_U1_USEC_SD_U1_S35 1 2 3 4  
S_U1_USEC_SD_U1_S35         3 4 1 2 _U1_USEC_SD_U1_S35
RS_U1_USEC_SD_U1_S35         1 2 1G
.MODEL         _U1_USEC_SD_U1_S35 VSWITCH Roff=1e9 Ron=1.0 VH=100mV VT=1.5V
+  TD=0
.ends SEC_DIE_ANA2_U1_USEC_SD_U1_S35

.subckt SEC_DIE_ANA2_U1_USEC_SD_U1_S28 1 2 3 4  
S_U1_USEC_SD_U1_S28         3 4 1 2 _U1_USEC_SD_U1_S28
RS_U1_USEC_SD_U1_S28         1 2 1G
.MODEL         _U1_USEC_SD_U1_S28 VSWITCH Roff=1e9 Ron=1.0 VH=100mV VT=1.5V
+  TD=0
.ends SEC_DIE_ANA2_U1_USEC_SD_U1_S28

.subckt SEC_DIE_ANA2_U1_USEC_SD_U1_S38 1 2 3 4  
S_U1_USEC_SD_U1_S38         3 4 1 2 _U1_USEC_SD_U1_S38
RS_U1_USEC_SD_U1_S38         1 2 1G
.MODEL         _U1_USEC_SD_U1_S38 VSWITCH Roff=1e9 Ron=1.0 VH=100mV VT=1V TD=0
.ends SEC_DIE_ANA2_U1_USEC_SD_U1_S38

.subckt SECONDARY_DIE_U1_USEC_S15 1 2 3 4  
S_U1_USEC_S15         3 4 1 2 _U1_USEC_S15
RS_U1_USEC_S15         1 2 1G
.MODEL         _U1_USEC_S15 VSWITCH Roff=1e9 Ron=1.0 VH=75mV VT=500mV TD=0
.ends SECONDARY_DIE_U1_USEC_S15

.subckt ENDRV_U1_USEC_SD_U4_S15 1 2 3 4  
S_U1_USEC_SD_U4_S15         3 4 1 2 _U1_USEC_SD_U4_S15
RS_U1_USEC_SD_U4_S15         1 2 1G
.MODEL         _U1_USEC_SD_U4_S15 VSWITCH Roff=1e9 Ron=1.0 VH=75mV VT=500mV
+  TD=0
.ends ENDRV_U1_USEC_SD_U4_S15

.subckt SECONDARY_DIE_U1_USEC_S16 1 2 3 4  
S_U1_USEC_S16         3 4 1 2 _U1_USEC_S16
RS_U1_USEC_S16         1 2 1G
.MODEL         _U1_USEC_S16 VSWITCH Roff=1e9 Ron=1.0 VH=75mV VT=500mV TD=0
.ends SECONDARY_DIE_U1_USEC_S16

.subckt DRIVER_U1_USEC_SD_U5_S14 1 2 3 4  
S_U1_USEC_SD_U5_S14         3 4 1 2 _U1_USEC_SD_U5_S14
RS_U1_USEC_SD_U5_S14         1 2 1G
.MODEL         _U1_USEC_SD_U5_S14 VSWITCH Roff=1e9 Ron=1.0 VH=100mV VT=1V TD=0
.ends DRIVER_U1_USEC_SD_U5_S14

.subckt DRIVER_U1_USEC_SD_U5_S16 1 2 3 4  
S_U1_USEC_SD_U5_S16         3 4 1 2 _U1_USEC_SD_U5_S16
RS_U1_USEC_SD_U5_S16         1 2 1G
.MODEL         _U1_USEC_SD_U5_S16 VSWITCH Roff=1e9 Ron=1.0 VH=100mV VT=1V TD=0
.ends DRIVER_U1_USEC_SD_U5_S16

.subckt DCDC_SIMPLE_U1_USEC_SD_U2_NEW_S18 1 2 3 4  
S_U1_USEC_SD_U2_NEW_S18         3 4 1 2 _U1_USEC_SD_U2_NEW_S18
RS_U1_USEC_SD_U2_NEW_S18         1 2 1G
.MODEL         _U1_USEC_SD_U2_NEW_S18 VSWITCH Roff=1e9 Ron=0.1 VH=75mV
+  VT=500mV TD=0
.ends DCDC_SIMPLE_U1_USEC_SD_U2_NEW_S18

.subckt DCDC_SIMPLE_U1_USEC_SD_U2_NEW_F3 NI NIC PI PIC  
F_U1_USEC_SD_U2_NEW_F3         PI NI VF_U1_USEC_SD_U2_NEW_F3 {{TPSI305x}+1} 
VF_U1_USEC_SD_U2_NEW_F3         PIC NIC 0.0
EDUMMY_U1_USEC_SD_U2_NEW_F3          NODE_U1_USEC_SD_U2_NEW_F3 0 VALUE ={1} 
+ERROR={ERROR({{TPSI305x}+1}==0,"ZERO VALUED COMPONENT")}
.PARAM  tpsi305x=0
.ends DCDC_SIMPLE_U1_USEC_SD_U2_NEW_F3

.subckt DCDC_SIMPLE_U1_USEC_SD_U2_NEW_S21 1 2 3 4  
S_U1_USEC_SD_U2_NEW_S21         3 4 1 2 _U1_USEC_SD_U2_NEW_S21
RS_U1_USEC_SD_U2_NEW_S21         1 2 1G
.MODEL         _U1_USEC_SD_U2_NEW_S21 VSWITCH Roff=1e9 Ron=1.0 VH=75mV
+  VT=500mV TD=0
.ends DCDC_SIMPLE_U1_USEC_SD_U2_NEW_S21

.subckt DCDC_SIMPLE_U1_USEC_SD_U2_NEW_S17 1 2 3 4  
S_U1_USEC_SD_U2_NEW_S17         3 4 1 2 _U1_USEC_SD_U2_NEW_S17
RS_U1_USEC_SD_U2_NEW_S17         1 2 1G
.MODEL         _U1_USEC_SD_U2_NEW_S17 VSWITCH Roff=1e9 Ron=0.1 VH=75mV
+  VT=500mV TD=0
.ends DCDC_SIMPLE_U1_USEC_SD_U2_NEW_S17

***********************************************************************************
*** User defined library components, models
***********************************************************************************
* TPSI305x
*****************************************************************************
* (C) Copyright 2021 Texas Instruments Incorporated. All rights reserved.
* TI Confidential - Selective Disclosure
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of
** merchantability or fitness for a particular purpose. The model is
** provided solely on an "as is" basis. The entire risk as to its quality
** and performance is with the customer
*****************************************************************************
* PSpice Model Editor - Version 17.4.0
*$
.SUBCKT MODE_SEL_FUNC DUTY SEL0 SEL1 SEL2 SEL3 SEL4 SEL5 SEL6 VSSP 
E_SEL0    SEL0  0 VALUE = {IF (  ((V(DUTY)-V(VSSP)) < 532mV & (V(DUTY)-V(VSSP))>= 253mV) | ((V(DUTY)-V(VSSP)) < 253mV) |((V(DUTY)-V(VSSP)) >= 1.665V) , 1, 0)}
E_SEL1    SEL1  0 VALUE = {IF (  (V(DUTY)-V(VSSP)) < 652mV & (V(DUTY)-V(VSSP)) >= 532mV, 1, 0)}
E_SEL2    SEL2  0 VALUE = {IF (  (V(DUTY)-V(VSSP)) < 770mV & (V(DUTY)-V(VSSP)) >= 652mV , 1, 0)}
E_SEL3    SEL3  0 VALUE = {IF (  (V(DUTY)-V(VSSP)) < 888mV & (V(DUTY)-V(VSSP)) >= 770mV, 1, 0)}
E_SEL4    SEL4  0 VALUE = {IF (  (V(DUTY)-V(VSSP)) < 1.014V & (V(DUTY)-V(VSSP)) >= 888mV, 1, 0)}
E_SEL5    SEL5  0 VALUE = {IF (  (V(DUTY)-V(VSSP)) < 1.183V & (V(DUTY)-V(VSSP)) >= 1.014V, 1, 0)}
E_SEL6    SEL6  0 VALUE = {IF (  (V(DUTY)-V(VSSP)) < 1.665V & (V(DUTY)-V(VSSP)) >= 1.183V, 1, 0)}
.ENDS MODE_SEL_FUNC
*$
***********************************************************************************
* PSpice Model Editor - Version 17.4.0
*$
.SUBCKT MODE_SELECT VSSP VDDP 2PIN SEL0 SEL1 SEL2 SEL3 SEL4 SEL5 SEL6 SELQ0 SELQ1 SELQ2 SELQ3 SELQ4 SELQ5 SELQ6 TON IEN  
E_TON     TON  VSSP VALUE = { IF (V(SEL0) > 0.5V, 160mV, IF (V(SEL1) > 0.5V, 320mV, IF (V(SEL2) > 0.5V, 480mV, 
+ IF (V(SEL3) > 0.5V, 640mV, IF (V(SEL4) > 0.5V, 800mV, IF (V(SEL5) > 0.5V, 940mV, IF (V(SEL6) > 0.5V, 1100mV, 0V)))))))}
G_IEN     IEN  VDDP VALUE = { IF (((V(2PIN) > 0.5V) & (V(VDDP)-V(VSSP) > 3.1V)), (IF (V(SELQ0) > 0.5V, 2mA,  IF (V(SELQ1) > 0.5V, 3mA, 
+ IF (V(SELQ2) > 0.5V, 4mA, IF (V(SELQ3) > 0.5V, 5mA,  IF (V(SELQ4) > 0.5V, 6mA, IF (V(SELQ5) > 0.5V, 7mA, IF (V(SELQ6) > 0.5V, 8mA, 0mA)))))))), 2mA)}
.ENDS MODE_SELECT
*$
***********************************************************************************
.SUBCKT DTEST_5V AN CAT
D1	AN CAT DTEST_5V
.MODEL DTEST_5V D
+ RS=1.0000E-3
+ CJO=1.0000E-12
+ M=.3333
+ VJ=.75
+ ISR=100.00E-12
+ BV=5.2
+ IBV=100.00E-6
+ TT=5.0000E-9
.ENDS DTEST_5V
*$
.SUBCKT SHUNT_VDDP AN CAT
D1	AN CAT SHUNT_VDDP
.MODEL SHUNT_VDDP D
+ RS=1.0000E-3
+ CJO=1.0000E-12
+ M=.3333
+ VJ=.75
+ ISR=100.00E-12
+ BV=4.75000
+ IBV=100.00E-6
+ TT=5.0000E-9
.ENDS SHUNT_VDDP
*$
.SUBCKT DTEST_VDDM_10V AN CAT
D1	AN CAT DTEST_VDDM_10V
.MODEL DTEST_VDDM_10V D
+ RS=1.0000E-3
+ CJO=1.0000E-12
+ M=.3333
+ VJ=.75
+ ISR=100.00E-12
+ BV=4.85
+ IBV=100.00E-6
+ TT=5.0000E-9
.ENDS DTEST_VDDM_10V
*$
.SUBCKT DTEST_VDDM_15V AN CAT
D1	AN CAT DTEST_VDDM_15V
.MODEL DTEST_VDDM_15V D
+ RS=1.0000E-3
+ CJO=1.0000E-12
+ M=.3333
+ VJ=.75
+ ISR=100.00E-12
+ BV=10.1000
+ IBV=100.00E-6
+ TT=5.0000E-9
.ENDS DTEST_VDDM_15V
*$
.SUBCKT DTEST_10V AN CAT
D1	AN CAT DTEST_10V
.MODEL DTEST_10V D
+ RS=1.0000E-3
+ CJO=1.0000E-12
+ M=.3333
+ VJ=.75
+ ISR=100.00E-12
+ BV=10.000
+ IBV=100.00E-6
+ TT=5.0000E-9
.ENDS DTEST_10V
*$
.SUBCKT DTEST_15V AN CAT
D1	AN CAT DTEST_15V
.MODEL DTEST_15V D
+ RS=1.0000E-3
+ CJO=1.0000E-12
+ M=.3333
+ VJ=.75
+ ISR=100.00E-12
+ BV=15.100
+ IBV=100.00E-6
+ TT=5.0000E-9
.ENDS DTEST_15V
*$
.SUBCKT DCLAMP AN CAT
D1 AN CAT DCLAMP
.model DCLAMP D Is=1e-14 Cjo=.1pF Rs=.1
.ENDS DCLAMP
*$