

================================================================
== Vitis HLS Report for 'dataflow_section'
================================================================
* Date:           Tue Jan 28 19:05:33 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        CNN_Optimal
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.287 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+----------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline |
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type   |
    +---------+---------+----------+----------+-------+-------+----------+
    |    19642|    19642|  0.196 ms|  0.196 ms|  19643|  19643|  dataflow|
    +---------+---------+----------+----------+-------+-------+----------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+---------+---------+----------+----------+-------+-------+---------+
        |                                 |                      |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |             Instance            |        Module        |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +---------------------------------+----------------------+---------+---------+----------+----------+-------+-------+---------+
        |grp_convolutional_layer_fu_436   |convolutional_layer   |    19642|    19642|  0.196 ms|  0.196 ms|  19642|  19642|       no|
        |grp_max_pooling_layer_fu_702     |max_pooling_layer     |      788|      788|  7.880 us|  7.880 us|    788|    788|       no|
        |grp_flattening_layer_fu_714      |flattening_layer      |      199|      199|  1.990 us|  1.990 us|    199|    199|       no|
        |grp_dense_layer_fu_726           |dense_layer           |      208|      208|  2.080 us|  2.080 us|    208|    208|       no|
        |grp_dense_layer_soft_max_fu_778  |dense_layer_soft_max  |       83|       83|  0.830 us|  0.830 us|     83|     83|       no|
        +---------------------------------+----------------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 10, States = { 1 2 3 4 5 6 7 8 9 10 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%conv_to_pool_streams = alloca i64 1" [CNN_Optimal/src/cnn.cpp:29]   --->   Operation 11 'alloca' 'conv_to_pool_streams' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.56> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 784> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%conv_to_pool_streams_1 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:29]   --->   Operation 12 'alloca' 'conv_to_pool_streams_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.56> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 784> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%conv_to_pool_streams_2 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:29]   --->   Operation 13 'alloca' 'conv_to_pool_streams_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.56> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 784> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%conv_to_pool_streams_3 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:29]   --->   Operation 14 'alloca' 'conv_to_pool_streams_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.56> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 784> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%pool_to_flat_streams = alloca i64 1" [CNN_Optimal/src/cnn.cpp:43]   --->   Operation 15 'alloca' 'pool_to_flat_streams' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 196> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%pool_to_flat_streams_1 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:43]   --->   Operation 16 'alloca' 'pool_to_flat_streams_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 196> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%pool_to_flat_streams_2 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:43]   --->   Operation 17 'alloca' 'pool_to_flat_streams_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 196> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%pool_to_flat_streams_3 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:43]   --->   Operation 18 'alloca' 'pool_to_flat_streams_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 196> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%flat_to_dense_streams = alloca i64 1" [CNN_Optimal/src/cnn.cpp:54]   --->   Operation 19 'alloca' 'flat_to_dense_streams' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 196> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%flat_to_dense_streams_1 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:54]   --->   Operation 20 'alloca' 'flat_to_dense_streams_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 196> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%flat_to_dense_streams_2 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:54]   --->   Operation 21 'alloca' 'flat_to_dense_streams_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 196> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%flat_to_dense_streams_3 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:54]   --->   Operation 22 'alloca' 'flat_to_dense_streams_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 196> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%dense_to_softmax_streams = alloca i64 1" [CNN_Optimal/src/cnn.cpp:58]   --->   Operation 23 'alloca' 'dense_to_softmax_streams' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 10> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%dense_to_softmax_streams_1 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:58]   --->   Operation 24 'alloca' 'dense_to_softmax_streams_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 10> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%dense_to_softmax_streams_2 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:58]   --->   Operation 25 'alloca' 'dense_to_softmax_streams_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 10> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%dense_to_softmax_streams_3 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:58]   --->   Operation 26 'alloca' 'dense_to_softmax_streams_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 10> <FIFO>
ST_1 : Operation 27 [2/2] (0.00ns)   --->   "%call_ln32 = call void @convolutional_layer, i24 %pad_img0_0_0, i24 %pad_img0_0_1, i24 %pad_img0_0_2, i24 %pad_img0_0_3, i24 %pad_img0_0_4, i24 %pad_img0_0_5, i24 %pad_img0_0_6, i24 %pad_img0_1_0, i24 %pad_img0_1_1, i24 %pad_img0_1_2, i24 %pad_img0_1_3, i24 %pad_img0_1_4, i24 %pad_img0_1_5, i24 %pad_img0_1_6, i24 %pad_img0_2_0, i24 %pad_img0_2_1, i24 %pad_img0_2_2, i24 %pad_img0_2_3, i24 %pad_img0_2_4, i24 %pad_img0_2_5, i24 %pad_img0_2_6, i24 %pad_img0_3_0, i24 %pad_img0_3_1, i24 %pad_img0_3_2, i24 %pad_img0_3_3, i24 %pad_img0_3_4, i24 %pad_img0_3_5, i24 %pad_img0_3_6, i24 %pad_img1, i24 %pad_img2, i24 %pad_img3_0_0, i24 %pad_img3_0_1, i24 %pad_img3_0_2, i24 %pad_img3_0_3, i24 %pad_img3_0_4, i24 %pad_img3_0_5, i24 %pad_img3_0_6, i24 %pad_img3_1_0, i24 %pad_img3_1_1, i24 %pad_img3_1_2, i24 %pad_img3_1_3, i24 %pad_img3_1_4, i24 %pad_img3_1_5, i24 %pad_img3_1_6, i24 %pad_img3_2_0, i24 %pad_img3_2_1, i24 %pad_img3_2_2, i24 %pad_img3_2_3, i24 %pad_img3_2_4, i24 %pad_img3_2_5, i24 %pad_img3_2_6, i24 %pad_img3_3_0, i24 %pad_img3_3_1, i24 %pad_img3_3_2, i24 %pad_img3_3_3, i24 %pad_img3_3_4, i24 %pad_img3_3_5, i24 %pad_img3_3_6, i24 %pad_img3_4_0, i24 %pad_img3_4_1, i24 %pad_img3_4_2, i24 %pad_img3_4_3, i24 %pad_img3_4_4, i24 %pad_img3_4_5, i24 %pad_img3_4_6, i24 %pad_img3_5_0, i24 %pad_img3_5_1, i24 %pad_img3_5_2, i24 %pad_img3_5_3, i24 %pad_img3_5_4, i24 %pad_img3_5_5, i24 %pad_img3_5_6, i24 %pad_img3_6_0, i24 %pad_img3_6_1, i24 %pad_img3_6_2, i24 %pad_img3_6_3, i24 %pad_img3_6_4, i24 %pad_img3_6_5, i24 %pad_img3_6_6, i24 %conv_to_pool_streams, i24 %conv_to_pool_streams_1, i24 %conv_to_pool_streams_2, i24 %conv_to_pool_streams_3, i6 %conv_biases, i8 %conv_weights_0_0, i7 %conv_weights_0_1, i8 %conv_weights_0_2, i8 %conv_weights_0_3, i9 %conv_weights_0_4, i8 %conv_weights_0_5, i9 %conv_weights_0_6, i8 %conv_weights_1_0, i9 %conv_weights_1_1, i8 %conv_weights_1_2, i9 %conv_weights_1_3, i8 %conv_weights_1_4, i9 %conv_weights_1_5, i8 %conv_weights_1_6, i8 %conv_weights_2_0, i9 %conv_weights_2_1, i8 %conv_weights_2_2, i8 %conv_weights_2_3, i9 %conv_weights_2_4, i8 %conv_weights_2_5, i8 %conv_weights_2_6, i8 %conv_weights_3_0, i9 %conv_weights_3_1, i9 %conv_weights_3_2, i8 %conv_weights_3_3, i9 %conv_weights_3_4, i9 %conv_weights_3_5, i8 %conv_weights_3_6, i8 %conv_weights_4_0, i8 %conv_weights_4_1, i9 %conv_weights_4_2, i9 %conv_weights_4_3, i8 %conv_weights_4_4, i9 %conv_weights_4_5, i9 %conv_weights_4_6, i9 %conv_weights_5_0, i9 %conv_weights_5_1, i9 %conv_weights_5_2, i9 %conv_weights_5_3, i9 %conv_weights_5_4, i7 %conv_weights_5_5, i9 %conv_weights_5_6, i9 %conv_weights_6_0, i9 %conv_weights_6_1, i10 %conv_weights_6_2, i9 %conv_weights_6_3, i9 %conv_weights_6_4, i9 %conv_weights_6_5, i9 %conv_weights_6_6" [CNN_Optimal/src/cnn.cpp:32]   --->   Operation 27 'call' 'call_ln32' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 28 [1/2] (0.00ns)   --->   "%call_ln32 = call void @convolutional_layer, i24 %pad_img0_0_0, i24 %pad_img0_0_1, i24 %pad_img0_0_2, i24 %pad_img0_0_3, i24 %pad_img0_0_4, i24 %pad_img0_0_5, i24 %pad_img0_0_6, i24 %pad_img0_1_0, i24 %pad_img0_1_1, i24 %pad_img0_1_2, i24 %pad_img0_1_3, i24 %pad_img0_1_4, i24 %pad_img0_1_5, i24 %pad_img0_1_6, i24 %pad_img0_2_0, i24 %pad_img0_2_1, i24 %pad_img0_2_2, i24 %pad_img0_2_3, i24 %pad_img0_2_4, i24 %pad_img0_2_5, i24 %pad_img0_2_6, i24 %pad_img0_3_0, i24 %pad_img0_3_1, i24 %pad_img0_3_2, i24 %pad_img0_3_3, i24 %pad_img0_3_4, i24 %pad_img0_3_5, i24 %pad_img0_3_6, i24 %pad_img1, i24 %pad_img2, i24 %pad_img3_0_0, i24 %pad_img3_0_1, i24 %pad_img3_0_2, i24 %pad_img3_0_3, i24 %pad_img3_0_4, i24 %pad_img3_0_5, i24 %pad_img3_0_6, i24 %pad_img3_1_0, i24 %pad_img3_1_1, i24 %pad_img3_1_2, i24 %pad_img3_1_3, i24 %pad_img3_1_4, i24 %pad_img3_1_5, i24 %pad_img3_1_6, i24 %pad_img3_2_0, i24 %pad_img3_2_1, i24 %pad_img3_2_2, i24 %pad_img3_2_3, i24 %pad_img3_2_4, i24 %pad_img3_2_5, i24 %pad_img3_2_6, i24 %pad_img3_3_0, i24 %pad_img3_3_1, i24 %pad_img3_3_2, i24 %pad_img3_3_3, i24 %pad_img3_3_4, i24 %pad_img3_3_5, i24 %pad_img3_3_6, i24 %pad_img3_4_0, i24 %pad_img3_4_1, i24 %pad_img3_4_2, i24 %pad_img3_4_3, i24 %pad_img3_4_4, i24 %pad_img3_4_5, i24 %pad_img3_4_6, i24 %pad_img3_5_0, i24 %pad_img3_5_1, i24 %pad_img3_5_2, i24 %pad_img3_5_3, i24 %pad_img3_5_4, i24 %pad_img3_5_5, i24 %pad_img3_5_6, i24 %pad_img3_6_0, i24 %pad_img3_6_1, i24 %pad_img3_6_2, i24 %pad_img3_6_3, i24 %pad_img3_6_4, i24 %pad_img3_6_5, i24 %pad_img3_6_6, i24 %conv_to_pool_streams, i24 %conv_to_pool_streams_1, i24 %conv_to_pool_streams_2, i24 %conv_to_pool_streams_3, i6 %conv_biases, i8 %conv_weights_0_0, i7 %conv_weights_0_1, i8 %conv_weights_0_2, i8 %conv_weights_0_3, i9 %conv_weights_0_4, i8 %conv_weights_0_5, i9 %conv_weights_0_6, i8 %conv_weights_1_0, i9 %conv_weights_1_1, i8 %conv_weights_1_2, i9 %conv_weights_1_3, i8 %conv_weights_1_4, i9 %conv_weights_1_5, i8 %conv_weights_1_6, i8 %conv_weights_2_0, i9 %conv_weights_2_1, i8 %conv_weights_2_2, i8 %conv_weights_2_3, i9 %conv_weights_2_4, i8 %conv_weights_2_5, i8 %conv_weights_2_6, i8 %conv_weights_3_0, i9 %conv_weights_3_1, i9 %conv_weights_3_2, i8 %conv_weights_3_3, i9 %conv_weights_3_4, i9 %conv_weights_3_5, i8 %conv_weights_3_6, i8 %conv_weights_4_0, i8 %conv_weights_4_1, i9 %conv_weights_4_2, i9 %conv_weights_4_3, i8 %conv_weights_4_4, i9 %conv_weights_4_5, i9 %conv_weights_4_6, i9 %conv_weights_5_0, i9 %conv_weights_5_1, i9 %conv_weights_5_2, i9 %conv_weights_5_3, i9 %conv_weights_5_4, i7 %conv_weights_5_5, i9 %conv_weights_5_6, i9 %conv_weights_6_0, i9 %conv_weights_6_1, i10 %conv_weights_6_2, i9 %conv_weights_6_3, i9 %conv_weights_6_4, i9 %conv_weights_6_5, i9 %conv_weights_6_6" [CNN_Optimal/src/cnn.cpp:32]   --->   Operation 28 'call' 'call_ln32' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 29 [2/2] (0.00ns)   --->   "%call_ln45 = call void @max_pooling_layer, i24 %conv_to_pool_streams, i24 %conv_to_pool_streams_1, i24 %conv_to_pool_streams_2, i24 %conv_to_pool_streams_3, i24 %pool_to_flat_streams, i24 %pool_to_flat_streams_1, i24 %pool_to_flat_streams_2, i24 %pool_to_flat_streams_3" [CNN_Optimal/src/cnn.cpp:45]   --->   Operation 29 'call' 'call_ln45' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 30 [1/2] (0.00ns)   --->   "%call_ln45 = call void @max_pooling_layer, i24 %conv_to_pool_streams, i24 %conv_to_pool_streams_1, i24 %conv_to_pool_streams_2, i24 %conv_to_pool_streams_3, i24 %pool_to_flat_streams, i24 %pool_to_flat_streams_1, i24 %pool_to_flat_streams_2, i24 %pool_to_flat_streams_3" [CNN_Optimal/src/cnn.cpp:45]   --->   Operation 30 'call' 'call_ln45' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 31 [2/2] (0.00ns)   --->   "%call_ln55 = call void @flattening_layer, i24 %pool_to_flat_streams, i24 %pool_to_flat_streams_1, i24 %pool_to_flat_streams_2, i24 %pool_to_flat_streams_3, i24 %flat_to_dense_streams, i24 %flat_to_dense_streams_1, i24 %flat_to_dense_streams_2, i24 %flat_to_dense_streams_3" [CNN_Optimal/src/cnn.cpp:55]   --->   Operation 31 'call' 'call_ln55' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 32 [1/2] (0.00ns)   --->   "%call_ln55 = call void @flattening_layer, i24 %pool_to_flat_streams, i24 %pool_to_flat_streams_1, i24 %pool_to_flat_streams_2, i24 %pool_to_flat_streams_3, i24 %flat_to_dense_streams, i24 %flat_to_dense_streams_1, i24 %flat_to_dense_streams_2, i24 %flat_to_dense_streams_3" [CNN_Optimal/src/cnn.cpp:55]   --->   Operation 32 'call' 'call_ln55' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 33 [2/2] (0.00ns)   --->   "%call_ln59 = call void @dense_layer, i24 %flat_to_dense_streams, i24 %flat_to_dense_streams_1, i24 %flat_to_dense_streams_2, i24 %flat_to_dense_streams_3, i24 %dense_to_softmax_streams, i24 %dense_to_softmax_streams_1, i24 %dense_to_softmax_streams_2, i24 %dense_to_softmax_streams_3, i9 %dense_weights_0_0, i9 %dense_weights_0_1, i9 %dense_weights_0_2, i9 %dense_weights_0_3, i9 %dense_weights_0_4, i9 %dense_weights_0_5, i9 %dense_weights_0_6, i9 %dense_weights_0_7, i9 %dense_weights_0_8, i9 %dense_weights_0_9, i9 %dense_weights_1_0, i9 %dense_weights_1_1, i9 %dense_weights_1_2, i9 %dense_weights_1_3, i9 %dense_weights_1_4, i9 %dense_weights_1_5, i8 %dense_weights_1_6, i9 %dense_weights_1_7, i9 %dense_weights_1_8, i9 %dense_weights_1_9" [CNN_Optimal/src/cnn.cpp:59]   --->   Operation 33 'call' 'call_ln59' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 34 [1/2] (0.00ns)   --->   "%call_ln59 = call void @dense_layer, i24 %flat_to_dense_streams, i24 %flat_to_dense_streams_1, i24 %flat_to_dense_streams_2, i24 %flat_to_dense_streams_3, i24 %dense_to_softmax_streams, i24 %dense_to_softmax_streams_1, i24 %dense_to_softmax_streams_2, i24 %dense_to_softmax_streams_3, i9 %dense_weights_0_0, i9 %dense_weights_0_1, i9 %dense_weights_0_2, i9 %dense_weights_0_3, i9 %dense_weights_0_4, i9 %dense_weights_0_5, i9 %dense_weights_0_6, i9 %dense_weights_0_7, i9 %dense_weights_0_8, i9 %dense_weights_0_9, i9 %dense_weights_1_0, i9 %dense_weights_1_1, i9 %dense_weights_1_2, i9 %dense_weights_1_3, i9 %dense_weights_1_4, i9 %dense_weights_1_5, i8 %dense_weights_1_6, i9 %dense_weights_1_7, i9 %dense_weights_1_8, i9 %dense_weights_1_9" [CNN_Optimal/src/cnn.cpp:59]   --->   Operation 34 'call' 'call_ln59' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 35 [2/2] (0.00ns)   --->   "%call_ln62 = call void @dense_layer_soft_max, i24 %dense_to_softmax_streams, i24 %dense_to_softmax_streams_1, i24 %dense_to_softmax_streams_2, i24 %dense_to_softmax_streams_3, i24 %prediction, i7 %dense_biases" [CNN_Optimal/src/cnn.cpp:62]   --->   Operation 35 'call' 'call_ln62' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 36 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln21 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_3" [CNN_Optimal/src/cnn.cpp:21]   --->   Operation 36 'specdataflowpipeline' 'specdataflowpipeline_ln21' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %prediction, void @empty_4, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 38 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @conv_to_pool_streams_str, i32 1, void @p_str, void @p_str, i32 784, i32 784, i24 %conv_to_pool_streams, i24 %conv_to_pool_streams"   --->   Operation 38 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %conv_to_pool_streams, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 40 [1/1] (0.00ns)   --->   "%empty_35 = specchannel i32 @_ssdm_op_SpecChannel, void @conv_to_pool_streams_OC_1_str, i32 1, void @p_str, void @p_str, i32 784, i32 784, i24 %conv_to_pool_streams_1, i24 %conv_to_pool_streams_1"   --->   Operation 40 'specchannel' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %conv_to_pool_streams_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 42 [1/1] (0.00ns)   --->   "%empty_36 = specchannel i32 @_ssdm_op_SpecChannel, void @conv_to_pool_streams_OC_2_str, i32 1, void @p_str, void @p_str, i32 784, i32 784, i24 %conv_to_pool_streams_2, i24 %conv_to_pool_streams_2"   --->   Operation 42 'specchannel' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %conv_to_pool_streams_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 44 [1/1] (0.00ns)   --->   "%empty_37 = specchannel i32 @_ssdm_op_SpecChannel, void @conv_to_pool_streams_OC_3_str, i32 1, void @p_str, void @p_str, i32 784, i32 784, i24 %conv_to_pool_streams_3, i24 %conv_to_pool_streams_3"   --->   Operation 44 'specchannel' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %conv_to_pool_streams_3, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 46 [1/1] (0.00ns)   --->   "%empty_38 = specchannel i32 @_ssdm_op_SpecChannel, void @pool_to_flat_streams_str, i32 1, void @p_str, void @p_str, i32 196, i32 196, i24 %pool_to_flat_streams, i24 %pool_to_flat_streams"   --->   Operation 46 'specchannel' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %pool_to_flat_streams, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 48 [1/1] (0.00ns)   --->   "%empty_39 = specchannel i32 @_ssdm_op_SpecChannel, void @pool_to_flat_streams_OC_1_str, i32 1, void @p_str, void @p_str, i32 196, i32 196, i24 %pool_to_flat_streams_1, i24 %pool_to_flat_streams_1"   --->   Operation 48 'specchannel' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %pool_to_flat_streams_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 50 [1/1] (0.00ns)   --->   "%empty_40 = specchannel i32 @_ssdm_op_SpecChannel, void @pool_to_flat_streams_OC_2_str, i32 1, void @p_str, void @p_str, i32 196, i32 196, i24 %pool_to_flat_streams_2, i24 %pool_to_flat_streams_2"   --->   Operation 50 'specchannel' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %pool_to_flat_streams_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 52 [1/1] (0.00ns)   --->   "%empty_41 = specchannel i32 @_ssdm_op_SpecChannel, void @pool_to_flat_streams_OC_3_str, i32 1, void @p_str, void @p_str, i32 196, i32 196, i24 %pool_to_flat_streams_3, i24 %pool_to_flat_streams_3"   --->   Operation 52 'specchannel' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %pool_to_flat_streams_3, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 54 [1/1] (0.00ns)   --->   "%empty_42 = specchannel i32 @_ssdm_op_SpecChannel, void @flat_to_dense_streams_str, i32 1, void @p_str, void @p_str, i32 196, i32 196, i24 %flat_to_dense_streams, i24 %flat_to_dense_streams"   --->   Operation 54 'specchannel' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %flat_to_dense_streams, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 56 [1/1] (0.00ns)   --->   "%empty_43 = specchannel i32 @_ssdm_op_SpecChannel, void @flat_to_dense_streams_OC_1_str, i32 1, void @p_str, void @p_str, i32 196, i32 196, i24 %flat_to_dense_streams_1, i24 %flat_to_dense_streams_1"   --->   Operation 56 'specchannel' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %flat_to_dense_streams_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 58 [1/1] (0.00ns)   --->   "%empty_44 = specchannel i32 @_ssdm_op_SpecChannel, void @flat_to_dense_streams_OC_2_str, i32 1, void @p_str, void @p_str, i32 196, i32 196, i24 %flat_to_dense_streams_2, i24 %flat_to_dense_streams_2"   --->   Operation 58 'specchannel' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %flat_to_dense_streams_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%empty_45 = specchannel i32 @_ssdm_op_SpecChannel, void @flat_to_dense_streams_OC_3_str, i32 1, void @p_str, void @p_str, i32 196, i32 196, i24 %flat_to_dense_streams_3, i24 %flat_to_dense_streams_3"   --->   Operation 60 'specchannel' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %flat_to_dense_streams_3, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 62 [1/1] (0.00ns)   --->   "%empty_46 = specchannel i32 @_ssdm_op_SpecChannel, void @dense_to_softmax_streams_str, i32 1, void @p_str, void @p_str, i32 10, i32 10, i24 %dense_to_softmax_streams, i24 %dense_to_softmax_streams"   --->   Operation 62 'specchannel' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %dense_to_softmax_streams, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "%empty_47 = specchannel i32 @_ssdm_op_SpecChannel, void @dense_to_softmax_streams_OC_1_str, i32 1, void @p_str, void @p_str, i32 10, i32 10, i24 %dense_to_softmax_streams_1, i24 %dense_to_softmax_streams_1"   --->   Operation 64 'specchannel' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %dense_to_softmax_streams_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 66 [1/1] (0.00ns)   --->   "%empty_48 = specchannel i32 @_ssdm_op_SpecChannel, void @dense_to_softmax_streams_OC_2_str, i32 1, void @p_str, void @p_str, i32 10, i32 10, i24 %dense_to_softmax_streams_2, i24 %dense_to_softmax_streams_2"   --->   Operation 66 'specchannel' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %dense_to_softmax_streams_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 68 [1/1] (0.00ns)   --->   "%empty_49 = specchannel i32 @_ssdm_op_SpecChannel, void @dense_to_softmax_streams_OC_3_str, i32 1, void @p_str, void @p_str, i32 10, i32 10, i24 %dense_to_softmax_streams_3, i24 %dense_to_softmax_streams_3"   --->   Operation 68 'specchannel' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %dense_to_softmax_streams_3, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 70 [1/2] (0.00ns)   --->   "%call_ln62 = call void @dense_layer_soft_max, i24 %dense_to_softmax_streams, i24 %dense_to_softmax_streams_1, i24 %dense_to_softmax_streams_2, i24 %dense_to_softmax_streams_3, i24 %prediction, i7 %dense_biases" [CNN_Optimal/src/cnn.cpp:62]   --->   Operation 70 'call' 'call_ln62' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 71 [1/1] (0.00ns)   --->   "%ret_ln63 = ret" [CNN_Optimal/src/cnn.cpp:63]   --->   Operation 71 'ret' 'ret_ln63' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ pad_img0_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11111113333333333]; IO mode=ap_memory:ce=0
Port [ pad_img0_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11111113333333333]; IO mode=ap_memory:ce=0
Port [ pad_img0_0_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11111113333333333]; IO mode=ap_memory:ce=0
Port [ pad_img0_0_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11111113333333333]; IO mode=ap_memory:ce=0
Port [ pad_img0_0_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11111113333333333]; IO mode=ap_memory:ce=0
Port [ pad_img0_0_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11111113333333333]; IO mode=ap_memory:ce=0
Port [ pad_img0_0_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11111113333333333]; IO mode=ap_memory:ce=0
Port [ pad_img0_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11111113333333333]; IO mode=ap_memory:ce=0
Port [ pad_img0_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11111113333333333]; IO mode=ap_memory:ce=0
Port [ pad_img0_1_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11111113333333333]; IO mode=ap_memory:ce=0
Port [ pad_img0_1_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11111113333333333]; IO mode=ap_memory:ce=0
Port [ pad_img0_1_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11111113333333333]; IO mode=ap_memory:ce=0
Port [ pad_img0_1_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11111113333333333]; IO mode=ap_memory:ce=0
Port [ pad_img0_1_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11111113333333333]; IO mode=ap_memory:ce=0
Port [ pad_img0_2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11111113333333333]; IO mode=ap_memory:ce=0
Port [ pad_img0_2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11111113333333333]; IO mode=ap_memory:ce=0
Port [ pad_img0_2_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11111113333333333]; IO mode=ap_memory:ce=0
Port [ pad_img0_2_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11111113333333333]; IO mode=ap_memory:ce=0
Port [ pad_img0_2_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11111113333333333]; IO mode=ap_memory:ce=0
Port [ pad_img0_2_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11111113333333333]; IO mode=ap_memory:ce=0
Port [ pad_img0_2_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11111113333333333]; IO mode=ap_memory:ce=0
Port [ pad_img0_3_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11111113333333333]; IO mode=ap_memory:ce=0
Port [ pad_img0_3_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11111113333333333]; IO mode=ap_memory:ce=0
Port [ pad_img0_3_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11111113333333333]; IO mode=ap_memory:ce=0
Port [ pad_img0_3_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11111113333333333]; IO mode=ap_memory:ce=0
Port [ pad_img0_3_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11111113333333333]; IO mode=ap_memory:ce=0
Port [ pad_img0_3_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11111113333333333]; IO mode=ap_memory:ce=0
Port [ pad_img0_3_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11111113333333333]; IO mode=ap_memory:ce=0
Port [ pad_img1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ pad_img2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ pad_img3_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_0_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_0_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_0_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_0_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_0_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_1_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_1_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_1_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_1_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_1_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_2_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_2_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_2_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_2_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_2_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_3_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_3_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_3_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_3_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_3_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_3_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_3_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_4_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_4_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_4_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_4_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_4_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_4_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_4_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_5_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_5_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_5_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_5_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_5_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_5_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_5_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_6_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_6_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_6_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_6_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_6_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_6_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img3_6_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ prediction]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ conv_biases]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_0_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_0_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_0_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_0_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_1_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_1_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_1_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_1_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_1_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_2_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_2_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_2_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_2_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_2_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_2_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_2_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_3_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_3_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_3_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_3_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_3_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_3_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_3_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_4_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_4_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_4_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_4_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_4_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_4_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_4_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_5_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_5_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_5_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_5_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_5_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_5_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_5_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_6_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_6_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_6_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_6_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_6_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_6_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_6_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_0_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_0_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_0_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_0_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_0_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_0_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_0_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_1_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_1_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_1_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_1_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_1_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_1_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_1_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_1_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_biases]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
conv_to_pool_streams       (alloca              ) [ 01111111111]
conv_to_pool_streams_1     (alloca              ) [ 01111111111]
conv_to_pool_streams_2     (alloca              ) [ 01111111111]
conv_to_pool_streams_3     (alloca              ) [ 01111111111]
pool_to_flat_streams       (alloca              ) [ 00111111111]
pool_to_flat_streams_1     (alloca              ) [ 00111111111]
pool_to_flat_streams_2     (alloca              ) [ 00111111111]
pool_to_flat_streams_3     (alloca              ) [ 00111111111]
flat_to_dense_streams      (alloca              ) [ 00111111111]
flat_to_dense_streams_1    (alloca              ) [ 00111111111]
flat_to_dense_streams_2    (alloca              ) [ 00111111111]
flat_to_dense_streams_3    (alloca              ) [ 00111111111]
dense_to_softmax_streams   (alloca              ) [ 00111111111]
dense_to_softmax_streams_1 (alloca              ) [ 00111111111]
dense_to_softmax_streams_2 (alloca              ) [ 00111111111]
dense_to_softmax_streams_3 (alloca              ) [ 00111111111]
call_ln32                  (call                ) [ 00000000000]
call_ln45                  (call                ) [ 00000000000]
call_ln55                  (call                ) [ 00000000000]
call_ln59                  (call                ) [ 00000000000]
specdataflowpipeline_ln21  (specdataflowpipeline) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
empty                      (specchannel         ) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
empty_35                   (specchannel         ) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
empty_36                   (specchannel         ) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
empty_37                   (specchannel         ) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
empty_38                   (specchannel         ) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
empty_39                   (specchannel         ) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
empty_40                   (specchannel         ) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
empty_41                   (specchannel         ) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
empty_42                   (specchannel         ) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
empty_43                   (specchannel         ) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
empty_44                   (specchannel         ) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
empty_45                   (specchannel         ) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
empty_46                   (specchannel         ) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
empty_47                   (specchannel         ) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
empty_48                   (specchannel         ) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
empty_49                   (specchannel         ) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
call_ln62                  (call                ) [ 00000000000]
ret_ln63                   (ret                 ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="pad_img0_0_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0_0_0"/><MemPortTyVec>1 1 1 1 1 1 1 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pad_img0_0_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0_0_1"/><MemPortTyVec>1 1 1 1 1 1 1 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pad_img0_0_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0_0_2"/><MemPortTyVec>1 1 1 1 1 1 1 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pad_img0_0_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0_0_3"/><MemPortTyVec>1 1 1 1 1 1 1 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pad_img0_0_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0_0_4"/><MemPortTyVec>1 1 1 1 1 1 1 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="pad_img0_0_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0_0_5"/><MemPortTyVec>1 1 1 1 1 1 1 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="pad_img0_0_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0_0_6"/><MemPortTyVec>1 1 1 1 1 1 1 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="pad_img0_1_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0_1_0"/><MemPortTyVec>1 1 1 1 1 1 1 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="pad_img0_1_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0_1_1"/><MemPortTyVec>1 1 1 1 1 1 1 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="pad_img0_1_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0_1_2"/><MemPortTyVec>1 1 1 1 1 1 1 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="pad_img0_1_3">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0_1_3"/><MemPortTyVec>1 1 1 1 1 1 1 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="pad_img0_1_4">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0_1_4"/><MemPortTyVec>1 1 1 1 1 1 1 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="pad_img0_1_5">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0_1_5"/><MemPortTyVec>1 1 1 1 1 1 1 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="pad_img0_1_6">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0_1_6"/><MemPortTyVec>1 1 1 1 1 1 1 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="pad_img0_2_0">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0_2_0"/><MemPortTyVec>1 1 1 1 1 1 1 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="pad_img0_2_1">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0_2_1"/><MemPortTyVec>1 1 1 1 1 1 1 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="pad_img0_2_2">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0_2_2"/><MemPortTyVec>1 1 1 1 1 1 1 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="pad_img0_2_3">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0_2_3"/><MemPortTyVec>1 1 1 1 1 1 1 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="pad_img0_2_4">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0_2_4"/><MemPortTyVec>1 1 1 1 1 1 1 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="pad_img0_2_5">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0_2_5"/><MemPortTyVec>1 1 1 1 1 1 1 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="pad_img0_2_6">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0_2_6"/><MemPortTyVec>1 1 1 1 1 1 1 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="pad_img0_3_0">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0_3_0"/><MemPortTyVec>1 1 1 1 1 1 1 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="pad_img0_3_1">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0_3_1"/><MemPortTyVec>1 1 1 1 1 1 1 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="pad_img0_3_2">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0_3_2"/><MemPortTyVec>1 1 1 1 1 1 1 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="pad_img0_3_3">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0_3_3"/><MemPortTyVec>1 1 1 1 1 1 1 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="pad_img0_3_4">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0_3_4"/><MemPortTyVec>1 1 1 1 1 1 1 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="pad_img0_3_5">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0_3_5"/><MemPortTyVec>1 1 1 1 1 1 1 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="pad_img0_3_6">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0_3_6"/><MemPortTyVec>1 1 1 1 1 1 1 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="pad_img1">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="pad_img2">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="pad_img3_0_0">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_0_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="pad_img3_0_1">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_0_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="pad_img3_0_2">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_0_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="pad_img3_0_3">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_0_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="pad_img3_0_4">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_0_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="pad_img3_0_5">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_0_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="pad_img3_0_6">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_0_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="pad_img3_1_0">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_1_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="pad_img3_1_1">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_1_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="pad_img3_1_2">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_1_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="pad_img3_1_3">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_1_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="pad_img3_1_4">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_1_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="pad_img3_1_5">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_1_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="pad_img3_1_6">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_1_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="pad_img3_2_0">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_2_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="pad_img3_2_1">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_2_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="pad_img3_2_2">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_2_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="pad_img3_2_3">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_2_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="pad_img3_2_4">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_2_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="pad_img3_2_5">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_2_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="pad_img3_2_6">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_2_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="pad_img3_3_0">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_3_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="pad_img3_3_1">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_3_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="pad_img3_3_2">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_3_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="pad_img3_3_3">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_3_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="pad_img3_3_4">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_3_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="pad_img3_3_5">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_3_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="pad_img3_3_6">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_3_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="pad_img3_4_0">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_4_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="pad_img3_4_1">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_4_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="pad_img3_4_2">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_4_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="pad_img3_4_3">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_4_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="pad_img3_4_4">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_4_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="pad_img3_4_5">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_4_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="pad_img3_4_6">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_4_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="pad_img3_5_0">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_5_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="pad_img3_5_1">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_5_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="pad_img3_5_2">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_5_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="pad_img3_5_3">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_5_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="138" class="1000" name="pad_img3_5_4">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_5_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="140" class="1000" name="pad_img3_5_5">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_5_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="142" class="1000" name="pad_img3_5_6">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_5_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="144" class="1000" name="pad_img3_6_0">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_6_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="146" class="1000" name="pad_img3_6_1">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_6_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="148" class="1000" name="pad_img3_6_2">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_6_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="150" class="1000" name="pad_img3_6_3">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_6_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="152" class="1000" name="pad_img3_6_4">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_6_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="154" class="1000" name="pad_img3_6_5">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_6_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="156" class="1000" name="pad_img3_6_6">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3_6_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="158" class="1000" name="prediction">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prediction"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="160" class="1000" name="conv_biases">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_biases"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="162" class="1000" name="conv_weights_0_0">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_0_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="164" class="1000" name="conv_weights_0_1">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_0_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="166" class="1000" name="conv_weights_0_2">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_0_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="168" class="1000" name="conv_weights_0_3">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_0_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="170" class="1000" name="conv_weights_0_4">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_0_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="172" class="1000" name="conv_weights_0_5">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_0_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="174" class="1000" name="conv_weights_0_6">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_0_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="176" class="1000" name="conv_weights_1_0">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="178" class="1000" name="conv_weights_1_1">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="180" class="1000" name="conv_weights_1_2">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_1_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="182" class="1000" name="conv_weights_1_3">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_1_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="184" class="1000" name="conv_weights_1_4">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_1_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="186" class="1000" name="conv_weights_1_5">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_1_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="188" class="1000" name="conv_weights_1_6">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_1_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="190" class="1000" name="conv_weights_2_0">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_2_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="192" class="1000" name="conv_weights_2_1">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_2_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="194" class="1000" name="conv_weights_2_2">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_2_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="196" class="1000" name="conv_weights_2_3">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_2_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="198" class="1000" name="conv_weights_2_4">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_2_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="200" class="1000" name="conv_weights_2_5">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_2_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="202" class="1000" name="conv_weights_2_6">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_2_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="204" class="1000" name="conv_weights_3_0">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_3_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="206" class="1000" name="conv_weights_3_1">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_3_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="208" class="1000" name="conv_weights_3_2">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_3_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="210" class="1000" name="conv_weights_3_3">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_3_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="212" class="1000" name="conv_weights_3_4">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_3_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="214" class="1000" name="conv_weights_3_5">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_3_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="216" class="1000" name="conv_weights_3_6">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_3_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="218" class="1000" name="conv_weights_4_0">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_4_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="220" class="1000" name="conv_weights_4_1">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_4_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="222" class="1000" name="conv_weights_4_2">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_4_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="224" class="1000" name="conv_weights_4_3">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_4_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="226" class="1000" name="conv_weights_4_4">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_4_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="228" class="1000" name="conv_weights_4_5">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_4_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="230" class="1000" name="conv_weights_4_6">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_4_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="232" class="1000" name="conv_weights_5_0">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_5_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="234" class="1000" name="conv_weights_5_1">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_5_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="236" class="1000" name="conv_weights_5_2">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_5_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="238" class="1000" name="conv_weights_5_3">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_5_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="240" class="1000" name="conv_weights_5_4">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_5_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="242" class="1000" name="conv_weights_5_5">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_5_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="244" class="1000" name="conv_weights_5_6">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_5_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="246" class="1000" name="conv_weights_6_0">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_6_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="248" class="1000" name="conv_weights_6_1">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_6_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="250" class="1000" name="conv_weights_6_2">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_6_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="252" class="1000" name="conv_weights_6_3">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_6_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="254" class="1000" name="conv_weights_6_4">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_6_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="256" class="1000" name="conv_weights_6_5">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_6_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="258" class="1000" name="conv_weights_6_6">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_6_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="260" class="1000" name="dense_weights_0_0">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_0_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="262" class="1000" name="dense_weights_0_1">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_0_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="264" class="1000" name="dense_weights_0_2">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_0_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="266" class="1000" name="dense_weights_0_3">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_0_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="268" class="1000" name="dense_weights_0_4">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_0_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="270" class="1000" name="dense_weights_0_5">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_0_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="272" class="1000" name="dense_weights_0_6">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_0_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="274" class="1000" name="dense_weights_0_7">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_0_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="276" class="1000" name="dense_weights_0_8">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_0_8"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="278" class="1000" name="dense_weights_0_9">
<pin_list>
<pin id="279" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_0_9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="280" class="1000" name="dense_weights_1_0">
<pin_list>
<pin id="281" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="282" class="1000" name="dense_weights_1_1">
<pin_list>
<pin id="283" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="284" class="1000" name="dense_weights_1_2">
<pin_list>
<pin id="285" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_1_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="286" class="1000" name="dense_weights_1_3">
<pin_list>
<pin id="287" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_1_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="288" class="1000" name="dense_weights_1_4">
<pin_list>
<pin id="289" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_1_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="290" class="1000" name="dense_weights_1_5">
<pin_list>
<pin id="291" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_1_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="292" class="1000" name="dense_weights_1_6">
<pin_list>
<pin id="293" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_1_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="294" class="1000" name="dense_weights_1_7">
<pin_list>
<pin id="295" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_1_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="296" class="1000" name="dense_weights_1_8">
<pin_list>
<pin id="297" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_1_8"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="298" class="1000" name="dense_weights_1_9">
<pin_list>
<pin id="299" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_1_9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="300" class="1000" name="dense_biases">
<pin_list>
<pin id="301" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_biases"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="302" class="1001" name="const_302">
<pin_list>
<pin id="303" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="304" class="1001" name="const_304">
<pin_list>
<pin id="305" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convolutional_layer"/></StgValue>
</bind>
</comp>

<comp id="306" class="1001" name="const_306">
<pin_list>
<pin id="307" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pooling_layer"/></StgValue>
</bind>
</comp>

<comp id="308" class="1001" name="const_308">
<pin_list>
<pin id="309" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flattening_layer"/></StgValue>
</bind>
</comp>

<comp id="310" class="1001" name="const_310">
<pin_list>
<pin id="311" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_layer"/></StgValue>
</bind>
</comp>

<comp id="312" class="1001" name="const_312">
<pin_list>
<pin id="313" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_layer_soft_max"/></StgValue>
</bind>
</comp>

<comp id="314" class="1001" name="const_314">
<pin_list>
<pin id="315" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="316" class="1001" name="const_316">
<pin_list>
<pin id="317" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="318" class="1001" name="const_318">
<pin_list>
<pin id="319" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="320" class="1001" name="const_320">
<pin_list>
<pin id="321" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="322" class="1001" name="const_322">
<pin_list>
<pin id="323" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="324" class="1001" name="const_324">
<pin_list>
<pin id="325" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="326" class="1001" name="const_326">
<pin_list>
<pin id="327" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="328" class="1001" name="const_328">
<pin_list>
<pin id="329" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_to_pool_streams_str"/></StgValue>
</bind>
</comp>

<comp id="330" class="1001" name="const_330">
<pin_list>
<pin id="331" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="332" class="1001" name="const_332">
<pin_list>
<pin id="333" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="334" class="1001" name="const_334">
<pin_list>
<pin id="335" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="336" class="1001" name="const_336">
<pin_list>
<pin id="337" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="338" class="1001" name="const_338">
<pin_list>
<pin id="339" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_to_pool_streams_OC_1_str"/></StgValue>
</bind>
</comp>

<comp id="340" class="1001" name="const_340">
<pin_list>
<pin id="341" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_to_pool_streams_OC_2_str"/></StgValue>
</bind>
</comp>

<comp id="342" class="1001" name="const_342">
<pin_list>
<pin id="343" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_to_pool_streams_OC_3_str"/></StgValue>
</bind>
</comp>

<comp id="344" class="1001" name="const_344">
<pin_list>
<pin id="345" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_to_flat_streams_str"/></StgValue>
</bind>
</comp>

<comp id="346" class="1001" name="const_346">
<pin_list>
<pin id="347" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="348" class="1001" name="const_348">
<pin_list>
<pin id="349" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_to_flat_streams_OC_1_str"/></StgValue>
</bind>
</comp>

<comp id="350" class="1001" name="const_350">
<pin_list>
<pin id="351" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_to_flat_streams_OC_2_str"/></StgValue>
</bind>
</comp>

<comp id="352" class="1001" name="const_352">
<pin_list>
<pin id="353" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_to_flat_streams_OC_3_str"/></StgValue>
</bind>
</comp>

<comp id="354" class="1001" name="const_354">
<pin_list>
<pin id="355" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat_to_dense_streams_str"/></StgValue>
</bind>
</comp>

<comp id="356" class="1001" name="const_356">
<pin_list>
<pin id="357" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat_to_dense_streams_OC_1_str"/></StgValue>
</bind>
</comp>

<comp id="358" class="1001" name="const_358">
<pin_list>
<pin id="359" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat_to_dense_streams_OC_2_str"/></StgValue>
</bind>
</comp>

<comp id="360" class="1001" name="const_360">
<pin_list>
<pin id="361" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat_to_dense_streams_OC_3_str"/></StgValue>
</bind>
</comp>

<comp id="362" class="1001" name="const_362">
<pin_list>
<pin id="363" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_to_softmax_streams_str"/></StgValue>
</bind>
</comp>

<comp id="364" class="1001" name="const_364">
<pin_list>
<pin id="365" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="366" class="1001" name="const_366">
<pin_list>
<pin id="367" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_to_softmax_streams_OC_1_str"/></StgValue>
</bind>
</comp>

<comp id="368" class="1001" name="const_368">
<pin_list>
<pin id="369" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_to_softmax_streams_OC_2_str"/></StgValue>
</bind>
</comp>

<comp id="370" class="1001" name="const_370">
<pin_list>
<pin id="371" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_to_softmax_streams_OC_3_str"/></StgValue>
</bind>
</comp>

<comp id="372" class="1004" name="conv_to_pool_streams_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_to_pool_streams/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="conv_to_pool_streams_1_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_to_pool_streams_1/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="conv_to_pool_streams_2_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_to_pool_streams_2/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="conv_to_pool_streams_3_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_to_pool_streams_3/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="pool_to_flat_streams_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pool_to_flat_streams/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="pool_to_flat_streams_1_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pool_to_flat_streams_1/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="pool_to_flat_streams_2_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="0"/>
<pin id="398" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pool_to_flat_streams_2/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="pool_to_flat_streams_3_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pool_to_flat_streams_3/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="flat_to_dense_streams_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="1" index="1" bw="24" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="flat_to_dense_streams/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="flat_to_dense_streams_1_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="1" index="1" bw="24" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="flat_to_dense_streams_1/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="flat_to_dense_streams_2_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="1" index="1" bw="24" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="flat_to_dense_streams_2/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="flat_to_dense_streams_3_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="1" index="1" bw="24" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="flat_to_dense_streams_3/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="dense_to_softmax_streams_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="1" index="1" bw="24" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dense_to_softmax_streams/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="dense_to_softmax_streams_1_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="1" index="1" bw="24" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dense_to_softmax_streams_1/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="dense_to_softmax_streams_2_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="1" index="1" bw="24" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dense_to_softmax_streams_2/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="dense_to_softmax_streams_3_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="1" index="1" bw="24" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dense_to_softmax_streams_3/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="grp_convolutional_layer_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="0" slack="0"/>
<pin id="438" dir="0" index="1" bw="24" slack="0"/>
<pin id="439" dir="0" index="2" bw="24" slack="0"/>
<pin id="440" dir="0" index="3" bw="24" slack="0"/>
<pin id="441" dir="0" index="4" bw="24" slack="0"/>
<pin id="442" dir="0" index="5" bw="24" slack="0"/>
<pin id="443" dir="0" index="6" bw="24" slack="0"/>
<pin id="444" dir="0" index="7" bw="24" slack="0"/>
<pin id="445" dir="0" index="8" bw="24" slack="0"/>
<pin id="446" dir="0" index="9" bw="24" slack="0"/>
<pin id="447" dir="0" index="10" bw="24" slack="0"/>
<pin id="448" dir="0" index="11" bw="24" slack="0"/>
<pin id="449" dir="0" index="12" bw="24" slack="0"/>
<pin id="450" dir="0" index="13" bw="24" slack="0"/>
<pin id="451" dir="0" index="14" bw="24" slack="0"/>
<pin id="452" dir="0" index="15" bw="24" slack="0"/>
<pin id="453" dir="0" index="16" bw="24" slack="0"/>
<pin id="454" dir="0" index="17" bw="24" slack="0"/>
<pin id="455" dir="0" index="18" bw="24" slack="0"/>
<pin id="456" dir="0" index="19" bw="24" slack="0"/>
<pin id="457" dir="0" index="20" bw="24" slack="0"/>
<pin id="458" dir="0" index="21" bw="24" slack="0"/>
<pin id="459" dir="0" index="22" bw="24" slack="0"/>
<pin id="460" dir="0" index="23" bw="24" slack="0"/>
<pin id="461" dir="0" index="24" bw="24" slack="0"/>
<pin id="462" dir="0" index="25" bw="24" slack="0"/>
<pin id="463" dir="0" index="26" bw="24" slack="0"/>
<pin id="464" dir="0" index="27" bw="24" slack="0"/>
<pin id="465" dir="0" index="28" bw="24" slack="0"/>
<pin id="466" dir="0" index="29" bw="24" slack="0"/>
<pin id="467" dir="0" index="30" bw="24" slack="0"/>
<pin id="468" dir="0" index="31" bw="24" slack="0"/>
<pin id="469" dir="0" index="32" bw="24" slack="0"/>
<pin id="470" dir="0" index="33" bw="24" slack="0"/>
<pin id="471" dir="0" index="34" bw="24" slack="0"/>
<pin id="472" dir="0" index="35" bw="24" slack="0"/>
<pin id="473" dir="0" index="36" bw="24" slack="0"/>
<pin id="474" dir="0" index="37" bw="24" slack="0"/>
<pin id="475" dir="0" index="38" bw="24" slack="0"/>
<pin id="476" dir="0" index="39" bw="24" slack="0"/>
<pin id="477" dir="0" index="40" bw="24" slack="0"/>
<pin id="478" dir="0" index="41" bw="24" slack="0"/>
<pin id="479" dir="0" index="42" bw="24" slack="0"/>
<pin id="480" dir="0" index="43" bw="24" slack="0"/>
<pin id="481" dir="0" index="44" bw="24" slack="0"/>
<pin id="482" dir="0" index="45" bw="24" slack="0"/>
<pin id="483" dir="0" index="46" bw="24" slack="0"/>
<pin id="484" dir="0" index="47" bw="24" slack="0"/>
<pin id="485" dir="0" index="48" bw="24" slack="0"/>
<pin id="486" dir="0" index="49" bw="24" slack="0"/>
<pin id="487" dir="0" index="50" bw="24" slack="0"/>
<pin id="488" dir="0" index="51" bw="24" slack="0"/>
<pin id="489" dir="0" index="52" bw="24" slack="0"/>
<pin id="490" dir="0" index="53" bw="24" slack="0"/>
<pin id="491" dir="0" index="54" bw="24" slack="0"/>
<pin id="492" dir="0" index="55" bw="24" slack="0"/>
<pin id="493" dir="0" index="56" bw="24" slack="0"/>
<pin id="494" dir="0" index="57" bw="24" slack="0"/>
<pin id="495" dir="0" index="58" bw="24" slack="0"/>
<pin id="496" dir="0" index="59" bw="24" slack="0"/>
<pin id="497" dir="0" index="60" bw="24" slack="0"/>
<pin id="498" dir="0" index="61" bw="24" slack="0"/>
<pin id="499" dir="0" index="62" bw="24" slack="0"/>
<pin id="500" dir="0" index="63" bw="24" slack="0"/>
<pin id="501" dir="0" index="64" bw="24" slack="0"/>
<pin id="502" dir="0" index="65" bw="24" slack="0"/>
<pin id="503" dir="0" index="66" bw="24" slack="0"/>
<pin id="504" dir="0" index="67" bw="24" slack="0"/>
<pin id="505" dir="0" index="68" bw="24" slack="0"/>
<pin id="506" dir="0" index="69" bw="24" slack="0"/>
<pin id="507" dir="0" index="70" bw="24" slack="0"/>
<pin id="508" dir="0" index="71" bw="24" slack="0"/>
<pin id="509" dir="0" index="72" bw="24" slack="0"/>
<pin id="510" dir="0" index="73" bw="24" slack="0"/>
<pin id="511" dir="0" index="74" bw="24" slack="0"/>
<pin id="512" dir="0" index="75" bw="24" slack="0"/>
<pin id="513" dir="0" index="76" bw="24" slack="0"/>
<pin id="514" dir="0" index="77" bw="24" slack="0"/>
<pin id="515" dir="0" index="78" bw="24" slack="0"/>
<pin id="516" dir="0" index="79" bw="24" slack="0"/>
<pin id="517" dir="0" index="80" bw="24" slack="0"/>
<pin id="518" dir="0" index="81" bw="24" slack="0"/>
<pin id="519" dir="0" index="82" bw="24" slack="0"/>
<pin id="520" dir="0" index="83" bw="24" slack="0"/>
<pin id="521" dir="0" index="84" bw="6" slack="0"/>
<pin id="522" dir="0" index="85" bw="8" slack="0"/>
<pin id="523" dir="0" index="86" bw="7" slack="0"/>
<pin id="524" dir="0" index="87" bw="8" slack="0"/>
<pin id="525" dir="0" index="88" bw="8" slack="0"/>
<pin id="526" dir="0" index="89" bw="9" slack="0"/>
<pin id="527" dir="0" index="90" bw="8" slack="0"/>
<pin id="528" dir="0" index="91" bw="9" slack="0"/>
<pin id="529" dir="0" index="92" bw="8" slack="0"/>
<pin id="530" dir="0" index="93" bw="9" slack="0"/>
<pin id="531" dir="0" index="94" bw="8" slack="0"/>
<pin id="532" dir="0" index="95" bw="9" slack="0"/>
<pin id="533" dir="0" index="96" bw="8" slack="0"/>
<pin id="534" dir="0" index="97" bw="9" slack="0"/>
<pin id="535" dir="0" index="98" bw="8" slack="0"/>
<pin id="536" dir="0" index="99" bw="8" slack="0"/>
<pin id="537" dir="0" index="100" bw="9" slack="0"/>
<pin id="538" dir="0" index="101" bw="8" slack="0"/>
<pin id="539" dir="0" index="102" bw="8" slack="0"/>
<pin id="540" dir="0" index="103" bw="9" slack="0"/>
<pin id="541" dir="0" index="104" bw="8" slack="0"/>
<pin id="542" dir="0" index="105" bw="8" slack="0"/>
<pin id="543" dir="0" index="106" bw="8" slack="0"/>
<pin id="544" dir="0" index="107" bw="9" slack="0"/>
<pin id="545" dir="0" index="108" bw="9" slack="0"/>
<pin id="546" dir="0" index="109" bw="8" slack="0"/>
<pin id="547" dir="0" index="110" bw="9" slack="0"/>
<pin id="548" dir="0" index="111" bw="9" slack="0"/>
<pin id="549" dir="0" index="112" bw="8" slack="0"/>
<pin id="550" dir="0" index="113" bw="8" slack="0"/>
<pin id="551" dir="0" index="114" bw="8" slack="0"/>
<pin id="552" dir="0" index="115" bw="9" slack="0"/>
<pin id="553" dir="0" index="116" bw="9" slack="0"/>
<pin id="554" dir="0" index="117" bw="8" slack="0"/>
<pin id="555" dir="0" index="118" bw="9" slack="0"/>
<pin id="556" dir="0" index="119" bw="9" slack="0"/>
<pin id="557" dir="0" index="120" bw="9" slack="0"/>
<pin id="558" dir="0" index="121" bw="9" slack="0"/>
<pin id="559" dir="0" index="122" bw="9" slack="0"/>
<pin id="560" dir="0" index="123" bw="9" slack="0"/>
<pin id="561" dir="0" index="124" bw="9" slack="0"/>
<pin id="562" dir="0" index="125" bw="7" slack="0"/>
<pin id="563" dir="0" index="126" bw="9" slack="0"/>
<pin id="564" dir="0" index="127" bw="9" slack="0"/>
<pin id="565" dir="0" index="128" bw="9" slack="0"/>
<pin id="566" dir="0" index="129" bw="10" slack="0"/>
<pin id="567" dir="0" index="130" bw="9" slack="0"/>
<pin id="568" dir="0" index="131" bw="9" slack="0"/>
<pin id="569" dir="0" index="132" bw="9" slack="0"/>
<pin id="570" dir="0" index="133" bw="9" slack="0"/>
<pin id="571" dir="1" index="134" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln32/1 "/>
</bind>
</comp>

<comp id="702" class="1004" name="grp_max_pooling_layer_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="0" slack="0"/>
<pin id="704" dir="0" index="1" bw="24" slack="2"/>
<pin id="705" dir="0" index="2" bw="24" slack="2"/>
<pin id="706" dir="0" index="3" bw="24" slack="2"/>
<pin id="707" dir="0" index="4" bw="24" slack="2"/>
<pin id="708" dir="0" index="5" bw="24" slack="2"/>
<pin id="709" dir="0" index="6" bw="24" slack="2"/>
<pin id="710" dir="0" index="7" bw="24" slack="2"/>
<pin id="711" dir="0" index="8" bw="24" slack="2"/>
<pin id="712" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln45/3 "/>
</bind>
</comp>

<comp id="714" class="1004" name="grp_flattening_layer_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="0" slack="0"/>
<pin id="716" dir="0" index="1" bw="24" slack="4"/>
<pin id="717" dir="0" index="2" bw="24" slack="4"/>
<pin id="718" dir="0" index="3" bw="24" slack="4"/>
<pin id="719" dir="0" index="4" bw="24" slack="4"/>
<pin id="720" dir="0" index="5" bw="24" slack="4"/>
<pin id="721" dir="0" index="6" bw="24" slack="4"/>
<pin id="722" dir="0" index="7" bw="24" slack="4"/>
<pin id="723" dir="0" index="8" bw="24" slack="4"/>
<pin id="724" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln55/5 "/>
</bind>
</comp>

<comp id="726" class="1004" name="grp_dense_layer_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="0" slack="0"/>
<pin id="728" dir="0" index="1" bw="24" slack="6"/>
<pin id="729" dir="0" index="2" bw="24" slack="6"/>
<pin id="730" dir="0" index="3" bw="24" slack="6"/>
<pin id="731" dir="0" index="4" bw="24" slack="6"/>
<pin id="732" dir="0" index="5" bw="24" slack="6"/>
<pin id="733" dir="0" index="6" bw="24" slack="6"/>
<pin id="734" dir="0" index="7" bw="24" slack="6"/>
<pin id="735" dir="0" index="8" bw="24" slack="6"/>
<pin id="736" dir="0" index="9" bw="9" slack="0"/>
<pin id="737" dir="0" index="10" bw="9" slack="0"/>
<pin id="738" dir="0" index="11" bw="9" slack="0"/>
<pin id="739" dir="0" index="12" bw="9" slack="0"/>
<pin id="740" dir="0" index="13" bw="9" slack="0"/>
<pin id="741" dir="0" index="14" bw="9" slack="0"/>
<pin id="742" dir="0" index="15" bw="9" slack="0"/>
<pin id="743" dir="0" index="16" bw="9" slack="0"/>
<pin id="744" dir="0" index="17" bw="9" slack="0"/>
<pin id="745" dir="0" index="18" bw="9" slack="0"/>
<pin id="746" dir="0" index="19" bw="9" slack="0"/>
<pin id="747" dir="0" index="20" bw="9" slack="0"/>
<pin id="748" dir="0" index="21" bw="9" slack="0"/>
<pin id="749" dir="0" index="22" bw="9" slack="0"/>
<pin id="750" dir="0" index="23" bw="9" slack="0"/>
<pin id="751" dir="0" index="24" bw="9" slack="0"/>
<pin id="752" dir="0" index="25" bw="8" slack="0"/>
<pin id="753" dir="0" index="26" bw="9" slack="0"/>
<pin id="754" dir="0" index="27" bw="9" slack="0"/>
<pin id="755" dir="0" index="28" bw="9" slack="0"/>
<pin id="756" dir="1" index="29" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln59/7 "/>
</bind>
</comp>

<comp id="778" class="1004" name="grp_dense_layer_soft_max_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="0" slack="0"/>
<pin id="780" dir="0" index="1" bw="24" slack="8"/>
<pin id="781" dir="0" index="2" bw="24" slack="8"/>
<pin id="782" dir="0" index="3" bw="24" slack="8"/>
<pin id="783" dir="0" index="4" bw="24" slack="8"/>
<pin id="784" dir="0" index="5" bw="24" slack="0"/>
<pin id="785" dir="0" index="6" bw="7" slack="0"/>
<pin id="786" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln62/9 "/>
</bind>
</comp>

<comp id="790" class="1005" name="conv_to_pool_streams_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="24" slack="0"/>
<pin id="792" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="conv_to_pool_streams "/>
</bind>
</comp>

<comp id="796" class="1005" name="conv_to_pool_streams_1_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="24" slack="0"/>
<pin id="798" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="conv_to_pool_streams_1 "/>
</bind>
</comp>

<comp id="802" class="1005" name="conv_to_pool_streams_2_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="24" slack="0"/>
<pin id="804" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="conv_to_pool_streams_2 "/>
</bind>
</comp>

<comp id="808" class="1005" name="conv_to_pool_streams_3_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="24" slack="0"/>
<pin id="810" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="conv_to_pool_streams_3 "/>
</bind>
</comp>

<comp id="814" class="1005" name="pool_to_flat_streams_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="24" slack="2"/>
<pin id="816" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="pool_to_flat_streams "/>
</bind>
</comp>

<comp id="820" class="1005" name="pool_to_flat_streams_1_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="24" slack="2"/>
<pin id="822" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="pool_to_flat_streams_1 "/>
</bind>
</comp>

<comp id="826" class="1005" name="pool_to_flat_streams_2_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="24" slack="2"/>
<pin id="828" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="pool_to_flat_streams_2 "/>
</bind>
</comp>

<comp id="832" class="1005" name="pool_to_flat_streams_3_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="24" slack="2"/>
<pin id="834" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="pool_to_flat_streams_3 "/>
</bind>
</comp>

<comp id="838" class="1005" name="flat_to_dense_streams_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="24" slack="4"/>
<pin id="840" dir="1" index="1" bw="24" slack="4"/>
</pin_list>
<bind>
<opset="flat_to_dense_streams "/>
</bind>
</comp>

<comp id="844" class="1005" name="flat_to_dense_streams_1_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="24" slack="4"/>
<pin id="846" dir="1" index="1" bw="24" slack="4"/>
</pin_list>
<bind>
<opset="flat_to_dense_streams_1 "/>
</bind>
</comp>

<comp id="850" class="1005" name="flat_to_dense_streams_2_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="24" slack="4"/>
<pin id="852" dir="1" index="1" bw="24" slack="4"/>
</pin_list>
<bind>
<opset="flat_to_dense_streams_2 "/>
</bind>
</comp>

<comp id="856" class="1005" name="flat_to_dense_streams_3_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="24" slack="4"/>
<pin id="858" dir="1" index="1" bw="24" slack="4"/>
</pin_list>
<bind>
<opset="flat_to_dense_streams_3 "/>
</bind>
</comp>

<comp id="862" class="1005" name="dense_to_softmax_streams_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="24" slack="6"/>
<pin id="864" dir="1" index="1" bw="24" slack="6"/>
</pin_list>
<bind>
<opset="dense_to_softmax_streams "/>
</bind>
</comp>

<comp id="868" class="1005" name="dense_to_softmax_streams_1_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="24" slack="6"/>
<pin id="870" dir="1" index="1" bw="24" slack="6"/>
</pin_list>
<bind>
<opset="dense_to_softmax_streams_1 "/>
</bind>
</comp>

<comp id="874" class="1005" name="dense_to_softmax_streams_2_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="24" slack="6"/>
<pin id="876" dir="1" index="1" bw="24" slack="6"/>
</pin_list>
<bind>
<opset="dense_to_softmax_streams_2 "/>
</bind>
</comp>

<comp id="880" class="1005" name="dense_to_softmax_streams_3_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="24" slack="6"/>
<pin id="882" dir="1" index="1" bw="24" slack="6"/>
</pin_list>
<bind>
<opset="dense_to_softmax_streams_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="375"><net_src comp="302" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="302" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="302" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="302" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="302" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="302" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="302" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="302" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="407"><net_src comp="302" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="302" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="302" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="302" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="302" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="302" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="431"><net_src comp="302" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="302" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="572"><net_src comp="304" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="573"><net_src comp="0" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="574"><net_src comp="2" pin="0"/><net_sink comp="436" pin=2"/></net>

<net id="575"><net_src comp="4" pin="0"/><net_sink comp="436" pin=3"/></net>

<net id="576"><net_src comp="6" pin="0"/><net_sink comp="436" pin=4"/></net>

<net id="577"><net_src comp="8" pin="0"/><net_sink comp="436" pin=5"/></net>

<net id="578"><net_src comp="10" pin="0"/><net_sink comp="436" pin=6"/></net>

<net id="579"><net_src comp="12" pin="0"/><net_sink comp="436" pin=7"/></net>

<net id="580"><net_src comp="14" pin="0"/><net_sink comp="436" pin=8"/></net>

<net id="581"><net_src comp="16" pin="0"/><net_sink comp="436" pin=9"/></net>

<net id="582"><net_src comp="18" pin="0"/><net_sink comp="436" pin=10"/></net>

<net id="583"><net_src comp="20" pin="0"/><net_sink comp="436" pin=11"/></net>

<net id="584"><net_src comp="22" pin="0"/><net_sink comp="436" pin=12"/></net>

<net id="585"><net_src comp="24" pin="0"/><net_sink comp="436" pin=13"/></net>

<net id="586"><net_src comp="26" pin="0"/><net_sink comp="436" pin=14"/></net>

<net id="587"><net_src comp="28" pin="0"/><net_sink comp="436" pin=15"/></net>

<net id="588"><net_src comp="30" pin="0"/><net_sink comp="436" pin=16"/></net>

<net id="589"><net_src comp="32" pin="0"/><net_sink comp="436" pin=17"/></net>

<net id="590"><net_src comp="34" pin="0"/><net_sink comp="436" pin=18"/></net>

<net id="591"><net_src comp="36" pin="0"/><net_sink comp="436" pin=19"/></net>

<net id="592"><net_src comp="38" pin="0"/><net_sink comp="436" pin=20"/></net>

<net id="593"><net_src comp="40" pin="0"/><net_sink comp="436" pin=21"/></net>

<net id="594"><net_src comp="42" pin="0"/><net_sink comp="436" pin=22"/></net>

<net id="595"><net_src comp="44" pin="0"/><net_sink comp="436" pin=23"/></net>

<net id="596"><net_src comp="46" pin="0"/><net_sink comp="436" pin=24"/></net>

<net id="597"><net_src comp="48" pin="0"/><net_sink comp="436" pin=25"/></net>

<net id="598"><net_src comp="50" pin="0"/><net_sink comp="436" pin=26"/></net>

<net id="599"><net_src comp="52" pin="0"/><net_sink comp="436" pin=27"/></net>

<net id="600"><net_src comp="54" pin="0"/><net_sink comp="436" pin=28"/></net>

<net id="601"><net_src comp="56" pin="0"/><net_sink comp="436" pin=29"/></net>

<net id="602"><net_src comp="58" pin="0"/><net_sink comp="436" pin=30"/></net>

<net id="603"><net_src comp="60" pin="0"/><net_sink comp="436" pin=31"/></net>

<net id="604"><net_src comp="62" pin="0"/><net_sink comp="436" pin=32"/></net>

<net id="605"><net_src comp="64" pin="0"/><net_sink comp="436" pin=33"/></net>

<net id="606"><net_src comp="66" pin="0"/><net_sink comp="436" pin=34"/></net>

<net id="607"><net_src comp="68" pin="0"/><net_sink comp="436" pin=35"/></net>

<net id="608"><net_src comp="70" pin="0"/><net_sink comp="436" pin=36"/></net>

<net id="609"><net_src comp="72" pin="0"/><net_sink comp="436" pin=37"/></net>

<net id="610"><net_src comp="74" pin="0"/><net_sink comp="436" pin=38"/></net>

<net id="611"><net_src comp="76" pin="0"/><net_sink comp="436" pin=39"/></net>

<net id="612"><net_src comp="78" pin="0"/><net_sink comp="436" pin=40"/></net>

<net id="613"><net_src comp="80" pin="0"/><net_sink comp="436" pin=41"/></net>

<net id="614"><net_src comp="82" pin="0"/><net_sink comp="436" pin=42"/></net>

<net id="615"><net_src comp="84" pin="0"/><net_sink comp="436" pin=43"/></net>

<net id="616"><net_src comp="86" pin="0"/><net_sink comp="436" pin=44"/></net>

<net id="617"><net_src comp="88" pin="0"/><net_sink comp="436" pin=45"/></net>

<net id="618"><net_src comp="90" pin="0"/><net_sink comp="436" pin=46"/></net>

<net id="619"><net_src comp="92" pin="0"/><net_sink comp="436" pin=47"/></net>

<net id="620"><net_src comp="94" pin="0"/><net_sink comp="436" pin=48"/></net>

<net id="621"><net_src comp="96" pin="0"/><net_sink comp="436" pin=49"/></net>

<net id="622"><net_src comp="98" pin="0"/><net_sink comp="436" pin=50"/></net>

<net id="623"><net_src comp="100" pin="0"/><net_sink comp="436" pin=51"/></net>

<net id="624"><net_src comp="102" pin="0"/><net_sink comp="436" pin=52"/></net>

<net id="625"><net_src comp="104" pin="0"/><net_sink comp="436" pin=53"/></net>

<net id="626"><net_src comp="106" pin="0"/><net_sink comp="436" pin=54"/></net>

<net id="627"><net_src comp="108" pin="0"/><net_sink comp="436" pin=55"/></net>

<net id="628"><net_src comp="110" pin="0"/><net_sink comp="436" pin=56"/></net>

<net id="629"><net_src comp="112" pin="0"/><net_sink comp="436" pin=57"/></net>

<net id="630"><net_src comp="114" pin="0"/><net_sink comp="436" pin=58"/></net>

<net id="631"><net_src comp="116" pin="0"/><net_sink comp="436" pin=59"/></net>

<net id="632"><net_src comp="118" pin="0"/><net_sink comp="436" pin=60"/></net>

<net id="633"><net_src comp="120" pin="0"/><net_sink comp="436" pin=61"/></net>

<net id="634"><net_src comp="122" pin="0"/><net_sink comp="436" pin=62"/></net>

<net id="635"><net_src comp="124" pin="0"/><net_sink comp="436" pin=63"/></net>

<net id="636"><net_src comp="126" pin="0"/><net_sink comp="436" pin=64"/></net>

<net id="637"><net_src comp="128" pin="0"/><net_sink comp="436" pin=65"/></net>

<net id="638"><net_src comp="130" pin="0"/><net_sink comp="436" pin=66"/></net>

<net id="639"><net_src comp="132" pin="0"/><net_sink comp="436" pin=67"/></net>

<net id="640"><net_src comp="134" pin="0"/><net_sink comp="436" pin=68"/></net>

<net id="641"><net_src comp="136" pin="0"/><net_sink comp="436" pin=69"/></net>

<net id="642"><net_src comp="138" pin="0"/><net_sink comp="436" pin=70"/></net>

<net id="643"><net_src comp="140" pin="0"/><net_sink comp="436" pin=71"/></net>

<net id="644"><net_src comp="142" pin="0"/><net_sink comp="436" pin=72"/></net>

<net id="645"><net_src comp="144" pin="0"/><net_sink comp="436" pin=73"/></net>

<net id="646"><net_src comp="146" pin="0"/><net_sink comp="436" pin=74"/></net>

<net id="647"><net_src comp="148" pin="0"/><net_sink comp="436" pin=75"/></net>

<net id="648"><net_src comp="150" pin="0"/><net_sink comp="436" pin=76"/></net>

<net id="649"><net_src comp="152" pin="0"/><net_sink comp="436" pin=77"/></net>

<net id="650"><net_src comp="154" pin="0"/><net_sink comp="436" pin=78"/></net>

<net id="651"><net_src comp="156" pin="0"/><net_sink comp="436" pin=79"/></net>

<net id="652"><net_src comp="160" pin="0"/><net_sink comp="436" pin=84"/></net>

<net id="653"><net_src comp="162" pin="0"/><net_sink comp="436" pin=85"/></net>

<net id="654"><net_src comp="164" pin="0"/><net_sink comp="436" pin=86"/></net>

<net id="655"><net_src comp="166" pin="0"/><net_sink comp="436" pin=87"/></net>

<net id="656"><net_src comp="168" pin="0"/><net_sink comp="436" pin=88"/></net>

<net id="657"><net_src comp="170" pin="0"/><net_sink comp="436" pin=89"/></net>

<net id="658"><net_src comp="172" pin="0"/><net_sink comp="436" pin=90"/></net>

<net id="659"><net_src comp="174" pin="0"/><net_sink comp="436" pin=91"/></net>

<net id="660"><net_src comp="176" pin="0"/><net_sink comp="436" pin=92"/></net>

<net id="661"><net_src comp="178" pin="0"/><net_sink comp="436" pin=93"/></net>

<net id="662"><net_src comp="180" pin="0"/><net_sink comp="436" pin=94"/></net>

<net id="663"><net_src comp="182" pin="0"/><net_sink comp="436" pin=95"/></net>

<net id="664"><net_src comp="184" pin="0"/><net_sink comp="436" pin=96"/></net>

<net id="665"><net_src comp="186" pin="0"/><net_sink comp="436" pin=97"/></net>

<net id="666"><net_src comp="188" pin="0"/><net_sink comp="436" pin=98"/></net>

<net id="667"><net_src comp="190" pin="0"/><net_sink comp="436" pin=99"/></net>

<net id="668"><net_src comp="192" pin="0"/><net_sink comp="436" pin=100"/></net>

<net id="669"><net_src comp="194" pin="0"/><net_sink comp="436" pin=101"/></net>

<net id="670"><net_src comp="196" pin="0"/><net_sink comp="436" pin=102"/></net>

<net id="671"><net_src comp="198" pin="0"/><net_sink comp="436" pin=103"/></net>

<net id="672"><net_src comp="200" pin="0"/><net_sink comp="436" pin=104"/></net>

<net id="673"><net_src comp="202" pin="0"/><net_sink comp="436" pin=105"/></net>

<net id="674"><net_src comp="204" pin="0"/><net_sink comp="436" pin=106"/></net>

<net id="675"><net_src comp="206" pin="0"/><net_sink comp="436" pin=107"/></net>

<net id="676"><net_src comp="208" pin="0"/><net_sink comp="436" pin=108"/></net>

<net id="677"><net_src comp="210" pin="0"/><net_sink comp="436" pin=109"/></net>

<net id="678"><net_src comp="212" pin="0"/><net_sink comp="436" pin=110"/></net>

<net id="679"><net_src comp="214" pin="0"/><net_sink comp="436" pin=111"/></net>

<net id="680"><net_src comp="216" pin="0"/><net_sink comp="436" pin=112"/></net>

<net id="681"><net_src comp="218" pin="0"/><net_sink comp="436" pin=113"/></net>

<net id="682"><net_src comp="220" pin="0"/><net_sink comp="436" pin=114"/></net>

<net id="683"><net_src comp="222" pin="0"/><net_sink comp="436" pin=115"/></net>

<net id="684"><net_src comp="224" pin="0"/><net_sink comp="436" pin=116"/></net>

<net id="685"><net_src comp="226" pin="0"/><net_sink comp="436" pin=117"/></net>

<net id="686"><net_src comp="228" pin="0"/><net_sink comp="436" pin=118"/></net>

<net id="687"><net_src comp="230" pin="0"/><net_sink comp="436" pin=119"/></net>

<net id="688"><net_src comp="232" pin="0"/><net_sink comp="436" pin=120"/></net>

<net id="689"><net_src comp="234" pin="0"/><net_sink comp="436" pin=121"/></net>

<net id="690"><net_src comp="236" pin="0"/><net_sink comp="436" pin=122"/></net>

<net id="691"><net_src comp="238" pin="0"/><net_sink comp="436" pin=123"/></net>

<net id="692"><net_src comp="240" pin="0"/><net_sink comp="436" pin=124"/></net>

<net id="693"><net_src comp="242" pin="0"/><net_sink comp="436" pin=125"/></net>

<net id="694"><net_src comp="244" pin="0"/><net_sink comp="436" pin=126"/></net>

<net id="695"><net_src comp="246" pin="0"/><net_sink comp="436" pin=127"/></net>

<net id="696"><net_src comp="248" pin="0"/><net_sink comp="436" pin=128"/></net>

<net id="697"><net_src comp="250" pin="0"/><net_sink comp="436" pin=129"/></net>

<net id="698"><net_src comp="252" pin="0"/><net_sink comp="436" pin=130"/></net>

<net id="699"><net_src comp="254" pin="0"/><net_sink comp="436" pin=131"/></net>

<net id="700"><net_src comp="256" pin="0"/><net_sink comp="436" pin=132"/></net>

<net id="701"><net_src comp="258" pin="0"/><net_sink comp="436" pin=133"/></net>

<net id="713"><net_src comp="306" pin="0"/><net_sink comp="702" pin=0"/></net>

<net id="725"><net_src comp="308" pin="0"/><net_sink comp="714" pin=0"/></net>

<net id="757"><net_src comp="310" pin="0"/><net_sink comp="726" pin=0"/></net>

<net id="758"><net_src comp="260" pin="0"/><net_sink comp="726" pin=9"/></net>

<net id="759"><net_src comp="262" pin="0"/><net_sink comp="726" pin=10"/></net>

<net id="760"><net_src comp="264" pin="0"/><net_sink comp="726" pin=11"/></net>

<net id="761"><net_src comp="266" pin="0"/><net_sink comp="726" pin=12"/></net>

<net id="762"><net_src comp="268" pin="0"/><net_sink comp="726" pin=13"/></net>

<net id="763"><net_src comp="270" pin="0"/><net_sink comp="726" pin=14"/></net>

<net id="764"><net_src comp="272" pin="0"/><net_sink comp="726" pin=15"/></net>

<net id="765"><net_src comp="274" pin="0"/><net_sink comp="726" pin=16"/></net>

<net id="766"><net_src comp="276" pin="0"/><net_sink comp="726" pin=17"/></net>

<net id="767"><net_src comp="278" pin="0"/><net_sink comp="726" pin=18"/></net>

<net id="768"><net_src comp="280" pin="0"/><net_sink comp="726" pin=19"/></net>

<net id="769"><net_src comp="282" pin="0"/><net_sink comp="726" pin=20"/></net>

<net id="770"><net_src comp="284" pin="0"/><net_sink comp="726" pin=21"/></net>

<net id="771"><net_src comp="286" pin="0"/><net_sink comp="726" pin=22"/></net>

<net id="772"><net_src comp="288" pin="0"/><net_sink comp="726" pin=23"/></net>

<net id="773"><net_src comp="290" pin="0"/><net_sink comp="726" pin=24"/></net>

<net id="774"><net_src comp="292" pin="0"/><net_sink comp="726" pin=25"/></net>

<net id="775"><net_src comp="294" pin="0"/><net_sink comp="726" pin=26"/></net>

<net id="776"><net_src comp="296" pin="0"/><net_sink comp="726" pin=27"/></net>

<net id="777"><net_src comp="298" pin="0"/><net_sink comp="726" pin=28"/></net>

<net id="787"><net_src comp="312" pin="0"/><net_sink comp="778" pin=0"/></net>

<net id="788"><net_src comp="158" pin="0"/><net_sink comp="778" pin=5"/></net>

<net id="789"><net_src comp="300" pin="0"/><net_sink comp="778" pin=6"/></net>

<net id="793"><net_src comp="372" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="436" pin=80"/></net>

<net id="795"><net_src comp="790" pin="1"/><net_sink comp="702" pin=1"/></net>

<net id="799"><net_src comp="376" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="436" pin=81"/></net>

<net id="801"><net_src comp="796" pin="1"/><net_sink comp="702" pin=2"/></net>

<net id="805"><net_src comp="380" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="436" pin=82"/></net>

<net id="807"><net_src comp="802" pin="1"/><net_sink comp="702" pin=3"/></net>

<net id="811"><net_src comp="384" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="436" pin=83"/></net>

<net id="813"><net_src comp="808" pin="1"/><net_sink comp="702" pin=4"/></net>

<net id="817"><net_src comp="388" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="702" pin=5"/></net>

<net id="819"><net_src comp="814" pin="1"/><net_sink comp="714" pin=1"/></net>

<net id="823"><net_src comp="392" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="702" pin=6"/></net>

<net id="825"><net_src comp="820" pin="1"/><net_sink comp="714" pin=2"/></net>

<net id="829"><net_src comp="396" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="702" pin=7"/></net>

<net id="831"><net_src comp="826" pin="1"/><net_sink comp="714" pin=3"/></net>

<net id="835"><net_src comp="400" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="702" pin=8"/></net>

<net id="837"><net_src comp="832" pin="1"/><net_sink comp="714" pin=4"/></net>

<net id="841"><net_src comp="404" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="714" pin=5"/></net>

<net id="843"><net_src comp="838" pin="1"/><net_sink comp="726" pin=1"/></net>

<net id="847"><net_src comp="408" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="714" pin=6"/></net>

<net id="849"><net_src comp="844" pin="1"/><net_sink comp="726" pin=2"/></net>

<net id="853"><net_src comp="412" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="714" pin=7"/></net>

<net id="855"><net_src comp="850" pin="1"/><net_sink comp="726" pin=3"/></net>

<net id="859"><net_src comp="416" pin="1"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="714" pin=8"/></net>

<net id="861"><net_src comp="856" pin="1"/><net_sink comp="726" pin=4"/></net>

<net id="865"><net_src comp="420" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="726" pin=5"/></net>

<net id="867"><net_src comp="862" pin="1"/><net_sink comp="778" pin=1"/></net>

<net id="871"><net_src comp="424" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="726" pin=6"/></net>

<net id="873"><net_src comp="868" pin="1"/><net_sink comp="778" pin=2"/></net>

<net id="877"><net_src comp="428" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="726" pin=7"/></net>

<net id="879"><net_src comp="874" pin="1"/><net_sink comp="778" pin=3"/></net>

<net id="883"><net_src comp="432" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="726" pin=8"/></net>

<net id="885"><net_src comp="880" pin="1"/><net_sink comp="778" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: prediction | {9 10 }
 - Input state : 
	Port: dataflow_section : pad_img0_0_0 | {1 2 }
	Port: dataflow_section : pad_img0_0_1 | {1 2 }
	Port: dataflow_section : pad_img0_0_2 | {1 2 }
	Port: dataflow_section : pad_img0_0_3 | {1 2 }
	Port: dataflow_section : pad_img0_0_4 | {1 2 }
	Port: dataflow_section : pad_img0_0_5 | {1 2 }
	Port: dataflow_section : pad_img0_0_6 | {1 2 }
	Port: dataflow_section : pad_img0_1_0 | {1 2 }
	Port: dataflow_section : pad_img0_1_1 | {1 2 }
	Port: dataflow_section : pad_img0_1_2 | {1 2 }
	Port: dataflow_section : pad_img0_1_3 | {1 2 }
	Port: dataflow_section : pad_img0_1_4 | {1 2 }
	Port: dataflow_section : pad_img0_1_5 | {1 2 }
	Port: dataflow_section : pad_img0_1_6 | {1 2 }
	Port: dataflow_section : pad_img0_2_0 | {1 2 }
	Port: dataflow_section : pad_img0_2_1 | {1 2 }
	Port: dataflow_section : pad_img0_2_2 | {1 2 }
	Port: dataflow_section : pad_img0_2_3 | {1 2 }
	Port: dataflow_section : pad_img0_2_4 | {1 2 }
	Port: dataflow_section : pad_img0_2_5 | {1 2 }
	Port: dataflow_section : pad_img0_2_6 | {1 2 }
	Port: dataflow_section : pad_img0_3_0 | {1 2 }
	Port: dataflow_section : pad_img0_3_1 | {1 2 }
	Port: dataflow_section : pad_img0_3_2 | {1 2 }
	Port: dataflow_section : pad_img0_3_3 | {1 2 }
	Port: dataflow_section : pad_img0_3_4 | {1 2 }
	Port: dataflow_section : pad_img0_3_5 | {1 2 }
	Port: dataflow_section : pad_img0_3_6 | {1 2 }
	Port: dataflow_section : pad_img1 | {1 2 }
	Port: dataflow_section : pad_img2 | {1 2 }
	Port: dataflow_section : pad_img3_0_0 | {1 2 }
	Port: dataflow_section : pad_img3_0_1 | {1 2 }
	Port: dataflow_section : pad_img3_0_2 | {1 2 }
	Port: dataflow_section : pad_img3_0_3 | {1 2 }
	Port: dataflow_section : pad_img3_0_4 | {1 2 }
	Port: dataflow_section : pad_img3_0_5 | {1 2 }
	Port: dataflow_section : pad_img3_0_6 | {1 2 }
	Port: dataflow_section : pad_img3_1_0 | {1 2 }
	Port: dataflow_section : pad_img3_1_1 | {1 2 }
	Port: dataflow_section : pad_img3_1_2 | {1 2 }
	Port: dataflow_section : pad_img3_1_3 | {1 2 }
	Port: dataflow_section : pad_img3_1_4 | {1 2 }
	Port: dataflow_section : pad_img3_1_5 | {1 2 }
	Port: dataflow_section : pad_img3_1_6 | {1 2 }
	Port: dataflow_section : pad_img3_2_0 | {1 2 }
	Port: dataflow_section : pad_img3_2_1 | {1 2 }
	Port: dataflow_section : pad_img3_2_2 | {1 2 }
	Port: dataflow_section : pad_img3_2_3 | {1 2 }
	Port: dataflow_section : pad_img3_2_4 | {1 2 }
	Port: dataflow_section : pad_img3_2_5 | {1 2 }
	Port: dataflow_section : pad_img3_2_6 | {1 2 }
	Port: dataflow_section : pad_img3_3_0 | {1 2 }
	Port: dataflow_section : pad_img3_3_1 | {1 2 }
	Port: dataflow_section : pad_img3_3_2 | {1 2 }
	Port: dataflow_section : pad_img3_3_3 | {1 2 }
	Port: dataflow_section : pad_img3_3_4 | {1 2 }
	Port: dataflow_section : pad_img3_3_5 | {1 2 }
	Port: dataflow_section : pad_img3_3_6 | {1 2 }
	Port: dataflow_section : pad_img3_4_0 | {1 2 }
	Port: dataflow_section : pad_img3_4_1 | {1 2 }
	Port: dataflow_section : pad_img3_4_2 | {1 2 }
	Port: dataflow_section : pad_img3_4_3 | {1 2 }
	Port: dataflow_section : pad_img3_4_4 | {1 2 }
	Port: dataflow_section : pad_img3_4_5 | {1 2 }
	Port: dataflow_section : pad_img3_4_6 | {1 2 }
	Port: dataflow_section : pad_img3_5_0 | {1 2 }
	Port: dataflow_section : pad_img3_5_1 | {1 2 }
	Port: dataflow_section : pad_img3_5_2 | {1 2 }
	Port: dataflow_section : pad_img3_5_3 | {1 2 }
	Port: dataflow_section : pad_img3_5_4 | {1 2 }
	Port: dataflow_section : pad_img3_5_5 | {1 2 }
	Port: dataflow_section : pad_img3_5_6 | {1 2 }
	Port: dataflow_section : pad_img3_6_0 | {1 2 }
	Port: dataflow_section : pad_img3_6_1 | {1 2 }
	Port: dataflow_section : pad_img3_6_2 | {1 2 }
	Port: dataflow_section : pad_img3_6_3 | {1 2 }
	Port: dataflow_section : pad_img3_6_4 | {1 2 }
	Port: dataflow_section : pad_img3_6_5 | {1 2 }
	Port: dataflow_section : pad_img3_6_6 | {1 2 }
	Port: dataflow_section : prediction | {9 10 }
	Port: dataflow_section : conv_biases | {1 2 }
	Port: dataflow_section : conv_weights_0_0 | {1 2 }
	Port: dataflow_section : conv_weights_0_1 | {1 2 }
	Port: dataflow_section : conv_weights_0_2 | {1 2 }
	Port: dataflow_section : conv_weights_0_3 | {1 2 }
	Port: dataflow_section : conv_weights_0_4 | {1 2 }
	Port: dataflow_section : conv_weights_0_5 | {1 2 }
	Port: dataflow_section : conv_weights_0_6 | {1 2 }
	Port: dataflow_section : conv_weights_1_0 | {1 2 }
	Port: dataflow_section : conv_weights_1_1 | {1 2 }
	Port: dataflow_section : conv_weights_1_2 | {1 2 }
	Port: dataflow_section : conv_weights_1_3 | {1 2 }
	Port: dataflow_section : conv_weights_1_4 | {1 2 }
	Port: dataflow_section : conv_weights_1_5 | {1 2 }
	Port: dataflow_section : conv_weights_1_6 | {1 2 }
	Port: dataflow_section : conv_weights_2_0 | {1 2 }
	Port: dataflow_section : conv_weights_2_1 | {1 2 }
	Port: dataflow_section : conv_weights_2_2 | {1 2 }
	Port: dataflow_section : conv_weights_2_3 | {1 2 }
	Port: dataflow_section : conv_weights_2_4 | {1 2 }
	Port: dataflow_section : conv_weights_2_5 | {1 2 }
	Port: dataflow_section : conv_weights_2_6 | {1 2 }
	Port: dataflow_section : conv_weights_3_0 | {1 2 }
	Port: dataflow_section : conv_weights_3_1 | {1 2 }
	Port: dataflow_section : conv_weights_3_2 | {1 2 }
	Port: dataflow_section : conv_weights_3_3 | {1 2 }
	Port: dataflow_section : conv_weights_3_4 | {1 2 }
	Port: dataflow_section : conv_weights_3_5 | {1 2 }
	Port: dataflow_section : conv_weights_3_6 | {1 2 }
	Port: dataflow_section : conv_weights_4_0 | {1 2 }
	Port: dataflow_section : conv_weights_4_1 | {1 2 }
	Port: dataflow_section : conv_weights_4_2 | {1 2 }
	Port: dataflow_section : conv_weights_4_3 | {1 2 }
	Port: dataflow_section : conv_weights_4_4 | {1 2 }
	Port: dataflow_section : conv_weights_4_5 | {1 2 }
	Port: dataflow_section : conv_weights_4_6 | {1 2 }
	Port: dataflow_section : conv_weights_5_0 | {1 2 }
	Port: dataflow_section : conv_weights_5_1 | {1 2 }
	Port: dataflow_section : conv_weights_5_2 | {1 2 }
	Port: dataflow_section : conv_weights_5_3 | {1 2 }
	Port: dataflow_section : conv_weights_5_4 | {1 2 }
	Port: dataflow_section : conv_weights_5_5 | {1 2 }
	Port: dataflow_section : conv_weights_5_6 | {1 2 }
	Port: dataflow_section : conv_weights_6_0 | {1 2 }
	Port: dataflow_section : conv_weights_6_1 | {1 2 }
	Port: dataflow_section : conv_weights_6_2 | {1 2 }
	Port: dataflow_section : conv_weights_6_3 | {1 2 }
	Port: dataflow_section : conv_weights_6_4 | {1 2 }
	Port: dataflow_section : conv_weights_6_5 | {1 2 }
	Port: dataflow_section : conv_weights_6_6 | {1 2 }
	Port: dataflow_section : dense_weights_0_0 | {7 8 }
	Port: dataflow_section : dense_weights_0_1 | {7 8 }
	Port: dataflow_section : dense_weights_0_2 | {7 8 }
	Port: dataflow_section : dense_weights_0_3 | {7 8 }
	Port: dataflow_section : dense_weights_0_4 | {7 8 }
	Port: dataflow_section : dense_weights_0_5 | {7 8 }
	Port: dataflow_section : dense_weights_0_6 | {7 8 }
	Port: dataflow_section : dense_weights_0_7 | {7 8 }
	Port: dataflow_section : dense_weights_0_8 | {7 8 }
	Port: dataflow_section : dense_weights_0_9 | {7 8 }
	Port: dataflow_section : dense_weights_1_0 | {7 8 }
	Port: dataflow_section : dense_weights_1_1 | {7 8 }
	Port: dataflow_section : dense_weights_1_2 | {7 8 }
	Port: dataflow_section : dense_weights_1_3 | {7 8 }
	Port: dataflow_section : dense_weights_1_4 | {7 8 }
	Port: dataflow_section : dense_weights_1_5 | {7 8 }
	Port: dataflow_section : dense_weights_1_6 | {7 8 }
	Port: dataflow_section : dense_weights_1_7 | {7 8 }
	Port: dataflow_section : dense_weights_1_8 | {7 8 }
	Port: dataflow_section : dense_weights_1_9 | {7 8 }
	Port: dataflow_section : dense_biases | {9 10 }
  - Chain level:
	State 1
		call_ln32 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit         |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |  grp_convolutional_layer_fu_436 |   171   | 1394.35 |  44077  |  65549  |
|          |   grp_max_pooling_layer_fu_702  |    0    |    0    |   540   |   996   |
|   call   |   grp_flattening_layer_fu_714   |    0    |    0    |    36   |   104   |
|          |      grp_dense_layer_fu_726     |   7840  | 14929.7 |  632408 |  211660 |
|          | grp_dense_layer_soft_max_fu_778 |    7    |  4.764  |   3539  |   4298  |
|----------|---------------------------------|---------|---------|---------|---------|
|   Total  |                                 |   8018  | 16328.8 |  680600 |  282607 |
|----------|---------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|  conv_to_pool_streams_1_reg_796  |   24   |
|  conv_to_pool_streams_2_reg_802  |   24   |
|  conv_to_pool_streams_3_reg_808  |   24   |
|   conv_to_pool_streams_reg_790   |   24   |
|dense_to_softmax_streams_1_reg_868|   24   |
|dense_to_softmax_streams_2_reg_874|   24   |
|dense_to_softmax_streams_3_reg_880|   24   |
| dense_to_softmax_streams_reg_862 |   24   |
|  flat_to_dense_streams_1_reg_844 |   24   |
|  flat_to_dense_streams_2_reg_850 |   24   |
|  flat_to_dense_streams_3_reg_856 |   24   |
|   flat_to_dense_streams_reg_838  |   24   |
|  pool_to_flat_streams_1_reg_820  |   24   |
|  pool_to_flat_streams_2_reg_826  |   24   |
|  pool_to_flat_streams_3_reg_832  |   24   |
|   pool_to_flat_streams_reg_814   |   24   |
+----------------------------------+--------+
|               Total              |   384  |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |  8018  |  16328 | 680600 | 282607 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   384  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |  8018  |  16328 | 680984 | 282607 |
+-----------+--------+--------+--------+--------+
