Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: ultrasonic_sensor.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ultrasonic_sensor.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ultrasonic_sensor"
Output Format                      : NGC
Target Device                      : xc3s400-4-ft256

---- Source Options
Top Module Name                    : ultrasonic_sensor
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "//vmware-host/shared folders/Desktop/fpga_connection/ultrosonic_sensor_v2/bin_to_dec.vhd" in Library work.
Architecture behavioral of Entity bin_to_dec is up to date.
Compiling vhdl file "//vmware-host/shared folders/Desktop/fpga_connection/ultrosonic_sensor_v2/seven_seg_display.vhd" in Library work.
Architecture behavioral of Entity seven_seg_display is up to date.
Compiling vhdl file "//vmware-host/shared folders/Desktop/fpga_connection/ultrosonic_sensor_v2/ultrasonic_sensor.vhd" in Library work.
WARNING:HDLParsers:3530 - Time stamp of file "//vmware-host/shared folders/Desktop/fpga_connection/ultrosonic_sensor_v2/ultrasonic_sensor.vhd" is newer than current system time.
Entity <ultrasonic_sensor> compiled.
Entity <ultrasonic_sensor> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <ultrasonic_sensor> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <seven_seg_display> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <bin_to_dec> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ultrasonic_sensor> in library <work> (Architecture <behavioral>).
Entity <ultrasonic_sensor> analyzed. Unit <ultrasonic_sensor> generated.

Analyzing Entity <seven_seg_display> in library <work> (Architecture <behavioral>).
Entity <seven_seg_display> analyzed. Unit <seven_seg_display> generated.

Analyzing Entity <bin_to_dec> in library <work> (Architecture <behavioral>).
Entity <bin_to_dec> analyzed. Unit <bin_to_dec> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <bin_to_dec>.
    Related source file is "//vmware-host/shared folders/Desktop/fpga_connection/ultrosonic_sensor_v2/bin_to_dec.vhd".
    Found 16x7-bit ROM for signal <inv_outseg>.
    Summary:
	inferred   1 ROM(s).
Unit <bin_to_dec> synthesized.


Synthesizing Unit <seven_seg_display>.
    Related source file is "//vmware-host/shared folders/Desktop/fpga_connection/ultrosonic_sensor_v2/seven_seg_display.vhd".
    Found 4-bit 4-to-1 multiplexer for signal <binary>.
    Found 32-bit up counter for signal <counter>.
    Found 2-bit up counter for signal <digit>.
    Summary:
	inferred   2 Counter(s).
	inferred   4 Multiplexer(s).
Unit <seven_seg_display> synthesized.


Synthesizing Unit <ultrasonic_sensor>.
    Related source file is "//vmware-host/shared folders/Desktop/fpga_connection/ultrosonic_sensor_v2/ultrasonic_sensor.vhd".
    Found 1-bit register for signal <trigger>.
    Found 16-bit register for signal <dist_o>.
    Found 20-bit comparator greatequal for signal <dist_o$cmp_ge0000> created at line 118.
    Found 20-bit up counter for signal <dist_r>.
    Found 20-bit comparator less for signal <dist_r$cmp_lt0000> created at line 101.
    Found 2-bit register for signal <motor>.
    Found 20-bit comparator lessequal for signal <motor$cmp_le0000> created at line 137.
    Found 20-bit comparator lessequal for signal <motor$cmp_le0001> created at line 138.
    Found 20-bit comparator lessequal for signal <motor$cmp_le0002> created at line 140.
    Found 20-bit up counter for signal <timer_r>.
    Summary:
	inferred   2 Counter(s).
	inferred  19 D-type flip-flop(s).
	inferred   5 Comparator(s).
Unit <ultrasonic_sensor> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Counters                                             : 4
 2-bit up counter                                      : 1
 20-bit up counter                                     : 2
 32-bit up counter                                     : 1
# Registers                                            : 3
 1-bit register                                        : 1
 16-bit register                                       : 1
 2-bit register                                        : 1
# Comparators                                          : 5
 20-bit comparator greatequal                          : 1
 20-bit comparator less                                : 1
 20-bit comparator lessequal                           : 3
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Counters                                             : 4
 2-bit up counter                                      : 1
 20-bit up counter                                     : 2
 32-bit up counter                                     : 1
# Registers                                            : 19
 Flip-Flops                                            : 19
# Comparators                                          : 5
 20-bit comparator greatequal                          : 1
 20-bit comparator less                                : 1
 20-bit comparator lessequal                           : 3
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ultrasonic_sensor> ...

Optimizing unit <seven_seg_display> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ultrasonic_sensor, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 93
 Flip-Flops                                            : 93

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ultrasonic_sensor.ngr
Top Level Output File Name         : ultrasonic_sensor
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 19

Cell Usage :
# BELS                             : 342
#      GND                         : 1
#      INV                         : 15
#      LUT1                        : 77
#      LUT2                        : 10
#      LUT3                        : 10
#      LUT4                        : 34
#      MUXCY                       : 118
#      MUXF5                       : 4
#      VCC                         : 1
#      XORCY                       : 72
# FlipFlops/Latches                : 93
#      FDE                         : 2
#      FDR                         : 54
#      FDRE                        : 20
#      FDRS                        : 1
#      FDS                         : 16
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 18
#      IBUF                        : 1
#      OBUF                        : 17
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400ft256-4 

 Number of Slices:                       79  out of   3584     2%  
 Number of Slice Flip Flops:             93  out of   7168     1%  
 Number of 4 input LUTs:                146  out of   7168     2%  
 Number of IOs:                          19
 Number of bonded IOBs:                  19  out of    173    10%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 93    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 7.425ns (Maximum Frequency: 134.680MHz)
   Minimum input arrival time before clock: 2.938ns
   Maximum output required time after clock: 11.558ns
   Maximum combinational path delay: 7.980ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 7.425ns (frequency: 134.680MHz)
  Total number of paths / destination ports: 3428 / 186
-------------------------------------------------------------------------
Delay:               7.425ns (Levels of Logic = 6)
  Source:            timer_r_4 (FF)
  Destination:       dist_r_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: timer_r_4 to dist_r_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.720   1.246  timer_r_4 (timer_r_4)
     LUT4:I0->O            1   0.551   0.000  Mcompar_dist_r_cmp_lt0000_lut<0> (Mcompar_dist_r_cmp_lt0000_lut<0>)
     MUXCY:S->O            1   0.500   0.000  Mcompar_dist_r_cmp_lt0000_cy<0> (Mcompar_dist_r_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_dist_r_cmp_lt0000_cy<1> (Mcompar_dist_r_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_dist_r_cmp_lt0000_cy<2> (Mcompar_dist_r_cmp_lt0000_cy<2>)
     MUXCY:CI->O           2   0.281   0.877  Mcompar_dist_r_cmp_lt0000_cy<3> (Mcompar_dist_r_cmp_lt0000_cy<3>)
     INV:I->O             20   0.551   1.545  Mcompar_dist_r_cmp_lt0000_cy<3>_inv_INV_0 (dist_r_cmp_lt0000)
     FDRE:R                    1.026          dist_r_0
    ----------------------------------------
    Total                      7.425ns (3.757ns logic, 3.668ns route)
                                       (50.6% logic, 49.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              2.938ns (Levels of Logic = 1)
  Source:            echo (PAD)
  Destination:       dist_r_0 (FF)
  Destination Clock: clk rising

  Data Path: echo to dist_r_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            21   0.821   1.515  echo_IBUF (led_2_OBUF)
     FDRE:CE                   0.602          dist_r_0
    ----------------------------------------
    Total                      2.938ns (1.423ns logic, 1.515ns route)
                                       (48.4% logic, 51.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 209 / 16
-------------------------------------------------------------------------
Offset:              11.558ns (Levels of Logic = 4)
  Source:            display/digit_0 (FF)
  Destination:       hex<6> (PAD)
  Source Clock:      clk rising

  Data Path: display/digit_0 to hex<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             14   0.720   1.526  display/digit_0 (display/digit_0)
     LUT3:I0->O            1   0.551   0.000  display/Mmux_binary_3 (display/Mmux_binary_3)
     MUXF5:I1->O           7   0.360   1.405  display/Mmux_binary_2_f5 (display/binary<0>)
     LUT4:I0->O            1   0.551   0.801  display/binary_to_decimal/out_seg<3>1 (hex_3_OBUF)
     OBUF:I->O                 5.644          hex_3_OBUF (hex<3>)
    ----------------------------------------
    Total                     11.558ns (7.826ns logic, 3.732ns route)
                                       (67.7% logic, 32.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               7.980ns (Levels of Logic = 2)
  Source:            echo (PAD)
  Destination:       led<2> (PAD)

  Data Path: echo to led<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            21   0.821   1.515  echo_IBUF (led_2_OBUF)
     OBUF:I->O                 5.644          led_2_OBUF (led<2>)
    ----------------------------------------
    Total                      7.980ns (6.465ns logic, 1.515ns route)
                                       (81.0% logic, 19.0% route)

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 3.68 secs
 
--> 

Total memory usage is 203544 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

