[{"commit":{"message":"remove TEMP_DEF effect for dst"},"files":[{"filename":"src\/hotspot\/cpu\/ppc\/c2_MacroAssembler_ppc.cpp"},{"filename":"src\/hotspot\/cpu\/ppc\/ppc.ad"}],"sha":"8126d0db54fcc70a7f4e098ca166049a11110be1"},{"commit":{"message":"also exclude float\/double from MaxV, MinV"},"files":[{"filename":"src\/hotspot\/cpu\/ppc\/assembler_ppc.hpp"},{"filename":"src\/hotspot\/cpu\/ppc\/ppc.ad"}],"sha":"e3c5f9f1b8e6092afcbb798e0817bd2247fc2fd6"},{"commit":{"message":"filter subword types for MaxV, MinV"},"files":[{"filename":"src\/hotspot\/cpu\/ppc\/ppc.ad"}],"sha":"51fd46d607b9f141a608c0b4efe9ec96934f9f01"},{"commit":{"message":"move vmax_reg code"},"files":[{"filename":"src\/hotspot\/cpu\/ppc\/ppc.ad"}],"sha":"9deb0a258cd616cf9b029c5bf00cb3919fa57b90"},{"commit":{"message":"add size to vand, vor, vxor nodes"},"files":[{"filename":"src\/hotspot\/cpu\/ppc\/ppc.ad"}],"sha":"d19f7f5e3b28f1ce92220fa6ba382d2bd01f5b28"},{"commit":{"message":"compact switch case"},"files":[{"filename":"src\/hotspot\/cpu\/ppc\/c2_MacroAssembler_ppc.cpp"}],"sha":"c2601d1d22be1aee1262d33a882a1982318aef00"},{"commit":{"message":"correct opcodes"},"files":[{"filename":"src\/hotspot\/cpu\/ppc\/assembler_ppc.hpp"}],"sha":"827a019511ec0f5bf2bef9b8e94acfa21acd0f60"},{"commit":{"message":"switch vsumsws to vadduwm"},"files":[{"filename":"src\/hotspot\/cpu\/ppc\/c2_MacroAssembler_ppc.cpp"},{"filename":"src\/hotspot\/cpu\/ppc\/ppc.ad"}],"sha":"3527c6efaede3960e1a5773cc33a2b2011782141"},{"commit":{"message":"reductions only support int"},"files":[{"filename":"src\/hotspot\/cpu\/ppc\/ppc.ad"}],"sha":"021f376f712179f6cae53e7fdb6b021308b70a95"},{"commit":{"message":"remove long nodes"},"files":[{"filename":"src\/hotspot\/cpu\/ppc\/c2_MacroAssembler_ppc.cpp"},{"filename":"src\/hotspot\/cpu\/ppc\/c2_MacroAssembler_ppc.hpp"},{"filename":"src\/hotspot\/cpu\/ppc\/ppc.ad"}],"sha":"aef95fa559210461cbefadb3ef29b0c309e1c875"},{"commit":{"message":"add MinL \/ MaxL nodes"},"files":[{"filename":"src\/hotspot\/cpu\/ppc\/ppc.ad"}],"sha":"5befa681b0de4992998009625666ded675a06e9c"},{"commit":{"message":"fix L nodes cost and size"},"files":[{"filename":"src\/hotspot\/cpu\/ppc\/ppc.ad"}],"sha":"f53de456eb85a7b4c5f78b93ed89d5f9272b7a9e"},{"commit":{"message":"Add Long Reduction nodes"},"files":[{"filename":"src\/hotspot\/cpu\/ppc\/c2_MacroAssembler_ppc.cpp"},{"filename":"src\/hotspot\/cpu\/ppc\/c2_MacroAssembler_ppc.hpp"},{"filename":"src\/hotspot\/cpu\/ppc\/ppc.ad"}],"sha":"159f8c768015a659e7fe1207a9de69c58e364823"},{"commit":{"message":"add AndV, OrV and XorV nodes"},"files":[{"filename":"src\/hotspot\/cpu\/ppc\/ppc.ad"}],"sha":"f6fa7279ea2516e721ab7073b5e89c4f83d531e8"},{"commit":{"message":"add match rules"},"files":[{"filename":"src\/hotspot\/cpu\/ppc\/ppc.ad"}],"sha":"0af57cac8877dad0a036103cdae5489e6f30dfa1"},{"commit":{"message":"add And, Or and Xor Reduction nodes"},"files":[{"filename":"src\/hotspot\/cpu\/ppc\/c2_MacroAssembler_ppc.cpp"},{"filename":"src\/hotspot\/cpu\/ppc\/ppc.ad"}],"sha":"8543f5720bc48587d5bd7f039f906b4b47841371"},{"commit":{"message":"add MulReductionVI\nadd costs for reduction nodes"},"files":[{"filename":"src\/hotspot\/cpu\/ppc\/c2_MacroAssembler_ppc.cpp"},{"filename":"src\/hotspot\/cpu\/ppc\/ppc.ad"}],"sha":"4483d943de0ebd8efb3c811b66abb0bc58d4dd13"},{"commit":{"message":"add AddReductionVI"},"files":[{"filename":"src\/hotspot\/cpu\/ppc\/c2_MacroAssembler_ppc.cpp"},{"filename":"src\/hotspot\/cpu\/ppc\/ppc.ad"}],"sha":"2f236c858082effb8d74fffb678d0d8e827e5621"},{"commit":{"message":"add reduce nodes for minv \/ maxv"},"files":[{"filename":"src\/hotspot\/cpu\/ppc\/c2_MacroAssembler_ppc.cpp"},{"filename":"src\/hotspot\/cpu\/ppc\/c2_MacroAssembler_ppc.hpp"},{"filename":"src\/hotspot\/cpu\/ppc\/ppc.ad"}],"sha":"06e2b929eb1edb73d9078686de5fb880a7dcede5"},{"commit":{"message":"refactor nodes to switch case type detection"},"files":[{"filename":"src\/hotspot\/cpu\/ppc\/assembler_ppc.hpp"},{"filename":"src\/hotspot\/cpu\/ppc\/assembler_ppc.inline.hpp"},{"filename":"src\/hotspot\/cpu\/ppc\/ppc.ad"}],"sha":"94620802552b27a73e76a8c0c54583c72ddc7337"},{"commit":{"message":"add xvminxp nodes"},"files":[{"filename":"src\/hotspot\/cpu\/ppc\/assembler_ppc.hpp"},{"filename":"src\/hotspot\/cpu\/ppc\/assembler_ppc.inline.hpp"},{"filename":"src\/hotspot\/cpu\/ppc\/ppc.ad"}],"sha":"987edb58a1d0a66e30787f0c8f5cf22a635aff53"},{"commit":{"message":"ppc: add vminsx, vmaxsx nodes"},"files":[{"filename":"src\/hotspot\/cpu\/ppc\/assembler_ppc.hpp"},{"filename":"src\/hotspot\/cpu\/ppc\/assembler_ppc.inline.hpp"},{"filename":"src\/hotspot\/cpu\/ppc\/ppc.ad"},{"filename":"test\/hotspot\/jtreg\/compiler\/loopopts\/superword\/MinMaxRed_Int.java"}],"sha":"92993f0d14dd1f7ad36bb632536ac29b78ff3e09"}]