Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sun Jul 29 13:54:38 2018
| Host         : laptopASUS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      2 |            1 |
|      8 |            1 |
|     12 |            1 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               9 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             229 |           60 |
| Yes          | No                    | No                     |             182 |           47 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1750 |          258 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+---------------------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+
|   Clock Signal   |                            Enable Signal                            |                      Set/Reset Signal                     | Slice Load Count | Bel Load Count |
+------------------+---------------------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+
|  JA_OBUF_BUFG[6] |                                                                     |                                                           |                1 |              1 |
|  newClock_BUFG   | const/hexToSinXp/sinXp/sinX/sin_wavePWM/PWM_counter/PWM_pulse_reg_2 | const/reset_reg_0                                         |                2 |              2 |
|  newClock_BUFG   |                                                                     |                                                           |                4 |              8 |
|  newClock_BUFG   | const/hexToSinXp/sinXp/sinX/clockNew/previous_offset                | const/hexToSinXp/sinXp/sinX/clockNew/sample_select_reg[5] |                4 |             12 |
|  JA_OBUF_BUFG[6] |                                                                     | sin_wavePWM/PWM_counter/SR[0]                             |               22 |             94 |
|  newClock_BUFG   |                                                                     | const/reset_reg_0                                         |               38 |            135 |
|  newClock_BUFG   | const/hexToSinXp/sinXp/hexSending                                   |                                                           |               94 |            364 |
|  newClock_BUFG   | const/hexToSinXp/sinXp/hexSending                                   | const/reset_reg_0                                         |              252 |           1736 |
+------------------+---------------------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+


