Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Sep 12 11:58:05 2021
| Host         : DESKTOP-LM951GG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file soc_lite_top_timing_summary_routed.rpt -pb soc_lite_top_timing_summary_routed.pb -rpx soc_lite_top_timing_summary_routed.rpx -warn_on_violation
| Design       : soc_lite_top
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.965        0.000                      0                 7972        0.048        0.000                      0                 7972        3.000        0.000                       0                  1889  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                ------------       ----------      --------------
clk                  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_pll   {0.000 5.000}      10.000          100.000         
  cpu_clk_clk_pll    {0.000 10.000}     20.000          50.000          
  timer_clk_clk_pll  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                    3.000        0.000                       0                     1  
  clkfbout_clk_pll                                                                                                                                                     8.408        0.000                       0                     3  
  cpu_clk_clk_pll          1.965        0.000                      0                 7906        0.048        0.000                      0                 7906        8.870        0.000                       0                  1784  
  timer_clk_clk_pll        6.560        0.000                      0                   66        0.147        0.000                      0                   66        4.500        0.000                       0                   101  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pll
  To Clock:  clkfbout_clk_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y2   pll.clk_pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_clk_pll
  To Clock:  cpu_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        1.965ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.965ns  (required time - arrival time)
  Source:                 cpu/id_stage/fs_to_ds_bus_r_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[232].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        17.596ns  (logic 2.648ns (15.049%)  route 14.948ns (84.951%))
  Logic Levels:           13  (CARRY4=3 LUT3=2 LUT5=3 LUT6=4 RAMD32=1)
  Clock Path Skew:        0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.088ns = ( 18.912 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.796ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1782, routed)        1.391    -1.796    cpu/id_stage/cpu_clk
    SLICE_X44Y165        FDRE                                         r  cpu/id_stage/fs_to_ds_bus_r_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y165        FDRE (Prop_fdre_C_Q)         0.433    -1.363 r  cpu/id_stage/fs_to_ds_bus_r_reg[59]/Q
                         net (fo=13, routed)          3.594     2.231    cpu/id_stage/fs_to_ds_bus_r_reg_n_0_[59]
    SLICE_X104Y90        LUT6 (Prop_lut6_I3_O)        0.105     2.336 r  cpu/id_stage/ds_to_es_bus_r[137]_i_2/O
                         net (fo=3, routed)           0.801     3.136    cpu/id_stage/u_regfile/op_31_26_d[0]
    SLICE_X105Y86        LUT5 (Prop_lut5_I0_O)        0.105     3.241 r  cpu/id_stage/u_regfile/ds_to_es_bus_r[133]_i_1/O
                         net (fo=7, routed)           0.494     3.736    cpu/id_stage/u_regfile/fs_to_ds_bus_r_reg[54]
    SLICE_X105Y85        LUT6 (Prop_lut6_I0_O)        0.105     3.841 r  cpu/id_stage/u_regfile/rf_reg_r2_0_31_0_5_i_5/O
                         net (fo=37, routed)          1.170     5.011    cpu/id_stage/u_regfile/rf_reg_r2_0_31_6_11/ADDRC0
    SLICE_X108Y80        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.119     5.130 r  cpu/id_stage/u_regfile/rf_reg_r2_0_31_6_11/RAMC/O
                         net (fo=2, routed)           0.648     5.779    cpu/id_stage/u_regfile/rdata20[10]
    SLICE_X110Y82        LUT6 (Prop_lut6_I1_O)        0.268     6.047 r  cpu/id_stage/u_regfile/rj_eq_rd_carry_i_5/O
                         net (fo=1, routed)           0.344     6.390    cpu/id_stage/u_regfile/rj_eq_rd_carry_i_5_n_0
    SLICE_X109Y82        LUT5 (Prop_lut5_I4_O)        0.105     6.495 r  cpu/id_stage/u_regfile/rj_eq_rd_carry_i_1/O
                         net (fo=1, routed)           0.000     6.495    cpu/id_stage/u_regfile_n_40
    SLICE_X109Y82        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     6.827 r  cpu/id_stage/rj_eq_rd_carry/CO[3]
                         net (fo=1, routed)           0.000     6.827    cpu/id_stage/rj_eq_rd_carry_n_0
    SLICE_X109Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.925 r  cpu/id_stage/rj_eq_rd_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.925    cpu/id_stage/rj_eq_rd_carry__0_n_0
    SLICE_X109Y84        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     7.115 r  cpu/id_stage/rj_eq_rd_carry__1/CO[2]
                         net (fo=1, routed)           0.540     7.656    cpu/id_stage/rj_eq_rd
    SLICE_X104Y87        LUT6 (Prop_lut6_I0_O)        0.261     7.917 r  cpu/id_stage/br_taken_r_i_1/O
                         net (fo=33, routed)          0.541     8.458    cpu/id_stage/br_bus[32]
    SLICE_X104Y86        LUT3 (Prop_lut3_I1_O)        0.126     8.584 r  cpu/id_stage/fs_pc[19]_i_1/O
                         net (fo=6, routed)           1.658    10.242    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[160].ram.r/prim_init.ram/addra[17]
    SLICE_X80Y111        LUT3 (Prop_lut3_I2_O)        0.283    10.525 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[160].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=16, routed)          1.917    12.442    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[168].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    SLICE_X22Y111        LUT5 (Prop_lut5_I4_O)        0.118    12.560 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[168].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__10/O
                         net (fo=4, routed)           3.240    15.799    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[232].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    RAMB36_X1Y48         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[232].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1782, routed)        1.579    18.912    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[232].ram.r/prim_init.ram/clka
    RAMB36_X1Y48         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[232].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.514    18.398    
                         clock uncertainty           -0.087    18.311    
    RAMB36_X1Y48         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.546    17.765    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[232].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.765    
                         arrival time                         -15.799    
  -------------------------------------------------------------------
                         slack                                  1.965    

Slack (MET) :             2.279ns  (required time - arrival time)
  Source:                 cpu/id_stage/fs_to_ds_bus_r_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[224].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        17.342ns  (logic 2.635ns (15.194%)  route 14.707ns (84.806%))
  Logic Levels:           13  (CARRY4=3 LUT3=2 LUT5=3 LUT6=4 RAMD32=1)
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.187ns = ( 18.813 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.796ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1782, routed)        1.391    -1.796    cpu/id_stage/cpu_clk
    SLICE_X44Y165        FDRE                                         r  cpu/id_stage/fs_to_ds_bus_r_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y165        FDRE (Prop_fdre_C_Q)         0.433    -1.363 r  cpu/id_stage/fs_to_ds_bus_r_reg[59]/Q
                         net (fo=13, routed)          3.594     2.231    cpu/id_stage/fs_to_ds_bus_r_reg_n_0_[59]
    SLICE_X104Y90        LUT6 (Prop_lut6_I3_O)        0.105     2.336 r  cpu/id_stage/ds_to_es_bus_r[137]_i_2/O
                         net (fo=3, routed)           0.801     3.136    cpu/id_stage/u_regfile/op_31_26_d[0]
    SLICE_X105Y86        LUT5 (Prop_lut5_I0_O)        0.105     3.241 r  cpu/id_stage/u_regfile/ds_to_es_bus_r[133]_i_1/O
                         net (fo=7, routed)           0.494     3.736    cpu/id_stage/u_regfile/fs_to_ds_bus_r_reg[54]
    SLICE_X105Y85        LUT6 (Prop_lut6_I0_O)        0.105     3.841 r  cpu/id_stage/u_regfile/rf_reg_r2_0_31_0_5_i_5/O
                         net (fo=37, routed)          1.170     5.011    cpu/id_stage/u_regfile/rf_reg_r2_0_31_6_11/ADDRC0
    SLICE_X108Y80        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.119     5.130 r  cpu/id_stage/u_regfile/rf_reg_r2_0_31_6_11/RAMC/O
                         net (fo=2, routed)           0.648     5.779    cpu/id_stage/u_regfile/rdata20[10]
    SLICE_X110Y82        LUT6 (Prop_lut6_I1_O)        0.268     6.047 r  cpu/id_stage/u_regfile/rj_eq_rd_carry_i_5/O
                         net (fo=1, routed)           0.344     6.390    cpu/id_stage/u_regfile/rj_eq_rd_carry_i_5_n_0
    SLICE_X109Y82        LUT5 (Prop_lut5_I4_O)        0.105     6.495 r  cpu/id_stage/u_regfile/rj_eq_rd_carry_i_1/O
                         net (fo=1, routed)           0.000     6.495    cpu/id_stage/u_regfile_n_40
    SLICE_X109Y82        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     6.827 r  cpu/id_stage/rj_eq_rd_carry/CO[3]
                         net (fo=1, routed)           0.000     6.827    cpu/id_stage/rj_eq_rd_carry_n_0
    SLICE_X109Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.925 r  cpu/id_stage/rj_eq_rd_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.925    cpu/id_stage/rj_eq_rd_carry__0_n_0
    SLICE_X109Y84        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     7.115 r  cpu/id_stage/rj_eq_rd_carry__1/CO[2]
                         net (fo=1, routed)           0.540     7.656    cpu/id_stage/rj_eq_rd
    SLICE_X104Y87        LUT6 (Prop_lut6_I0_O)        0.261     7.917 r  cpu/id_stage/br_taken_r_i_1/O
                         net (fo=33, routed)          0.541     8.458    cpu/id_stage/br_bus[32]
    SLICE_X104Y86        LUT3 (Prop_lut3_I1_O)        0.126     8.584 r  cpu/id_stage/fs_pc[19]_i_1/O
                         net (fo=6, routed)           1.658    10.242    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[160].ram.r/prim_init.ram/addra[17]
    SLICE_X80Y111        LUT3 (Prop_lut3_I2_O)        0.283    10.525 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[160].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=16, routed)          1.917    12.442    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[160].ram.r/prim_init.ram/addra_12_sn_1
    SLICE_X22Y111        LUT5 (Prop_lut5_I4_O)        0.105    12.547 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[160].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__14/O
                         net (fo=4, routed)           2.999    15.546    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[224].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    RAMB36_X2Y45         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[224].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1782, routed)        1.480    18.813    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[224].ram.r/prim_init.ram/clka
    RAMB36_X2Y45         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[224].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.514    18.299    
                         clock uncertainty           -0.087    18.212    
    RAMB36_X2Y45         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    17.825    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[224].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.825    
                         arrival time                         -15.546    
  -------------------------------------------------------------------
                         slack                                  2.279    

Slack (MET) :             2.292ns  (required time - arrival time)
  Source:                 cpu/id_stage/fs_to_ds_bus_r_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[228].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        17.239ns  (logic 2.648ns (15.360%)  route 14.591ns (84.640%))
  Logic Levels:           13  (CARRY4=3 LUT3=2 LUT5=3 LUT6=4 RAMD32=1)
  Clock Path Skew:        0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.099ns = ( 18.901 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.796ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1782, routed)        1.391    -1.796    cpu/id_stage/cpu_clk
    SLICE_X44Y165        FDRE                                         r  cpu/id_stage/fs_to_ds_bus_r_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y165        FDRE (Prop_fdre_C_Q)         0.433    -1.363 r  cpu/id_stage/fs_to_ds_bus_r_reg[59]/Q
                         net (fo=13, routed)          3.594     2.231    cpu/id_stage/fs_to_ds_bus_r_reg_n_0_[59]
    SLICE_X104Y90        LUT6 (Prop_lut6_I3_O)        0.105     2.336 r  cpu/id_stage/ds_to_es_bus_r[137]_i_2/O
                         net (fo=3, routed)           0.801     3.136    cpu/id_stage/u_regfile/op_31_26_d[0]
    SLICE_X105Y86        LUT5 (Prop_lut5_I0_O)        0.105     3.241 r  cpu/id_stage/u_regfile/ds_to_es_bus_r[133]_i_1/O
                         net (fo=7, routed)           0.494     3.736    cpu/id_stage/u_regfile/fs_to_ds_bus_r_reg[54]
    SLICE_X105Y85        LUT6 (Prop_lut6_I0_O)        0.105     3.841 r  cpu/id_stage/u_regfile/rf_reg_r2_0_31_0_5_i_5/O
                         net (fo=37, routed)          1.170     5.011    cpu/id_stage/u_regfile/rf_reg_r2_0_31_6_11/ADDRC0
    SLICE_X108Y80        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.119     5.130 r  cpu/id_stage/u_regfile/rf_reg_r2_0_31_6_11/RAMC/O
                         net (fo=2, routed)           0.648     5.779    cpu/id_stage/u_regfile/rdata20[10]
    SLICE_X110Y82        LUT6 (Prop_lut6_I1_O)        0.268     6.047 r  cpu/id_stage/u_regfile/rj_eq_rd_carry_i_5/O
                         net (fo=1, routed)           0.344     6.390    cpu/id_stage/u_regfile/rj_eq_rd_carry_i_5_n_0
    SLICE_X109Y82        LUT5 (Prop_lut5_I4_O)        0.105     6.495 r  cpu/id_stage/u_regfile/rj_eq_rd_carry_i_1/O
                         net (fo=1, routed)           0.000     6.495    cpu/id_stage/u_regfile_n_40
    SLICE_X109Y82        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     6.827 r  cpu/id_stage/rj_eq_rd_carry/CO[3]
                         net (fo=1, routed)           0.000     6.827    cpu/id_stage/rj_eq_rd_carry_n_0
    SLICE_X109Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.925 r  cpu/id_stage/rj_eq_rd_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.925    cpu/id_stage/rj_eq_rd_carry__0_n_0
    SLICE_X109Y84        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     7.115 r  cpu/id_stage/rj_eq_rd_carry__1/CO[2]
                         net (fo=1, routed)           0.540     7.656    cpu/id_stage/rj_eq_rd
    SLICE_X104Y87        LUT6 (Prop_lut6_I0_O)        0.261     7.917 r  cpu/id_stage/br_taken_r_i_1/O
                         net (fo=33, routed)          0.541     8.458    cpu/id_stage/br_bus[32]
    SLICE_X104Y86        LUT3 (Prop_lut3_I1_O)        0.126     8.584 r  cpu/id_stage/fs_pc[19]_i_1/O
                         net (fo=6, routed)           1.658    10.242    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[160].ram.r/prim_init.ram/addra[17]
    SLICE_X80Y111        LUT3 (Prop_lut3_I2_O)        0.283    10.525 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[160].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=16, routed)          1.908    12.433    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[164].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    SLICE_X22Y111        LUT5 (Prop_lut5_I4_O)        0.118    12.551 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[164].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__12/O
                         net (fo=4, routed)           2.892    15.443    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[228].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    RAMB36_X0Y44         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[228].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1782, routed)        1.568    18.901    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[228].ram.r/prim_init.ram/clka
    RAMB36_X0Y44         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[228].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.514    18.387    
                         clock uncertainty           -0.087    18.300    
    RAMB36_X0Y44         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.565    17.735    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[228].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.735    
                         arrival time                         -15.443    
  -------------------------------------------------------------------
                         slack                                  2.292    

Slack (MET) :             2.364ns  (required time - arrival time)
  Source:                 cpu/id_stage/fs_to_ds_bus_r_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[235].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        17.191ns  (logic 2.635ns (15.328%)  route 14.556ns (84.672%))
  Logic Levels:           13  (CARRY4=3 LUT3=2 LUT5=3 LUT6=4 RAMD32=1)
  Clock Path Skew:        0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.094ns = ( 18.906 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.796ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1782, routed)        1.391    -1.796    cpu/id_stage/cpu_clk
    SLICE_X44Y165        FDRE                                         r  cpu/id_stage/fs_to_ds_bus_r_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y165        FDRE (Prop_fdre_C_Q)         0.433    -1.363 r  cpu/id_stage/fs_to_ds_bus_r_reg[59]/Q
                         net (fo=13, routed)          3.594     2.231    cpu/id_stage/fs_to_ds_bus_r_reg_n_0_[59]
    SLICE_X104Y90        LUT6 (Prop_lut6_I3_O)        0.105     2.336 r  cpu/id_stage/ds_to_es_bus_r[137]_i_2/O
                         net (fo=3, routed)           0.801     3.136    cpu/id_stage/u_regfile/op_31_26_d[0]
    SLICE_X105Y86        LUT5 (Prop_lut5_I0_O)        0.105     3.241 r  cpu/id_stage/u_regfile/ds_to_es_bus_r[133]_i_1/O
                         net (fo=7, routed)           0.494     3.736    cpu/id_stage/u_regfile/fs_to_ds_bus_r_reg[54]
    SLICE_X105Y85        LUT6 (Prop_lut6_I0_O)        0.105     3.841 r  cpu/id_stage/u_regfile/rf_reg_r2_0_31_0_5_i_5/O
                         net (fo=37, routed)          1.170     5.011    cpu/id_stage/u_regfile/rf_reg_r2_0_31_6_11/ADDRC0
    SLICE_X108Y80        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.119     5.130 r  cpu/id_stage/u_regfile/rf_reg_r2_0_31_6_11/RAMC/O
                         net (fo=2, routed)           0.648     5.779    cpu/id_stage/u_regfile/rdata20[10]
    SLICE_X110Y82        LUT6 (Prop_lut6_I1_O)        0.268     6.047 r  cpu/id_stage/u_regfile/rj_eq_rd_carry_i_5/O
                         net (fo=1, routed)           0.344     6.390    cpu/id_stage/u_regfile/rj_eq_rd_carry_i_5_n_0
    SLICE_X109Y82        LUT5 (Prop_lut5_I4_O)        0.105     6.495 r  cpu/id_stage/u_regfile/rj_eq_rd_carry_i_1/O
                         net (fo=1, routed)           0.000     6.495    cpu/id_stage/u_regfile_n_40
    SLICE_X109Y82        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     6.827 r  cpu/id_stage/rj_eq_rd_carry/CO[3]
                         net (fo=1, routed)           0.000     6.827    cpu/id_stage/rj_eq_rd_carry_n_0
    SLICE_X109Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.925 r  cpu/id_stage/rj_eq_rd_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.925    cpu/id_stage/rj_eq_rd_carry__0_n_0
    SLICE_X109Y84        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     7.115 r  cpu/id_stage/rj_eq_rd_carry__1/CO[2]
                         net (fo=1, routed)           0.540     7.656    cpu/id_stage/rj_eq_rd
    SLICE_X104Y87        LUT6 (Prop_lut6_I0_O)        0.261     7.917 r  cpu/id_stage/br_taken_r_i_1/O
                         net (fo=33, routed)          0.541     8.458    cpu/id_stage/br_bus[32]
    SLICE_X104Y86        LUT3 (Prop_lut3_I1_O)        0.126     8.584 r  cpu/id_stage/fs_pc[19]_i_1/O
                         net (fo=6, routed)           1.459    10.044    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[171].ram.r/prim_init.ram/addra[17]
    SLICE_X80Y111        LUT3 (Prop_lut3_I2_O)        0.283    10.327 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[171].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__1/O
                         net (fo=16, routed)          1.731    12.057    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[171].ram.r/prim_init.ram/addra_12_sn_1
    SLICE_X22Y112        LUT5 (Prop_lut5_I4_O)        0.105    12.162 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[171].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__53/O
                         net (fo=4, routed)           3.232    15.394    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[235].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    RAMB36_X1Y46         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[235].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1782, routed)        1.573    18.906    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[235].ram.r/prim_init.ram/clka
    RAMB36_X1Y46         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[235].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.514    18.392    
                         clock uncertainty           -0.087    18.305    
    RAMB36_X1Y46         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.546    17.759    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[235].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.759    
                         arrival time                         -15.394    
  -------------------------------------------------------------------
                         slack                                  2.364    

Slack (MET) :             2.377ns  (required time - arrival time)
  Source:                 cpu/id_stage/fs_to_ds_bus_r_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[239].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        17.173ns  (logic 2.655ns (15.461%)  route 14.518ns (84.539%))
  Logic Levels:           13  (CARRY4=3 LUT3=2 LUT5=3 LUT6=4 RAMD32=1)
  Clock Path Skew:        0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.088ns = ( 18.912 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.796ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1782, routed)        1.391    -1.796    cpu/id_stage/cpu_clk
    SLICE_X44Y165        FDRE                                         r  cpu/id_stage/fs_to_ds_bus_r_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y165        FDRE (Prop_fdre_C_Q)         0.433    -1.363 r  cpu/id_stage/fs_to_ds_bus_r_reg[59]/Q
                         net (fo=13, routed)          3.594     2.231    cpu/id_stage/fs_to_ds_bus_r_reg_n_0_[59]
    SLICE_X104Y90        LUT6 (Prop_lut6_I3_O)        0.105     2.336 r  cpu/id_stage/ds_to_es_bus_r[137]_i_2/O
                         net (fo=3, routed)           0.801     3.136    cpu/id_stage/u_regfile/op_31_26_d[0]
    SLICE_X105Y86        LUT5 (Prop_lut5_I0_O)        0.105     3.241 r  cpu/id_stage/u_regfile/ds_to_es_bus_r[133]_i_1/O
                         net (fo=7, routed)           0.494     3.736    cpu/id_stage/u_regfile/fs_to_ds_bus_r_reg[54]
    SLICE_X105Y85        LUT6 (Prop_lut6_I0_O)        0.105     3.841 r  cpu/id_stage/u_regfile/rf_reg_r2_0_31_0_5_i_5/O
                         net (fo=37, routed)          1.170     5.011    cpu/id_stage/u_regfile/rf_reg_r2_0_31_6_11/ADDRC0
    SLICE_X108Y80        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.119     5.130 r  cpu/id_stage/u_regfile/rf_reg_r2_0_31_6_11/RAMC/O
                         net (fo=2, routed)           0.648     5.779    cpu/id_stage/u_regfile/rdata20[10]
    SLICE_X110Y82        LUT6 (Prop_lut6_I1_O)        0.268     6.047 r  cpu/id_stage/u_regfile/rj_eq_rd_carry_i_5/O
                         net (fo=1, routed)           0.344     6.390    cpu/id_stage/u_regfile/rj_eq_rd_carry_i_5_n_0
    SLICE_X109Y82        LUT5 (Prop_lut5_I4_O)        0.105     6.495 r  cpu/id_stage/u_regfile/rj_eq_rd_carry_i_1/O
                         net (fo=1, routed)           0.000     6.495    cpu/id_stage/u_regfile_n_40
    SLICE_X109Y82        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     6.827 r  cpu/id_stage/rj_eq_rd_carry/CO[3]
                         net (fo=1, routed)           0.000     6.827    cpu/id_stage/rj_eq_rd_carry_n_0
    SLICE_X109Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.925 r  cpu/id_stage/rj_eq_rd_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.925    cpu/id_stage/rj_eq_rd_carry__0_n_0
    SLICE_X109Y84        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     7.115 r  cpu/id_stage/rj_eq_rd_carry__1/CO[2]
                         net (fo=1, routed)           0.540     7.656    cpu/id_stage/rj_eq_rd
    SLICE_X104Y87        LUT6 (Prop_lut6_I0_O)        0.261     7.917 r  cpu/id_stage/br_taken_r_i_1/O
                         net (fo=33, routed)          0.541     8.458    cpu/id_stage/br_bus[32]
    SLICE_X104Y86        LUT3 (Prop_lut3_I1_O)        0.126     8.584 r  cpu/id_stage/fs_pc[19]_i_1/O
                         net (fo=6, routed)           1.459    10.044    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[171].ram.r/prim_init.ram/addra[17]
    SLICE_X80Y111        LUT3 (Prop_lut3_I2_O)        0.283    10.327 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[171].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__1/O
                         net (fo=16, routed)          1.529    11.855    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[175].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    SLICE_X37Y111        LUT5 (Prop_lut5_I4_O)        0.125    11.980 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[175].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__51/O
                         net (fo=4, routed)           3.396    15.376    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[239].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    RAMB36_X0Y47         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[239].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1782, routed)        1.579    18.912    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[239].ram.r/prim_init.ram/clka
    RAMB36_X0Y47         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[239].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.514    18.398    
                         clock uncertainty           -0.087    18.311    
    RAMB36_X0Y47         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.557    17.754    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[239].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.754    
                         arrival time                         -15.376    
  -------------------------------------------------------------------
                         slack                                  2.377    

Slack (MET) :             2.443ns  (required time - arrival time)
  Source:                 cpu/id_stage/fs_to_ds_bus_r_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[238].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        17.104ns  (logic 2.638ns (15.423%)  route 14.466ns (84.577%))
  Logic Levels:           13  (CARRY4=3 LUT3=2 LUT5=3 LUT6=4 RAMD32=1)
  Clock Path Skew:        0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.091ns = ( 18.909 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.796ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1782, routed)        1.391    -1.796    cpu/id_stage/cpu_clk
    SLICE_X44Y165        FDRE                                         r  cpu/id_stage/fs_to_ds_bus_r_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y165        FDRE (Prop_fdre_C_Q)         0.433    -1.363 r  cpu/id_stage/fs_to_ds_bus_r_reg[59]/Q
                         net (fo=13, routed)          3.594     2.231    cpu/id_stage/fs_to_ds_bus_r_reg_n_0_[59]
    SLICE_X104Y90        LUT6 (Prop_lut6_I3_O)        0.105     2.336 r  cpu/id_stage/ds_to_es_bus_r[137]_i_2/O
                         net (fo=3, routed)           0.801     3.136    cpu/id_stage/u_regfile/op_31_26_d[0]
    SLICE_X105Y86        LUT5 (Prop_lut5_I0_O)        0.105     3.241 r  cpu/id_stage/u_regfile/ds_to_es_bus_r[133]_i_1/O
                         net (fo=7, routed)           0.494     3.736    cpu/id_stage/u_regfile/fs_to_ds_bus_r_reg[54]
    SLICE_X105Y85        LUT6 (Prop_lut6_I0_O)        0.105     3.841 r  cpu/id_stage/u_regfile/rf_reg_r2_0_31_0_5_i_5/O
                         net (fo=37, routed)          1.170     5.011    cpu/id_stage/u_regfile/rf_reg_r2_0_31_6_11/ADDRC0
    SLICE_X108Y80        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.119     5.130 r  cpu/id_stage/u_regfile/rf_reg_r2_0_31_6_11/RAMC/O
                         net (fo=2, routed)           0.648     5.779    cpu/id_stage/u_regfile/rdata20[10]
    SLICE_X110Y82        LUT6 (Prop_lut6_I1_O)        0.268     6.047 r  cpu/id_stage/u_regfile/rj_eq_rd_carry_i_5/O
                         net (fo=1, routed)           0.344     6.390    cpu/id_stage/u_regfile/rj_eq_rd_carry_i_5_n_0
    SLICE_X109Y82        LUT5 (Prop_lut5_I4_O)        0.105     6.495 r  cpu/id_stage/u_regfile/rj_eq_rd_carry_i_1/O
                         net (fo=1, routed)           0.000     6.495    cpu/id_stage/u_regfile_n_40
    SLICE_X109Y82        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     6.827 r  cpu/id_stage/rj_eq_rd_carry/CO[3]
                         net (fo=1, routed)           0.000     6.827    cpu/id_stage/rj_eq_rd_carry_n_0
    SLICE_X109Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.925 r  cpu/id_stage/rj_eq_rd_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.925    cpu/id_stage/rj_eq_rd_carry__0_n_0
    SLICE_X109Y84        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     7.115 r  cpu/id_stage/rj_eq_rd_carry__1/CO[2]
                         net (fo=1, routed)           0.540     7.656    cpu/id_stage/rj_eq_rd
    SLICE_X104Y87        LUT6 (Prop_lut6_I0_O)        0.261     7.917 r  cpu/id_stage/br_taken_r_i_1/O
                         net (fo=33, routed)          0.541     8.458    cpu/id_stage/br_bus[32]
    SLICE_X104Y86        LUT3 (Prop_lut3_I1_O)        0.126     8.584 r  cpu/id_stage/fs_pc[19]_i_1/O
                         net (fo=6, routed)           1.658    10.242    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[160].ram.r/prim_init.ram/addra[17]
    SLICE_X80Y111        LUT3 (Prop_lut3_I2_O)        0.283    10.525 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[160].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=16, routed)          1.670    12.195    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[174].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    SLICE_X23Y111        LUT5 (Prop_lut5_I4_O)        0.108    12.303 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[174].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__7/O
                         net (fo=4, routed)           3.005    15.308    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[238].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    RAMB36_X0Y46         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[238].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1782, routed)        1.576    18.909    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[238].ram.r/prim_init.ram/clka
    RAMB36_X0Y46         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[238].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.514    18.395    
                         clock uncertainty           -0.087    18.308    
    RAMB36_X0Y46         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.557    17.751    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[238].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.751    
                         arrival time                         -15.308    
  -------------------------------------------------------------------
                         slack                                  2.443    

Slack (MET) :             2.504ns  (required time - arrival time)
  Source:                 cpu/id_stage/fs_to_ds_bus_r_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[236].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        17.207ns  (logic 2.635ns (15.313%)  route 14.572ns (84.687%))
  Logic Levels:           13  (CARRY4=3 LUT3=2 LUT5=3 LUT6=4 RAMD32=1)
  Clock Path Skew:        0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.097ns = ( 18.903 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.796ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1782, routed)        1.391    -1.796    cpu/id_stage/cpu_clk
    SLICE_X44Y165        FDRE                                         r  cpu/id_stage/fs_to_ds_bus_r_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y165        FDRE (Prop_fdre_C_Q)         0.433    -1.363 r  cpu/id_stage/fs_to_ds_bus_r_reg[59]/Q
                         net (fo=13, routed)          3.594     2.231    cpu/id_stage/fs_to_ds_bus_r_reg_n_0_[59]
    SLICE_X104Y90        LUT6 (Prop_lut6_I3_O)        0.105     2.336 r  cpu/id_stage/ds_to_es_bus_r[137]_i_2/O
                         net (fo=3, routed)           0.801     3.136    cpu/id_stage/u_regfile/op_31_26_d[0]
    SLICE_X105Y86        LUT5 (Prop_lut5_I0_O)        0.105     3.241 r  cpu/id_stage/u_regfile/ds_to_es_bus_r[133]_i_1/O
                         net (fo=7, routed)           0.494     3.736    cpu/id_stage/u_regfile/fs_to_ds_bus_r_reg[54]
    SLICE_X105Y85        LUT6 (Prop_lut6_I0_O)        0.105     3.841 r  cpu/id_stage/u_regfile/rf_reg_r2_0_31_0_5_i_5/O
                         net (fo=37, routed)          1.170     5.011    cpu/id_stage/u_regfile/rf_reg_r2_0_31_6_11/ADDRC0
    SLICE_X108Y80        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.119     5.130 r  cpu/id_stage/u_regfile/rf_reg_r2_0_31_6_11/RAMC/O
                         net (fo=2, routed)           0.648     5.779    cpu/id_stage/u_regfile/rdata20[10]
    SLICE_X110Y82        LUT6 (Prop_lut6_I1_O)        0.268     6.047 r  cpu/id_stage/u_regfile/rj_eq_rd_carry_i_5/O
                         net (fo=1, routed)           0.344     6.390    cpu/id_stage/u_regfile/rj_eq_rd_carry_i_5_n_0
    SLICE_X109Y82        LUT5 (Prop_lut5_I4_O)        0.105     6.495 r  cpu/id_stage/u_regfile/rj_eq_rd_carry_i_1/O
                         net (fo=1, routed)           0.000     6.495    cpu/id_stage/u_regfile_n_40
    SLICE_X109Y82        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     6.827 r  cpu/id_stage/rj_eq_rd_carry/CO[3]
                         net (fo=1, routed)           0.000     6.827    cpu/id_stage/rj_eq_rd_carry_n_0
    SLICE_X109Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.925 r  cpu/id_stage/rj_eq_rd_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.925    cpu/id_stage/rj_eq_rd_carry__0_n_0
    SLICE_X109Y84        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     7.115 r  cpu/id_stage/rj_eq_rd_carry__1/CO[2]
                         net (fo=1, routed)           0.540     7.656    cpu/id_stage/rj_eq_rd
    SLICE_X104Y87        LUT6 (Prop_lut6_I0_O)        0.261     7.917 r  cpu/id_stage/br_taken_r_i_1/O
                         net (fo=33, routed)          0.541     8.458    cpu/id_stage/br_bus[32]
    SLICE_X104Y86        LUT3 (Prop_lut3_I1_O)        0.126     8.584 r  cpu/id_stage/fs_pc[19]_i_1/O
                         net (fo=6, routed)           1.658    10.242    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[160].ram.r/prim_init.ram/addra[17]
    SLICE_X80Y111        LUT3 (Prop_lut3_I2_O)        0.283    10.525 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[160].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=16, routed)          1.670    12.195    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[172].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    SLICE_X23Y111        LUT5 (Prop_lut5_I4_O)        0.105    12.300 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[172].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__8/O
                         net (fo=4, routed)           3.111    15.411    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[236].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    RAMB36_X0Y45         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[236].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1782, routed)        1.570    18.903    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[236].ram.r/prim_init.ram/clka
    RAMB36_X0Y45         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[236].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.514    18.389    
                         clock uncertainty           -0.087    18.302    
    RAMB36_X0Y45         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    17.915    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[236].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.915    
                         arrival time                         -15.411    
  -------------------------------------------------------------------
                         slack                                  2.504    

Slack (MET) :             2.515ns  (required time - arrival time)
  Source:                 cpu/id_stage/fs_to_ds_bus_r_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[229].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        16.953ns  (logic 2.654ns (15.655%)  route 14.299ns (84.345%))
  Logic Levels:           13  (CARRY4=3 LUT3=2 LUT5=3 LUT6=4 RAMD32=1)
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.178ns = ( 18.822 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.796ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1782, routed)        1.391    -1.796    cpu/id_stage/cpu_clk
    SLICE_X44Y165        FDRE                                         r  cpu/id_stage/fs_to_ds_bus_r_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y165        FDRE (Prop_fdre_C_Q)         0.433    -1.363 r  cpu/id_stage/fs_to_ds_bus_r_reg[59]/Q
                         net (fo=13, routed)          3.594     2.231    cpu/id_stage/fs_to_ds_bus_r_reg_n_0_[59]
    SLICE_X104Y90        LUT6 (Prop_lut6_I3_O)        0.105     2.336 r  cpu/id_stage/ds_to_es_bus_r[137]_i_2/O
                         net (fo=3, routed)           0.801     3.136    cpu/id_stage/u_regfile/op_31_26_d[0]
    SLICE_X105Y86        LUT5 (Prop_lut5_I0_O)        0.105     3.241 r  cpu/id_stage/u_regfile/ds_to_es_bus_r[133]_i_1/O
                         net (fo=7, routed)           0.494     3.736    cpu/id_stage/u_regfile/fs_to_ds_bus_r_reg[54]
    SLICE_X105Y85        LUT6 (Prop_lut6_I0_O)        0.105     3.841 r  cpu/id_stage/u_regfile/rf_reg_r2_0_31_0_5_i_5/O
                         net (fo=37, routed)          1.170     5.011    cpu/id_stage/u_regfile/rf_reg_r2_0_31_6_11/ADDRC0
    SLICE_X108Y80        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.119     5.130 r  cpu/id_stage/u_regfile/rf_reg_r2_0_31_6_11/RAMC/O
                         net (fo=2, routed)           0.648     5.779    cpu/id_stage/u_regfile/rdata20[10]
    SLICE_X110Y82        LUT6 (Prop_lut6_I1_O)        0.268     6.047 r  cpu/id_stage/u_regfile/rj_eq_rd_carry_i_5/O
                         net (fo=1, routed)           0.344     6.390    cpu/id_stage/u_regfile/rj_eq_rd_carry_i_5_n_0
    SLICE_X109Y82        LUT5 (Prop_lut5_I4_O)        0.105     6.495 r  cpu/id_stage/u_regfile/rj_eq_rd_carry_i_1/O
                         net (fo=1, routed)           0.000     6.495    cpu/id_stage/u_regfile_n_40
    SLICE_X109Y82        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     6.827 r  cpu/id_stage/rj_eq_rd_carry/CO[3]
                         net (fo=1, routed)           0.000     6.827    cpu/id_stage/rj_eq_rd_carry_n_0
    SLICE_X109Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.925 r  cpu/id_stage/rj_eq_rd_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.925    cpu/id_stage/rj_eq_rd_carry__0_n_0
    SLICE_X109Y84        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     7.115 r  cpu/id_stage/rj_eq_rd_carry__1/CO[2]
                         net (fo=1, routed)           0.540     7.656    cpu/id_stage/rj_eq_rd
    SLICE_X104Y87        LUT6 (Prop_lut6_I0_O)        0.261     7.917 r  cpu/id_stage/br_taken_r_i_1/O
                         net (fo=33, routed)          0.541     8.458    cpu/id_stage/br_bus[32]
    SLICE_X104Y86        LUT3 (Prop_lut3_I1_O)        0.126     8.584 r  cpu/id_stage/fs_pc[19]_i_1/O
                         net (fo=6, routed)           1.459    10.044    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[171].ram.r/prim_init.ram/addra[17]
    SLICE_X80Y111        LUT3 (Prop_lut3_I2_O)        0.283    10.327 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[171].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__1/O
                         net (fo=16, routed)          1.525    11.851    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[165].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    SLICE_X37Y111        LUT5 (Prop_lut5_I4_O)        0.124    11.975 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[165].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__41/O
                         net (fo=4, routed)           3.182    15.157    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[229].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    RAMB36_X2Y47         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[229].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1782, routed)        1.489    18.822    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[229].ram.r/prim_init.ram/clka
    RAMB36_X2Y47         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[229].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.514    18.308    
                         clock uncertainty           -0.087    18.221    
    RAMB36_X2Y47         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.549    17.672    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[229].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.672    
                         arrival time                         -15.157    
  -------------------------------------------------------------------
                         slack                                  2.515    

Slack (MET) :             2.516ns  (required time - arrival time)
  Source:                 cpu/id_stage/fs_to_ds_bus_r_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[226].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        17.196ns  (logic 2.635ns (15.323%)  route 14.561ns (84.677%))
  Logic Levels:           13  (CARRY4=3 LUT3=2 LUT5=3 LUT6=4 RAMD32=1)
  Clock Path Skew:        0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.096ns = ( 18.904 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.796ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1782, routed)        1.391    -1.796    cpu/id_stage/cpu_clk
    SLICE_X44Y165        FDRE                                         r  cpu/id_stage/fs_to_ds_bus_r_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y165        FDRE (Prop_fdre_C_Q)         0.433    -1.363 r  cpu/id_stage/fs_to_ds_bus_r_reg[59]/Q
                         net (fo=13, routed)          3.594     2.231    cpu/id_stage/fs_to_ds_bus_r_reg_n_0_[59]
    SLICE_X104Y90        LUT6 (Prop_lut6_I3_O)        0.105     2.336 r  cpu/id_stage/ds_to_es_bus_r[137]_i_2/O
                         net (fo=3, routed)           0.801     3.136    cpu/id_stage/u_regfile/op_31_26_d[0]
    SLICE_X105Y86        LUT5 (Prop_lut5_I0_O)        0.105     3.241 r  cpu/id_stage/u_regfile/ds_to_es_bus_r[133]_i_1/O
                         net (fo=7, routed)           0.494     3.736    cpu/id_stage/u_regfile/fs_to_ds_bus_r_reg[54]
    SLICE_X105Y85        LUT6 (Prop_lut6_I0_O)        0.105     3.841 r  cpu/id_stage/u_regfile/rf_reg_r2_0_31_0_5_i_5/O
                         net (fo=37, routed)          1.170     5.011    cpu/id_stage/u_regfile/rf_reg_r2_0_31_6_11/ADDRC0
    SLICE_X108Y80        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.119     5.130 r  cpu/id_stage/u_regfile/rf_reg_r2_0_31_6_11/RAMC/O
                         net (fo=2, routed)           0.648     5.779    cpu/id_stage/u_regfile/rdata20[10]
    SLICE_X110Y82        LUT6 (Prop_lut6_I1_O)        0.268     6.047 r  cpu/id_stage/u_regfile/rj_eq_rd_carry_i_5/O
                         net (fo=1, routed)           0.344     6.390    cpu/id_stage/u_regfile/rj_eq_rd_carry_i_5_n_0
    SLICE_X109Y82        LUT5 (Prop_lut5_I4_O)        0.105     6.495 r  cpu/id_stage/u_regfile/rj_eq_rd_carry_i_1/O
                         net (fo=1, routed)           0.000     6.495    cpu/id_stage/u_regfile_n_40
    SLICE_X109Y82        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     6.827 r  cpu/id_stage/rj_eq_rd_carry/CO[3]
                         net (fo=1, routed)           0.000     6.827    cpu/id_stage/rj_eq_rd_carry_n_0
    SLICE_X109Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.925 r  cpu/id_stage/rj_eq_rd_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.925    cpu/id_stage/rj_eq_rd_carry__0_n_0
    SLICE_X109Y84        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     7.115 r  cpu/id_stage/rj_eq_rd_carry__1/CO[2]
                         net (fo=1, routed)           0.540     7.656    cpu/id_stage/rj_eq_rd
    SLICE_X104Y87        LUT6 (Prop_lut6_I0_O)        0.261     7.917 r  cpu/id_stage/br_taken_r_i_1/O
                         net (fo=33, routed)          0.541     8.458    cpu/id_stage/br_bus[32]
    SLICE_X104Y86        LUT3 (Prop_lut3_I1_O)        0.126     8.584 r  cpu/id_stage/fs_pc[19]_i_1/O
                         net (fo=6, routed)           1.658    10.242    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[160].ram.r/prim_init.ram/addra[17]
    SLICE_X80Y111        LUT3 (Prop_lut3_I2_O)        0.283    10.525 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[160].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=16, routed)          1.908    12.433    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[162].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    SLICE_X22Y111        LUT5 (Prop_lut5_I4_O)        0.105    12.538 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[162].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__13/O
                         net (fo=4, routed)           2.862    15.400    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[226].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    RAMB36_X1Y43         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[226].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1782, routed)        1.571    18.904    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[226].ram.r/prim_init.ram/clka
    RAMB36_X1Y43         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[226].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.514    18.390    
                         clock uncertainty           -0.087    18.303    
    RAMB36_X1Y43         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    17.916    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[226].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.916    
                         arrival time                         -15.400    
  -------------------------------------------------------------------
                         slack                                  2.516    

Slack (MET) :             2.577ns  (required time - arrival time)
  Source:                 cpu/id_stage/fs_to_ds_bus_r_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[237].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        17.131ns  (logic 2.635ns (15.382%)  route 14.496ns (84.618%))
  Logic Levels:           13  (CARRY4=3 LUT3=2 LUT5=3 LUT6=4 RAMD32=1)
  Clock Path Skew:        0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.100ns = ( 18.900 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.796ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1782, routed)        1.391    -1.796    cpu/id_stage/cpu_clk
    SLICE_X44Y165        FDRE                                         r  cpu/id_stage/fs_to_ds_bus_r_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y165        FDRE (Prop_fdre_C_Q)         0.433    -1.363 r  cpu/id_stage/fs_to_ds_bus_r_reg[59]/Q
                         net (fo=13, routed)          3.594     2.231    cpu/id_stage/fs_to_ds_bus_r_reg_n_0_[59]
    SLICE_X104Y90        LUT6 (Prop_lut6_I3_O)        0.105     2.336 r  cpu/id_stage/ds_to_es_bus_r[137]_i_2/O
                         net (fo=3, routed)           0.801     3.136    cpu/id_stage/u_regfile/op_31_26_d[0]
    SLICE_X105Y86        LUT5 (Prop_lut5_I0_O)        0.105     3.241 r  cpu/id_stage/u_regfile/ds_to_es_bus_r[133]_i_1/O
                         net (fo=7, routed)           0.494     3.736    cpu/id_stage/u_regfile/fs_to_ds_bus_r_reg[54]
    SLICE_X105Y85        LUT6 (Prop_lut6_I0_O)        0.105     3.841 r  cpu/id_stage/u_regfile/rf_reg_r2_0_31_0_5_i_5/O
                         net (fo=37, routed)          1.170     5.011    cpu/id_stage/u_regfile/rf_reg_r2_0_31_6_11/ADDRC0
    SLICE_X108Y80        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.119     5.130 r  cpu/id_stage/u_regfile/rf_reg_r2_0_31_6_11/RAMC/O
                         net (fo=2, routed)           0.648     5.779    cpu/id_stage/u_regfile/rdata20[10]
    SLICE_X110Y82        LUT6 (Prop_lut6_I1_O)        0.268     6.047 r  cpu/id_stage/u_regfile/rj_eq_rd_carry_i_5/O
                         net (fo=1, routed)           0.344     6.390    cpu/id_stage/u_regfile/rj_eq_rd_carry_i_5_n_0
    SLICE_X109Y82        LUT5 (Prop_lut5_I4_O)        0.105     6.495 r  cpu/id_stage/u_regfile/rj_eq_rd_carry_i_1/O
                         net (fo=1, routed)           0.000     6.495    cpu/id_stage/u_regfile_n_40
    SLICE_X109Y82        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     6.827 r  cpu/id_stage/rj_eq_rd_carry/CO[3]
                         net (fo=1, routed)           0.000     6.827    cpu/id_stage/rj_eq_rd_carry_n_0
    SLICE_X109Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.925 r  cpu/id_stage/rj_eq_rd_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.925    cpu/id_stage/rj_eq_rd_carry__0_n_0
    SLICE_X109Y84        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     7.115 r  cpu/id_stage/rj_eq_rd_carry__1/CO[2]
                         net (fo=1, routed)           0.540     7.656    cpu/id_stage/rj_eq_rd
    SLICE_X104Y87        LUT6 (Prop_lut6_I0_O)        0.261     7.917 r  cpu/id_stage/br_taken_r_i_1/O
                         net (fo=33, routed)          0.541     8.458    cpu/id_stage/br_bus[32]
    SLICE_X104Y86        LUT3 (Prop_lut3_I1_O)        0.126     8.584 r  cpu/id_stage/fs_pc[19]_i_1/O
                         net (fo=6, routed)           1.459    10.044    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[171].ram.r/prim_init.ram/addra[17]
    SLICE_X80Y111        LUT3 (Prop_lut3_I2_O)        0.283    10.327 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[171].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__1/O
                         net (fo=16, routed)          1.721    12.047    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[173].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    SLICE_X23Y111        LUT5 (Prop_lut5_I4_O)        0.105    12.152 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[173].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__52/O
                         net (fo=4, routed)           3.182    15.334    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[237].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    RAMB36_X1Y45         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[237].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1782, routed)        1.567    18.900    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[237].ram.r/prim_init.ram/clka
    RAMB36_X1Y45         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[237].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.514    18.386    
                         clock uncertainty           -0.087    18.299    
    RAMB36_X1Y45         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    17.912    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[237].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.912    
                         arrival time                         -15.334    
  -------------------------------------------------------------------
                         slack                                  2.577    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 cpu/wb_stage/ms_to_ws_bus_r_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/id_stage/u_regfile/rf_reg_r1_0_31_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.835%)  route 0.067ns (32.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1782, routed)        0.653    -0.466    cpu/wb_stage/cpu_clk
    SLICE_X113Y83        FDRE                                         r  cpu/wb_stage/ms_to_ws_bus_r_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y83        FDRE (Prop_fdre_C_Q)         0.141    -0.325 r  cpu/wb_stage/ms_to_ws_bus_r_reg[50]/Q
                         net (fo=2, routed)           0.067    -0.258    cpu/id_stage/u_regfile/rf_reg_r1_0_31_18_23/DIA0
    SLICE_X112Y83        RAMD32                                       r  cpu/id_stage/u_regfile/rf_reg_r1_0_31_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1782, routed)        0.926    -0.225    cpu/id_stage/u_regfile/rf_reg_r1_0_31_18_23/WCLK
    SLICE_X112Y83        RAMD32                                       r  cpu/id_stage/u_regfile/rf_reg_r1_0_31_18_23/RAMA/CLK
                         clock pessimism             -0.228    -0.453    
    SLICE_X112Y83        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.306    cpu/id_stage/u_regfile/rf_reg_r1_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 cpu/wb_stage/ms_to_ws_bus_r_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/id_stage/u_regfile/rf_reg_r2_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.329%)  route 0.109ns (43.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1782, routed)        0.646    -0.473    cpu/wb_stage/cpu_clk
    SLICE_X107Y79        FDRE                                         r  cpu/wb_stage/ms_to_ws_bus_r_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y79        FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  cpu/wb_stage/ms_to_ws_bus_r_reg[32]/Q
                         net (fo=2, routed)           0.109    -0.223    cpu/id_stage/u_regfile/rf_reg_r2_0_31_0_5/DIA0
    SLICE_X104Y80        RAMD32                                       r  cpu/id_stage/u_regfile/rf_reg_r2_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1782, routed)        0.920    -0.231    cpu/id_stage/u_regfile/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X104Y80        RAMD32                                       r  cpu/id_stage/u_regfile/rf_reg_r2_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.227    -0.458    
    SLICE_X104Y80        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.311    cpu/id_stage/u_regfile/rf_reg_r2_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 cpu/wb_stage/ms_to_ws_bus_r_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/id_stage/u_regfile/rf_reg_r1_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.152%)  route 0.110ns (43.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.232ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1782, routed)        0.646    -0.473    cpu/wb_stage/cpu_clk
    SLICE_X107Y79        FDRE                                         r  cpu/wb_stage/ms_to_ws_bus_r_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y79        FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  cpu/wb_stage/ms_to_ws_bus_r_reg[32]/Q
                         net (fo=2, routed)           0.110    -0.222    cpu/id_stage/u_regfile/rf_reg_r1_0_31_0_5/DIA0
    SLICE_X104Y79        RAMD32                                       r  cpu/id_stage/u_regfile/rf_reg_r1_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1782, routed)        0.919    -0.232    cpu/id_stage/u_regfile/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X104Y79        RAMD32                                       r  cpu/id_stage/u_regfile/rf_reg_r1_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.227    -0.459    
    SLICE_X104Y79        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.312    cpu/id_stage/u_regfile/rf_reg_r1_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 cpu/wb_stage/ms_to_ws_bus_r_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/id_stage/u_regfile/rf_reg_r1_0_31_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.561%)  route 0.108ns (43.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.227ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1782, routed)        0.651    -0.468    cpu/wb_stage/cpu_clk
    SLICE_X115Y81        FDRE                                         r  cpu/wb_stage/ms_to_ws_bus_r_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y81        FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  cpu/wb_stage/ms_to_ws_bus_r_reg[48]/Q
                         net (fo=2, routed)           0.108    -0.219    cpu/id_stage/u_regfile/rf_reg_r1_0_31_12_17/DIC0
    SLICE_X112Y81        RAMD32                                       r  cpu/id_stage/u_regfile/rf_reg_r1_0_31_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1782, routed)        0.924    -0.227    cpu/id_stage/u_regfile/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X112Y81        RAMD32                                       r  cpu/id_stage/u_regfile/rf_reg_r1_0_31_12_17/RAMC/CLK
                         clock pessimism             -0.227    -0.454    
    SLICE_X112Y81        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.310    cpu/id_stage/u_regfile/rf_reg_r1_0_31_12_17/RAMC
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 cpu/wb_stage/ms_to_ws_bus_r_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/id_stage/u_regfile/rf_reg_r1_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.671%)  route 0.122ns (46.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1782, routed)        0.648    -0.471    cpu/wb_stage/cpu_clk
    SLICE_X109Y79        FDRE                                         r  cpu/wb_stage/ms_to_ws_bus_r_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y79        FDRE (Prop_fdre_C_Q)         0.141    -0.330 r  cpu/wb_stage/ms_to_ws_bus_r_reg[38]/Q
                         net (fo=2, routed)           0.122    -0.209    cpu/id_stage/u_regfile/rf_reg_r1_0_31_6_11/DIA0
    SLICE_X108Y79        RAMD32                                       r  cpu/id_stage/u_regfile/rf_reg_r1_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1782, routed)        0.921    -0.230    cpu/id_stage/u_regfile/rf_reg_r1_0_31_6_11/WCLK
    SLICE_X108Y79        RAMD32                                       r  cpu/id_stage/u_regfile/rf_reg_r1_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.228    -0.458    
    SLICE_X108Y79        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.311    cpu/id_stage/u_regfile/rf_reg_r1_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 cpu/wb_stage/ms_to_ws_bus_r_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/id_stage/u_regfile/rf_reg_r2_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.905%)  route 0.126ns (47.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.229ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1782, routed)        0.648    -0.471    cpu/wb_stage/cpu_clk
    SLICE_X109Y79        FDRE                                         r  cpu/wb_stage/ms_to_ws_bus_r_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y79        FDRE (Prop_fdre_C_Q)         0.141    -0.330 r  cpu/wb_stage/ms_to_ws_bus_r_reg[38]/Q
                         net (fo=2, routed)           0.126    -0.205    cpu/id_stage/u_regfile/rf_reg_r2_0_31_6_11/DIA0
    SLICE_X108Y80        RAMD32                                       r  cpu/id_stage/u_regfile/rf_reg_r2_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1782, routed)        0.922    -0.229    cpu/id_stage/u_regfile/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X108Y80        RAMD32                                       r  cpu/id_stage/u_regfile/rf_reg_r2_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.227    -0.456    
    SLICE_X108Y80        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.309    cpu/id_stage/u_regfile/rf_reg_r2_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 cpu/wb_stage/ms_to_ws_bus_r_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/id_stage/u_regfile/rf_reg_r2_0_31_24_29/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.275%)  route 0.310ns (68.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1782, routed)        0.651    -0.468    cpu/wb_stage/cpu_clk
    SLICE_X105Y85        FDRE                                         r  cpu/wb_stage/ms_to_ws_bus_r_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  cpu/wb_stage/ms_to_ws_bus_r_reg[65]/Q
                         net (fo=96, routed)          0.310    -0.017    cpu/id_stage/u_regfile/rf_reg_r2_0_31_24_29/ADDRD1
    SLICE_X108Y84        RAMD32                                       r  cpu/id_stage/u_regfile/rf_reg_r2_0_31_24_29/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1782, routed)        0.926    -0.225    cpu/id_stage/u_regfile/rf_reg_r2_0_31_24_29/WCLK
    SLICE_X108Y84        RAMD32                                       r  cpu/id_stage/u_regfile/rf_reg_r2_0_31_24_29/RAMA/CLK
                         clock pessimism             -0.206    -0.431    
    SLICE_X108Y84        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.122    cpu/id_stage/u_regfile/rf_reg_r2_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                          0.122    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 cpu/wb_stage/ms_to_ws_bus_r_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/id_stage/u_regfile/rf_reg_r2_0_31_24_29/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.275%)  route 0.310ns (68.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1782, routed)        0.651    -0.468    cpu/wb_stage/cpu_clk
    SLICE_X105Y85        FDRE                                         r  cpu/wb_stage/ms_to_ws_bus_r_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  cpu/wb_stage/ms_to_ws_bus_r_reg[65]/Q
                         net (fo=96, routed)          0.310    -0.017    cpu/id_stage/u_regfile/rf_reg_r2_0_31_24_29/ADDRD1
    SLICE_X108Y84        RAMD32                                       r  cpu/id_stage/u_regfile/rf_reg_r2_0_31_24_29/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1782, routed)        0.926    -0.225    cpu/id_stage/u_regfile/rf_reg_r2_0_31_24_29/WCLK
    SLICE_X108Y84        RAMD32                                       r  cpu/id_stage/u_regfile/rf_reg_r2_0_31_24_29/RAMA_D1/CLK
                         clock pessimism             -0.206    -0.431    
    SLICE_X108Y84        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.122    cpu/id_stage/u_regfile/rf_reg_r2_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.122    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 cpu/wb_stage/ms_to_ws_bus_r_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/id_stage/u_regfile/rf_reg_r2_0_31_24_29/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.275%)  route 0.310ns (68.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1782, routed)        0.651    -0.468    cpu/wb_stage/cpu_clk
    SLICE_X105Y85        FDRE                                         r  cpu/wb_stage/ms_to_ws_bus_r_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  cpu/wb_stage/ms_to_ws_bus_r_reg[65]/Q
                         net (fo=96, routed)          0.310    -0.017    cpu/id_stage/u_regfile/rf_reg_r2_0_31_24_29/ADDRD1
    SLICE_X108Y84        RAMD32                                       r  cpu/id_stage/u_regfile/rf_reg_r2_0_31_24_29/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1782, routed)        0.926    -0.225    cpu/id_stage/u_regfile/rf_reg_r2_0_31_24_29/WCLK
    SLICE_X108Y84        RAMD32                                       r  cpu/id_stage/u_regfile/rf_reg_r2_0_31_24_29/RAMB/CLK
                         clock pessimism             -0.206    -0.431    
    SLICE_X108Y84        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.122    cpu/id_stage/u_regfile/rf_reg_r2_0_31_24_29/RAMB
  -------------------------------------------------------------------
                         required time                          0.122    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 cpu/wb_stage/ms_to_ws_bus_r_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/id_stage/u_regfile/rf_reg_r2_0_31_24_29/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.275%)  route 0.310ns (68.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1782, routed)        0.651    -0.468    cpu/wb_stage/cpu_clk
    SLICE_X105Y85        FDRE                                         r  cpu/wb_stage/ms_to_ws_bus_r_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  cpu/wb_stage/ms_to_ws_bus_r_reg[65]/Q
                         net (fo=96, routed)          0.310    -0.017    cpu/id_stage/u_regfile/rf_reg_r2_0_31_24_29/ADDRD1
    SLICE_X108Y84        RAMD32                                       r  cpu/id_stage/u_regfile/rf_reg_r2_0_31_24_29/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1782, routed)        0.926    -0.225    cpu/id_stage/u_regfile/rf_reg_r2_0_31_24_29/WCLK
    SLICE_X108Y84        RAMD32                                       r  cpu/id_stage/u_regfile/rf_reg_r2_0_31_24_29/RAMB_D1/CLK
                         clock pessimism             -0.206    -0.431    
    SLICE_X108Y84        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.122    cpu/id_stage/u_regfile/rf_reg_r2_0_31_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.122    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.105    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk_clk_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X7Y0     data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X7Y0     data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X4Y18    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X4Y18    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X7Y13    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X7Y13    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X3Y30    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X3Y30    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y1     inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[129].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y1     inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[129].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X104Y79   cpu/id_stage/u_regfile/rf_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X104Y79   cpu/id_stage/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X104Y79   cpu/id_stage/u_regfile/rf_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X104Y79   cpu/id_stage/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X104Y79   cpu/id_stage/u_regfile/rf_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X104Y79   cpu/id_stage/u_regfile/rf_reg_r1_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X104Y79   cpu/id_stage/u_regfile/rf_reg_r1_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X104Y79   cpu/id_stage/u_regfile/rf_reg_r1_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X112Y81   cpu/id_stage/u_regfile/rf_reg_r1_0_31_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X112Y81   cpu/id_stage/u_regfile/rf_reg_r1_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X104Y79   cpu/id_stage/u_regfile/rf_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X104Y79   cpu/id_stage/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X104Y79   cpu/id_stage/u_regfile/rf_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X104Y79   cpu/id_stage/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X104Y79   cpu/id_stage/u_regfile/rf_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X104Y79   cpu/id_stage/u_regfile/rf_reg_r1_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X104Y79   cpu/id_stage/u_regfile/rf_reg_r1_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X104Y79   cpu/id_stage/u_regfile/rf_reg_r1_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X112Y81   cpu/id_stage/u_regfile/rf_reg_r1_0_31_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X112Y81   cpu/id_stage/u_regfile/rf_reg_r1_0_31_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  timer_clk_clk_pll
  To Clock:  timer_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        6.560ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.560ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.436ns  (logic 1.690ns (49.179%)  route 1.746ns (50.821%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.213ns = ( 8.787 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.634ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.554    -1.634    confreg/timer_clk
    SLICE_X122Y73        FDRE                                         r  confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y73        FDRE (Prop_fdre_C_Q)         0.379    -1.255 r  confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.746     0.492    confreg/write_timer_begin_r2
    SLICE_X120Y84        LUT4 (Prop_lut4_I1_O)        0.105     0.597 r  confreg/timer[4]_i_4/O
                         net (fo=1, routed)           0.000     0.597    confreg/timer[4]_i_4_n_0
    SLICE_X120Y84        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     1.041 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.041    confreg/timer_reg[4]_i_1_n_0
    SLICE_X120Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.141 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.141    confreg/timer_reg[8]_i_1_n_0
    SLICE_X120Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.241 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.241    confreg/timer_reg[12]_i_1_n_0
    SLICE_X120Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.341 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.341    confreg/timer_reg[16]_i_1_n_0
    SLICE_X120Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.441 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.441    confreg/timer_reg[20]_i_1_n_0
    SLICE_X120Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.541 r  confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.541    confreg/timer_reg[24]_i_1_n_0
    SLICE_X120Y90        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     1.803 r  confreg/timer_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.803    confreg/timer_reg[28]_i_1_n_4
    SLICE_X120Y90        FDRE                                         r  confreg/timer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.454     8.787    confreg/timer_clk
    SLICE_X120Y90        FDRE                                         r  confreg/timer_reg[31]/C
                         clock pessimism             -0.448     8.339    
                         clock uncertainty           -0.077     8.262    
    SLICE_X120Y90        FDRE (Setup_fdre_C_D)        0.101     8.363    confreg/timer_reg[31]
  -------------------------------------------------------------------
                         required time                          8.363    
                         arrival time                          -1.803    
  -------------------------------------------------------------------
                         slack                                  6.560    

Slack (MET) :             6.565ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.431ns  (logic 1.685ns (49.105%)  route 1.746ns (50.895%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.213ns = ( 8.787 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.634ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.554    -1.634    confreg/timer_clk
    SLICE_X122Y73        FDRE                                         r  confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y73        FDRE (Prop_fdre_C_Q)         0.379    -1.255 r  confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.746     0.492    confreg/write_timer_begin_r2
    SLICE_X120Y84        LUT4 (Prop_lut4_I1_O)        0.105     0.597 r  confreg/timer[4]_i_4/O
                         net (fo=1, routed)           0.000     0.597    confreg/timer[4]_i_4_n_0
    SLICE_X120Y84        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     1.041 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.041    confreg/timer_reg[4]_i_1_n_0
    SLICE_X120Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.141 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.141    confreg/timer_reg[8]_i_1_n_0
    SLICE_X120Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.241 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.241    confreg/timer_reg[12]_i_1_n_0
    SLICE_X120Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.341 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.341    confreg/timer_reg[16]_i_1_n_0
    SLICE_X120Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.441 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.441    confreg/timer_reg[20]_i_1_n_0
    SLICE_X120Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.541 r  confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.541    confreg/timer_reg[24]_i_1_n_0
    SLICE_X120Y90        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     1.798 r  confreg/timer_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.798    confreg/timer_reg[28]_i_1_n_6
    SLICE_X120Y90        FDRE                                         r  confreg/timer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.454     8.787    confreg/timer_clk
    SLICE_X120Y90        FDRE                                         r  confreg/timer_reg[29]/C
                         clock pessimism             -0.448     8.339    
                         clock uncertainty           -0.077     8.262    
    SLICE_X120Y90        FDRE (Setup_fdre_C_D)        0.101     8.363    confreg/timer_reg[29]
  -------------------------------------------------------------------
                         required time                          8.363    
                         arrival time                          -1.798    
  -------------------------------------------------------------------
                         slack                                  6.565    

Slack (MET) :             6.623ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.373ns  (logic 1.627ns (48.230%)  route 1.746ns (51.770%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.213ns = ( 8.787 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.634ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.554    -1.634    confreg/timer_clk
    SLICE_X122Y73        FDRE                                         r  confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y73        FDRE (Prop_fdre_C_Q)         0.379    -1.255 r  confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.746     0.492    confreg/write_timer_begin_r2
    SLICE_X120Y84        LUT4 (Prop_lut4_I1_O)        0.105     0.597 r  confreg/timer[4]_i_4/O
                         net (fo=1, routed)           0.000     0.597    confreg/timer[4]_i_4_n_0
    SLICE_X120Y84        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     1.041 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.041    confreg/timer_reg[4]_i_1_n_0
    SLICE_X120Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.141 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.141    confreg/timer_reg[8]_i_1_n_0
    SLICE_X120Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.241 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.241    confreg/timer_reg[12]_i_1_n_0
    SLICE_X120Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.341 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.341    confreg/timer_reg[16]_i_1_n_0
    SLICE_X120Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.441 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.441    confreg/timer_reg[20]_i_1_n_0
    SLICE_X120Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.541 r  confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.541    confreg/timer_reg[24]_i_1_n_0
    SLICE_X120Y90        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     1.740 r  confreg/timer_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.740    confreg/timer_reg[28]_i_1_n_5
    SLICE_X120Y90        FDRE                                         r  confreg/timer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.454     8.787    confreg/timer_clk
    SLICE_X120Y90        FDRE                                         r  confreg/timer_reg[30]/C
                         clock pessimism             -0.448     8.339    
                         clock uncertainty           -0.077     8.262    
    SLICE_X120Y90        FDRE (Setup_fdre_C_D)        0.101     8.363    confreg/timer_reg[30]
  -------------------------------------------------------------------
                         required time                          8.363    
                         arrival time                          -1.740    
  -------------------------------------------------------------------
                         slack                                  6.623    

Slack (MET) :             6.644ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.352ns  (logic 1.606ns (47.906%)  route 1.746ns (52.094%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.213ns = ( 8.787 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.634ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.554    -1.634    confreg/timer_clk
    SLICE_X122Y73        FDRE                                         r  confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y73        FDRE (Prop_fdre_C_Q)         0.379    -1.255 r  confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.746     0.492    confreg/write_timer_begin_r2
    SLICE_X120Y84        LUT4 (Prop_lut4_I1_O)        0.105     0.597 r  confreg/timer[4]_i_4/O
                         net (fo=1, routed)           0.000     0.597    confreg/timer[4]_i_4_n_0
    SLICE_X120Y84        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     1.041 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.041    confreg/timer_reg[4]_i_1_n_0
    SLICE_X120Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.141 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.141    confreg/timer_reg[8]_i_1_n_0
    SLICE_X120Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.241 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.241    confreg/timer_reg[12]_i_1_n_0
    SLICE_X120Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.341 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.341    confreg/timer_reg[16]_i_1_n_0
    SLICE_X120Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.441 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.441    confreg/timer_reg[20]_i_1_n_0
    SLICE_X120Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.541 r  confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.541    confreg/timer_reg[24]_i_1_n_0
    SLICE_X120Y90        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     1.719 r  confreg/timer_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.719    confreg/timer_reg[28]_i_1_n_7
    SLICE_X120Y90        FDRE                                         r  confreg/timer_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.454     8.787    confreg/timer_clk
    SLICE_X120Y90        FDRE                                         r  confreg/timer_reg[28]/C
                         clock pessimism             -0.448     8.339    
                         clock uncertainty           -0.077     8.262    
    SLICE_X120Y90        FDRE (Setup_fdre_C_D)        0.101     8.363    confreg/timer_reg[28]
  -------------------------------------------------------------------
                         required time                          8.363    
                         arrival time                          -1.719    
  -------------------------------------------------------------------
                         slack                                  6.644    

Slack (MET) :             6.659ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.336ns  (logic 1.590ns (47.656%)  route 1.746ns (52.344%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.214ns = ( 8.786 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.634ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.554    -1.634    confreg/timer_clk
    SLICE_X122Y73        FDRE                                         r  confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y73        FDRE (Prop_fdre_C_Q)         0.379    -1.255 r  confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.746     0.492    confreg/write_timer_begin_r2
    SLICE_X120Y84        LUT4 (Prop_lut4_I1_O)        0.105     0.597 r  confreg/timer[4]_i_4/O
                         net (fo=1, routed)           0.000     0.597    confreg/timer[4]_i_4_n_0
    SLICE_X120Y84        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     1.041 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.041    confreg/timer_reg[4]_i_1_n_0
    SLICE_X120Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.141 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.141    confreg/timer_reg[8]_i_1_n_0
    SLICE_X120Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.241 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.241    confreg/timer_reg[12]_i_1_n_0
    SLICE_X120Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.341 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.341    confreg/timer_reg[16]_i_1_n_0
    SLICE_X120Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.441 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.441    confreg/timer_reg[20]_i_1_n_0
    SLICE_X120Y89        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     1.703 r  confreg/timer_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.703    confreg/timer_reg[24]_i_1_n_4
    SLICE_X120Y89        FDRE                                         r  confreg/timer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.453     8.786    confreg/timer_clk
    SLICE_X120Y89        FDRE                                         r  confreg/timer_reg[27]/C
                         clock pessimism             -0.448     8.338    
                         clock uncertainty           -0.077     8.261    
    SLICE_X120Y89        FDRE (Setup_fdre_C_D)        0.101     8.362    confreg/timer_reg[27]
  -------------------------------------------------------------------
                         required time                          8.362    
                         arrival time                          -1.703    
  -------------------------------------------------------------------
                         slack                                  6.659    

Slack (MET) :             6.664ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.331ns  (logic 1.585ns (47.578%)  route 1.746ns (52.422%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.214ns = ( 8.786 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.634ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.554    -1.634    confreg/timer_clk
    SLICE_X122Y73        FDRE                                         r  confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y73        FDRE (Prop_fdre_C_Q)         0.379    -1.255 r  confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.746     0.492    confreg/write_timer_begin_r2
    SLICE_X120Y84        LUT4 (Prop_lut4_I1_O)        0.105     0.597 r  confreg/timer[4]_i_4/O
                         net (fo=1, routed)           0.000     0.597    confreg/timer[4]_i_4_n_0
    SLICE_X120Y84        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     1.041 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.041    confreg/timer_reg[4]_i_1_n_0
    SLICE_X120Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.141 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.141    confreg/timer_reg[8]_i_1_n_0
    SLICE_X120Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.241 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.241    confreg/timer_reg[12]_i_1_n_0
    SLICE_X120Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.341 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.341    confreg/timer_reg[16]_i_1_n_0
    SLICE_X120Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.441 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.441    confreg/timer_reg[20]_i_1_n_0
    SLICE_X120Y89        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     1.698 r  confreg/timer_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.698    confreg/timer_reg[24]_i_1_n_6
    SLICE_X120Y89        FDRE                                         r  confreg/timer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.453     8.786    confreg/timer_clk
    SLICE_X120Y89        FDRE                                         r  confreg/timer_reg[25]/C
                         clock pessimism             -0.448     8.338    
                         clock uncertainty           -0.077     8.261    
    SLICE_X120Y89        FDRE (Setup_fdre_C_D)        0.101     8.362    confreg/timer_reg[25]
  -------------------------------------------------------------------
                         required time                          8.362    
                         arrival time                          -1.698    
  -------------------------------------------------------------------
                         slack                                  6.664    

Slack (MET) :             6.722ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.273ns  (logic 1.527ns (46.649%)  route 1.746ns (53.351%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.214ns = ( 8.786 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.634ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.554    -1.634    confreg/timer_clk
    SLICE_X122Y73        FDRE                                         r  confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y73        FDRE (Prop_fdre_C_Q)         0.379    -1.255 r  confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.746     0.492    confreg/write_timer_begin_r2
    SLICE_X120Y84        LUT4 (Prop_lut4_I1_O)        0.105     0.597 r  confreg/timer[4]_i_4/O
                         net (fo=1, routed)           0.000     0.597    confreg/timer[4]_i_4_n_0
    SLICE_X120Y84        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     1.041 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.041    confreg/timer_reg[4]_i_1_n_0
    SLICE_X120Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.141 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.141    confreg/timer_reg[8]_i_1_n_0
    SLICE_X120Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.241 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.241    confreg/timer_reg[12]_i_1_n_0
    SLICE_X120Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.341 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.341    confreg/timer_reg[16]_i_1_n_0
    SLICE_X120Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.441 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.441    confreg/timer_reg[20]_i_1_n_0
    SLICE_X120Y89        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     1.640 r  confreg/timer_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.640    confreg/timer_reg[24]_i_1_n_5
    SLICE_X120Y89        FDRE                                         r  confreg/timer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.453     8.786    confreg/timer_clk
    SLICE_X120Y89        FDRE                                         r  confreg/timer_reg[26]/C
                         clock pessimism             -0.448     8.338    
                         clock uncertainty           -0.077     8.261    
    SLICE_X120Y89        FDRE (Setup_fdre_C_D)        0.101     8.362    confreg/timer_reg[26]
  -------------------------------------------------------------------
                         required time                          8.362    
                         arrival time                          -1.640    
  -------------------------------------------------------------------
                         slack                                  6.722    

Slack (MET) :             6.743ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.252ns  (logic 1.506ns (46.304%)  route 1.746ns (53.696%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.214ns = ( 8.786 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.634ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.554    -1.634    confreg/timer_clk
    SLICE_X122Y73        FDRE                                         r  confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y73        FDRE (Prop_fdre_C_Q)         0.379    -1.255 r  confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.746     0.492    confreg/write_timer_begin_r2
    SLICE_X120Y84        LUT4 (Prop_lut4_I1_O)        0.105     0.597 r  confreg/timer[4]_i_4/O
                         net (fo=1, routed)           0.000     0.597    confreg/timer[4]_i_4_n_0
    SLICE_X120Y84        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     1.041 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.041    confreg/timer_reg[4]_i_1_n_0
    SLICE_X120Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.141 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.141    confreg/timer_reg[8]_i_1_n_0
    SLICE_X120Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.241 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.241    confreg/timer_reg[12]_i_1_n_0
    SLICE_X120Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.341 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.341    confreg/timer_reg[16]_i_1_n_0
    SLICE_X120Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.441 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.441    confreg/timer_reg[20]_i_1_n_0
    SLICE_X120Y89        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     1.619 r  confreg/timer_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.619    confreg/timer_reg[24]_i_1_n_7
    SLICE_X120Y89        FDRE                                         r  confreg/timer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.453     8.786    confreg/timer_clk
    SLICE_X120Y89        FDRE                                         r  confreg/timer_reg[24]/C
                         clock pessimism             -0.448     8.338    
                         clock uncertainty           -0.077     8.261    
    SLICE_X120Y89        FDRE (Setup_fdre_C_D)        0.101     8.362    confreg/timer_reg[24]
  -------------------------------------------------------------------
                         required time                          8.362    
                         arrival time                          -1.619    
  -------------------------------------------------------------------
                         slack                                  6.743    

Slack (MET) :             6.758ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.236ns  (logic 1.490ns (46.039%)  route 1.746ns (53.961%))
  Logic Levels:           6  (CARRY4=5 LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.215ns = ( 8.785 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.634ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.554    -1.634    confreg/timer_clk
    SLICE_X122Y73        FDRE                                         r  confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y73        FDRE (Prop_fdre_C_Q)         0.379    -1.255 r  confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.746     0.492    confreg/write_timer_begin_r2
    SLICE_X120Y84        LUT4 (Prop_lut4_I1_O)        0.105     0.597 r  confreg/timer[4]_i_4/O
                         net (fo=1, routed)           0.000     0.597    confreg/timer[4]_i_4_n_0
    SLICE_X120Y84        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     1.041 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.041    confreg/timer_reg[4]_i_1_n_0
    SLICE_X120Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.141 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.141    confreg/timer_reg[8]_i_1_n_0
    SLICE_X120Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.241 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.241    confreg/timer_reg[12]_i_1_n_0
    SLICE_X120Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.341 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.341    confreg/timer_reg[16]_i_1_n_0
    SLICE_X120Y88        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     1.603 r  confreg/timer_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.603    confreg/timer_reg[20]_i_1_n_4
    SLICE_X120Y88        FDRE                                         r  confreg/timer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.452     8.785    confreg/timer_clk
    SLICE_X120Y88        FDRE                                         r  confreg/timer_reg[23]/C
                         clock pessimism             -0.448     8.337    
                         clock uncertainty           -0.077     8.260    
    SLICE_X120Y88        FDRE (Setup_fdre_C_D)        0.101     8.361    confreg/timer_reg[23]
  -------------------------------------------------------------------
                         required time                          8.361    
                         arrival time                          -1.603    
  -------------------------------------------------------------------
                         slack                                  6.758    

Slack (MET) :             6.763ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.231ns  (logic 1.485ns (45.955%)  route 1.746ns (54.045%))
  Logic Levels:           6  (CARRY4=5 LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.215ns = ( 8.785 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.634ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.554    -1.634    confreg/timer_clk
    SLICE_X122Y73        FDRE                                         r  confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y73        FDRE (Prop_fdre_C_Q)         0.379    -1.255 r  confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.746     0.492    confreg/write_timer_begin_r2
    SLICE_X120Y84        LUT4 (Prop_lut4_I1_O)        0.105     0.597 r  confreg/timer[4]_i_4/O
                         net (fo=1, routed)           0.000     0.597    confreg/timer[4]_i_4_n_0
    SLICE_X120Y84        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     1.041 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.041    confreg/timer_reg[4]_i_1_n_0
    SLICE_X120Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.141 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.141    confreg/timer_reg[8]_i_1_n_0
    SLICE_X120Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.241 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.241    confreg/timer_reg[12]_i_1_n_0
    SLICE_X120Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.341 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.341    confreg/timer_reg[16]_i_1_n_0
    SLICE_X120Y88        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     1.598 r  confreg/timer_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.598    confreg/timer_reg[20]_i_1_n_6
    SLICE_X120Y88        FDRE                                         r  confreg/timer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.452     8.785    confreg/timer_clk
    SLICE_X120Y88        FDRE                                         r  confreg/timer_reg[21]/C
                         clock pessimism             -0.448     8.337    
                         clock uncertainty           -0.077     8.260    
    SLICE_X120Y88        FDRE (Setup_fdre_C_D)        0.101     8.361    confreg/timer_reg[21]
  -------------------------------------------------------------------
                         required time                          8.361    
                         arrival time                          -1.598    
  -------------------------------------------------------------------
                         slack                                  6.763    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.310%)  route 0.119ns (45.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.218ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.658    -0.461    confreg/timer_clk
    SLICE_X118Y91        FDRE                                         r  confreg/conf_wdata_r1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.320 r  confreg/conf_wdata_r1_reg[24]/Q
                         net (fo=1, routed)           0.119    -0.202    confreg/conf_wdata_r1[24]
    SLICE_X120Y91        FDRE                                         r  confreg/conf_wdata_r2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.933    -0.218    confreg/timer_clk
    SLICE_X120Y91        FDRE                                         r  confreg/conf_wdata_r2_reg[24]/C
                         clock pessimism             -0.206    -0.424    
    SLICE_X120Y91        FDRE (Hold_fdre_C_D)         0.076    -0.348    confreg/conf_wdata_r2_reg[24]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.930%)  route 0.116ns (45.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.218ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.658    -0.461    confreg/timer_clk
    SLICE_X118Y91        FDRE                                         r  confreg/conf_wdata_r1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.320 r  confreg/conf_wdata_r1_reg[27]/Q
                         net (fo=1, routed)           0.116    -0.205    confreg/conf_wdata_r1[27]
    SLICE_X120Y91        FDRE                                         r  confreg/conf_wdata_r2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.933    -0.218    confreg/timer_clk
    SLICE_X120Y91        FDRE                                         r  confreg/conf_wdata_r2_reg[27]/C
                         clock pessimism             -0.206    -0.424    
    SLICE_X120Y91        FDRE (Hold_fdre_C_D)         0.060    -0.364    confreg/conf_wdata_r2_reg[27]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.656    -0.463    confreg/timer_clk
    SLICE_X117Y87        FDRE                                         r  confreg/conf_wdata_r1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y87        FDRE (Prop_fdre_C_Q)         0.141    -0.322 r  confreg/conf_wdata_r1_reg[12]/Q
                         net (fo=1, routed)           0.108    -0.214    confreg/conf_wdata_r1[12]
    SLICE_X117Y86        FDRE                                         r  confreg/conf_wdata_r2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.929    -0.222    confreg/timer_clk
    SLICE_X117Y86        FDRE                                         r  confreg/conf_wdata_r2_reg[12]/C
                         clock pessimism             -0.227    -0.449    
    SLICE_X117Y86        FDRE (Hold_fdre_C_D)         0.070    -0.379    confreg/conf_wdata_r2_reg[12]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.656    -0.463    confreg/timer_clk
    SLICE_X117Y87        FDRE                                         r  confreg/conf_wdata_r1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y87        FDRE (Prop_fdre_C_Q)         0.141    -0.322 r  confreg/conf_wdata_r1_reg[14]/Q
                         net (fo=1, routed)           0.108    -0.214    confreg/conf_wdata_r1[14]
    SLICE_X117Y86        FDRE                                         r  confreg/conf_wdata_r2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.929    -0.222    confreg/timer_clk
    SLICE_X117Y86        FDRE                                         r  confreg/conf_wdata_r2_reg[14]/C
                         clock pessimism             -0.227    -0.449    
    SLICE_X117Y86        FDRE (Hold_fdre_C_D)         0.070    -0.379    confreg/conf_wdata_r2_reg[14]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.656    -0.463    confreg/timer_clk
    SLICE_X117Y87        FDRE                                         r  confreg/conf_wdata_r1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y87        FDRE (Prop_fdre_C_Q)         0.141    -0.322 r  confreg/conf_wdata_r1_reg[13]/Q
                         net (fo=1, routed)           0.108    -0.214    confreg/conf_wdata_r1[13]
    SLICE_X117Y86        FDRE                                         r  confreg/conf_wdata_r2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.929    -0.222    confreg/timer_clk
    SLICE_X117Y86        FDRE                                         r  confreg/conf_wdata_r2_reg[13]/C
                         clock pessimism             -0.227    -0.449    
    SLICE_X117Y86        FDRE (Hold_fdre_C_D)         0.066    -0.383    confreg/conf_wdata_r2_reg[13]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.758%)  route 0.112ns (44.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.655    -0.464    confreg/timer_clk
    SLICE_X118Y85        FDRE                                         r  confreg/conf_wdata_r1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.323 r  confreg/conf_wdata_r1_reg[11]/Q
                         net (fo=1, routed)           0.112    -0.211    confreg/conf_wdata_r1[11]
    SLICE_X118Y85        FDRE                                         r  confreg/conf_wdata_r2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.929    -0.222    confreg/timer_clk
    SLICE_X118Y85        FDRE                                         r  confreg/conf_wdata_r2_reg[11]/C
                         clock pessimism             -0.242    -0.464    
    SLICE_X118Y85        FDRE (Hold_fdre_C_D)         0.070    -0.394    confreg/conf_wdata_r2_reg[11]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.199%)  route 0.114ns (44.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.218ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.658    -0.461    confreg/timer_clk
    SLICE_X122Y91        FDRE                                         r  confreg/conf_wdata_r1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.320 r  confreg/conf_wdata_r1_reg[25]/Q
                         net (fo=1, routed)           0.114    -0.206    confreg/conf_wdata_r1[25]
    SLICE_X122Y91        FDRE                                         r  confreg/conf_wdata_r2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.933    -0.218    confreg/timer_clk
    SLICE_X122Y91        FDRE                                         r  confreg/conf_wdata_r2_reg[25]/C
                         clock pessimism             -0.243    -0.461    
    SLICE_X122Y91        FDRE (Hold_fdre_C_D)         0.072    -0.389    confreg/conf_wdata_r2_reg[25]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.309%)  route 0.114ns (44.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.656    -0.463    confreg/timer_clk
    SLICE_X117Y87        FDRE                                         r  confreg/conf_wdata_r1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y87        FDRE (Prop_fdre_C_Q)         0.141    -0.322 r  confreg/conf_wdata_r1_reg[15]/Q
                         net (fo=1, routed)           0.114    -0.208    confreg/conf_wdata_r1[15]
    SLICE_X117Y87        FDRE                                         r  confreg/conf_wdata_r2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.930    -0.221    confreg/timer_clk
    SLICE_X117Y87        FDRE                                         r  confreg/conf_wdata_r2_reg[15]/C
                         clock pessimism             -0.242    -0.463    
    SLICE_X117Y87        FDRE (Hold_fdre_C_D)         0.071    -0.392    confreg/conf_wdata_r2_reg[15]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.164ns (59.007%)  route 0.114ns (40.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.227ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.651    -0.468    confreg/timer_clk
    SLICE_X120Y80        FDRE                                         r  confreg/conf_wdata_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y80        FDRE (Prop_fdre_C_Q)         0.164    -0.304 r  confreg/conf_wdata_r1_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.190    confreg/conf_wdata_r1[2]
    SLICE_X121Y80        FDRE                                         r  confreg/conf_wdata_r2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.924    -0.227    confreg/timer_clk
    SLICE_X121Y80        FDRE                                         r  confreg/conf_wdata_r2_reg[2]/C
                         clock pessimism             -0.228    -0.455    
    SLICE_X121Y80        FDRE (Hold_fdre_C_D)         0.070    -0.385    confreg/conf_wdata_r2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.853%)  route 0.116ns (31.147%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.655    -0.464    confreg/timer_clk
    SLICE_X118Y85        FDRE                                         r  confreg/conf_wdata_r2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.323 r  confreg/conf_wdata_r2_reg[8]/Q
                         net (fo=1, routed)           0.116    -0.208    confreg/data[8]
    SLICE_X120Y85        LUT4 (Prop_lut4_I0_O)        0.045    -0.163 r  confreg/timer[8]_i_5/O
                         net (fo=1, routed)           0.000    -0.163    confreg/timer[8]_i_5_n_0
    SLICE_X120Y85        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.093 r  confreg/timer_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.093    confreg/timer_reg[8]_i_1_n_7
    SLICE_X120Y85        FDRE                                         r  confreg/timer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.929    -0.222    confreg/timer_clk
    SLICE_X120Y85        FDRE                                         r  confreg/timer_reg[8]/C
                         clock pessimism             -0.206    -0.428    
    SLICE_X120Y85        FDRE (Hold_fdre_C_D)         0.134    -0.294    confreg/timer_reg[8]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.202    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         timer_clk_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1   pll.clk_pll/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X124Y83   confreg/conf_wdata_r1_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X124Y85   confreg/conf_wdata_r1_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X118Y85   confreg/conf_wdata_r1_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X117Y87   confreg/conf_wdata_r1_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X117Y87   confreg/conf_wdata_r1_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X117Y87   confreg/conf_wdata_r1_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X117Y87   confreg/conf_wdata_r1_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X117Y87   confreg/conf_wdata_r1_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X117Y87   confreg/conf_wdata_r1_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X117Y87   confreg/conf_wdata_r1_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X117Y87   confreg/conf_wdata_r1_reg[14]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X117Y87   confreg/conf_wdata_r1_reg[15]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X117Y87   confreg/conf_wdata_r1_reg[16]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X117Y89   confreg/conf_wdata_r1_reg[18]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X118Y87   confreg/conf_wdata_r1_reg[19]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X113Y90   confreg/conf_wdata_r1_reg[23]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X117Y82   confreg/conf_wdata_r1_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X117Y87   confreg/conf_wdata_r2_reg[15]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X124Y83   confreg/conf_wdata_r1_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X118Y85   confreg/conf_wdata_r1_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X119Y86   confreg/conf_wdata_r1_reg[17]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X117Y89   confreg/conf_wdata_r1_reg[18]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X120Y80   confreg/conf_wdata_r1_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X116Y91   confreg/conf_wdata_r1_reg[20]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X116Y91   confreg/conf_wdata_r1_reg[20]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X117Y93   confreg/conf_wdata_r1_reg[21]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X117Y93   confreg/conf_wdata_r1_reg[21]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X116Y91   confreg/conf_wdata_r1_reg[22]/C



