Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Jan 25 01:04:08 2023
| Host         : DESKTOP-VEN7OOV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    56          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (56)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (105)
5. checking no_input_delay (1)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (56)
-------------------------
 There are 56 register/latch pins with no clock driven by root clock pin: clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (105)
--------------------------------------------------
 There are 105 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     79.473        0.000                      0                   33        0.158        0.000                      0                   33       41.160        0.000                       0                    18  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        79.473        0.000                      0                   33        0.158        0.000                      0                   33       41.160        0.000                       0                    18  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       79.473ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.473ns  (required time - arrival time)
  Source:                 clk_div_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.367ns  (logic 0.828ns (24.590%)  route 2.539ns (75.410%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.562     5.089    src_clk_IBUF_BUFG
    SLICE_X16Y44         FDRE                                         r  clk_div_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y44         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  clk_div_cnt_reg[2]/Q
                         net (fo=2, routed)           0.860     6.405    clk_div_cnt_reg[2]
    SLICE_X17Y44         LUT6 (Prop_lut6_I1_O)        0.124     6.529 r  clk_div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.634     7.163    clk_div_cnt[0]_i_6_n_0
    SLICE_X17Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.287 r  clk_div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.406     7.693    clk_div_cnt[0]_i_3_n_0
    SLICE_X17Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.817 r  clk_div_cnt[0]_i_1/O
                         net (fo=16, routed)          0.639     8.456    clk_div_cnt[0]_i_1_n_0
    SLICE_X16Y46         FDRE                                         r  clk_div_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  src_clk (IN)
                         net (fo=0)                   0.000    83.330    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.443    88.121    src_clk_IBUF_BUFG
    SLICE_X16Y46         FDRE                                         r  clk_div_cnt_reg[10]/C
                         clock pessimism              0.273    88.394    
                         clock uncertainty           -0.035    88.359    
    SLICE_X16Y46         FDRE (Setup_fdre_C_R)       -0.429    87.930    clk_div_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         87.930    
                         arrival time                          -8.456    
  -------------------------------------------------------------------
                         slack                                 79.473    

Slack (MET) :             79.473ns  (required time - arrival time)
  Source:                 clk_div_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.367ns  (logic 0.828ns (24.590%)  route 2.539ns (75.410%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.562     5.089    src_clk_IBUF_BUFG
    SLICE_X16Y44         FDRE                                         r  clk_div_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y44         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  clk_div_cnt_reg[2]/Q
                         net (fo=2, routed)           0.860     6.405    clk_div_cnt_reg[2]
    SLICE_X17Y44         LUT6 (Prop_lut6_I1_O)        0.124     6.529 r  clk_div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.634     7.163    clk_div_cnt[0]_i_6_n_0
    SLICE_X17Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.287 r  clk_div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.406     7.693    clk_div_cnt[0]_i_3_n_0
    SLICE_X17Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.817 r  clk_div_cnt[0]_i_1/O
                         net (fo=16, routed)          0.639     8.456    clk_div_cnt[0]_i_1_n_0
    SLICE_X16Y46         FDRE                                         r  clk_div_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  src_clk (IN)
                         net (fo=0)                   0.000    83.330    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.443    88.121    src_clk_IBUF_BUFG
    SLICE_X16Y46         FDRE                                         r  clk_div_cnt_reg[11]/C
                         clock pessimism              0.273    88.394    
                         clock uncertainty           -0.035    88.359    
    SLICE_X16Y46         FDRE (Setup_fdre_C_R)       -0.429    87.930    clk_div_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         87.930    
                         arrival time                          -8.456    
  -------------------------------------------------------------------
                         slack                                 79.473    

Slack (MET) :             79.473ns  (required time - arrival time)
  Source:                 clk_div_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.367ns  (logic 0.828ns (24.590%)  route 2.539ns (75.410%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.562     5.089    src_clk_IBUF_BUFG
    SLICE_X16Y44         FDRE                                         r  clk_div_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y44         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  clk_div_cnt_reg[2]/Q
                         net (fo=2, routed)           0.860     6.405    clk_div_cnt_reg[2]
    SLICE_X17Y44         LUT6 (Prop_lut6_I1_O)        0.124     6.529 r  clk_div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.634     7.163    clk_div_cnt[0]_i_6_n_0
    SLICE_X17Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.287 r  clk_div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.406     7.693    clk_div_cnt[0]_i_3_n_0
    SLICE_X17Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.817 r  clk_div_cnt[0]_i_1/O
                         net (fo=16, routed)          0.639     8.456    clk_div_cnt[0]_i_1_n_0
    SLICE_X16Y46         FDRE                                         r  clk_div_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  src_clk (IN)
                         net (fo=0)                   0.000    83.330    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.443    88.121    src_clk_IBUF_BUFG
    SLICE_X16Y46         FDRE                                         r  clk_div_cnt_reg[8]/C
                         clock pessimism              0.273    88.394    
                         clock uncertainty           -0.035    88.359    
    SLICE_X16Y46         FDRE (Setup_fdre_C_R)       -0.429    87.930    clk_div_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         87.930    
                         arrival time                          -8.456    
  -------------------------------------------------------------------
                         slack                                 79.473    

Slack (MET) :             79.473ns  (required time - arrival time)
  Source:                 clk_div_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.367ns  (logic 0.828ns (24.590%)  route 2.539ns (75.410%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.562     5.089    src_clk_IBUF_BUFG
    SLICE_X16Y44         FDRE                                         r  clk_div_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y44         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  clk_div_cnt_reg[2]/Q
                         net (fo=2, routed)           0.860     6.405    clk_div_cnt_reg[2]
    SLICE_X17Y44         LUT6 (Prop_lut6_I1_O)        0.124     6.529 r  clk_div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.634     7.163    clk_div_cnt[0]_i_6_n_0
    SLICE_X17Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.287 r  clk_div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.406     7.693    clk_div_cnt[0]_i_3_n_0
    SLICE_X17Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.817 r  clk_div_cnt[0]_i_1/O
                         net (fo=16, routed)          0.639     8.456    clk_div_cnt[0]_i_1_n_0
    SLICE_X16Y46         FDRE                                         r  clk_div_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  src_clk (IN)
                         net (fo=0)                   0.000    83.330    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.443    88.121    src_clk_IBUF_BUFG
    SLICE_X16Y46         FDRE                                         r  clk_div_cnt_reg[9]/C
                         clock pessimism              0.273    88.394    
                         clock uncertainty           -0.035    88.359    
    SLICE_X16Y46         FDRE (Setup_fdre_C_R)       -0.429    87.930    clk_div_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         87.930    
                         arrival time                          -8.456    
  -------------------------------------------------------------------
                         slack                                 79.473    

Slack (MET) :             79.610ns  (required time - arrival time)
  Source:                 clk_div_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.232ns  (logic 0.828ns (25.619%)  route 2.404ns (74.381%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 88.122 - 83.330 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.562     5.089    src_clk_IBUF_BUFG
    SLICE_X16Y44         FDRE                                         r  clk_div_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y44         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  clk_div_cnt_reg[2]/Q
                         net (fo=2, routed)           0.860     6.405    clk_div_cnt_reg[2]
    SLICE_X17Y44         LUT6 (Prop_lut6_I1_O)        0.124     6.529 r  clk_div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.634     7.163    clk_div_cnt[0]_i_6_n_0
    SLICE_X17Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.287 r  clk_div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.406     7.693    clk_div_cnt[0]_i_3_n_0
    SLICE_X17Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.817 r  clk_div_cnt[0]_i_1/O
                         net (fo=16, routed)          0.504     8.321    clk_div_cnt[0]_i_1_n_0
    SLICE_X16Y47         FDRE                                         r  clk_div_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  src_clk (IN)
                         net (fo=0)                   0.000    83.330    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.444    88.122    src_clk_IBUF_BUFG
    SLICE_X16Y47         FDRE                                         r  clk_div_cnt_reg[12]/C
                         clock pessimism              0.273    88.395    
                         clock uncertainty           -0.035    88.360    
    SLICE_X16Y47         FDRE (Setup_fdre_C_R)       -0.429    87.931    clk_div_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         87.931    
                         arrival time                          -8.321    
  -------------------------------------------------------------------
                         slack                                 79.610    

Slack (MET) :             79.610ns  (required time - arrival time)
  Source:                 clk_div_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.232ns  (logic 0.828ns (25.619%)  route 2.404ns (74.381%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 88.122 - 83.330 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.562     5.089    src_clk_IBUF_BUFG
    SLICE_X16Y44         FDRE                                         r  clk_div_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y44         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  clk_div_cnt_reg[2]/Q
                         net (fo=2, routed)           0.860     6.405    clk_div_cnt_reg[2]
    SLICE_X17Y44         LUT6 (Prop_lut6_I1_O)        0.124     6.529 r  clk_div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.634     7.163    clk_div_cnt[0]_i_6_n_0
    SLICE_X17Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.287 r  clk_div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.406     7.693    clk_div_cnt[0]_i_3_n_0
    SLICE_X17Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.817 r  clk_div_cnt[0]_i_1/O
                         net (fo=16, routed)          0.504     8.321    clk_div_cnt[0]_i_1_n_0
    SLICE_X16Y47         FDRE                                         r  clk_div_cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  src_clk (IN)
                         net (fo=0)                   0.000    83.330    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.444    88.122    src_clk_IBUF_BUFG
    SLICE_X16Y47         FDRE                                         r  clk_div_cnt_reg[13]/C
                         clock pessimism              0.273    88.395    
                         clock uncertainty           -0.035    88.360    
    SLICE_X16Y47         FDRE (Setup_fdre_C_R)       -0.429    87.931    clk_div_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         87.931    
                         arrival time                          -8.321    
  -------------------------------------------------------------------
                         slack                                 79.610    

Slack (MET) :             79.610ns  (required time - arrival time)
  Source:                 clk_div_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.232ns  (logic 0.828ns (25.619%)  route 2.404ns (74.381%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 88.122 - 83.330 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.562     5.089    src_clk_IBUF_BUFG
    SLICE_X16Y44         FDRE                                         r  clk_div_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y44         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  clk_div_cnt_reg[2]/Q
                         net (fo=2, routed)           0.860     6.405    clk_div_cnt_reg[2]
    SLICE_X17Y44         LUT6 (Prop_lut6_I1_O)        0.124     6.529 r  clk_div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.634     7.163    clk_div_cnt[0]_i_6_n_0
    SLICE_X17Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.287 r  clk_div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.406     7.693    clk_div_cnt[0]_i_3_n_0
    SLICE_X17Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.817 r  clk_div_cnt[0]_i_1/O
                         net (fo=16, routed)          0.504     8.321    clk_div_cnt[0]_i_1_n_0
    SLICE_X16Y47         FDRE                                         r  clk_div_cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  src_clk (IN)
                         net (fo=0)                   0.000    83.330    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.444    88.122    src_clk_IBUF_BUFG
    SLICE_X16Y47         FDRE                                         r  clk_div_cnt_reg[14]/C
                         clock pessimism              0.273    88.395    
                         clock uncertainty           -0.035    88.360    
    SLICE_X16Y47         FDRE (Setup_fdre_C_R)       -0.429    87.931    clk_div_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         87.931    
                         arrival time                          -8.321    
  -------------------------------------------------------------------
                         slack                                 79.610    

Slack (MET) :             79.610ns  (required time - arrival time)
  Source:                 clk_div_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.232ns  (logic 0.828ns (25.619%)  route 2.404ns (74.381%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 88.122 - 83.330 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.562     5.089    src_clk_IBUF_BUFG
    SLICE_X16Y44         FDRE                                         r  clk_div_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y44         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  clk_div_cnt_reg[2]/Q
                         net (fo=2, routed)           0.860     6.405    clk_div_cnt_reg[2]
    SLICE_X17Y44         LUT6 (Prop_lut6_I1_O)        0.124     6.529 r  clk_div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.634     7.163    clk_div_cnt[0]_i_6_n_0
    SLICE_X17Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.287 r  clk_div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.406     7.693    clk_div_cnt[0]_i_3_n_0
    SLICE_X17Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.817 r  clk_div_cnt[0]_i_1/O
                         net (fo=16, routed)          0.504     8.321    clk_div_cnt[0]_i_1_n_0
    SLICE_X16Y47         FDRE                                         r  clk_div_cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  src_clk (IN)
                         net (fo=0)                   0.000    83.330    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.444    88.122    src_clk_IBUF_BUFG
    SLICE_X16Y47         FDRE                                         r  clk_div_cnt_reg[15]/C
                         clock pessimism              0.273    88.395    
                         clock uncertainty           -0.035    88.360    
    SLICE_X16Y47         FDRE (Setup_fdre_C_R)       -0.429    87.931    clk_div_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         87.931    
                         arrival time                          -8.321    
  -------------------------------------------------------------------
                         slack                                 79.610    

Slack (MET) :             79.620ns  (required time - arrival time)
  Source:                 clk_div_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.246ns  (logic 0.828ns (25.510%)  route 2.418ns (74.490%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.562     5.089    src_clk_IBUF_BUFG
    SLICE_X16Y44         FDRE                                         r  clk_div_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y44         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  clk_div_cnt_reg[2]/Q
                         net (fo=2, routed)           0.860     6.405    clk_div_cnt_reg[2]
    SLICE_X17Y44         LUT6 (Prop_lut6_I1_O)        0.124     6.529 r  clk_div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.634     7.163    clk_div_cnt[0]_i_6_n_0
    SLICE_X17Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.287 r  clk_div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.406     7.693    clk_div_cnt[0]_i_3_n_0
    SLICE_X17Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.817 r  clk_div_cnt[0]_i_1/O
                         net (fo=16, routed)          0.518     8.335    clk_div_cnt[0]_i_1_n_0
    SLICE_X16Y44         FDRE                                         r  clk_div_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  src_clk (IN)
                         net (fo=0)                   0.000    83.330    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.443    88.121    src_clk_IBUF_BUFG
    SLICE_X16Y44         FDRE                                         r  clk_div_cnt_reg[0]/C
                         clock pessimism              0.298    88.419    
                         clock uncertainty           -0.035    88.384    
    SLICE_X16Y44         FDRE (Setup_fdre_C_R)       -0.429    87.955    clk_div_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         87.955    
                         arrival time                          -8.335    
  -------------------------------------------------------------------
                         slack                                 79.620    

Slack (MET) :             79.620ns  (required time - arrival time)
  Source:                 clk_div_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.246ns  (logic 0.828ns (25.510%)  route 2.418ns (74.490%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.562     5.089    src_clk_IBUF_BUFG
    SLICE_X16Y44         FDRE                                         r  clk_div_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y44         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  clk_div_cnt_reg[2]/Q
                         net (fo=2, routed)           0.860     6.405    clk_div_cnt_reg[2]
    SLICE_X17Y44         LUT6 (Prop_lut6_I1_O)        0.124     6.529 r  clk_div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.634     7.163    clk_div_cnt[0]_i_6_n_0
    SLICE_X17Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.287 r  clk_div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.406     7.693    clk_div_cnt[0]_i_3_n_0
    SLICE_X17Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.817 r  clk_div_cnt[0]_i_1/O
                         net (fo=16, routed)          0.518     8.335    clk_div_cnt[0]_i_1_n_0
    SLICE_X16Y44         FDRE                                         r  clk_div_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  src_clk (IN)
                         net (fo=0)                   0.000    83.330    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.443    88.121    src_clk_IBUF_BUFG
    SLICE_X16Y44         FDRE                                         r  clk_div_cnt_reg[1]/C
                         clock pessimism              0.298    88.419    
                         clock uncertainty           -0.035    88.384    
    SLICE_X16Y44         FDRE (Setup_fdre_C_R)       -0.429    87.955    clk_div_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         87.955    
                         arrival time                          -8.335    
  -------------------------------------------------------------------
                         slack                                 79.620    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 clk_div_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (71.004%)  route 0.076ns (28.996%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.560     1.450    src_clk_IBUF_BUFG
    SLICE_X16Y46         FDRE                                         r  clk_div_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y46         FDRE (Prop_fdre_C_Q)         0.141     1.591 f  clk_div_cnt_reg[10]/Q
                         net (fo=3, routed)           0.076     1.667    clk_div_cnt_reg[10]
    SLICE_X17Y46         LUT5 (Prop_lut5_I1_O)        0.045     1.712 r  clk_i_1/O
                         net (fo=1, routed)           0.000     1.712    p_2_out
    SLICE_X17Y46         FDRE                                         r  clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.965    src_clk_IBUF_BUFG
    SLICE_X17Y46         FDRE                                         r  clk_reg/C
                         clock pessimism             -0.502     1.463    
    SLICE_X17Y46         FDRE (Hold_fdre_C_D)         0.091     1.554    clk_reg
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clk_div_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.560     1.450    src_clk_IBUF_BUFG
    SLICE_X16Y44         FDRE                                         r  clk_div_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y44         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  clk_div_cnt_reg[2]/Q
                         net (fo=2, routed)           0.133     1.724    clk_div_cnt_reg[2]
    SLICE_X16Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.835 r  clk_div_cnt_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.835    clk_div_cnt_reg[0]_i_2_n_5
    SLICE_X16Y44         FDRE                                         r  clk_div_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.965    src_clk_IBUF_BUFG
    SLICE_X16Y44         FDRE                                         r  clk_div_cnt_reg[2]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X16Y44         FDRE (Hold_fdre_C_D)         0.105     1.555    clk_div_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clk_div_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.561     1.451    src_clk_IBUF_BUFG
    SLICE_X16Y47         FDRE                                         r  clk_div_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y47         FDRE (Prop_fdre_C_Q)         0.141     1.592 r  clk_div_cnt_reg[14]/Q
                         net (fo=3, routed)           0.133     1.725    clk_div_cnt_reg[14]
    SLICE_X16Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.836 r  clk_div_cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.836    clk_div_cnt_reg[12]_i_1_n_5
    SLICE_X16Y47         FDRE                                         r  clk_div_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.832     1.966    src_clk_IBUF_BUFG
    SLICE_X16Y47         FDRE                                         r  clk_div_cnt_reg[14]/C
                         clock pessimism             -0.515     1.451    
    SLICE_X16Y47         FDRE (Hold_fdre_C_D)         0.105     1.556    clk_div_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 clk_div_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.252ns (63.690%)  route 0.144ns (36.310%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.560     1.450    src_clk_IBUF_BUFG
    SLICE_X16Y46         FDRE                                         r  clk_div_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y46         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  clk_div_cnt_reg[10]/Q
                         net (fo=3, routed)           0.144     1.734    clk_div_cnt_reg[10]
    SLICE_X16Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.845 r  clk_div_cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.845    clk_div_cnt_reg[8]_i_1_n_5
    SLICE_X16Y46         FDRE                                         r  clk_div_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.965    src_clk_IBUF_BUFG
    SLICE_X16Y46         FDRE                                         r  clk_div_cnt_reg[10]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X16Y46         FDRE (Hold_fdre_C_D)         0.105     1.555    clk_div_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 clk_div_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.252ns (61.738%)  route 0.156ns (38.262%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.560     1.450    src_clk_IBUF_BUFG
    SLICE_X16Y45         FDRE                                         r  clk_div_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  clk_div_cnt_reg[6]/Q
                         net (fo=4, routed)           0.156     1.747    clk_div_cnt_reg[6]
    SLICE_X16Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.858 r  clk_div_cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.858    clk_div_cnt_reg[4]_i_1_n_5
    SLICE_X16Y45         FDRE                                         r  clk_div_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.965    src_clk_IBUF_BUFG
    SLICE_X16Y45         FDRE                                         r  clk_div_cnt_reg[6]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X16Y45         FDRE (Hold_fdre_C_D)         0.105     1.555    clk_div_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 clk_div_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.192%)  route 0.133ns (31.808%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.561     1.451    src_clk_IBUF_BUFG
    SLICE_X16Y47         FDRE                                         r  clk_div_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y47         FDRE (Prop_fdre_C_Q)         0.141     1.592 r  clk_div_cnt_reg[14]/Q
                         net (fo=3, routed)           0.133     1.725    clk_div_cnt_reg[14]
    SLICE_X16Y47         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.869 r  clk_div_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.869    clk_div_cnt_reg[12]_i_1_n_4
    SLICE_X16Y47         FDRE                                         r  clk_div_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.832     1.966    src_clk_IBUF_BUFG
    SLICE_X16Y47         FDRE                                         r  clk_div_cnt_reg[15]/C
                         clock pessimism             -0.515     1.451    
    SLICE_X16Y47         FDRE (Hold_fdre_C_D)         0.105     1.556    clk_div_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 clk_div_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.192%)  route 0.133ns (31.808%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.560     1.450    src_clk_IBUF_BUFG
    SLICE_X16Y44         FDRE                                         r  clk_div_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y44         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  clk_div_cnt_reg[2]/Q
                         net (fo=2, routed)           0.133     1.724    clk_div_cnt_reg[2]
    SLICE_X16Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.868 r  clk_div_cnt_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.868    clk_div_cnt_reg[0]_i_2_n_4
    SLICE_X16Y44         FDRE                                         r  clk_div_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.965    src_clk_IBUF_BUFG
    SLICE_X16Y44         FDRE                                         r  clk_div_cnt_reg[3]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X16Y44         FDRE (Hold_fdre_C_D)         0.105     1.555    clk_div_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 clk_div_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.285ns (66.485%)  route 0.144ns (33.515%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.560     1.450    src_clk_IBUF_BUFG
    SLICE_X16Y46         FDRE                                         r  clk_div_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y46         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  clk_div_cnt_reg[10]/Q
                         net (fo=3, routed)           0.144     1.734    clk_div_cnt_reg[10]
    SLICE_X16Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.878 r  clk_div_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.878    clk_div_cnt_reg[8]_i_1_n_4
    SLICE_X16Y46         FDRE                                         r  clk_div_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.965    src_clk_IBUF_BUFG
    SLICE_X16Y46         FDRE                                         r  clk_div_cnt_reg[11]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X16Y46         FDRE (Hold_fdre_C_D)         0.105     1.555    clk_div_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 clk_div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.256ns (58.221%)  route 0.184ns (41.779%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.560     1.450    src_clk_IBUF_BUFG
    SLICE_X16Y44         FDRE                                         r  clk_div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y44         FDRE (Prop_fdre_C_Q)         0.141     1.591 f  clk_div_cnt_reg[0]/Q
                         net (fo=2, routed)           0.184     1.775    clk_div_cnt_reg[0]
    SLICE_X16Y44         LUT1 (Prop_lut1_I0_O)        0.045     1.820 r  clk_div_cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     1.820    clk_div_cnt[0]_i_5_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.890 r  clk_div_cnt_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.890    clk_div_cnt_reg[0]_i_2_n_7
    SLICE_X16Y44         FDRE                                         r  clk_div_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.965    src_clk_IBUF_BUFG
    SLICE_X16Y44         FDRE                                         r  clk_div_cnt_reg[0]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X16Y44         FDRE (Hold_fdre_C_D)         0.105     1.555    clk_div_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 clk_div_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.285ns (64.600%)  route 0.156ns (35.400%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.560     1.450    src_clk_IBUF_BUFG
    SLICE_X16Y45         FDRE                                         r  clk_div_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  clk_div_cnt_reg[6]/Q
                         net (fo=4, routed)           0.156     1.747    clk_div_cnt_reg[6]
    SLICE_X16Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.891 r  clk_div_cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.891    clk_div_cnt_reg[4]_i_1_n_4
    SLICE_X16Y45         FDRE                                         r  clk_div_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.965    src_clk_IBUF_BUFG
    SLICE_X16Y45         FDRE                                         r  clk_div_cnt_reg[7]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X16Y45         FDRE (Hold_fdre_C_D)         0.105     1.555    clk_div_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.336    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { src_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y1  src_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X16Y44   clk_div_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X16Y46   clk_div_cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X16Y46   clk_div_cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X16Y47   clk_div_cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X16Y47   clk_div_cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X16Y47   clk_div_cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X16Y47   clk_div_cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X16Y44   clk_div_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X16Y44   clk_div_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X16Y44   clk_div_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X16Y44   clk_div_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X16Y46   clk_div_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X16Y46   clk_div_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X16Y46   clk_div_cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X16Y46   clk_div_cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X16Y47   clk_div_cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X16Y47   clk_div_cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X16Y47   clk_div_cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X16Y47   clk_div_cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X16Y44   clk_div_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X16Y44   clk_div_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X16Y46   clk_div_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X16Y46   clk_div_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X16Y46   clk_div_cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X16Y46   clk_div_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X16Y47   clk_div_cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X16Y47   clk_div_cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X16Y47   clk_div_cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X16Y47   clk_div_cnt_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           111 Endpoints
Min Delay           111 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lauch_dff/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pio9
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        309.583ns  (logic 77.083ns (24.899%)  route 232.499ns (75.101%))
  Logic Levels:           411  (FDRE=1 LUT1=402 LUT5=1 LUT6=2 MUXF7=2 MUXF8=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDRE                         0.000     0.000 r  lauch_dff/q_reg/C
    SLICE_X40Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  lauch_dff/q_reg/Q
                         net (fo=3, routed)           1.765     2.283    delay/inv_delay_line/genblk1[0].inv_pair_unit/a
    SLICE_X40Y11         LUT1 (Prop_lut1_I0_O)        0.124     2.407 f  delay/inv_delay_line/genblk1[0].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452     2.859    delay/inv_delay_line/genblk1[0].inv_pair_unit/trans
    SLICE_X40Y11         LUT1 (Prop_lut1_I0_O)        0.124     2.983 r  delay/inv_delay_line/genblk1[0].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.721     3.704    delay/inv_delay_line/genblk1[1].inv_pair_unit/a
    SLICE_X38Y16         LUT1 (Prop_lut1_I0_O)        0.119     3.823 f  delay/inv_delay_line/genblk1[1].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.682     4.505    delay/inv_delay_line/genblk1[1].inv_pair_unit/trans
    SLICE_X38Y16         LUT1 (Prop_lut1_I0_O)        0.360     4.865 r  delay/inv_delay_line/genblk1[1].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.452     5.317    delay/inv_delay_line/genblk1[2].inv_pair_unit/a
    SLICE_X38Y16         LUT1 (Prop_lut1_I0_O)        0.351     5.668 f  delay/inv_delay_line/genblk1[2].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.858     6.527    delay/inv_delay_line/genblk1[2].inv_pair_unit/trans
    SLICE_X38Y16         LUT1 (Prop_lut1_I0_O)        0.362     6.889 r  delay/inv_delay_line/genblk1[2].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.955     7.843    delay/inv_delay_line/genblk1[3].inv_pair_unit/a
    SLICE_X39Y13         LUT1 (Prop_lut1_I0_O)        0.355     8.198 f  delay/inv_delay_line/genblk1[3].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.669     8.867    delay/inv_delay_line/genblk1[3].inv_pair_unit/trans
    SLICE_X39Y13         LUT1 (Prop_lut1_I0_O)        0.360     9.227 r  delay/inv_delay_line/genblk1[3].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.454     9.681    delay/inv_delay_line/genblk1[4].inv_pair_unit/a
    SLICE_X39Y13         LUT1 (Prop_lut1_I0_O)        0.351    10.032 f  delay/inv_delay_line/genblk1[4].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.848    10.880    delay/inv_delay_line/genblk1[4].inv_pair_unit/trans
    SLICE_X39Y13         LUT1 (Prop_lut1_I0_O)        0.362    11.242 r  delay/inv_delay_line/genblk1[4].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.953    12.196    delay/inv_delay_line/genblk1[5].inv_pair_unit/a
    SLICE_X41Y13         LUT1 (Prop_lut1_I0_O)        0.327    12.523 f  delay/inv_delay_line/genblk1[5].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433    12.955    delay/inv_delay_line/genblk1[5].inv_pair_unit/trans
    SLICE_X41Y13         LUT1 (Prop_lut1_I0_O)        0.124    13.079 r  delay/inv_delay_line/genblk1[5].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682    13.761    delay/inv_delay_line/genblk1[6].inv_pair_unit/a
    SLICE_X41Y13         LUT1 (Prop_lut1_I0_O)        0.124    13.885 f  delay/inv_delay_line/genblk1[6].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    14.148    delay/inv_delay_line/genblk1[6].inv_pair_unit/trans
    SLICE_X41Y13         LUT1 (Prop_lut1_I0_O)        0.124    14.272 r  delay/inv_delay_line/genblk1[6].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.466    14.738    delay/inv_delay_line/genblk1[7].inv_pair_unit/a
    SLICE_X41Y13         LUT1 (Prop_lut1_I0_O)        0.119    14.857 f  delay/inv_delay_line/genblk1[7].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.669    15.526    delay/inv_delay_line/genblk1[7].inv_pair_unit/trans
    SLICE_X41Y13         LUT1 (Prop_lut1_I0_O)        0.360    15.886 r  delay/inv_delay_line/genblk1[7].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.451    16.336    delay/inv_delay_line/genblk1[8].inv_pair_unit/a
    SLICE_X41Y13         LUT1 (Prop_lut1_I0_O)        0.351    16.687 f  delay/inv_delay_line/genblk1[8].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.644    17.331    delay/inv_delay_line/genblk1[8].inv_pair_unit/trans
    SLICE_X41Y13         LUT1 (Prop_lut1_I0_O)        0.361    17.692 r  delay/inv_delay_line/genblk1[8].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682    18.374    delay/inv_delay_line/genblk1[9].inv_pair_unit/a
    SLICE_X40Y11         LUT1 (Prop_lut1_I0_O)        0.353    18.727 f  delay/inv_delay_line/genblk1[9].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.684    19.411    delay/inv_delay_line/genblk1[9].inv_pair_unit/trans
    SLICE_X40Y11         LUT1 (Prop_lut1_I0_O)        0.374    19.785 r  delay/inv_delay_line/genblk1[9].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.311    20.096    delay/inv_delay_line/genblk1[10].inv_pair_unit/a
    SLICE_X41Y10         LUT1 (Prop_lut1_I0_O)        0.328    20.424 f  delay/inv_delay_line/genblk1[10].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433    20.857    delay/inv_delay_line/genblk1[10].inv_pair_unit/trans
    SLICE_X41Y10         LUT1 (Prop_lut1_I0_O)        0.124    20.981 r  delay/inv_delay_line/genblk1[10].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.530    21.511    delay/inv_delay_line/genblk1[11].inv_pair_unit/a
    SLICE_X40Y10         LUT1 (Prop_lut1_I0_O)        0.124    21.635 f  delay/inv_delay_line/genblk1[11].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452    22.087    delay/inv_delay_line/genblk1[11].inv_pair_unit/trans
    SLICE_X40Y10         LUT1 (Prop_lut1_I0_O)        0.124    22.211 r  delay/inv_delay_line/genblk1[11].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           1.067    23.278    delay/inv_delay_line/genblk1[12].inv_pair_unit/a
    SLICE_X38Y13         LUT1 (Prop_lut1_I0_O)        0.124    23.402 f  delay/inv_delay_line/genblk1[12].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.444    23.846    delay/inv_delay_line/genblk1[12].inv_pair_unit/trans
    SLICE_X38Y13         LUT1 (Prop_lut1_I0_O)        0.124    23.970 r  delay/inv_delay_line/genblk1[12].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682    24.651    delay/inv_delay_line/genblk1[13].inv_pair_unit/a
    SLICE_X38Y13         LUT1 (Prop_lut1_I0_O)        0.124    24.775 f  delay/inv_delay_line/genblk1[13].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.280    25.055    delay/inv_delay_line/genblk1[13].inv_pair_unit/trans
    SLICE_X38Y13         LUT1 (Prop_lut1_I0_O)        0.124    25.179 r  delay/inv_delay_line/genblk1[13].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.482    25.660    delay/inv_delay_line/genblk1[14].inv_pair_unit/a
    SLICE_X38Y13         LUT1 (Prop_lut1_I0_O)        0.119    25.779 f  delay/inv_delay_line/genblk1[14].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.682    26.462    delay/inv_delay_line/genblk1[14].inv_pair_unit/trans
    SLICE_X38Y13         LUT1 (Prop_lut1_I0_O)        0.360    26.822 r  delay/inv_delay_line/genblk1[14].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.452    27.274    delay/inv_delay_line/genblk1[15].inv_pair_unit/a
    SLICE_X38Y13         LUT1 (Prop_lut1_I0_O)        0.351    27.625 f  delay/inv_delay_line/genblk1[15].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.858    28.483    delay/inv_delay_line/genblk1[15].inv_pair_unit/trans
    SLICE_X38Y13         LUT1 (Prop_lut1_I0_O)        0.362    28.845 r  delay/inv_delay_line/genblk1[15].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.801    29.647    delay/inv_delay_line/genblk1[16].inv_pair_unit/a
    SLICE_X39Y16         LUT1 (Prop_lut1_I0_O)        0.327    29.974 f  delay/inv_delay_line/genblk1[16].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433    30.406    delay/inv_delay_line/genblk1[16].inv_pair_unit/trans
    SLICE_X39Y16         LUT1 (Prop_lut1_I0_O)        0.124    30.530 r  delay/inv_delay_line/genblk1[16].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.651    31.181    delay/inv_delay_line/genblk1[17].inv_pair_unit/a
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.124    31.305 f  delay/inv_delay_line/genblk1[17].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.444    31.749    delay/inv_delay_line/genblk1[17].inv_pair_unit/trans
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.124    31.873 r  delay/inv_delay_line/genblk1[17].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682    32.555    delay/inv_delay_line/genblk1[18].inv_pair_unit/a
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.124    32.679 f  delay/inv_delay_line/genblk1[18].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.280    32.958    delay/inv_delay_line/genblk1[18].inv_pair_unit/trans
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.124    33.082 r  delay/inv_delay_line/genblk1[18].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.862    33.944    delay/inv_delay_line/genblk1[19].inv_pair_unit/a
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.152    34.096 f  delay/inv_delay_line/genblk1[19].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.682    34.779    delay/inv_delay_line/genblk1[19].inv_pair_unit/trans
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.360    35.139 r  delay/inv_delay_line/genblk1[19].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.452    35.591    delay/inv_delay_line/genblk1[20].inv_pair_unit/a
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.351    35.942 f  delay/inv_delay_line/genblk1[20].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.858    36.800    delay/inv_delay_line/genblk1[20].inv_pair_unit/trans
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.362    37.162 r  delay/inv_delay_line/genblk1[20].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.517    37.679    delay/inv_delay_line/genblk1[21].inv_pair_unit/a
    SLICE_X39Y17         LUT1 (Prop_lut1_I0_O)        0.327    38.006 f  delay/inv_delay_line/genblk1[21].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433    38.439    delay/inv_delay_line/genblk1[21].inv_pair_unit/trans
    SLICE_X39Y17         LUT1 (Prop_lut1_I0_O)        0.124    38.563 r  delay/inv_delay_line/genblk1[21].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682    39.245    delay/inv_delay_line/genblk1[22].inv_pair_unit/a
    SLICE_X39Y17         LUT1 (Prop_lut1_I0_O)        0.124    39.369 f  delay/inv_delay_line/genblk1[22].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    39.631    delay/inv_delay_line/genblk1[22].inv_pair_unit/trans
    SLICE_X39Y17         LUT1 (Prop_lut1_I0_O)        0.124    39.755 r  delay/inv_delay_line/genblk1[22].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.489    40.244    delay/inv_delay_line/genblk1[23].inv_pair_unit/a
    SLICE_X39Y17         LUT1 (Prop_lut1_I0_O)        0.119    40.363 f  delay/inv_delay_line/genblk1[23].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.669    41.032    delay/inv_delay_line/genblk1[23].inv_pair_unit/trans
    SLICE_X39Y17         LUT1 (Prop_lut1_I0_O)        0.360    41.392 r  delay/inv_delay_line/genblk1[23].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.319    41.711    delay/inv_delay_line/genblk1[24].inv_pair_unit/a
    SLICE_X41Y16         LUT1 (Prop_lut1_I0_O)        0.326    42.037 f  delay/inv_delay_line/genblk1[24].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433    42.469    delay/inv_delay_line/genblk1[24].inv_pair_unit/trans
    SLICE_X41Y16         LUT1 (Prop_lut1_I0_O)        0.124    42.593 r  delay/inv_delay_line/genblk1[24].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682    43.275    delay/inv_delay_line/genblk1[25].inv_pair_unit/a
    SLICE_X41Y16         LUT1 (Prop_lut1_I0_O)        0.124    43.399 f  delay/inv_delay_line/genblk1[25].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    43.662    delay/inv_delay_line/genblk1[25].inv_pair_unit/trans
    SLICE_X41Y16         LUT1 (Prop_lut1_I0_O)        0.124    43.786 r  delay/inv_delay_line/genblk1[25].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.740    44.526    delay/inv_delay_line/genblk1[26].inv_pair_unit/a
    SLICE_X40Y16         LUT1 (Prop_lut1_I0_O)        0.124    44.650 f  delay/inv_delay_line/genblk1[26].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452    45.102    delay/inv_delay_line/genblk1[26].inv_pair_unit/trans
    SLICE_X40Y16         LUT1 (Prop_lut1_I0_O)        0.124    45.226 r  delay/inv_delay_line/genblk1[26].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.702    45.927    delay/inv_delay_line/genblk1[27].inv_pair_unit/a
    SLICE_X40Y16         LUT1 (Prop_lut1_I0_O)        0.124    46.051 f  delay/inv_delay_line/genblk1[27].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282    46.333    delay/inv_delay_line/genblk1[27].inv_pair_unit/trans
    SLICE_X40Y16         LUT1 (Prop_lut1_I0_O)        0.124    46.457 r  delay/inv_delay_line/genblk1[27].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.444    46.902    delay/inv_delay_line/genblk1[28].inv_pair_unit/a
    SLICE_X38Y15         LUT1 (Prop_lut1_I0_O)        0.124    47.026 f  delay/inv_delay_line/genblk1[28].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.444    47.470    delay/inv_delay_line/genblk1[28].inv_pair_unit/trans
    SLICE_X38Y15         LUT1 (Prop_lut1_I0_O)        0.124    47.594 r  delay/inv_delay_line/genblk1[28].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682    48.275    delay/inv_delay_line/genblk1[29].inv_pair_unit/a
    SLICE_X38Y15         LUT1 (Prop_lut1_I0_O)        0.124    48.399 f  delay/inv_delay_line/genblk1[29].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.280    48.679    delay/inv_delay_line/genblk1[29].inv_pair_unit/trans
    SLICE_X38Y15         LUT1 (Prop_lut1_I0_O)        0.124    48.803 r  delay/inv_delay_line/genblk1[29].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.719    49.521    delay/inv_delay_line/genblk1[30].inv_pair_unit/a
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.124    49.645 f  delay/inv_delay_line/genblk1[30].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433    50.078    delay/inv_delay_line/genblk1[30].inv_pair_unit/trans
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.124    50.202 r  delay/inv_delay_line/genblk1[30].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682    50.884    delay/inv_delay_line/genblk1[31].inv_pair_unit/a
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.124    51.008 f  delay/inv_delay_line/genblk1[31].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    51.271    delay/inv_delay_line/genblk1[31].inv_pair_unit/trans
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.124    51.395 r  delay/inv_delay_line/genblk1[31].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.305    51.700    delay/inv_delay_line/genblk1[32].inv_pair_unit/a
    SLICE_X39Y14         LUT1 (Prop_lut1_I0_O)        0.124    51.824 f  delay/inv_delay_line/genblk1[32].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433    52.256    delay/inv_delay_line/genblk1[32].inv_pair_unit/trans
    SLICE_X39Y14         LUT1 (Prop_lut1_I0_O)        0.124    52.380 r  delay/inv_delay_line/genblk1[32].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682    53.062    delay/inv_delay_line/genblk1[33].inv_pair_unit/a
    SLICE_X39Y14         LUT1 (Prop_lut1_I0_O)        0.124    53.186 f  delay/inv_delay_line/genblk1[33].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    53.449    delay/inv_delay_line/genblk1[33].inv_pair_unit/trans
    SLICE_X39Y14         LUT1 (Prop_lut1_I0_O)        0.124    53.573 r  delay/inv_delay_line/genblk1[33].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.719    54.292    delay/inv_delay_line/genblk1[34].inv_pair_unit/a
    SLICE_X38Y14         LUT1 (Prop_lut1_I0_O)        0.124    54.416 f  delay/inv_delay_line/genblk1[34].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.444    54.860    delay/inv_delay_line/genblk1[34].inv_pair_unit/trans
    SLICE_X38Y14         LUT1 (Prop_lut1_I0_O)        0.124    54.984 r  delay/inv_delay_line/genblk1[34].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682    55.665    delay/inv_delay_line/genblk1[35].inv_pair_unit/a
    SLICE_X38Y14         LUT1 (Prop_lut1_I0_O)        0.124    55.789 f  delay/inv_delay_line/genblk1[35].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.280    56.069    delay/inv_delay_line/genblk1[35].inv_pair_unit/trans
    SLICE_X38Y14         LUT1 (Prop_lut1_I0_O)        0.124    56.193 r  delay/inv_delay_line/genblk1[35].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.722    56.915    delay/inv_delay_line/genblk1[36].inv_pair_unit/a
    SLICE_X39Y13         LUT1 (Prop_lut1_I0_O)        0.124    57.039 f  delay/inv_delay_line/genblk1[36].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433    57.472    delay/inv_delay_line/genblk1[36].inv_pair_unit/trans
    SLICE_X39Y13         LUT1 (Prop_lut1_I0_O)        0.124    57.596 r  delay/inv_delay_line/genblk1[36].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682    58.278    delay/inv_delay_line/genblk1[37].inv_pair_unit/a
    SLICE_X39Y13         LUT1 (Prop_lut1_I0_O)        0.124    58.402 f  delay/inv_delay_line/genblk1[37].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    58.665    delay/inv_delay_line/genblk1[37].inv_pair_unit/trans
    SLICE_X39Y13         LUT1 (Prop_lut1_I0_O)        0.124    58.789 r  delay/inv_delay_line/genblk1[37].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.816    59.605    delay/inv_delay_line/genblk1[38].inv_pair_unit/a
    SLICE_X37Y13         LUT1 (Prop_lut1_I0_O)        0.124    59.729 f  delay/inv_delay_line/genblk1[38].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433    60.162    delay/inv_delay_line/genblk1[38].inv_pair_unit/trans
    SLICE_X37Y13         LUT1 (Prop_lut1_I0_O)        0.124    60.286 r  delay/inv_delay_line/genblk1[38].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.670    60.956    delay/inv_delay_line/genblk1[39].inv_pair_unit/a
    SLICE_X37Y13         LUT1 (Prop_lut1_I0_O)        0.124    61.080 f  delay/inv_delay_line/genblk1[39].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    61.343    delay/inv_delay_line/genblk1[39].inv_pair_unit/trans
    SLICE_X37Y13         LUT1 (Prop_lut1_I0_O)        0.124    61.467 r  delay/inv_delay_line/genblk1[39].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.743    62.210    delay/inv_delay_line/genblk1[40].inv_pair_unit/a
    SLICE_X36Y13         LUT1 (Prop_lut1_I0_O)        0.124    62.334 f  delay/inv_delay_line/genblk1[40].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452    62.786    delay/inv_delay_line/genblk1[40].inv_pair_unit/trans
    SLICE_X36Y13         LUT1 (Prop_lut1_I0_O)        0.124    62.910 r  delay/inv_delay_line/genblk1[40].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.702    63.612    delay/inv_delay_line/genblk1[41].inv_pair_unit/a
    SLICE_X36Y13         LUT1 (Prop_lut1_I0_O)        0.124    63.736 f  delay/inv_delay_line/genblk1[41].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282    64.018    delay/inv_delay_line/genblk1[41].inv_pair_unit/trans
    SLICE_X36Y13         LUT1 (Prop_lut1_I0_O)        0.124    64.142 r  delay/inv_delay_line/genblk1[41].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.604    64.746    delay/inv_delay_line/genblk1[42].inv_pair_unit/a
    SLICE_X39Y16         LUT1 (Prop_lut1_I0_O)        0.124    64.870 f  delay/inv_delay_line/genblk1[42].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    65.133    delay/inv_delay_line/genblk1[42].inv_pair_unit/trans
    SLICE_X39Y16         LUT1 (Prop_lut1_I0_O)        0.124    65.257 r  delay/inv_delay_line/genblk1[42].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.489    65.745    delay/inv_delay_line/genblk1[43].inv_pair_unit/a
    SLICE_X39Y16         LUT1 (Prop_lut1_I0_O)        0.119    65.864 f  delay/inv_delay_line/genblk1[43].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.669    66.533    delay/inv_delay_line/genblk1[43].inv_pair_unit/trans
    SLICE_X39Y16         LUT1 (Prop_lut1_I0_O)        0.360    66.893 r  delay/inv_delay_line/genblk1[43].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.976    67.869    delay/inv_delay_line/genblk1[44].inv_pair_unit/a
    SLICE_X37Y14         LUT1 (Prop_lut1_I0_O)        0.326    68.195 f  delay/inv_delay_line/genblk1[44].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    68.457    delay/inv_delay_line/genblk1[44].inv_pair_unit/trans
    SLICE_X37Y14         LUT1 (Prop_lut1_I0_O)        0.124    68.581 r  delay/inv_delay_line/genblk1[44].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.657    69.239    delay/inv_delay_line/genblk1[45].inv_pair_unit/a
    SLICE_X37Y14         LUT1 (Prop_lut1_I0_O)        0.152    69.391 f  delay/inv_delay_line/genblk1[45].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.669    70.059    delay/inv_delay_line/genblk1[45].inv_pair_unit/trans
    SLICE_X37Y14         LUT1 (Prop_lut1_I0_O)        0.360    70.419 r  delay/inv_delay_line/genblk1[45].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.451    70.870    delay/inv_delay_line/genblk1[46].inv_pair_unit/a
    SLICE_X37Y14         LUT1 (Prop_lut1_I0_O)        0.351    71.221 f  delay/inv_delay_line/genblk1[46].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.644    71.864    delay/inv_delay_line/genblk1[46].inv_pair_unit/trans
    SLICE_X37Y14         LUT1 (Prop_lut1_I0_O)        0.361    72.225 r  delay/inv_delay_line/genblk1[46].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.964    73.190    delay/inv_delay_line/genblk1[47].inv_pair_unit/a
    SLICE_X36Y10         LUT1 (Prop_lut1_I0_O)        0.327    73.517 f  delay/inv_delay_line/genblk1[47].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452    73.969    delay/inv_delay_line/genblk1[47].inv_pair_unit/trans
    SLICE_X36Y10         LUT1 (Prop_lut1_I0_O)        0.124    74.093 r  delay/inv_delay_line/genblk1[47].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.704    74.797    delay/inv_delay_line/genblk1[48].inv_pair_unit/a
    SLICE_X36Y10         LUT1 (Prop_lut1_I0_O)        0.124    74.921 f  delay/inv_delay_line/genblk1[48].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282    75.203    delay/inv_delay_line/genblk1[48].inv_pair_unit/trans
    SLICE_X36Y10         LUT1 (Prop_lut1_I0_O)        0.124    75.327 r  delay/inv_delay_line/genblk1[48].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           1.053    76.380    delay/inv_delay_line/genblk1[49].inv_pair_unit/a
    SLICE_X33Y11         LUT1 (Prop_lut1_I0_O)        0.124    76.504 f  delay/inv_delay_line/genblk1[49].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433    76.937    delay/inv_delay_line/genblk1[49].inv_pair_unit/trans
    SLICE_X33Y11         LUT1 (Prop_lut1_I0_O)        0.124    77.061 r  delay/inv_delay_line/genblk1[49].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682    77.742    delay/inv_delay_line/genblk1[50].inv_pair_unit/a
    SLICE_X33Y11         LUT1 (Prop_lut1_I0_O)        0.124    77.866 f  delay/inv_delay_line/genblk1[50].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    78.129    delay/inv_delay_line/genblk1[50].inv_pair_unit/trans
    SLICE_X33Y11         LUT1 (Prop_lut1_I0_O)        0.124    78.253 r  delay/inv_delay_line/genblk1[50].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.740    78.993    delay/inv_delay_line/genblk1[51].inv_pair_unit/a
    SLICE_X32Y11         LUT1 (Prop_lut1_I0_O)        0.124    79.117 f  delay/inv_delay_line/genblk1[51].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452    79.569    delay/inv_delay_line/genblk1[51].inv_pair_unit/trans
    SLICE_X32Y11         LUT1 (Prop_lut1_I0_O)        0.124    79.693 r  delay/inv_delay_line/genblk1[51].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.689    80.382    delay/inv_delay_line/genblk1[52].inv_pair_unit/a
    SLICE_X32Y11         LUT1 (Prop_lut1_I0_O)        0.124    80.506 f  delay/inv_delay_line/genblk1[52].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282    80.788    delay/inv_delay_line/genblk1[52].inv_pair_unit/trans
    SLICE_X32Y11         LUT1 (Prop_lut1_I0_O)        0.124    80.912 r  delay/inv_delay_line/genblk1[52].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.456    81.368    delay/inv_delay_line/genblk1[53].inv_pair_unit/a
    SLICE_X32Y9          LUT1 (Prop_lut1_I0_O)        0.124    81.492 f  delay/inv_delay_line/genblk1[53].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452    81.944    delay/inv_delay_line/genblk1[53].inv_pair_unit/trans
    SLICE_X32Y9          LUT1 (Prop_lut1_I0_O)        0.124    82.068 r  delay/inv_delay_line/genblk1[53].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.702    82.770    delay/inv_delay_line/genblk1[54].inv_pair_unit/a
    SLICE_X32Y9          LUT1 (Prop_lut1_I0_O)        0.124    82.894 f  delay/inv_delay_line/genblk1[54].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282    83.176    delay/inv_delay_line/genblk1[54].inv_pair_unit/trans
    SLICE_X32Y9          LUT1 (Prop_lut1_I0_O)        0.124    83.300 r  delay/inv_delay_line/genblk1[54].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.578    83.878    delay/inv_delay_line/genblk1[55].inv_pair_unit/a
    SLICE_X31Y11         LUT1 (Prop_lut1_I0_O)        0.124    84.002 f  delay/inv_delay_line/genblk1[55].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433    84.434    delay/inv_delay_line/genblk1[55].inv_pair_unit/trans
    SLICE_X31Y11         LUT1 (Prop_lut1_I0_O)        0.124    84.558 r  delay/inv_delay_line/genblk1[55].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682    85.240    delay/inv_delay_line/genblk1[56].inv_pair_unit/a
    SLICE_X31Y11         LUT1 (Prop_lut1_I0_O)        0.124    85.364 f  delay/inv_delay_line/genblk1[56].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    85.627    delay/inv_delay_line/genblk1[56].inv_pair_unit/trans
    SLICE_X31Y11         LUT1 (Prop_lut1_I0_O)        0.124    85.751 r  delay/inv_delay_line/genblk1[56].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.657    86.408    delay/inv_delay_line/genblk1[57].inv_pair_unit/a
    SLICE_X31Y11         LUT1 (Prop_lut1_I0_O)        0.152    86.560 f  delay/inv_delay_line/genblk1[57].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.669    87.229    delay/inv_delay_line/genblk1[57].inv_pair_unit/trans
    SLICE_X31Y11         LUT1 (Prop_lut1_I0_O)        0.360    87.589 r  delay/inv_delay_line/genblk1[57].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.451    88.039    delay/inv_delay_line/genblk1[58].inv_pair_unit/a
    SLICE_X31Y11         LUT1 (Prop_lut1_I0_O)        0.351    88.390 f  delay/inv_delay_line/genblk1[58].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.644    89.034    delay/inv_delay_line/genblk1[58].inv_pair_unit/trans
    SLICE_X31Y11         LUT1 (Prop_lut1_I0_O)        0.361    89.395 r  delay/inv_delay_line/genblk1[58].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.359    89.754    delay/inv_delay_line/genblk1[59].inv_pair_unit/a
    SLICE_X31Y10         LUT1 (Prop_lut1_I0_O)        0.327    90.081 f  delay/inv_delay_line/genblk1[59].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433    90.514    delay/inv_delay_line/genblk1[59].inv_pair_unit/trans
    SLICE_X31Y10         LUT1 (Prop_lut1_I0_O)        0.124    90.638 r  delay/inv_delay_line/genblk1[59].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682    91.319    delay/inv_delay_line/genblk1[60].inv_pair_unit/a
    SLICE_X31Y10         LUT1 (Prop_lut1_I0_O)        0.124    91.443 f  delay/inv_delay_line/genblk1[60].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    91.706    delay/inv_delay_line/genblk1[60].inv_pair_unit/trans
    SLICE_X31Y10         LUT1 (Prop_lut1_I0_O)        0.124    91.830 r  delay/inv_delay_line/genblk1[60].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.740    92.570    delay/inv_delay_line/genblk1[61].inv_pair_unit/a
    SLICE_X30Y10         LUT1 (Prop_lut1_I0_O)        0.124    92.694 f  delay/inv_delay_line/genblk1[61].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452    93.146    delay/inv_delay_line/genblk1[61].inv_pair_unit/trans
    SLICE_X30Y10         LUT1 (Prop_lut1_I0_O)        0.124    93.270 r  delay/inv_delay_line/genblk1[61].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.702    93.972    delay/inv_delay_line/genblk1[62].inv_pair_unit/a
    SLICE_X30Y10         LUT1 (Prop_lut1_I0_O)        0.124    94.096 f  delay/inv_delay_line/genblk1[62].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282    94.378    delay/inv_delay_line/genblk1[62].inv_pair_unit/trans
    SLICE_X30Y10         LUT1 (Prop_lut1_I0_O)        0.124    94.502 r  delay/inv_delay_line/genblk1[62].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.847    95.349    delay/inv_delay_line/genblk1[63].inv_pair_unit/a
    SLICE_X29Y10         LUT1 (Prop_lut1_I0_O)        0.124    95.473 f  delay/inv_delay_line/genblk1[63].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433    95.905    delay/inv_delay_line/genblk1[63].inv_pair_unit/trans
    SLICE_X29Y10         LUT1 (Prop_lut1_I0_O)        0.124    96.029 r  delay/inv_delay_line/genblk1[63].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           1.116    97.146    delay/inv_delay_line/genblk1[64].inv_pair_unit/a
    SLICE_X31Y7          LUT1 (Prop_lut1_I0_O)        0.124    97.270 f  delay/inv_delay_line/genblk1[64].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433    97.702    delay/inv_delay_line/genblk1[64].inv_pair_unit/trans
    SLICE_X31Y7          LUT1 (Prop_lut1_I0_O)        0.124    97.826 r  delay/inv_delay_line/genblk1[64].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682    98.508    delay/inv_delay_line/genblk1[65].inv_pair_unit/a
    SLICE_X31Y7          LUT1 (Prop_lut1_I0_O)        0.124    98.632 f  delay/inv_delay_line/genblk1[65].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    98.895    delay/inv_delay_line/genblk1[65].inv_pair_unit/trans
    SLICE_X31Y7          LUT1 (Prop_lut1_I0_O)        0.124    99.019 r  delay/inv_delay_line/genblk1[65].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.743    99.762    delay/inv_delay_line/genblk1[66].inv_pair_unit/a
    SLICE_X30Y7          LUT1 (Prop_lut1_I0_O)        0.124    99.886 f  delay/inv_delay_line/genblk1[66].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452   100.338    delay/inv_delay_line/genblk1[66].inv_pair_unit/trans
    SLICE_X30Y7          LUT1 (Prop_lut1_I0_O)        0.124   100.462 r  delay/inv_delay_line/genblk1[66].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.701   101.162    delay/inv_delay_line/genblk1[67].inv_pair_unit/a
    SLICE_X30Y7          LUT1 (Prop_lut1_I0_O)        0.124   101.286 f  delay/inv_delay_line/genblk1[67].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282   101.568    delay/inv_delay_line/genblk1[67].inv_pair_unit/trans
    SLICE_X30Y7          LUT1 (Prop_lut1_I0_O)        0.124   101.692 r  delay/inv_delay_line/genblk1[67].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           1.006   102.699    delay/inv_delay_line/genblk1[68].inv_pair_unit/a
    SLICE_X31Y6          LUT1 (Prop_lut1_I0_O)        0.124   102.823 f  delay/inv_delay_line/genblk1[68].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   103.255    delay/inv_delay_line/genblk1[68].inv_pair_unit/trans
    SLICE_X31Y6          LUT1 (Prop_lut1_I0_O)        0.124   103.379 r  delay/inv_delay_line/genblk1[68].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682   104.061    delay/inv_delay_line/genblk1[69].inv_pair_unit/a
    SLICE_X31Y6          LUT1 (Prop_lut1_I0_O)        0.124   104.185 f  delay/inv_delay_line/genblk1[69].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   104.448    delay/inv_delay_line/genblk1[69].inv_pair_unit/trans
    SLICE_X31Y6          LUT1 (Prop_lut1_I0_O)        0.124   104.572 r  delay/inv_delay_line/genblk1[69].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.856   105.428    delay/inv_delay_line/genblk1[70].inv_pair_unit/a
    SLICE_X31Y6          LUT1 (Prop_lut1_I0_O)        0.152   105.580 f  delay/inv_delay_line/genblk1[70].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.669   106.249    delay/inv_delay_line/genblk1[70].inv_pair_unit/trans
    SLICE_X31Y6          LUT1 (Prop_lut1_I0_O)        0.360   106.609 r  delay/inv_delay_line/genblk1[70].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.451   107.059    delay/inv_delay_line/genblk1[71].inv_pair_unit/a
    SLICE_X31Y6          LUT1 (Prop_lut1_I0_O)        0.351   107.410 f  delay/inv_delay_line/genblk1[71].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.644   108.054    delay/inv_delay_line/genblk1[71].inv_pair_unit/trans
    SLICE_X31Y6          LUT1 (Prop_lut1_I0_O)        0.361   108.415 r  delay/inv_delay_line/genblk1[71].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.658   109.073    delay/inv_delay_line/genblk1[72].inv_pair_unit/a
    SLICE_X31Y5          LUT1 (Prop_lut1_I0_O)        0.327   109.400 f  delay/inv_delay_line/genblk1[72].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   109.833    delay/inv_delay_line/genblk1[72].inv_pair_unit/trans
    SLICE_X31Y5          LUT1 (Prop_lut1_I0_O)        0.124   109.957 r  delay/inv_delay_line/genblk1[72].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682   110.639    delay/inv_delay_line/genblk1[73].inv_pair_unit/a
    SLICE_X31Y5          LUT1 (Prop_lut1_I0_O)        0.124   110.763 f  delay/inv_delay_line/genblk1[73].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   111.026    delay/inv_delay_line/genblk1[73].inv_pair_unit/trans
    SLICE_X31Y5          LUT1 (Prop_lut1_I0_O)        0.124   111.150 r  delay/inv_delay_line/genblk1[73].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.740   111.889    delay/inv_delay_line/genblk1[74].inv_pair_unit/a
    SLICE_X30Y5          LUT1 (Prop_lut1_I0_O)        0.124   112.013 f  delay/inv_delay_line/genblk1[74].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452   112.465    delay/inv_delay_line/genblk1[74].inv_pair_unit/trans
    SLICE_X30Y5          LUT1 (Prop_lut1_I0_O)        0.124   112.589 r  delay/inv_delay_line/genblk1[74].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.702   113.291    delay/inv_delay_line/genblk1[75].inv_pair_unit/a
    SLICE_X30Y5          LUT1 (Prop_lut1_I0_O)        0.124   113.415 f  delay/inv_delay_line/genblk1[75].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282   113.697    delay/inv_delay_line/genblk1[75].inv_pair_unit/trans
    SLICE_X30Y5          LUT1 (Prop_lut1_I0_O)        0.124   113.821 r  delay/inv_delay_line/genblk1[75].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           1.087   114.908    delay/inv_delay_line/genblk1[76].inv_pair_unit/a
    SLICE_X31Y9          LUT1 (Prop_lut1_I0_O)        0.124   115.032 f  delay/inv_delay_line/genblk1[76].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   115.465    delay/inv_delay_line/genblk1[76].inv_pair_unit/trans
    SLICE_X31Y9          LUT1 (Prop_lut1_I0_O)        0.124   115.589 r  delay/inv_delay_line/genblk1[76].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682   116.271    delay/inv_delay_line/genblk1[77].inv_pair_unit/a
    SLICE_X31Y9          LUT1 (Prop_lut1_I0_O)        0.124   116.395 f  delay/inv_delay_line/genblk1[77].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   116.657    delay/inv_delay_line/genblk1[77].inv_pair_unit/trans
    SLICE_X31Y9          LUT1 (Prop_lut1_I0_O)        0.124   116.781 r  delay/inv_delay_line/genblk1[77].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.743   117.524    delay/inv_delay_line/genblk1[78].inv_pair_unit/a
    SLICE_X30Y9          LUT1 (Prop_lut1_I0_O)        0.124   117.648 f  delay/inv_delay_line/genblk1[78].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452   118.100    delay/inv_delay_line/genblk1[78].inv_pair_unit/trans
    SLICE_X30Y9          LUT1 (Prop_lut1_I0_O)        0.124   118.224 r  delay/inv_delay_line/genblk1[78].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.702   118.926    delay/inv_delay_line/genblk1[79].inv_pair_unit/a
    SLICE_X30Y9          LUT1 (Prop_lut1_I0_O)        0.124   119.050 f  delay/inv_delay_line/genblk1[79].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282   119.332    delay/inv_delay_line/genblk1[79].inv_pair_unit/trans
    SLICE_X30Y9          LUT1 (Prop_lut1_I0_O)        0.124   119.456 r  delay/inv_delay_line/genblk1[79].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.998   120.454    delay/inv_delay_line/genblk1[80].inv_pair_unit/a
    SLICE_X28Y8          LUT1 (Prop_lut1_I0_O)        0.124   120.578 f  delay/inv_delay_line/genblk1[80].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452   121.030    delay/inv_delay_line/genblk1[80].inv_pair_unit/trans
    SLICE_X28Y8          LUT1 (Prop_lut1_I0_O)        0.124   121.154 r  delay/inv_delay_line/genblk1[80].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.702   121.855    delay/inv_delay_line/genblk1[81].inv_pair_unit/a
    SLICE_X28Y8          LUT1 (Prop_lut1_I0_O)        0.124   121.979 f  delay/inv_delay_line/genblk1[81].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282   122.262    delay/inv_delay_line/genblk1[81].inv_pair_unit/trans
    SLICE_X28Y8          LUT1 (Prop_lut1_I0_O)        0.124   122.386 r  delay/inv_delay_line/genblk1[81].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.800   123.185    delay/inv_delay_line/genblk1[82].inv_pair_unit/a
    SLICE_X27Y8          LUT1 (Prop_lut1_I0_O)        0.124   123.309 f  delay/inv_delay_line/genblk1[82].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   123.742    delay/inv_delay_line/genblk1[82].inv_pair_unit/trans
    SLICE_X27Y8          LUT1 (Prop_lut1_I0_O)        0.124   123.866 r  delay/inv_delay_line/genblk1[82].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682   124.548    delay/inv_delay_line/genblk1[83].inv_pair_unit/a
    SLICE_X27Y8          LUT1 (Prop_lut1_I0_O)        0.124   124.672 f  delay/inv_delay_line/genblk1[83].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   124.935    delay/inv_delay_line/genblk1[83].inv_pair_unit/trans
    SLICE_X27Y8          LUT1 (Prop_lut1_I0_O)        0.124   125.059 r  delay/inv_delay_line/genblk1[83].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.740   125.798    delay/inv_delay_line/genblk1[84].inv_pair_unit/a
    SLICE_X26Y8          LUT1 (Prop_lut1_I0_O)        0.124   125.922 f  delay/inv_delay_line/genblk1[84].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452   126.374    delay/inv_delay_line/genblk1[84].inv_pair_unit/trans
    SLICE_X26Y8          LUT1 (Prop_lut1_I0_O)        0.124   126.498 r  delay/inv_delay_line/genblk1[84].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.702   127.200    delay/inv_delay_line/genblk1[85].inv_pair_unit/a
    SLICE_X26Y8          LUT1 (Prop_lut1_I0_O)        0.124   127.324 f  delay/inv_delay_line/genblk1[85].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282   127.606    delay/inv_delay_line/genblk1[85].inv_pair_unit/trans
    SLICE_X26Y8          LUT1 (Prop_lut1_I0_O)        0.124   127.730 r  delay/inv_delay_line/genblk1[85].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.417   128.147    delay/inv_delay_line/genblk1[86].inv_pair_unit/a
    SLICE_X27Y9          LUT1 (Prop_lut1_I0_O)        0.124   128.271 f  delay/inv_delay_line/genblk1[86].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   128.704    delay/inv_delay_line/genblk1[86].inv_pair_unit/trans
    SLICE_X27Y9          LUT1 (Prop_lut1_I0_O)        0.124   128.828 r  delay/inv_delay_line/genblk1[86].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682   129.510    delay/inv_delay_line/genblk1[87].inv_pair_unit/a
    SLICE_X27Y9          LUT1 (Prop_lut1_I0_O)        0.124   129.634 f  delay/inv_delay_line/genblk1[87].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   129.897    delay/inv_delay_line/genblk1[87].inv_pair_unit/trans
    SLICE_X27Y9          LUT1 (Prop_lut1_I0_O)        0.124   130.021 r  delay/inv_delay_line/genblk1[87].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.856   130.877    delay/inv_delay_line/genblk1[88].inv_pair_unit/a
    SLICE_X27Y9          LUT1 (Prop_lut1_I0_O)        0.152   131.029 f  delay/inv_delay_line/genblk1[88].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.669   131.697    delay/inv_delay_line/genblk1[88].inv_pair_unit/trans
    SLICE_X27Y9          LUT1 (Prop_lut1_I0_O)        0.360   132.057 r  delay/inv_delay_line/genblk1[88].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.452   132.509    delay/inv_delay_line/genblk1[89].inv_pair_unit/a
    SLICE_X27Y9          LUT1 (Prop_lut1_I0_O)        0.351   132.860 f  delay/inv_delay_line/genblk1[89].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.644   133.504    delay/inv_delay_line/genblk1[89].inv_pair_unit/trans
    SLICE_X27Y9          LUT1 (Prop_lut1_I0_O)        0.361   133.865 r  delay/inv_delay_line/genblk1[89].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.826   134.691    delay/inv_delay_line/genblk1[90].inv_pair_unit/a
    SLICE_X25Y9          LUT1 (Prop_lut1_I0_O)        0.327   135.018 f  delay/inv_delay_line/genblk1[90].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   135.450    delay/inv_delay_line/genblk1[90].inv_pair_unit/trans
    SLICE_X25Y9          LUT1 (Prop_lut1_I0_O)        0.124   135.574 r  delay/inv_delay_line/genblk1[90].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682   136.256    delay/inv_delay_line/genblk1[91].inv_pair_unit/a
    SLICE_X25Y9          LUT1 (Prop_lut1_I0_O)        0.124   136.380 f  delay/inv_delay_line/genblk1[91].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   136.643    delay/inv_delay_line/genblk1[91].inv_pair_unit/trans
    SLICE_X25Y9          LUT1 (Prop_lut1_I0_O)        0.124   136.767 r  delay/inv_delay_line/genblk1[91].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.719   137.486    delay/inv_delay_line/genblk1[92].inv_pair_unit/a
    SLICE_X24Y9          LUT1 (Prop_lut1_I0_O)        0.124   137.609 f  delay/inv_delay_line/genblk1[92].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.444   138.053    delay/inv_delay_line/genblk1[92].inv_pair_unit/trans
    SLICE_X24Y9          LUT1 (Prop_lut1_I0_O)        0.124   138.177 r  delay/inv_delay_line/genblk1[92].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682   138.859    delay/inv_delay_line/genblk1[93].inv_pair_unit/a
    SLICE_X24Y9          LUT1 (Prop_lut1_I0_O)        0.124   138.983 f  delay/inv_delay_line/genblk1[93].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.280   139.263    delay/inv_delay_line/genblk1[93].inv_pair_unit/trans
    SLICE_X24Y9          LUT1 (Prop_lut1_I0_O)        0.124   139.387 r  delay/inv_delay_line/genblk1[93].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.973   140.360    delay/inv_delay_line/genblk1[94].inv_pair_unit/a
    SLICE_X29Y10         LUT1 (Prop_lut1_I0_O)        0.124   140.484 f  delay/inv_delay_line/genblk1[94].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   140.747    delay/inv_delay_line/genblk1[94].inv_pair_unit/trans
    SLICE_X29Y10         LUT1 (Prop_lut1_I0_O)        0.124   140.871 r  delay/inv_delay_line/genblk1[94].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.857   141.728    delay/inv_delay_line/genblk1[95].inv_pair_unit/a
    SLICE_X29Y10         LUT1 (Prop_lut1_I0_O)        0.152   141.880 f  delay/inv_delay_line/genblk1[95].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.669   142.548    delay/inv_delay_line/genblk1[95].inv_pair_unit/trans
    SLICE_X29Y10         LUT1 (Prop_lut1_I0_O)        0.360   142.908 r  delay/inv_delay_line/genblk1[95].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.452   143.360    delay/inv_delay_line/genblk1[96].inv_pair_unit/a
    SLICE_X29Y10         LUT1 (Prop_lut1_I0_O)        0.351   143.711 f  delay/inv_delay_line/genblk1[96].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.848   144.560    delay/inv_delay_line/genblk1[96].inv_pair_unit/trans
    SLICE_X29Y10         LUT1 (Prop_lut1_I0_O)        0.362   144.922 r  delay/inv_delay_line/genblk1[96].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           1.043   145.964    delay/inv_delay_line/genblk1[97].inv_pair_unit/a
    SLICE_X31Y13         LUT1 (Prop_lut1_I0_O)        0.327   146.291 f  delay/inv_delay_line/genblk1[97].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   146.554    delay/inv_delay_line/genblk1[97].inv_pair_unit/trans
    SLICE_X31Y13         LUT1 (Prop_lut1_I0_O)        0.124   146.678 r  delay/inv_delay_line/genblk1[97].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.743   147.421    delay/inv_delay_line/genblk1[98].inv_pair_unit/a
    SLICE_X30Y13         LUT1 (Prop_lut1_I0_O)        0.124   147.545 f  delay/inv_delay_line/genblk1[98].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452   147.997    delay/inv_delay_line/genblk1[98].inv_pair_unit/trans
    SLICE_X30Y13         LUT1 (Prop_lut1_I0_O)        0.124   148.121 r  delay/inv_delay_line/genblk1[98].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.702   148.823    delay/inv_delay_line/genblk1[99].inv_pair_unit/a
    SLICE_X30Y13         LUT1 (Prop_lut1_I0_O)        0.124   148.947 f  delay/inv_delay_line/genblk1[99].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282   149.229    delay/inv_delay_line/genblk1[99].inv_pair_unit/trans
    SLICE_X30Y13         LUT1 (Prop_lut1_I0_O)        0.124   149.353 r  delay/inv_delay_line/genblk1[99].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.722   150.075    delay/inv_delay_line/genblk1[100].inv_pair_unit/a
    SLICE_X31Y13         LUT1 (Prop_lut1_I0_O)        0.124   150.199 f  delay/inv_delay_line/genblk1[100].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   150.632    delay/inv_delay_line/genblk1[100].inv_pair_unit/trans
    SLICE_X31Y13         LUT1 (Prop_lut1_I0_O)        0.124   150.756 r  delay/inv_delay_line/genblk1[100].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.648   151.404    delay/inv_delay_line/genblk1[101].inv_pair_unit/a
    SLICE_X31Y12         LUT1 (Prop_lut1_I0_O)        0.124   151.528 f  delay/inv_delay_line/genblk1[101].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   151.961    delay/inv_delay_line/genblk1[101].inv_pair_unit/trans
    SLICE_X31Y12         LUT1 (Prop_lut1_I0_O)        0.124   152.085 r  delay/inv_delay_line/genblk1[101].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.530   152.614    delay/inv_delay_line/genblk1[102].inv_pair_unit/a
    SLICE_X30Y12         LUT1 (Prop_lut1_I0_O)        0.124   152.738 f  delay/inv_delay_line/genblk1[102].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452   153.190    delay/inv_delay_line/genblk1[102].inv_pair_unit/trans
    SLICE_X30Y12         LUT1 (Prop_lut1_I0_O)        0.124   153.314 r  delay/inv_delay_line/genblk1[102].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.668   153.982    delay/inv_delay_line/genblk1[103].inv_pair_unit/a
    SLICE_X33Y13         LUT1 (Prop_lut1_I0_O)        0.124   154.106 f  delay/inv_delay_line/genblk1[103].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   154.539    delay/inv_delay_line/genblk1[103].inv_pair_unit/trans
    SLICE_X33Y13         LUT1 (Prop_lut1_I0_O)        0.124   154.663 r  delay/inv_delay_line/genblk1[103].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682   155.345    delay/inv_delay_line/genblk1[104].inv_pair_unit/a
    SLICE_X33Y13         LUT1 (Prop_lut1_I0_O)        0.124   155.469 f  delay/inv_delay_line/genblk1[104].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   155.732    delay/inv_delay_line/genblk1[104].inv_pair_unit/trans
    SLICE_X33Y13         LUT1 (Prop_lut1_I0_O)        0.124   155.856 r  delay/inv_delay_line/genblk1[104].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           1.127   156.983    delay/inv_delay_line/genblk1[105].inv_pair_unit/a
    SLICE_X33Y13         LUT1 (Prop_lut1_I0_O)        0.152   157.135 f  delay/inv_delay_line/genblk1[105].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.669   157.804    delay/inv_delay_line/genblk1[105].inv_pair_unit/trans
    SLICE_X33Y13         LUT1 (Prop_lut1_I0_O)        0.360   158.164 r  delay/inv_delay_line/genblk1[105].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.452   158.616    delay/inv_delay_line/genblk1[106].inv_pair_unit/a
    SLICE_X33Y13         LUT1 (Prop_lut1_I0_O)        0.351   158.967 f  delay/inv_delay_line/genblk1[106].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.644   159.610    delay/inv_delay_line/genblk1[106].inv_pair_unit/trans
    SLICE_X33Y13         LUT1 (Prop_lut1_I0_O)        0.361   159.971 r  delay/inv_delay_line/genblk1[106].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.874   160.845    delay/inv_delay_line/genblk1[107].inv_pair_unit/a
    SLICE_X32Y12         LUT1 (Prop_lut1_I0_O)        0.327   161.172 f  delay/inv_delay_line/genblk1[107].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452   161.624    delay/inv_delay_line/genblk1[107].inv_pair_unit/trans
    SLICE_X32Y12         LUT1 (Prop_lut1_I0_O)        0.124   161.748 r  delay/inv_delay_line/genblk1[107].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.702   162.450    delay/inv_delay_line/genblk1[108].inv_pair_unit/a
    SLICE_X32Y12         LUT1 (Prop_lut1_I0_O)        0.124   162.574 f  delay/inv_delay_line/genblk1[108].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.844   163.418    delay/inv_delay_line/genblk1[108].inv_pair_unit/trans
    SLICE_X32Y12         LUT1 (Prop_lut1_I0_O)        0.124   163.542 r  delay/inv_delay_line/genblk1[108].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.854   164.396    delay/inv_delay_line/genblk1[109].inv_pair_unit/a
    SLICE_X32Y12         LUT1 (Prop_lut1_I0_O)        0.152   164.548 f  delay/inv_delay_line/genblk1[109].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.684   165.232    delay/inv_delay_line/genblk1[109].inv_pair_unit/trans
    SLICE_X32Y12         LUT1 (Prop_lut1_I0_O)        0.374   165.606 r  delay/inv_delay_line/genblk1[109].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.485   166.091    delay/inv_delay_line/genblk1[110].inv_pair_unit/a
    SLICE_X32Y12         LUT1 (Prop_lut1_I0_O)        0.353   166.444 f  delay/inv_delay_line/genblk1[110].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.426   166.870    delay/inv_delay_line/genblk1[110].inv_pair_unit/trans
    SLICE_X32Y12         LUT1 (Prop_lut1_I0_O)        0.348   167.218 r  delay/inv_delay_line/genblk1[110].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.979   168.196    delay/inv_delay_line/genblk1[111].inv_pair_unit/a
    SLICE_X30Y12         LUT1 (Prop_lut1_I0_O)        0.331   168.527 f  delay/inv_delay_line/genblk1[111].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282   168.809    delay/inv_delay_line/genblk1[111].inv_pair_unit/trans
    SLICE_X30Y12         LUT1 (Prop_lut1_I0_O)        0.124   168.933 r  delay/inv_delay_line/genblk1[111].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.834   169.767    delay/inv_delay_line/genblk1[112].inv_pair_unit/a
    SLICE_X32Y14         LUT1 (Prop_lut1_I0_O)        0.124   169.891 f  delay/inv_delay_line/genblk1[112].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452   170.343    delay/inv_delay_line/genblk1[112].inv_pair_unit/trans
    SLICE_X32Y14         LUT1 (Prop_lut1_I0_O)        0.124   170.467 r  delay/inv_delay_line/genblk1[112].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.702   171.169    delay/inv_delay_line/genblk1[113].inv_pair_unit/a
    SLICE_X32Y14         LUT1 (Prop_lut1_I0_O)        0.124   171.293 f  delay/inv_delay_line/genblk1[113].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282   171.575    delay/inv_delay_line/genblk1[113].inv_pair_unit/trans
    SLICE_X32Y14         LUT1 (Prop_lut1_I0_O)        0.124   171.699 r  delay/inv_delay_line/genblk1[113].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.718   172.417    delay/inv_delay_line/genblk1[114].inv_pair_unit/a
    SLICE_X33Y14         LUT1 (Prop_lut1_I0_O)        0.124   172.541 f  delay/inv_delay_line/genblk1[114].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   172.974    delay/inv_delay_line/genblk1[114].inv_pair_unit/trans
    SLICE_X33Y14         LUT1 (Prop_lut1_I0_O)        0.124   173.098 r  delay/inv_delay_line/genblk1[114].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682   173.779    delay/inv_delay_line/genblk1[115].inv_pair_unit/a
    SLICE_X33Y14         LUT1 (Prop_lut1_I0_O)        0.124   173.903 f  delay/inv_delay_line/genblk1[115].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   174.166    delay/inv_delay_line/genblk1[115].inv_pair_unit/trans
    SLICE_X33Y14         LUT1 (Prop_lut1_I0_O)        0.124   174.290 r  delay/inv_delay_line/genblk1[115].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.832   175.122    delay/inv_delay_line/genblk1[116].inv_pair_unit/a
    SLICE_X31Y15         LUT1 (Prop_lut1_I0_O)        0.124   175.246 f  delay/inv_delay_line/genblk1[116].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   175.679    delay/inv_delay_line/genblk1[116].inv_pair_unit/trans
    SLICE_X31Y15         LUT1 (Prop_lut1_I0_O)        0.124   175.803 r  delay/inv_delay_line/genblk1[116].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682   176.484    delay/inv_delay_line/genblk1[117].inv_pair_unit/a
    SLICE_X31Y15         LUT1 (Prop_lut1_I0_O)        0.124   176.608 f  delay/inv_delay_line/genblk1[117].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   176.871    delay/inv_delay_line/genblk1[117].inv_pair_unit/trans
    SLICE_X31Y15         LUT1 (Prop_lut1_I0_O)        0.124   176.995 r  delay/inv_delay_line/genblk1[117].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.466   177.461    delay/inv_delay_line/genblk1[118].inv_pair_unit/a
    SLICE_X31Y15         LUT1 (Prop_lut1_I0_O)        0.119   177.580 f  delay/inv_delay_line/genblk1[118].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.669   178.249    delay/inv_delay_line/genblk1[118].inv_pair_unit/trans
    SLICE_X31Y15         LUT1 (Prop_lut1_I0_O)        0.360   178.609 r  delay/inv_delay_line/genblk1[118].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.451   179.060    delay/inv_delay_line/genblk1[119].inv_pair_unit/a
    SLICE_X31Y15         LUT1 (Prop_lut1_I0_O)        0.351   179.411 f  delay/inv_delay_line/genblk1[119].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.644   180.054    delay/inv_delay_line/genblk1[119].inv_pair_unit/trans
    SLICE_X31Y15         LUT1 (Prop_lut1_I0_O)        0.361   180.415 r  delay/inv_delay_line/genblk1[119].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.659   181.075    delay/inv_delay_line/genblk1[120].inv_pair_unit/a
    SLICE_X31Y16         LUT1 (Prop_lut1_I0_O)        0.327   181.402 f  delay/inv_delay_line/genblk1[120].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   181.834    delay/inv_delay_line/genblk1[120].inv_pair_unit/trans
    SLICE_X31Y16         LUT1 (Prop_lut1_I0_O)        0.124   181.958 r  delay/inv_delay_line/genblk1[120].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.530   182.488    delay/inv_delay_line/genblk1[121].inv_pair_unit/a
    SLICE_X30Y16         LUT1 (Prop_lut1_I0_O)        0.124   182.612 f  delay/inv_delay_line/genblk1[121].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452   183.064    delay/inv_delay_line/genblk1[121].inv_pair_unit/trans
    SLICE_X30Y16         LUT1 (Prop_lut1_I0_O)        0.124   183.188 r  delay/inv_delay_line/genblk1[121].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.702   183.890    delay/inv_delay_line/genblk1[122].inv_pair_unit/a
    SLICE_X30Y16         LUT1 (Prop_lut1_I0_O)        0.124   184.014 f  delay/inv_delay_line/genblk1[122].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282   184.296    delay/inv_delay_line/genblk1[122].inv_pair_unit/trans
    SLICE_X30Y16         LUT1 (Prop_lut1_I0_O)        0.124   184.420 r  delay/inv_delay_line/genblk1[122].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.854   185.274    delay/inv_delay_line/genblk1[123].inv_pair_unit/a
    SLICE_X30Y16         LUT1 (Prop_lut1_I0_O)        0.152   185.426 f  delay/inv_delay_line/genblk1[123].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.684   186.110    delay/inv_delay_line/genblk1[123].inv_pair_unit/trans
    SLICE_X30Y16         LUT1 (Prop_lut1_I0_O)        0.374   186.484 r  delay/inv_delay_line/genblk1[123].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.485   186.969    delay/inv_delay_line/genblk1[124].inv_pair_unit/a
    SLICE_X30Y16         LUT1 (Prop_lut1_I0_O)        0.353   187.322 f  delay/inv_delay_line/genblk1[124].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.848   188.169    delay/inv_delay_line/genblk1[124].inv_pair_unit/trans
    SLICE_X30Y16         LUT1 (Prop_lut1_I0_O)        0.384   188.553 r  delay/inv_delay_line/genblk1[124].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.422   188.976    delay/inv_delay_line/genblk1[125].inv_pair_unit/a
    SLICE_X31Y16         LUT1 (Prop_lut1_I0_O)        0.331   189.307 f  delay/inv_delay_line/genblk1[125].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   189.570    delay/inv_delay_line/genblk1[125].inv_pair_unit/trans
    SLICE_X31Y16         LUT1 (Prop_lut1_I0_O)        0.124   189.694 r  delay/inv_delay_line/genblk1[125].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.857   190.550    delay/inv_delay_line/genblk1[126].inv_pair_unit/a
    SLICE_X31Y16         LUT1 (Prop_lut1_I0_O)        0.152   190.702 f  delay/inv_delay_line/genblk1[126].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.669   191.371    delay/inv_delay_line/genblk1[126].inv_pair_unit/trans
    SLICE_X31Y16         LUT1 (Prop_lut1_I0_O)        0.360   191.731 r  delay/inv_delay_line/genblk1[126].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.452   192.183    delay/inv_delay_line/genblk1[127].inv_pair_unit/a
    SLICE_X31Y16         LUT1 (Prop_lut1_I0_O)        0.351   192.534 f  delay/inv_delay_line/genblk1[127].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.848   193.383    delay/inv_delay_line/genblk1[127].inv_pair_unit/trans
    SLICE_X31Y16         LUT1 (Prop_lut1_I0_O)        0.362   193.745 r  delay/inv_delay_line/genblk1[127].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.720   194.465    delay/inv_delay_line/genblk1[128].inv_pair_unit/a
    SLICE_X33Y19         LUT1 (Prop_lut1_I0_O)        0.327   194.792 f  delay/inv_delay_line/genblk1[128].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.845   195.636    delay/inv_delay_line/genblk1[128].inv_pair_unit/trans
    SLICE_X33Y19         LUT1 (Prop_lut1_I0_O)        0.124   195.760 r  delay/inv_delay_line/genblk1[128].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.445   196.205    delay/inv_delay_line/genblk1[129].inv_pair_unit/a
    SLICE_X33Y19         LUT1 (Prop_lut1_I0_O)        0.150   196.355 f  delay/inv_delay_line/genblk1[129].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.436   196.792    delay/inv_delay_line/genblk1[129].inv_pair_unit/trans
    SLICE_X33Y19         LUT1 (Prop_lut1_I0_O)        0.326   197.118 r  delay/inv_delay_line/genblk1[129].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.883   198.000    delay/inv_delay_line/genblk1[130].inv_pair_unit/a
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.124   198.124 f  delay/inv_delay_line/genblk1[130].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452   198.576    delay/inv_delay_line/genblk1[130].inv_pair_unit/trans
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.124   198.700 r  delay/inv_delay_line/genblk1[130].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.702   199.402    delay/inv_delay_line/genblk1[131].inv_pair_unit/a
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.124   199.526 f  delay/inv_delay_line/genblk1[131].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282   199.808    delay/inv_delay_line/genblk1[131].inv_pair_unit/trans
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.124   199.932 r  delay/inv_delay_line/genblk1[131].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.487   200.419    delay/inv_delay_line/genblk1[132].inv_pair_unit/a
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.117   200.536 f  delay/inv_delay_line/genblk1[132].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.684   201.220    delay/inv_delay_line/genblk1[132].inv_pair_unit/trans
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.374   201.594 r  delay/inv_delay_line/genblk1[132].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.485   202.079    delay/inv_delay_line/genblk1[133].inv_pair_unit/a
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.353   202.432 f  delay/inv_delay_line/genblk1[133].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.848   203.280    delay/inv_delay_line/genblk1[133].inv_pair_unit/trans
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.384   203.664 r  delay/inv_delay_line/genblk1[133].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.864   204.528    delay/inv_delay_line/genblk1[134].inv_pair_unit/a
    SLICE_X33Y19         LUT1 (Prop_lut1_I0_O)        0.361   204.889 f  delay/inv_delay_line/genblk1[134].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.268   205.157    delay/inv_delay_line/genblk1[134].inv_pair_unit/trans
    SLICE_X33Y19         LUT1 (Prop_lut1_I0_O)        0.322   205.479 r  delay/inv_delay_line/genblk1[134].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.872   206.351    delay/inv_delay_line/genblk1[135].inv_pair_unit/a
    SLICE_X35Y20         LUT1 (Prop_lut1_I0_O)        0.332   206.683 f  delay/inv_delay_line/genblk1[135].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   207.116    delay/inv_delay_line/genblk1[135].inv_pair_unit/trans
    SLICE_X35Y20         LUT1 (Prop_lut1_I0_O)        0.124   207.240 r  delay/inv_delay_line/genblk1[135].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682   207.921    delay/inv_delay_line/genblk1[136].inv_pair_unit/a
    SLICE_X35Y20         LUT1 (Prop_lut1_I0_O)        0.124   208.045 f  delay/inv_delay_line/genblk1[136].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   208.308    delay/inv_delay_line/genblk1[136].inv_pair_unit/trans
    SLICE_X35Y20         LUT1 (Prop_lut1_I0_O)        0.124   208.432 r  delay/inv_delay_line/genblk1[136].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.719   209.151    delay/inv_delay_line/genblk1[137].inv_pair_unit/a
    SLICE_X34Y20         LUT1 (Prop_lut1_I0_O)        0.124   209.275 f  delay/inv_delay_line/genblk1[137].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.444   209.719    delay/inv_delay_line/genblk1[137].inv_pair_unit/trans
    SLICE_X34Y20         LUT1 (Prop_lut1_I0_O)        0.124   209.843 r  delay/inv_delay_line/genblk1[137].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682   210.524    delay/inv_delay_line/genblk1[138].inv_pair_unit/a
    SLICE_X34Y20         LUT1 (Prop_lut1_I0_O)        0.124   210.648 f  delay/inv_delay_line/genblk1[138].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.280   210.928    delay/inv_delay_line/genblk1[138].inv_pair_unit/trans
    SLICE_X34Y20         LUT1 (Prop_lut1_I0_O)        0.124   211.052 r  delay/inv_delay_line/genblk1[138].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.827   211.879    delay/inv_delay_line/genblk1[139].inv_pair_unit/a
    SLICE_X34Y19         LUT1 (Prop_lut1_I0_O)        0.124   212.003 f  delay/inv_delay_line/genblk1[139].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.444   212.447    delay/inv_delay_line/genblk1[139].inv_pair_unit/trans
    SLICE_X34Y19         LUT1 (Prop_lut1_I0_O)        0.124   212.571 r  delay/inv_delay_line/genblk1[139].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682   213.253    delay/inv_delay_line/genblk1[140].inv_pair_unit/a
    SLICE_X34Y19         LUT1 (Prop_lut1_I0_O)        0.124   213.377 f  delay/inv_delay_line/genblk1[140].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.853   214.229    delay/inv_delay_line/genblk1[140].inv_pair_unit/trans
    SLICE_X34Y19         LUT1 (Prop_lut1_I0_O)        0.124   214.353 r  delay/inv_delay_line/genblk1[140].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.439   214.792    delay/inv_delay_line/genblk1[141].inv_pair_unit/a
    SLICE_X34Y19         LUT1 (Prop_lut1_I0_O)        0.119   214.911 f  delay/inv_delay_line/genblk1[141].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.682   215.594    delay/inv_delay_line/genblk1[141].inv_pair_unit/trans
    SLICE_X34Y19         LUT1 (Prop_lut1_I0_O)        0.360   215.954 r  delay/inv_delay_line/genblk1[141].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.451   216.404    delay/inv_delay_line/genblk1[142].inv_pair_unit/a
    SLICE_X34Y19         LUT1 (Prop_lut1_I0_O)        0.351   216.755 f  delay/inv_delay_line/genblk1[142].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.426   217.181    delay/inv_delay_line/genblk1[142].inv_pair_unit/trans
    SLICE_X34Y19         LUT1 (Prop_lut1_I0_O)        0.328   217.509 r  delay/inv_delay_line/genblk1[142].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.658   218.167    delay/inv_delay_line/genblk1[143].inv_pair_unit/a
    SLICE_X35Y18         LUT1 (Prop_lut1_I0_O)        0.327   218.494 f  delay/inv_delay_line/genblk1[143].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   218.927    delay/inv_delay_line/genblk1[143].inv_pair_unit/trans
    SLICE_X35Y18         LUT1 (Prop_lut1_I0_O)        0.124   219.051 r  delay/inv_delay_line/genblk1[143].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682   219.733    delay/inv_delay_line/genblk1[144].inv_pair_unit/a
    SLICE_X35Y18         LUT1 (Prop_lut1_I0_O)        0.124   219.857 f  delay/inv_delay_line/genblk1[144].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   220.120    delay/inv_delay_line/genblk1[144].inv_pair_unit/trans
    SLICE_X35Y18         LUT1 (Prop_lut1_I0_O)        0.124   220.244 r  delay/inv_delay_line/genblk1[144].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.719   220.962    delay/inv_delay_line/genblk1[145].inv_pair_unit/a
    SLICE_X34Y18         LUT1 (Prop_lut1_I0_O)        0.124   221.086 f  delay/inv_delay_line/genblk1[145].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.444   221.530    delay/inv_delay_line/genblk1[145].inv_pair_unit/trans
    SLICE_X34Y18         LUT1 (Prop_lut1_I0_O)        0.124   221.654 r  delay/inv_delay_line/genblk1[145].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682   222.336    delay/inv_delay_line/genblk1[146].inv_pair_unit/a
    SLICE_X34Y18         LUT1 (Prop_lut1_I0_O)        0.124   222.460 f  delay/inv_delay_line/genblk1[146].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.280   222.739    delay/inv_delay_line/genblk1[146].inv_pair_unit/trans
    SLICE_X34Y18         LUT1 (Prop_lut1_I0_O)        0.124   222.863 r  delay/inv_delay_line/genblk1[146].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.798   223.662    delay/inv_delay_line/genblk1[147].inv_pair_unit/a
    SLICE_X37Y18         LUT1 (Prop_lut1_I0_O)        0.124   223.786 f  delay/inv_delay_line/genblk1[147].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   224.218    delay/inv_delay_line/genblk1[147].inv_pair_unit/trans
    SLICE_X37Y18         LUT1 (Prop_lut1_I0_O)        0.124   224.342 r  delay/inv_delay_line/genblk1[147].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682   225.024    delay/inv_delay_line/genblk1[148].inv_pair_unit/a
    SLICE_X37Y18         LUT1 (Prop_lut1_I0_O)        0.124   225.148 f  delay/inv_delay_line/genblk1[148].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   225.411    delay/inv_delay_line/genblk1[148].inv_pair_unit/trans
    SLICE_X37Y18         LUT1 (Prop_lut1_I0_O)        0.124   225.535 r  delay/inv_delay_line/genblk1[148].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.466   226.001    delay/inv_delay_line/genblk1[149].inv_pair_unit/a
    SLICE_X37Y18         LUT1 (Prop_lut1_I0_O)        0.119   226.120 f  delay/inv_delay_line/genblk1[149].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.669   226.789    delay/inv_delay_line/genblk1[149].inv_pair_unit/trans
    SLICE_X37Y18         LUT1 (Prop_lut1_I0_O)        0.360   227.149 r  delay/inv_delay_line/genblk1[149].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.451   227.599    delay/inv_delay_line/genblk1[150].inv_pair_unit/a
    SLICE_X37Y18         LUT1 (Prop_lut1_I0_O)        0.351   227.950 f  delay/inv_delay_line/genblk1[150].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.644   228.594    delay/inv_delay_line/genblk1[150].inv_pair_unit/trans
    SLICE_X37Y18         LUT1 (Prop_lut1_I0_O)        0.361   228.955 r  delay/inv_delay_line/genblk1[150].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.652   229.607    delay/inv_delay_line/genblk1[151].inv_pair_unit/a
    SLICE_X37Y19         LUT1 (Prop_lut1_I0_O)        0.327   229.934 f  delay/inv_delay_line/genblk1[151].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   230.367    delay/inv_delay_line/genblk1[151].inv_pair_unit/trans
    SLICE_X37Y19         LUT1 (Prop_lut1_I0_O)        0.124   230.491 r  delay/inv_delay_line/genblk1[151].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682   231.173    delay/inv_delay_line/genblk1[152].inv_pair_unit/a
    SLICE_X37Y19         LUT1 (Prop_lut1_I0_O)        0.124   231.297 f  delay/inv_delay_line/genblk1[152].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   231.560    delay/inv_delay_line/genblk1[152].inv_pair_unit/trans
    SLICE_X37Y19         LUT1 (Prop_lut1_I0_O)        0.124   231.684 r  delay/inv_delay_line/genblk1[152].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.743   232.427    delay/inv_delay_line/genblk1[153].inv_pair_unit/a
    SLICE_X36Y19         LUT1 (Prop_lut1_I0_O)        0.124   232.551 f  delay/inv_delay_line/genblk1[153].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452   233.003    delay/inv_delay_line/genblk1[153].inv_pair_unit/trans
    SLICE_X36Y19         LUT1 (Prop_lut1_I0_O)        0.124   233.127 r  delay/inv_delay_line/genblk1[153].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.689   233.816    delay/inv_delay_line/genblk1[154].inv_pair_unit/a
    SLICE_X36Y19         LUT1 (Prop_lut1_I0_O)        0.124   233.940 f  delay/inv_delay_line/genblk1[154].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282   234.222    delay/inv_delay_line/genblk1[154].inv_pair_unit/trans
    SLICE_X36Y19         LUT1 (Prop_lut1_I0_O)        0.124   234.346 r  delay/inv_delay_line/genblk1[154].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           1.129   235.475    delay/inv_delay_line/genblk1[155].inv_pair_unit/a
    SLICE_X38Y16         LUT1 (Prop_lut1_I0_O)        0.124   235.599 f  delay/inv_delay_line/genblk1[155].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.444   236.043    delay/inv_delay_line/genblk1[155].inv_pair_unit/trans
    SLICE_X38Y16         LUT1 (Prop_lut1_I0_O)        0.124   236.167 r  delay/inv_delay_line/genblk1[155].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682   236.848    delay/inv_delay_line/genblk1[156].inv_pair_unit/a
    SLICE_X38Y16         LUT1 (Prop_lut1_I0_O)        0.124   236.972 f  delay/inv_delay_line/genblk1[156].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.280   237.252    delay/inv_delay_line/genblk1[156].inv_pair_unit/trans
    SLICE_X38Y16         LUT1 (Prop_lut1_I0_O)        0.124   237.376 r  delay/inv_delay_line/genblk1[156].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.814   238.190    delay/inv_delay_line/genblk1[157].inv_pair_unit/a
    SLICE_X37Y16         LUT1 (Prop_lut1_I0_O)        0.124   238.314 f  delay/inv_delay_line/genblk1[157].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   238.747    delay/inv_delay_line/genblk1[157].inv_pair_unit/trans
    SLICE_X37Y16         LUT1 (Prop_lut1_I0_O)        0.124   238.871 r  delay/inv_delay_line/genblk1[157].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682   239.553    delay/inv_delay_line/genblk1[158].inv_pair_unit/a
    SLICE_X37Y16         LUT1 (Prop_lut1_I0_O)        0.124   239.677 f  delay/inv_delay_line/genblk1[158].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   239.940    delay/inv_delay_line/genblk1[158].inv_pair_unit/trans
    SLICE_X37Y16         LUT1 (Prop_lut1_I0_O)        0.124   240.064 r  delay/inv_delay_line/genblk1[158].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.740   240.803    delay/inv_delay_line/genblk1[159].inv_pair_unit/a
    SLICE_X36Y16         LUT1 (Prop_lut1_I0_O)        0.124   240.927 f  delay/inv_delay_line/genblk1[159].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452   241.379    delay/inv_delay_line/genblk1[159].inv_pair_unit/trans
    SLICE_X36Y16         LUT1 (Prop_lut1_I0_O)        0.124   241.503 r  delay/inv_delay_line/genblk1[159].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.702   242.205    delay/inv_delay_line/genblk1[160].inv_pair_unit/a
    SLICE_X36Y16         LUT1 (Prop_lut1_I0_O)        0.124   242.329 f  delay/inv_delay_line/genblk1[160].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282   242.611    delay/inv_delay_line/genblk1[160].inv_pair_unit/trans
    SLICE_X36Y16         LUT1 (Prop_lut1_I0_O)        0.124   242.735 r  delay/inv_delay_line/genblk1[160].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           1.060   243.795    delay/inv_delay_line/genblk1[161].inv_pair_unit/a
    SLICE_X33Y15         LUT1 (Prop_lut1_I0_O)        0.124   243.919 f  delay/inv_delay_line/genblk1[161].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   244.352    delay/inv_delay_line/genblk1[161].inv_pair_unit/trans
    SLICE_X33Y15         LUT1 (Prop_lut1_I0_O)        0.124   244.476 r  delay/inv_delay_line/genblk1[161].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.959   245.435    delay/inv_delay_line/genblk1[162].inv_pair_unit/a
    SLICE_X33Y17         LUT1 (Prop_lut1_I0_O)        0.124   245.559 f  delay/inv_delay_line/genblk1[162].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   245.992    delay/inv_delay_line/genblk1[162].inv_pair_unit/trans
    SLICE_X33Y17         LUT1 (Prop_lut1_I0_O)        0.124   246.116 r  delay/inv_delay_line/genblk1[162].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682   246.798    delay/inv_delay_line/genblk1[163].inv_pair_unit/a
    SLICE_X33Y17         LUT1 (Prop_lut1_I0_O)        0.124   246.922 f  delay/inv_delay_line/genblk1[163].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   247.185    delay/inv_delay_line/genblk1[163].inv_pair_unit/trans
    SLICE_X33Y17         LUT1 (Prop_lut1_I0_O)        0.124   247.309 r  delay/inv_delay_line/genblk1[163].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.743   248.052    delay/inv_delay_line/genblk1[164].inv_pair_unit/a
    SLICE_X32Y17         LUT1 (Prop_lut1_I0_O)        0.124   248.176 f  delay/inv_delay_line/genblk1[164].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452   248.628    delay/inv_delay_line/genblk1[164].inv_pair_unit/trans
    SLICE_X32Y17         LUT1 (Prop_lut1_I0_O)        0.124   248.752 r  delay/inv_delay_line/genblk1[164].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.702   249.453    delay/inv_delay_line/genblk1[165].inv_pair_unit/a
    SLICE_X32Y17         LUT1 (Prop_lut1_I0_O)        0.124   249.577 f  delay/inv_delay_line/genblk1[165].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282   249.859    delay/inv_delay_line/genblk1[165].inv_pair_unit/trans
    SLICE_X32Y17         LUT1 (Prop_lut1_I0_O)        0.124   249.983 r  delay/inv_delay_line/genblk1[165].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.808   250.792    delay/inv_delay_line/genblk1[166].inv_pair_unit/a
    SLICE_X33Y15         LUT1 (Prop_lut1_I0_O)        0.124   250.916 f  delay/inv_delay_line/genblk1[166].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   251.179    delay/inv_delay_line/genblk1[166].inv_pair_unit/trans
    SLICE_X33Y15         LUT1 (Prop_lut1_I0_O)        0.124   251.303 r  delay/inv_delay_line/genblk1[166].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.485   251.787    delay/inv_delay_line/genblk1[167].inv_pair_unit/a
    SLICE_X33Y15         LUT1 (Prop_lut1_I0_O)        0.119   251.906 f  delay/inv_delay_line/genblk1[167].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.669   252.575    delay/inv_delay_line/genblk1[167].inv_pair_unit/trans
    SLICE_X33Y15         LUT1 (Prop_lut1_I0_O)        0.360   252.935 r  delay/inv_delay_line/genblk1[167].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.423   253.358    delay/inv_delay_line/genblk1[168].inv_pair_unit/a
    SLICE_X33Y16         LUT1 (Prop_lut1_I0_O)        0.326   253.684 f  delay/inv_delay_line/genblk1[168].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   254.117    delay/inv_delay_line/genblk1[168].inv_pair_unit/trans
    SLICE_X33Y16         LUT1 (Prop_lut1_I0_O)        0.124   254.241 r  delay/inv_delay_line/genblk1[168].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682   254.922    delay/inv_delay_line/genblk1[169].inv_pair_unit/a
    SLICE_X33Y16         LUT1 (Prop_lut1_I0_O)        0.124   255.046 f  delay/inv_delay_line/genblk1[169].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   255.309    delay/inv_delay_line/genblk1[169].inv_pair_unit/trans
    SLICE_X33Y16         LUT1 (Prop_lut1_I0_O)        0.124   255.433 r  delay/inv_delay_line/genblk1[169].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.740   256.173    delay/inv_delay_line/genblk1[170].inv_pair_unit/a
    SLICE_X32Y16         LUT1 (Prop_lut1_I0_O)        0.124   256.297 f  delay/inv_delay_line/genblk1[170].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452   256.749    delay/inv_delay_line/genblk1[170].inv_pair_unit/trans
    SLICE_X32Y16         LUT1 (Prop_lut1_I0_O)        0.124   256.873 r  delay/inv_delay_line/genblk1[170].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.702   257.575    delay/inv_delay_line/genblk1[171].inv_pair_unit/a
    SLICE_X32Y16         LUT1 (Prop_lut1_I0_O)        0.124   257.699 f  delay/inv_delay_line/genblk1[171].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282   257.981    delay/inv_delay_line/genblk1[171].inv_pair_unit/trans
    SLICE_X32Y16         LUT1 (Prop_lut1_I0_O)        0.124   258.105 r  delay/inv_delay_line/genblk1[171].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.659   258.764    delay/inv_delay_line/genblk1[172].inv_pair_unit/a
    SLICE_X35Y15         LUT1 (Prop_lut1_I0_O)        0.124   258.888 f  delay/inv_delay_line/genblk1[172].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   259.321    delay/inv_delay_line/genblk1[172].inv_pair_unit/trans
    SLICE_X35Y15         LUT1 (Prop_lut1_I0_O)        0.124   259.445 r  delay/inv_delay_line/genblk1[172].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682   260.126    delay/inv_delay_line/genblk1[173].inv_pair_unit/a
    SLICE_X35Y15         LUT1 (Prop_lut1_I0_O)        0.124   260.250 f  delay/inv_delay_line/genblk1[173].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   260.513    delay/inv_delay_line/genblk1[173].inv_pair_unit/trans
    SLICE_X35Y15         LUT1 (Prop_lut1_I0_O)        0.124   260.637 r  delay/inv_delay_line/genblk1[173].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.722   261.359    delay/inv_delay_line/genblk1[174].inv_pair_unit/a
    SLICE_X34Y15         LUT1 (Prop_lut1_I0_O)        0.124   261.483 f  delay/inv_delay_line/genblk1[174].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.444   261.927    delay/inv_delay_line/genblk1[174].inv_pair_unit/trans
    SLICE_X34Y15         LUT1 (Prop_lut1_I0_O)        0.124   262.051 r  delay/inv_delay_line/genblk1[174].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682   262.733    delay/inv_delay_line/genblk1[175].inv_pair_unit/a
    SLICE_X34Y15         LUT1 (Prop_lut1_I0_O)        0.124   262.857 f  delay/inv_delay_line/genblk1[175].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.280   263.136    delay/inv_delay_line/genblk1[175].inv_pair_unit/trans
    SLICE_X34Y15         LUT1 (Prop_lut1_I0_O)        0.124   263.260 r  delay/inv_delay_line/genblk1[175].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.943   264.203    delay/inv_delay_line/genblk1[176].inv_pair_unit/a
    SLICE_X37Y14         LUT1 (Prop_lut1_I0_O)        0.124   264.327 f  delay/inv_delay_line/genblk1[176].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   264.760    delay/inv_delay_line/genblk1[176].inv_pair_unit/trans
    SLICE_X37Y14         LUT1 (Prop_lut1_I0_O)        0.124   264.884 r  delay/inv_delay_line/genblk1[176].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.935   265.819    delay/inv_delay_line/genblk1[177].inv_pair_unit/a
    SLICE_X35Y11         LUT1 (Prop_lut1_I0_O)        0.124   265.943 f  delay/inv_delay_line/genblk1[177].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   266.376    delay/inv_delay_line/genblk1[177].inv_pair_unit/trans
    SLICE_X35Y11         LUT1 (Prop_lut1_I0_O)        0.124   266.500 r  delay/inv_delay_line/genblk1[177].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682   267.181    delay/inv_delay_line/genblk1[178].inv_pair_unit/a
    SLICE_X35Y11         LUT1 (Prop_lut1_I0_O)        0.124   267.305 f  delay/inv_delay_line/genblk1[178].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   267.568    delay/inv_delay_line/genblk1[178].inv_pair_unit/trans
    SLICE_X35Y11         LUT1 (Prop_lut1_I0_O)        0.124   267.692 r  delay/inv_delay_line/genblk1[178].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.719   268.411    delay/inv_delay_line/genblk1[179].inv_pair_unit/a
    SLICE_X34Y11         LUT1 (Prop_lut1_I0_O)        0.124   268.535 f  delay/inv_delay_line/genblk1[179].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.444   268.979    delay/inv_delay_line/genblk1[179].inv_pair_unit/trans
    SLICE_X34Y11         LUT1 (Prop_lut1_I0_O)        0.124   269.103 r  delay/inv_delay_line/genblk1[179].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682   269.785    delay/inv_delay_line/genblk1[180].inv_pair_unit/a
    SLICE_X34Y11         LUT1 (Prop_lut1_I0_O)        0.124   269.909 f  delay/inv_delay_line/genblk1[180].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.280   270.188    delay/inv_delay_line/genblk1[180].inv_pair_unit/trans
    SLICE_X34Y11         LUT1 (Prop_lut1_I0_O)        0.124   270.312 r  delay/inv_delay_line/genblk1[180].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.305   270.617    delay/inv_delay_line/genblk1[181].inv_pair_unit/a
    SLICE_X35Y10         LUT1 (Prop_lut1_I0_O)        0.124   270.741 f  delay/inv_delay_line/genblk1[181].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   271.174    delay/inv_delay_line/genblk1[181].inv_pair_unit/trans
    SLICE_X35Y10         LUT1 (Prop_lut1_I0_O)        0.124   271.298 r  delay/inv_delay_line/genblk1[181].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682   271.979    delay/inv_delay_line/genblk1[182].inv_pair_unit/a
    SLICE_X35Y10         LUT1 (Prop_lut1_I0_O)        0.124   272.103 f  delay/inv_delay_line/genblk1[182].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   272.366    delay/inv_delay_line/genblk1[182].inv_pair_unit/trans
    SLICE_X35Y10         LUT1 (Prop_lut1_I0_O)        0.124   272.490 r  delay/inv_delay_line/genblk1[182].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.719   273.209    delay/inv_delay_line/genblk1[183].inv_pair_unit/a
    SLICE_X34Y10         LUT1 (Prop_lut1_I0_O)        0.124   273.333 f  delay/inv_delay_line/genblk1[183].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.444   273.777    delay/inv_delay_line/genblk1[183].inv_pair_unit/trans
    SLICE_X34Y10         LUT1 (Prop_lut1_I0_O)        0.124   273.901 r  delay/inv_delay_line/genblk1[183].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682   274.583    delay/inv_delay_line/genblk1[184].inv_pair_unit/a
    SLICE_X34Y10         LUT1 (Prop_lut1_I0_O)        0.124   274.707 f  delay/inv_delay_line/genblk1[184].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.280   274.986    delay/inv_delay_line/genblk1[184].inv_pair_unit/trans
    SLICE_X34Y10         LUT1 (Prop_lut1_I0_O)        0.124   275.110 r  delay/inv_delay_line/genblk1[184].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.942   276.052    delay/inv_delay_line/genblk1[185].inv_pair_unit/a
    SLICE_X37Y12         LUT1 (Prop_lut1_I0_O)        0.124   276.176 f  delay/inv_delay_line/genblk1[185].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   276.609    delay/inv_delay_line/genblk1[185].inv_pair_unit/trans
    SLICE_X37Y12         LUT1 (Prop_lut1_I0_O)        0.124   276.733 r  delay/inv_delay_line/genblk1[185].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.530   277.262    delay/inv_delay_line/genblk1[186].inv_pair_unit/a
    SLICE_X36Y12         LUT1 (Prop_lut1_I0_O)        0.124   277.386 f  delay/inv_delay_line/genblk1[186].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452   277.838    delay/inv_delay_line/genblk1[186].inv_pair_unit/trans
    SLICE_X36Y12         LUT1 (Prop_lut1_I0_O)        0.124   277.962 r  delay/inv_delay_line/genblk1[186].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.702   278.664    delay/inv_delay_line/genblk1[187].inv_pair_unit/a
    SLICE_X36Y12         LUT1 (Prop_lut1_I0_O)        0.124   278.788 f  delay/inv_delay_line/genblk1[187].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282   279.070    delay/inv_delay_line/genblk1[187].inv_pair_unit/trans
    SLICE_X36Y12         LUT1 (Prop_lut1_I0_O)        0.124   279.194 r  delay/inv_delay_line/genblk1[187].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.854   280.048    delay/inv_delay_line/genblk1[188].inv_pair_unit/a
    SLICE_X36Y12         LUT1 (Prop_lut1_I0_O)        0.152   280.200 f  delay/inv_delay_line/genblk1[188].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.684   280.884    delay/inv_delay_line/genblk1[188].inv_pair_unit/trans
    SLICE_X36Y12         LUT1 (Prop_lut1_I0_O)        0.374   281.258 r  delay/inv_delay_line/genblk1[188].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.485   281.743    delay/inv_delay_line/genblk1[189].inv_pair_unit/a
    SLICE_X36Y12         LUT1 (Prop_lut1_I0_O)        0.353   282.096 f  delay/inv_delay_line/genblk1[189].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.848   282.944    delay/inv_delay_line/genblk1[189].inv_pair_unit/trans
    SLICE_X36Y12         LUT1 (Prop_lut1_I0_O)        0.384   283.328 r  delay/inv_delay_line/genblk1[189].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.422   283.750    delay/inv_delay_line/genblk1[190].inv_pair_unit/a
    SLICE_X37Y12         LUT1 (Prop_lut1_I0_O)        0.331   284.081 f  delay/inv_delay_line/genblk1[190].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   284.344    delay/inv_delay_line/genblk1[190].inv_pair_unit/trans
    SLICE_X37Y12         LUT1 (Prop_lut1_I0_O)        0.124   284.468 r  delay/inv_delay_line/genblk1[190].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.467   284.935    delay/inv_delay_line/genblk1[191].inv_pair_unit/a
    SLICE_X37Y12         LUT1 (Prop_lut1_I0_O)        0.119   285.054 f  delay/inv_delay_line/genblk1[191].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.669   285.722    delay/inv_delay_line/genblk1[191].inv_pair_unit/trans
    SLICE_X37Y12         LUT1 (Prop_lut1_I0_O)        0.360   286.082 r  delay/inv_delay_line/genblk1[191].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.452   286.534    delay/inv_delay_line/genblk1[192].inv_pair_unit/a
    SLICE_X37Y12         LUT1 (Prop_lut1_I0_O)        0.351   286.885 f  delay/inv_delay_line/genblk1[192].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.848   287.734    delay/inv_delay_line/genblk1[192].inv_pair_unit/trans
    SLICE_X37Y12         LUT1 (Prop_lut1_I0_O)        0.362   288.096 r  delay/inv_delay_line/genblk1[192].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.428   288.524    delay/inv_delay_line/genblk1[193].inv_pair_unit/a
    SLICE_X37Y10         LUT1 (Prop_lut1_I0_O)        0.327   288.851 f  delay/inv_delay_line/genblk1[193].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   289.284    delay/inv_delay_line/genblk1[193].inv_pair_unit/trans
    SLICE_X37Y10         LUT1 (Prop_lut1_I0_O)        0.124   289.408 r  delay/inv_delay_line/genblk1[193].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682   290.090    delay/inv_delay_line/genblk1[194].inv_pair_unit/a
    SLICE_X37Y10         LUT1 (Prop_lut1_I0_O)        0.124   290.214 f  delay/inv_delay_line/genblk1[194].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   290.477    delay/inv_delay_line/genblk1[194].inv_pair_unit/trans
    SLICE_X37Y10         LUT1 (Prop_lut1_I0_O)        0.124   290.601 r  delay/inv_delay_line/genblk1[194].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.862   291.463    delay/inv_delay_line/genblk1[195].inv_pair_unit/a
    SLICE_X39Y11         LUT1 (Prop_lut1_I0_O)        0.124   291.587 f  delay/inv_delay_line/genblk1[195].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   292.020    delay/inv_delay_line/genblk1[195].inv_pair_unit/trans
    SLICE_X39Y11         LUT1 (Prop_lut1_I0_O)        0.124   292.144 r  delay/inv_delay_line/genblk1[195].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682   292.825    delay/inv_delay_line/genblk1[196].inv_pair_unit/a
    SLICE_X39Y11         LUT1 (Prop_lut1_I0_O)        0.124   292.949 f  delay/inv_delay_line/genblk1[196].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   293.212    delay/inv_delay_line/genblk1[196].inv_pair_unit/trans
    SLICE_X39Y11         LUT1 (Prop_lut1_I0_O)        0.124   293.336 r  delay/inv_delay_line/genblk1[196].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.856   294.192    delay/inv_delay_line/genblk1[197].inv_pair_unit/a
    SLICE_X39Y11         LUT1 (Prop_lut1_I0_O)        0.152   294.344 f  delay/inv_delay_line/genblk1[197].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.669   295.013    delay/inv_delay_line/genblk1[197].inv_pair_unit/trans
    SLICE_X39Y11         LUT1 (Prop_lut1_I0_O)        0.360   295.373 r  delay/inv_delay_line/genblk1[197].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.451   295.823    delay/inv_delay_line/genblk1[198].inv_pair_unit/a
    SLICE_X39Y11         LUT1 (Prop_lut1_I0_O)        0.351   296.174 f  delay/inv_delay_line/genblk1[198].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.644   296.818    delay/inv_delay_line/genblk1[198].inv_pair_unit/trans
    SLICE_X39Y11         LUT1 (Prop_lut1_I0_O)        0.361   297.179 r  delay/inv_delay_line/genblk1[198].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.658   297.837    delay/inv_delay_line/genblk1[199].inv_pair_unit/a
    SLICE_X39Y10         LUT1 (Prop_lut1_I0_O)        0.327   298.164 f  delay/inv_delay_line/genblk1[199].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   298.597    delay/inv_delay_line/genblk1[199].inv_pair_unit/trans
    SLICE_X39Y10         LUT1 (Prop_lut1_I0_O)        0.124   298.721 r  delay/inv_delay_line/genblk1[199].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682   299.403    delay/inv_delay_line/genblk1[200].inv_pair_unit/a
    SLICE_X39Y10         LUT1 (Prop_lut1_I0_O)        0.124   299.527 f  delay/inv_delay_line/genblk1[200].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   299.790    delay/inv_delay_line/genblk1[200].inv_pair_unit/trans
    SLICE_X39Y10         LUT1 (Prop_lut1_I0_O)        0.124   299.914 r  delay/inv_delay_line/genblk1[200].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.300   300.213    delay/mux_in[200]
    SLICE_X38Y11         LUT6 (Prop_lut6_I5_O)        0.124   300.337 r  delay/delay_out_INST_0_i_233/O
                         net (fo=1, routed)           0.000   300.337    delay/delay_out_INST_0_i_233_n_0
    SLICE_X38Y11         MUXF7 (Prop_muxf7_I0_O)      0.212   300.549 r  delay/delay_out_INST_0_i_110/O
                         net (fo=1, routed)           0.000   300.549    delay/delay_out_INST_0_i_110_n_0
    SLICE_X38Y11         MUXF8 (Prop_muxf8_I1_O)      0.094   300.643 r  delay/delay_out_INST_0_i_47/O
                         net (fo=1, routed)           1.065   301.708    delay/delay_out_INST_0_i_47_n_0
    SLICE_X33Y12         LUT6 (Prop_lut6_I5_O)        0.316   302.024 r  delay/delay_out_INST_0_i_15/O
                         net (fo=1, routed)           0.000   302.024    delay/delay_out_INST_0_i_15_n_0
    SLICE_X33Y12         MUXF7 (Prop_muxf7_I1_O)      0.217   302.241 r  delay/delay_out_INST_0_i_7/O
                         net (fo=1, routed)           0.000   302.241    delay/delay_out_INST_0_i_7_n_0
    SLICE_X33Y12         MUXF8 (Prop_muxf8_I1_O)      0.094   302.335 r  delay/delay_out_INST_0_i_2/O
                         net (fo=1, routed)           0.723   303.058    delay/delay_out_INST_0_i_2_n_0
    SLICE_X25Y19         LUT5 (Prop_lut5_I1_O)        0.316   303.374 r  delay/delay_out_INST_0/O
                         net (fo=2, routed)           2.701   306.075    pio9_OBUF
    N1                   OBUF (Prop_obuf_I_O)         3.506   309.581 r  pio9_OBUF_inst/O
                         net (fo=0)                   0.000   309.581    pio9
    N1                                                                r  pio9 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lauch_dff/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            capture_dff/q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        304.510ns  (logic 73.701ns (24.203%)  route 230.809ns (75.797%))
  Logic Levels:           411  (FDRE=1 LUT1=402 LUT2=1 LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDRE                         0.000     0.000 r  lauch_dff/q_reg/C
    SLICE_X40Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  lauch_dff/q_reg/Q
                         net (fo=3, routed)           1.765     2.283    delay/inv_delay_line/genblk1[0].inv_pair_unit/a
    SLICE_X40Y11         LUT1 (Prop_lut1_I0_O)        0.124     2.407 f  delay/inv_delay_line/genblk1[0].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452     2.859    delay/inv_delay_line/genblk1[0].inv_pair_unit/trans
    SLICE_X40Y11         LUT1 (Prop_lut1_I0_O)        0.124     2.983 r  delay/inv_delay_line/genblk1[0].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.721     3.704    delay/inv_delay_line/genblk1[1].inv_pair_unit/a
    SLICE_X38Y16         LUT1 (Prop_lut1_I0_O)        0.119     3.823 f  delay/inv_delay_line/genblk1[1].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.682     4.505    delay/inv_delay_line/genblk1[1].inv_pair_unit/trans
    SLICE_X38Y16         LUT1 (Prop_lut1_I0_O)        0.360     4.865 r  delay/inv_delay_line/genblk1[1].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.452     5.317    delay/inv_delay_line/genblk1[2].inv_pair_unit/a
    SLICE_X38Y16         LUT1 (Prop_lut1_I0_O)        0.351     5.668 f  delay/inv_delay_line/genblk1[2].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.858     6.527    delay/inv_delay_line/genblk1[2].inv_pair_unit/trans
    SLICE_X38Y16         LUT1 (Prop_lut1_I0_O)        0.362     6.889 r  delay/inv_delay_line/genblk1[2].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.955     7.843    delay/inv_delay_line/genblk1[3].inv_pair_unit/a
    SLICE_X39Y13         LUT1 (Prop_lut1_I0_O)        0.355     8.198 f  delay/inv_delay_line/genblk1[3].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.669     8.867    delay/inv_delay_line/genblk1[3].inv_pair_unit/trans
    SLICE_X39Y13         LUT1 (Prop_lut1_I0_O)        0.360     9.227 r  delay/inv_delay_line/genblk1[3].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.454     9.681    delay/inv_delay_line/genblk1[4].inv_pair_unit/a
    SLICE_X39Y13         LUT1 (Prop_lut1_I0_O)        0.351    10.032 f  delay/inv_delay_line/genblk1[4].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.848    10.880    delay/inv_delay_line/genblk1[4].inv_pair_unit/trans
    SLICE_X39Y13         LUT1 (Prop_lut1_I0_O)        0.362    11.242 r  delay/inv_delay_line/genblk1[4].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.953    12.196    delay/inv_delay_line/genblk1[5].inv_pair_unit/a
    SLICE_X41Y13         LUT1 (Prop_lut1_I0_O)        0.327    12.523 f  delay/inv_delay_line/genblk1[5].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433    12.955    delay/inv_delay_line/genblk1[5].inv_pair_unit/trans
    SLICE_X41Y13         LUT1 (Prop_lut1_I0_O)        0.124    13.079 r  delay/inv_delay_line/genblk1[5].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682    13.761    delay/inv_delay_line/genblk1[6].inv_pair_unit/a
    SLICE_X41Y13         LUT1 (Prop_lut1_I0_O)        0.124    13.885 f  delay/inv_delay_line/genblk1[6].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    14.148    delay/inv_delay_line/genblk1[6].inv_pair_unit/trans
    SLICE_X41Y13         LUT1 (Prop_lut1_I0_O)        0.124    14.272 r  delay/inv_delay_line/genblk1[6].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.466    14.738    delay/inv_delay_line/genblk1[7].inv_pair_unit/a
    SLICE_X41Y13         LUT1 (Prop_lut1_I0_O)        0.119    14.857 f  delay/inv_delay_line/genblk1[7].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.669    15.526    delay/inv_delay_line/genblk1[7].inv_pair_unit/trans
    SLICE_X41Y13         LUT1 (Prop_lut1_I0_O)        0.360    15.886 r  delay/inv_delay_line/genblk1[7].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.451    16.336    delay/inv_delay_line/genblk1[8].inv_pair_unit/a
    SLICE_X41Y13         LUT1 (Prop_lut1_I0_O)        0.351    16.687 f  delay/inv_delay_line/genblk1[8].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.644    17.331    delay/inv_delay_line/genblk1[8].inv_pair_unit/trans
    SLICE_X41Y13         LUT1 (Prop_lut1_I0_O)        0.361    17.692 r  delay/inv_delay_line/genblk1[8].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682    18.374    delay/inv_delay_line/genblk1[9].inv_pair_unit/a
    SLICE_X40Y11         LUT1 (Prop_lut1_I0_O)        0.353    18.727 f  delay/inv_delay_line/genblk1[9].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.684    19.411    delay/inv_delay_line/genblk1[9].inv_pair_unit/trans
    SLICE_X40Y11         LUT1 (Prop_lut1_I0_O)        0.374    19.785 r  delay/inv_delay_line/genblk1[9].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.311    20.096    delay/inv_delay_line/genblk1[10].inv_pair_unit/a
    SLICE_X41Y10         LUT1 (Prop_lut1_I0_O)        0.328    20.424 f  delay/inv_delay_line/genblk1[10].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433    20.857    delay/inv_delay_line/genblk1[10].inv_pair_unit/trans
    SLICE_X41Y10         LUT1 (Prop_lut1_I0_O)        0.124    20.981 r  delay/inv_delay_line/genblk1[10].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.530    21.511    delay/inv_delay_line/genblk1[11].inv_pair_unit/a
    SLICE_X40Y10         LUT1 (Prop_lut1_I0_O)        0.124    21.635 f  delay/inv_delay_line/genblk1[11].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452    22.087    delay/inv_delay_line/genblk1[11].inv_pair_unit/trans
    SLICE_X40Y10         LUT1 (Prop_lut1_I0_O)        0.124    22.211 r  delay/inv_delay_line/genblk1[11].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           1.067    23.278    delay/inv_delay_line/genblk1[12].inv_pair_unit/a
    SLICE_X38Y13         LUT1 (Prop_lut1_I0_O)        0.124    23.402 f  delay/inv_delay_line/genblk1[12].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.444    23.846    delay/inv_delay_line/genblk1[12].inv_pair_unit/trans
    SLICE_X38Y13         LUT1 (Prop_lut1_I0_O)        0.124    23.970 r  delay/inv_delay_line/genblk1[12].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682    24.651    delay/inv_delay_line/genblk1[13].inv_pair_unit/a
    SLICE_X38Y13         LUT1 (Prop_lut1_I0_O)        0.124    24.775 f  delay/inv_delay_line/genblk1[13].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.280    25.055    delay/inv_delay_line/genblk1[13].inv_pair_unit/trans
    SLICE_X38Y13         LUT1 (Prop_lut1_I0_O)        0.124    25.179 r  delay/inv_delay_line/genblk1[13].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.482    25.660    delay/inv_delay_line/genblk1[14].inv_pair_unit/a
    SLICE_X38Y13         LUT1 (Prop_lut1_I0_O)        0.119    25.779 f  delay/inv_delay_line/genblk1[14].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.682    26.462    delay/inv_delay_line/genblk1[14].inv_pair_unit/trans
    SLICE_X38Y13         LUT1 (Prop_lut1_I0_O)        0.360    26.822 r  delay/inv_delay_line/genblk1[14].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.452    27.274    delay/inv_delay_line/genblk1[15].inv_pair_unit/a
    SLICE_X38Y13         LUT1 (Prop_lut1_I0_O)        0.351    27.625 f  delay/inv_delay_line/genblk1[15].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.858    28.483    delay/inv_delay_line/genblk1[15].inv_pair_unit/trans
    SLICE_X38Y13         LUT1 (Prop_lut1_I0_O)        0.362    28.845 r  delay/inv_delay_line/genblk1[15].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.801    29.647    delay/inv_delay_line/genblk1[16].inv_pair_unit/a
    SLICE_X39Y16         LUT1 (Prop_lut1_I0_O)        0.327    29.974 f  delay/inv_delay_line/genblk1[16].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433    30.406    delay/inv_delay_line/genblk1[16].inv_pair_unit/trans
    SLICE_X39Y16         LUT1 (Prop_lut1_I0_O)        0.124    30.530 r  delay/inv_delay_line/genblk1[16].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.651    31.181    delay/inv_delay_line/genblk1[17].inv_pair_unit/a
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.124    31.305 f  delay/inv_delay_line/genblk1[17].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.444    31.749    delay/inv_delay_line/genblk1[17].inv_pair_unit/trans
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.124    31.873 r  delay/inv_delay_line/genblk1[17].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682    32.555    delay/inv_delay_line/genblk1[18].inv_pair_unit/a
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.124    32.679 f  delay/inv_delay_line/genblk1[18].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.280    32.958    delay/inv_delay_line/genblk1[18].inv_pair_unit/trans
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.124    33.082 r  delay/inv_delay_line/genblk1[18].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.862    33.944    delay/inv_delay_line/genblk1[19].inv_pair_unit/a
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.152    34.096 f  delay/inv_delay_line/genblk1[19].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.682    34.779    delay/inv_delay_line/genblk1[19].inv_pair_unit/trans
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.360    35.139 r  delay/inv_delay_line/genblk1[19].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.452    35.591    delay/inv_delay_line/genblk1[20].inv_pair_unit/a
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.351    35.942 f  delay/inv_delay_line/genblk1[20].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.858    36.800    delay/inv_delay_line/genblk1[20].inv_pair_unit/trans
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.362    37.162 r  delay/inv_delay_line/genblk1[20].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.517    37.679    delay/inv_delay_line/genblk1[21].inv_pair_unit/a
    SLICE_X39Y17         LUT1 (Prop_lut1_I0_O)        0.327    38.006 f  delay/inv_delay_line/genblk1[21].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433    38.439    delay/inv_delay_line/genblk1[21].inv_pair_unit/trans
    SLICE_X39Y17         LUT1 (Prop_lut1_I0_O)        0.124    38.563 r  delay/inv_delay_line/genblk1[21].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682    39.245    delay/inv_delay_line/genblk1[22].inv_pair_unit/a
    SLICE_X39Y17         LUT1 (Prop_lut1_I0_O)        0.124    39.369 f  delay/inv_delay_line/genblk1[22].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    39.631    delay/inv_delay_line/genblk1[22].inv_pair_unit/trans
    SLICE_X39Y17         LUT1 (Prop_lut1_I0_O)        0.124    39.755 r  delay/inv_delay_line/genblk1[22].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.489    40.244    delay/inv_delay_line/genblk1[23].inv_pair_unit/a
    SLICE_X39Y17         LUT1 (Prop_lut1_I0_O)        0.119    40.363 f  delay/inv_delay_line/genblk1[23].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.669    41.032    delay/inv_delay_line/genblk1[23].inv_pair_unit/trans
    SLICE_X39Y17         LUT1 (Prop_lut1_I0_O)        0.360    41.392 r  delay/inv_delay_line/genblk1[23].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.319    41.711    delay/inv_delay_line/genblk1[24].inv_pair_unit/a
    SLICE_X41Y16         LUT1 (Prop_lut1_I0_O)        0.326    42.037 f  delay/inv_delay_line/genblk1[24].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433    42.469    delay/inv_delay_line/genblk1[24].inv_pair_unit/trans
    SLICE_X41Y16         LUT1 (Prop_lut1_I0_O)        0.124    42.593 r  delay/inv_delay_line/genblk1[24].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682    43.275    delay/inv_delay_line/genblk1[25].inv_pair_unit/a
    SLICE_X41Y16         LUT1 (Prop_lut1_I0_O)        0.124    43.399 f  delay/inv_delay_line/genblk1[25].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    43.662    delay/inv_delay_line/genblk1[25].inv_pair_unit/trans
    SLICE_X41Y16         LUT1 (Prop_lut1_I0_O)        0.124    43.786 r  delay/inv_delay_line/genblk1[25].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.740    44.526    delay/inv_delay_line/genblk1[26].inv_pair_unit/a
    SLICE_X40Y16         LUT1 (Prop_lut1_I0_O)        0.124    44.650 f  delay/inv_delay_line/genblk1[26].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452    45.102    delay/inv_delay_line/genblk1[26].inv_pair_unit/trans
    SLICE_X40Y16         LUT1 (Prop_lut1_I0_O)        0.124    45.226 r  delay/inv_delay_line/genblk1[26].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.702    45.927    delay/inv_delay_line/genblk1[27].inv_pair_unit/a
    SLICE_X40Y16         LUT1 (Prop_lut1_I0_O)        0.124    46.051 f  delay/inv_delay_line/genblk1[27].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282    46.333    delay/inv_delay_line/genblk1[27].inv_pair_unit/trans
    SLICE_X40Y16         LUT1 (Prop_lut1_I0_O)        0.124    46.457 r  delay/inv_delay_line/genblk1[27].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.444    46.902    delay/inv_delay_line/genblk1[28].inv_pair_unit/a
    SLICE_X38Y15         LUT1 (Prop_lut1_I0_O)        0.124    47.026 f  delay/inv_delay_line/genblk1[28].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.444    47.470    delay/inv_delay_line/genblk1[28].inv_pair_unit/trans
    SLICE_X38Y15         LUT1 (Prop_lut1_I0_O)        0.124    47.594 r  delay/inv_delay_line/genblk1[28].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682    48.275    delay/inv_delay_line/genblk1[29].inv_pair_unit/a
    SLICE_X38Y15         LUT1 (Prop_lut1_I0_O)        0.124    48.399 f  delay/inv_delay_line/genblk1[29].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.280    48.679    delay/inv_delay_line/genblk1[29].inv_pair_unit/trans
    SLICE_X38Y15         LUT1 (Prop_lut1_I0_O)        0.124    48.803 r  delay/inv_delay_line/genblk1[29].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.719    49.521    delay/inv_delay_line/genblk1[30].inv_pair_unit/a
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.124    49.645 f  delay/inv_delay_line/genblk1[30].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433    50.078    delay/inv_delay_line/genblk1[30].inv_pair_unit/trans
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.124    50.202 r  delay/inv_delay_line/genblk1[30].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682    50.884    delay/inv_delay_line/genblk1[31].inv_pair_unit/a
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.124    51.008 f  delay/inv_delay_line/genblk1[31].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    51.271    delay/inv_delay_line/genblk1[31].inv_pair_unit/trans
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.124    51.395 r  delay/inv_delay_line/genblk1[31].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.305    51.700    delay/inv_delay_line/genblk1[32].inv_pair_unit/a
    SLICE_X39Y14         LUT1 (Prop_lut1_I0_O)        0.124    51.824 f  delay/inv_delay_line/genblk1[32].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433    52.256    delay/inv_delay_line/genblk1[32].inv_pair_unit/trans
    SLICE_X39Y14         LUT1 (Prop_lut1_I0_O)        0.124    52.380 r  delay/inv_delay_line/genblk1[32].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682    53.062    delay/inv_delay_line/genblk1[33].inv_pair_unit/a
    SLICE_X39Y14         LUT1 (Prop_lut1_I0_O)        0.124    53.186 f  delay/inv_delay_line/genblk1[33].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    53.449    delay/inv_delay_line/genblk1[33].inv_pair_unit/trans
    SLICE_X39Y14         LUT1 (Prop_lut1_I0_O)        0.124    53.573 r  delay/inv_delay_line/genblk1[33].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.719    54.292    delay/inv_delay_line/genblk1[34].inv_pair_unit/a
    SLICE_X38Y14         LUT1 (Prop_lut1_I0_O)        0.124    54.416 f  delay/inv_delay_line/genblk1[34].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.444    54.860    delay/inv_delay_line/genblk1[34].inv_pair_unit/trans
    SLICE_X38Y14         LUT1 (Prop_lut1_I0_O)        0.124    54.984 r  delay/inv_delay_line/genblk1[34].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682    55.665    delay/inv_delay_line/genblk1[35].inv_pair_unit/a
    SLICE_X38Y14         LUT1 (Prop_lut1_I0_O)        0.124    55.789 f  delay/inv_delay_line/genblk1[35].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.280    56.069    delay/inv_delay_line/genblk1[35].inv_pair_unit/trans
    SLICE_X38Y14         LUT1 (Prop_lut1_I0_O)        0.124    56.193 r  delay/inv_delay_line/genblk1[35].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.722    56.915    delay/inv_delay_line/genblk1[36].inv_pair_unit/a
    SLICE_X39Y13         LUT1 (Prop_lut1_I0_O)        0.124    57.039 f  delay/inv_delay_line/genblk1[36].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433    57.472    delay/inv_delay_line/genblk1[36].inv_pair_unit/trans
    SLICE_X39Y13         LUT1 (Prop_lut1_I0_O)        0.124    57.596 r  delay/inv_delay_line/genblk1[36].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682    58.278    delay/inv_delay_line/genblk1[37].inv_pair_unit/a
    SLICE_X39Y13         LUT1 (Prop_lut1_I0_O)        0.124    58.402 f  delay/inv_delay_line/genblk1[37].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    58.665    delay/inv_delay_line/genblk1[37].inv_pair_unit/trans
    SLICE_X39Y13         LUT1 (Prop_lut1_I0_O)        0.124    58.789 r  delay/inv_delay_line/genblk1[37].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.816    59.605    delay/inv_delay_line/genblk1[38].inv_pair_unit/a
    SLICE_X37Y13         LUT1 (Prop_lut1_I0_O)        0.124    59.729 f  delay/inv_delay_line/genblk1[38].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433    60.162    delay/inv_delay_line/genblk1[38].inv_pair_unit/trans
    SLICE_X37Y13         LUT1 (Prop_lut1_I0_O)        0.124    60.286 r  delay/inv_delay_line/genblk1[38].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.670    60.956    delay/inv_delay_line/genblk1[39].inv_pair_unit/a
    SLICE_X37Y13         LUT1 (Prop_lut1_I0_O)        0.124    61.080 f  delay/inv_delay_line/genblk1[39].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    61.343    delay/inv_delay_line/genblk1[39].inv_pair_unit/trans
    SLICE_X37Y13         LUT1 (Prop_lut1_I0_O)        0.124    61.467 r  delay/inv_delay_line/genblk1[39].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.743    62.210    delay/inv_delay_line/genblk1[40].inv_pair_unit/a
    SLICE_X36Y13         LUT1 (Prop_lut1_I0_O)        0.124    62.334 f  delay/inv_delay_line/genblk1[40].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452    62.786    delay/inv_delay_line/genblk1[40].inv_pair_unit/trans
    SLICE_X36Y13         LUT1 (Prop_lut1_I0_O)        0.124    62.910 r  delay/inv_delay_line/genblk1[40].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.702    63.612    delay/inv_delay_line/genblk1[41].inv_pair_unit/a
    SLICE_X36Y13         LUT1 (Prop_lut1_I0_O)        0.124    63.736 f  delay/inv_delay_line/genblk1[41].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282    64.018    delay/inv_delay_line/genblk1[41].inv_pair_unit/trans
    SLICE_X36Y13         LUT1 (Prop_lut1_I0_O)        0.124    64.142 r  delay/inv_delay_line/genblk1[41].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.604    64.746    delay/inv_delay_line/genblk1[42].inv_pair_unit/a
    SLICE_X39Y16         LUT1 (Prop_lut1_I0_O)        0.124    64.870 f  delay/inv_delay_line/genblk1[42].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    65.133    delay/inv_delay_line/genblk1[42].inv_pair_unit/trans
    SLICE_X39Y16         LUT1 (Prop_lut1_I0_O)        0.124    65.257 r  delay/inv_delay_line/genblk1[42].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.489    65.745    delay/inv_delay_line/genblk1[43].inv_pair_unit/a
    SLICE_X39Y16         LUT1 (Prop_lut1_I0_O)        0.119    65.864 f  delay/inv_delay_line/genblk1[43].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.669    66.533    delay/inv_delay_line/genblk1[43].inv_pair_unit/trans
    SLICE_X39Y16         LUT1 (Prop_lut1_I0_O)        0.360    66.893 r  delay/inv_delay_line/genblk1[43].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.976    67.869    delay/inv_delay_line/genblk1[44].inv_pair_unit/a
    SLICE_X37Y14         LUT1 (Prop_lut1_I0_O)        0.326    68.195 f  delay/inv_delay_line/genblk1[44].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    68.457    delay/inv_delay_line/genblk1[44].inv_pair_unit/trans
    SLICE_X37Y14         LUT1 (Prop_lut1_I0_O)        0.124    68.581 r  delay/inv_delay_line/genblk1[44].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.657    69.239    delay/inv_delay_line/genblk1[45].inv_pair_unit/a
    SLICE_X37Y14         LUT1 (Prop_lut1_I0_O)        0.152    69.391 f  delay/inv_delay_line/genblk1[45].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.669    70.059    delay/inv_delay_line/genblk1[45].inv_pair_unit/trans
    SLICE_X37Y14         LUT1 (Prop_lut1_I0_O)        0.360    70.419 r  delay/inv_delay_line/genblk1[45].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.451    70.870    delay/inv_delay_line/genblk1[46].inv_pair_unit/a
    SLICE_X37Y14         LUT1 (Prop_lut1_I0_O)        0.351    71.221 f  delay/inv_delay_line/genblk1[46].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.644    71.864    delay/inv_delay_line/genblk1[46].inv_pair_unit/trans
    SLICE_X37Y14         LUT1 (Prop_lut1_I0_O)        0.361    72.225 r  delay/inv_delay_line/genblk1[46].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.964    73.190    delay/inv_delay_line/genblk1[47].inv_pair_unit/a
    SLICE_X36Y10         LUT1 (Prop_lut1_I0_O)        0.327    73.517 f  delay/inv_delay_line/genblk1[47].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452    73.969    delay/inv_delay_line/genblk1[47].inv_pair_unit/trans
    SLICE_X36Y10         LUT1 (Prop_lut1_I0_O)        0.124    74.093 r  delay/inv_delay_line/genblk1[47].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.704    74.797    delay/inv_delay_line/genblk1[48].inv_pair_unit/a
    SLICE_X36Y10         LUT1 (Prop_lut1_I0_O)        0.124    74.921 f  delay/inv_delay_line/genblk1[48].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282    75.203    delay/inv_delay_line/genblk1[48].inv_pair_unit/trans
    SLICE_X36Y10         LUT1 (Prop_lut1_I0_O)        0.124    75.327 r  delay/inv_delay_line/genblk1[48].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           1.053    76.380    delay/inv_delay_line/genblk1[49].inv_pair_unit/a
    SLICE_X33Y11         LUT1 (Prop_lut1_I0_O)        0.124    76.504 f  delay/inv_delay_line/genblk1[49].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433    76.937    delay/inv_delay_line/genblk1[49].inv_pair_unit/trans
    SLICE_X33Y11         LUT1 (Prop_lut1_I0_O)        0.124    77.061 r  delay/inv_delay_line/genblk1[49].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682    77.742    delay/inv_delay_line/genblk1[50].inv_pair_unit/a
    SLICE_X33Y11         LUT1 (Prop_lut1_I0_O)        0.124    77.866 f  delay/inv_delay_line/genblk1[50].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    78.129    delay/inv_delay_line/genblk1[50].inv_pair_unit/trans
    SLICE_X33Y11         LUT1 (Prop_lut1_I0_O)        0.124    78.253 r  delay/inv_delay_line/genblk1[50].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.740    78.993    delay/inv_delay_line/genblk1[51].inv_pair_unit/a
    SLICE_X32Y11         LUT1 (Prop_lut1_I0_O)        0.124    79.117 f  delay/inv_delay_line/genblk1[51].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452    79.569    delay/inv_delay_line/genblk1[51].inv_pair_unit/trans
    SLICE_X32Y11         LUT1 (Prop_lut1_I0_O)        0.124    79.693 r  delay/inv_delay_line/genblk1[51].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.689    80.382    delay/inv_delay_line/genblk1[52].inv_pair_unit/a
    SLICE_X32Y11         LUT1 (Prop_lut1_I0_O)        0.124    80.506 f  delay/inv_delay_line/genblk1[52].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282    80.788    delay/inv_delay_line/genblk1[52].inv_pair_unit/trans
    SLICE_X32Y11         LUT1 (Prop_lut1_I0_O)        0.124    80.912 r  delay/inv_delay_line/genblk1[52].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.456    81.368    delay/inv_delay_line/genblk1[53].inv_pair_unit/a
    SLICE_X32Y9          LUT1 (Prop_lut1_I0_O)        0.124    81.492 f  delay/inv_delay_line/genblk1[53].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452    81.944    delay/inv_delay_line/genblk1[53].inv_pair_unit/trans
    SLICE_X32Y9          LUT1 (Prop_lut1_I0_O)        0.124    82.068 r  delay/inv_delay_line/genblk1[53].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.702    82.770    delay/inv_delay_line/genblk1[54].inv_pair_unit/a
    SLICE_X32Y9          LUT1 (Prop_lut1_I0_O)        0.124    82.894 f  delay/inv_delay_line/genblk1[54].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282    83.176    delay/inv_delay_line/genblk1[54].inv_pair_unit/trans
    SLICE_X32Y9          LUT1 (Prop_lut1_I0_O)        0.124    83.300 r  delay/inv_delay_line/genblk1[54].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.578    83.878    delay/inv_delay_line/genblk1[55].inv_pair_unit/a
    SLICE_X31Y11         LUT1 (Prop_lut1_I0_O)        0.124    84.002 f  delay/inv_delay_line/genblk1[55].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433    84.434    delay/inv_delay_line/genblk1[55].inv_pair_unit/trans
    SLICE_X31Y11         LUT1 (Prop_lut1_I0_O)        0.124    84.558 r  delay/inv_delay_line/genblk1[55].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682    85.240    delay/inv_delay_line/genblk1[56].inv_pair_unit/a
    SLICE_X31Y11         LUT1 (Prop_lut1_I0_O)        0.124    85.364 f  delay/inv_delay_line/genblk1[56].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    85.627    delay/inv_delay_line/genblk1[56].inv_pair_unit/trans
    SLICE_X31Y11         LUT1 (Prop_lut1_I0_O)        0.124    85.751 r  delay/inv_delay_line/genblk1[56].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.657    86.408    delay/inv_delay_line/genblk1[57].inv_pair_unit/a
    SLICE_X31Y11         LUT1 (Prop_lut1_I0_O)        0.152    86.560 f  delay/inv_delay_line/genblk1[57].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.669    87.229    delay/inv_delay_line/genblk1[57].inv_pair_unit/trans
    SLICE_X31Y11         LUT1 (Prop_lut1_I0_O)        0.360    87.589 r  delay/inv_delay_line/genblk1[57].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.451    88.039    delay/inv_delay_line/genblk1[58].inv_pair_unit/a
    SLICE_X31Y11         LUT1 (Prop_lut1_I0_O)        0.351    88.390 f  delay/inv_delay_line/genblk1[58].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.644    89.034    delay/inv_delay_line/genblk1[58].inv_pair_unit/trans
    SLICE_X31Y11         LUT1 (Prop_lut1_I0_O)        0.361    89.395 r  delay/inv_delay_line/genblk1[58].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.359    89.754    delay/inv_delay_line/genblk1[59].inv_pair_unit/a
    SLICE_X31Y10         LUT1 (Prop_lut1_I0_O)        0.327    90.081 f  delay/inv_delay_line/genblk1[59].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433    90.514    delay/inv_delay_line/genblk1[59].inv_pair_unit/trans
    SLICE_X31Y10         LUT1 (Prop_lut1_I0_O)        0.124    90.638 r  delay/inv_delay_line/genblk1[59].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682    91.319    delay/inv_delay_line/genblk1[60].inv_pair_unit/a
    SLICE_X31Y10         LUT1 (Prop_lut1_I0_O)        0.124    91.443 f  delay/inv_delay_line/genblk1[60].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    91.706    delay/inv_delay_line/genblk1[60].inv_pair_unit/trans
    SLICE_X31Y10         LUT1 (Prop_lut1_I0_O)        0.124    91.830 r  delay/inv_delay_line/genblk1[60].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.740    92.570    delay/inv_delay_line/genblk1[61].inv_pair_unit/a
    SLICE_X30Y10         LUT1 (Prop_lut1_I0_O)        0.124    92.694 f  delay/inv_delay_line/genblk1[61].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452    93.146    delay/inv_delay_line/genblk1[61].inv_pair_unit/trans
    SLICE_X30Y10         LUT1 (Prop_lut1_I0_O)        0.124    93.270 r  delay/inv_delay_line/genblk1[61].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.702    93.972    delay/inv_delay_line/genblk1[62].inv_pair_unit/a
    SLICE_X30Y10         LUT1 (Prop_lut1_I0_O)        0.124    94.096 f  delay/inv_delay_line/genblk1[62].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282    94.378    delay/inv_delay_line/genblk1[62].inv_pair_unit/trans
    SLICE_X30Y10         LUT1 (Prop_lut1_I0_O)        0.124    94.502 r  delay/inv_delay_line/genblk1[62].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.847    95.349    delay/inv_delay_line/genblk1[63].inv_pair_unit/a
    SLICE_X29Y10         LUT1 (Prop_lut1_I0_O)        0.124    95.473 f  delay/inv_delay_line/genblk1[63].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433    95.905    delay/inv_delay_line/genblk1[63].inv_pair_unit/trans
    SLICE_X29Y10         LUT1 (Prop_lut1_I0_O)        0.124    96.029 r  delay/inv_delay_line/genblk1[63].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           1.116    97.146    delay/inv_delay_line/genblk1[64].inv_pair_unit/a
    SLICE_X31Y7          LUT1 (Prop_lut1_I0_O)        0.124    97.270 f  delay/inv_delay_line/genblk1[64].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433    97.702    delay/inv_delay_line/genblk1[64].inv_pair_unit/trans
    SLICE_X31Y7          LUT1 (Prop_lut1_I0_O)        0.124    97.826 r  delay/inv_delay_line/genblk1[64].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682    98.508    delay/inv_delay_line/genblk1[65].inv_pair_unit/a
    SLICE_X31Y7          LUT1 (Prop_lut1_I0_O)        0.124    98.632 f  delay/inv_delay_line/genblk1[65].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    98.895    delay/inv_delay_line/genblk1[65].inv_pair_unit/trans
    SLICE_X31Y7          LUT1 (Prop_lut1_I0_O)        0.124    99.019 r  delay/inv_delay_line/genblk1[65].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.743    99.762    delay/inv_delay_line/genblk1[66].inv_pair_unit/a
    SLICE_X30Y7          LUT1 (Prop_lut1_I0_O)        0.124    99.886 f  delay/inv_delay_line/genblk1[66].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452   100.338    delay/inv_delay_line/genblk1[66].inv_pair_unit/trans
    SLICE_X30Y7          LUT1 (Prop_lut1_I0_O)        0.124   100.462 r  delay/inv_delay_line/genblk1[66].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.701   101.162    delay/inv_delay_line/genblk1[67].inv_pair_unit/a
    SLICE_X30Y7          LUT1 (Prop_lut1_I0_O)        0.124   101.286 f  delay/inv_delay_line/genblk1[67].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282   101.568    delay/inv_delay_line/genblk1[67].inv_pair_unit/trans
    SLICE_X30Y7          LUT1 (Prop_lut1_I0_O)        0.124   101.692 r  delay/inv_delay_line/genblk1[67].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           1.006   102.699    delay/inv_delay_line/genblk1[68].inv_pair_unit/a
    SLICE_X31Y6          LUT1 (Prop_lut1_I0_O)        0.124   102.823 f  delay/inv_delay_line/genblk1[68].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   103.255    delay/inv_delay_line/genblk1[68].inv_pair_unit/trans
    SLICE_X31Y6          LUT1 (Prop_lut1_I0_O)        0.124   103.379 r  delay/inv_delay_line/genblk1[68].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682   104.061    delay/inv_delay_line/genblk1[69].inv_pair_unit/a
    SLICE_X31Y6          LUT1 (Prop_lut1_I0_O)        0.124   104.185 f  delay/inv_delay_line/genblk1[69].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   104.448    delay/inv_delay_line/genblk1[69].inv_pair_unit/trans
    SLICE_X31Y6          LUT1 (Prop_lut1_I0_O)        0.124   104.572 r  delay/inv_delay_line/genblk1[69].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.856   105.428    delay/inv_delay_line/genblk1[70].inv_pair_unit/a
    SLICE_X31Y6          LUT1 (Prop_lut1_I0_O)        0.152   105.580 f  delay/inv_delay_line/genblk1[70].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.669   106.249    delay/inv_delay_line/genblk1[70].inv_pair_unit/trans
    SLICE_X31Y6          LUT1 (Prop_lut1_I0_O)        0.360   106.609 r  delay/inv_delay_line/genblk1[70].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.451   107.059    delay/inv_delay_line/genblk1[71].inv_pair_unit/a
    SLICE_X31Y6          LUT1 (Prop_lut1_I0_O)        0.351   107.410 f  delay/inv_delay_line/genblk1[71].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.644   108.054    delay/inv_delay_line/genblk1[71].inv_pair_unit/trans
    SLICE_X31Y6          LUT1 (Prop_lut1_I0_O)        0.361   108.415 r  delay/inv_delay_line/genblk1[71].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.658   109.073    delay/inv_delay_line/genblk1[72].inv_pair_unit/a
    SLICE_X31Y5          LUT1 (Prop_lut1_I0_O)        0.327   109.400 f  delay/inv_delay_line/genblk1[72].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   109.833    delay/inv_delay_line/genblk1[72].inv_pair_unit/trans
    SLICE_X31Y5          LUT1 (Prop_lut1_I0_O)        0.124   109.957 r  delay/inv_delay_line/genblk1[72].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682   110.639    delay/inv_delay_line/genblk1[73].inv_pair_unit/a
    SLICE_X31Y5          LUT1 (Prop_lut1_I0_O)        0.124   110.763 f  delay/inv_delay_line/genblk1[73].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   111.026    delay/inv_delay_line/genblk1[73].inv_pair_unit/trans
    SLICE_X31Y5          LUT1 (Prop_lut1_I0_O)        0.124   111.150 r  delay/inv_delay_line/genblk1[73].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.740   111.889    delay/inv_delay_line/genblk1[74].inv_pair_unit/a
    SLICE_X30Y5          LUT1 (Prop_lut1_I0_O)        0.124   112.013 f  delay/inv_delay_line/genblk1[74].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452   112.465    delay/inv_delay_line/genblk1[74].inv_pair_unit/trans
    SLICE_X30Y5          LUT1 (Prop_lut1_I0_O)        0.124   112.589 r  delay/inv_delay_line/genblk1[74].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.702   113.291    delay/inv_delay_line/genblk1[75].inv_pair_unit/a
    SLICE_X30Y5          LUT1 (Prop_lut1_I0_O)        0.124   113.415 f  delay/inv_delay_line/genblk1[75].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282   113.697    delay/inv_delay_line/genblk1[75].inv_pair_unit/trans
    SLICE_X30Y5          LUT1 (Prop_lut1_I0_O)        0.124   113.821 r  delay/inv_delay_line/genblk1[75].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           1.087   114.908    delay/inv_delay_line/genblk1[76].inv_pair_unit/a
    SLICE_X31Y9          LUT1 (Prop_lut1_I0_O)        0.124   115.032 f  delay/inv_delay_line/genblk1[76].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   115.465    delay/inv_delay_line/genblk1[76].inv_pair_unit/trans
    SLICE_X31Y9          LUT1 (Prop_lut1_I0_O)        0.124   115.589 r  delay/inv_delay_line/genblk1[76].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682   116.271    delay/inv_delay_line/genblk1[77].inv_pair_unit/a
    SLICE_X31Y9          LUT1 (Prop_lut1_I0_O)        0.124   116.395 f  delay/inv_delay_line/genblk1[77].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   116.657    delay/inv_delay_line/genblk1[77].inv_pair_unit/trans
    SLICE_X31Y9          LUT1 (Prop_lut1_I0_O)        0.124   116.781 r  delay/inv_delay_line/genblk1[77].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.743   117.524    delay/inv_delay_line/genblk1[78].inv_pair_unit/a
    SLICE_X30Y9          LUT1 (Prop_lut1_I0_O)        0.124   117.648 f  delay/inv_delay_line/genblk1[78].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452   118.100    delay/inv_delay_line/genblk1[78].inv_pair_unit/trans
    SLICE_X30Y9          LUT1 (Prop_lut1_I0_O)        0.124   118.224 r  delay/inv_delay_line/genblk1[78].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.702   118.926    delay/inv_delay_line/genblk1[79].inv_pair_unit/a
    SLICE_X30Y9          LUT1 (Prop_lut1_I0_O)        0.124   119.050 f  delay/inv_delay_line/genblk1[79].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282   119.332    delay/inv_delay_line/genblk1[79].inv_pair_unit/trans
    SLICE_X30Y9          LUT1 (Prop_lut1_I0_O)        0.124   119.456 r  delay/inv_delay_line/genblk1[79].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.998   120.454    delay/inv_delay_line/genblk1[80].inv_pair_unit/a
    SLICE_X28Y8          LUT1 (Prop_lut1_I0_O)        0.124   120.578 f  delay/inv_delay_line/genblk1[80].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452   121.030    delay/inv_delay_line/genblk1[80].inv_pair_unit/trans
    SLICE_X28Y8          LUT1 (Prop_lut1_I0_O)        0.124   121.154 r  delay/inv_delay_line/genblk1[80].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.702   121.855    delay/inv_delay_line/genblk1[81].inv_pair_unit/a
    SLICE_X28Y8          LUT1 (Prop_lut1_I0_O)        0.124   121.979 f  delay/inv_delay_line/genblk1[81].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282   122.262    delay/inv_delay_line/genblk1[81].inv_pair_unit/trans
    SLICE_X28Y8          LUT1 (Prop_lut1_I0_O)        0.124   122.386 r  delay/inv_delay_line/genblk1[81].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.800   123.185    delay/inv_delay_line/genblk1[82].inv_pair_unit/a
    SLICE_X27Y8          LUT1 (Prop_lut1_I0_O)        0.124   123.309 f  delay/inv_delay_line/genblk1[82].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   123.742    delay/inv_delay_line/genblk1[82].inv_pair_unit/trans
    SLICE_X27Y8          LUT1 (Prop_lut1_I0_O)        0.124   123.866 r  delay/inv_delay_line/genblk1[82].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682   124.548    delay/inv_delay_line/genblk1[83].inv_pair_unit/a
    SLICE_X27Y8          LUT1 (Prop_lut1_I0_O)        0.124   124.672 f  delay/inv_delay_line/genblk1[83].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   124.935    delay/inv_delay_line/genblk1[83].inv_pair_unit/trans
    SLICE_X27Y8          LUT1 (Prop_lut1_I0_O)        0.124   125.059 r  delay/inv_delay_line/genblk1[83].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.740   125.798    delay/inv_delay_line/genblk1[84].inv_pair_unit/a
    SLICE_X26Y8          LUT1 (Prop_lut1_I0_O)        0.124   125.922 f  delay/inv_delay_line/genblk1[84].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452   126.374    delay/inv_delay_line/genblk1[84].inv_pair_unit/trans
    SLICE_X26Y8          LUT1 (Prop_lut1_I0_O)        0.124   126.498 r  delay/inv_delay_line/genblk1[84].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.702   127.200    delay/inv_delay_line/genblk1[85].inv_pair_unit/a
    SLICE_X26Y8          LUT1 (Prop_lut1_I0_O)        0.124   127.324 f  delay/inv_delay_line/genblk1[85].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282   127.606    delay/inv_delay_line/genblk1[85].inv_pair_unit/trans
    SLICE_X26Y8          LUT1 (Prop_lut1_I0_O)        0.124   127.730 r  delay/inv_delay_line/genblk1[85].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.417   128.147    delay/inv_delay_line/genblk1[86].inv_pair_unit/a
    SLICE_X27Y9          LUT1 (Prop_lut1_I0_O)        0.124   128.271 f  delay/inv_delay_line/genblk1[86].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   128.704    delay/inv_delay_line/genblk1[86].inv_pair_unit/trans
    SLICE_X27Y9          LUT1 (Prop_lut1_I0_O)        0.124   128.828 r  delay/inv_delay_line/genblk1[86].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682   129.510    delay/inv_delay_line/genblk1[87].inv_pair_unit/a
    SLICE_X27Y9          LUT1 (Prop_lut1_I0_O)        0.124   129.634 f  delay/inv_delay_line/genblk1[87].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   129.897    delay/inv_delay_line/genblk1[87].inv_pair_unit/trans
    SLICE_X27Y9          LUT1 (Prop_lut1_I0_O)        0.124   130.021 r  delay/inv_delay_line/genblk1[87].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.856   130.877    delay/inv_delay_line/genblk1[88].inv_pair_unit/a
    SLICE_X27Y9          LUT1 (Prop_lut1_I0_O)        0.152   131.029 f  delay/inv_delay_line/genblk1[88].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.669   131.697    delay/inv_delay_line/genblk1[88].inv_pair_unit/trans
    SLICE_X27Y9          LUT1 (Prop_lut1_I0_O)        0.360   132.057 r  delay/inv_delay_line/genblk1[88].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.452   132.509    delay/inv_delay_line/genblk1[89].inv_pair_unit/a
    SLICE_X27Y9          LUT1 (Prop_lut1_I0_O)        0.351   132.860 f  delay/inv_delay_line/genblk1[89].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.644   133.504    delay/inv_delay_line/genblk1[89].inv_pair_unit/trans
    SLICE_X27Y9          LUT1 (Prop_lut1_I0_O)        0.361   133.865 r  delay/inv_delay_line/genblk1[89].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.826   134.691    delay/inv_delay_line/genblk1[90].inv_pair_unit/a
    SLICE_X25Y9          LUT1 (Prop_lut1_I0_O)        0.327   135.018 f  delay/inv_delay_line/genblk1[90].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   135.450    delay/inv_delay_line/genblk1[90].inv_pair_unit/trans
    SLICE_X25Y9          LUT1 (Prop_lut1_I0_O)        0.124   135.574 r  delay/inv_delay_line/genblk1[90].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682   136.256    delay/inv_delay_line/genblk1[91].inv_pair_unit/a
    SLICE_X25Y9          LUT1 (Prop_lut1_I0_O)        0.124   136.380 f  delay/inv_delay_line/genblk1[91].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   136.643    delay/inv_delay_line/genblk1[91].inv_pair_unit/trans
    SLICE_X25Y9          LUT1 (Prop_lut1_I0_O)        0.124   136.767 r  delay/inv_delay_line/genblk1[91].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.719   137.486    delay/inv_delay_line/genblk1[92].inv_pair_unit/a
    SLICE_X24Y9          LUT1 (Prop_lut1_I0_O)        0.124   137.609 f  delay/inv_delay_line/genblk1[92].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.444   138.053    delay/inv_delay_line/genblk1[92].inv_pair_unit/trans
    SLICE_X24Y9          LUT1 (Prop_lut1_I0_O)        0.124   138.177 r  delay/inv_delay_line/genblk1[92].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682   138.859    delay/inv_delay_line/genblk1[93].inv_pair_unit/a
    SLICE_X24Y9          LUT1 (Prop_lut1_I0_O)        0.124   138.983 f  delay/inv_delay_line/genblk1[93].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.280   139.263    delay/inv_delay_line/genblk1[93].inv_pair_unit/trans
    SLICE_X24Y9          LUT1 (Prop_lut1_I0_O)        0.124   139.387 r  delay/inv_delay_line/genblk1[93].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.973   140.360    delay/inv_delay_line/genblk1[94].inv_pair_unit/a
    SLICE_X29Y10         LUT1 (Prop_lut1_I0_O)        0.124   140.484 f  delay/inv_delay_line/genblk1[94].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   140.747    delay/inv_delay_line/genblk1[94].inv_pair_unit/trans
    SLICE_X29Y10         LUT1 (Prop_lut1_I0_O)        0.124   140.871 r  delay/inv_delay_line/genblk1[94].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.857   141.728    delay/inv_delay_line/genblk1[95].inv_pair_unit/a
    SLICE_X29Y10         LUT1 (Prop_lut1_I0_O)        0.152   141.880 f  delay/inv_delay_line/genblk1[95].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.669   142.548    delay/inv_delay_line/genblk1[95].inv_pair_unit/trans
    SLICE_X29Y10         LUT1 (Prop_lut1_I0_O)        0.360   142.908 r  delay/inv_delay_line/genblk1[95].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.452   143.360    delay/inv_delay_line/genblk1[96].inv_pair_unit/a
    SLICE_X29Y10         LUT1 (Prop_lut1_I0_O)        0.351   143.711 f  delay/inv_delay_line/genblk1[96].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.848   144.560    delay/inv_delay_line/genblk1[96].inv_pair_unit/trans
    SLICE_X29Y10         LUT1 (Prop_lut1_I0_O)        0.362   144.922 r  delay/inv_delay_line/genblk1[96].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           1.043   145.964    delay/inv_delay_line/genblk1[97].inv_pair_unit/a
    SLICE_X31Y13         LUT1 (Prop_lut1_I0_O)        0.327   146.291 f  delay/inv_delay_line/genblk1[97].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   146.554    delay/inv_delay_line/genblk1[97].inv_pair_unit/trans
    SLICE_X31Y13         LUT1 (Prop_lut1_I0_O)        0.124   146.678 r  delay/inv_delay_line/genblk1[97].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.743   147.421    delay/inv_delay_line/genblk1[98].inv_pair_unit/a
    SLICE_X30Y13         LUT1 (Prop_lut1_I0_O)        0.124   147.545 f  delay/inv_delay_line/genblk1[98].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452   147.997    delay/inv_delay_line/genblk1[98].inv_pair_unit/trans
    SLICE_X30Y13         LUT1 (Prop_lut1_I0_O)        0.124   148.121 r  delay/inv_delay_line/genblk1[98].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.702   148.823    delay/inv_delay_line/genblk1[99].inv_pair_unit/a
    SLICE_X30Y13         LUT1 (Prop_lut1_I0_O)        0.124   148.947 f  delay/inv_delay_line/genblk1[99].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282   149.229    delay/inv_delay_line/genblk1[99].inv_pair_unit/trans
    SLICE_X30Y13         LUT1 (Prop_lut1_I0_O)        0.124   149.353 r  delay/inv_delay_line/genblk1[99].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.722   150.075    delay/inv_delay_line/genblk1[100].inv_pair_unit/a
    SLICE_X31Y13         LUT1 (Prop_lut1_I0_O)        0.124   150.199 f  delay/inv_delay_line/genblk1[100].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   150.632    delay/inv_delay_line/genblk1[100].inv_pair_unit/trans
    SLICE_X31Y13         LUT1 (Prop_lut1_I0_O)        0.124   150.756 r  delay/inv_delay_line/genblk1[100].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.648   151.404    delay/inv_delay_line/genblk1[101].inv_pair_unit/a
    SLICE_X31Y12         LUT1 (Prop_lut1_I0_O)        0.124   151.528 f  delay/inv_delay_line/genblk1[101].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   151.961    delay/inv_delay_line/genblk1[101].inv_pair_unit/trans
    SLICE_X31Y12         LUT1 (Prop_lut1_I0_O)        0.124   152.085 r  delay/inv_delay_line/genblk1[101].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.530   152.614    delay/inv_delay_line/genblk1[102].inv_pair_unit/a
    SLICE_X30Y12         LUT1 (Prop_lut1_I0_O)        0.124   152.738 f  delay/inv_delay_line/genblk1[102].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452   153.190    delay/inv_delay_line/genblk1[102].inv_pair_unit/trans
    SLICE_X30Y12         LUT1 (Prop_lut1_I0_O)        0.124   153.314 r  delay/inv_delay_line/genblk1[102].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.668   153.982    delay/inv_delay_line/genblk1[103].inv_pair_unit/a
    SLICE_X33Y13         LUT1 (Prop_lut1_I0_O)        0.124   154.106 f  delay/inv_delay_line/genblk1[103].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   154.539    delay/inv_delay_line/genblk1[103].inv_pair_unit/trans
    SLICE_X33Y13         LUT1 (Prop_lut1_I0_O)        0.124   154.663 r  delay/inv_delay_line/genblk1[103].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682   155.345    delay/inv_delay_line/genblk1[104].inv_pair_unit/a
    SLICE_X33Y13         LUT1 (Prop_lut1_I0_O)        0.124   155.469 f  delay/inv_delay_line/genblk1[104].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   155.732    delay/inv_delay_line/genblk1[104].inv_pair_unit/trans
    SLICE_X33Y13         LUT1 (Prop_lut1_I0_O)        0.124   155.856 r  delay/inv_delay_line/genblk1[104].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           1.127   156.983    delay/inv_delay_line/genblk1[105].inv_pair_unit/a
    SLICE_X33Y13         LUT1 (Prop_lut1_I0_O)        0.152   157.135 f  delay/inv_delay_line/genblk1[105].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.669   157.804    delay/inv_delay_line/genblk1[105].inv_pair_unit/trans
    SLICE_X33Y13         LUT1 (Prop_lut1_I0_O)        0.360   158.164 r  delay/inv_delay_line/genblk1[105].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.452   158.616    delay/inv_delay_line/genblk1[106].inv_pair_unit/a
    SLICE_X33Y13         LUT1 (Prop_lut1_I0_O)        0.351   158.967 f  delay/inv_delay_line/genblk1[106].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.644   159.610    delay/inv_delay_line/genblk1[106].inv_pair_unit/trans
    SLICE_X33Y13         LUT1 (Prop_lut1_I0_O)        0.361   159.971 r  delay/inv_delay_line/genblk1[106].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.874   160.845    delay/inv_delay_line/genblk1[107].inv_pair_unit/a
    SLICE_X32Y12         LUT1 (Prop_lut1_I0_O)        0.327   161.172 f  delay/inv_delay_line/genblk1[107].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452   161.624    delay/inv_delay_line/genblk1[107].inv_pair_unit/trans
    SLICE_X32Y12         LUT1 (Prop_lut1_I0_O)        0.124   161.748 r  delay/inv_delay_line/genblk1[107].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.702   162.450    delay/inv_delay_line/genblk1[108].inv_pair_unit/a
    SLICE_X32Y12         LUT1 (Prop_lut1_I0_O)        0.124   162.574 f  delay/inv_delay_line/genblk1[108].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.844   163.418    delay/inv_delay_line/genblk1[108].inv_pair_unit/trans
    SLICE_X32Y12         LUT1 (Prop_lut1_I0_O)        0.124   163.542 r  delay/inv_delay_line/genblk1[108].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.854   164.396    delay/inv_delay_line/genblk1[109].inv_pair_unit/a
    SLICE_X32Y12         LUT1 (Prop_lut1_I0_O)        0.152   164.548 f  delay/inv_delay_line/genblk1[109].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.684   165.232    delay/inv_delay_line/genblk1[109].inv_pair_unit/trans
    SLICE_X32Y12         LUT1 (Prop_lut1_I0_O)        0.374   165.606 r  delay/inv_delay_line/genblk1[109].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.485   166.091    delay/inv_delay_line/genblk1[110].inv_pair_unit/a
    SLICE_X32Y12         LUT1 (Prop_lut1_I0_O)        0.353   166.444 f  delay/inv_delay_line/genblk1[110].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.426   166.870    delay/inv_delay_line/genblk1[110].inv_pair_unit/trans
    SLICE_X32Y12         LUT1 (Prop_lut1_I0_O)        0.348   167.218 r  delay/inv_delay_line/genblk1[110].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.979   168.196    delay/inv_delay_line/genblk1[111].inv_pair_unit/a
    SLICE_X30Y12         LUT1 (Prop_lut1_I0_O)        0.331   168.527 f  delay/inv_delay_line/genblk1[111].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282   168.809    delay/inv_delay_line/genblk1[111].inv_pair_unit/trans
    SLICE_X30Y12         LUT1 (Prop_lut1_I0_O)        0.124   168.933 r  delay/inv_delay_line/genblk1[111].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.834   169.767    delay/inv_delay_line/genblk1[112].inv_pair_unit/a
    SLICE_X32Y14         LUT1 (Prop_lut1_I0_O)        0.124   169.891 f  delay/inv_delay_line/genblk1[112].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452   170.343    delay/inv_delay_line/genblk1[112].inv_pair_unit/trans
    SLICE_X32Y14         LUT1 (Prop_lut1_I0_O)        0.124   170.467 r  delay/inv_delay_line/genblk1[112].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.702   171.169    delay/inv_delay_line/genblk1[113].inv_pair_unit/a
    SLICE_X32Y14         LUT1 (Prop_lut1_I0_O)        0.124   171.293 f  delay/inv_delay_line/genblk1[113].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282   171.575    delay/inv_delay_line/genblk1[113].inv_pair_unit/trans
    SLICE_X32Y14         LUT1 (Prop_lut1_I0_O)        0.124   171.699 r  delay/inv_delay_line/genblk1[113].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.718   172.417    delay/inv_delay_line/genblk1[114].inv_pair_unit/a
    SLICE_X33Y14         LUT1 (Prop_lut1_I0_O)        0.124   172.541 f  delay/inv_delay_line/genblk1[114].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   172.974    delay/inv_delay_line/genblk1[114].inv_pair_unit/trans
    SLICE_X33Y14         LUT1 (Prop_lut1_I0_O)        0.124   173.098 r  delay/inv_delay_line/genblk1[114].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682   173.779    delay/inv_delay_line/genblk1[115].inv_pair_unit/a
    SLICE_X33Y14         LUT1 (Prop_lut1_I0_O)        0.124   173.903 f  delay/inv_delay_line/genblk1[115].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   174.166    delay/inv_delay_line/genblk1[115].inv_pair_unit/trans
    SLICE_X33Y14         LUT1 (Prop_lut1_I0_O)        0.124   174.290 r  delay/inv_delay_line/genblk1[115].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.832   175.122    delay/inv_delay_line/genblk1[116].inv_pair_unit/a
    SLICE_X31Y15         LUT1 (Prop_lut1_I0_O)        0.124   175.246 f  delay/inv_delay_line/genblk1[116].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   175.679    delay/inv_delay_line/genblk1[116].inv_pair_unit/trans
    SLICE_X31Y15         LUT1 (Prop_lut1_I0_O)        0.124   175.803 r  delay/inv_delay_line/genblk1[116].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682   176.484    delay/inv_delay_line/genblk1[117].inv_pair_unit/a
    SLICE_X31Y15         LUT1 (Prop_lut1_I0_O)        0.124   176.608 f  delay/inv_delay_line/genblk1[117].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   176.871    delay/inv_delay_line/genblk1[117].inv_pair_unit/trans
    SLICE_X31Y15         LUT1 (Prop_lut1_I0_O)        0.124   176.995 r  delay/inv_delay_line/genblk1[117].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.466   177.461    delay/inv_delay_line/genblk1[118].inv_pair_unit/a
    SLICE_X31Y15         LUT1 (Prop_lut1_I0_O)        0.119   177.580 f  delay/inv_delay_line/genblk1[118].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.669   178.249    delay/inv_delay_line/genblk1[118].inv_pair_unit/trans
    SLICE_X31Y15         LUT1 (Prop_lut1_I0_O)        0.360   178.609 r  delay/inv_delay_line/genblk1[118].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.451   179.060    delay/inv_delay_line/genblk1[119].inv_pair_unit/a
    SLICE_X31Y15         LUT1 (Prop_lut1_I0_O)        0.351   179.411 f  delay/inv_delay_line/genblk1[119].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.644   180.054    delay/inv_delay_line/genblk1[119].inv_pair_unit/trans
    SLICE_X31Y15         LUT1 (Prop_lut1_I0_O)        0.361   180.415 r  delay/inv_delay_line/genblk1[119].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.659   181.075    delay/inv_delay_line/genblk1[120].inv_pair_unit/a
    SLICE_X31Y16         LUT1 (Prop_lut1_I0_O)        0.327   181.402 f  delay/inv_delay_line/genblk1[120].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   181.834    delay/inv_delay_line/genblk1[120].inv_pair_unit/trans
    SLICE_X31Y16         LUT1 (Prop_lut1_I0_O)        0.124   181.958 r  delay/inv_delay_line/genblk1[120].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.530   182.488    delay/inv_delay_line/genblk1[121].inv_pair_unit/a
    SLICE_X30Y16         LUT1 (Prop_lut1_I0_O)        0.124   182.612 f  delay/inv_delay_line/genblk1[121].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452   183.064    delay/inv_delay_line/genblk1[121].inv_pair_unit/trans
    SLICE_X30Y16         LUT1 (Prop_lut1_I0_O)        0.124   183.188 r  delay/inv_delay_line/genblk1[121].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.702   183.890    delay/inv_delay_line/genblk1[122].inv_pair_unit/a
    SLICE_X30Y16         LUT1 (Prop_lut1_I0_O)        0.124   184.014 f  delay/inv_delay_line/genblk1[122].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282   184.296    delay/inv_delay_line/genblk1[122].inv_pair_unit/trans
    SLICE_X30Y16         LUT1 (Prop_lut1_I0_O)        0.124   184.420 r  delay/inv_delay_line/genblk1[122].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.854   185.274    delay/inv_delay_line/genblk1[123].inv_pair_unit/a
    SLICE_X30Y16         LUT1 (Prop_lut1_I0_O)        0.152   185.426 f  delay/inv_delay_line/genblk1[123].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.684   186.110    delay/inv_delay_line/genblk1[123].inv_pair_unit/trans
    SLICE_X30Y16         LUT1 (Prop_lut1_I0_O)        0.374   186.484 r  delay/inv_delay_line/genblk1[123].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.485   186.969    delay/inv_delay_line/genblk1[124].inv_pair_unit/a
    SLICE_X30Y16         LUT1 (Prop_lut1_I0_O)        0.353   187.322 f  delay/inv_delay_line/genblk1[124].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.848   188.169    delay/inv_delay_line/genblk1[124].inv_pair_unit/trans
    SLICE_X30Y16         LUT1 (Prop_lut1_I0_O)        0.384   188.553 r  delay/inv_delay_line/genblk1[124].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.422   188.976    delay/inv_delay_line/genblk1[125].inv_pair_unit/a
    SLICE_X31Y16         LUT1 (Prop_lut1_I0_O)        0.331   189.307 f  delay/inv_delay_line/genblk1[125].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   189.570    delay/inv_delay_line/genblk1[125].inv_pair_unit/trans
    SLICE_X31Y16         LUT1 (Prop_lut1_I0_O)        0.124   189.694 r  delay/inv_delay_line/genblk1[125].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.857   190.550    delay/inv_delay_line/genblk1[126].inv_pair_unit/a
    SLICE_X31Y16         LUT1 (Prop_lut1_I0_O)        0.152   190.702 f  delay/inv_delay_line/genblk1[126].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.669   191.371    delay/inv_delay_line/genblk1[126].inv_pair_unit/trans
    SLICE_X31Y16         LUT1 (Prop_lut1_I0_O)        0.360   191.731 r  delay/inv_delay_line/genblk1[126].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.452   192.183    delay/inv_delay_line/genblk1[127].inv_pair_unit/a
    SLICE_X31Y16         LUT1 (Prop_lut1_I0_O)        0.351   192.534 f  delay/inv_delay_line/genblk1[127].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.848   193.383    delay/inv_delay_line/genblk1[127].inv_pair_unit/trans
    SLICE_X31Y16         LUT1 (Prop_lut1_I0_O)        0.362   193.745 r  delay/inv_delay_line/genblk1[127].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.720   194.465    delay/inv_delay_line/genblk1[128].inv_pair_unit/a
    SLICE_X33Y19         LUT1 (Prop_lut1_I0_O)        0.327   194.792 f  delay/inv_delay_line/genblk1[128].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.845   195.636    delay/inv_delay_line/genblk1[128].inv_pair_unit/trans
    SLICE_X33Y19         LUT1 (Prop_lut1_I0_O)        0.124   195.760 r  delay/inv_delay_line/genblk1[128].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.445   196.205    delay/inv_delay_line/genblk1[129].inv_pair_unit/a
    SLICE_X33Y19         LUT1 (Prop_lut1_I0_O)        0.150   196.355 f  delay/inv_delay_line/genblk1[129].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.436   196.792    delay/inv_delay_line/genblk1[129].inv_pair_unit/trans
    SLICE_X33Y19         LUT1 (Prop_lut1_I0_O)        0.326   197.118 r  delay/inv_delay_line/genblk1[129].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.883   198.000    delay/inv_delay_line/genblk1[130].inv_pair_unit/a
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.124   198.124 f  delay/inv_delay_line/genblk1[130].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452   198.576    delay/inv_delay_line/genblk1[130].inv_pair_unit/trans
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.124   198.700 r  delay/inv_delay_line/genblk1[130].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.702   199.402    delay/inv_delay_line/genblk1[131].inv_pair_unit/a
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.124   199.526 f  delay/inv_delay_line/genblk1[131].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282   199.808    delay/inv_delay_line/genblk1[131].inv_pair_unit/trans
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.124   199.932 r  delay/inv_delay_line/genblk1[131].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.487   200.419    delay/inv_delay_line/genblk1[132].inv_pair_unit/a
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.117   200.536 f  delay/inv_delay_line/genblk1[132].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.684   201.220    delay/inv_delay_line/genblk1[132].inv_pair_unit/trans
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.374   201.594 r  delay/inv_delay_line/genblk1[132].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.485   202.079    delay/inv_delay_line/genblk1[133].inv_pair_unit/a
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.353   202.432 f  delay/inv_delay_line/genblk1[133].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.848   203.280    delay/inv_delay_line/genblk1[133].inv_pair_unit/trans
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.384   203.664 r  delay/inv_delay_line/genblk1[133].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.864   204.528    delay/inv_delay_line/genblk1[134].inv_pair_unit/a
    SLICE_X33Y19         LUT1 (Prop_lut1_I0_O)        0.361   204.889 f  delay/inv_delay_line/genblk1[134].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.268   205.157    delay/inv_delay_line/genblk1[134].inv_pair_unit/trans
    SLICE_X33Y19         LUT1 (Prop_lut1_I0_O)        0.322   205.479 r  delay/inv_delay_line/genblk1[134].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.872   206.351    delay/inv_delay_line/genblk1[135].inv_pair_unit/a
    SLICE_X35Y20         LUT1 (Prop_lut1_I0_O)        0.332   206.683 f  delay/inv_delay_line/genblk1[135].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   207.116    delay/inv_delay_line/genblk1[135].inv_pair_unit/trans
    SLICE_X35Y20         LUT1 (Prop_lut1_I0_O)        0.124   207.240 r  delay/inv_delay_line/genblk1[135].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682   207.921    delay/inv_delay_line/genblk1[136].inv_pair_unit/a
    SLICE_X35Y20         LUT1 (Prop_lut1_I0_O)        0.124   208.045 f  delay/inv_delay_line/genblk1[136].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   208.308    delay/inv_delay_line/genblk1[136].inv_pair_unit/trans
    SLICE_X35Y20         LUT1 (Prop_lut1_I0_O)        0.124   208.432 r  delay/inv_delay_line/genblk1[136].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.719   209.151    delay/inv_delay_line/genblk1[137].inv_pair_unit/a
    SLICE_X34Y20         LUT1 (Prop_lut1_I0_O)        0.124   209.275 f  delay/inv_delay_line/genblk1[137].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.444   209.719    delay/inv_delay_line/genblk1[137].inv_pair_unit/trans
    SLICE_X34Y20         LUT1 (Prop_lut1_I0_O)        0.124   209.843 r  delay/inv_delay_line/genblk1[137].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682   210.524    delay/inv_delay_line/genblk1[138].inv_pair_unit/a
    SLICE_X34Y20         LUT1 (Prop_lut1_I0_O)        0.124   210.648 f  delay/inv_delay_line/genblk1[138].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.280   210.928    delay/inv_delay_line/genblk1[138].inv_pair_unit/trans
    SLICE_X34Y20         LUT1 (Prop_lut1_I0_O)        0.124   211.052 r  delay/inv_delay_line/genblk1[138].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.827   211.879    delay/inv_delay_line/genblk1[139].inv_pair_unit/a
    SLICE_X34Y19         LUT1 (Prop_lut1_I0_O)        0.124   212.003 f  delay/inv_delay_line/genblk1[139].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.444   212.447    delay/inv_delay_line/genblk1[139].inv_pair_unit/trans
    SLICE_X34Y19         LUT1 (Prop_lut1_I0_O)        0.124   212.571 r  delay/inv_delay_line/genblk1[139].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682   213.253    delay/inv_delay_line/genblk1[140].inv_pair_unit/a
    SLICE_X34Y19         LUT1 (Prop_lut1_I0_O)        0.124   213.377 f  delay/inv_delay_line/genblk1[140].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.853   214.229    delay/inv_delay_line/genblk1[140].inv_pair_unit/trans
    SLICE_X34Y19         LUT1 (Prop_lut1_I0_O)        0.124   214.353 r  delay/inv_delay_line/genblk1[140].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.439   214.792    delay/inv_delay_line/genblk1[141].inv_pair_unit/a
    SLICE_X34Y19         LUT1 (Prop_lut1_I0_O)        0.119   214.911 f  delay/inv_delay_line/genblk1[141].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.682   215.594    delay/inv_delay_line/genblk1[141].inv_pair_unit/trans
    SLICE_X34Y19         LUT1 (Prop_lut1_I0_O)        0.360   215.954 r  delay/inv_delay_line/genblk1[141].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.451   216.404    delay/inv_delay_line/genblk1[142].inv_pair_unit/a
    SLICE_X34Y19         LUT1 (Prop_lut1_I0_O)        0.351   216.755 f  delay/inv_delay_line/genblk1[142].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.426   217.181    delay/inv_delay_line/genblk1[142].inv_pair_unit/trans
    SLICE_X34Y19         LUT1 (Prop_lut1_I0_O)        0.328   217.509 r  delay/inv_delay_line/genblk1[142].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.658   218.167    delay/inv_delay_line/genblk1[143].inv_pair_unit/a
    SLICE_X35Y18         LUT1 (Prop_lut1_I0_O)        0.327   218.494 f  delay/inv_delay_line/genblk1[143].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   218.927    delay/inv_delay_line/genblk1[143].inv_pair_unit/trans
    SLICE_X35Y18         LUT1 (Prop_lut1_I0_O)        0.124   219.051 r  delay/inv_delay_line/genblk1[143].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682   219.733    delay/inv_delay_line/genblk1[144].inv_pair_unit/a
    SLICE_X35Y18         LUT1 (Prop_lut1_I0_O)        0.124   219.857 f  delay/inv_delay_line/genblk1[144].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   220.120    delay/inv_delay_line/genblk1[144].inv_pair_unit/trans
    SLICE_X35Y18         LUT1 (Prop_lut1_I0_O)        0.124   220.244 r  delay/inv_delay_line/genblk1[144].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.719   220.962    delay/inv_delay_line/genblk1[145].inv_pair_unit/a
    SLICE_X34Y18         LUT1 (Prop_lut1_I0_O)        0.124   221.086 f  delay/inv_delay_line/genblk1[145].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.444   221.530    delay/inv_delay_line/genblk1[145].inv_pair_unit/trans
    SLICE_X34Y18         LUT1 (Prop_lut1_I0_O)        0.124   221.654 r  delay/inv_delay_line/genblk1[145].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682   222.336    delay/inv_delay_line/genblk1[146].inv_pair_unit/a
    SLICE_X34Y18         LUT1 (Prop_lut1_I0_O)        0.124   222.460 f  delay/inv_delay_line/genblk1[146].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.280   222.739    delay/inv_delay_line/genblk1[146].inv_pair_unit/trans
    SLICE_X34Y18         LUT1 (Prop_lut1_I0_O)        0.124   222.863 r  delay/inv_delay_line/genblk1[146].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.798   223.662    delay/inv_delay_line/genblk1[147].inv_pair_unit/a
    SLICE_X37Y18         LUT1 (Prop_lut1_I0_O)        0.124   223.786 f  delay/inv_delay_line/genblk1[147].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   224.218    delay/inv_delay_line/genblk1[147].inv_pair_unit/trans
    SLICE_X37Y18         LUT1 (Prop_lut1_I0_O)        0.124   224.342 r  delay/inv_delay_line/genblk1[147].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682   225.024    delay/inv_delay_line/genblk1[148].inv_pair_unit/a
    SLICE_X37Y18         LUT1 (Prop_lut1_I0_O)        0.124   225.148 f  delay/inv_delay_line/genblk1[148].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   225.411    delay/inv_delay_line/genblk1[148].inv_pair_unit/trans
    SLICE_X37Y18         LUT1 (Prop_lut1_I0_O)        0.124   225.535 r  delay/inv_delay_line/genblk1[148].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.466   226.001    delay/inv_delay_line/genblk1[149].inv_pair_unit/a
    SLICE_X37Y18         LUT1 (Prop_lut1_I0_O)        0.119   226.120 f  delay/inv_delay_line/genblk1[149].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.669   226.789    delay/inv_delay_line/genblk1[149].inv_pair_unit/trans
    SLICE_X37Y18         LUT1 (Prop_lut1_I0_O)        0.360   227.149 r  delay/inv_delay_line/genblk1[149].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.451   227.599    delay/inv_delay_line/genblk1[150].inv_pair_unit/a
    SLICE_X37Y18         LUT1 (Prop_lut1_I0_O)        0.351   227.950 f  delay/inv_delay_line/genblk1[150].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.644   228.594    delay/inv_delay_line/genblk1[150].inv_pair_unit/trans
    SLICE_X37Y18         LUT1 (Prop_lut1_I0_O)        0.361   228.955 r  delay/inv_delay_line/genblk1[150].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.652   229.607    delay/inv_delay_line/genblk1[151].inv_pair_unit/a
    SLICE_X37Y19         LUT1 (Prop_lut1_I0_O)        0.327   229.934 f  delay/inv_delay_line/genblk1[151].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   230.367    delay/inv_delay_line/genblk1[151].inv_pair_unit/trans
    SLICE_X37Y19         LUT1 (Prop_lut1_I0_O)        0.124   230.491 r  delay/inv_delay_line/genblk1[151].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682   231.173    delay/inv_delay_line/genblk1[152].inv_pair_unit/a
    SLICE_X37Y19         LUT1 (Prop_lut1_I0_O)        0.124   231.297 f  delay/inv_delay_line/genblk1[152].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   231.560    delay/inv_delay_line/genblk1[152].inv_pair_unit/trans
    SLICE_X37Y19         LUT1 (Prop_lut1_I0_O)        0.124   231.684 r  delay/inv_delay_line/genblk1[152].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.743   232.427    delay/inv_delay_line/genblk1[153].inv_pair_unit/a
    SLICE_X36Y19         LUT1 (Prop_lut1_I0_O)        0.124   232.551 f  delay/inv_delay_line/genblk1[153].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452   233.003    delay/inv_delay_line/genblk1[153].inv_pair_unit/trans
    SLICE_X36Y19         LUT1 (Prop_lut1_I0_O)        0.124   233.127 r  delay/inv_delay_line/genblk1[153].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.689   233.816    delay/inv_delay_line/genblk1[154].inv_pair_unit/a
    SLICE_X36Y19         LUT1 (Prop_lut1_I0_O)        0.124   233.940 f  delay/inv_delay_line/genblk1[154].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282   234.222    delay/inv_delay_line/genblk1[154].inv_pair_unit/trans
    SLICE_X36Y19         LUT1 (Prop_lut1_I0_O)        0.124   234.346 r  delay/inv_delay_line/genblk1[154].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           1.129   235.475    delay/inv_delay_line/genblk1[155].inv_pair_unit/a
    SLICE_X38Y16         LUT1 (Prop_lut1_I0_O)        0.124   235.599 f  delay/inv_delay_line/genblk1[155].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.444   236.043    delay/inv_delay_line/genblk1[155].inv_pair_unit/trans
    SLICE_X38Y16         LUT1 (Prop_lut1_I0_O)        0.124   236.167 r  delay/inv_delay_line/genblk1[155].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682   236.848    delay/inv_delay_line/genblk1[156].inv_pair_unit/a
    SLICE_X38Y16         LUT1 (Prop_lut1_I0_O)        0.124   236.972 f  delay/inv_delay_line/genblk1[156].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.280   237.252    delay/inv_delay_line/genblk1[156].inv_pair_unit/trans
    SLICE_X38Y16         LUT1 (Prop_lut1_I0_O)        0.124   237.376 r  delay/inv_delay_line/genblk1[156].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.814   238.190    delay/inv_delay_line/genblk1[157].inv_pair_unit/a
    SLICE_X37Y16         LUT1 (Prop_lut1_I0_O)        0.124   238.314 f  delay/inv_delay_line/genblk1[157].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   238.747    delay/inv_delay_line/genblk1[157].inv_pair_unit/trans
    SLICE_X37Y16         LUT1 (Prop_lut1_I0_O)        0.124   238.871 r  delay/inv_delay_line/genblk1[157].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682   239.553    delay/inv_delay_line/genblk1[158].inv_pair_unit/a
    SLICE_X37Y16         LUT1 (Prop_lut1_I0_O)        0.124   239.677 f  delay/inv_delay_line/genblk1[158].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   239.940    delay/inv_delay_line/genblk1[158].inv_pair_unit/trans
    SLICE_X37Y16         LUT1 (Prop_lut1_I0_O)        0.124   240.064 r  delay/inv_delay_line/genblk1[158].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.740   240.803    delay/inv_delay_line/genblk1[159].inv_pair_unit/a
    SLICE_X36Y16         LUT1 (Prop_lut1_I0_O)        0.124   240.927 f  delay/inv_delay_line/genblk1[159].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452   241.379    delay/inv_delay_line/genblk1[159].inv_pair_unit/trans
    SLICE_X36Y16         LUT1 (Prop_lut1_I0_O)        0.124   241.503 r  delay/inv_delay_line/genblk1[159].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.702   242.205    delay/inv_delay_line/genblk1[160].inv_pair_unit/a
    SLICE_X36Y16         LUT1 (Prop_lut1_I0_O)        0.124   242.329 f  delay/inv_delay_line/genblk1[160].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282   242.611    delay/inv_delay_line/genblk1[160].inv_pair_unit/trans
    SLICE_X36Y16         LUT1 (Prop_lut1_I0_O)        0.124   242.735 r  delay/inv_delay_line/genblk1[160].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           1.060   243.795    delay/inv_delay_line/genblk1[161].inv_pair_unit/a
    SLICE_X33Y15         LUT1 (Prop_lut1_I0_O)        0.124   243.919 f  delay/inv_delay_line/genblk1[161].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   244.352    delay/inv_delay_line/genblk1[161].inv_pair_unit/trans
    SLICE_X33Y15         LUT1 (Prop_lut1_I0_O)        0.124   244.476 r  delay/inv_delay_line/genblk1[161].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.959   245.435    delay/inv_delay_line/genblk1[162].inv_pair_unit/a
    SLICE_X33Y17         LUT1 (Prop_lut1_I0_O)        0.124   245.559 f  delay/inv_delay_line/genblk1[162].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   245.992    delay/inv_delay_line/genblk1[162].inv_pair_unit/trans
    SLICE_X33Y17         LUT1 (Prop_lut1_I0_O)        0.124   246.116 r  delay/inv_delay_line/genblk1[162].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682   246.798    delay/inv_delay_line/genblk1[163].inv_pair_unit/a
    SLICE_X33Y17         LUT1 (Prop_lut1_I0_O)        0.124   246.922 f  delay/inv_delay_line/genblk1[163].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   247.185    delay/inv_delay_line/genblk1[163].inv_pair_unit/trans
    SLICE_X33Y17         LUT1 (Prop_lut1_I0_O)        0.124   247.309 r  delay/inv_delay_line/genblk1[163].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.743   248.052    delay/inv_delay_line/genblk1[164].inv_pair_unit/a
    SLICE_X32Y17         LUT1 (Prop_lut1_I0_O)        0.124   248.176 f  delay/inv_delay_line/genblk1[164].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452   248.628    delay/inv_delay_line/genblk1[164].inv_pair_unit/trans
    SLICE_X32Y17         LUT1 (Prop_lut1_I0_O)        0.124   248.752 r  delay/inv_delay_line/genblk1[164].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.702   249.453    delay/inv_delay_line/genblk1[165].inv_pair_unit/a
    SLICE_X32Y17         LUT1 (Prop_lut1_I0_O)        0.124   249.577 f  delay/inv_delay_line/genblk1[165].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282   249.859    delay/inv_delay_line/genblk1[165].inv_pair_unit/trans
    SLICE_X32Y17         LUT1 (Prop_lut1_I0_O)        0.124   249.983 r  delay/inv_delay_line/genblk1[165].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.808   250.792    delay/inv_delay_line/genblk1[166].inv_pair_unit/a
    SLICE_X33Y15         LUT1 (Prop_lut1_I0_O)        0.124   250.916 f  delay/inv_delay_line/genblk1[166].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   251.179    delay/inv_delay_line/genblk1[166].inv_pair_unit/trans
    SLICE_X33Y15         LUT1 (Prop_lut1_I0_O)        0.124   251.303 r  delay/inv_delay_line/genblk1[166].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.485   251.787    delay/inv_delay_line/genblk1[167].inv_pair_unit/a
    SLICE_X33Y15         LUT1 (Prop_lut1_I0_O)        0.119   251.906 f  delay/inv_delay_line/genblk1[167].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.669   252.575    delay/inv_delay_line/genblk1[167].inv_pair_unit/trans
    SLICE_X33Y15         LUT1 (Prop_lut1_I0_O)        0.360   252.935 r  delay/inv_delay_line/genblk1[167].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.423   253.358    delay/inv_delay_line/genblk1[168].inv_pair_unit/a
    SLICE_X33Y16         LUT1 (Prop_lut1_I0_O)        0.326   253.684 f  delay/inv_delay_line/genblk1[168].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   254.117    delay/inv_delay_line/genblk1[168].inv_pair_unit/trans
    SLICE_X33Y16         LUT1 (Prop_lut1_I0_O)        0.124   254.241 r  delay/inv_delay_line/genblk1[168].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682   254.922    delay/inv_delay_line/genblk1[169].inv_pair_unit/a
    SLICE_X33Y16         LUT1 (Prop_lut1_I0_O)        0.124   255.046 f  delay/inv_delay_line/genblk1[169].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   255.309    delay/inv_delay_line/genblk1[169].inv_pair_unit/trans
    SLICE_X33Y16         LUT1 (Prop_lut1_I0_O)        0.124   255.433 r  delay/inv_delay_line/genblk1[169].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.740   256.173    delay/inv_delay_line/genblk1[170].inv_pair_unit/a
    SLICE_X32Y16         LUT1 (Prop_lut1_I0_O)        0.124   256.297 f  delay/inv_delay_line/genblk1[170].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452   256.749    delay/inv_delay_line/genblk1[170].inv_pair_unit/trans
    SLICE_X32Y16         LUT1 (Prop_lut1_I0_O)        0.124   256.873 r  delay/inv_delay_line/genblk1[170].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.702   257.575    delay/inv_delay_line/genblk1[171].inv_pair_unit/a
    SLICE_X32Y16         LUT1 (Prop_lut1_I0_O)        0.124   257.699 f  delay/inv_delay_line/genblk1[171].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282   257.981    delay/inv_delay_line/genblk1[171].inv_pair_unit/trans
    SLICE_X32Y16         LUT1 (Prop_lut1_I0_O)        0.124   258.105 r  delay/inv_delay_line/genblk1[171].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.659   258.764    delay/inv_delay_line/genblk1[172].inv_pair_unit/a
    SLICE_X35Y15         LUT1 (Prop_lut1_I0_O)        0.124   258.888 f  delay/inv_delay_line/genblk1[172].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   259.321    delay/inv_delay_line/genblk1[172].inv_pair_unit/trans
    SLICE_X35Y15         LUT1 (Prop_lut1_I0_O)        0.124   259.445 r  delay/inv_delay_line/genblk1[172].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682   260.126    delay/inv_delay_line/genblk1[173].inv_pair_unit/a
    SLICE_X35Y15         LUT1 (Prop_lut1_I0_O)        0.124   260.250 f  delay/inv_delay_line/genblk1[173].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   260.513    delay/inv_delay_line/genblk1[173].inv_pair_unit/trans
    SLICE_X35Y15         LUT1 (Prop_lut1_I0_O)        0.124   260.637 r  delay/inv_delay_line/genblk1[173].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.722   261.359    delay/inv_delay_line/genblk1[174].inv_pair_unit/a
    SLICE_X34Y15         LUT1 (Prop_lut1_I0_O)        0.124   261.483 f  delay/inv_delay_line/genblk1[174].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.444   261.927    delay/inv_delay_line/genblk1[174].inv_pair_unit/trans
    SLICE_X34Y15         LUT1 (Prop_lut1_I0_O)        0.124   262.051 r  delay/inv_delay_line/genblk1[174].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682   262.733    delay/inv_delay_line/genblk1[175].inv_pair_unit/a
    SLICE_X34Y15         LUT1 (Prop_lut1_I0_O)        0.124   262.857 f  delay/inv_delay_line/genblk1[175].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.280   263.136    delay/inv_delay_line/genblk1[175].inv_pair_unit/trans
    SLICE_X34Y15         LUT1 (Prop_lut1_I0_O)        0.124   263.260 r  delay/inv_delay_line/genblk1[175].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.943   264.203    delay/inv_delay_line/genblk1[176].inv_pair_unit/a
    SLICE_X37Y14         LUT1 (Prop_lut1_I0_O)        0.124   264.327 f  delay/inv_delay_line/genblk1[176].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   264.760    delay/inv_delay_line/genblk1[176].inv_pair_unit/trans
    SLICE_X37Y14         LUT1 (Prop_lut1_I0_O)        0.124   264.884 r  delay/inv_delay_line/genblk1[176].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.935   265.819    delay/inv_delay_line/genblk1[177].inv_pair_unit/a
    SLICE_X35Y11         LUT1 (Prop_lut1_I0_O)        0.124   265.943 f  delay/inv_delay_line/genblk1[177].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   266.376    delay/inv_delay_line/genblk1[177].inv_pair_unit/trans
    SLICE_X35Y11         LUT1 (Prop_lut1_I0_O)        0.124   266.500 r  delay/inv_delay_line/genblk1[177].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682   267.181    delay/inv_delay_line/genblk1[178].inv_pair_unit/a
    SLICE_X35Y11         LUT1 (Prop_lut1_I0_O)        0.124   267.305 f  delay/inv_delay_line/genblk1[178].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   267.568    delay/inv_delay_line/genblk1[178].inv_pair_unit/trans
    SLICE_X35Y11         LUT1 (Prop_lut1_I0_O)        0.124   267.692 r  delay/inv_delay_line/genblk1[178].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.719   268.411    delay/inv_delay_line/genblk1[179].inv_pair_unit/a
    SLICE_X34Y11         LUT1 (Prop_lut1_I0_O)        0.124   268.535 f  delay/inv_delay_line/genblk1[179].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.444   268.979    delay/inv_delay_line/genblk1[179].inv_pair_unit/trans
    SLICE_X34Y11         LUT1 (Prop_lut1_I0_O)        0.124   269.103 r  delay/inv_delay_line/genblk1[179].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682   269.785    delay/inv_delay_line/genblk1[180].inv_pair_unit/a
    SLICE_X34Y11         LUT1 (Prop_lut1_I0_O)        0.124   269.909 f  delay/inv_delay_line/genblk1[180].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.280   270.188    delay/inv_delay_line/genblk1[180].inv_pair_unit/trans
    SLICE_X34Y11         LUT1 (Prop_lut1_I0_O)        0.124   270.312 r  delay/inv_delay_line/genblk1[180].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.305   270.617    delay/inv_delay_line/genblk1[181].inv_pair_unit/a
    SLICE_X35Y10         LUT1 (Prop_lut1_I0_O)        0.124   270.741 f  delay/inv_delay_line/genblk1[181].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   271.174    delay/inv_delay_line/genblk1[181].inv_pair_unit/trans
    SLICE_X35Y10         LUT1 (Prop_lut1_I0_O)        0.124   271.298 r  delay/inv_delay_line/genblk1[181].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682   271.979    delay/inv_delay_line/genblk1[182].inv_pair_unit/a
    SLICE_X35Y10         LUT1 (Prop_lut1_I0_O)        0.124   272.103 f  delay/inv_delay_line/genblk1[182].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   272.366    delay/inv_delay_line/genblk1[182].inv_pair_unit/trans
    SLICE_X35Y10         LUT1 (Prop_lut1_I0_O)        0.124   272.490 r  delay/inv_delay_line/genblk1[182].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.719   273.209    delay/inv_delay_line/genblk1[183].inv_pair_unit/a
    SLICE_X34Y10         LUT1 (Prop_lut1_I0_O)        0.124   273.333 f  delay/inv_delay_line/genblk1[183].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.444   273.777    delay/inv_delay_line/genblk1[183].inv_pair_unit/trans
    SLICE_X34Y10         LUT1 (Prop_lut1_I0_O)        0.124   273.901 r  delay/inv_delay_line/genblk1[183].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682   274.583    delay/inv_delay_line/genblk1[184].inv_pair_unit/a
    SLICE_X34Y10         LUT1 (Prop_lut1_I0_O)        0.124   274.707 f  delay/inv_delay_line/genblk1[184].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.280   274.986    delay/inv_delay_line/genblk1[184].inv_pair_unit/trans
    SLICE_X34Y10         LUT1 (Prop_lut1_I0_O)        0.124   275.110 r  delay/inv_delay_line/genblk1[184].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.942   276.052    delay/inv_delay_line/genblk1[185].inv_pair_unit/a
    SLICE_X37Y12         LUT1 (Prop_lut1_I0_O)        0.124   276.176 f  delay/inv_delay_line/genblk1[185].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   276.609    delay/inv_delay_line/genblk1[185].inv_pair_unit/trans
    SLICE_X37Y12         LUT1 (Prop_lut1_I0_O)        0.124   276.733 r  delay/inv_delay_line/genblk1[185].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.530   277.262    delay/inv_delay_line/genblk1[186].inv_pair_unit/a
    SLICE_X36Y12         LUT1 (Prop_lut1_I0_O)        0.124   277.386 f  delay/inv_delay_line/genblk1[186].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452   277.838    delay/inv_delay_line/genblk1[186].inv_pair_unit/trans
    SLICE_X36Y12         LUT1 (Prop_lut1_I0_O)        0.124   277.962 r  delay/inv_delay_line/genblk1[186].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.702   278.664    delay/inv_delay_line/genblk1[187].inv_pair_unit/a
    SLICE_X36Y12         LUT1 (Prop_lut1_I0_O)        0.124   278.788 f  delay/inv_delay_line/genblk1[187].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282   279.070    delay/inv_delay_line/genblk1[187].inv_pair_unit/trans
    SLICE_X36Y12         LUT1 (Prop_lut1_I0_O)        0.124   279.194 r  delay/inv_delay_line/genblk1[187].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.854   280.048    delay/inv_delay_line/genblk1[188].inv_pair_unit/a
    SLICE_X36Y12         LUT1 (Prop_lut1_I0_O)        0.152   280.200 f  delay/inv_delay_line/genblk1[188].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.684   280.884    delay/inv_delay_line/genblk1[188].inv_pair_unit/trans
    SLICE_X36Y12         LUT1 (Prop_lut1_I0_O)        0.374   281.258 r  delay/inv_delay_line/genblk1[188].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.485   281.743    delay/inv_delay_line/genblk1[189].inv_pair_unit/a
    SLICE_X36Y12         LUT1 (Prop_lut1_I0_O)        0.353   282.096 f  delay/inv_delay_line/genblk1[189].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.848   282.944    delay/inv_delay_line/genblk1[189].inv_pair_unit/trans
    SLICE_X36Y12         LUT1 (Prop_lut1_I0_O)        0.384   283.328 r  delay/inv_delay_line/genblk1[189].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.422   283.750    delay/inv_delay_line/genblk1[190].inv_pair_unit/a
    SLICE_X37Y12         LUT1 (Prop_lut1_I0_O)        0.331   284.081 f  delay/inv_delay_line/genblk1[190].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   284.344    delay/inv_delay_line/genblk1[190].inv_pair_unit/trans
    SLICE_X37Y12         LUT1 (Prop_lut1_I0_O)        0.124   284.468 r  delay/inv_delay_line/genblk1[190].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.467   284.935    delay/inv_delay_line/genblk1[191].inv_pair_unit/a
    SLICE_X37Y12         LUT1 (Prop_lut1_I0_O)        0.119   285.054 f  delay/inv_delay_line/genblk1[191].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.669   285.722    delay/inv_delay_line/genblk1[191].inv_pair_unit/trans
    SLICE_X37Y12         LUT1 (Prop_lut1_I0_O)        0.360   286.082 r  delay/inv_delay_line/genblk1[191].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.452   286.534    delay/inv_delay_line/genblk1[192].inv_pair_unit/a
    SLICE_X37Y12         LUT1 (Prop_lut1_I0_O)        0.351   286.885 f  delay/inv_delay_line/genblk1[192].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.848   287.734    delay/inv_delay_line/genblk1[192].inv_pair_unit/trans
    SLICE_X37Y12         LUT1 (Prop_lut1_I0_O)        0.362   288.096 r  delay/inv_delay_line/genblk1[192].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.428   288.524    delay/inv_delay_line/genblk1[193].inv_pair_unit/a
    SLICE_X37Y10         LUT1 (Prop_lut1_I0_O)        0.327   288.851 f  delay/inv_delay_line/genblk1[193].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   289.284    delay/inv_delay_line/genblk1[193].inv_pair_unit/trans
    SLICE_X37Y10         LUT1 (Prop_lut1_I0_O)        0.124   289.408 r  delay/inv_delay_line/genblk1[193].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682   290.090    delay/inv_delay_line/genblk1[194].inv_pair_unit/a
    SLICE_X37Y10         LUT1 (Prop_lut1_I0_O)        0.124   290.214 f  delay/inv_delay_line/genblk1[194].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   290.477    delay/inv_delay_line/genblk1[194].inv_pair_unit/trans
    SLICE_X37Y10         LUT1 (Prop_lut1_I0_O)        0.124   290.601 r  delay/inv_delay_line/genblk1[194].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.862   291.463    delay/inv_delay_line/genblk1[195].inv_pair_unit/a
    SLICE_X39Y11         LUT1 (Prop_lut1_I0_O)        0.124   291.587 f  delay/inv_delay_line/genblk1[195].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   292.020    delay/inv_delay_line/genblk1[195].inv_pair_unit/trans
    SLICE_X39Y11         LUT1 (Prop_lut1_I0_O)        0.124   292.144 r  delay/inv_delay_line/genblk1[195].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682   292.825    delay/inv_delay_line/genblk1[196].inv_pair_unit/a
    SLICE_X39Y11         LUT1 (Prop_lut1_I0_O)        0.124   292.949 f  delay/inv_delay_line/genblk1[196].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   293.212    delay/inv_delay_line/genblk1[196].inv_pair_unit/trans
    SLICE_X39Y11         LUT1 (Prop_lut1_I0_O)        0.124   293.336 r  delay/inv_delay_line/genblk1[196].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.856   294.192    delay/inv_delay_line/genblk1[197].inv_pair_unit/a
    SLICE_X39Y11         LUT1 (Prop_lut1_I0_O)        0.152   294.344 f  delay/inv_delay_line/genblk1[197].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.669   295.013    delay/inv_delay_line/genblk1[197].inv_pair_unit/trans
    SLICE_X39Y11         LUT1 (Prop_lut1_I0_O)        0.360   295.373 r  delay/inv_delay_line/genblk1[197].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.451   295.823    delay/inv_delay_line/genblk1[198].inv_pair_unit/a
    SLICE_X39Y11         LUT1 (Prop_lut1_I0_O)        0.351   296.174 f  delay/inv_delay_line/genblk1[198].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.644   296.818    delay/inv_delay_line/genblk1[198].inv_pair_unit/trans
    SLICE_X39Y11         LUT1 (Prop_lut1_I0_O)        0.361   297.179 r  delay/inv_delay_line/genblk1[198].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.658   297.837    delay/inv_delay_line/genblk1[199].inv_pair_unit/a
    SLICE_X39Y10         LUT1 (Prop_lut1_I0_O)        0.327   298.164 f  delay/inv_delay_line/genblk1[199].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433   298.597    delay/inv_delay_line/genblk1[199].inv_pair_unit/trans
    SLICE_X39Y10         LUT1 (Prop_lut1_I0_O)        0.124   298.721 r  delay/inv_delay_line/genblk1[199].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.682   299.403    delay/inv_delay_line/genblk1[200].inv_pair_unit/a
    SLICE_X39Y10         LUT1 (Prop_lut1_I0_O)        0.124   299.527 f  delay/inv_delay_line/genblk1[200].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   299.790    delay/inv_delay_line/genblk1[200].inv_pair_unit/trans
    SLICE_X39Y10         LUT1 (Prop_lut1_I0_O)        0.124   299.914 r  delay/inv_delay_line/genblk1[200].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.300   300.213    delay/mux_in[200]
    SLICE_X38Y11         LUT6 (Prop_lut6_I5_O)        0.124   300.337 r  delay/delay_out_INST_0_i_233/O
                         net (fo=1, routed)           0.000   300.337    delay/delay_out_INST_0_i_233_n_0
    SLICE_X38Y11         MUXF7 (Prop_muxf7_I0_O)      0.212   300.549 r  delay/delay_out_INST_0_i_110/O
                         net (fo=1, routed)           0.000   300.549    delay/delay_out_INST_0_i_110_n_0
    SLICE_X38Y11         MUXF8 (Prop_muxf8_I1_O)      0.094   300.643 r  delay/delay_out_INST_0_i_47/O
                         net (fo=1, routed)           1.065   301.708    delay/delay_out_INST_0_i_47_n_0
    SLICE_X33Y12         LUT6 (Prop_lut6_I5_O)        0.316   302.024 r  delay/delay_out_INST_0_i_15/O
                         net (fo=1, routed)           0.000   302.024    delay/delay_out_INST_0_i_15_n_0
    SLICE_X33Y12         MUXF7 (Prop_muxf7_I1_O)      0.217   302.241 r  delay/delay_out_INST_0_i_7/O
                         net (fo=1, routed)           0.000   302.241    delay/delay_out_INST_0_i_7_n_0
    SLICE_X33Y12         MUXF8 (Prop_muxf8_I1_O)      0.094   302.335 r  delay/delay_out_INST_0_i_2/O
                         net (fo=1, routed)           0.723   303.058    delay/delay_out_INST_0_i_2_n_0
    SLICE_X25Y19         LUT5 (Prop_lut5_I1_O)        0.316   303.374 r  delay/delay_out_INST_0/O
                         net (fo=2, routed)           1.011   304.385    lauch_dff/delay_out
    SLICE_X33Y19         LUT2 (Prop_lut2_I0_O)        0.124   304.509 r  lauch_dff/q_i_1/O
                         net (fo=1, routed)           0.000   304.509    capture_dff/xor_result
    SLICE_X33Y19         FDRE                                         r  capture_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 capture_dff/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pio16
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.263ns  (logic 3.987ns (54.887%)  route 3.277ns (45.113%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDRE                         0.000     0.000 r  capture_dff/q_reg/C
    SLICE_X33Y19         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  capture_dff/q_reg/Q
                         net (fo=1, routed)           3.277     3.733    pio16_OBUF
    P14                  OBUF (Prop_obuf_I_O)         3.531     7.263 r  pio16_OBUF_inst/O
                         net (fo=0)                   0.000     7.263    pio16
    P14                                                               r  pio16 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.149ns  (logic 3.985ns (55.746%)  route 3.164ns (44.254%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE                         0.000     0.000 r  state_reg/C
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  state_reg/Q
                         net (fo=2, routed)           3.164     3.620    rgb_OBUF[2]
    F1                   OBUF (Prop_obuf_I_O)         3.529     7.149 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.149    rgb[2]
    F1                                                                r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lauch_dff/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pio1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.199ns  (logic 4.028ns (64.972%)  route 2.171ns (35.028%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDRE                         0.000     0.000 r  lauch_dff/q_reg/C
    SLICE_X40Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  lauch_dff/q_reg/Q
                         net (fo=3, routed)           2.171     2.689    pio1_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.510     6.199 r  pio1_OBUF_inst/O
                         net (fo=0)                   0.000     6.199    pio1
    L1                                                                r  pio1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delay_input_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pio48
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.199ns  (logic 4.051ns (65.346%)  route 2.148ns (34.654%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE                         0.000     0.000 r  delay_input_reg/C
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  delay_input_reg/Q
                         net (fo=3, routed)           2.148     2.666    pio48_OBUF
    A4                   OBUF (Prop_obuf_I_O)         3.533     6.199 r  pio48_OBUF_inst/O
                         net (fo=0)                   0.000     6.199    pio48
    A4                                                                r  pio48 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_writer/dout_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.738ns  (logic 4.034ns (70.295%)  route 1.705ns (29.705%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE                         0.000     0.000 r  uart_writer/dout_reg/C
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uart_writer/dout_reg/Q
                         net (fo=1, routed)           1.705     2.223    tx_OBUF
    L12                  OBUF (Prop_obuf_I_O)         3.516     5.738 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     5.738    tx
    L12                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_reader/etu_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_reader/etu_cnt_reg[13]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.565ns  (logic 0.890ns (19.496%)  route 3.675ns (80.504%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE                         0.000     0.000 r  uart_reader/etu_cnt_reg[8]/C
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  uart_reader/etu_cnt_reg[8]/Q
                         net (fo=3, routed)           1.075     1.593    uart_reader/etu_cnt[8]
    SLICE_X7Y38          LUT4 (Prop_lut4_I2_O)        0.124     1.717 r  uart_reader/FSM_onehot_state[2]_i_6/O
                         net (fo=2, routed)           0.805     2.522    uart_reader/FSM_onehot_state[2]_i_6_n_0
    SLICE_X7Y37          LUT6 (Prop_lut6_I4_O)        0.124     2.646 r  uart_reader/FSM_onehot_state[0]_i_2/O
                         net (fo=4, routed)           0.855     3.501    uart_reader/etu_half
    SLICE_X5Y37          LUT6 (Prop_lut6_I3_O)        0.124     3.625 r  uart_reader/etu_cnt[14]_i_1/O
                         net (fo=15, routed)          0.940     4.565    uart_reader/etu_cnt[14]_i_1_n_0
    SLICE_X6Y40          FDRE                                         r  uart_reader/etu_cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_reader/etu_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_reader/etu_cnt_reg[14]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.565ns  (logic 0.890ns (19.496%)  route 3.675ns (80.504%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE                         0.000     0.000 r  uart_reader/etu_cnt_reg[8]/C
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  uart_reader/etu_cnt_reg[8]/Q
                         net (fo=3, routed)           1.075     1.593    uart_reader/etu_cnt[8]
    SLICE_X7Y38          LUT4 (Prop_lut4_I2_O)        0.124     1.717 r  uart_reader/FSM_onehot_state[2]_i_6/O
                         net (fo=2, routed)           0.805     2.522    uart_reader/FSM_onehot_state[2]_i_6_n_0
    SLICE_X7Y37          LUT6 (Prop_lut6_I4_O)        0.124     2.646 r  uart_reader/FSM_onehot_state[0]_i_2/O
                         net (fo=4, routed)           0.855     3.501    uart_reader/etu_half
    SLICE_X5Y37          LUT6 (Prop_lut6_I3_O)        0.124     3.625 r  uart_reader/etu_cnt[14]_i_1/O
                         net (fo=15, routed)          0.940     4.565    uart_reader/etu_cnt[14]_i_1_n_0
    SLICE_X6Y40          FDRE                                         r  uart_reader/etu_cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_reader/etu_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_reader/bit_cnt_reg[0]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.535ns  (logic 1.120ns (24.694%)  route 3.415ns (75.306%))
  Logic Levels:           4  (FDRE=1 LUT4=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE                         0.000     0.000 r  uart_reader/etu_cnt_reg[8]/C
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  uart_reader/etu_cnt_reg[8]/Q
                         net (fo=3, routed)           1.075     1.593    uart_reader/etu_cnt[8]
    SLICE_X7Y38          LUT4 (Prop_lut4_I2_O)        0.152     1.745 r  uart_reader/FSM_onehot_state[2]_i_10/O
                         net (fo=1, routed)           0.649     2.394    uart_reader/FSM_onehot_state[2]_i_10_n_0
    SLICE_X7Y37          LUT6 (Prop_lut6_I4_O)        0.326     2.720 r  uart_reader/FSM_onehot_state[2]_i_3/O
                         net (fo=10, routed)          1.031     3.751    uart_reader/etu_full
    SLICE_X5Y37          LUT4 (Prop_lut4_I1_O)        0.124     3.875 r  uart_reader/bit_cnt[0]_i_1/O
                         net (fo=8, routed)           0.660     4.535    uart_reader/bit_cnt[0]_i_1_n_0
    SLICE_X5Y37          FDSE                                         r  uart_reader/bit_cnt_reg[0]/S
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_reader/data_out_reg[1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            uart_reader/data_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.823%)  route 0.097ns (34.177%))
  Logic Levels:           2  (FDSE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDSE                         0.000     0.000 r  uart_reader/data_out_reg[1]/C
    SLICE_X4Y36          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  uart_reader/data_out_reg[1]/Q
                         net (fo=2, routed)           0.097     0.238    uart_reader/rx_data_out[1]
    SLICE_X5Y36          LUT2 (Prop_lut2_I1_O)        0.045     0.283 r  uart_reader/data_out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.283    uart_reader/data_out[0]_i_1_n_0
    SLICE_X5Y36          FDSE                                         r  uart_reader/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_reader/valid_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE                         0.000     0.000 r  uart_reader/valid_reg/C
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uart_reader/valid_reg/Q
                         net (fo=1, routed)           0.062     0.190    uart_reader/valid
    SLICE_X4Y33          LUT6 (Prop_lut6_I0_O)        0.099     0.289 r  uart_reader/state_i_1/O
                         net (fo=1, routed)           0.000     0.289    uart_reader_n_0
    SLICE_X4Y33          FDRE                                         r  state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_writer/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_writer/FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.186ns (60.969%)  route 0.119ns (39.031%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDRE                         0.000     0.000 r  uart_writer/bit_cnt_reg[1]/C
    SLICE_X5Y31          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  uart_writer/bit_cnt_reg[1]/Q
                         net (fo=4, routed)           0.119     0.260    uart_writer/bit_cnt_reg_n_0_[1]
    SLICE_X4Y31          LUT6 (Prop_lut6_I2_O)        0.045     0.305 r  uart_writer/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.305    uart_writer/FSM_sequential_state[0]_i_1_n_0
    SLICE_X4Y31          FDRE                                         r  uart_writer/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_writer/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_writer/FSM_sequential_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.186ns (60.769%)  route 0.120ns (39.231%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDRE                         0.000     0.000 r  uart_writer/bit_cnt_reg[1]/C
    SLICE_X5Y31          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_writer/bit_cnt_reg[1]/Q
                         net (fo=4, routed)           0.120     0.261    uart_writer/bit_cnt_reg_n_0_[1]
    SLICE_X4Y31          LUT6 (Prop_lut6_I2_O)        0.045     0.306 r  uart_writer/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.306    uart_writer/FSM_sequential_state[1]_i_1_n_0
    SLICE_X4Y31          FDRE                                         r  uart_writer/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_reader/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_reader/FSM_onehot_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.186ns (54.490%)  route 0.155ns (45.510%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE                         0.000     0.000 r  uart_reader/FSM_onehot_state_reg[2]/C
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_reader/FSM_onehot_state_reg[2]/Q
                         net (fo=5, routed)           0.155     0.296    uart_reader/FSM_onehot_state_reg_n_0_[2]
    SLICE_X4Y37          LUT6 (Prop_lut6_I1_O)        0.045     0.341 r  uart_reader/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.341    uart_reader/FSM_onehot_state[1]_i_1_n_0
    SLICE_X4Y37          FDRE                                         r  uart_reader/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_reader/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_reader/FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.331%)  route 0.156ns (45.669%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE                         0.000     0.000 r  uart_reader/FSM_onehot_state_reg[2]/C
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_reader/FSM_onehot_state_reg[2]/Q
                         net (fo=5, routed)           0.156     0.297    uart_reader/FSM_onehot_state_reg_n_0_[2]
    SLICE_X4Y37          LUT6 (Prop_lut6_I0_O)        0.045     0.342 r  uart_reader/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.342    uart_reader/FSM_onehot_state[0]_i_1_n_0
    SLICE_X4Y37          FDRE                                         r  uart_reader/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_reader/data_out_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_reader/data_out_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.186ns (51.801%)  route 0.173ns (48.199%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE                         0.000     0.000 r  uart_reader/data_out_reg[7]/C
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_reader/data_out_reg[7]/Q
                         net (fo=3, routed)           0.173     0.314    uart_reader/rx_data_out[7]
    SLICE_X4Y37          LUT6 (Prop_lut6_I5_O)        0.045     0.359 r  uart_reader/data_out[7]_i_1/O
                         net (fo=1, routed)           0.000     0.359    uart_reader/data_out[7]_i_1_n_0
    SLICE_X4Y37          FDRE                                         r  uart_reader/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_writer/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_writer/bit_cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.183ns (50.649%)  route 0.178ns (49.351%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDRE                         0.000     0.000 r  uart_writer/bit_cnt_reg[1]/C
    SLICE_X5Y31          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_writer/bit_cnt_reg[1]/Q
                         net (fo=4, routed)           0.178     0.319    uart_writer/bit_cnt_reg_n_0_[1]
    SLICE_X5Y31          LUT3 (Prop_lut3_I1_O)        0.042     0.361 r  uart_writer/bit_cnt[2]_i_2__0/O
                         net (fo=1, routed)           0.000     0.361    uart_writer/bit_cnt[2]
    SLICE_X5Y31          FDRE                                         r  uart_writer/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_writer/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_writer/bit_cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.186ns (51.055%)  route 0.178ns (48.945%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDRE                         0.000     0.000 r  uart_writer/bit_cnt_reg[1]/C
    SLICE_X5Y31          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_writer/bit_cnt_reg[1]/Q
                         net (fo=4, routed)           0.178     0.319    uart_writer/bit_cnt_reg_n_0_[1]
    SLICE_X5Y31          LUT2 (Prop_lut2_I1_O)        0.045     0.364 r  uart_writer/bit_cnt[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.364    uart_writer/bit_cnt[1]
    SLICE_X5Y31          FDRE                                         r  uart_writer/bit_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_reader/etu_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_reader/etu_cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE                         0.000     0.000 r  uart_reader/etu_cnt_reg[0]/C
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  uart_reader/etu_cnt_reg[0]/Q
                         net (fo=5, routed)           0.179     0.320    uart_reader/etu_cnt[0]
    SLICE_X7Y37          LUT1 (Prop_lut1_I0_O)        0.045     0.365 r  uart_reader/etu_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.365    uart_reader/etu_cnt[0]_i_1_n_0
    SLICE_X7Y37          FDRE                                         r  uart_reader/etu_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio40
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.767ns  (logic 4.110ns (52.915%)  route 3.657ns (47.085%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.562     5.089    src_clk_IBUF_BUFG
    SLICE_X17Y46         FDRE                                         r  clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  clk_reg/Q
                         net (fo=1, routed)           0.721     6.266    pio40_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.362 r  pio40_OBUF_BUFG_inst/O
                         net (fo=57, routed)          2.936     9.298    pio40_OBUF_BUFG
    C5                   OBUF (Prop_obuf_I_O)         3.558    12.856 r  pio40_OBUF_inst/O
                         net (fo=0)                   0.000    12.856    pio40
    C5                                                                r  pio40 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio40
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.439ns  (logic 1.426ns (58.451%)  route 1.013ns (41.549%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.560     1.450    src_clk_IBUF_BUFG
    SLICE_X17Y46         FDRE                                         r  clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  clk_reg/Q
                         net (fo=1, routed)           0.267     1.858    pio40_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.884 r  pio40_OBUF_BUFG_inst/O
                         net (fo=57, routed)          0.746     2.630    pio40_OBUF_BUFG
    C5                   OBUF (Prop_obuf_I_O)         1.259     3.889 r  pio40_OBUF_inst/O
                         net (fo=0)                   0.000     3.889    pio40
    C5                                                                r  pio40 (OUT)
  -------------------------------------------------------------------    -------------------





