#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Mon Jun 24 13:46:25 2024
# Process ID: 7888
# Current directory: C:/Users/alber/OneDrive/Documents/Xilinx/Archive/DDC/Vivado/system/system.runs/impl_1
# Command line: vivado.exe -log toplevel.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source toplevel.tcl -notrace
# Log file: C:/Users/alber/OneDrive/Documents/Xilinx/Archive/DDC/Vivado/system/system.runs/impl_1/toplevel.vdi
# Journal file: C:/Users/alber/OneDrive/Documents/Xilinx/Archive/DDC/Vivado/system/system.runs/impl_1\vivado.jou
# Running On: Alberts-Dell-XPS, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 16913 MB
#-----------------------------------------------------------
source toplevel.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/alber/OneDrive/Documents/Xilinx/Archive/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/alber/OneDrive/Documents/Xilinx/Archive/DDC/Vivado/system/system.cache/ip 
Command: link_design -top toplevel -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/alber/OneDrive/Documents/Xilinx/Archive/DDC/Vivado/system/system.gen/sources_1/ip/lowlevel_dac_intfc_0/lowlevel_dac_intfc_0.dcp' for cell 'DAC'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/alber/OneDrive/Documents/Xilinx/Archive/DDC/Vivado/system/system.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.dcp' for cell 'DDS'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/alber/OneDrive/Documents/Xilinx/Archive/DDC/Vivado/system/system.gen/sources_1/ip/ila_0/ila_0.dcp' for cell 'ILA'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/alber/OneDrive/Documents/Xilinx/Archive/DDC/Vivado/system/system.gen/sources_1/ip/fir_compiler_0/fir_compiler_0.dcp' for cell 'filter1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/alber/OneDrive/Documents/Xilinx/Archive/DDC/Vivado/system/system.gen/sources_1/ip/fir_compiler_1/fir_compiler_1.dcp' for cell 'filter2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/alber/OneDrive/Documents/Xilinx/Archive/DDC/Vivado/system/system.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/alber/OneDrive/Documents/Xilinx/Archive/DDC/Vivado/system/system.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.dcp' for cell 'design_1_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/alber/OneDrive/Documents/Xilinx/Archive/DDC/Vivado/system/system.gen/sources_1/bd/design_1/ip/design_1_axi_iic_0_0/design_1_axi_iic_0_0.dcp' for cell 'design_1_i/axi_iic_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/alber/OneDrive/Documents/Xilinx/Archive/DDC/Vivado/system/system.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/alber/OneDrive/Documents/Xilinx/Archive/DDC/Vivado/system/system.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.dcp' for cell 'design_1_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/alber/OneDrive/Documents/Xilinx/Archive/DDC/Vivado/system/system.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/alber/OneDrive/Documents/Xilinx/Archive/DDC/Vivado/system/system.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.214 . Memory (MB): peak = 1275.641 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 580 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: ILA UUID: 7c6a6fe4-4525-5a57-804f-5689cd836bf4 
Parsing XDC File [c:/Users/alber/OneDrive/Documents/Xilinx/Archive/DDC/Vivado/system/system.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ILA/U0'
Finished Parsing XDC File [c:/Users/alber/OneDrive/Documents/Xilinx/Archive/DDC/Vivado/system/system.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ILA/U0'
Parsing XDC File [c:/Users/alber/OneDrive/Documents/Xilinx/Archive/DDC/Vivado/system/system.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ILA/U0'
Finished Parsing XDC File [c:/Users/alber/OneDrive/Documents/Xilinx/Archive/DDC/Vivado/system/system.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ILA/U0'
Parsing XDC File [c:/Users/alber/OneDrive/Documents/Xilinx/Archive/DDC/Vivado/system/system.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/alber/OneDrive/Documents/Xilinx/Archive/DDC/Vivado/system/system.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/alber/OneDrive/Documents/Xilinx/Archive/DDC/Vivado/system/system.gen/sources_1/bd/design_1/ip/design_1_axi_iic_0_0/design_1_axi_iic_0_0_board.xdc] for cell 'design_1_i/axi_iic_0/U0'
Finished Parsing XDC File [c:/Users/alber/OneDrive/Documents/Xilinx/Archive/DDC/Vivado/system/system.gen/sources_1/bd/design_1/ip/design_1_axi_iic_0_0/design_1_axi_iic_0_0_board.xdc] for cell 'design_1_i/axi_iic_0/U0'
Parsing XDC File [c:/Users/alber/OneDrive/Documents/Xilinx/Archive/DDC/Vivado/system/system.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/alber/OneDrive/Documents/Xilinx/Archive/DDC/Vivado/system/system.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Users/alber/OneDrive/Documents/Xilinx/Archive/DDC/Vivado/system/system.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/alber/OneDrive/Documents/Xilinx/Archive/DDC/Vivado/system/system.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Users/alber/OneDrive/Documents/Xilinx/Archive/DDC/Vivado/system/system.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/alber/OneDrive/Documents/Xilinx/Archive/DDC/Vivado/system/system.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/alber/OneDrive/Documents/Xilinx/Archive/DDC/Vivado/system/system.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/alber/OneDrive/Documents/Xilinx/Archive/DDC/Vivado/system/system.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/alber/OneDrive/Documents/Xilinx/Archive/DDC/Vivado/system/system.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/alber/OneDrive/Documents/Xilinx/Archive/DDC/Vivado/system/system.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [c:/Users/alber/OneDrive/Documents/Xilinx/Archive/DDC/Vivado/system/system.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/alber/OneDrive/Documents/Xilinx/Archive/DDC/Vivado/system/system.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [c:/Users/alber/OneDrive/Documents/Xilinx/Archive/DDC/Vivado/system/system.gen/sources_1/ip/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'filter1/U0'
Finished Parsing XDC File [c:/Users/alber/OneDrive/Documents/Xilinx/Archive/DDC/Vivado/system/system.gen/sources_1/ip/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'filter1/U0'
Parsing XDC File [c:/Users/alber/OneDrive/Documents/Xilinx/Archive/DDC/Vivado/system/system.gen/sources_1/ip/fir_compiler_1/constraints/fir_compiler_v7_2.xdc] for cell 'filter2/U0'
Finished Parsing XDC File [c:/Users/alber/OneDrive/Documents/Xilinx/Archive/DDC/Vivado/system/system.gen/sources_1/ip/fir_compiler_1/constraints/fir_compiler_v7_2.xdc] for cell 'filter2/U0'
Parsing XDC File [C:/Users/alber/OneDrive/Documents/Xilinx/Archive/DDC/Vivado/system/system.srcs/constrs_1/imports/Zybo/Zybo-Z7-Master.xdc]
Finished Parsing XDC File [C:/Users/alber/OneDrive/Documents/Xilinx/Archive/DDC/Vivado/system/system.srcs/constrs_1/imports/Zybo/Zybo-Z7-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1275.641 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 202 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 168 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 32 instances

23 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:37 . Memory (MB): peak = 1275.641 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1275.641 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1df720a44

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1625.309 ; gain = 349.668

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1997.922 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 14987070a

Time (s): cpu = 00:00:02 ; elapsed = 00:01:33 . Memory (MB): peak = 1997.922 ; gain = 44.613

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 17b484066

Time (s): cpu = 00:00:02 ; elapsed = 00:01:34 . Memory (MB): peak = 1997.922 ; gain = 44.613
INFO: [Opt 31-389] Phase Retarget created 143 cells and removed 194 cells
INFO: [Opt 31-1021] In phase Retarget, 81 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: d0c9afaa

Time (s): cpu = 00:00:02 ; elapsed = 00:01:34 . Memory (MB): peak = 1997.922 ; gain = 44.613
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 79 cells
INFO: [Opt 31-1021] In phase Constant propagation, 81 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 1420a5b2a

Time (s): cpu = 00:00:03 ; elapsed = 00:01:35 . Memory (MB): peak = 1997.922 ; gain = 44.613
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 222 cells
INFO: [Opt 31-1021] In phase Sweep, 1015 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 1420a5b2a

Time (s): cpu = 00:00:03 ; elapsed = 00:01:35 . Memory (MB): peak = 1997.922 ; gain = 44.613
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 1420a5b2a

Time (s): cpu = 00:00:03 ; elapsed = 00:01:35 . Memory (MB): peak = 1997.922 ; gain = 44.613
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1420a5b2a

Time (s): cpu = 00:00:03 ; elapsed = 00:01:35 . Memory (MB): peak = 1997.922 ; gain = 44.613
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 73 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             143  |             194  |                                             81  |
|  Constant propagation         |               0  |              79  |                                             81  |
|  Sweep                        |               0  |             222  |                                           1015  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             73  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1997.922 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1fd309ceb

Time (s): cpu = 00:00:04 ; elapsed = 00:01:35 . Memory (MB): peak = 1997.922 ; gain = 44.613

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 106 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 127 newly gated: 0 Total Ports: 212
Ending PowerOpt Patch Enables Task | Checksum: 119440f26

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.610 . Memory (MB): peak = 2270.895 ; gain = 0.000
Ending Power Optimization Task | Checksum: 119440f26

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2270.895 ; gain = 272.973

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: c55cd491

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2270.895 ; gain = 0.000
Ending Final Cleanup Task | Checksum: c55cd491

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2270.895 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2270.895 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: c55cd491

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2270.895 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:35 ; elapsed = 00:02:04 . Memory (MB): peak = 2270.895 ; gain = 995.254
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 2270.895 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/alber/OneDrive/Documents/Xilinx/Archive/DDC/Vivado/system/system.runs/impl_1/toplevel_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file toplevel_drc_opted.rpt -pb toplevel_drc_opted.pb -rpx toplevel_drc_opted.rpx
Command: report_drc -file toplevel_drc_opted.rpt -pb toplevel_drc_opted.pb -rpx toplevel_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/alber/OneDrive/Documents/Xilinx/Archive/DDC/Vivado/system/system.runs/impl_1/toplevel_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2270.895 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 75a6e6dd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2270.895 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2270.895 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10001899d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2270.895 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1fdc69434

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2270.895 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1fdc69434

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2270.895 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1fdc69434

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2270.895 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c907e72a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2270.895 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 27241c6cd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2270.895 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 27241c6cd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2270.895 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 285 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 122 nets or LUTs. Breaked 0 LUT, combined 122 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2270.895 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            122  |                   122  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            122  |                   122  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 10eea0f37

Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2270.895 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 123493d91

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2270.895 ; gain = 0.000
Phase 2 Global Placement | Checksum: 123493d91

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2270.895 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16993a35b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2270.895 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 154c0a91f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2270.895 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 14b4f9c74

Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2270.895 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 13044d0a8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2270.895 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 18ed010c6

Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2270.895 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: c303d5a8

Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2270.895 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: bcbe49bd

Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2270.895 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 91db1571

Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2270.895 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 14efd9498

Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 2270.895 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 14efd9498

Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 2270.895 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 104bcebee

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.255 | TNS=-0.545 |
Phase 1 Physical Synthesis Initialization | Checksum: 135b389aa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.505 . Memory (MB): peak = 2270.895 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 10266412a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.592 . Memory (MB): peak = 2270.895 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 104bcebee

Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 2270.895 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.553. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 19c824bdd

Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 2270.895 ; gain = 0.000

Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 2270.895 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 19c824bdd

Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 2270.895 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 19c824bdd

Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 2270.895 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 19c824bdd

Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 2270.895 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 19c824bdd

Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 2270.895 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2270.895 ; gain = 0.000

Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 2270.895 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d84efed3

Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 2270.895 ; gain = 0.000
Ending Placer Task | Checksum: 1b7501527

Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 2270.895 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
91 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 2270.895 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.877 . Memory (MB): peak = 2270.895 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/alber/OneDrive/Documents/Xilinx/Archive/DDC/Vivado/system/system.runs/impl_1/toplevel_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file toplevel_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 2270.895 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file toplevel_utilization_placed.rpt -pb toplevel_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file toplevel_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 2270.895 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
100 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.894 . Memory (MB): peak = 2270.895 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/alber/OneDrive/Documents/Xilinx/Archive/DDC/Vivado/system/system.runs/impl_1/toplevel_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: e7925eb3 ConstDB: 0 ShapeSum: cfbdb674 RouteDB: 0
Post Restoration Checksum: NetGraph: 65789e44 NumContArr: c1a8a76 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 719328ba

Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 2270.895 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 719328ba

Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 2270.895 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 719328ba

Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 2270.895 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: c779449f

Time (s): cpu = 00:00:32 ; elapsed = 00:00:31 . Memory (MB): peak = 2270.895 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.766  | TNS=0.000  | WHS=-0.276 | THS=-228.952|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 1758135b4

Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 2270.895 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.766  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 170da13b7

Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 2270.895 ; gain = 0.000

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 8680
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 8680
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: b52caabd

Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 2270.895 ; gain = 0.000

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: b52caabd

Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 2270.895 ; gain = 0.000
Phase 3 Initial Routing | Checksum: b947d989

Time (s): cpu = 00:00:43 ; elapsed = 00:00:39 . Memory (MB): peak = 2301.664 ; gain = 30.770

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 700
 Number of Nodes with overlaps = 76
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.597  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1c1107c43

Time (s): cpu = 00:00:48 ; elapsed = 00:00:46 . Memory (MB): peak = 2301.664 ; gain = 30.770

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.597  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 203e982d2

Time (s): cpu = 00:00:48 ; elapsed = 00:00:46 . Memory (MB): peak = 2301.664 ; gain = 30.770
Phase 4 Rip-up And Reroute | Checksum: 203e982d2

Time (s): cpu = 00:00:48 ; elapsed = 00:00:46 . Memory (MB): peak = 2301.664 ; gain = 30.770

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 12a595d2f

Time (s): cpu = 00:00:49 ; elapsed = 00:00:47 . Memory (MB): peak = 2301.664 ; gain = 30.770
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.597  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 215aef498

Time (s): cpu = 00:00:49 ; elapsed = 00:00:47 . Memory (MB): peak = 2301.664 ; gain = 30.770

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 215aef498

Time (s): cpu = 00:00:49 ; elapsed = 00:00:47 . Memory (MB): peak = 2301.664 ; gain = 30.770
Phase 5 Delay and Skew Optimization | Checksum: 215aef498

Time (s): cpu = 00:00:49 ; elapsed = 00:00:47 . Memory (MB): peak = 2301.664 ; gain = 30.770

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1bebdef72

Time (s): cpu = 00:00:49 ; elapsed = 00:00:48 . Memory (MB): peak = 2301.664 ; gain = 30.770
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.597  | TNS=0.000  | WHS=0.037  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 185b316f6

Time (s): cpu = 00:00:49 ; elapsed = 00:00:48 . Memory (MB): peak = 2301.664 ; gain = 30.770
Phase 6 Post Hold Fix | Checksum: 185b316f6

Time (s): cpu = 00:00:49 ; elapsed = 00:00:48 . Memory (MB): peak = 2301.664 ; gain = 30.770

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.16662 %
  Global Horizontal Routing Utilization  = 3.24637 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1eee01caf

Time (s): cpu = 00:00:49 ; elapsed = 00:00:48 . Memory (MB): peak = 2301.664 ; gain = 30.770

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1eee01caf

Time (s): cpu = 00:00:49 ; elapsed = 00:00:48 . Memory (MB): peak = 2301.664 ; gain = 30.770

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1bdd12cd6

Time (s): cpu = 00:00:50 ; elapsed = 00:00:49 . Memory (MB): peak = 2301.664 ; gain = 30.770

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.597  | TNS=0.000  | WHS=0.037  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1bdd12cd6

Time (s): cpu = 00:00:50 ; elapsed = 00:00:49 . Memory (MB): peak = 2301.664 ; gain = 30.770
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:50 ; elapsed = 00:00:49 . Memory (MB): peak = 2301.664 ; gain = 30.770

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
117 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:54 ; elapsed = 00:01:48 . Memory (MB): peak = 2301.664 ; gain = 30.770
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2301.664 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/alber/OneDrive/Documents/Xilinx/Archive/DDC/Vivado/system/system.runs/impl_1/toplevel_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file toplevel_drc_routed.rpt -pb toplevel_drc_routed.pb -rpx toplevel_drc_routed.rpx
Command: report_drc -file toplevel_drc_routed.rpt -pb toplevel_drc_routed.pb -rpx toplevel_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/alber/OneDrive/Documents/Xilinx/Archive/DDC/Vivado/system/system.runs/impl_1/toplevel_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file toplevel_methodology_drc_routed.rpt -pb toplevel_methodology_drc_routed.pb -rpx toplevel_methodology_drc_routed.rpx
Command: report_methodology -file toplevel_methodology_drc_routed.rpt -pb toplevel_methodology_drc_routed.pb -rpx toplevel_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/alber/OneDrive/Documents/Xilinx/Archive/DDC/Vivado/system/system.runs/impl_1/toplevel_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file toplevel_power_routed.rpt -pb toplevel_power_summary_routed.pb -rpx toplevel_power_routed.rpx
Command: report_power -file toplevel_power_routed.rpt -pb toplevel_power_summary_routed.pb -rpx toplevel_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
129 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file toplevel_route_status.rpt -pb toplevel_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file toplevel_timing_summary_routed.rpt -pb toplevel_timing_summary_routed.pb -rpx toplevel_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file toplevel_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file toplevel_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file toplevel_bus_skew_routed.rpt -pb toplevel_bus_skew_routed.pb -rpx toplevel_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Jun 24 13:52:01 2024...
