// Seed: 781441606
module module_0 (
    input wand id_0
);
  always_latch id_2 = id_0;
  module_2 modCall_1 ();
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    input uwire id_1,
    output tri0 id_2,
    input wand id_3,
    input wire id_4,
    input tri id_5,
    input wire id_6,
    input wand id_7,
    input supply0 id_8,
    input tri0 void id_9,
    output wire id_10,
    input wire id_11,
    input tri1 id_12,
    input wor id_13
);
  wire id_15;
  module_0 modCall_1 (id_8);
endmodule
module module_2;
  logic [7:0] id_2;
  assign id_2 = id_1;
  wire id_4, id_5;
  wire id_6;
  assign id_1[-1] = 1;
  wire id_7, id_8, id_9, id_10, id_11;
  wire id_12 = id_4;
  genvar id_13, id_14;
  assign id_7 = id_4;
endmodule
