- 👋 Hi, I’m @AryanSingh0813
- 👀 I’m interested in VERILOG,FRONTEND and BACKEND VLSI DESIGN
- 🌱 I’m currently learning VERILOG,ANALOG as well as DIGITAL designs on EDA's
- 💞️ I’m looking to collaborate on Veilog based system design,FPGA's,and analog circuit design
- 📫 How to reach me:Mail - aryansingh@220104@gmail.com

<!---
AryanSingh0813/AryanSingh0813 is a ✨ special ✨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
