Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Isabel/Desktop/Isabel/uni/tercero/CELT/digital/test_reg_desp40_isim_beh.exe -prj C:/Users/Isabel/Desktop/Isabel/uni/tercero/CELT/digital/test_reg_desp40_beh.prj work.test_reg_desp40 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Isabel/Desktop/Isabel/uni/tercero/CELT/digital/reg_desp40.vhd" into library work
Parsing VHDL file "C:/Users/Isabel/Desktop/Isabel/uni/tercero/CELT/digital/test_reg_desp40.vhd" into library work
Starting static elaboration
WARNING:HDLCompiler:960 - "C:/Users/Isabel/Desktop/Isabel/uni/tercero/CELT/digital/reg_desp40.vhd" Line 47: Expression has incompatible type
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture a_reg_desp40 of entity reg_desp40 [reg_desp40_default]
Compiling architecture behavior of entity test_reg_desp40
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable C:/Users/Isabel/Desktop/Isabel/uni/tercero/CELT/digital/test_reg_desp40_isim_beh.exe
Fuse Memory Usage: 34860 KB
Fuse CPU Usage: 2249 ms
