Masterclass conducted on Verilog essentials, covering the basics of hardware description language and its application in VLSI design, including practical examples and assignments for participants. The session included detailed explanations of different coding styles, design approaches, and key concepts like synthesizable vs non-synthesizable code, along with hands-on demonstrations of circuit design and simulation techniques. The workshop concluded with discussions on upcoming tech platforms and internships, while emphasizing the importance of practical skills and career opportunities in the VLSI industry. Above assignments are done based on the information gained from the workshop.
