// Seed: 3808061868
module module_0 (
    input tri1 id_0,
    input supply1 id_1,
    output tri1 id_2,
    input wire id_3,
    input wire id_4
);
  wire id_6;
endmodule
module module_1 #(
    parameter id_13 = 32'd26
) (
    output uwire id_0,
    output wor id_1,
    output tri id_2,
    output wand id_3,
    input wire id_4,
    input wor id_5,
    input uwire id_6,
    input wor id_7,
    input uwire id_8,
    input uwire id_9,
    input uwire id_10,
    input supply0 id_11,
    input tri id_12,
    input tri _id_13,
    output supply1 id_14
);
  logic [id_13 : -1 'b0] id_16;
  ;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_3,
      id_4,
      id_9
  );
  assign modCall_1.id_4 = 0;
  logic id_17 = -1 == id_4;
endmodule
