--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : -4.035 ns
From           : sw[1]
To             : pro_7segment_decoder:pro_7sd|pre_ALU_Mode_2[1]~1
From Clock     : --
To Clock       : clk_50M
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 104.599 ns
From           : pro_7segment_decoder:pro_7sd|clk_1
To             : segment_1[3]
From Clock     : clk_50M
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 101.320 ns
From           : sw[8]
To             : segment_1[3]
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 6.560 ns
From           : sw[0]
To             : pro_7segment_decoder:pro_7sd|pre_ALU_Mode_2[0]~0
From Clock     : --
To Clock       : clk_50M
Failed Paths   : 0

Type           : Clock Setup: 'pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0'
Slack          : 96.768 ns
Required Time  : 10.00 MHz ( period = 100.000 ns )
Actual Time    : 309.41 MHz ( period = 3.232 ns )
From           : pro_7segment_decoder:pro_7sd|cnt_100K[5]
To             : pro_7segment_decoder:pro_7sd|clk_1K
From Clock     : pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0
To Clock       : pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Hold: 'pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0'
Slack          : 0.445 ns
Required Time  : 10.00 MHz ( period = 100.000 ns )
Actual Time    : N/A
From           : pro_7segment_decoder:pro_7sd|cnt_10M[1]
To             : pro_7segment_decoder:pro_7sd|cnt_10M[1]
From Clock     : pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0
To Clock       : pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------

