\BOOKMARK [1][-]{section.1}{Introduction}{}% 1
\BOOKMARK [1][-]{section.2}{Top Level Design}{}% 2
\BOOKMARK [1][-]{section.3}{Detailed Design}{}% 3
\BOOKMARK [2][-]{subsection.3.1}{Gate Level}{section.3}% 4
\BOOKMARK [2][-]{subsection.3.2}{Transistor Level}{section.3}% 5
\BOOKMARK [1][-]{appendix.A}{Segment Logic Diagrams}{}% 6
\BOOKMARK [2][-]{subsection.A.1}{Segment a}{appendix.A}% 7
\BOOKMARK [2][-]{subsection.A.2}{Segment b}{appendix.A}% 8
\BOOKMARK [2][-]{subsection.A.3}{Segment c}{appendix.A}% 9
\BOOKMARK [2][-]{subsection.A.4}{Segment d}{appendix.A}% 10
\BOOKMARK [2][-]{subsection.A.5}{Segment e}{appendix.A}% 11
\BOOKMARK [2][-]{subsection.A.6}{Segment f}{appendix.A}% 12
\BOOKMARK [2][-]{subsection.A.7}{Segment g}{appendix.A}% 13
\BOOKMARK [1][-]{appendix.B}{Logic Equations}{}% 14
