Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Nov 22 21:47:02 2023
| Host         : UTEC-5038 running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7s15ftgb196-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 136
+-----------+------------------+------------------------------------------------------------------+------------+
| Rule      | Severity         | Description                                                      | Violations |
+-----------+------------------+------------------------------------------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell                                      | 81         |
| CKLD-2    | Warning          | Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads | 2          |
| LUTAR-1   | Warning          | LUT drives async reset alert                                     | 1          |
| TIMING-20 | Warning          | Non-clocked latch                                                | 51         |
| LATCH-1   | Advisory         | Existing latches in the design                                   | 1          |
+-----------+------------------+------------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/PWM_0/U0/contador1_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/PWM_0/U0/contador1_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/controlador_0/U0/contadorBit_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/controlador_0/U0/contadorBit_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/controlador_0/U0/contadorBit_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/controlador_0/U0/contadorColor_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/controlador_0/U0/contadorColor_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/controlador_0/U0/contadorLed_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/controlador_0/U0/contadorReset_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/controlador_0/U0/contadorReset_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/controlador_0/U0/contadorReset_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/controlador_0/U0/contadorReset_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/controlador_0/U0/contadorReset_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/controlador_0/U0/contadorReset_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/controlador_0/U0/contadorReset_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/controlador_0/U0/reset_interno_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/debouncer_0/U0/contador_10_ns_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/debouncer_0/U0/contador_10_ns_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/debouncer_0/U0/contador_10_ns_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/debouncer_0/U0/contador_10_ns_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/debouncer_0/U0/contador_10_ns_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/debouncer_0/U0/contador_10_ns_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/debouncer_0/U0/contador_10_ns_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/debouncer_0/U0/contador_micro_s_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/debouncer_0/U0/contador_micro_s_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/debouncer_0/U0/contador_micro_s_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/debouncer_0/U0/contador_micro_s_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/debouncer_0/U0/contador_micro_s_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/debouncer_0/U0/contador_micro_s_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/debouncer_0/U0/contador_micro_s_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/debouncer_0/U0/contador_micro_s_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/debouncer_0/U0/contador_micro_s_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/debouncer_0/U0/contador_micro_s_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/debouncer_0/U0/contador_milis_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/debouncer_0/U0/contador_milis_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/debouncer_0/U0/contador_milis_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/debouncer_0/U0/contador_milis_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/debouncer_0/U0/contador_milis_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/debouncer_0/U0/contador_milis_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/debouncer_0/U0/contador_milis_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/debouncer_0/U0/contador_milis_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/debouncer_0/U0/contador_milis_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/debouncer_0/U0/contador_milis_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/debouncer_0/U0/reset_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/debouncer_1/U0/contador_10_ns_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/debouncer_1/U0/contador_10_ns_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#47 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/debouncer_1/U0/contador_10_ns_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#48 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/debouncer_1/U0/contador_10_ns_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#49 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/debouncer_1/U0/contador_10_ns_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#50 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/debouncer_1/U0/contador_10_ns_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#51 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/debouncer_1/U0/contador_10_ns_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#52 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/debouncer_1/U0/contador_micro_s_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#53 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/debouncer_1/U0/contador_micro_s_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#54 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/debouncer_1/U0/contador_micro_s_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#55 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/debouncer_1/U0/contador_micro_s_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#56 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/debouncer_1/U0/contador_micro_s_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#57 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/debouncer_1/U0/contador_micro_s_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#58 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/debouncer_1/U0/contador_micro_s_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#59 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/debouncer_1/U0/contador_micro_s_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#60 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/debouncer_1/U0/contador_micro_s_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#61 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/debouncer_1/U0/contador_micro_s_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#62 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/debouncer_1/U0/contador_milis_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#63 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/debouncer_1/U0/contador_milis_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#64 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/debouncer_1/U0/contador_milis_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#65 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/debouncer_1/U0/contador_milis_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#66 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/debouncer_1/U0/contador_milis_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#67 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/debouncer_1/U0/contador_milis_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#68 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/debouncer_1/U0/contador_milis_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#69 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/debouncer_1/U0/contador_milis_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#70 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/debouncer_1/U0/contador_milis_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#71 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/debouncer_1/U0/contador_milis_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#72 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/debouncer_1/U0/reset_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#73 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/div_0/U0/contador_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#74 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/div_0/U0/contador_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#75 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/div_0/U0/contador_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#76 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/div_0/U0/contador_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#77 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/div_0/U0/contador_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#78 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/div_0/U0/div3_3M_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#79 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/div_4_0/U0/clkdiv_4_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#80 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/div_4_0/U0/contador_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#81 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/div_4_0/U0/contador_reg[1]/C is not reached by a timing clock
Related violations: <none>

CKLD-2#1 Warning
Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  
Clock net boton_0_IBUF is directly driven by an IO rather than a Clock Buffer or may be an IO driving a mix of Clock Buffer and non-Clock loads. This connectivity should be reviewed and corrected as appropriate. Driver(s): boton_0_IBUF_inst/O, design_1_i/boton_0
Related violations: <none>

CKLD-2#2 Warning
Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  
Clock net boton_1_IBUF is directly driven by an IO rather than a Clock Buffer or may be an IO driving a mix of Clock Buffer and non-Clock loads. This connectivity should be reviewed and corrected as appropriate. Driver(s): boton_1_IBUF_inst/O, design_1_i/boton_1
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell design_1_i/PWM_0/U0/signalPWM_reg_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/PWM_0/U0/signalPWM_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch design_1_i/PWM_0/U0/signalPWM_reg cannot be properly analyzed as its control pin design_1_i/PWM_0/U0/signalPWM_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch design_1_i/ROM_0/U0/B0_reg[0] cannot be properly analyzed as its control pin design_1_i/ROM_0/U0/B0_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch design_1_i/ROM_0/U0/B0_reg[1] cannot be properly analyzed as its control pin design_1_i/ROM_0/U0/B0_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch design_1_i/ROM_0/U0/B0_reg[2] cannot be properly analyzed as its control pin design_1_i/ROM_0/U0/B0_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch design_1_i/ROM_0/U0/B0_reg[3] cannot be properly analyzed as its control pin design_1_i/ROM_0/U0/B0_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch design_1_i/ROM_0/U0/B0_reg[4] cannot be properly analyzed as its control pin design_1_i/ROM_0/U0/B0_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch design_1_i/ROM_0/U0/B0_reg[5] cannot be properly analyzed as its control pin design_1_i/ROM_0/U0/B0_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch design_1_i/ROM_0/U0/B0_reg[6] cannot be properly analyzed as its control pin design_1_i/ROM_0/U0/B0_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch design_1_i/ROM_0/U0/B0_reg[7] cannot be properly analyzed as its control pin design_1_i/ROM_0/U0/B0_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch design_1_i/ROM_0/U0/B1_reg[0] cannot be properly analyzed as its control pin design_1_i/ROM_0/U0/B1_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch design_1_i/ROM_0/U0/B1_reg[1] cannot be properly analyzed as its control pin design_1_i/ROM_0/U0/B1_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch design_1_i/ROM_0/U0/B1_reg[2] cannot be properly analyzed as its control pin design_1_i/ROM_0/U0/B1_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch design_1_i/ROM_0/U0/B1_reg[3] cannot be properly analyzed as its control pin design_1_i/ROM_0/U0/B1_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch design_1_i/ROM_0/U0/B1_reg[4] cannot be properly analyzed as its control pin design_1_i/ROM_0/U0/B1_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch design_1_i/ROM_0/U0/B1_reg[5] cannot be properly analyzed as its control pin design_1_i/ROM_0/U0/B1_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch design_1_i/ROM_0/U0/B1_reg[6] cannot be properly analyzed as its control pin design_1_i/ROM_0/U0/B1_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch design_1_i/ROM_0/U0/B1_reg[7] cannot be properly analyzed as its control pin design_1_i/ROM_0/U0/B1_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch design_1_i/ROM_0/U0/G0_reg[0] cannot be properly analyzed as its control pin design_1_i/ROM_0/U0/G0_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch design_1_i/ROM_0/U0/G0_reg[1] cannot be properly analyzed as its control pin design_1_i/ROM_0/U0/G0_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch design_1_i/ROM_0/U0/G0_reg[2] cannot be properly analyzed as its control pin design_1_i/ROM_0/U0/G0_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch design_1_i/ROM_0/U0/G0_reg[3] cannot be properly analyzed as its control pin design_1_i/ROM_0/U0/G0_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch design_1_i/ROM_0/U0/G0_reg[4] cannot be properly analyzed as its control pin design_1_i/ROM_0/U0/G0_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch design_1_i/ROM_0/U0/G0_reg[5] cannot be properly analyzed as its control pin design_1_i/ROM_0/U0/G0_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch design_1_i/ROM_0/U0/G0_reg[6] cannot be properly analyzed as its control pin design_1_i/ROM_0/U0/G0_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch design_1_i/ROM_0/U0/G0_reg[7] cannot be properly analyzed as its control pin design_1_i/ROM_0/U0/G0_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch design_1_i/ROM_0/U0/G1_reg[0] cannot be properly analyzed as its control pin design_1_i/ROM_0/U0/G1_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch design_1_i/ROM_0/U0/G1_reg[1] cannot be properly analyzed as its control pin design_1_i/ROM_0/U0/G1_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch design_1_i/ROM_0/U0/G1_reg[2] cannot be properly analyzed as its control pin design_1_i/ROM_0/U0/G1_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch design_1_i/ROM_0/U0/G1_reg[3] cannot be properly analyzed as its control pin design_1_i/ROM_0/U0/G1_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch design_1_i/ROM_0/U0/G1_reg[4] cannot be properly analyzed as its control pin design_1_i/ROM_0/U0/G1_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch design_1_i/ROM_0/U0/G1_reg[5] cannot be properly analyzed as its control pin design_1_i/ROM_0/U0/G1_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch design_1_i/ROM_0/U0/G1_reg[6] cannot be properly analyzed as its control pin design_1_i/ROM_0/U0/G1_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#33 Warning
Non-clocked latch  
The latch design_1_i/ROM_0/U0/G1_reg[7] cannot be properly analyzed as its control pin design_1_i/ROM_0/U0/G1_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#34 Warning
Non-clocked latch  
The latch design_1_i/ROM_0/U0/R0_reg[0] cannot be properly analyzed as its control pin design_1_i/ROM_0/U0/R0_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#35 Warning
Non-clocked latch  
The latch design_1_i/ROM_0/U0/R0_reg[1] cannot be properly analyzed as its control pin design_1_i/ROM_0/U0/R0_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#36 Warning
Non-clocked latch  
The latch design_1_i/ROM_0/U0/R0_reg[2] cannot be properly analyzed as its control pin design_1_i/ROM_0/U0/R0_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#37 Warning
Non-clocked latch  
The latch design_1_i/ROM_0/U0/R0_reg[3] cannot be properly analyzed as its control pin design_1_i/ROM_0/U0/R0_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#38 Warning
Non-clocked latch  
The latch design_1_i/ROM_0/U0/R0_reg[4] cannot be properly analyzed as its control pin design_1_i/ROM_0/U0/R0_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#39 Warning
Non-clocked latch  
The latch design_1_i/ROM_0/U0/R0_reg[5] cannot be properly analyzed as its control pin design_1_i/ROM_0/U0/R0_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#40 Warning
Non-clocked latch  
The latch design_1_i/ROM_0/U0/R0_reg[6] cannot be properly analyzed as its control pin design_1_i/ROM_0/U0/R0_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#41 Warning
Non-clocked latch  
The latch design_1_i/ROM_0/U0/R0_reg[7] cannot be properly analyzed as its control pin design_1_i/ROM_0/U0/R0_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#42 Warning
Non-clocked latch  
The latch design_1_i/ROM_0/U0/R1_reg[0] cannot be properly analyzed as its control pin design_1_i/ROM_0/U0/R1_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#43 Warning
Non-clocked latch  
The latch design_1_i/ROM_0/U0/R1_reg[1] cannot be properly analyzed as its control pin design_1_i/ROM_0/U0/R1_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#44 Warning
Non-clocked latch  
The latch design_1_i/ROM_0/U0/R1_reg[2] cannot be properly analyzed as its control pin design_1_i/ROM_0/U0/R1_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#45 Warning
Non-clocked latch  
The latch design_1_i/ROM_0/U0/R1_reg[3] cannot be properly analyzed as its control pin design_1_i/ROM_0/U0/R1_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#46 Warning
Non-clocked latch  
The latch design_1_i/ROM_0/U0/R1_reg[4] cannot be properly analyzed as its control pin design_1_i/ROM_0/U0/R1_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#47 Warning
Non-clocked latch  
The latch design_1_i/ROM_0/U0/R1_reg[5] cannot be properly analyzed as its control pin design_1_i/ROM_0/U0/R1_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#48 Warning
Non-clocked latch  
The latch design_1_i/ROM_0/U0/R1_reg[6] cannot be properly analyzed as its control pin design_1_i/ROM_0/U0/R1_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#49 Warning
Non-clocked latch  
The latch design_1_i/ROM_0/U0/R1_reg[7] cannot be properly analyzed as its control pin design_1_i/ROM_0/U0/R1_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#50 Warning
Non-clocked latch  
The latch design_1_i/debouncer_0/U0/habilitado_reg cannot be properly analyzed as its control pin design_1_i/debouncer_0/U0/habilitado_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#51 Warning
Non-clocked latch  
The latch design_1_i/debouncer_1/U0/habilitado_reg cannot be properly analyzed as its control pin design_1_i/debouncer_1/U0/habilitado_reg/G is not reached by a timing clock
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 51 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


