## Physical_Design_Flow

### Downloading Required Files
![image](https://github.com/srsapireddy/Physical_Design_Flow/assets/32967087/ea277448-4fc9-4a73-837c-3aa9ec8b09a3)

### Design Specification and RTL Coding
#### Simulating a Simple Counter Design
![image](https://github.com/srsapireddy/Physical_Design_Flow/assets/32967087/6fea9e3f-5b20-435b-b9e1-58377b8bdcc2)

### Code Coverage Flow for a Counter Design
![image](https://github.com/srsapireddy/Physical_Design_Flow/assets/32967087/9159680b-63de-4fe2-9e8c-1e7e5ea0be46)

#### Analysing Block Coverage
![image](https://github.com/srsapireddy/Physical_Design_Flow/assets/32967087/0bdbdaae-9f30-4349-915e-61b03f30d8f6)
#### Toggle Coverage Context
![image](https://github.com/srsapireddy/Physical_Design_Flow/assets/32967087/faabc029-2ea9-4425-943c-e8713d96ae18)

### The Synthesis Stage
#### Genus Terminal After Synthesis
![image](https://github.com/srsapireddy/Physical_Design_Flow/assets/32967087/b75b39ba-0450-48ba-b641-daabb88dfae1)

#### Schematic View of Design
![image](https://github.com/srsapireddy/Physical_Design_Flow/assets/32967087/f94ca29f-af1c-4fcf-a05f-6758936a0733)

#### Generating Reports Directory
![image](https://github.com/srsapireddy/Physical_Design_Flow/assets/32967087/ef514686-5084-4a15-8dc3-4d74bf216fe8)

#### Writing Output Files Directory
![image](https://github.com/srsapireddy/Physical_Design_Flow/assets/32967087/5b9802d4-d2a9-4e2e-af6b-3da20a9e386e)

### Running the Synthesis Flow with DFT
#### Schematic After Running the Flow with DFT
![image](https://github.com/srsapireddy/Physical_Design_Flow/assets/32967087/2adcf541-bb51-462f-b1c9-ced378821030)

### Running Equivalency Checking
![image](https://github.com/srsapireddy/Physical_Design_Flow/assets/32967087/6a0c6433-89e7-42b1-a1e5-b1186db00501)

#### Output of LEC
![image](https://github.com/srsapireddy/Physical_Design_Flow/assets/32967087/94f43831-392e-469b-be56-e93e74474a83)

#### Creating a .v Format File from the .lib Format using Conformal
![image](https://github.com/srsapireddy/Physical_Design_Flow/assets/32967087/755d1c10-8119-4d58-8a35-056d97bd3d5b)

### Physical Design Implementation Flow Using Innovus
![image](https://github.com/srsapireddy/Physical_Design_Flow_Cadence_Tools/assets/32967087/5f6d5004-c6bf-40a6-bd61-23690215cf18)

#### Floorplan View
![image](https://github.com/srsapireddy/Physical_Design_Flow_Cadence_Tools/assets/32967087/a770a148-7a90-42ed-a11c-fa8be4bca3f2)

#### Viewing the Design Hierarchy
![image](https://github.com/srsapireddy/Physical_Design_Flow_Cadence_Tools/assets/32967087/6e7430f2-90f4-4ef0-b4da-159efb865039)

#### Floorplanning the Design
![image](https://github.com/srsapireddy/Physical_Design_Flow_Cadence_Tools/assets/32967087/ad2ab29c-eea6-4845-ac4d-8ca84d7129e1)

#### Pin Assignment
![image](https://github.com/srsapireddy/Physical_Design_Flow_Cadence_Tools/assets/32967087/02e4bcbc-833d-4209-8f87-a6b1ddd80e43)

#### Power Planning
##### Adding Rings
![image](https://github.com/srsapireddy/Physical_Design_Flow_Cadence_Tools/assets/32967087/e632aad7-1f70-4541-9525-3e9f1ecad600)

##### Adding Stripe
![image](https://github.com/srsapireddy/Physical_Design_Flow_Cadence_Tools/assets/32967087/aa307252-92a8-4598-af44-168c2fad923a)

#### Creating Power Rails with Special Route
![image](https://github.com/srsapireddy/Physical_Design_Flow_Cadence_Tools/assets/32967087/4934e74e-6c7d-40c5-8f23-124aaee2d5d5)
![image](https://github.com/srsapireddy/Physical_Design_Flow_Cadence_Tools/assets/32967087/f3731501-1771-494f-a5c5-34ca4bd72c46)

##### Output
![image](https://github.com/srsapireddy/Physical_Design_Flow_Cadence_Tools/assets/32967087/6bf513f7-3670-42fc-b87d-c6e68947eae1)

#### Running Placement Optimization: Physical View After Placement
![image](https://github.com/srsapireddy/Physical_Design_Flow_Cadence_Tools/assets/32967087/6413f594-62dc-4aba-b6e0-13766d8b980f)

#### Running Clock Tree Synthesis
Save pre-CTS and post-CTS designs

### Routing the Nets
![image](https://github.com/srsapireddy/Physical_Design_Flow_Cadence_Tools/assets/32967087/d5df9739-3691-4b03-b22f-933cc434fcd5)

### Extraction and Timing Analysis: Run RC extraction on the routed design 
![image](https://github.com/srsapireddy/Physical_Design_Flow_Cadence_Tools/assets/32967087/d4750fc9-9e35-423f-8f5d-30fff2c05193)
##### Run setup-and-hold timing analysis 

### Running Physical Verification

#### Verifying Geometry
![image](https://github.com/srsapireddy/Physical_Design_Flow_Cadence_Tools/assets/32967087/06934dee-4217-4562-9dcd-1a1d6536af0f)

##### Output
![image](https://github.com/srsapireddy/Physical_Design_Flow_Cadence_Tools/assets/32967087/c8534ae9-8b25-4a3f-8367-5e98b85d3de9)

#### Verifying Connectivity
![image](https://github.com/srsapireddy/Physical_Design_Flow_Cadence_Tools/assets/32967087/3182adc7-a783-4d8e-9e22-6bbe3f945ded)

##### Output
![image](https://github.com/srsapireddy/Physical_Design_Flow_Cadence_Tools/assets/32967087/4aa0585b-208e-4320-8041-e76ad68e642e)

#### Running Power Analysis
![image](https://github.com/srsapireddy/Physical_Design_Flow_Cadence_Tools/assets/32967087/59f218b6-2ae4-4c4a-88a9-140f22145294)
![image](https://github.com/srsapireddy/Physical_Design_Flow_Cadence_Tools/assets/32967087/f8c41462-b133-4013-afa8-6e5d8c1f3a11)

##### Output
![image](https://github.com/srsapireddy/Physical_Design_Flow_Cadence_Tools/assets/32967087/7b014545-daa4-431a-a197-c6eba29e9021)
![image](https://github.com/srsapireddy/Physical_Design_Flow_Cadence_Tools/assets/32967087/caa8ca3f-6940-4166-95c9-0e5e61a3daab)

#####
#### Rail Analysis
![image](https://github.com/srsapireddy/Physical_Design_Flow_Cadence_Tools/assets/32967087/bdcebf6c-6e52-4701-b54c-5cfc36184033)
![image](https://github.com/srsapireddy/Physical_Design_Flow_Cadence_Tools/assets/32967087/ace71618-7850-4d9d-8ec2-362f87d3cab4)
![image](https://github.com/srsapireddy/Physical_Design_Flow_Cadence_Tools/assets/32967087/25708b24-f9c4-4b18-b95e-9662ddffb6de)
![image](https://github.com/srsapireddy/Physical_Design_Flow_Cadence_Tools/assets/32967087/aeb66eec-3ac6-41fb-9234-a929c2d77adf)
![image](https://github.com/srsapireddy/Physical_Design_Flow_Cadence_Tools/assets/32967087/6517a131-a069-4984-b550-a5eafda0243c)

##### Output
##### Power Rail Result - IR Drop
![image](https://github.com/srsapireddy/Physical_Design_Flow_Cadence_Tools/assets/32967087/a7fc6be6-0023-4d83-9fc3-68ee7f7c208c)

#### Filler Cell Placement
![image](https://github.com/srsapireddy/Physical_Design_Flow_Cadence_Tools/assets/32967087/3bbb2ae7-9cda-4912-a56c-554efc647735)

#### Generating a Stream File
![image](https://github.com/srsapireddy/Physical_Design_Flow_Cadence_Tools/assets/32967087/ac2f6fdf-0bb9-414a-9b4b-ee889667e3cc)

##### Final GDSII Streaming File
![image](https://github.com/srsapireddy/Physical_Design_Flow_Cadence_Tools/assets/32967087/0dfc5970-26af-4177-a9d7-8de1adae159e)
























