Name,Authors,Proceedings,FOM,Power,Jitter,FracSpur,Area,Tech,Architecture,PhaseDetector,Oscillator,URL,Tags (optional)
4.3 A 76.7fs-lntegrated-Jitter and −71.9dBc In-Band Fractional-Spur Bang-Bang Digital PLL Based on an Inverse-Constant-Slope DTC and FCW Subtractive Dithering,"Dartizio, Simone M. & Tesolin, Francesco & Castoro, Giacomo & Buccoleri, Francesco & Lanzoni, Luca & Rossoni, Michele & Cherniak, Dmytro & Bertulessi, Luca & Samori, Carlo & Lacaita, Andrea L. & Levantino, Salvatore",ISSCC'23,-250,,,-71.9,0.33,28,BBPLL,,LC,https://ieeexplore.ieee.org/document/10067719,"Linearity, Quantization (signal), Radar, Sensitivity, Time-domain analysis, Transceivers, Wireless communication, Wireless sensor networks, jitter, voltage"
"10.2 A 5.5μs-Calibration-Time, Low-Jitter, and Compact-Area Fractional-N Digital PLL Using the Recursive-Least-Squares (RLS) Algorithm","Jang, Seheon & Chae, Munjae & Park, Hangi & Hwang, Chanwoong & Choi, Jaehyouk",ISSCC'24,-249.1,,,-68,0.12,40,BBPLL/DPLL,,LC,https://ieeexplore.ieee.org/document/10454495,"Calibration, Multicore processing, Quantization (signal), Silicon, Voltage-controlled oscillators, jitter, thermal noise"
10.1 An 8.75GHz Fractional-N Digital PLL with a Reverse-Concavity Variable-Slope DTC Achieving 57.3fsrms Integrated Jitter and −252.4dB FoM,"Rossoni, Michele & Dartizio, Simone Mattia & Tesolin, Francesco & Castoro, Giacomo & Dell’Orto, Riccardo & Samori, Carlo & Lacaita, Andrea Leonardo & Levantino, Salvatore",ISSCC'24,-253.5,,,-63.4,0.21,28,BBPLL,,LC,https://ieeexplore.ieee.org/document/10454388,"Linearity, Quantization (signal), Transceivers, Wireless communication, jitter, phase noise, voltage"
10.3 A 7GHz Digital PLL with Cascaded Fractional Divider and Pseudo-Differential DTC Achieving -62.1dBc Fractional Spur and 143.7fs Integrated Jitter,"Xu, Dingxin & Liu, Zezheng & Kuai, Yifeng & Huang, Hongye & Zhang, Yuncheng & Sun, Zheng & Liu, Bangan & Wang, Wenqian & Xiong, Yuang & Qiu, Junjun & Madany, Waleed & Zhang, Yi & Fadila, Ashbir Aviat & Shirane, Atsushi & Okada, Kenichi",ISSCC'24,-247.4,,,-62.1,0.23,65,BBPLL,,LC,https://ieeexplore.ieee.org/document/10454284,"Delta-sigma modulation, Detectors, Limiting, Quantization (signal), Radar, Wireless communication, jitter"
A 68.6fsrms-total-integrated-jitter and 1.56μs-locking-time fractional-N bang-bang PLL based on type-II gear shifting and adaptive frequency switching,"Dartizio, Simone Mattia & Buccoleri, Francesco & Tesolin, Francesco & Avallone, Luca & Santiccioli, Alessio & Iesurum, Agata & Steffan, Giovanni & Cherniak, Dmytro & Bertulessi, Luca & Bevilacqua, Andrea & Samori, Carlo & Lacaita, Andrea Leonardo & Levantino, Salvatore",ISSCC'22,-250.3,,,-58.2,0.23,28,BBPLL,,LC,https://ieeexplore.ieee.org/document/9731683,"Frequency modulation, Market research, Phase frequency detectors, Power demand, Time-frequency analysis, Transceivers, jitter"
A 2.6-to-4.1GHz Fractional-N Digital PLL Based on a Time-Mode Arithmetic Unit Achieving -249.4dB FoM and -59dBc Fractional Spurs,"Gao, Zhong & He, Jingchu & Fritz, Martin & Gong, Jiang & Shen, Yiyu & Zong, Zhirui & Chen, Peng & Spalink, Gerd & Eitel, Ben & Yamamoto, Ken & Staszewski, Robert Bogdan & Alavi, Morteza S. & Babaie, Masoud",ISSCC'22,-249.4,,,-59,0.31,40,DPLL,,LC,https://ieeexplore.ieee.org/document/9731561,"Complexity theory, Detectors, Image edge detection, Linearity, Power demand, Time-frequency analysis, voltage"
32.1 A 365fsrms-Jitter and -63dBc-Fractional Spur 5.3GHz-Ring-DCO-Based Fractional-N DPLL Using a DTC Second/Third- Order Nonlinearity Cancelation and a Probability-Density-Shaping ΔΣM,"Park, Hangi & Hwang, Chanwoong & Seong, Taeho & Lee, Yongsun & Choi, Jaehyouk",ISSCC'21,-239.1,,,-63,0.146,65,DPLL,,Ring,https://ieeexplore.ieee.org/document/9365798,"Phase locked loops, Probability density function, Solid state circuits, Substrates, Transceivers, Wires, jitter"
"A 3.3-GHz 101fsrms-Jitter, −250.3dB FOM Fractional-N DPLL with Phase Error Detection Accomplished in Fully Differential Voltage Domain","Wu, Lianbo & Burger, Thomas & Schönle, Philipp & Huang, Qiuting",VLSI'20,-250.3,,,-56,0.27,130,DPLL,,LC,https://ieeexplore.ieee.org/document/9162777,"Image edge detection, Linearity, Phase locked loops, Radio frequency, Sensitivity, jitter, phase noise"
32.4 A 104fsrms-Jitter and -61dBc-Fractional Spur 15GHz Fractional-N Subsampling PLL Using a Voltage-Domain Quantization-Error Cancelation Technique,"Kim, Juyeop & Jo, Yongwoo & Lim, Younghyun & Seong, Taeho & Park, Hangi & Yoo, Seyeon & Lee, Yongsun & Choi, Seojin & Choi, Jaehyouk",ISSCC'21,-251,,,-61,0.21,65,BBPLL,,LC,https://ieeexplore.ieee.org/document/9365815,"Phase locked loops, Solid state circuits, Steady-state, Thermal degradation, Time-domain analysis, Voltage-controlled oscillators, thermal noise"
A 188fsrms-Jitter and −243d8-FoMjitter 5.2GHz-Ring-DCO-Based Fractional-N Digital PLL with a 1/8 DTC-Range-Reduction Technique Using a Quadruple-Timing-Margin Phase Selector,"Hwang, Chanwoong & Park, Hangi & Seong, Taeho & Choi, Jaehyouk",ISSCC'22,-242.6,15.67,188,-60,0.139,65,DPLL,TDC,Ring,https://ieeexplore.ieee.org/document/9731646,"Bandwidth, Design methodology, Linearization techniques, Quantization (signal), Throughput, jitter, thermal noise"
10.6 A 10GHz FMCW Modulator Achieving 680MHz/μs Chirp Slope and 150kHz rms Frequency Error Based on a Digital-PLL with a Non-Uniform Piecewise-Parabolic Digital Predistortion,"Tesolin, Francesco & Dartizio, Simone Mattia & Castoro, Giacomo & Buccoleri, Francesco & Rossoni, Michele & Cherniak, Dmytro & Samori, Carlo & Lacaita, Andrea Leonardo & Levantino, Salvatore",ISSCC'24,-248,21,87.1,-53.7,0.34,28,DPLL,BB,LC,https://ieeexplore.ieee.org/document/10454289,"Chirp, Frequency modulation, Frequency synthesizers, Linearity, Phase modulation, Varactors, phase noise"
