{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683392773467 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683392773467 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 06 22:36:13 2023 " "Processing started: Sat May 06 22:36:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683392773467 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392773467 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC -c RISC " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC -c RISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392773468 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683392773861 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683392773861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/DUT.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683392784457 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/DUT.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683392784457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_hazard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_hazard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_hazard-danger " "Found design unit 1: reg_hazard-danger" {  } { { "reg_hazard.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/reg_hazard.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683392784463 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_hazard " "Found entity 1: reg_hazard" {  } { { "reg_hazard.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/reg_hazard.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683392784463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683392784470 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683392784470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage_6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stage_6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Stage_6-path_6 " "Found design unit 1: Stage_6-path_6" {  } { { "Stage_6.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Stage_6.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683392784474 ""} { "Info" "ISGN_ENTITY_NAME" "1 Stage_6 " "Found entity 1: Stage_6" {  } { { "Stage_6.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Stage_6.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683392784474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage_5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stage_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Stage_5-path_5 " "Found design unit 1: Stage_5-path_5" {  } { { "Stage_5.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Stage_5.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683392784480 ""} { "Info" "ISGN_ENTITY_NAME" "1 Stage_5 " "Found entity 1: Stage_5" {  } { { "Stage_5.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Stage_5.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683392784480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stage_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Stage_4-path_4 " "Found design unit 1: Stage_4-path_4" {  } { { "Stage_4.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Stage_4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683392784486 ""} { "Info" "ISGN_ENTITY_NAME" "1 Stage_4 " "Found entity 1: Stage_4" {  } { { "Stage_4.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Stage_4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683392784486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "penc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file penc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Penc_8_3-tech " "Found design unit 1: Penc_8_3-tech" {  } { { "penc.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/penc.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683392784490 ""} { "Info" "ISGN_ENTITY_NAME" "1 Penc_8_3 " "Found entity 1: Penc_8_3" {  } { { "penc.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/penc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683392784490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stage_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Stage_1-path_1 " "Found design unit 1: Stage_1-path_1" {  } { { "Stage_1.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Stage_1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683392784498 ""} { "Info" "ISGN_ENTITY_NAME" "1 Stage_1 " "Found entity 1: Stage_1" {  } { { "Stage_1.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Stage_1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683392784498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_1-reg1 " "Found design unit 1: reg_1-reg1" {  } { { "register_1bit.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/register_1bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683392784503 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_1 " "Found entity 1: reg_1" {  } { { "register_1bit.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/register_1bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683392784503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "six_extender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file six_extender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 six_extender-Struct " "Found design unit 1: six_extender-Struct" {  } { { "six_extender.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/six_extender.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683392784508 ""} { "Info" "ISGN_ENTITY_NAME" "1 six_extender " "Found entity 1: six_extender" {  } { { "six_extender.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/six_extender.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683392784508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_File-arch " "Found design unit 1: Register_File-arch" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/register_file.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683392784515 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/register_file.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683392784515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nine_extender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nine_extender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nine_extender-Struct " "Found design unit 1: nine_extender-Struct" {  } { { "nine_extender.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/nine_extender.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683392784521 ""} { "Info" "ISGN_ENTITY_NAME" "1 nine_extender " "Found entity 1: nine_extender" {  } { { "nine_extender.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/nine_extender.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683392784521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux-two-to-one-1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux-two-to-one-1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_two_to_one_1bit-Struct " "Found design unit 1: mux_two_to_one_1bit-Struct" {  } { { "mux-two-to-one-1bit.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/mux-two-to-one-1bit.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683392784526 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_two_to_one_1bit " "Found entity 1: mux_two_to_one_1bit" {  } { { "mux-two-to-one-1bit.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/mux-two-to-one-1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683392784526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux-two-to-one-16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux-two-to-one-16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_two_to_one_16bit-Struct " "Found design unit 1: mux_two_to_one_16bit-Struct" {  } { { "mux-two-to-one-16bit.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/mux-two-to-one-16bit.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683392784530 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_two_to_one_16bit " "Found entity 1: mux_two_to_one_16bit" {  } { { "mux-two-to-one-16bit.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/mux-two-to-one-16bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683392784530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux-four-to-one-1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux-four-to-one-1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_four_to_one_1bit-Struct " "Found design unit 1: mux_four_to_one_1bit-Struct" {  } { { "mux-four-to-one-1bit.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/mux-four-to-one-1bit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683392784535 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_four_to_one_1bit " "Found entity 1: mux_four_to_one_1bit" {  } { { "mux-four-to-one-1bit.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/mux-four-to-one-1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683392784535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux-four-to-one-16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux-four-to-one-16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_four_to_one_16bit-Struct " "Found design unit 1: mux_four_to_one_16bit-Struct" {  } { { "mux-four-to-one-16bit.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/mux-four-to-one-16bit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683392784538 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_four_to_one_16bit " "Found entity 1: mux_four_to_one_16bit" {  } { { "mux-four-to-one-16bit.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/mux-four-to-one-16bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683392784538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux-eight-to-one-1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux-eight-to-one-1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_eight_to_one_1bit-Struct " "Found design unit 1: mux_eight_to_one_1bit-Struct" {  } { { "mux-eight-to-one-1bit.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/mux-eight-to-one-1bit.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683392784541 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_eight_to_one_1bit " "Found entity 1: mux_eight_to_one_1bit" {  } { { "mux-eight-to-one-1bit.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/mux-eight-to-one-1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683392784541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux-eight-to-one-16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux-eight-to-one-16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_eight_to_one_16bit-Struct " "Found design unit 1: mux_eight_to_one_16bit-Struct" {  } { { "mux-eight-to-one-16bit.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/mux-eight-to-one-16bit.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683392784546 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_eight_to_one_16bit " "Found entity 1: mux_eight_to_one_16bit" {  } { { "mux-eight-to-one-16bit.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/mux-eight-to-one-16bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683392784546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instruction_Memory-mem " "Found design unit 1: Instruction_Memory-mem" {  } { { "Instruction_Memory.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Instruction_Memory.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683392784552 ""} { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Memory " "Found entity 1: Instruction_Memory" {  } { { "Instruction_Memory.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Instruction_Memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683392784552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extender-Struct " "Found design unit 1: extender-Struct" {  } { { "extender.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/extender.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683392784559 ""} { "Info" "ISGN_ENTITY_NAME" "1 extender " "Found entity 1: extender" {  } { { "extender.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/extender.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683392784559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_Memory-mem " "Found design unit 1: Data_Memory-mem" {  } { { "Data_Memory.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Data_Memory.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683392784564 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_Memory " "Found entity 1: Data_Memory" {  } { { "Data_Memory.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Data_Memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683392784564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_generator-bhv " "Found design unit 1: clock_generator-bhv" {  } { { "clock.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/clock.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683392784568 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "clock.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/clock.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683392784568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-Struct " "Found design unit 1: alu-Struct" {  } { { "alu.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/alu.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683392784575 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683392784575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2adder-16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 2adder-16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder-Behavioral " "Found design unit 1: Adder-Behavioral" {  } { { "2adder-16bit.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/2adder-16bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683392784580 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "2adder-16bit.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/2adder-16bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683392784580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Datapath-path " "Found design unit 1: Datapath-path" {  } { { "Datapath.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Datapath.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683392784586 ""} { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683392784586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controller-con " "Found design unit 1: Controller-con" {  } { { "Controller.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Controller.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683392784592 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683392784592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipeline_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pipe_reg-reg1 " "Found design unit 1: Pipe_reg-reg1" {  } { { "Pipeline_Register.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Pipeline_Register.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683392784602 ""} { "Info" "ISGN_ENTITY_NAME" "1 Pipe_reg " "Found entity 1: Pipe_reg" {  } { { "Pipeline_Register.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Pipeline_Register.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683392784602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temp_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file temp_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Temp_reg-reg1 " "Found design unit 1: Temp_reg-reg1" {  } { { "Temp_Register.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Temp_Register.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683392784610 ""} { "Info" "ISGN_ENTITY_NAME" "1 Temp_reg " "Found entity 1: Temp_reg" {  } { { "Temp_Register.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Temp_Register.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683392784610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_immediate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add_immediate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Add_Imm-Behavioral " "Found design unit 1: Add_Imm-Behavioral" {  } { { "Add_Immediate.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Add_Immediate.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683392784616 ""} { "Info" "ISGN_ENTITY_NAME" "1 Add_Imm " "Found entity 1: Add_Imm" {  } { { "Add_Immediate.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Add_Immediate.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683392784616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decider-dec " "Found design unit 1: decider-dec" {  } { { "decider.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/decider.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683392784620 ""} { "Info" "ISGN_ENTITY_NAME" "1 decider " "Found entity 1: decider" {  } { { "decider.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/decider.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683392784620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stage_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Stage_2-path_2 " "Found design unit 1: Stage_2-path_2" {  } { { "Stage_2.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Stage_2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683392784627 ""} { "Info" "ISGN_ENTITY_NAME" "1 Stage_2 " "Found entity 1: Stage_2" {  } { { "Stage_2.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Stage_2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683392784627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stage_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Stage_3-path_3 " "Found design unit 1: Stage_3-path_3" {  } { { "Stage_3.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Stage_3.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683392784634 ""} { "Info" "ISGN_ENTITY_NAME" "1 Stage_3 " "Found entity 1: Stage_3" {  } { { "Stage_3.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Stage_3.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683392784634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux-four-to-one-3bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux-four-to-one-3bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_four_to_one_3bit-Struct " "Found design unit 1: mux_four_to_one_3bit-Struct" {  } { { "mux-four-to-one-3bit.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/mux-four-to-one-3bit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683392784640 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_four_to_one_3bit " "Found entity 1: mux_four_to_one_3bit" {  } { { "mux-four-to-one-3bit.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/mux-four-to-one-3bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683392784640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bigpreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bigpreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Big_Pipe_reg-reg1 " "Found design unit 1: Big_Pipe_reg-reg1" {  } { { "BigPreg.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/BigPreg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683392784647 ""} { "Info" "ISGN_ENTITY_NAME" "1 Big_Pipe_reg " "Found entity 1: Big_Pipe_reg" {  } { { "BigPreg.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/BigPreg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683392784647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_hazard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_hazard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_hazard-danger " "Found design unit 1: mem_hazard-danger" {  } { { "mem_hazard.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/mem_hazard.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683392784652 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_hazard " "Found entity 1: mem_hazard" {  } { { "mem_hazard.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/mem_hazard.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683392784652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784652 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683392784770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:add_instance " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:add_instance\"" {  } { { "DUT.vhdl" "add_instance" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/DUT.vhdl" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683392784776 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "outp Datapath.vhd(7) " "VHDL Signal Declaration warning at Datapath.vhd(7): used implicit default value for signal \"outp\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Datapath.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Datapath.vhd" 7 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683392784782 "|DUT|Datapath:add_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator Datapath:add_instance\|clock_generator:clock " "Elaborating entity \"clock_generator\" for hierarchy \"Datapath:add_instance\|clock_generator:clock\"" {  } { { "Datapath.vhd" "clock" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Datapath.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683392784784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stage_1 Datapath:add_instance\|Stage_1:S1 " "Elaborating entity \"Stage_1\" for hierarchy \"Datapath:add_instance\|Stage_1:S1\"" {  } { { "Datapath.vhd" "S1" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Datapath.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683392784789 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "one Stage_1.vhd(92) " "VHDL Signal Declaration warning at Stage_1.vhd(92): used explicit default value for signal \"one\" because signal was never assigned a value" {  } { { "Stage_1.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Stage_1.vhd" 92 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1683392784792 "|DUT|Datapath:add_instance|Stage_1:S1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File Datapath:add_instance\|Stage_1:S1\|Register_File:RF " "Elaborating entity \"Register_File\" for hierarchy \"Datapath:add_instance\|Stage_1:S1\|Register_File:RF\"" {  } { { "Stage_1.vhd" "RF" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Stage_1.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683392784794 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "register_file.vhd(23) " "VHDL Subtype or Type Declaration warning at register_file.vhd(23): subtype or type has null range" {  } { { "register_file.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/register_file.vhd" 23 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1683392784800 "|DUT|Datapath:add_instance|Stage_1:S1|Register_File:RF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_Memory Datapath:add_instance\|Stage_1:S1\|Instruction_Memory:IM " "Elaborating entity \"Instruction_Memory\" for hierarchy \"Datapath:add_instance\|Stage_1:S1\|Instruction_Memory:IM\"" {  } { { "Stage_1.vhd" "IM" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Stage_1.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683392784803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_Imm Datapath:add_instance\|Stage_1:S1\|Add_Imm:ADD " "Elaborating entity \"Add_Imm\" for hierarchy \"Datapath:add_instance\|Stage_1:S1\|Add_Imm:ADD\"" {  } { { "Stage_1.vhd" "ADD" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Stage_1.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683392784808 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp1 Add_Immediate.vhd(36) " "VHDL Process Statement warning at Add_Immediate.vhd(36): inferring latch(es) for signal or variable \"temp1\", which holds its previous value in one or more paths through the process" {  } { { "Add_Immediate.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Add_Immediate.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683392784812 "|DUT|Datapath:add_instance|Stage_1:S1|Add_Imm:ADD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[0\] Add_Immediate.vhd(36) " "Inferred latch for \"temp1\[0\]\" at Add_Immediate.vhd(36)" {  } { { "Add_Immediate.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Add_Immediate.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784812 "|DUT|Datapath:add_instance|Stage_1:S1|Add_Imm:ADD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[1\] Add_Immediate.vhd(36) " "Inferred latch for \"temp1\[1\]\" at Add_Immediate.vhd(36)" {  } { { "Add_Immediate.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Add_Immediate.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784813 "|DUT|Datapath:add_instance|Stage_1:S1|Add_Imm:ADD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[2\] Add_Immediate.vhd(36) " "Inferred latch for \"temp1\[2\]\" at Add_Immediate.vhd(36)" {  } { { "Add_Immediate.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Add_Immediate.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784813 "|DUT|Datapath:add_instance|Stage_1:S1|Add_Imm:ADD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[3\] Add_Immediate.vhd(36) " "Inferred latch for \"temp1\[3\]\" at Add_Immediate.vhd(36)" {  } { { "Add_Immediate.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Add_Immediate.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784813 "|DUT|Datapath:add_instance|Stage_1:S1|Add_Imm:ADD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[4\] Add_Immediate.vhd(36) " "Inferred latch for \"temp1\[4\]\" at Add_Immediate.vhd(36)" {  } { { "Add_Immediate.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Add_Immediate.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784813 "|DUT|Datapath:add_instance|Stage_1:S1|Add_Imm:ADD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[5\] Add_Immediate.vhd(36) " "Inferred latch for \"temp1\[5\]\" at Add_Immediate.vhd(36)" {  } { { "Add_Immediate.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Add_Immediate.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784813 "|DUT|Datapath:add_instance|Stage_1:S1|Add_Imm:ADD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[6\] Add_Immediate.vhd(36) " "Inferred latch for \"temp1\[6\]\" at Add_Immediate.vhd(36)" {  } { { "Add_Immediate.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Add_Immediate.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784813 "|DUT|Datapath:add_instance|Stage_1:S1|Add_Imm:ADD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[7\] Add_Immediate.vhd(36) " "Inferred latch for \"temp1\[7\]\" at Add_Immediate.vhd(36)" {  } { { "Add_Immediate.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Add_Immediate.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784813 "|DUT|Datapath:add_instance|Stage_1:S1|Add_Imm:ADD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[8\] Add_Immediate.vhd(36) " "Inferred latch for \"temp1\[8\]\" at Add_Immediate.vhd(36)" {  } { { "Add_Immediate.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Add_Immediate.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784814 "|DUT|Datapath:add_instance|Stage_1:S1|Add_Imm:ADD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[9\] Add_Immediate.vhd(36) " "Inferred latch for \"temp1\[9\]\" at Add_Immediate.vhd(36)" {  } { { "Add_Immediate.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Add_Immediate.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784814 "|DUT|Datapath:add_instance|Stage_1:S1|Add_Imm:ADD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[10\] Add_Immediate.vhd(36) " "Inferred latch for \"temp1\[10\]\" at Add_Immediate.vhd(36)" {  } { { "Add_Immediate.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Add_Immediate.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784814 "|DUT|Datapath:add_instance|Stage_1:S1|Add_Imm:ADD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[11\] Add_Immediate.vhd(36) " "Inferred latch for \"temp1\[11\]\" at Add_Immediate.vhd(36)" {  } { { "Add_Immediate.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Add_Immediate.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784814 "|DUT|Datapath:add_instance|Stage_1:S1|Add_Imm:ADD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[12\] Add_Immediate.vhd(36) " "Inferred latch for \"temp1\[12\]\" at Add_Immediate.vhd(36)" {  } { { "Add_Immediate.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Add_Immediate.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784814 "|DUT|Datapath:add_instance|Stage_1:S1|Add_Imm:ADD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[13\] Add_Immediate.vhd(36) " "Inferred latch for \"temp1\[13\]\" at Add_Immediate.vhd(36)" {  } { { "Add_Immediate.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Add_Immediate.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784814 "|DUT|Datapath:add_instance|Stage_1:S1|Add_Imm:ADD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[14\] Add_Immediate.vhd(36) " "Inferred latch for \"temp1\[14\]\" at Add_Immediate.vhd(36)" {  } { { "Add_Immediate.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Add_Immediate.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784814 "|DUT|Datapath:add_instance|Stage_1:S1|Add_Imm:ADD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[15\] Add_Immediate.vhd(36) " "Inferred latch for \"temp1\[15\]\" at Add_Immediate.vhd(36)" {  } { { "Add_Immediate.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Add_Immediate.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784815 "|DUT|Datapath:add_instance|Stage_1:S1|Add_Imm:ADD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "six_extender Datapath:add_instance\|Stage_1:S1\|six_extender:EX " "Elaborating entity \"six_extender\" for hierarchy \"Datapath:add_instance\|Stage_1:S1\|six_extender:EX\"" {  } { { "Stage_1.vhd" "EX" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Stage_1.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683392784817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_two_to_one_16bit Datapath:add_instance\|Stage_1:S1\|mux_two_to_one_16bit:MUX_PC_ADD " "Elaborating entity \"mux_two_to_one_16bit\" for hierarchy \"Datapath:add_instance\|Stage_1:S1\|mux_two_to_one_16bit:MUX_PC_ADD\"" {  } { { "Stage_1.vhd" "MUX_PC_ADD" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Stage_1.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683392784821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Temp_reg Datapath:add_instance\|Stage_1:S1\|Temp_reg:PC_T " "Elaborating entity \"Temp_reg\" for hierarchy \"Datapath:add_instance\|Stage_1:S1\|Temp_reg:PC_T\"" {  } { { "Stage_1.vhd" "PC_T" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Stage_1.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683392784825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pipe_reg Datapath:add_instance\|Pipe_reg:P1 " "Elaborating entity \"Pipe_reg\" for hierarchy \"Datapath:add_instance\|Pipe_reg:P1\"" {  } { { "Datapath.vhd" "P1" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Datapath.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683392784830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stage_2 Datapath:add_instance\|Stage_2:S2 " "Elaborating entity \"Stage_2\" for hierarchy \"Datapath:add_instance\|Stage_2:S2\"" {  } { { "Datapath.vhd" "S2" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Datapath.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683392784835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Datapath:add_instance\|Stage_2:S2\|Controller:Cont " "Elaborating entity \"Controller\" for hierarchy \"Datapath:add_instance\|Stage_2:S2\|Controller:Cont\"" {  } { { "Stage_2.vhd" "Cont" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Stage_2.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683392784839 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z_w Controller.vhd(24) " "VHDL Process Statement warning at Controller.vhd(24): inferring latch(es) for signal or variable \"Z_w\", which holds its previous value in one or more paths through the process" {  } { { "Controller.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Controller.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683392784842 "|DUT|Datapath:add_instance|Stage_2:S2|Controller:Cont"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C_w Controller.vhd(24) " "VHDL Process Statement warning at Controller.vhd(24): inferring latch(es) for signal or variable \"C_w\", which holds its previous value in one or more paths through the process" {  } { { "Controller.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Controller.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683392784842 "|DUT|Datapath:add_instance|Stage_2:S2|Controller:Cont"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RF_w Controller.vhd(24) " "VHDL Process Statement warning at Controller.vhd(24): inferring latch(es) for signal or variable \"RF_w\", which holds its previous value in one or more paths through the process" {  } { { "Controller.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Controller.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683392784842 "|DUT|Datapath:add_instance|Stage_2:S2|Controller:Cont"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Mem_w Controller.vhd(24) " "VHDL Process Statement warning at Controller.vhd(24): inferring latch(es) for signal or variable \"Mem_w\", which holds its previous value in one or more paths through the process" {  } { { "Controller.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Controller.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683392784842 "|DUT|Datapath:add_instance|Stage_2:S2|Controller:Cont"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "car Controller.vhd(24) " "VHDL Process Statement warning at Controller.vhd(24): inferring latch(es) for signal or variable \"car\", which holds its previous value in one or more paths through the process" {  } { { "Controller.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Controller.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683392784842 "|DUT|Datapath:add_instance|Stage_2:S2|Controller:Cont"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "decide Controller.vhd(24) " "VHDL Process Statement warning at Controller.vhd(24): inferring latch(es) for signal or variable \"decide\", which holds its previous value in one or more paths through the process" {  } { { "Controller.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Controller.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683392784842 "|DUT|Datapath:add_instance|Stage_2:S2|Controller:Cont"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_cs Controller.vhd(24) " "VHDL Process Statement warning at Controller.vhd(24): inferring latch(es) for signal or variable \"ALU_cs\", which holds its previous value in one or more paths through the process" {  } { { "Controller.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Controller.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683392784842 "|DUT|Datapath:add_instance|Stage_2:S2|Controller:Cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_cs\[0\] Controller.vhd(24) " "Inferred latch for \"ALU_cs\[0\]\" at Controller.vhd(24)" {  } { { "Controller.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Controller.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784842 "|DUT|Datapath:add_instance|Stage_2:S2|Controller:Cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_cs\[1\] Controller.vhd(24) " "Inferred latch for \"ALU_cs\[1\]\" at Controller.vhd(24)" {  } { { "Controller.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Controller.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784843 "|DUT|Datapath:add_instance|Stage_2:S2|Controller:Cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_cs\[2\] Controller.vhd(24) " "Inferred latch for \"ALU_cs\[2\]\" at Controller.vhd(24)" {  } { { "Controller.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Controller.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784843 "|DUT|Datapath:add_instance|Stage_2:S2|Controller:Cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decide\[0\] Controller.vhd(24) " "Inferred latch for \"decide\[0\]\" at Controller.vhd(24)" {  } { { "Controller.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Controller.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784843 "|DUT|Datapath:add_instance|Stage_2:S2|Controller:Cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decide\[1\] Controller.vhd(24) " "Inferred latch for \"decide\[1\]\" at Controller.vhd(24)" {  } { { "Controller.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Controller.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784843 "|DUT|Datapath:add_instance|Stage_2:S2|Controller:Cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "car Controller.vhd(24) " "Inferred latch for \"car\" at Controller.vhd(24)" {  } { { "Controller.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Controller.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784843 "|DUT|Datapath:add_instance|Stage_2:S2|Controller:Cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_w Controller.vhd(24) " "Inferred latch for \"Mem_w\" at Controller.vhd(24)" {  } { { "Controller.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Controller.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784843 "|DUT|Datapath:add_instance|Stage_2:S2|Controller:Cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_w Controller.vhd(24) " "Inferred latch for \"RF_w\" at Controller.vhd(24)" {  } { { "Controller.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Controller.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784843 "|DUT|Datapath:add_instance|Stage_2:S2|Controller:Cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_w Controller.vhd(24) " "Inferred latch for \"C_w\" at Controller.vhd(24)" {  } { { "Controller.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Controller.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784843 "|DUT|Datapath:add_instance|Stage_2:S2|Controller:Cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_w Controller.vhd(24) " "Inferred latch for \"Z_w\" at Controller.vhd(24)" {  } { { "Controller.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Controller.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784843 "|DUT|Datapath:add_instance|Stage_2:S2|Controller:Cont"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stage_3 Datapath:add_instance\|Stage_3:S3 " "Elaborating entity \"Stage_3\" for hierarchy \"Datapath:add_instance\|Stage_3:S3\"" {  } { { "Datapath.vhd" "S3" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Datapath.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683392784846 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "zero Stage_3.vhd(60) " "VHDL Signal Declaration warning at Stage_3.vhd(60): used explicit default value for signal \"zero\" because signal was never assigned a value" {  } { { "Stage_3.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Stage_3.vhd" 60 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1683392784851 "|DUT|Datapath:add_instance|Stage_3:S3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extender Datapath:add_instance\|Stage_3:S3\|extender:extend " "Elaborating entity \"extender\" for hierarchy \"Datapath:add_instance\|Stage_3:S3\|extender:extend\"" {  } { { "Stage_3.vhd" "extend" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Stage_3.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683392784854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_hazard Datapath:add_instance\|Stage_3:S3\|reg_hazard:hazard " "Elaborating entity \"reg_hazard\" for hierarchy \"Datapath:add_instance\|Stage_3:S3\|reg_hazard:hazard\"" {  } { { "Stage_3.vhd" "hazard" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Stage_3.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683392784857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_four_to_one_16bit Datapath:add_instance\|Stage_3:S3\|mux_four_to_one_16bit:MUX_1 " "Elaborating entity \"mux_four_to_one_16bit\" for hierarchy \"Datapath:add_instance\|Stage_3:S3\|mux_four_to_one_16bit:MUX_1\"" {  } { { "Stage_3.vhd" "MUX_1" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Stage_3.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683392784862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_four_to_one_3bit Datapath:add_instance\|Stage_3:S3\|mux_four_to_one_3bit:MUX_3 " "Elaborating entity \"mux_four_to_one_3bit\" for hierarchy \"Datapath:add_instance\|Stage_3:S3\|mux_four_to_one_3bit:MUX_3\"" {  } { { "Stage_3.vhd" "MUX_3" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Stage_3.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683392784866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Big_Pipe_reg Datapath:add_instance\|Big_Pipe_reg:P3 " "Elaborating entity \"Big_Pipe_reg\" for hierarchy \"Datapath:add_instance\|Big_Pipe_reg:P3\"" {  } { { "Datapath.vhd" "P3" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Datapath.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683392784873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stage_4 Datapath:add_instance\|Stage_4:S4 " "Elaborating entity \"Stage_4\" for hierarchy \"Datapath:add_instance\|Stage_4:S4\"" {  } { { "Datapath.vhd" "S4" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Datapath.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683392784881 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Z_flag Stage_4.vhd(47) " "Verilog HDL or VHDL warning at Stage_4.vhd(47): object \"Z_flag\" assigned a value but never read" {  } { { "Stage_4.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Stage_4.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683392784887 "|DUT|Datapath:add_instance|Stage_4:S4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "A2 Stage_4.vhd(48) " "Verilog HDL or VHDL warning at Stage_4.vhd(48): object \"A2\" assigned a value but never read" {  } { { "Stage_4.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Stage_4.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683392784887 "|DUT|Datapath:add_instance|Stage_4:S4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decider Datapath:add_instance\|Stage_4:S4\|decider:decider1 " "Elaborating entity \"decider\" for hierarchy \"Datapath:add_instance\|Stage_4:S4\|decider:decider1\"" {  } { { "Stage_4.vhd" "decider1" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Stage_4.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683392784912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu Datapath:add_instance\|Stage_4:S4\|alu:ALU1 " "Elaborating entity \"alu\" for hierarchy \"Datapath:add_instance\|Stage_4:S4\|alu:ALU1\"" {  } { { "Stage_4.vhd" "ALU1" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Stage_4.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683392784915 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp1 alu.vhd(120) " "VHDL Process Statement warning at alu.vhd(120): inferring latch(es) for signal or variable \"temp1\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/alu.vhd" 120 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683392784920 "|DUT|Datapath:add_instance|Stage_4:S4|alu:ALU1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output alu.vhd(120) " "VHDL Process Statement warning at alu.vhd(120): inferring latch(es) for signal or variable \"output\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/alu.vhd" 120 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683392784920 "|DUT|Datapath:add_instance|Stage_4:S4|alu:ALU1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C alu.vhd(120) " "VHDL Process Statement warning at alu.vhd(120): inferring latch(es) for signal or variable \"C\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/alu.vhd" 120 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683392784921 "|DUT|Datapath:add_instance|Stage_4:S4|alu:ALU1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z alu.vhd(120) " "VHDL Process Statement warning at alu.vhd(120): inferring latch(es) for signal or variable \"Z\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/alu.vhd" 120 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683392784921 "|DUT|Datapath:add_instance|Stage_4:S4|alu:ALU1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp2 alu.vhd(120) " "VHDL Process Statement warning at alu.vhd(120): inferring latch(es) for signal or variable \"temp2\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/alu.vhd" 120 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683392784921 "|DUT|Datapath:add_instance|Stage_4:S4|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[0\] alu.vhd(120) " "Inferred latch for \"temp2\[0\]\" at alu.vhd(120)" {  } { { "alu.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/alu.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784921 "|DUT|Datapath:add_instance|Stage_4:S4|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[1\] alu.vhd(120) " "Inferred latch for \"temp2\[1\]\" at alu.vhd(120)" {  } { { "alu.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/alu.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784921 "|DUT|Datapath:add_instance|Stage_4:S4|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[2\] alu.vhd(120) " "Inferred latch for \"temp2\[2\]\" at alu.vhd(120)" {  } { { "alu.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/alu.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784921 "|DUT|Datapath:add_instance|Stage_4:S4|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[3\] alu.vhd(120) " "Inferred latch for \"temp2\[3\]\" at alu.vhd(120)" {  } { { "alu.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/alu.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784921 "|DUT|Datapath:add_instance|Stage_4:S4|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[4\] alu.vhd(120) " "Inferred latch for \"temp2\[4\]\" at alu.vhd(120)" {  } { { "alu.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/alu.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784921 "|DUT|Datapath:add_instance|Stage_4:S4|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[5\] alu.vhd(120) " "Inferred latch for \"temp2\[5\]\" at alu.vhd(120)" {  } { { "alu.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/alu.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784921 "|DUT|Datapath:add_instance|Stage_4:S4|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[6\] alu.vhd(120) " "Inferred latch for \"temp2\[6\]\" at alu.vhd(120)" {  } { { "alu.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/alu.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784922 "|DUT|Datapath:add_instance|Stage_4:S4|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[7\] alu.vhd(120) " "Inferred latch for \"temp2\[7\]\" at alu.vhd(120)" {  } { { "alu.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/alu.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784922 "|DUT|Datapath:add_instance|Stage_4:S4|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[8\] alu.vhd(120) " "Inferred latch for \"temp2\[8\]\" at alu.vhd(120)" {  } { { "alu.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/alu.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784922 "|DUT|Datapath:add_instance|Stage_4:S4|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[9\] alu.vhd(120) " "Inferred latch for \"temp2\[9\]\" at alu.vhd(120)" {  } { { "alu.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/alu.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784922 "|DUT|Datapath:add_instance|Stage_4:S4|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[10\] alu.vhd(120) " "Inferred latch for \"temp2\[10\]\" at alu.vhd(120)" {  } { { "alu.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/alu.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784922 "|DUT|Datapath:add_instance|Stage_4:S4|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[11\] alu.vhd(120) " "Inferred latch for \"temp2\[11\]\" at alu.vhd(120)" {  } { { "alu.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/alu.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784922 "|DUT|Datapath:add_instance|Stage_4:S4|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[12\] alu.vhd(120) " "Inferred latch for \"temp2\[12\]\" at alu.vhd(120)" {  } { { "alu.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/alu.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784922 "|DUT|Datapath:add_instance|Stage_4:S4|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[13\] alu.vhd(120) " "Inferred latch for \"temp2\[13\]\" at alu.vhd(120)" {  } { { "alu.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/alu.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784922 "|DUT|Datapath:add_instance|Stage_4:S4|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[14\] alu.vhd(120) " "Inferred latch for \"temp2\[14\]\" at alu.vhd(120)" {  } { { "alu.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/alu.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784922 "|DUT|Datapath:add_instance|Stage_4:S4|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[15\] alu.vhd(120) " "Inferred latch for \"temp2\[15\]\" at alu.vhd(120)" {  } { { "alu.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/alu.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784922 "|DUT|Datapath:add_instance|Stage_4:S4|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z alu.vhd(120) " "Inferred latch for \"Z\" at alu.vhd(120)" {  } { { "alu.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/alu.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784923 "|DUT|Datapath:add_instance|Stage_4:S4|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C alu.vhd(120) " "Inferred latch for \"C\" at alu.vhd(120)" {  } { { "alu.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/alu.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784923 "|DUT|Datapath:add_instance|Stage_4:S4|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] alu.vhd(120) " "Inferred latch for \"output\[0\]\" at alu.vhd(120)" {  } { { "alu.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/alu.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784923 "|DUT|Datapath:add_instance|Stage_4:S4|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] alu.vhd(120) " "Inferred latch for \"output\[1\]\" at alu.vhd(120)" {  } { { "alu.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/alu.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784923 "|DUT|Datapath:add_instance|Stage_4:S4|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] alu.vhd(120) " "Inferred latch for \"output\[2\]\" at alu.vhd(120)" {  } { { "alu.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/alu.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784923 "|DUT|Datapath:add_instance|Stage_4:S4|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] alu.vhd(120) " "Inferred latch for \"output\[3\]\" at alu.vhd(120)" {  } { { "alu.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/alu.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784923 "|DUT|Datapath:add_instance|Stage_4:S4|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[4\] alu.vhd(120) " "Inferred latch for \"output\[4\]\" at alu.vhd(120)" {  } { { "alu.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/alu.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784923 "|DUT|Datapath:add_instance|Stage_4:S4|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[5\] alu.vhd(120) " "Inferred latch for \"output\[5\]\" at alu.vhd(120)" {  } { { "alu.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/alu.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784923 "|DUT|Datapath:add_instance|Stage_4:S4|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[6\] alu.vhd(120) " "Inferred latch for \"output\[6\]\" at alu.vhd(120)" {  } { { "alu.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/alu.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784923 "|DUT|Datapath:add_instance|Stage_4:S4|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[7\] alu.vhd(120) " "Inferred latch for \"output\[7\]\" at alu.vhd(120)" {  } { { "alu.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/alu.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784923 "|DUT|Datapath:add_instance|Stage_4:S4|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[8\] alu.vhd(120) " "Inferred latch for \"output\[8\]\" at alu.vhd(120)" {  } { { "alu.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/alu.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784923 "|DUT|Datapath:add_instance|Stage_4:S4|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[9\] alu.vhd(120) " "Inferred latch for \"output\[9\]\" at alu.vhd(120)" {  } { { "alu.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/alu.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784924 "|DUT|Datapath:add_instance|Stage_4:S4|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[10\] alu.vhd(120) " "Inferred latch for \"output\[10\]\" at alu.vhd(120)" {  } { { "alu.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/alu.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784924 "|DUT|Datapath:add_instance|Stage_4:S4|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[11\] alu.vhd(120) " "Inferred latch for \"output\[11\]\" at alu.vhd(120)" {  } { { "alu.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/alu.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784924 "|DUT|Datapath:add_instance|Stage_4:S4|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[12\] alu.vhd(120) " "Inferred latch for \"output\[12\]\" at alu.vhd(120)" {  } { { "alu.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/alu.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784924 "|DUT|Datapath:add_instance|Stage_4:S4|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[13\] alu.vhd(120) " "Inferred latch for \"output\[13\]\" at alu.vhd(120)" {  } { { "alu.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/alu.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784924 "|DUT|Datapath:add_instance|Stage_4:S4|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[14\] alu.vhd(120) " "Inferred latch for \"output\[14\]\" at alu.vhd(120)" {  } { { "alu.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/alu.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784924 "|DUT|Datapath:add_instance|Stage_4:S4|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[15\] alu.vhd(120) " "Inferred latch for \"output\[15\]\" at alu.vhd(120)" {  } { { "alu.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/alu.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784924 "|DUT|Datapath:add_instance|Stage_4:S4|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[0\] alu.vhd(120) " "Inferred latch for \"temp1\[0\]\" at alu.vhd(120)" {  } { { "alu.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/alu.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784924 "|DUT|Datapath:add_instance|Stage_4:S4|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[1\] alu.vhd(120) " "Inferred latch for \"temp1\[1\]\" at alu.vhd(120)" {  } { { "alu.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/alu.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784924 "|DUT|Datapath:add_instance|Stage_4:S4|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[2\] alu.vhd(120) " "Inferred latch for \"temp1\[2\]\" at alu.vhd(120)" {  } { { "alu.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/alu.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784924 "|DUT|Datapath:add_instance|Stage_4:S4|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[3\] alu.vhd(120) " "Inferred latch for \"temp1\[3\]\" at alu.vhd(120)" {  } { { "alu.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/alu.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784924 "|DUT|Datapath:add_instance|Stage_4:S4|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[4\] alu.vhd(120) " "Inferred latch for \"temp1\[4\]\" at alu.vhd(120)" {  } { { "alu.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/alu.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784925 "|DUT|Datapath:add_instance|Stage_4:S4|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[5\] alu.vhd(120) " "Inferred latch for \"temp1\[5\]\" at alu.vhd(120)" {  } { { "alu.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/alu.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784925 "|DUT|Datapath:add_instance|Stage_4:S4|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[6\] alu.vhd(120) " "Inferred latch for \"temp1\[6\]\" at alu.vhd(120)" {  } { { "alu.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/alu.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784925 "|DUT|Datapath:add_instance|Stage_4:S4|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[7\] alu.vhd(120) " "Inferred latch for \"temp1\[7\]\" at alu.vhd(120)" {  } { { "alu.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/alu.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784925 "|DUT|Datapath:add_instance|Stage_4:S4|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[8\] alu.vhd(120) " "Inferred latch for \"temp1\[8\]\" at alu.vhd(120)" {  } { { "alu.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/alu.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784925 "|DUT|Datapath:add_instance|Stage_4:S4|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[9\] alu.vhd(120) " "Inferred latch for \"temp1\[9\]\" at alu.vhd(120)" {  } { { "alu.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/alu.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784925 "|DUT|Datapath:add_instance|Stage_4:S4|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[10\] alu.vhd(120) " "Inferred latch for \"temp1\[10\]\" at alu.vhd(120)" {  } { { "alu.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/alu.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784925 "|DUT|Datapath:add_instance|Stage_4:S4|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[11\] alu.vhd(120) " "Inferred latch for \"temp1\[11\]\" at alu.vhd(120)" {  } { { "alu.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/alu.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784925 "|DUT|Datapath:add_instance|Stage_4:S4|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[12\] alu.vhd(120) " "Inferred latch for \"temp1\[12\]\" at alu.vhd(120)" {  } { { "alu.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/alu.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784925 "|DUT|Datapath:add_instance|Stage_4:S4|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[13\] alu.vhd(120) " "Inferred latch for \"temp1\[13\]\" at alu.vhd(120)" {  } { { "alu.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/alu.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784925 "|DUT|Datapath:add_instance|Stage_4:S4|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[14\] alu.vhd(120) " "Inferred latch for \"temp1\[14\]\" at alu.vhd(120)" {  } { { "alu.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/alu.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784925 "|DUT|Datapath:add_instance|Stage_4:S4|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[15\] alu.vhd(120) " "Inferred latch for \"temp1\[15\]\" at alu.vhd(120)" {  } { { "alu.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/alu.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784926 "|DUT|Datapath:add_instance|Stage_4:S4|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[16\] alu.vhd(120) " "Inferred latch for \"temp1\[16\]\" at alu.vhd(120)" {  } { { "alu.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/alu.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392784926 "|DUT|Datapath:add_instance|Stage_4:S4|alu:ALU1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_1 Datapath:add_instance\|Stage_4:S4\|reg_1:C " "Elaborating entity \"reg_1\" for hierarchy \"Datapath:add_instance\|Stage_4:S4\|reg_1:C\"" {  } { { "Stage_4.vhd" "C" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Stage_4.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683392784928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stage_5 Datapath:add_instance\|Stage_5:S5 " "Elaborating entity \"Stage_5\" for hierarchy \"Datapath:add_instance\|Stage_5:S5\"" {  } { { "Datapath.vhd" "S5" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Datapath.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683392784933 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "zero Stage_5.vhd(54) " "VHDL Signal Declaration warning at Stage_5.vhd(54): used explicit default value for signal \"zero\" because signal was never assigned a value" {  } { { "Stage_5.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Stage_5.vhd" 54 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1683392784935 "|DUT|Datapath:add_instance|Stage_5:S5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Memory Datapath:add_instance\|Stage_5:S5\|Data_Memory:Data_mem " "Elaborating entity \"Data_Memory\" for hierarchy \"Datapath:add_instance\|Stage_5:S5\|Data_Memory:Data_mem\"" {  } { { "Stage_5.vhd" "Data_mem" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Stage_5.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683392784961 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "Data_Memory.vhd(24) " "VHDL Subtype or Type Declaration warning at Data_Memory.vhd(24): subtype or type has null range" {  } { { "Data_Memory.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Data_Memory.vhd" 24 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1683392785016 "|DUT|Datapath:add_instance|Stage_5:S5|Data_Memory:Data_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_hazard Datapath:add_instance\|Stage_5:S5\|mem_hazard:hazard " "Elaborating entity \"mem_hazard\" for hierarchy \"Datapath:add_instance\|Stage_5:S5\|mem_hazard:hazard\"" {  } { { "Stage_5.vhd" "hazard" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Stage_5.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683392785020 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_6 mem_hazard.vhd(19) " "VHDL Process Statement warning at mem_hazard.vhd(19): signal \"op_6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mem_hazard.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/mem_hazard.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683392785022 "|DUT|Datapath:add_instance|Stage_5:S5|mem_hazard:hazard"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_6 mem_hazard.vhd(25) " "VHDL Process Statement warning at mem_hazard.vhd(25): signal \"op_6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mem_hazard.vhd" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/mem_hazard.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683392785023 "|DUT|Datapath:add_instance|Stage_5:S5|mem_hazard:hazard"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stage_6 Datapath:add_instance\|Stage_6:S6 " "Elaborating entity \"Stage_6\" for hierarchy \"Datapath:add_instance\|Stage_6:S6\"" {  } { { "Datapath.vhd" "S6" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/Datapath.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683392785026 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[0\] GND " "Pin \"output_vector\[0\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/DUT.vhdl" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683392786304 "|DUT|output_vector[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1683392786304 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683392786515 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683392786515 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[0\] " "No output dependent on input pin \"input_vector\[0\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/HP/Downloads/cpu0612/IITB-Pipe-CPU/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683392786558 "|DUT|input_vector[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1683392786558 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683392786558 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683392786558 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683392786558 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683392786599 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 06 22:36:26 2023 " "Processing ended: Sat May 06 22:36:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683392786599 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683392786599 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683392786599 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683392786599 ""}
