Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon May 29 00:16:46 2023
| Host         : DESKTOP-4SNUS8S running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              62 |           18 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              12 |            4 |
| Yes          | No                    | No                     |               4 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              29 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------+-------------------------+------------------+----------------+--------------+
|  Clock Signal  |     Enable Signal     |     Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------+-------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | p4/aux[3]_i_1_n_0     | p12/SR[0]               |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | p1/anod_OBUF[3]       |                         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG |                       | p12/mem_cif1_i_1_n_0    |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | p12/mem_cif2_reg_0[0] | p12/r_tot_reg_reg_0[0]  |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | p12/mem_cif4_reg_0[0] | p12/r_part_reg_reg_0[0] |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | p12/mem_cif5_reg_0[0] | p12/r_part_reg_reg_0[0] |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | p12/mem_cif3_reg_0[0] | p12/r_tot_reg_reg_0[0]  |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | p12/E[0]              | p12/r_tot_reg_reg_0[0]  |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG |                       | p12/SS[0]               |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG |                       |                         |               18 |             62 |         3.44 |
+----------------+-----------------------+-------------------------+------------------+----------------+--------------+


