// Seed: 239607698
module module_0 (
    output wand id_0,
    input uwire id_1,
    output supply0 id_2,
    output tri0 id_3,
    output tri1 id_4,
    input wire id_5,
    input tri0 id_6,
    input wor id_7
);
  logic id_9;
  ;
  id_10 :
  assert property (@(*) id_1 ? id_6 : -1) #id_11 $unsigned(35);
  ;
  wire id_12;
  assign id_11 = id_11;
  assign id_2  = -1 * id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd29,
    parameter id_6 = 32'd76
) (
    output supply1 id_0,
    input wand _id_1,
    output wand id_2,
    output tri id_3,
    output uwire id_4,
    output tri0 id_5,
    input wand _id_6
    , id_14,
    output wand id_7,
    output logic id_8,
    input supply0 id_9,
    input tri1 id_10,
    output wire id_11,
    output wor id_12
);
  logic id_15;
  assign id_3 = 1 + 1;
  module_0 modCall_1 (
      id_12,
      id_9,
      id_5,
      id_4,
      id_12,
      id_9,
      id_9,
      id_9
  );
  assign modCall_1.id_5 = 0;
  logic id_16;
  always id_8 <= id_9;
  wire [id_1 : id_6] id_17;
endmodule
