# Design: Design T32 already active.
# DESIGN: Default Design Language: VHDL
# DESIGN: Default BDE Language: VHDL
# DESIGN: Flow Manager: Not Defined
acom -reorder -O3 -e 100 -work T32 -2002  $dsn/src/T32.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/System Digital/T32/T32/src/T32.vhd
# Compile Entity "T32"
# Compile Architecture "T32" of Entity "T32"
# Error: COMP96_0015: T32.vhd : (66, 3): ';' expected.
# Compile failure 1 Errors 0 Warnings  Analysis time :  2.0 [s]
acom -O3 -e 100 -work T32 -2002  $dsn/src/T32.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/System Digital/T32/T32/src/T32.vhd
# Compile Entity "T32"
# Compile Architecture "T32" of Entity "T32"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work T32 -2002  $dsn/src/TestBench/t32_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/System Digital/T32/T32/src/TestBench/t32_TB.vhd
# Compile Entity "t32_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "t32_tb"
# Error: COMP96_0015: TestBench/t32_TB.vhd : (47, 6): ';' expected.
# Error: COMP96_0019: TestBench/t32_TB.vhd : (47, 6): Keyword 'end' expected.
# Error: COMP96_0019: TestBench/t32_TB.vhd : (48, 3): Keyword 'end' expected.
# Error: COMP96_0016: TestBench/t32_TB.vhd : (48, 8): Design unit declaration expected.
# Compile Configuration "TESTBENCH_FOR_t32"
# Error: COMP96_0209: TestBench/t32_TB.vhd : (57, 6): Unknown architecture name used in configuration declaration.
# Compile failure 5 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work T32 -2002  $dsn/src/TestBench/t32_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/System Digital/T32/T32/src/TestBench/t32_TB.vhd
# Compile Entity "t32_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "t32_tb"
# Compile Configuration "TESTBENCH_FOR_t32"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\T32.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/System Digital/T32/T32/src/T32.vhd
# Compile Entity "T32"
# Compile Architecture "T32" of Entity "T32"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
comp -include "$dsn\src\TestBench\t32_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/System Digital/T32/T32/src/TestBench/t32_TB.vhd
# Compile Entity "t32_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "t32_tb"
# Compile Configuration "TESTBENCH_FOR_t32"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
asim +access +r TESTBENCH_FOR_t32 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6460 kB (elbread=427 elab2=5894 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location E:\_Project\System Digital\T32\T32\src\wave.asdb
#  10:55 PM, Sunday, May 8, 2022
#  Simulation has been initialized
wave 
wave -noreg clk
wave -noreg reset
wave -noreg command
wave -noreg dataIn
wave -noreg dataOut
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\t32_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_t32 
# 5 object(s) traced.
# Waveform file 'untitled.awc' connected to 'E:/_Project/System Digital/T32/T32/src/wave.asdb'.
run 100 ns
# KERNEL: stopped at time: 100 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -O3 -e 100 -work T32 -2002  $dsn/src/T32.vhd $dsn/src/TestBench/t32_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/System Digital/T32/T32/src/T32.vhd
# Compile Entity "T32"
# Compile Architecture "T32" of Entity "T32"
# File: E:/_Project/System Digital/T32/T32/src/TestBench/t32_TB.vhd
# Compile Entity "t32_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "t32_tb"
# Compile Configuration "TESTBENCH_FOR_t32"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work T32 -2002  $dsn/src/TestBench/t32_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/System Digital/T32/T32/src/TestBench/t32_TB.vhd
# Compile Entity "t32_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "t32_tb"
# Compile Configuration "TESTBENCH_FOR_t32"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\T32.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/System Digital/T32/T32/src/T32.vhd
# Compile Entity "T32"
# Compile Architecture "T32" of Entity "T32"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
comp -include "$dsn\src\TestBench\t32_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/System Digital/T32/T32/src/TestBench/t32_TB.vhd
# Compile Entity "t32_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "t32_tb"
# Compile Configuration "TESTBENCH_FOR_t32"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
asim +access +r TESTBENCH_FOR_t32 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6460 kB (elbread=427 elab2=5894 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location E:\_Project\System Digital\T32\T32\src\wave.asdb
#  10:59 PM, Sunday, May 8, 2022
#  Simulation has been initialized
wave 
wave -noreg clk
wave -noreg reset
wave -noreg command
wave -noreg dataIn
wave -noreg dataOut
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\t32_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_t32 
# 5 object(s) traced.
# Waveform file 'untitled.awc' connected to 'E:/_Project/System Digital/T32/T32/src/wave.asdb'.
run 100 ns
# KERNEL: stopped at time: 100 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
# 1 object(s) traced.
acom -O3 -e 100 -work T32 -2002  $dsn/src/TestBench/t32_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/System Digital/T32/T32/src/TestBench/t32_TB.vhd
# Compile Entity "t32_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "t32_tb"
# Compile Configuration "TESTBENCH_FOR_t32"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\T32.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/System Digital/T32/T32/src/T32.vhd
# Compile Entity "T32"
# Compile Architecture "T32" of Entity "T32"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
comp -include "$dsn\src\TestBench\t32_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/System Digital/T32/T32/src/TestBench/t32_TB.vhd
# Compile Entity "t32_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "t32_tb"
# Compile Configuration "TESTBENCH_FOR_t32"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
asim +access +r TESTBENCH_FOR_t32 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6460 kB (elbread=427 elab2=5894 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location E:\_Project\System Digital\T32\T32\src\wave.asdb
#  11:06 PM, Sunday, May 8, 2022
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/_Project/System Digital/T32/T32/src/wave.asdb'.
wave 
wave -noreg clk
wave -noreg reset
wave -noreg command
wave -noreg dataIn
wave -noreg dataOut
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\t32_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_t32 
# 5 object(s) traced.
# Waveform file 'untitled.awc' connected to 'E:/_Project/System Digital/T32/T32/src/wave.asdb'.
run 100 ns
# KERNEL: stopped at time: 100 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -O3 -e 100 -work T32 -2002  $dsn/src/TestBench/t32_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/System Digital/T32/T32/src/TestBench/t32_TB.vhd
# Compile Entity "t32_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "t32_tb"
# Compile Configuration "TESTBENCH_FOR_t32"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\T32.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/System Digital/T32/T32/src/T32.vhd
# Compile Entity "T32"
# Compile Architecture "T32" of Entity "T32"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
comp -include "$dsn\src\TestBench\t32_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/System Digital/T32/T32/src/TestBench/t32_TB.vhd
# Compile Entity "t32_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "t32_tb"
# Compile Configuration "TESTBENCH_FOR_t32"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
asim +access +r TESTBENCH_FOR_t32 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6460 kB (elbread=427 elab2=5894 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location E:\_Project\System Digital\T32\T32\src\wave.asdb
#  11:09 PM, Sunday, May 8, 2022
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/_Project/System Digital/T32/T32/src/wave.asdb'.
wave 
wave -noreg clk
wave -noreg reset
wave -noreg command
wave -noreg dataIn
wave -noreg dataOut
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\t32_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_t32 
# 5 object(s) traced.
# Waveform file 'untitled.awc' connected to 'E:/_Project/System Digital/T32/T32/src/wave.asdb'.
run 100 ns
# KERNEL: stopped at time: 100 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
# Waveform file 'E:/_Project/SystemDigital/T32/T32/src/untitled.awc' connected to 'E:/_Project/SystemDigital/T32/T32/src/untitled.asdb'.
# Adding file E:\_Project\SystemDigital\T32\T32\src\untitled.asdb ... Done
# Adding file E:\_Project\SystemDigital\T32\T32\src\untitled.awc ... Done
