22:09:51 **** Build of configuration Debug for project lab1_system ****
make all 
Generating bif file for the system project
generate_system_bif.bat 50173 E:/8191588/FPGA_mag2.1_lab1/system_wrapper/export/system_wrapper/system_wrapper.xpfm standalone_ps7_cortexa9_0 E:/8191588/FPGA_mag2.1_lab1/lab1_system/Debug/system.bif
sdcard_gen --xpfm E:/8191588/FPGA_mag2.1_lab1/system_wrapper/export/system_wrapper/system_wrapper.xpfm --sys_config system_wrapper --bif E:/8191588/FPGA_mag2.1_lab1/lab1_system/Debug/system.bif --no_bitstream --elf E:/8191588/FPGA_mag2.1_lab1/lab1/Debug/lab1.elf,ps7_cortexa9_0
Running E:/xilinx/Vitis/2023.1/bin/bootgen  -image E:/8191588/FPGA_mag2.1_lab1/lab1_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN

22:09:55 Build Finished (took 4s.349ms)

