#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Nov 29 11:25:33 2023
# Process ID: 3768
# Current directory: C:/Users/M38172/Downloads/PCIe/fpga-drive-aximm-pcie/Vivado/vc707_hpc1/vc707_hpc1.runs/fpgadrv_axi_uart16550_0_0_synth_1
# Command line: vivado.exe -log fpgadrv_axi_uart16550_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source fpgadrv_axi_uart16550_0_0.tcl
# Log file: C:/Users/M38172/Downloads/PCIe/fpga-drive-aximm-pcie/Vivado/vc707_hpc1/vc707_hpc1.runs/fpgadrv_axi_uart16550_0_0_synth_1/fpgadrv_axi_uart16550_0_0.vds
# Journal file: C:/Users/M38172/Downloads/PCIe/fpga-drive-aximm-pcie/Vivado/vc707_hpc1/vc707_hpc1.runs/fpgadrv_axi_uart16550_0_0_synth_1\vivado.jou
# Running On: ITE00611774, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 16, Host memory: 34029 MB
#-----------------------------------------------------------
source fpgadrv_axi_uart16550_0_0.tcl -notrace
Command: synth_design -top fpgadrv_axi_uart16550_0_0 -part xc7vx485tffg1761-2 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-1540] The version limit for your license is '2022.07' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 29940
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Apps/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1713.352 ; gain = 87.328
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fpgadrv_axi_uart16550_0_0' [c:/Users/M38172/Downloads/PCIe/fpga-drive-aximm-pcie/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_axi_uart16550_0_0/synth/fpgadrv_axi_uart16550_0_0.vhd:99]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_SIM_DEVICE bound to: VERSAL_AI_CORE_ES1 - type: string 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_IS_A_16550 bound to: 1 - type: integer 
	Parameter C_HAS_EXTERNAL_XIN bound to: 0 - type: integer 
	Parameter C_HAS_EXTERNAL_RCLK bound to: 0 - type: integer 
	Parameter C_EXTERNAL_XIN_CLK_HZ bound to: 25000000 - type: integer 
INFO: [Synth 8-3491] module 'axi_uart16550' declared at 'c:/Users/M38172/Downloads/PCIe/fpga-drive-aximm-pcie/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ipshared/0444/hdl/axi_uart16550_v2_0_vh_rfs.vhd:4662' bound to instance 'U0' of component 'axi_uart16550' [c:/Users/M38172/Downloads/PCIe/fpga-drive-aximm-pcie/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_axi_uart16550_0_0/synth/fpgadrv_axi_uart16550_0_0.vhd:204]
INFO: [Synth 8-638] synthesizing module 'axi_uart16550' [c:/Users/M38172/Downloads/PCIe/fpga-drive-aximm-pcie/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ipshared/0444/hdl/axi_uart16550_v2_0_vh_rfs.vhd:4737]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/Users/M38172/Downloads/PCIe/fpga-drive-aximm-pcie/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/Users/M38172/Downloads/PCIe/fpga-drive-aximm-pcie/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/Users/M38172/Downloads/PCIe/fpga-drive-aximm-pcie/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (0#1) [c:/Users/M38172/Downloads/PCIe/fpga-drive-aximm-pcie/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/Users/M38172/Downloads/PCIe/fpga-drive-aximm-pcie/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (0#1) [c:/Users/M38172/Downloads/PCIe/fpga-drive-aximm-pcie/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (0#1) [c:/Users/M38172/Downloads/PCIe/fpga-drive-aximm-pcie/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'xuart' [c:/Users/M38172/Downloads/PCIe/fpga-drive-aximm-pcie/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ipshared/0444/hdl/axi_uart16550_v2_0_vh_rfs.vhd:4264]
INFO: [Synth 8-638] synthesizing module 'uart16550' [c:/Users/M38172/Downloads/PCIe/fpga-drive-aximm-pcie/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ipshared/0444/hdl/axi_uart16550_v2_0_vh_rfs.vhd:2318]
INFO: [Synth 8-638] synthesizing module 'xuart_tx_load_sm' [c:/Users/M38172/Downloads/PCIe/fpga-drive-aximm-pcie/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ipshared/0444/hdl/axi_uart16550_v2_0_vh_rfs.vhd:310]
INFO: [Synth 8-226] default block is never used [c:/Users/M38172/Downloads/PCIe/fpga-drive-aximm-pcie/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ipshared/0444/hdl/axi_uart16550_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-256] done synthesizing module 'xuart_tx_load_sm' (0#1) [c:/Users/M38172/Downloads/PCIe/fpga-drive-aximm-pcie/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ipshared/0444/hdl/axi_uart16550_v2_0_vh_rfs.vhd:310]
INFO: [Synth 8-113] binding component instance 'BAUD_FF' to cell 'ODDR' [c:/Users/M38172/Downloads/PCIe/fpga-drive-aximm-pcie/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ipshared/0444/hdl/axi_uart16550_v2_0_vh_rfs.vhd:3364]
INFO: [Synth 8-638] synthesizing module 'rx16550' [c:/Users/M38172/Downloads/PCIe/fpga-drive-aximm-pcie/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ipshared/0444/hdl/axi_uart16550_v2_0_vh_rfs.vhd:1303]
INFO: [Synth 8-226] default block is never used [c:/Users/M38172/Downloads/PCIe/fpga-drive-aximm-pcie/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ipshared/0444/hdl/axi_uart16550_v2_0_vh_rfs.vhd:1760]
INFO: [Synth 8-256] done synthesizing module 'rx16550' (0#1) [c:/Users/M38172/Downloads/PCIe/fpga-drive-aximm-pcie/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ipshared/0444/hdl/axi_uart16550_v2_0_vh_rfs.vhd:1303]
INFO: [Synth 8-638] synthesizing module 'tx16550' [c:/Users/M38172/Downloads/PCIe/fpga-drive-aximm-pcie/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ipshared/0444/hdl/axi_uart16550_v2_0_vh_rfs.vhd:681]
INFO: [Synth 8-256] done synthesizing module 'tx16550' (0#1) [c:/Users/M38172/Downloads/PCIe/fpga-drive-aximm-pcie/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ipshared/0444/hdl/axi_uart16550_v2_0_vh_rfs.vhd:681]
INFO: [Synth 8-638] synthesizing module 'tx_fifo_block' [c:/Users/M38172/Downloads/PCIe/fpga-drive-aximm-pcie/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ipshared/0444/hdl/axi_uart16550_v2_0_vh_rfs.vhd:542]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [c:/Users/M38172/Downloads/PCIe/fpga-drive-aximm-pcie/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [c:/Users/M38172/Downloads/PCIe/fpga-drive-aximm-pcie/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (0#1) [c:/Users/M38172/Downloads/PCIe/fpga-drive-aximm-pcie/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [c:/Users/M38172/Downloads/PCIe/fpga-drive-aximm-pcie/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (0#1) [c:/Users/M38172/Downloads/PCIe/fpga-drive-aximm-pcie/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (0#1) [c:/Users/M38172/Downloads/PCIe/fpga-drive-aximm-pcie/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'tx_fifo_block' (0#1) [c:/Users/M38172/Downloads/PCIe/fpga-drive-aximm-pcie/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ipshared/0444/hdl/axi_uart16550_v2_0_vh_rfs.vhd:542]
INFO: [Synth 8-638] synthesizing module 'rx_fifo_block' [c:/Users/M38172/Downloads/PCIe/fpga-drive-aximm-pcie/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ipshared/0444/hdl/axi_uart16550_v2_0_vh_rfs.vhd:1129]
INFO: [Synth 8-638] synthesizing module 'rx_fifo_control' [c:/Users/M38172/Downloads/PCIe/fpga-drive-aximm-pcie/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ipshared/0444/hdl/axi_uart16550_v2_0_vh_rfs.vhd:104]
INFO: [Synth 8-226] default block is never used [c:/Users/M38172/Downloads/PCIe/fpga-drive-aximm-pcie/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ipshared/0444/hdl/axi_uart16550_v2_0_vh_rfs.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'rx_fifo_control' (0#1) [c:/Users/M38172/Downloads/PCIe/fpga-drive-aximm-pcie/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ipshared/0444/hdl/axi_uart16550_v2_0_vh_rfs.vhd:104]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [c:/Users/M38172/Downloads/PCIe/fpga-drive-aximm-pcie/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [c:/Users/M38172/Downloads/PCIe/fpga-drive-aximm-pcie/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (0#1) [c:/Users/M38172/Downloads/PCIe/fpga-drive-aximm-pcie/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (0#1) [c:/Users/M38172/Downloads/PCIe/fpga-drive-aximm-pcie/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'rx_fifo_block' (0#1) [c:/Users/M38172/Downloads/PCIe/fpga-drive-aximm-pcie/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ipshared/0444/hdl/axi_uart16550_v2_0_vh_rfs.vhd:1129]
INFO: [Synth 8-256] done synthesizing module 'uart16550' (0#1) [c:/Users/M38172/Downloads/PCIe/fpga-drive-aximm-pcie/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ipshared/0444/hdl/axi_uart16550_v2_0_vh_rfs.vhd:2318]
INFO: [Synth 8-638] synthesizing module 'ipic_if' [c:/Users/M38172/Downloads/PCIe/fpga-drive-aximm-pcie/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ipshared/0444/hdl/axi_uart16550_v2_0_vh_rfs.vhd:3939]
INFO: [Synth 8-256] done synthesizing module 'ipic_if' (0#1) [c:/Users/M38172/Downloads/PCIe/fpga-drive-aximm-pcie/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ipshared/0444/hdl/axi_uart16550_v2_0_vh_rfs.vhd:3939]
INFO: [Synth 8-256] done synthesizing module 'xuart' (0#1) [c:/Users/M38172/Downloads/PCIe/fpga-drive-aximm-pcie/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ipshared/0444/hdl/axi_uart16550_v2_0_vh_rfs.vhd:4264]
INFO: [Synth 8-256] done synthesizing module 'axi_uart16550' (0#1) [c:/Users/M38172/Downloads/PCIe/fpga-drive-aximm-pcie/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ipshared/0444/hdl/axi_uart16550_v2_0_vh_rfs.vhd:4737]
INFO: [Synth 8-256] done synthesizing module 'fpgadrv_axi_uart16550_0_0' (0#1) [c:/Users/M38172/Downloads/PCIe/fpga-drive-aximm-pcie/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_axi_uart16550_0_0/synth/fpgadrv_axi_uart16550_0_0.vhd:99]
WARNING: [Synth 8-6014] Unused sequential element is_read_reg was removed.  [c:/Users/M38172/Downloads/PCIe/fpga-drive-aximm-pcie/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2447]
WARNING: [Synth 8-6014] Unused sequential element is_write_reg was removed.  [c:/Users/M38172/Downloads/PCIe/fpga-drive-aximm-pcie/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2448]
WARNING: [Synth 8-6014] Unused sequential element Character_received_reg was removed.  [c:/Users/M38172/Downloads/PCIe/fpga-drive-aximm-pcie/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ipshared/0444/hdl/axi_uart16550_v2_0_vh_rfs.vhd:1688]
WARNING: [Synth 8-7129] Port Fcr[5] in module rx_fifo_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Fcr[4] in module rx_fifo_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Fcr[3] in module rx_fifo_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Fcr[2] in module rx_fifo_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Fcr[1] in module rx_fifo_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Fcr[0] in module rx_fifo_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Rx_fifo_data_in[7] in module rx_fifo_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Rx_fifo_data_in[6] in module rx_fifo_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Rx_fifo_data_in[5] in module rx_fifo_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Rx_fifo_data_in[4] in module rx_fifo_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Rx_fifo_data_in[3] in module rx_fifo_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Rx_fifo_data_in[2] in module rx_fifo_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Rx_fifo_data_in[1] in module rx_fifo_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Rx_fifo_data_in[0] in module rx_fifo_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Lcr[7] in module tx16550 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Lcr[7] in module rx16550 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Lcr[6] in module rx16550 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[31] in module xuart is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[30] in module xuart is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[29] in module xuart is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[28] in module xuart is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[27] in module xuart is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[26] in module xuart is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[25] in module xuart is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[24] in module xuart is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[23] in module xuart is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[22] in module xuart is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[21] in module xuart is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[20] in module xuart is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[19] in module xuart is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[18] in module xuart is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[17] in module xuart is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[16] in module xuart is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[15] in module xuart is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[14] in module xuart is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[13] in module xuart is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[12] in module xuart is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[11] in module xuart is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[10] in module xuart is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[9] in module xuart is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[8] in module xuart is either unconnected or has no load
WARNING: [Synth 8-7129] Port Rclk in module xuart is either unconnected or has no load
WARNING: [Synth 8-7129] Port Xin in module xuart is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[0] in module address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[1] in module address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[2] in module address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[3] in module address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[4] in module address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_RNW in module address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[12] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[11] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[10] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[9] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[8] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[7] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[6] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[5] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[12] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[11] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[10] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[9] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[8] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[7] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[6] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[5] in module slave_attachment is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1820.121 ; gain = 194.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1820.121 ; gain = 194.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1820.121 ; gain = 194.098
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1820.121 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/M38172/Downloads/PCIe/fpga-drive-aximm-pcie/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_axi_uart16550_0_0/fpgadrv_axi_uart16550_0_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/M38172/Downloads/PCIe/fpga-drive-aximm-pcie/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_axi_uart16550_0_0/fpgadrv_axi_uart16550_0_0_ooc.xdc] for cell 'U0'
Parsing XDC File [c:/Users/M38172/Downloads/PCIe/fpga-drive-aximm-pcie/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_axi_uart16550_0_0/fpgadrv_axi_uart16550_0_0_board.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/M38172/Downloads/PCIe/fpga-drive-aximm-pcie/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_axi_uart16550_0_0/fpgadrv_axi_uart16550_0_0_board.xdc] for cell 'U0'
Parsing XDC File [c:/Users/M38172/Downloads/PCIe/fpga-drive-aximm-pcie/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_axi_uart16550_0_0/fpgadrv_axi_uart16550_0_0.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/M38172/Downloads/PCIe/fpga-drive-aximm-pcie/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_axi_uart16550_0_0/fpgadrv_axi_uart16550_0_0.xdc] for cell 'U0'
Parsing XDC File [C:/Users/M38172/Downloads/PCIe/fpga-drive-aximm-pcie/Vivado/vc707_hpc1/vc707_hpc1.runs/fpgadrv_axi_uart16550_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/M38172/Downloads/PCIe/fpga-drive-aximm-pcie/Vivado/vc707_hpc1/vc707_hpc1.runs/fpgadrv_axi_uart16550_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1883.207 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 1887.648 ; gain = 4.441
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1887.648 ; gain = 261.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1761-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1887.648 ; gain = 261.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  C:/Users/M38172/Downloads/PCIe/fpga-drive-aximm-pcie/Vivado/vc707_hpc1/vc707_hpc1.runs/fpgadrv_axi_uart16550_0_0_synth_1/dont_touch.xdc, line 9).
Applied set_property KEEP = true for sin. (constraint file  auto generated constraint).
Applied set_property KEEP = true for U0/XUART_I_1/UART16550_I_1/Sout. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1887.648 ; gain = 261.625
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xuart_tx_load_sm'
INFO: [Synth 8-802] inferred FSM for state register 'receive_state_reg' in module 'rx16550'
INFO: [Synth 8-802] inferred FSM for state register 'transmit_state_reg' in module 'tx16550'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sm_idle |                             0010 |                               00
                 sm_read |                             1000 |                               01
                sm_write |                             0100 |                               10
                 sm_resp |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             empty_empty |                               00 |                               00
              empty_full |                               01 |                               01
              full_empty |                               10 |                               10
               full_full |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'xuart_tx_load_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0101 |                             0000
               start_bit |                             0100 |                             0001
               data_bit1 |                             0110 |                             0010
               data_bit2 |                             0000 |                             0011
               data_bit3 |                             0001 |                             0100
               data_bit4 |                             0010 |                             0101
               data_bit5 |                             1101 |                             0110
               data_bit6 |                             1010 |                             0111
               data_bit7 |                             1011 |                             1000
               data_bit8 |                             1100 |                             1001
              parity_bit |                             1001 |                             1010
             frame_error |                             0011 |                             1101
               stop_bit1 |                             1000 |                             1011
               stop_bit2 |                             0111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'receive_state_reg' using encoding 'sequential' in module 'rx16550'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
               start_bit |                             0001 |                             0001
               data_bit1 |                             0010 |                             0010
               data_bit2 |                             0011 |                             0011
               data_bit3 |                             0100 |                             0100
               data_bit4 |                             0101 |                             0101
               data_bit5 |                             0110 |                             0110
               data_bit6 |                             0111 |                             0111
               data_bit7 |                             1000 |                             1000
               data_bit8 |                             1001 |                             1001
              parity_bit |                             1010 |                             1010
               stop_bit1 |                             1011 |                             1011
               stop_bit2 |                             1100 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'transmit_state_reg' using encoding 'sequential' in module 'tx16550'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1887.648 ; gain = 261.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   3 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 15    
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 122   
+---Muxes : 
	   2 Input   16 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	  13 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 36    
	  14 Input    4 Bit        Muxes := 1     
	   6 Input    4 Bit        Muxes := 2     
	  13 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 8     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 52    
	   4 Input    1 Bit        Muxes := 3     
	  14 Input    1 Bit        Muxes := 7     
	   6 Input    1 Bit        Muxes := 1     
	  13 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port s_axi_awaddr[12] in module axi_uart16550 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[11] in module axi_uart16550 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[10] in module axi_uart16550 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[9] in module axi_uart16550 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[8] in module axi_uart16550 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[7] in module axi_uart16550 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[6] in module axi_uart16550 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[5] in module axi_uart16550 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[31] in module axi_uart16550 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[30] in module axi_uart16550 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[29] in module axi_uart16550 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[28] in module axi_uart16550 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[27] in module axi_uart16550 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[26] in module axi_uart16550 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[25] in module axi_uart16550 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[24] in module axi_uart16550 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[23] in module axi_uart16550 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[22] in module axi_uart16550 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[21] in module axi_uart16550 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[20] in module axi_uart16550 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[19] in module axi_uart16550 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[18] in module axi_uart16550 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[17] in module axi_uart16550 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[16] in module axi_uart16550 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[15] in module axi_uart16550 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[14] in module axi_uart16550 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[13] in module axi_uart16550 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[12] in module axi_uart16550 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[11] in module axi_uart16550 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[10] in module axi_uart16550 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[9] in module axi_uart16550 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[8] in module axi_uart16550 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[12] in module axi_uart16550 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[11] in module axi_uart16550 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[10] in module axi_uart16550 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1887.648 ; gain = 261.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1887.648 ; gain = 261.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 1887.648 ; gain = 261.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 1887.648 ; gain = 261.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1887.648 ; gain = 261.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1887.648 ; gain = 261.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1887.648 ; gain = 261.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1887.648 ; gain = 261.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1887.648 ; gain = 261.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1887.648 ; gain = 261.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                  | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | INFERRED_GEN.data_reg[15] | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__1     | INFERRED_GEN.data_reg[15] | 11     | 11         | 11     | 0       | 0      | 0      | 0      | 
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     4|
|2     |LUT1   |    19|
|3     |LUT2   |    49|
|4     |LUT3   |    36|
|5     |LUT4   |    42|
|6     |LUT5   |    65|
|7     |LUT6   |   198|
|8     |ODDR   |     1|
|9     |SRL16E |    19|
|10    |FDRE   |   259|
|11    |FDSE   |    49|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1887.648 ; gain = 261.625
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 43 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:41 . Memory (MB): peak = 1887.648 ; gain = 194.098
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 1887.648 ; gain = 261.625
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1887.648 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1887.859 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 28be5f63
INFO: [Common 17-83] Releasing license: Synthesis
71 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:01:09 . Memory (MB): peak = 1887.859 ; gain = 261.836
INFO: [Common 17-1381] The checkpoint 'C:/Users/M38172/Downloads/PCIe/fpga-drive-aximm-pcie/Vivado/vc707_hpc1/vc707_hpc1.runs/fpgadrv_axi_uart16550_0_0_synth_1/fpgadrv_axi_uart16550_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP fpgadrv_axi_uart16550_0_0, cache-ID = 26886598ad45cbb8
INFO: [Coretcl 2-1174] Renamed 19 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/M38172/Downloads/PCIe/fpga-drive-aximm-pcie/Vivado/vc707_hpc1/vc707_hpc1.runs/fpgadrv_axi_uart16550_0_0_synth_1/fpgadrv_axi_uart16550_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fpgadrv_axi_uart16550_0_0_utilization_synth.rpt -pb fpgadrv_axi_uart16550_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 29 11:26:55 2023...
