// Seed: 403398680
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    output id_3,
    input id_4,
    input id_5,
    input id_6,
    output reg id_7
);
  logic id_8;
  always @(1'b0 or posedge "") begin
    id_7 <= 1;
  end
endmodule
