

================================================================
== Synthesis Summary Report of 'stencil'
================================================================
+ General Information: 
    * Date:           Thu Sep  8 11:55:12 2022
    * Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
    * Project:        Stensil_HLS
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg484-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------+------+-------+---------+-----------+----------+---------+------+----------+----------+----+-----------+-----------+-----+
    |              Modules             | Issue|       | Latency |  Latency  | Iteration|         | Trip |          |          |    |           |           |     |
    |              & Loops             | Type | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|   BRAM   | DSP|     FF    |    LUT    | URAM|
    +----------------------------------+------+-------+---------+-----------+----------+---------+------+----------+----------+----+-----------+-----------+-----+
    |+ stencil                         |     -|  -1.16|    70322|  7.032e+05|         -|    70323|     -|        no|  34 (12%)|   -|  1142 (1%)|  1175 (2%)|    -|
    | o stencil_label1_stencil_label2  |    II|  -9.90|    70311|  7.031e+05|        13|        9|  7812|       yes|         -|   -|          -|          -|    -|
    +----------------------------------+------+-------+---------+-----------+----------+---------+------+----------+----------+----+-----------+-----------+-----+

