# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../Documents/Zalo Received Files/JK_FF.vhd" \
"../../../../project_14.srcs/sources_1/new/cnt_JK.vhd" \
"../../../../project_14.srcs/sim_1/new/tb_jk.vhd" \

# Do not sort compile order
nosort
