// megafunction wizard: %RAM: 2-PORT%
// GENERATION: STANDARD
// VERSION: WM1.0
// MODULE: altsyncram 

// ============================================================
// File Name: system_devices.v
// Megafunction Name(s):
// 			altsyncram
//
// Simulation Library Files(s):
// 			altera_mf
// ============================================================
// ************************************************************
// THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
//
// 10.0 Build 262 08/18/2010 SP 1 SJ Full Version
// ************************************************************


//Copyright (C) 1991-2010 Altera Corporation
//Your use of Altera Corporation's design tools, logic functions 
//and other software and tools, and its AMPP partner logic 
//functions, and any output files from any of the foregoing 
//(including device programming or simulation files), and any 
//associated documentation or information are expressly subject 
//to the terms and conditions of the Altera Program License 
//Subscription Agreement, Altera MegaCore Function License 
//Agreement, or other applicable license agreement, including, 
//without limitation, that your use is for the sole purpose of 
//programming logic devices manufactured by Altera and sold by 
//Altera or its authorized distributors.  Please refer to the 
//applicable agreement for further details.


//altsyncram ADDRESS_ACLR_B="CLEAR0" ADDRESS_REG_B="CLOCK0" CLOCK_ENABLE_INPUT_A="BYPASS" CLOCK_ENABLE_INPUT_B="BYPASS" CLOCK_ENABLE_OUTPUT_B="BYPASS" DEVICE_FAMILY="Cyclone III" NUMWORDS_A=100 NUMWORDS_B=100 OPERATION_MODE="DUAL_PORT" OUTDATA_ACLR_B="CLEAR0" OUTDATA_REG_B="CLOCK0" POWER_UP_UNINITIALIZED="FALSE" RAM_BLOCK_TYPE="M9K" RDCONTROL_REG_B="CLOCK0" READ_DURING_WRITE_MODE_MIXED_PORTS="DONT_CARE" WIDTH_A=96 WIDTH_B=96 WIDTH_BYTEENA_A=1 WIDTHAD_A=7 WIDTHAD_B=7 aclr0 address_a address_b clock0 data_a q_b rden_b wren_a
//VERSION_BEGIN 10.0SP1 cbx_altsyncram 2010:08:18:22:25:40:SJ cbx_cycloneii 2010:08:18:22:25:40:SJ cbx_lpm_add_sub 2010:08:18:22:25:40:SJ cbx_lpm_compare 2010:08:18:22:25:40:SJ cbx_lpm_decode 2010:08:18:22:25:40:SJ cbx_lpm_mux 2010:08:18:22:25:40:SJ cbx_mgl 2010:08:18:22:28:55:SJ cbx_stratix 2010:08:18:22:25:41:SJ cbx_stratixii 2010:08:18:22:25:41:SJ cbx_stratixiii 2010:08:18:22:25:41:SJ cbx_stratixv 2010:08:18:22:25:41:SJ cbx_util_mgl 2010:08:18:22:25:41:SJ  VERSION_END
// synthesis VERILOG_INPUT_VERSION VERILOG_2001
// altera message_off 10463


//synthesis_resources = M9K 3 reg 1 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
(* ALTERA_ATTRIBUTE = {"OPTIMIZE_POWER_DURING_SYNTHESIS=NORMAL_COMPILATION"} *)
module  system_devices_altsyncram
	( 
	aclr0,
	address_a,
	address_b,
	clock0,
	data_a,
	q_b,
	rden_b,
	wren_a) /* synthesis synthesis_clearbox=1 */;
	input   aclr0;
	input   [6:0]  address_a;
	input   [6:0]  address_b;
	input   clock0;
	input   [95:0]  data_a;
	output   [95:0]  q_b;
	input   rden_b;
	input   wren_a;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   aclr0;
	tri1   [6:0]  address_b;
	tri1   clock0;
	tri1   [95:0]  data_a;
	tri1   rden_b;
	tri0   wren_a;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	reg	rden_b_store;
	wire  [0:0]   wire_ram_block1a_0portbdataout;
	wire  [0:0]   wire_ram_block1a_1portbdataout;
	wire  [0:0]   wire_ram_block1a_2portbdataout;
	wire  [0:0]   wire_ram_block1a_3portbdataout;
	wire  [0:0]   wire_ram_block1a_4portbdataout;
	wire  [0:0]   wire_ram_block1a_5portbdataout;
	wire  [0:0]   wire_ram_block1a_6portbdataout;
	wire  [0:0]   wire_ram_block1a_7portbdataout;
	wire  [0:0]   wire_ram_block1a_8portbdataout;
	wire  [0:0]   wire_ram_block1a_9portbdataout;
	wire  [0:0]   wire_ram_block1a_10portbdataout;
	wire  [0:0]   wire_ram_block1a_11portbdataout;
	wire  [0:0]   wire_ram_block1a_12portbdataout;
	wire  [0:0]   wire_ram_block1a_13portbdataout;
	wire  [0:0]   wire_ram_block1a_14portbdataout;
	wire  [0:0]   wire_ram_block1a_15portbdataout;
	wire  [0:0]   wire_ram_block1a_16portbdataout;
	wire  [0:0]   wire_ram_block1a_17portbdataout;
	wire  [0:0]   wire_ram_block1a_18portbdataout;
	wire  [0:0]   wire_ram_block1a_19portbdataout;
	wire  [0:0]   wire_ram_block1a_20portbdataout;
	wire  [0:0]   wire_ram_block1a_21portbdataout;
	wire  [0:0]   wire_ram_block1a_22portbdataout;
	wire  [0:0]   wire_ram_block1a_23portbdataout;
	wire  [0:0]   wire_ram_block1a_24portbdataout;
	wire  [0:0]   wire_ram_block1a_25portbdataout;
	wire  [0:0]   wire_ram_block1a_26portbdataout;
	wire  [0:0]   wire_ram_block1a_27portbdataout;
	wire  [0:0]   wire_ram_block1a_28portbdataout;
	wire  [0:0]   wire_ram_block1a_29portbdataout;
	wire  [0:0]   wire_ram_block1a_30portbdataout;
	wire  [0:0]   wire_ram_block1a_31portbdataout;
	wire  [0:0]   wire_ram_block1a_32portbdataout;
	wire  [0:0]   wire_ram_block1a_33portbdataout;
	wire  [0:0]   wire_ram_block1a_34portbdataout;
	wire  [0:0]   wire_ram_block1a_35portbdataout;
	wire  [0:0]   wire_ram_block1a_36portbdataout;
	wire  [0:0]   wire_ram_block1a_37portbdataout;
	wire  [0:0]   wire_ram_block1a_38portbdataout;
	wire  [0:0]   wire_ram_block1a_39portbdataout;
	wire  [0:0]   wire_ram_block1a_40portbdataout;
	wire  [0:0]   wire_ram_block1a_41portbdataout;
	wire  [0:0]   wire_ram_block1a_42portbdataout;
	wire  [0:0]   wire_ram_block1a_43portbdataout;
	wire  [0:0]   wire_ram_block1a_44portbdataout;
	wire  [0:0]   wire_ram_block1a_45portbdataout;
	wire  [0:0]   wire_ram_block1a_46portbdataout;
	wire  [0:0]   wire_ram_block1a_47portbdataout;
	wire  [0:0]   wire_ram_block1a_48portbdataout;
	wire  [0:0]   wire_ram_block1a_49portbdataout;
	wire  [0:0]   wire_ram_block1a_50portbdataout;
	wire  [0:0]   wire_ram_block1a_51portbdataout;
	wire  [0:0]   wire_ram_block1a_52portbdataout;
	wire  [0:0]   wire_ram_block1a_53portbdataout;
	wire  [0:0]   wire_ram_block1a_54portbdataout;
	wire  [0:0]   wire_ram_block1a_55portbdataout;
	wire  [0:0]   wire_ram_block1a_56portbdataout;
	wire  [0:0]   wire_ram_block1a_57portbdataout;
	wire  [0:0]   wire_ram_block1a_58portbdataout;
	wire  [0:0]   wire_ram_block1a_59portbdataout;
	wire  [0:0]   wire_ram_block1a_60portbdataout;
	wire  [0:0]   wire_ram_block1a_61portbdataout;
	wire  [0:0]   wire_ram_block1a_62portbdataout;
	wire  [0:0]   wire_ram_block1a_63portbdataout;
	wire  [0:0]   wire_ram_block1a_64portbdataout;
	wire  [0:0]   wire_ram_block1a_65portbdataout;
	wire  [0:0]   wire_ram_block1a_66portbdataout;
	wire  [0:0]   wire_ram_block1a_67portbdataout;
	wire  [0:0]   wire_ram_block1a_68portbdataout;
	wire  [0:0]   wire_ram_block1a_69portbdataout;
	wire  [0:0]   wire_ram_block1a_70portbdataout;
	wire  [0:0]   wire_ram_block1a_71portbdataout;
	wire  [0:0]   wire_ram_block1a_72portbdataout;
	wire  [0:0]   wire_ram_block1a_73portbdataout;
	wire  [0:0]   wire_ram_block1a_74portbdataout;
	wire  [0:0]   wire_ram_block1a_75portbdataout;
	wire  [0:0]   wire_ram_block1a_76portbdataout;
	wire  [0:0]   wire_ram_block1a_77portbdataout;
	wire  [0:0]   wire_ram_block1a_78portbdataout;
	wire  [0:0]   wire_ram_block1a_79portbdataout;
	wire  [0:0]   wire_ram_block1a_80portbdataout;
	wire  [0:0]   wire_ram_block1a_81portbdataout;
	wire  [0:0]   wire_ram_block1a_82portbdataout;
	wire  [0:0]   wire_ram_block1a_83portbdataout;
	wire  [0:0]   wire_ram_block1a_84portbdataout;
	wire  [0:0]   wire_ram_block1a_85portbdataout;
	wire  [0:0]   wire_ram_block1a_86portbdataout;
	wire  [0:0]   wire_ram_block1a_87portbdataout;
	wire  [0:0]   wire_ram_block1a_88portbdataout;
	wire  [0:0]   wire_ram_block1a_89portbdataout;
	wire  [0:0]   wire_ram_block1a_90portbdataout;
	wire  [0:0]   wire_ram_block1a_91portbdataout;
	wire  [0:0]   wire_ram_block1a_92portbdataout;
	wire  [0:0]   wire_ram_block1a_93portbdataout;
	wire  [0:0]   wire_ram_block1a_94portbdataout;
	wire  [0:0]   wire_ram_block1a_95portbdataout;
	wire  [6:0]  address_a_wire;
	wire  [6:0]  address_b_wire;

	// synopsys translate_off
	initial
		rden_b_store = 0;
	// synopsys translate_on
	always @ ( posedge clock0)
		  rden_b_store <= rden_b;
	cycloneiii_ram_block   ram_block1a_0
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[0]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_0portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_0.clk0_core_clock_enable = "ena0",
		ram_block1a_0.clk0_input_clock_enable = "none",
		ram_block1a_0.clk1_core_clock_enable = "ena1",
		ram_block1a_0.clk1_input_clock_enable = "none",
		ram_block1a_0.clk1_output_clock_enable = "none",
		ram_block1a_0.connectivity_checking = "OFF",
		ram_block1a_0.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_0.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_0.operation_mode = "dual_port",
		ram_block1a_0.port_a_address_width = 7,
		ram_block1a_0.port_a_data_width = 1,
		ram_block1a_0.port_a_first_address = 0,
		ram_block1a_0.port_a_first_bit_number = 0,
		ram_block1a_0.port_a_last_address = 99,
		ram_block1a_0.port_a_logical_ram_depth = 100,
		ram_block1a_0.port_a_logical_ram_width = 96,
		ram_block1a_0.port_b_address_clear = "clear0",
		ram_block1a_0.port_b_address_clock = "clock1",
		ram_block1a_0.port_b_address_width = 7,
		ram_block1a_0.port_b_data_out_clear = "clear0",
		ram_block1a_0.port_b_data_out_clock = "clock1",
		ram_block1a_0.port_b_data_width = 1,
		ram_block1a_0.port_b_first_address = 0,
		ram_block1a_0.port_b_first_bit_number = 0,
		ram_block1a_0.port_b_last_address = 99,
		ram_block1a_0.port_b_logical_ram_depth = 100,
		ram_block1a_0.port_b_logical_ram_width = 96,
		ram_block1a_0.port_b_read_enable_clock = "clock1",
		ram_block1a_0.power_up_uninitialized = "false",
		ram_block1a_0.ram_block_type = "M9K",
		ram_block1a_0.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_1
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[1]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_1portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_1.clk0_core_clock_enable = "ena0",
		ram_block1a_1.clk0_input_clock_enable = "none",
		ram_block1a_1.clk1_core_clock_enable = "ena1",
		ram_block1a_1.clk1_input_clock_enable = "none",
		ram_block1a_1.clk1_output_clock_enable = "none",
		ram_block1a_1.connectivity_checking = "OFF",
		ram_block1a_1.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_1.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_1.operation_mode = "dual_port",
		ram_block1a_1.port_a_address_width = 7,
		ram_block1a_1.port_a_data_width = 1,
		ram_block1a_1.port_a_first_address = 0,
		ram_block1a_1.port_a_first_bit_number = 1,
		ram_block1a_1.port_a_last_address = 99,
		ram_block1a_1.port_a_logical_ram_depth = 100,
		ram_block1a_1.port_a_logical_ram_width = 96,
		ram_block1a_1.port_b_address_clear = "clear0",
		ram_block1a_1.port_b_address_clock = "clock1",
		ram_block1a_1.port_b_address_width = 7,
		ram_block1a_1.port_b_data_out_clear = "clear0",
		ram_block1a_1.port_b_data_out_clock = "clock1",
		ram_block1a_1.port_b_data_width = 1,
		ram_block1a_1.port_b_first_address = 0,
		ram_block1a_1.port_b_first_bit_number = 1,
		ram_block1a_1.port_b_last_address = 99,
		ram_block1a_1.port_b_logical_ram_depth = 100,
		ram_block1a_1.port_b_logical_ram_width = 96,
		ram_block1a_1.port_b_read_enable_clock = "clock1",
		ram_block1a_1.power_up_uninitialized = "false",
		ram_block1a_1.ram_block_type = "M9K",
		ram_block1a_1.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_2
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[2]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_2portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_2.clk0_core_clock_enable = "ena0",
		ram_block1a_2.clk0_input_clock_enable = "none",
		ram_block1a_2.clk1_core_clock_enable = "ena1",
		ram_block1a_2.clk1_input_clock_enable = "none",
		ram_block1a_2.clk1_output_clock_enable = "none",
		ram_block1a_2.connectivity_checking = "OFF",
		ram_block1a_2.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_2.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_2.operation_mode = "dual_port",
		ram_block1a_2.port_a_address_width = 7,
		ram_block1a_2.port_a_data_width = 1,
		ram_block1a_2.port_a_first_address = 0,
		ram_block1a_2.port_a_first_bit_number = 2,
		ram_block1a_2.port_a_last_address = 99,
		ram_block1a_2.port_a_logical_ram_depth = 100,
		ram_block1a_2.port_a_logical_ram_width = 96,
		ram_block1a_2.port_b_address_clear = "clear0",
		ram_block1a_2.port_b_address_clock = "clock1",
		ram_block1a_2.port_b_address_width = 7,
		ram_block1a_2.port_b_data_out_clear = "clear0",
		ram_block1a_2.port_b_data_out_clock = "clock1",
		ram_block1a_2.port_b_data_width = 1,
		ram_block1a_2.port_b_first_address = 0,
		ram_block1a_2.port_b_first_bit_number = 2,
		ram_block1a_2.port_b_last_address = 99,
		ram_block1a_2.port_b_logical_ram_depth = 100,
		ram_block1a_2.port_b_logical_ram_width = 96,
		ram_block1a_2.port_b_read_enable_clock = "clock1",
		ram_block1a_2.power_up_uninitialized = "false",
		ram_block1a_2.ram_block_type = "M9K",
		ram_block1a_2.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_3
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[3]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_3portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_3.clk0_core_clock_enable = "ena0",
		ram_block1a_3.clk0_input_clock_enable = "none",
		ram_block1a_3.clk1_core_clock_enable = "ena1",
		ram_block1a_3.clk1_input_clock_enable = "none",
		ram_block1a_3.clk1_output_clock_enable = "none",
		ram_block1a_3.connectivity_checking = "OFF",
		ram_block1a_3.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_3.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_3.operation_mode = "dual_port",
		ram_block1a_3.port_a_address_width = 7,
		ram_block1a_3.port_a_data_width = 1,
		ram_block1a_3.port_a_first_address = 0,
		ram_block1a_3.port_a_first_bit_number = 3,
		ram_block1a_3.port_a_last_address = 99,
		ram_block1a_3.port_a_logical_ram_depth = 100,
		ram_block1a_3.port_a_logical_ram_width = 96,
		ram_block1a_3.port_b_address_clear = "clear0",
		ram_block1a_3.port_b_address_clock = "clock1",
		ram_block1a_3.port_b_address_width = 7,
		ram_block1a_3.port_b_data_out_clear = "clear0",
		ram_block1a_3.port_b_data_out_clock = "clock1",
		ram_block1a_3.port_b_data_width = 1,
		ram_block1a_3.port_b_first_address = 0,
		ram_block1a_3.port_b_first_bit_number = 3,
		ram_block1a_3.port_b_last_address = 99,
		ram_block1a_3.port_b_logical_ram_depth = 100,
		ram_block1a_3.port_b_logical_ram_width = 96,
		ram_block1a_3.port_b_read_enable_clock = "clock1",
		ram_block1a_3.power_up_uninitialized = "false",
		ram_block1a_3.ram_block_type = "M9K",
		ram_block1a_3.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_4
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[4]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_4portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_4.clk0_core_clock_enable = "ena0",
		ram_block1a_4.clk0_input_clock_enable = "none",
		ram_block1a_4.clk1_core_clock_enable = "ena1",
		ram_block1a_4.clk1_input_clock_enable = "none",
		ram_block1a_4.clk1_output_clock_enable = "none",
		ram_block1a_4.connectivity_checking = "OFF",
		ram_block1a_4.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_4.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_4.operation_mode = "dual_port",
		ram_block1a_4.port_a_address_width = 7,
		ram_block1a_4.port_a_data_width = 1,
		ram_block1a_4.port_a_first_address = 0,
		ram_block1a_4.port_a_first_bit_number = 4,
		ram_block1a_4.port_a_last_address = 99,
		ram_block1a_4.port_a_logical_ram_depth = 100,
		ram_block1a_4.port_a_logical_ram_width = 96,
		ram_block1a_4.port_b_address_clear = "clear0",
		ram_block1a_4.port_b_address_clock = "clock1",
		ram_block1a_4.port_b_address_width = 7,
		ram_block1a_4.port_b_data_out_clear = "clear0",
		ram_block1a_4.port_b_data_out_clock = "clock1",
		ram_block1a_4.port_b_data_width = 1,
		ram_block1a_4.port_b_first_address = 0,
		ram_block1a_4.port_b_first_bit_number = 4,
		ram_block1a_4.port_b_last_address = 99,
		ram_block1a_4.port_b_logical_ram_depth = 100,
		ram_block1a_4.port_b_logical_ram_width = 96,
		ram_block1a_4.port_b_read_enable_clock = "clock1",
		ram_block1a_4.power_up_uninitialized = "false",
		ram_block1a_4.ram_block_type = "M9K",
		ram_block1a_4.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_5
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[5]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_5portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_5.clk0_core_clock_enable = "ena0",
		ram_block1a_5.clk0_input_clock_enable = "none",
		ram_block1a_5.clk1_core_clock_enable = "ena1",
		ram_block1a_5.clk1_input_clock_enable = "none",
		ram_block1a_5.clk1_output_clock_enable = "none",
		ram_block1a_5.connectivity_checking = "OFF",
		ram_block1a_5.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_5.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_5.operation_mode = "dual_port",
		ram_block1a_5.port_a_address_width = 7,
		ram_block1a_5.port_a_data_width = 1,
		ram_block1a_5.port_a_first_address = 0,
		ram_block1a_5.port_a_first_bit_number = 5,
		ram_block1a_5.port_a_last_address = 99,
		ram_block1a_5.port_a_logical_ram_depth = 100,
		ram_block1a_5.port_a_logical_ram_width = 96,
		ram_block1a_5.port_b_address_clear = "clear0",
		ram_block1a_5.port_b_address_clock = "clock1",
		ram_block1a_5.port_b_address_width = 7,
		ram_block1a_5.port_b_data_out_clear = "clear0",
		ram_block1a_5.port_b_data_out_clock = "clock1",
		ram_block1a_5.port_b_data_width = 1,
		ram_block1a_5.port_b_first_address = 0,
		ram_block1a_5.port_b_first_bit_number = 5,
		ram_block1a_5.port_b_last_address = 99,
		ram_block1a_5.port_b_logical_ram_depth = 100,
		ram_block1a_5.port_b_logical_ram_width = 96,
		ram_block1a_5.port_b_read_enable_clock = "clock1",
		ram_block1a_5.power_up_uninitialized = "false",
		ram_block1a_5.ram_block_type = "M9K",
		ram_block1a_5.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_6
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[6]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_6portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_6.clk0_core_clock_enable = "ena0",
		ram_block1a_6.clk0_input_clock_enable = "none",
		ram_block1a_6.clk1_core_clock_enable = "ena1",
		ram_block1a_6.clk1_input_clock_enable = "none",
		ram_block1a_6.clk1_output_clock_enable = "none",
		ram_block1a_6.connectivity_checking = "OFF",
		ram_block1a_6.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_6.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_6.operation_mode = "dual_port",
		ram_block1a_6.port_a_address_width = 7,
		ram_block1a_6.port_a_data_width = 1,
		ram_block1a_6.port_a_first_address = 0,
		ram_block1a_6.port_a_first_bit_number = 6,
		ram_block1a_6.port_a_last_address = 99,
		ram_block1a_6.port_a_logical_ram_depth = 100,
		ram_block1a_6.port_a_logical_ram_width = 96,
		ram_block1a_6.port_b_address_clear = "clear0",
		ram_block1a_6.port_b_address_clock = "clock1",
		ram_block1a_6.port_b_address_width = 7,
		ram_block1a_6.port_b_data_out_clear = "clear0",
		ram_block1a_6.port_b_data_out_clock = "clock1",
		ram_block1a_6.port_b_data_width = 1,
		ram_block1a_6.port_b_first_address = 0,
		ram_block1a_6.port_b_first_bit_number = 6,
		ram_block1a_6.port_b_last_address = 99,
		ram_block1a_6.port_b_logical_ram_depth = 100,
		ram_block1a_6.port_b_logical_ram_width = 96,
		ram_block1a_6.port_b_read_enable_clock = "clock1",
		ram_block1a_6.power_up_uninitialized = "false",
		ram_block1a_6.ram_block_type = "M9K",
		ram_block1a_6.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_7
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[7]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_7portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_7.clk0_core_clock_enable = "ena0",
		ram_block1a_7.clk0_input_clock_enable = "none",
		ram_block1a_7.clk1_core_clock_enable = "ena1",
		ram_block1a_7.clk1_input_clock_enable = "none",
		ram_block1a_7.clk1_output_clock_enable = "none",
		ram_block1a_7.connectivity_checking = "OFF",
		ram_block1a_7.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_7.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_7.operation_mode = "dual_port",
		ram_block1a_7.port_a_address_width = 7,
		ram_block1a_7.port_a_data_width = 1,
		ram_block1a_7.port_a_first_address = 0,
		ram_block1a_7.port_a_first_bit_number = 7,
		ram_block1a_7.port_a_last_address = 99,
		ram_block1a_7.port_a_logical_ram_depth = 100,
		ram_block1a_7.port_a_logical_ram_width = 96,
		ram_block1a_7.port_b_address_clear = "clear0",
		ram_block1a_7.port_b_address_clock = "clock1",
		ram_block1a_7.port_b_address_width = 7,
		ram_block1a_7.port_b_data_out_clear = "clear0",
		ram_block1a_7.port_b_data_out_clock = "clock1",
		ram_block1a_7.port_b_data_width = 1,
		ram_block1a_7.port_b_first_address = 0,
		ram_block1a_7.port_b_first_bit_number = 7,
		ram_block1a_7.port_b_last_address = 99,
		ram_block1a_7.port_b_logical_ram_depth = 100,
		ram_block1a_7.port_b_logical_ram_width = 96,
		ram_block1a_7.port_b_read_enable_clock = "clock1",
		ram_block1a_7.power_up_uninitialized = "false",
		ram_block1a_7.ram_block_type = "M9K",
		ram_block1a_7.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_8
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[8]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_8portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_8.clk0_core_clock_enable = "ena0",
		ram_block1a_8.clk0_input_clock_enable = "none",
		ram_block1a_8.clk1_core_clock_enable = "ena1",
		ram_block1a_8.clk1_input_clock_enable = "none",
		ram_block1a_8.clk1_output_clock_enable = "none",
		ram_block1a_8.connectivity_checking = "OFF",
		ram_block1a_8.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_8.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_8.operation_mode = "dual_port",
		ram_block1a_8.port_a_address_width = 7,
		ram_block1a_8.port_a_data_width = 1,
		ram_block1a_8.port_a_first_address = 0,
		ram_block1a_8.port_a_first_bit_number = 8,
		ram_block1a_8.port_a_last_address = 99,
		ram_block1a_8.port_a_logical_ram_depth = 100,
		ram_block1a_8.port_a_logical_ram_width = 96,
		ram_block1a_8.port_b_address_clear = "clear0",
		ram_block1a_8.port_b_address_clock = "clock1",
		ram_block1a_8.port_b_address_width = 7,
		ram_block1a_8.port_b_data_out_clear = "clear0",
		ram_block1a_8.port_b_data_out_clock = "clock1",
		ram_block1a_8.port_b_data_width = 1,
		ram_block1a_8.port_b_first_address = 0,
		ram_block1a_8.port_b_first_bit_number = 8,
		ram_block1a_8.port_b_last_address = 99,
		ram_block1a_8.port_b_logical_ram_depth = 100,
		ram_block1a_8.port_b_logical_ram_width = 96,
		ram_block1a_8.port_b_read_enable_clock = "clock1",
		ram_block1a_8.power_up_uninitialized = "false",
		ram_block1a_8.ram_block_type = "M9K",
		ram_block1a_8.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_9
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[9]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_9portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_9.clk0_core_clock_enable = "ena0",
		ram_block1a_9.clk0_input_clock_enable = "none",
		ram_block1a_9.clk1_core_clock_enable = "ena1",
		ram_block1a_9.clk1_input_clock_enable = "none",
		ram_block1a_9.clk1_output_clock_enable = "none",
		ram_block1a_9.connectivity_checking = "OFF",
		ram_block1a_9.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_9.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_9.operation_mode = "dual_port",
		ram_block1a_9.port_a_address_width = 7,
		ram_block1a_9.port_a_data_width = 1,
		ram_block1a_9.port_a_first_address = 0,
		ram_block1a_9.port_a_first_bit_number = 9,
		ram_block1a_9.port_a_last_address = 99,
		ram_block1a_9.port_a_logical_ram_depth = 100,
		ram_block1a_9.port_a_logical_ram_width = 96,
		ram_block1a_9.port_b_address_clear = "clear0",
		ram_block1a_9.port_b_address_clock = "clock1",
		ram_block1a_9.port_b_address_width = 7,
		ram_block1a_9.port_b_data_out_clear = "clear0",
		ram_block1a_9.port_b_data_out_clock = "clock1",
		ram_block1a_9.port_b_data_width = 1,
		ram_block1a_9.port_b_first_address = 0,
		ram_block1a_9.port_b_first_bit_number = 9,
		ram_block1a_9.port_b_last_address = 99,
		ram_block1a_9.port_b_logical_ram_depth = 100,
		ram_block1a_9.port_b_logical_ram_width = 96,
		ram_block1a_9.port_b_read_enable_clock = "clock1",
		ram_block1a_9.power_up_uninitialized = "false",
		ram_block1a_9.ram_block_type = "M9K",
		ram_block1a_9.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_10
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[10]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_10portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_10.clk0_core_clock_enable = "ena0",
		ram_block1a_10.clk0_input_clock_enable = "none",
		ram_block1a_10.clk1_core_clock_enable = "ena1",
		ram_block1a_10.clk1_input_clock_enable = "none",
		ram_block1a_10.clk1_output_clock_enable = "none",
		ram_block1a_10.connectivity_checking = "OFF",
		ram_block1a_10.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_10.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_10.operation_mode = "dual_port",
		ram_block1a_10.port_a_address_width = 7,
		ram_block1a_10.port_a_data_width = 1,
		ram_block1a_10.port_a_first_address = 0,
		ram_block1a_10.port_a_first_bit_number = 10,
		ram_block1a_10.port_a_last_address = 99,
		ram_block1a_10.port_a_logical_ram_depth = 100,
		ram_block1a_10.port_a_logical_ram_width = 96,
		ram_block1a_10.port_b_address_clear = "clear0",
		ram_block1a_10.port_b_address_clock = "clock1",
		ram_block1a_10.port_b_address_width = 7,
		ram_block1a_10.port_b_data_out_clear = "clear0",
		ram_block1a_10.port_b_data_out_clock = "clock1",
		ram_block1a_10.port_b_data_width = 1,
		ram_block1a_10.port_b_first_address = 0,
		ram_block1a_10.port_b_first_bit_number = 10,
		ram_block1a_10.port_b_last_address = 99,
		ram_block1a_10.port_b_logical_ram_depth = 100,
		ram_block1a_10.port_b_logical_ram_width = 96,
		ram_block1a_10.port_b_read_enable_clock = "clock1",
		ram_block1a_10.power_up_uninitialized = "false",
		ram_block1a_10.ram_block_type = "M9K",
		ram_block1a_10.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_11
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[11]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_11portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_11.clk0_core_clock_enable = "ena0",
		ram_block1a_11.clk0_input_clock_enable = "none",
		ram_block1a_11.clk1_core_clock_enable = "ena1",
		ram_block1a_11.clk1_input_clock_enable = "none",
		ram_block1a_11.clk1_output_clock_enable = "none",
		ram_block1a_11.connectivity_checking = "OFF",
		ram_block1a_11.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_11.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_11.operation_mode = "dual_port",
		ram_block1a_11.port_a_address_width = 7,
		ram_block1a_11.port_a_data_width = 1,
		ram_block1a_11.port_a_first_address = 0,
		ram_block1a_11.port_a_first_bit_number = 11,
		ram_block1a_11.port_a_last_address = 99,
		ram_block1a_11.port_a_logical_ram_depth = 100,
		ram_block1a_11.port_a_logical_ram_width = 96,
		ram_block1a_11.port_b_address_clear = "clear0",
		ram_block1a_11.port_b_address_clock = "clock1",
		ram_block1a_11.port_b_address_width = 7,
		ram_block1a_11.port_b_data_out_clear = "clear0",
		ram_block1a_11.port_b_data_out_clock = "clock1",
		ram_block1a_11.port_b_data_width = 1,
		ram_block1a_11.port_b_first_address = 0,
		ram_block1a_11.port_b_first_bit_number = 11,
		ram_block1a_11.port_b_last_address = 99,
		ram_block1a_11.port_b_logical_ram_depth = 100,
		ram_block1a_11.port_b_logical_ram_width = 96,
		ram_block1a_11.port_b_read_enable_clock = "clock1",
		ram_block1a_11.power_up_uninitialized = "false",
		ram_block1a_11.ram_block_type = "M9K",
		ram_block1a_11.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_12
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[12]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_12portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_12.clk0_core_clock_enable = "ena0",
		ram_block1a_12.clk0_input_clock_enable = "none",
		ram_block1a_12.clk1_core_clock_enable = "ena1",
		ram_block1a_12.clk1_input_clock_enable = "none",
		ram_block1a_12.clk1_output_clock_enable = "none",
		ram_block1a_12.connectivity_checking = "OFF",
		ram_block1a_12.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_12.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_12.operation_mode = "dual_port",
		ram_block1a_12.port_a_address_width = 7,
		ram_block1a_12.port_a_data_width = 1,
		ram_block1a_12.port_a_first_address = 0,
		ram_block1a_12.port_a_first_bit_number = 12,
		ram_block1a_12.port_a_last_address = 99,
		ram_block1a_12.port_a_logical_ram_depth = 100,
		ram_block1a_12.port_a_logical_ram_width = 96,
		ram_block1a_12.port_b_address_clear = "clear0",
		ram_block1a_12.port_b_address_clock = "clock1",
		ram_block1a_12.port_b_address_width = 7,
		ram_block1a_12.port_b_data_out_clear = "clear0",
		ram_block1a_12.port_b_data_out_clock = "clock1",
		ram_block1a_12.port_b_data_width = 1,
		ram_block1a_12.port_b_first_address = 0,
		ram_block1a_12.port_b_first_bit_number = 12,
		ram_block1a_12.port_b_last_address = 99,
		ram_block1a_12.port_b_logical_ram_depth = 100,
		ram_block1a_12.port_b_logical_ram_width = 96,
		ram_block1a_12.port_b_read_enable_clock = "clock1",
		ram_block1a_12.power_up_uninitialized = "false",
		ram_block1a_12.ram_block_type = "M9K",
		ram_block1a_12.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_13
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[13]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_13portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_13.clk0_core_clock_enable = "ena0",
		ram_block1a_13.clk0_input_clock_enable = "none",
		ram_block1a_13.clk1_core_clock_enable = "ena1",
		ram_block1a_13.clk1_input_clock_enable = "none",
		ram_block1a_13.clk1_output_clock_enable = "none",
		ram_block1a_13.connectivity_checking = "OFF",
		ram_block1a_13.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_13.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_13.operation_mode = "dual_port",
		ram_block1a_13.port_a_address_width = 7,
		ram_block1a_13.port_a_data_width = 1,
		ram_block1a_13.port_a_first_address = 0,
		ram_block1a_13.port_a_first_bit_number = 13,
		ram_block1a_13.port_a_last_address = 99,
		ram_block1a_13.port_a_logical_ram_depth = 100,
		ram_block1a_13.port_a_logical_ram_width = 96,
		ram_block1a_13.port_b_address_clear = "clear0",
		ram_block1a_13.port_b_address_clock = "clock1",
		ram_block1a_13.port_b_address_width = 7,
		ram_block1a_13.port_b_data_out_clear = "clear0",
		ram_block1a_13.port_b_data_out_clock = "clock1",
		ram_block1a_13.port_b_data_width = 1,
		ram_block1a_13.port_b_first_address = 0,
		ram_block1a_13.port_b_first_bit_number = 13,
		ram_block1a_13.port_b_last_address = 99,
		ram_block1a_13.port_b_logical_ram_depth = 100,
		ram_block1a_13.port_b_logical_ram_width = 96,
		ram_block1a_13.port_b_read_enable_clock = "clock1",
		ram_block1a_13.power_up_uninitialized = "false",
		ram_block1a_13.ram_block_type = "M9K",
		ram_block1a_13.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_14
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[14]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_14portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_14.clk0_core_clock_enable = "ena0",
		ram_block1a_14.clk0_input_clock_enable = "none",
		ram_block1a_14.clk1_core_clock_enable = "ena1",
		ram_block1a_14.clk1_input_clock_enable = "none",
		ram_block1a_14.clk1_output_clock_enable = "none",
		ram_block1a_14.connectivity_checking = "OFF",
		ram_block1a_14.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_14.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_14.operation_mode = "dual_port",
		ram_block1a_14.port_a_address_width = 7,
		ram_block1a_14.port_a_data_width = 1,
		ram_block1a_14.port_a_first_address = 0,
		ram_block1a_14.port_a_first_bit_number = 14,
		ram_block1a_14.port_a_last_address = 99,
		ram_block1a_14.port_a_logical_ram_depth = 100,
		ram_block1a_14.port_a_logical_ram_width = 96,
		ram_block1a_14.port_b_address_clear = "clear0",
		ram_block1a_14.port_b_address_clock = "clock1",
		ram_block1a_14.port_b_address_width = 7,
		ram_block1a_14.port_b_data_out_clear = "clear0",
		ram_block1a_14.port_b_data_out_clock = "clock1",
		ram_block1a_14.port_b_data_width = 1,
		ram_block1a_14.port_b_first_address = 0,
		ram_block1a_14.port_b_first_bit_number = 14,
		ram_block1a_14.port_b_last_address = 99,
		ram_block1a_14.port_b_logical_ram_depth = 100,
		ram_block1a_14.port_b_logical_ram_width = 96,
		ram_block1a_14.port_b_read_enable_clock = "clock1",
		ram_block1a_14.power_up_uninitialized = "false",
		ram_block1a_14.ram_block_type = "M9K",
		ram_block1a_14.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_15
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[15]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_15portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_15.clk0_core_clock_enable = "ena0",
		ram_block1a_15.clk0_input_clock_enable = "none",
		ram_block1a_15.clk1_core_clock_enable = "ena1",
		ram_block1a_15.clk1_input_clock_enable = "none",
		ram_block1a_15.clk1_output_clock_enable = "none",
		ram_block1a_15.connectivity_checking = "OFF",
		ram_block1a_15.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_15.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_15.operation_mode = "dual_port",
		ram_block1a_15.port_a_address_width = 7,
		ram_block1a_15.port_a_data_width = 1,
		ram_block1a_15.port_a_first_address = 0,
		ram_block1a_15.port_a_first_bit_number = 15,
		ram_block1a_15.port_a_last_address = 99,
		ram_block1a_15.port_a_logical_ram_depth = 100,
		ram_block1a_15.port_a_logical_ram_width = 96,
		ram_block1a_15.port_b_address_clear = "clear0",
		ram_block1a_15.port_b_address_clock = "clock1",
		ram_block1a_15.port_b_address_width = 7,
		ram_block1a_15.port_b_data_out_clear = "clear0",
		ram_block1a_15.port_b_data_out_clock = "clock1",
		ram_block1a_15.port_b_data_width = 1,
		ram_block1a_15.port_b_first_address = 0,
		ram_block1a_15.port_b_first_bit_number = 15,
		ram_block1a_15.port_b_last_address = 99,
		ram_block1a_15.port_b_logical_ram_depth = 100,
		ram_block1a_15.port_b_logical_ram_width = 96,
		ram_block1a_15.port_b_read_enable_clock = "clock1",
		ram_block1a_15.power_up_uninitialized = "false",
		ram_block1a_15.ram_block_type = "M9K",
		ram_block1a_15.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_16
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[16]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_16portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_16.clk0_core_clock_enable = "ena0",
		ram_block1a_16.clk0_input_clock_enable = "none",
		ram_block1a_16.clk1_core_clock_enable = "ena1",
		ram_block1a_16.clk1_input_clock_enable = "none",
		ram_block1a_16.clk1_output_clock_enable = "none",
		ram_block1a_16.connectivity_checking = "OFF",
		ram_block1a_16.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_16.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_16.operation_mode = "dual_port",
		ram_block1a_16.port_a_address_width = 7,
		ram_block1a_16.port_a_data_width = 1,
		ram_block1a_16.port_a_first_address = 0,
		ram_block1a_16.port_a_first_bit_number = 16,
		ram_block1a_16.port_a_last_address = 99,
		ram_block1a_16.port_a_logical_ram_depth = 100,
		ram_block1a_16.port_a_logical_ram_width = 96,
		ram_block1a_16.port_b_address_clear = "clear0",
		ram_block1a_16.port_b_address_clock = "clock1",
		ram_block1a_16.port_b_address_width = 7,
		ram_block1a_16.port_b_data_out_clear = "clear0",
		ram_block1a_16.port_b_data_out_clock = "clock1",
		ram_block1a_16.port_b_data_width = 1,
		ram_block1a_16.port_b_first_address = 0,
		ram_block1a_16.port_b_first_bit_number = 16,
		ram_block1a_16.port_b_last_address = 99,
		ram_block1a_16.port_b_logical_ram_depth = 100,
		ram_block1a_16.port_b_logical_ram_width = 96,
		ram_block1a_16.port_b_read_enable_clock = "clock1",
		ram_block1a_16.power_up_uninitialized = "false",
		ram_block1a_16.ram_block_type = "M9K",
		ram_block1a_16.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_17
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[17]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_17portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_17.clk0_core_clock_enable = "ena0",
		ram_block1a_17.clk0_input_clock_enable = "none",
		ram_block1a_17.clk1_core_clock_enable = "ena1",
		ram_block1a_17.clk1_input_clock_enable = "none",
		ram_block1a_17.clk1_output_clock_enable = "none",
		ram_block1a_17.connectivity_checking = "OFF",
		ram_block1a_17.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_17.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_17.operation_mode = "dual_port",
		ram_block1a_17.port_a_address_width = 7,
		ram_block1a_17.port_a_data_width = 1,
		ram_block1a_17.port_a_first_address = 0,
		ram_block1a_17.port_a_first_bit_number = 17,
		ram_block1a_17.port_a_last_address = 99,
		ram_block1a_17.port_a_logical_ram_depth = 100,
		ram_block1a_17.port_a_logical_ram_width = 96,
		ram_block1a_17.port_b_address_clear = "clear0",
		ram_block1a_17.port_b_address_clock = "clock1",
		ram_block1a_17.port_b_address_width = 7,
		ram_block1a_17.port_b_data_out_clear = "clear0",
		ram_block1a_17.port_b_data_out_clock = "clock1",
		ram_block1a_17.port_b_data_width = 1,
		ram_block1a_17.port_b_first_address = 0,
		ram_block1a_17.port_b_first_bit_number = 17,
		ram_block1a_17.port_b_last_address = 99,
		ram_block1a_17.port_b_logical_ram_depth = 100,
		ram_block1a_17.port_b_logical_ram_width = 96,
		ram_block1a_17.port_b_read_enable_clock = "clock1",
		ram_block1a_17.power_up_uninitialized = "false",
		ram_block1a_17.ram_block_type = "M9K",
		ram_block1a_17.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_18
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[18]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_18portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_18.clk0_core_clock_enable = "ena0",
		ram_block1a_18.clk0_input_clock_enable = "none",
		ram_block1a_18.clk1_core_clock_enable = "ena1",
		ram_block1a_18.clk1_input_clock_enable = "none",
		ram_block1a_18.clk1_output_clock_enable = "none",
		ram_block1a_18.connectivity_checking = "OFF",
		ram_block1a_18.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_18.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_18.operation_mode = "dual_port",
		ram_block1a_18.port_a_address_width = 7,
		ram_block1a_18.port_a_data_width = 1,
		ram_block1a_18.port_a_first_address = 0,
		ram_block1a_18.port_a_first_bit_number = 18,
		ram_block1a_18.port_a_last_address = 99,
		ram_block1a_18.port_a_logical_ram_depth = 100,
		ram_block1a_18.port_a_logical_ram_width = 96,
		ram_block1a_18.port_b_address_clear = "clear0",
		ram_block1a_18.port_b_address_clock = "clock1",
		ram_block1a_18.port_b_address_width = 7,
		ram_block1a_18.port_b_data_out_clear = "clear0",
		ram_block1a_18.port_b_data_out_clock = "clock1",
		ram_block1a_18.port_b_data_width = 1,
		ram_block1a_18.port_b_first_address = 0,
		ram_block1a_18.port_b_first_bit_number = 18,
		ram_block1a_18.port_b_last_address = 99,
		ram_block1a_18.port_b_logical_ram_depth = 100,
		ram_block1a_18.port_b_logical_ram_width = 96,
		ram_block1a_18.port_b_read_enable_clock = "clock1",
		ram_block1a_18.power_up_uninitialized = "false",
		ram_block1a_18.ram_block_type = "M9K",
		ram_block1a_18.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_19
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[19]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_19portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_19.clk0_core_clock_enable = "ena0",
		ram_block1a_19.clk0_input_clock_enable = "none",
		ram_block1a_19.clk1_core_clock_enable = "ena1",
		ram_block1a_19.clk1_input_clock_enable = "none",
		ram_block1a_19.clk1_output_clock_enable = "none",
		ram_block1a_19.connectivity_checking = "OFF",
		ram_block1a_19.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_19.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_19.operation_mode = "dual_port",
		ram_block1a_19.port_a_address_width = 7,
		ram_block1a_19.port_a_data_width = 1,
		ram_block1a_19.port_a_first_address = 0,
		ram_block1a_19.port_a_first_bit_number = 19,
		ram_block1a_19.port_a_last_address = 99,
		ram_block1a_19.port_a_logical_ram_depth = 100,
		ram_block1a_19.port_a_logical_ram_width = 96,
		ram_block1a_19.port_b_address_clear = "clear0",
		ram_block1a_19.port_b_address_clock = "clock1",
		ram_block1a_19.port_b_address_width = 7,
		ram_block1a_19.port_b_data_out_clear = "clear0",
		ram_block1a_19.port_b_data_out_clock = "clock1",
		ram_block1a_19.port_b_data_width = 1,
		ram_block1a_19.port_b_first_address = 0,
		ram_block1a_19.port_b_first_bit_number = 19,
		ram_block1a_19.port_b_last_address = 99,
		ram_block1a_19.port_b_logical_ram_depth = 100,
		ram_block1a_19.port_b_logical_ram_width = 96,
		ram_block1a_19.port_b_read_enable_clock = "clock1",
		ram_block1a_19.power_up_uninitialized = "false",
		ram_block1a_19.ram_block_type = "M9K",
		ram_block1a_19.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_20
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[20]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_20portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_20.clk0_core_clock_enable = "ena0",
		ram_block1a_20.clk0_input_clock_enable = "none",
		ram_block1a_20.clk1_core_clock_enable = "ena1",
		ram_block1a_20.clk1_input_clock_enable = "none",
		ram_block1a_20.clk1_output_clock_enable = "none",
		ram_block1a_20.connectivity_checking = "OFF",
		ram_block1a_20.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_20.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_20.operation_mode = "dual_port",
		ram_block1a_20.port_a_address_width = 7,
		ram_block1a_20.port_a_data_width = 1,
		ram_block1a_20.port_a_first_address = 0,
		ram_block1a_20.port_a_first_bit_number = 20,
		ram_block1a_20.port_a_last_address = 99,
		ram_block1a_20.port_a_logical_ram_depth = 100,
		ram_block1a_20.port_a_logical_ram_width = 96,
		ram_block1a_20.port_b_address_clear = "clear0",
		ram_block1a_20.port_b_address_clock = "clock1",
		ram_block1a_20.port_b_address_width = 7,
		ram_block1a_20.port_b_data_out_clear = "clear0",
		ram_block1a_20.port_b_data_out_clock = "clock1",
		ram_block1a_20.port_b_data_width = 1,
		ram_block1a_20.port_b_first_address = 0,
		ram_block1a_20.port_b_first_bit_number = 20,
		ram_block1a_20.port_b_last_address = 99,
		ram_block1a_20.port_b_logical_ram_depth = 100,
		ram_block1a_20.port_b_logical_ram_width = 96,
		ram_block1a_20.port_b_read_enable_clock = "clock1",
		ram_block1a_20.power_up_uninitialized = "false",
		ram_block1a_20.ram_block_type = "M9K",
		ram_block1a_20.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_21
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[21]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_21portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_21.clk0_core_clock_enable = "ena0",
		ram_block1a_21.clk0_input_clock_enable = "none",
		ram_block1a_21.clk1_core_clock_enable = "ena1",
		ram_block1a_21.clk1_input_clock_enable = "none",
		ram_block1a_21.clk1_output_clock_enable = "none",
		ram_block1a_21.connectivity_checking = "OFF",
		ram_block1a_21.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_21.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_21.operation_mode = "dual_port",
		ram_block1a_21.port_a_address_width = 7,
		ram_block1a_21.port_a_data_width = 1,
		ram_block1a_21.port_a_first_address = 0,
		ram_block1a_21.port_a_first_bit_number = 21,
		ram_block1a_21.port_a_last_address = 99,
		ram_block1a_21.port_a_logical_ram_depth = 100,
		ram_block1a_21.port_a_logical_ram_width = 96,
		ram_block1a_21.port_b_address_clear = "clear0",
		ram_block1a_21.port_b_address_clock = "clock1",
		ram_block1a_21.port_b_address_width = 7,
		ram_block1a_21.port_b_data_out_clear = "clear0",
		ram_block1a_21.port_b_data_out_clock = "clock1",
		ram_block1a_21.port_b_data_width = 1,
		ram_block1a_21.port_b_first_address = 0,
		ram_block1a_21.port_b_first_bit_number = 21,
		ram_block1a_21.port_b_last_address = 99,
		ram_block1a_21.port_b_logical_ram_depth = 100,
		ram_block1a_21.port_b_logical_ram_width = 96,
		ram_block1a_21.port_b_read_enable_clock = "clock1",
		ram_block1a_21.power_up_uninitialized = "false",
		ram_block1a_21.ram_block_type = "M9K",
		ram_block1a_21.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_22
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[22]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_22portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_22.clk0_core_clock_enable = "ena0",
		ram_block1a_22.clk0_input_clock_enable = "none",
		ram_block1a_22.clk1_core_clock_enable = "ena1",
		ram_block1a_22.clk1_input_clock_enable = "none",
		ram_block1a_22.clk1_output_clock_enable = "none",
		ram_block1a_22.connectivity_checking = "OFF",
		ram_block1a_22.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_22.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_22.operation_mode = "dual_port",
		ram_block1a_22.port_a_address_width = 7,
		ram_block1a_22.port_a_data_width = 1,
		ram_block1a_22.port_a_first_address = 0,
		ram_block1a_22.port_a_first_bit_number = 22,
		ram_block1a_22.port_a_last_address = 99,
		ram_block1a_22.port_a_logical_ram_depth = 100,
		ram_block1a_22.port_a_logical_ram_width = 96,
		ram_block1a_22.port_b_address_clear = "clear0",
		ram_block1a_22.port_b_address_clock = "clock1",
		ram_block1a_22.port_b_address_width = 7,
		ram_block1a_22.port_b_data_out_clear = "clear0",
		ram_block1a_22.port_b_data_out_clock = "clock1",
		ram_block1a_22.port_b_data_width = 1,
		ram_block1a_22.port_b_first_address = 0,
		ram_block1a_22.port_b_first_bit_number = 22,
		ram_block1a_22.port_b_last_address = 99,
		ram_block1a_22.port_b_logical_ram_depth = 100,
		ram_block1a_22.port_b_logical_ram_width = 96,
		ram_block1a_22.port_b_read_enable_clock = "clock1",
		ram_block1a_22.power_up_uninitialized = "false",
		ram_block1a_22.ram_block_type = "M9K",
		ram_block1a_22.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_23
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[23]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_23portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_23.clk0_core_clock_enable = "ena0",
		ram_block1a_23.clk0_input_clock_enable = "none",
		ram_block1a_23.clk1_core_clock_enable = "ena1",
		ram_block1a_23.clk1_input_clock_enable = "none",
		ram_block1a_23.clk1_output_clock_enable = "none",
		ram_block1a_23.connectivity_checking = "OFF",
		ram_block1a_23.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_23.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_23.operation_mode = "dual_port",
		ram_block1a_23.port_a_address_width = 7,
		ram_block1a_23.port_a_data_width = 1,
		ram_block1a_23.port_a_first_address = 0,
		ram_block1a_23.port_a_first_bit_number = 23,
		ram_block1a_23.port_a_last_address = 99,
		ram_block1a_23.port_a_logical_ram_depth = 100,
		ram_block1a_23.port_a_logical_ram_width = 96,
		ram_block1a_23.port_b_address_clear = "clear0",
		ram_block1a_23.port_b_address_clock = "clock1",
		ram_block1a_23.port_b_address_width = 7,
		ram_block1a_23.port_b_data_out_clear = "clear0",
		ram_block1a_23.port_b_data_out_clock = "clock1",
		ram_block1a_23.port_b_data_width = 1,
		ram_block1a_23.port_b_first_address = 0,
		ram_block1a_23.port_b_first_bit_number = 23,
		ram_block1a_23.port_b_last_address = 99,
		ram_block1a_23.port_b_logical_ram_depth = 100,
		ram_block1a_23.port_b_logical_ram_width = 96,
		ram_block1a_23.port_b_read_enable_clock = "clock1",
		ram_block1a_23.power_up_uninitialized = "false",
		ram_block1a_23.ram_block_type = "M9K",
		ram_block1a_23.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_24
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[24]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_24portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_24.clk0_core_clock_enable = "ena0",
		ram_block1a_24.clk0_input_clock_enable = "none",
		ram_block1a_24.clk1_core_clock_enable = "ena1",
		ram_block1a_24.clk1_input_clock_enable = "none",
		ram_block1a_24.clk1_output_clock_enable = "none",
		ram_block1a_24.connectivity_checking = "OFF",
		ram_block1a_24.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_24.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_24.operation_mode = "dual_port",
		ram_block1a_24.port_a_address_width = 7,
		ram_block1a_24.port_a_data_width = 1,
		ram_block1a_24.port_a_first_address = 0,
		ram_block1a_24.port_a_first_bit_number = 24,
		ram_block1a_24.port_a_last_address = 99,
		ram_block1a_24.port_a_logical_ram_depth = 100,
		ram_block1a_24.port_a_logical_ram_width = 96,
		ram_block1a_24.port_b_address_clear = "clear0",
		ram_block1a_24.port_b_address_clock = "clock1",
		ram_block1a_24.port_b_address_width = 7,
		ram_block1a_24.port_b_data_out_clear = "clear0",
		ram_block1a_24.port_b_data_out_clock = "clock1",
		ram_block1a_24.port_b_data_width = 1,
		ram_block1a_24.port_b_first_address = 0,
		ram_block1a_24.port_b_first_bit_number = 24,
		ram_block1a_24.port_b_last_address = 99,
		ram_block1a_24.port_b_logical_ram_depth = 100,
		ram_block1a_24.port_b_logical_ram_width = 96,
		ram_block1a_24.port_b_read_enable_clock = "clock1",
		ram_block1a_24.power_up_uninitialized = "false",
		ram_block1a_24.ram_block_type = "M9K",
		ram_block1a_24.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_25
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[25]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_25portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_25.clk0_core_clock_enable = "ena0",
		ram_block1a_25.clk0_input_clock_enable = "none",
		ram_block1a_25.clk1_core_clock_enable = "ena1",
		ram_block1a_25.clk1_input_clock_enable = "none",
		ram_block1a_25.clk1_output_clock_enable = "none",
		ram_block1a_25.connectivity_checking = "OFF",
		ram_block1a_25.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_25.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_25.operation_mode = "dual_port",
		ram_block1a_25.port_a_address_width = 7,
		ram_block1a_25.port_a_data_width = 1,
		ram_block1a_25.port_a_first_address = 0,
		ram_block1a_25.port_a_first_bit_number = 25,
		ram_block1a_25.port_a_last_address = 99,
		ram_block1a_25.port_a_logical_ram_depth = 100,
		ram_block1a_25.port_a_logical_ram_width = 96,
		ram_block1a_25.port_b_address_clear = "clear0",
		ram_block1a_25.port_b_address_clock = "clock1",
		ram_block1a_25.port_b_address_width = 7,
		ram_block1a_25.port_b_data_out_clear = "clear0",
		ram_block1a_25.port_b_data_out_clock = "clock1",
		ram_block1a_25.port_b_data_width = 1,
		ram_block1a_25.port_b_first_address = 0,
		ram_block1a_25.port_b_first_bit_number = 25,
		ram_block1a_25.port_b_last_address = 99,
		ram_block1a_25.port_b_logical_ram_depth = 100,
		ram_block1a_25.port_b_logical_ram_width = 96,
		ram_block1a_25.port_b_read_enable_clock = "clock1",
		ram_block1a_25.power_up_uninitialized = "false",
		ram_block1a_25.ram_block_type = "M9K",
		ram_block1a_25.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_26
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[26]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_26portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_26.clk0_core_clock_enable = "ena0",
		ram_block1a_26.clk0_input_clock_enable = "none",
		ram_block1a_26.clk1_core_clock_enable = "ena1",
		ram_block1a_26.clk1_input_clock_enable = "none",
		ram_block1a_26.clk1_output_clock_enable = "none",
		ram_block1a_26.connectivity_checking = "OFF",
		ram_block1a_26.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_26.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_26.operation_mode = "dual_port",
		ram_block1a_26.port_a_address_width = 7,
		ram_block1a_26.port_a_data_width = 1,
		ram_block1a_26.port_a_first_address = 0,
		ram_block1a_26.port_a_first_bit_number = 26,
		ram_block1a_26.port_a_last_address = 99,
		ram_block1a_26.port_a_logical_ram_depth = 100,
		ram_block1a_26.port_a_logical_ram_width = 96,
		ram_block1a_26.port_b_address_clear = "clear0",
		ram_block1a_26.port_b_address_clock = "clock1",
		ram_block1a_26.port_b_address_width = 7,
		ram_block1a_26.port_b_data_out_clear = "clear0",
		ram_block1a_26.port_b_data_out_clock = "clock1",
		ram_block1a_26.port_b_data_width = 1,
		ram_block1a_26.port_b_first_address = 0,
		ram_block1a_26.port_b_first_bit_number = 26,
		ram_block1a_26.port_b_last_address = 99,
		ram_block1a_26.port_b_logical_ram_depth = 100,
		ram_block1a_26.port_b_logical_ram_width = 96,
		ram_block1a_26.port_b_read_enable_clock = "clock1",
		ram_block1a_26.power_up_uninitialized = "false",
		ram_block1a_26.ram_block_type = "M9K",
		ram_block1a_26.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_27
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[27]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_27portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_27.clk0_core_clock_enable = "ena0",
		ram_block1a_27.clk0_input_clock_enable = "none",
		ram_block1a_27.clk1_core_clock_enable = "ena1",
		ram_block1a_27.clk1_input_clock_enable = "none",
		ram_block1a_27.clk1_output_clock_enable = "none",
		ram_block1a_27.connectivity_checking = "OFF",
		ram_block1a_27.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_27.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_27.operation_mode = "dual_port",
		ram_block1a_27.port_a_address_width = 7,
		ram_block1a_27.port_a_data_width = 1,
		ram_block1a_27.port_a_first_address = 0,
		ram_block1a_27.port_a_first_bit_number = 27,
		ram_block1a_27.port_a_last_address = 99,
		ram_block1a_27.port_a_logical_ram_depth = 100,
		ram_block1a_27.port_a_logical_ram_width = 96,
		ram_block1a_27.port_b_address_clear = "clear0",
		ram_block1a_27.port_b_address_clock = "clock1",
		ram_block1a_27.port_b_address_width = 7,
		ram_block1a_27.port_b_data_out_clear = "clear0",
		ram_block1a_27.port_b_data_out_clock = "clock1",
		ram_block1a_27.port_b_data_width = 1,
		ram_block1a_27.port_b_first_address = 0,
		ram_block1a_27.port_b_first_bit_number = 27,
		ram_block1a_27.port_b_last_address = 99,
		ram_block1a_27.port_b_logical_ram_depth = 100,
		ram_block1a_27.port_b_logical_ram_width = 96,
		ram_block1a_27.port_b_read_enable_clock = "clock1",
		ram_block1a_27.power_up_uninitialized = "false",
		ram_block1a_27.ram_block_type = "M9K",
		ram_block1a_27.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_28
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[28]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_28portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_28.clk0_core_clock_enable = "ena0",
		ram_block1a_28.clk0_input_clock_enable = "none",
		ram_block1a_28.clk1_core_clock_enable = "ena1",
		ram_block1a_28.clk1_input_clock_enable = "none",
		ram_block1a_28.clk1_output_clock_enable = "none",
		ram_block1a_28.connectivity_checking = "OFF",
		ram_block1a_28.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_28.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_28.operation_mode = "dual_port",
		ram_block1a_28.port_a_address_width = 7,
		ram_block1a_28.port_a_data_width = 1,
		ram_block1a_28.port_a_first_address = 0,
		ram_block1a_28.port_a_first_bit_number = 28,
		ram_block1a_28.port_a_last_address = 99,
		ram_block1a_28.port_a_logical_ram_depth = 100,
		ram_block1a_28.port_a_logical_ram_width = 96,
		ram_block1a_28.port_b_address_clear = "clear0",
		ram_block1a_28.port_b_address_clock = "clock1",
		ram_block1a_28.port_b_address_width = 7,
		ram_block1a_28.port_b_data_out_clear = "clear0",
		ram_block1a_28.port_b_data_out_clock = "clock1",
		ram_block1a_28.port_b_data_width = 1,
		ram_block1a_28.port_b_first_address = 0,
		ram_block1a_28.port_b_first_bit_number = 28,
		ram_block1a_28.port_b_last_address = 99,
		ram_block1a_28.port_b_logical_ram_depth = 100,
		ram_block1a_28.port_b_logical_ram_width = 96,
		ram_block1a_28.port_b_read_enable_clock = "clock1",
		ram_block1a_28.power_up_uninitialized = "false",
		ram_block1a_28.ram_block_type = "M9K",
		ram_block1a_28.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_29
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[29]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_29portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_29.clk0_core_clock_enable = "ena0",
		ram_block1a_29.clk0_input_clock_enable = "none",
		ram_block1a_29.clk1_core_clock_enable = "ena1",
		ram_block1a_29.clk1_input_clock_enable = "none",
		ram_block1a_29.clk1_output_clock_enable = "none",
		ram_block1a_29.connectivity_checking = "OFF",
		ram_block1a_29.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_29.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_29.operation_mode = "dual_port",
		ram_block1a_29.port_a_address_width = 7,
		ram_block1a_29.port_a_data_width = 1,
		ram_block1a_29.port_a_first_address = 0,
		ram_block1a_29.port_a_first_bit_number = 29,
		ram_block1a_29.port_a_last_address = 99,
		ram_block1a_29.port_a_logical_ram_depth = 100,
		ram_block1a_29.port_a_logical_ram_width = 96,
		ram_block1a_29.port_b_address_clear = "clear0",
		ram_block1a_29.port_b_address_clock = "clock1",
		ram_block1a_29.port_b_address_width = 7,
		ram_block1a_29.port_b_data_out_clear = "clear0",
		ram_block1a_29.port_b_data_out_clock = "clock1",
		ram_block1a_29.port_b_data_width = 1,
		ram_block1a_29.port_b_first_address = 0,
		ram_block1a_29.port_b_first_bit_number = 29,
		ram_block1a_29.port_b_last_address = 99,
		ram_block1a_29.port_b_logical_ram_depth = 100,
		ram_block1a_29.port_b_logical_ram_width = 96,
		ram_block1a_29.port_b_read_enable_clock = "clock1",
		ram_block1a_29.power_up_uninitialized = "false",
		ram_block1a_29.ram_block_type = "M9K",
		ram_block1a_29.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_30
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[30]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_30portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_30.clk0_core_clock_enable = "ena0",
		ram_block1a_30.clk0_input_clock_enable = "none",
		ram_block1a_30.clk1_core_clock_enable = "ena1",
		ram_block1a_30.clk1_input_clock_enable = "none",
		ram_block1a_30.clk1_output_clock_enable = "none",
		ram_block1a_30.connectivity_checking = "OFF",
		ram_block1a_30.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_30.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_30.operation_mode = "dual_port",
		ram_block1a_30.port_a_address_width = 7,
		ram_block1a_30.port_a_data_width = 1,
		ram_block1a_30.port_a_first_address = 0,
		ram_block1a_30.port_a_first_bit_number = 30,
		ram_block1a_30.port_a_last_address = 99,
		ram_block1a_30.port_a_logical_ram_depth = 100,
		ram_block1a_30.port_a_logical_ram_width = 96,
		ram_block1a_30.port_b_address_clear = "clear0",
		ram_block1a_30.port_b_address_clock = "clock1",
		ram_block1a_30.port_b_address_width = 7,
		ram_block1a_30.port_b_data_out_clear = "clear0",
		ram_block1a_30.port_b_data_out_clock = "clock1",
		ram_block1a_30.port_b_data_width = 1,
		ram_block1a_30.port_b_first_address = 0,
		ram_block1a_30.port_b_first_bit_number = 30,
		ram_block1a_30.port_b_last_address = 99,
		ram_block1a_30.port_b_logical_ram_depth = 100,
		ram_block1a_30.port_b_logical_ram_width = 96,
		ram_block1a_30.port_b_read_enable_clock = "clock1",
		ram_block1a_30.power_up_uninitialized = "false",
		ram_block1a_30.ram_block_type = "M9K",
		ram_block1a_30.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_31
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[31]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_31portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_31.clk0_core_clock_enable = "ena0",
		ram_block1a_31.clk0_input_clock_enable = "none",
		ram_block1a_31.clk1_core_clock_enable = "ena1",
		ram_block1a_31.clk1_input_clock_enable = "none",
		ram_block1a_31.clk1_output_clock_enable = "none",
		ram_block1a_31.connectivity_checking = "OFF",
		ram_block1a_31.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_31.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_31.operation_mode = "dual_port",
		ram_block1a_31.port_a_address_width = 7,
		ram_block1a_31.port_a_data_width = 1,
		ram_block1a_31.port_a_first_address = 0,
		ram_block1a_31.port_a_first_bit_number = 31,
		ram_block1a_31.port_a_last_address = 99,
		ram_block1a_31.port_a_logical_ram_depth = 100,
		ram_block1a_31.port_a_logical_ram_width = 96,
		ram_block1a_31.port_b_address_clear = "clear0",
		ram_block1a_31.port_b_address_clock = "clock1",
		ram_block1a_31.port_b_address_width = 7,
		ram_block1a_31.port_b_data_out_clear = "clear0",
		ram_block1a_31.port_b_data_out_clock = "clock1",
		ram_block1a_31.port_b_data_width = 1,
		ram_block1a_31.port_b_first_address = 0,
		ram_block1a_31.port_b_first_bit_number = 31,
		ram_block1a_31.port_b_last_address = 99,
		ram_block1a_31.port_b_logical_ram_depth = 100,
		ram_block1a_31.port_b_logical_ram_width = 96,
		ram_block1a_31.port_b_read_enable_clock = "clock1",
		ram_block1a_31.power_up_uninitialized = "false",
		ram_block1a_31.ram_block_type = "M9K",
		ram_block1a_31.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_32
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[32]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_32portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_32.clk0_core_clock_enable = "ena0",
		ram_block1a_32.clk0_input_clock_enable = "none",
		ram_block1a_32.clk1_core_clock_enable = "ena1",
		ram_block1a_32.clk1_input_clock_enable = "none",
		ram_block1a_32.clk1_output_clock_enable = "none",
		ram_block1a_32.connectivity_checking = "OFF",
		ram_block1a_32.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_32.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_32.operation_mode = "dual_port",
		ram_block1a_32.port_a_address_width = 7,
		ram_block1a_32.port_a_data_width = 1,
		ram_block1a_32.port_a_first_address = 0,
		ram_block1a_32.port_a_first_bit_number = 32,
		ram_block1a_32.port_a_last_address = 99,
		ram_block1a_32.port_a_logical_ram_depth = 100,
		ram_block1a_32.port_a_logical_ram_width = 96,
		ram_block1a_32.port_b_address_clear = "clear0",
		ram_block1a_32.port_b_address_clock = "clock1",
		ram_block1a_32.port_b_address_width = 7,
		ram_block1a_32.port_b_data_out_clear = "clear0",
		ram_block1a_32.port_b_data_out_clock = "clock1",
		ram_block1a_32.port_b_data_width = 1,
		ram_block1a_32.port_b_first_address = 0,
		ram_block1a_32.port_b_first_bit_number = 32,
		ram_block1a_32.port_b_last_address = 99,
		ram_block1a_32.port_b_logical_ram_depth = 100,
		ram_block1a_32.port_b_logical_ram_width = 96,
		ram_block1a_32.port_b_read_enable_clock = "clock1",
		ram_block1a_32.power_up_uninitialized = "false",
		ram_block1a_32.ram_block_type = "M9K",
		ram_block1a_32.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_33
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[33]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_33portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_33.clk0_core_clock_enable = "ena0",
		ram_block1a_33.clk0_input_clock_enable = "none",
		ram_block1a_33.clk1_core_clock_enable = "ena1",
		ram_block1a_33.clk1_input_clock_enable = "none",
		ram_block1a_33.clk1_output_clock_enable = "none",
		ram_block1a_33.connectivity_checking = "OFF",
		ram_block1a_33.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_33.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_33.operation_mode = "dual_port",
		ram_block1a_33.port_a_address_width = 7,
		ram_block1a_33.port_a_data_width = 1,
		ram_block1a_33.port_a_first_address = 0,
		ram_block1a_33.port_a_first_bit_number = 33,
		ram_block1a_33.port_a_last_address = 99,
		ram_block1a_33.port_a_logical_ram_depth = 100,
		ram_block1a_33.port_a_logical_ram_width = 96,
		ram_block1a_33.port_b_address_clear = "clear0",
		ram_block1a_33.port_b_address_clock = "clock1",
		ram_block1a_33.port_b_address_width = 7,
		ram_block1a_33.port_b_data_out_clear = "clear0",
		ram_block1a_33.port_b_data_out_clock = "clock1",
		ram_block1a_33.port_b_data_width = 1,
		ram_block1a_33.port_b_first_address = 0,
		ram_block1a_33.port_b_first_bit_number = 33,
		ram_block1a_33.port_b_last_address = 99,
		ram_block1a_33.port_b_logical_ram_depth = 100,
		ram_block1a_33.port_b_logical_ram_width = 96,
		ram_block1a_33.port_b_read_enable_clock = "clock1",
		ram_block1a_33.power_up_uninitialized = "false",
		ram_block1a_33.ram_block_type = "M9K",
		ram_block1a_33.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_34
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[34]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_34portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_34.clk0_core_clock_enable = "ena0",
		ram_block1a_34.clk0_input_clock_enable = "none",
		ram_block1a_34.clk1_core_clock_enable = "ena1",
		ram_block1a_34.clk1_input_clock_enable = "none",
		ram_block1a_34.clk1_output_clock_enable = "none",
		ram_block1a_34.connectivity_checking = "OFF",
		ram_block1a_34.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_34.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_34.operation_mode = "dual_port",
		ram_block1a_34.port_a_address_width = 7,
		ram_block1a_34.port_a_data_width = 1,
		ram_block1a_34.port_a_first_address = 0,
		ram_block1a_34.port_a_first_bit_number = 34,
		ram_block1a_34.port_a_last_address = 99,
		ram_block1a_34.port_a_logical_ram_depth = 100,
		ram_block1a_34.port_a_logical_ram_width = 96,
		ram_block1a_34.port_b_address_clear = "clear0",
		ram_block1a_34.port_b_address_clock = "clock1",
		ram_block1a_34.port_b_address_width = 7,
		ram_block1a_34.port_b_data_out_clear = "clear0",
		ram_block1a_34.port_b_data_out_clock = "clock1",
		ram_block1a_34.port_b_data_width = 1,
		ram_block1a_34.port_b_first_address = 0,
		ram_block1a_34.port_b_first_bit_number = 34,
		ram_block1a_34.port_b_last_address = 99,
		ram_block1a_34.port_b_logical_ram_depth = 100,
		ram_block1a_34.port_b_logical_ram_width = 96,
		ram_block1a_34.port_b_read_enable_clock = "clock1",
		ram_block1a_34.power_up_uninitialized = "false",
		ram_block1a_34.ram_block_type = "M9K",
		ram_block1a_34.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_35
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[35]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_35portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_35.clk0_core_clock_enable = "ena0",
		ram_block1a_35.clk0_input_clock_enable = "none",
		ram_block1a_35.clk1_core_clock_enable = "ena1",
		ram_block1a_35.clk1_input_clock_enable = "none",
		ram_block1a_35.clk1_output_clock_enable = "none",
		ram_block1a_35.connectivity_checking = "OFF",
		ram_block1a_35.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_35.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_35.operation_mode = "dual_port",
		ram_block1a_35.port_a_address_width = 7,
		ram_block1a_35.port_a_data_width = 1,
		ram_block1a_35.port_a_first_address = 0,
		ram_block1a_35.port_a_first_bit_number = 35,
		ram_block1a_35.port_a_last_address = 99,
		ram_block1a_35.port_a_logical_ram_depth = 100,
		ram_block1a_35.port_a_logical_ram_width = 96,
		ram_block1a_35.port_b_address_clear = "clear0",
		ram_block1a_35.port_b_address_clock = "clock1",
		ram_block1a_35.port_b_address_width = 7,
		ram_block1a_35.port_b_data_out_clear = "clear0",
		ram_block1a_35.port_b_data_out_clock = "clock1",
		ram_block1a_35.port_b_data_width = 1,
		ram_block1a_35.port_b_first_address = 0,
		ram_block1a_35.port_b_first_bit_number = 35,
		ram_block1a_35.port_b_last_address = 99,
		ram_block1a_35.port_b_logical_ram_depth = 100,
		ram_block1a_35.port_b_logical_ram_width = 96,
		ram_block1a_35.port_b_read_enable_clock = "clock1",
		ram_block1a_35.power_up_uninitialized = "false",
		ram_block1a_35.ram_block_type = "M9K",
		ram_block1a_35.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_36
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[36]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_36portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_36.clk0_core_clock_enable = "ena0",
		ram_block1a_36.clk0_input_clock_enable = "none",
		ram_block1a_36.clk1_core_clock_enable = "ena1",
		ram_block1a_36.clk1_input_clock_enable = "none",
		ram_block1a_36.clk1_output_clock_enable = "none",
		ram_block1a_36.connectivity_checking = "OFF",
		ram_block1a_36.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_36.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_36.operation_mode = "dual_port",
		ram_block1a_36.port_a_address_width = 7,
		ram_block1a_36.port_a_data_width = 1,
		ram_block1a_36.port_a_first_address = 0,
		ram_block1a_36.port_a_first_bit_number = 36,
		ram_block1a_36.port_a_last_address = 99,
		ram_block1a_36.port_a_logical_ram_depth = 100,
		ram_block1a_36.port_a_logical_ram_width = 96,
		ram_block1a_36.port_b_address_clear = "clear0",
		ram_block1a_36.port_b_address_clock = "clock1",
		ram_block1a_36.port_b_address_width = 7,
		ram_block1a_36.port_b_data_out_clear = "clear0",
		ram_block1a_36.port_b_data_out_clock = "clock1",
		ram_block1a_36.port_b_data_width = 1,
		ram_block1a_36.port_b_first_address = 0,
		ram_block1a_36.port_b_first_bit_number = 36,
		ram_block1a_36.port_b_last_address = 99,
		ram_block1a_36.port_b_logical_ram_depth = 100,
		ram_block1a_36.port_b_logical_ram_width = 96,
		ram_block1a_36.port_b_read_enable_clock = "clock1",
		ram_block1a_36.power_up_uninitialized = "false",
		ram_block1a_36.ram_block_type = "M9K",
		ram_block1a_36.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_37
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[37]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_37portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_37.clk0_core_clock_enable = "ena0",
		ram_block1a_37.clk0_input_clock_enable = "none",
		ram_block1a_37.clk1_core_clock_enable = "ena1",
		ram_block1a_37.clk1_input_clock_enable = "none",
		ram_block1a_37.clk1_output_clock_enable = "none",
		ram_block1a_37.connectivity_checking = "OFF",
		ram_block1a_37.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_37.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_37.operation_mode = "dual_port",
		ram_block1a_37.port_a_address_width = 7,
		ram_block1a_37.port_a_data_width = 1,
		ram_block1a_37.port_a_first_address = 0,
		ram_block1a_37.port_a_first_bit_number = 37,
		ram_block1a_37.port_a_last_address = 99,
		ram_block1a_37.port_a_logical_ram_depth = 100,
		ram_block1a_37.port_a_logical_ram_width = 96,
		ram_block1a_37.port_b_address_clear = "clear0",
		ram_block1a_37.port_b_address_clock = "clock1",
		ram_block1a_37.port_b_address_width = 7,
		ram_block1a_37.port_b_data_out_clear = "clear0",
		ram_block1a_37.port_b_data_out_clock = "clock1",
		ram_block1a_37.port_b_data_width = 1,
		ram_block1a_37.port_b_first_address = 0,
		ram_block1a_37.port_b_first_bit_number = 37,
		ram_block1a_37.port_b_last_address = 99,
		ram_block1a_37.port_b_logical_ram_depth = 100,
		ram_block1a_37.port_b_logical_ram_width = 96,
		ram_block1a_37.port_b_read_enable_clock = "clock1",
		ram_block1a_37.power_up_uninitialized = "false",
		ram_block1a_37.ram_block_type = "M9K",
		ram_block1a_37.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_38
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[38]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_38portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_38.clk0_core_clock_enable = "ena0",
		ram_block1a_38.clk0_input_clock_enable = "none",
		ram_block1a_38.clk1_core_clock_enable = "ena1",
		ram_block1a_38.clk1_input_clock_enable = "none",
		ram_block1a_38.clk1_output_clock_enable = "none",
		ram_block1a_38.connectivity_checking = "OFF",
		ram_block1a_38.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_38.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_38.operation_mode = "dual_port",
		ram_block1a_38.port_a_address_width = 7,
		ram_block1a_38.port_a_data_width = 1,
		ram_block1a_38.port_a_first_address = 0,
		ram_block1a_38.port_a_first_bit_number = 38,
		ram_block1a_38.port_a_last_address = 99,
		ram_block1a_38.port_a_logical_ram_depth = 100,
		ram_block1a_38.port_a_logical_ram_width = 96,
		ram_block1a_38.port_b_address_clear = "clear0",
		ram_block1a_38.port_b_address_clock = "clock1",
		ram_block1a_38.port_b_address_width = 7,
		ram_block1a_38.port_b_data_out_clear = "clear0",
		ram_block1a_38.port_b_data_out_clock = "clock1",
		ram_block1a_38.port_b_data_width = 1,
		ram_block1a_38.port_b_first_address = 0,
		ram_block1a_38.port_b_first_bit_number = 38,
		ram_block1a_38.port_b_last_address = 99,
		ram_block1a_38.port_b_logical_ram_depth = 100,
		ram_block1a_38.port_b_logical_ram_width = 96,
		ram_block1a_38.port_b_read_enable_clock = "clock1",
		ram_block1a_38.power_up_uninitialized = "false",
		ram_block1a_38.ram_block_type = "M9K",
		ram_block1a_38.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_39
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[39]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_39portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_39.clk0_core_clock_enable = "ena0",
		ram_block1a_39.clk0_input_clock_enable = "none",
		ram_block1a_39.clk1_core_clock_enable = "ena1",
		ram_block1a_39.clk1_input_clock_enable = "none",
		ram_block1a_39.clk1_output_clock_enable = "none",
		ram_block1a_39.connectivity_checking = "OFF",
		ram_block1a_39.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_39.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_39.operation_mode = "dual_port",
		ram_block1a_39.port_a_address_width = 7,
		ram_block1a_39.port_a_data_width = 1,
		ram_block1a_39.port_a_first_address = 0,
		ram_block1a_39.port_a_first_bit_number = 39,
		ram_block1a_39.port_a_last_address = 99,
		ram_block1a_39.port_a_logical_ram_depth = 100,
		ram_block1a_39.port_a_logical_ram_width = 96,
		ram_block1a_39.port_b_address_clear = "clear0",
		ram_block1a_39.port_b_address_clock = "clock1",
		ram_block1a_39.port_b_address_width = 7,
		ram_block1a_39.port_b_data_out_clear = "clear0",
		ram_block1a_39.port_b_data_out_clock = "clock1",
		ram_block1a_39.port_b_data_width = 1,
		ram_block1a_39.port_b_first_address = 0,
		ram_block1a_39.port_b_first_bit_number = 39,
		ram_block1a_39.port_b_last_address = 99,
		ram_block1a_39.port_b_logical_ram_depth = 100,
		ram_block1a_39.port_b_logical_ram_width = 96,
		ram_block1a_39.port_b_read_enable_clock = "clock1",
		ram_block1a_39.power_up_uninitialized = "false",
		ram_block1a_39.ram_block_type = "M9K",
		ram_block1a_39.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_40
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[40]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_40portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_40.clk0_core_clock_enable = "ena0",
		ram_block1a_40.clk0_input_clock_enable = "none",
		ram_block1a_40.clk1_core_clock_enable = "ena1",
		ram_block1a_40.clk1_input_clock_enable = "none",
		ram_block1a_40.clk1_output_clock_enable = "none",
		ram_block1a_40.connectivity_checking = "OFF",
		ram_block1a_40.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_40.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_40.operation_mode = "dual_port",
		ram_block1a_40.port_a_address_width = 7,
		ram_block1a_40.port_a_data_width = 1,
		ram_block1a_40.port_a_first_address = 0,
		ram_block1a_40.port_a_first_bit_number = 40,
		ram_block1a_40.port_a_last_address = 99,
		ram_block1a_40.port_a_logical_ram_depth = 100,
		ram_block1a_40.port_a_logical_ram_width = 96,
		ram_block1a_40.port_b_address_clear = "clear0",
		ram_block1a_40.port_b_address_clock = "clock1",
		ram_block1a_40.port_b_address_width = 7,
		ram_block1a_40.port_b_data_out_clear = "clear0",
		ram_block1a_40.port_b_data_out_clock = "clock1",
		ram_block1a_40.port_b_data_width = 1,
		ram_block1a_40.port_b_first_address = 0,
		ram_block1a_40.port_b_first_bit_number = 40,
		ram_block1a_40.port_b_last_address = 99,
		ram_block1a_40.port_b_logical_ram_depth = 100,
		ram_block1a_40.port_b_logical_ram_width = 96,
		ram_block1a_40.port_b_read_enable_clock = "clock1",
		ram_block1a_40.power_up_uninitialized = "false",
		ram_block1a_40.ram_block_type = "M9K",
		ram_block1a_40.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_41
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[41]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_41portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_41.clk0_core_clock_enable = "ena0",
		ram_block1a_41.clk0_input_clock_enable = "none",
		ram_block1a_41.clk1_core_clock_enable = "ena1",
		ram_block1a_41.clk1_input_clock_enable = "none",
		ram_block1a_41.clk1_output_clock_enable = "none",
		ram_block1a_41.connectivity_checking = "OFF",
		ram_block1a_41.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_41.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_41.operation_mode = "dual_port",
		ram_block1a_41.port_a_address_width = 7,
		ram_block1a_41.port_a_data_width = 1,
		ram_block1a_41.port_a_first_address = 0,
		ram_block1a_41.port_a_first_bit_number = 41,
		ram_block1a_41.port_a_last_address = 99,
		ram_block1a_41.port_a_logical_ram_depth = 100,
		ram_block1a_41.port_a_logical_ram_width = 96,
		ram_block1a_41.port_b_address_clear = "clear0",
		ram_block1a_41.port_b_address_clock = "clock1",
		ram_block1a_41.port_b_address_width = 7,
		ram_block1a_41.port_b_data_out_clear = "clear0",
		ram_block1a_41.port_b_data_out_clock = "clock1",
		ram_block1a_41.port_b_data_width = 1,
		ram_block1a_41.port_b_first_address = 0,
		ram_block1a_41.port_b_first_bit_number = 41,
		ram_block1a_41.port_b_last_address = 99,
		ram_block1a_41.port_b_logical_ram_depth = 100,
		ram_block1a_41.port_b_logical_ram_width = 96,
		ram_block1a_41.port_b_read_enable_clock = "clock1",
		ram_block1a_41.power_up_uninitialized = "false",
		ram_block1a_41.ram_block_type = "M9K",
		ram_block1a_41.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_42
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[42]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_42portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_42.clk0_core_clock_enable = "ena0",
		ram_block1a_42.clk0_input_clock_enable = "none",
		ram_block1a_42.clk1_core_clock_enable = "ena1",
		ram_block1a_42.clk1_input_clock_enable = "none",
		ram_block1a_42.clk1_output_clock_enable = "none",
		ram_block1a_42.connectivity_checking = "OFF",
		ram_block1a_42.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_42.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_42.operation_mode = "dual_port",
		ram_block1a_42.port_a_address_width = 7,
		ram_block1a_42.port_a_data_width = 1,
		ram_block1a_42.port_a_first_address = 0,
		ram_block1a_42.port_a_first_bit_number = 42,
		ram_block1a_42.port_a_last_address = 99,
		ram_block1a_42.port_a_logical_ram_depth = 100,
		ram_block1a_42.port_a_logical_ram_width = 96,
		ram_block1a_42.port_b_address_clear = "clear0",
		ram_block1a_42.port_b_address_clock = "clock1",
		ram_block1a_42.port_b_address_width = 7,
		ram_block1a_42.port_b_data_out_clear = "clear0",
		ram_block1a_42.port_b_data_out_clock = "clock1",
		ram_block1a_42.port_b_data_width = 1,
		ram_block1a_42.port_b_first_address = 0,
		ram_block1a_42.port_b_first_bit_number = 42,
		ram_block1a_42.port_b_last_address = 99,
		ram_block1a_42.port_b_logical_ram_depth = 100,
		ram_block1a_42.port_b_logical_ram_width = 96,
		ram_block1a_42.port_b_read_enable_clock = "clock1",
		ram_block1a_42.power_up_uninitialized = "false",
		ram_block1a_42.ram_block_type = "M9K",
		ram_block1a_42.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_43
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[43]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_43portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_43.clk0_core_clock_enable = "ena0",
		ram_block1a_43.clk0_input_clock_enable = "none",
		ram_block1a_43.clk1_core_clock_enable = "ena1",
		ram_block1a_43.clk1_input_clock_enable = "none",
		ram_block1a_43.clk1_output_clock_enable = "none",
		ram_block1a_43.connectivity_checking = "OFF",
		ram_block1a_43.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_43.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_43.operation_mode = "dual_port",
		ram_block1a_43.port_a_address_width = 7,
		ram_block1a_43.port_a_data_width = 1,
		ram_block1a_43.port_a_first_address = 0,
		ram_block1a_43.port_a_first_bit_number = 43,
		ram_block1a_43.port_a_last_address = 99,
		ram_block1a_43.port_a_logical_ram_depth = 100,
		ram_block1a_43.port_a_logical_ram_width = 96,
		ram_block1a_43.port_b_address_clear = "clear0",
		ram_block1a_43.port_b_address_clock = "clock1",
		ram_block1a_43.port_b_address_width = 7,
		ram_block1a_43.port_b_data_out_clear = "clear0",
		ram_block1a_43.port_b_data_out_clock = "clock1",
		ram_block1a_43.port_b_data_width = 1,
		ram_block1a_43.port_b_first_address = 0,
		ram_block1a_43.port_b_first_bit_number = 43,
		ram_block1a_43.port_b_last_address = 99,
		ram_block1a_43.port_b_logical_ram_depth = 100,
		ram_block1a_43.port_b_logical_ram_width = 96,
		ram_block1a_43.port_b_read_enable_clock = "clock1",
		ram_block1a_43.power_up_uninitialized = "false",
		ram_block1a_43.ram_block_type = "M9K",
		ram_block1a_43.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_44
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[44]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_44portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_44.clk0_core_clock_enable = "ena0",
		ram_block1a_44.clk0_input_clock_enable = "none",
		ram_block1a_44.clk1_core_clock_enable = "ena1",
		ram_block1a_44.clk1_input_clock_enable = "none",
		ram_block1a_44.clk1_output_clock_enable = "none",
		ram_block1a_44.connectivity_checking = "OFF",
		ram_block1a_44.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_44.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_44.operation_mode = "dual_port",
		ram_block1a_44.port_a_address_width = 7,
		ram_block1a_44.port_a_data_width = 1,
		ram_block1a_44.port_a_first_address = 0,
		ram_block1a_44.port_a_first_bit_number = 44,
		ram_block1a_44.port_a_last_address = 99,
		ram_block1a_44.port_a_logical_ram_depth = 100,
		ram_block1a_44.port_a_logical_ram_width = 96,
		ram_block1a_44.port_b_address_clear = "clear0",
		ram_block1a_44.port_b_address_clock = "clock1",
		ram_block1a_44.port_b_address_width = 7,
		ram_block1a_44.port_b_data_out_clear = "clear0",
		ram_block1a_44.port_b_data_out_clock = "clock1",
		ram_block1a_44.port_b_data_width = 1,
		ram_block1a_44.port_b_first_address = 0,
		ram_block1a_44.port_b_first_bit_number = 44,
		ram_block1a_44.port_b_last_address = 99,
		ram_block1a_44.port_b_logical_ram_depth = 100,
		ram_block1a_44.port_b_logical_ram_width = 96,
		ram_block1a_44.port_b_read_enable_clock = "clock1",
		ram_block1a_44.power_up_uninitialized = "false",
		ram_block1a_44.ram_block_type = "M9K",
		ram_block1a_44.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_45
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[45]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_45portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_45.clk0_core_clock_enable = "ena0",
		ram_block1a_45.clk0_input_clock_enable = "none",
		ram_block1a_45.clk1_core_clock_enable = "ena1",
		ram_block1a_45.clk1_input_clock_enable = "none",
		ram_block1a_45.clk1_output_clock_enable = "none",
		ram_block1a_45.connectivity_checking = "OFF",
		ram_block1a_45.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_45.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_45.operation_mode = "dual_port",
		ram_block1a_45.port_a_address_width = 7,
		ram_block1a_45.port_a_data_width = 1,
		ram_block1a_45.port_a_first_address = 0,
		ram_block1a_45.port_a_first_bit_number = 45,
		ram_block1a_45.port_a_last_address = 99,
		ram_block1a_45.port_a_logical_ram_depth = 100,
		ram_block1a_45.port_a_logical_ram_width = 96,
		ram_block1a_45.port_b_address_clear = "clear0",
		ram_block1a_45.port_b_address_clock = "clock1",
		ram_block1a_45.port_b_address_width = 7,
		ram_block1a_45.port_b_data_out_clear = "clear0",
		ram_block1a_45.port_b_data_out_clock = "clock1",
		ram_block1a_45.port_b_data_width = 1,
		ram_block1a_45.port_b_first_address = 0,
		ram_block1a_45.port_b_first_bit_number = 45,
		ram_block1a_45.port_b_last_address = 99,
		ram_block1a_45.port_b_logical_ram_depth = 100,
		ram_block1a_45.port_b_logical_ram_width = 96,
		ram_block1a_45.port_b_read_enable_clock = "clock1",
		ram_block1a_45.power_up_uninitialized = "false",
		ram_block1a_45.ram_block_type = "M9K",
		ram_block1a_45.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_46
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[46]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_46portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_46.clk0_core_clock_enable = "ena0",
		ram_block1a_46.clk0_input_clock_enable = "none",
		ram_block1a_46.clk1_core_clock_enable = "ena1",
		ram_block1a_46.clk1_input_clock_enable = "none",
		ram_block1a_46.clk1_output_clock_enable = "none",
		ram_block1a_46.connectivity_checking = "OFF",
		ram_block1a_46.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_46.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_46.operation_mode = "dual_port",
		ram_block1a_46.port_a_address_width = 7,
		ram_block1a_46.port_a_data_width = 1,
		ram_block1a_46.port_a_first_address = 0,
		ram_block1a_46.port_a_first_bit_number = 46,
		ram_block1a_46.port_a_last_address = 99,
		ram_block1a_46.port_a_logical_ram_depth = 100,
		ram_block1a_46.port_a_logical_ram_width = 96,
		ram_block1a_46.port_b_address_clear = "clear0",
		ram_block1a_46.port_b_address_clock = "clock1",
		ram_block1a_46.port_b_address_width = 7,
		ram_block1a_46.port_b_data_out_clear = "clear0",
		ram_block1a_46.port_b_data_out_clock = "clock1",
		ram_block1a_46.port_b_data_width = 1,
		ram_block1a_46.port_b_first_address = 0,
		ram_block1a_46.port_b_first_bit_number = 46,
		ram_block1a_46.port_b_last_address = 99,
		ram_block1a_46.port_b_logical_ram_depth = 100,
		ram_block1a_46.port_b_logical_ram_width = 96,
		ram_block1a_46.port_b_read_enable_clock = "clock1",
		ram_block1a_46.power_up_uninitialized = "false",
		ram_block1a_46.ram_block_type = "M9K",
		ram_block1a_46.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_47
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[47]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_47portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_47.clk0_core_clock_enable = "ena0",
		ram_block1a_47.clk0_input_clock_enable = "none",
		ram_block1a_47.clk1_core_clock_enable = "ena1",
		ram_block1a_47.clk1_input_clock_enable = "none",
		ram_block1a_47.clk1_output_clock_enable = "none",
		ram_block1a_47.connectivity_checking = "OFF",
		ram_block1a_47.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_47.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_47.operation_mode = "dual_port",
		ram_block1a_47.port_a_address_width = 7,
		ram_block1a_47.port_a_data_width = 1,
		ram_block1a_47.port_a_first_address = 0,
		ram_block1a_47.port_a_first_bit_number = 47,
		ram_block1a_47.port_a_last_address = 99,
		ram_block1a_47.port_a_logical_ram_depth = 100,
		ram_block1a_47.port_a_logical_ram_width = 96,
		ram_block1a_47.port_b_address_clear = "clear0",
		ram_block1a_47.port_b_address_clock = "clock1",
		ram_block1a_47.port_b_address_width = 7,
		ram_block1a_47.port_b_data_out_clear = "clear0",
		ram_block1a_47.port_b_data_out_clock = "clock1",
		ram_block1a_47.port_b_data_width = 1,
		ram_block1a_47.port_b_first_address = 0,
		ram_block1a_47.port_b_first_bit_number = 47,
		ram_block1a_47.port_b_last_address = 99,
		ram_block1a_47.port_b_logical_ram_depth = 100,
		ram_block1a_47.port_b_logical_ram_width = 96,
		ram_block1a_47.port_b_read_enable_clock = "clock1",
		ram_block1a_47.power_up_uninitialized = "false",
		ram_block1a_47.ram_block_type = "M9K",
		ram_block1a_47.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_48
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[48]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_48portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_48.clk0_core_clock_enable = "ena0",
		ram_block1a_48.clk0_input_clock_enable = "none",
		ram_block1a_48.clk1_core_clock_enable = "ena1",
		ram_block1a_48.clk1_input_clock_enable = "none",
		ram_block1a_48.clk1_output_clock_enable = "none",
		ram_block1a_48.connectivity_checking = "OFF",
		ram_block1a_48.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_48.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_48.operation_mode = "dual_port",
		ram_block1a_48.port_a_address_width = 7,
		ram_block1a_48.port_a_data_width = 1,
		ram_block1a_48.port_a_first_address = 0,
		ram_block1a_48.port_a_first_bit_number = 48,
		ram_block1a_48.port_a_last_address = 99,
		ram_block1a_48.port_a_logical_ram_depth = 100,
		ram_block1a_48.port_a_logical_ram_width = 96,
		ram_block1a_48.port_b_address_clear = "clear0",
		ram_block1a_48.port_b_address_clock = "clock1",
		ram_block1a_48.port_b_address_width = 7,
		ram_block1a_48.port_b_data_out_clear = "clear0",
		ram_block1a_48.port_b_data_out_clock = "clock1",
		ram_block1a_48.port_b_data_width = 1,
		ram_block1a_48.port_b_first_address = 0,
		ram_block1a_48.port_b_first_bit_number = 48,
		ram_block1a_48.port_b_last_address = 99,
		ram_block1a_48.port_b_logical_ram_depth = 100,
		ram_block1a_48.port_b_logical_ram_width = 96,
		ram_block1a_48.port_b_read_enable_clock = "clock1",
		ram_block1a_48.power_up_uninitialized = "false",
		ram_block1a_48.ram_block_type = "M9K",
		ram_block1a_48.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_49
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[49]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_49portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_49.clk0_core_clock_enable = "ena0",
		ram_block1a_49.clk0_input_clock_enable = "none",
		ram_block1a_49.clk1_core_clock_enable = "ena1",
		ram_block1a_49.clk1_input_clock_enable = "none",
		ram_block1a_49.clk1_output_clock_enable = "none",
		ram_block1a_49.connectivity_checking = "OFF",
		ram_block1a_49.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_49.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_49.operation_mode = "dual_port",
		ram_block1a_49.port_a_address_width = 7,
		ram_block1a_49.port_a_data_width = 1,
		ram_block1a_49.port_a_first_address = 0,
		ram_block1a_49.port_a_first_bit_number = 49,
		ram_block1a_49.port_a_last_address = 99,
		ram_block1a_49.port_a_logical_ram_depth = 100,
		ram_block1a_49.port_a_logical_ram_width = 96,
		ram_block1a_49.port_b_address_clear = "clear0",
		ram_block1a_49.port_b_address_clock = "clock1",
		ram_block1a_49.port_b_address_width = 7,
		ram_block1a_49.port_b_data_out_clear = "clear0",
		ram_block1a_49.port_b_data_out_clock = "clock1",
		ram_block1a_49.port_b_data_width = 1,
		ram_block1a_49.port_b_first_address = 0,
		ram_block1a_49.port_b_first_bit_number = 49,
		ram_block1a_49.port_b_last_address = 99,
		ram_block1a_49.port_b_logical_ram_depth = 100,
		ram_block1a_49.port_b_logical_ram_width = 96,
		ram_block1a_49.port_b_read_enable_clock = "clock1",
		ram_block1a_49.power_up_uninitialized = "false",
		ram_block1a_49.ram_block_type = "M9K",
		ram_block1a_49.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_50
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[50]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_50portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_50.clk0_core_clock_enable = "ena0",
		ram_block1a_50.clk0_input_clock_enable = "none",
		ram_block1a_50.clk1_core_clock_enable = "ena1",
		ram_block1a_50.clk1_input_clock_enable = "none",
		ram_block1a_50.clk1_output_clock_enable = "none",
		ram_block1a_50.connectivity_checking = "OFF",
		ram_block1a_50.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_50.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_50.operation_mode = "dual_port",
		ram_block1a_50.port_a_address_width = 7,
		ram_block1a_50.port_a_data_width = 1,
		ram_block1a_50.port_a_first_address = 0,
		ram_block1a_50.port_a_first_bit_number = 50,
		ram_block1a_50.port_a_last_address = 99,
		ram_block1a_50.port_a_logical_ram_depth = 100,
		ram_block1a_50.port_a_logical_ram_width = 96,
		ram_block1a_50.port_b_address_clear = "clear0",
		ram_block1a_50.port_b_address_clock = "clock1",
		ram_block1a_50.port_b_address_width = 7,
		ram_block1a_50.port_b_data_out_clear = "clear0",
		ram_block1a_50.port_b_data_out_clock = "clock1",
		ram_block1a_50.port_b_data_width = 1,
		ram_block1a_50.port_b_first_address = 0,
		ram_block1a_50.port_b_first_bit_number = 50,
		ram_block1a_50.port_b_last_address = 99,
		ram_block1a_50.port_b_logical_ram_depth = 100,
		ram_block1a_50.port_b_logical_ram_width = 96,
		ram_block1a_50.port_b_read_enable_clock = "clock1",
		ram_block1a_50.power_up_uninitialized = "false",
		ram_block1a_50.ram_block_type = "M9K",
		ram_block1a_50.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_51
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[51]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_51portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_51.clk0_core_clock_enable = "ena0",
		ram_block1a_51.clk0_input_clock_enable = "none",
		ram_block1a_51.clk1_core_clock_enable = "ena1",
		ram_block1a_51.clk1_input_clock_enable = "none",
		ram_block1a_51.clk1_output_clock_enable = "none",
		ram_block1a_51.connectivity_checking = "OFF",
		ram_block1a_51.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_51.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_51.operation_mode = "dual_port",
		ram_block1a_51.port_a_address_width = 7,
		ram_block1a_51.port_a_data_width = 1,
		ram_block1a_51.port_a_first_address = 0,
		ram_block1a_51.port_a_first_bit_number = 51,
		ram_block1a_51.port_a_last_address = 99,
		ram_block1a_51.port_a_logical_ram_depth = 100,
		ram_block1a_51.port_a_logical_ram_width = 96,
		ram_block1a_51.port_b_address_clear = "clear0",
		ram_block1a_51.port_b_address_clock = "clock1",
		ram_block1a_51.port_b_address_width = 7,
		ram_block1a_51.port_b_data_out_clear = "clear0",
		ram_block1a_51.port_b_data_out_clock = "clock1",
		ram_block1a_51.port_b_data_width = 1,
		ram_block1a_51.port_b_first_address = 0,
		ram_block1a_51.port_b_first_bit_number = 51,
		ram_block1a_51.port_b_last_address = 99,
		ram_block1a_51.port_b_logical_ram_depth = 100,
		ram_block1a_51.port_b_logical_ram_width = 96,
		ram_block1a_51.port_b_read_enable_clock = "clock1",
		ram_block1a_51.power_up_uninitialized = "false",
		ram_block1a_51.ram_block_type = "M9K",
		ram_block1a_51.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_52
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[52]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_52portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_52.clk0_core_clock_enable = "ena0",
		ram_block1a_52.clk0_input_clock_enable = "none",
		ram_block1a_52.clk1_core_clock_enable = "ena1",
		ram_block1a_52.clk1_input_clock_enable = "none",
		ram_block1a_52.clk1_output_clock_enable = "none",
		ram_block1a_52.connectivity_checking = "OFF",
		ram_block1a_52.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_52.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_52.operation_mode = "dual_port",
		ram_block1a_52.port_a_address_width = 7,
		ram_block1a_52.port_a_data_width = 1,
		ram_block1a_52.port_a_first_address = 0,
		ram_block1a_52.port_a_first_bit_number = 52,
		ram_block1a_52.port_a_last_address = 99,
		ram_block1a_52.port_a_logical_ram_depth = 100,
		ram_block1a_52.port_a_logical_ram_width = 96,
		ram_block1a_52.port_b_address_clear = "clear0",
		ram_block1a_52.port_b_address_clock = "clock1",
		ram_block1a_52.port_b_address_width = 7,
		ram_block1a_52.port_b_data_out_clear = "clear0",
		ram_block1a_52.port_b_data_out_clock = "clock1",
		ram_block1a_52.port_b_data_width = 1,
		ram_block1a_52.port_b_first_address = 0,
		ram_block1a_52.port_b_first_bit_number = 52,
		ram_block1a_52.port_b_last_address = 99,
		ram_block1a_52.port_b_logical_ram_depth = 100,
		ram_block1a_52.port_b_logical_ram_width = 96,
		ram_block1a_52.port_b_read_enable_clock = "clock1",
		ram_block1a_52.power_up_uninitialized = "false",
		ram_block1a_52.ram_block_type = "M9K",
		ram_block1a_52.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_53
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[53]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_53portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_53.clk0_core_clock_enable = "ena0",
		ram_block1a_53.clk0_input_clock_enable = "none",
		ram_block1a_53.clk1_core_clock_enable = "ena1",
		ram_block1a_53.clk1_input_clock_enable = "none",
		ram_block1a_53.clk1_output_clock_enable = "none",
		ram_block1a_53.connectivity_checking = "OFF",
		ram_block1a_53.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_53.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_53.operation_mode = "dual_port",
		ram_block1a_53.port_a_address_width = 7,
		ram_block1a_53.port_a_data_width = 1,
		ram_block1a_53.port_a_first_address = 0,
		ram_block1a_53.port_a_first_bit_number = 53,
		ram_block1a_53.port_a_last_address = 99,
		ram_block1a_53.port_a_logical_ram_depth = 100,
		ram_block1a_53.port_a_logical_ram_width = 96,
		ram_block1a_53.port_b_address_clear = "clear0",
		ram_block1a_53.port_b_address_clock = "clock1",
		ram_block1a_53.port_b_address_width = 7,
		ram_block1a_53.port_b_data_out_clear = "clear0",
		ram_block1a_53.port_b_data_out_clock = "clock1",
		ram_block1a_53.port_b_data_width = 1,
		ram_block1a_53.port_b_first_address = 0,
		ram_block1a_53.port_b_first_bit_number = 53,
		ram_block1a_53.port_b_last_address = 99,
		ram_block1a_53.port_b_logical_ram_depth = 100,
		ram_block1a_53.port_b_logical_ram_width = 96,
		ram_block1a_53.port_b_read_enable_clock = "clock1",
		ram_block1a_53.power_up_uninitialized = "false",
		ram_block1a_53.ram_block_type = "M9K",
		ram_block1a_53.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_54
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[54]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_54portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_54.clk0_core_clock_enable = "ena0",
		ram_block1a_54.clk0_input_clock_enable = "none",
		ram_block1a_54.clk1_core_clock_enable = "ena1",
		ram_block1a_54.clk1_input_clock_enable = "none",
		ram_block1a_54.clk1_output_clock_enable = "none",
		ram_block1a_54.connectivity_checking = "OFF",
		ram_block1a_54.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_54.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_54.operation_mode = "dual_port",
		ram_block1a_54.port_a_address_width = 7,
		ram_block1a_54.port_a_data_width = 1,
		ram_block1a_54.port_a_first_address = 0,
		ram_block1a_54.port_a_first_bit_number = 54,
		ram_block1a_54.port_a_last_address = 99,
		ram_block1a_54.port_a_logical_ram_depth = 100,
		ram_block1a_54.port_a_logical_ram_width = 96,
		ram_block1a_54.port_b_address_clear = "clear0",
		ram_block1a_54.port_b_address_clock = "clock1",
		ram_block1a_54.port_b_address_width = 7,
		ram_block1a_54.port_b_data_out_clear = "clear0",
		ram_block1a_54.port_b_data_out_clock = "clock1",
		ram_block1a_54.port_b_data_width = 1,
		ram_block1a_54.port_b_first_address = 0,
		ram_block1a_54.port_b_first_bit_number = 54,
		ram_block1a_54.port_b_last_address = 99,
		ram_block1a_54.port_b_logical_ram_depth = 100,
		ram_block1a_54.port_b_logical_ram_width = 96,
		ram_block1a_54.port_b_read_enable_clock = "clock1",
		ram_block1a_54.power_up_uninitialized = "false",
		ram_block1a_54.ram_block_type = "M9K",
		ram_block1a_54.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_55
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[55]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_55portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_55.clk0_core_clock_enable = "ena0",
		ram_block1a_55.clk0_input_clock_enable = "none",
		ram_block1a_55.clk1_core_clock_enable = "ena1",
		ram_block1a_55.clk1_input_clock_enable = "none",
		ram_block1a_55.clk1_output_clock_enable = "none",
		ram_block1a_55.connectivity_checking = "OFF",
		ram_block1a_55.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_55.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_55.operation_mode = "dual_port",
		ram_block1a_55.port_a_address_width = 7,
		ram_block1a_55.port_a_data_width = 1,
		ram_block1a_55.port_a_first_address = 0,
		ram_block1a_55.port_a_first_bit_number = 55,
		ram_block1a_55.port_a_last_address = 99,
		ram_block1a_55.port_a_logical_ram_depth = 100,
		ram_block1a_55.port_a_logical_ram_width = 96,
		ram_block1a_55.port_b_address_clear = "clear0",
		ram_block1a_55.port_b_address_clock = "clock1",
		ram_block1a_55.port_b_address_width = 7,
		ram_block1a_55.port_b_data_out_clear = "clear0",
		ram_block1a_55.port_b_data_out_clock = "clock1",
		ram_block1a_55.port_b_data_width = 1,
		ram_block1a_55.port_b_first_address = 0,
		ram_block1a_55.port_b_first_bit_number = 55,
		ram_block1a_55.port_b_last_address = 99,
		ram_block1a_55.port_b_logical_ram_depth = 100,
		ram_block1a_55.port_b_logical_ram_width = 96,
		ram_block1a_55.port_b_read_enable_clock = "clock1",
		ram_block1a_55.power_up_uninitialized = "false",
		ram_block1a_55.ram_block_type = "M9K",
		ram_block1a_55.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_56
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[56]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_56portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_56.clk0_core_clock_enable = "ena0",
		ram_block1a_56.clk0_input_clock_enable = "none",
		ram_block1a_56.clk1_core_clock_enable = "ena1",
		ram_block1a_56.clk1_input_clock_enable = "none",
		ram_block1a_56.clk1_output_clock_enable = "none",
		ram_block1a_56.connectivity_checking = "OFF",
		ram_block1a_56.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_56.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_56.operation_mode = "dual_port",
		ram_block1a_56.port_a_address_width = 7,
		ram_block1a_56.port_a_data_width = 1,
		ram_block1a_56.port_a_first_address = 0,
		ram_block1a_56.port_a_first_bit_number = 56,
		ram_block1a_56.port_a_last_address = 99,
		ram_block1a_56.port_a_logical_ram_depth = 100,
		ram_block1a_56.port_a_logical_ram_width = 96,
		ram_block1a_56.port_b_address_clear = "clear0",
		ram_block1a_56.port_b_address_clock = "clock1",
		ram_block1a_56.port_b_address_width = 7,
		ram_block1a_56.port_b_data_out_clear = "clear0",
		ram_block1a_56.port_b_data_out_clock = "clock1",
		ram_block1a_56.port_b_data_width = 1,
		ram_block1a_56.port_b_first_address = 0,
		ram_block1a_56.port_b_first_bit_number = 56,
		ram_block1a_56.port_b_last_address = 99,
		ram_block1a_56.port_b_logical_ram_depth = 100,
		ram_block1a_56.port_b_logical_ram_width = 96,
		ram_block1a_56.port_b_read_enable_clock = "clock1",
		ram_block1a_56.power_up_uninitialized = "false",
		ram_block1a_56.ram_block_type = "M9K",
		ram_block1a_56.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_57
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[57]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_57portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_57.clk0_core_clock_enable = "ena0",
		ram_block1a_57.clk0_input_clock_enable = "none",
		ram_block1a_57.clk1_core_clock_enable = "ena1",
		ram_block1a_57.clk1_input_clock_enable = "none",
		ram_block1a_57.clk1_output_clock_enable = "none",
		ram_block1a_57.connectivity_checking = "OFF",
		ram_block1a_57.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_57.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_57.operation_mode = "dual_port",
		ram_block1a_57.port_a_address_width = 7,
		ram_block1a_57.port_a_data_width = 1,
		ram_block1a_57.port_a_first_address = 0,
		ram_block1a_57.port_a_first_bit_number = 57,
		ram_block1a_57.port_a_last_address = 99,
		ram_block1a_57.port_a_logical_ram_depth = 100,
		ram_block1a_57.port_a_logical_ram_width = 96,
		ram_block1a_57.port_b_address_clear = "clear0",
		ram_block1a_57.port_b_address_clock = "clock1",
		ram_block1a_57.port_b_address_width = 7,
		ram_block1a_57.port_b_data_out_clear = "clear0",
		ram_block1a_57.port_b_data_out_clock = "clock1",
		ram_block1a_57.port_b_data_width = 1,
		ram_block1a_57.port_b_first_address = 0,
		ram_block1a_57.port_b_first_bit_number = 57,
		ram_block1a_57.port_b_last_address = 99,
		ram_block1a_57.port_b_logical_ram_depth = 100,
		ram_block1a_57.port_b_logical_ram_width = 96,
		ram_block1a_57.port_b_read_enable_clock = "clock1",
		ram_block1a_57.power_up_uninitialized = "false",
		ram_block1a_57.ram_block_type = "M9K",
		ram_block1a_57.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_58
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[58]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_58portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_58.clk0_core_clock_enable = "ena0",
		ram_block1a_58.clk0_input_clock_enable = "none",
		ram_block1a_58.clk1_core_clock_enable = "ena1",
		ram_block1a_58.clk1_input_clock_enable = "none",
		ram_block1a_58.clk1_output_clock_enable = "none",
		ram_block1a_58.connectivity_checking = "OFF",
		ram_block1a_58.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_58.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_58.operation_mode = "dual_port",
		ram_block1a_58.port_a_address_width = 7,
		ram_block1a_58.port_a_data_width = 1,
		ram_block1a_58.port_a_first_address = 0,
		ram_block1a_58.port_a_first_bit_number = 58,
		ram_block1a_58.port_a_last_address = 99,
		ram_block1a_58.port_a_logical_ram_depth = 100,
		ram_block1a_58.port_a_logical_ram_width = 96,
		ram_block1a_58.port_b_address_clear = "clear0",
		ram_block1a_58.port_b_address_clock = "clock1",
		ram_block1a_58.port_b_address_width = 7,
		ram_block1a_58.port_b_data_out_clear = "clear0",
		ram_block1a_58.port_b_data_out_clock = "clock1",
		ram_block1a_58.port_b_data_width = 1,
		ram_block1a_58.port_b_first_address = 0,
		ram_block1a_58.port_b_first_bit_number = 58,
		ram_block1a_58.port_b_last_address = 99,
		ram_block1a_58.port_b_logical_ram_depth = 100,
		ram_block1a_58.port_b_logical_ram_width = 96,
		ram_block1a_58.port_b_read_enable_clock = "clock1",
		ram_block1a_58.power_up_uninitialized = "false",
		ram_block1a_58.ram_block_type = "M9K",
		ram_block1a_58.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_59
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[59]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_59portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_59.clk0_core_clock_enable = "ena0",
		ram_block1a_59.clk0_input_clock_enable = "none",
		ram_block1a_59.clk1_core_clock_enable = "ena1",
		ram_block1a_59.clk1_input_clock_enable = "none",
		ram_block1a_59.clk1_output_clock_enable = "none",
		ram_block1a_59.connectivity_checking = "OFF",
		ram_block1a_59.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_59.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_59.operation_mode = "dual_port",
		ram_block1a_59.port_a_address_width = 7,
		ram_block1a_59.port_a_data_width = 1,
		ram_block1a_59.port_a_first_address = 0,
		ram_block1a_59.port_a_first_bit_number = 59,
		ram_block1a_59.port_a_last_address = 99,
		ram_block1a_59.port_a_logical_ram_depth = 100,
		ram_block1a_59.port_a_logical_ram_width = 96,
		ram_block1a_59.port_b_address_clear = "clear0",
		ram_block1a_59.port_b_address_clock = "clock1",
		ram_block1a_59.port_b_address_width = 7,
		ram_block1a_59.port_b_data_out_clear = "clear0",
		ram_block1a_59.port_b_data_out_clock = "clock1",
		ram_block1a_59.port_b_data_width = 1,
		ram_block1a_59.port_b_first_address = 0,
		ram_block1a_59.port_b_first_bit_number = 59,
		ram_block1a_59.port_b_last_address = 99,
		ram_block1a_59.port_b_logical_ram_depth = 100,
		ram_block1a_59.port_b_logical_ram_width = 96,
		ram_block1a_59.port_b_read_enable_clock = "clock1",
		ram_block1a_59.power_up_uninitialized = "false",
		ram_block1a_59.ram_block_type = "M9K",
		ram_block1a_59.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_60
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[60]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_60portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_60.clk0_core_clock_enable = "ena0",
		ram_block1a_60.clk0_input_clock_enable = "none",
		ram_block1a_60.clk1_core_clock_enable = "ena1",
		ram_block1a_60.clk1_input_clock_enable = "none",
		ram_block1a_60.clk1_output_clock_enable = "none",
		ram_block1a_60.connectivity_checking = "OFF",
		ram_block1a_60.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_60.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_60.operation_mode = "dual_port",
		ram_block1a_60.port_a_address_width = 7,
		ram_block1a_60.port_a_data_width = 1,
		ram_block1a_60.port_a_first_address = 0,
		ram_block1a_60.port_a_first_bit_number = 60,
		ram_block1a_60.port_a_last_address = 99,
		ram_block1a_60.port_a_logical_ram_depth = 100,
		ram_block1a_60.port_a_logical_ram_width = 96,
		ram_block1a_60.port_b_address_clear = "clear0",
		ram_block1a_60.port_b_address_clock = "clock1",
		ram_block1a_60.port_b_address_width = 7,
		ram_block1a_60.port_b_data_out_clear = "clear0",
		ram_block1a_60.port_b_data_out_clock = "clock1",
		ram_block1a_60.port_b_data_width = 1,
		ram_block1a_60.port_b_first_address = 0,
		ram_block1a_60.port_b_first_bit_number = 60,
		ram_block1a_60.port_b_last_address = 99,
		ram_block1a_60.port_b_logical_ram_depth = 100,
		ram_block1a_60.port_b_logical_ram_width = 96,
		ram_block1a_60.port_b_read_enable_clock = "clock1",
		ram_block1a_60.power_up_uninitialized = "false",
		ram_block1a_60.ram_block_type = "M9K",
		ram_block1a_60.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_61
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[61]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_61portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_61.clk0_core_clock_enable = "ena0",
		ram_block1a_61.clk0_input_clock_enable = "none",
		ram_block1a_61.clk1_core_clock_enable = "ena1",
		ram_block1a_61.clk1_input_clock_enable = "none",
		ram_block1a_61.clk1_output_clock_enable = "none",
		ram_block1a_61.connectivity_checking = "OFF",
		ram_block1a_61.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_61.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_61.operation_mode = "dual_port",
		ram_block1a_61.port_a_address_width = 7,
		ram_block1a_61.port_a_data_width = 1,
		ram_block1a_61.port_a_first_address = 0,
		ram_block1a_61.port_a_first_bit_number = 61,
		ram_block1a_61.port_a_last_address = 99,
		ram_block1a_61.port_a_logical_ram_depth = 100,
		ram_block1a_61.port_a_logical_ram_width = 96,
		ram_block1a_61.port_b_address_clear = "clear0",
		ram_block1a_61.port_b_address_clock = "clock1",
		ram_block1a_61.port_b_address_width = 7,
		ram_block1a_61.port_b_data_out_clear = "clear0",
		ram_block1a_61.port_b_data_out_clock = "clock1",
		ram_block1a_61.port_b_data_width = 1,
		ram_block1a_61.port_b_first_address = 0,
		ram_block1a_61.port_b_first_bit_number = 61,
		ram_block1a_61.port_b_last_address = 99,
		ram_block1a_61.port_b_logical_ram_depth = 100,
		ram_block1a_61.port_b_logical_ram_width = 96,
		ram_block1a_61.port_b_read_enable_clock = "clock1",
		ram_block1a_61.power_up_uninitialized = "false",
		ram_block1a_61.ram_block_type = "M9K",
		ram_block1a_61.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_62
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[62]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_62portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_62.clk0_core_clock_enable = "ena0",
		ram_block1a_62.clk0_input_clock_enable = "none",
		ram_block1a_62.clk1_core_clock_enable = "ena1",
		ram_block1a_62.clk1_input_clock_enable = "none",
		ram_block1a_62.clk1_output_clock_enable = "none",
		ram_block1a_62.connectivity_checking = "OFF",
		ram_block1a_62.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_62.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_62.operation_mode = "dual_port",
		ram_block1a_62.port_a_address_width = 7,
		ram_block1a_62.port_a_data_width = 1,
		ram_block1a_62.port_a_first_address = 0,
		ram_block1a_62.port_a_first_bit_number = 62,
		ram_block1a_62.port_a_last_address = 99,
		ram_block1a_62.port_a_logical_ram_depth = 100,
		ram_block1a_62.port_a_logical_ram_width = 96,
		ram_block1a_62.port_b_address_clear = "clear0",
		ram_block1a_62.port_b_address_clock = "clock1",
		ram_block1a_62.port_b_address_width = 7,
		ram_block1a_62.port_b_data_out_clear = "clear0",
		ram_block1a_62.port_b_data_out_clock = "clock1",
		ram_block1a_62.port_b_data_width = 1,
		ram_block1a_62.port_b_first_address = 0,
		ram_block1a_62.port_b_first_bit_number = 62,
		ram_block1a_62.port_b_last_address = 99,
		ram_block1a_62.port_b_logical_ram_depth = 100,
		ram_block1a_62.port_b_logical_ram_width = 96,
		ram_block1a_62.port_b_read_enable_clock = "clock1",
		ram_block1a_62.power_up_uninitialized = "false",
		ram_block1a_62.ram_block_type = "M9K",
		ram_block1a_62.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_63
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[63]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_63portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_63.clk0_core_clock_enable = "ena0",
		ram_block1a_63.clk0_input_clock_enable = "none",
		ram_block1a_63.clk1_core_clock_enable = "ena1",
		ram_block1a_63.clk1_input_clock_enable = "none",
		ram_block1a_63.clk1_output_clock_enable = "none",
		ram_block1a_63.connectivity_checking = "OFF",
		ram_block1a_63.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_63.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_63.operation_mode = "dual_port",
		ram_block1a_63.port_a_address_width = 7,
		ram_block1a_63.port_a_data_width = 1,
		ram_block1a_63.port_a_first_address = 0,
		ram_block1a_63.port_a_first_bit_number = 63,
		ram_block1a_63.port_a_last_address = 99,
		ram_block1a_63.port_a_logical_ram_depth = 100,
		ram_block1a_63.port_a_logical_ram_width = 96,
		ram_block1a_63.port_b_address_clear = "clear0",
		ram_block1a_63.port_b_address_clock = "clock1",
		ram_block1a_63.port_b_address_width = 7,
		ram_block1a_63.port_b_data_out_clear = "clear0",
		ram_block1a_63.port_b_data_out_clock = "clock1",
		ram_block1a_63.port_b_data_width = 1,
		ram_block1a_63.port_b_first_address = 0,
		ram_block1a_63.port_b_first_bit_number = 63,
		ram_block1a_63.port_b_last_address = 99,
		ram_block1a_63.port_b_logical_ram_depth = 100,
		ram_block1a_63.port_b_logical_ram_width = 96,
		ram_block1a_63.port_b_read_enable_clock = "clock1",
		ram_block1a_63.power_up_uninitialized = "false",
		ram_block1a_63.ram_block_type = "M9K",
		ram_block1a_63.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_64
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[64]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_64portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_64.clk0_core_clock_enable = "ena0",
		ram_block1a_64.clk0_input_clock_enable = "none",
		ram_block1a_64.clk1_core_clock_enable = "ena1",
		ram_block1a_64.clk1_input_clock_enable = "none",
		ram_block1a_64.clk1_output_clock_enable = "none",
		ram_block1a_64.connectivity_checking = "OFF",
		ram_block1a_64.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_64.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_64.operation_mode = "dual_port",
		ram_block1a_64.port_a_address_width = 7,
		ram_block1a_64.port_a_data_width = 1,
		ram_block1a_64.port_a_first_address = 0,
		ram_block1a_64.port_a_first_bit_number = 64,
		ram_block1a_64.port_a_last_address = 99,
		ram_block1a_64.port_a_logical_ram_depth = 100,
		ram_block1a_64.port_a_logical_ram_width = 96,
		ram_block1a_64.port_b_address_clear = "clear0",
		ram_block1a_64.port_b_address_clock = "clock1",
		ram_block1a_64.port_b_address_width = 7,
		ram_block1a_64.port_b_data_out_clear = "clear0",
		ram_block1a_64.port_b_data_out_clock = "clock1",
		ram_block1a_64.port_b_data_width = 1,
		ram_block1a_64.port_b_first_address = 0,
		ram_block1a_64.port_b_first_bit_number = 64,
		ram_block1a_64.port_b_last_address = 99,
		ram_block1a_64.port_b_logical_ram_depth = 100,
		ram_block1a_64.port_b_logical_ram_width = 96,
		ram_block1a_64.port_b_read_enable_clock = "clock1",
		ram_block1a_64.power_up_uninitialized = "false",
		ram_block1a_64.ram_block_type = "M9K",
		ram_block1a_64.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_65
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[65]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_65portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_65.clk0_core_clock_enable = "ena0",
		ram_block1a_65.clk0_input_clock_enable = "none",
		ram_block1a_65.clk1_core_clock_enable = "ena1",
		ram_block1a_65.clk1_input_clock_enable = "none",
		ram_block1a_65.clk1_output_clock_enable = "none",
		ram_block1a_65.connectivity_checking = "OFF",
		ram_block1a_65.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_65.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_65.operation_mode = "dual_port",
		ram_block1a_65.port_a_address_width = 7,
		ram_block1a_65.port_a_data_width = 1,
		ram_block1a_65.port_a_first_address = 0,
		ram_block1a_65.port_a_first_bit_number = 65,
		ram_block1a_65.port_a_last_address = 99,
		ram_block1a_65.port_a_logical_ram_depth = 100,
		ram_block1a_65.port_a_logical_ram_width = 96,
		ram_block1a_65.port_b_address_clear = "clear0",
		ram_block1a_65.port_b_address_clock = "clock1",
		ram_block1a_65.port_b_address_width = 7,
		ram_block1a_65.port_b_data_out_clear = "clear0",
		ram_block1a_65.port_b_data_out_clock = "clock1",
		ram_block1a_65.port_b_data_width = 1,
		ram_block1a_65.port_b_first_address = 0,
		ram_block1a_65.port_b_first_bit_number = 65,
		ram_block1a_65.port_b_last_address = 99,
		ram_block1a_65.port_b_logical_ram_depth = 100,
		ram_block1a_65.port_b_logical_ram_width = 96,
		ram_block1a_65.port_b_read_enable_clock = "clock1",
		ram_block1a_65.power_up_uninitialized = "false",
		ram_block1a_65.ram_block_type = "M9K",
		ram_block1a_65.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_66
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[66]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_66portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_66.clk0_core_clock_enable = "ena0",
		ram_block1a_66.clk0_input_clock_enable = "none",
		ram_block1a_66.clk1_core_clock_enable = "ena1",
		ram_block1a_66.clk1_input_clock_enable = "none",
		ram_block1a_66.clk1_output_clock_enable = "none",
		ram_block1a_66.connectivity_checking = "OFF",
		ram_block1a_66.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_66.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_66.operation_mode = "dual_port",
		ram_block1a_66.port_a_address_width = 7,
		ram_block1a_66.port_a_data_width = 1,
		ram_block1a_66.port_a_first_address = 0,
		ram_block1a_66.port_a_first_bit_number = 66,
		ram_block1a_66.port_a_last_address = 99,
		ram_block1a_66.port_a_logical_ram_depth = 100,
		ram_block1a_66.port_a_logical_ram_width = 96,
		ram_block1a_66.port_b_address_clear = "clear0",
		ram_block1a_66.port_b_address_clock = "clock1",
		ram_block1a_66.port_b_address_width = 7,
		ram_block1a_66.port_b_data_out_clear = "clear0",
		ram_block1a_66.port_b_data_out_clock = "clock1",
		ram_block1a_66.port_b_data_width = 1,
		ram_block1a_66.port_b_first_address = 0,
		ram_block1a_66.port_b_first_bit_number = 66,
		ram_block1a_66.port_b_last_address = 99,
		ram_block1a_66.port_b_logical_ram_depth = 100,
		ram_block1a_66.port_b_logical_ram_width = 96,
		ram_block1a_66.port_b_read_enable_clock = "clock1",
		ram_block1a_66.power_up_uninitialized = "false",
		ram_block1a_66.ram_block_type = "M9K",
		ram_block1a_66.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_67
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[67]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_67portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_67.clk0_core_clock_enable = "ena0",
		ram_block1a_67.clk0_input_clock_enable = "none",
		ram_block1a_67.clk1_core_clock_enable = "ena1",
		ram_block1a_67.clk1_input_clock_enable = "none",
		ram_block1a_67.clk1_output_clock_enable = "none",
		ram_block1a_67.connectivity_checking = "OFF",
		ram_block1a_67.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_67.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_67.operation_mode = "dual_port",
		ram_block1a_67.port_a_address_width = 7,
		ram_block1a_67.port_a_data_width = 1,
		ram_block1a_67.port_a_first_address = 0,
		ram_block1a_67.port_a_first_bit_number = 67,
		ram_block1a_67.port_a_last_address = 99,
		ram_block1a_67.port_a_logical_ram_depth = 100,
		ram_block1a_67.port_a_logical_ram_width = 96,
		ram_block1a_67.port_b_address_clear = "clear0",
		ram_block1a_67.port_b_address_clock = "clock1",
		ram_block1a_67.port_b_address_width = 7,
		ram_block1a_67.port_b_data_out_clear = "clear0",
		ram_block1a_67.port_b_data_out_clock = "clock1",
		ram_block1a_67.port_b_data_width = 1,
		ram_block1a_67.port_b_first_address = 0,
		ram_block1a_67.port_b_first_bit_number = 67,
		ram_block1a_67.port_b_last_address = 99,
		ram_block1a_67.port_b_logical_ram_depth = 100,
		ram_block1a_67.port_b_logical_ram_width = 96,
		ram_block1a_67.port_b_read_enable_clock = "clock1",
		ram_block1a_67.power_up_uninitialized = "false",
		ram_block1a_67.ram_block_type = "M9K",
		ram_block1a_67.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_68
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[68]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_68portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_68.clk0_core_clock_enable = "ena0",
		ram_block1a_68.clk0_input_clock_enable = "none",
		ram_block1a_68.clk1_core_clock_enable = "ena1",
		ram_block1a_68.clk1_input_clock_enable = "none",
		ram_block1a_68.clk1_output_clock_enable = "none",
		ram_block1a_68.connectivity_checking = "OFF",
		ram_block1a_68.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_68.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_68.operation_mode = "dual_port",
		ram_block1a_68.port_a_address_width = 7,
		ram_block1a_68.port_a_data_width = 1,
		ram_block1a_68.port_a_first_address = 0,
		ram_block1a_68.port_a_first_bit_number = 68,
		ram_block1a_68.port_a_last_address = 99,
		ram_block1a_68.port_a_logical_ram_depth = 100,
		ram_block1a_68.port_a_logical_ram_width = 96,
		ram_block1a_68.port_b_address_clear = "clear0",
		ram_block1a_68.port_b_address_clock = "clock1",
		ram_block1a_68.port_b_address_width = 7,
		ram_block1a_68.port_b_data_out_clear = "clear0",
		ram_block1a_68.port_b_data_out_clock = "clock1",
		ram_block1a_68.port_b_data_width = 1,
		ram_block1a_68.port_b_first_address = 0,
		ram_block1a_68.port_b_first_bit_number = 68,
		ram_block1a_68.port_b_last_address = 99,
		ram_block1a_68.port_b_logical_ram_depth = 100,
		ram_block1a_68.port_b_logical_ram_width = 96,
		ram_block1a_68.port_b_read_enable_clock = "clock1",
		ram_block1a_68.power_up_uninitialized = "false",
		ram_block1a_68.ram_block_type = "M9K",
		ram_block1a_68.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_69
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[69]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_69portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_69.clk0_core_clock_enable = "ena0",
		ram_block1a_69.clk0_input_clock_enable = "none",
		ram_block1a_69.clk1_core_clock_enable = "ena1",
		ram_block1a_69.clk1_input_clock_enable = "none",
		ram_block1a_69.clk1_output_clock_enable = "none",
		ram_block1a_69.connectivity_checking = "OFF",
		ram_block1a_69.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_69.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_69.operation_mode = "dual_port",
		ram_block1a_69.port_a_address_width = 7,
		ram_block1a_69.port_a_data_width = 1,
		ram_block1a_69.port_a_first_address = 0,
		ram_block1a_69.port_a_first_bit_number = 69,
		ram_block1a_69.port_a_last_address = 99,
		ram_block1a_69.port_a_logical_ram_depth = 100,
		ram_block1a_69.port_a_logical_ram_width = 96,
		ram_block1a_69.port_b_address_clear = "clear0",
		ram_block1a_69.port_b_address_clock = "clock1",
		ram_block1a_69.port_b_address_width = 7,
		ram_block1a_69.port_b_data_out_clear = "clear0",
		ram_block1a_69.port_b_data_out_clock = "clock1",
		ram_block1a_69.port_b_data_width = 1,
		ram_block1a_69.port_b_first_address = 0,
		ram_block1a_69.port_b_first_bit_number = 69,
		ram_block1a_69.port_b_last_address = 99,
		ram_block1a_69.port_b_logical_ram_depth = 100,
		ram_block1a_69.port_b_logical_ram_width = 96,
		ram_block1a_69.port_b_read_enable_clock = "clock1",
		ram_block1a_69.power_up_uninitialized = "false",
		ram_block1a_69.ram_block_type = "M9K",
		ram_block1a_69.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_70
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[70]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_70portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_70.clk0_core_clock_enable = "ena0",
		ram_block1a_70.clk0_input_clock_enable = "none",
		ram_block1a_70.clk1_core_clock_enable = "ena1",
		ram_block1a_70.clk1_input_clock_enable = "none",
		ram_block1a_70.clk1_output_clock_enable = "none",
		ram_block1a_70.connectivity_checking = "OFF",
		ram_block1a_70.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_70.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_70.operation_mode = "dual_port",
		ram_block1a_70.port_a_address_width = 7,
		ram_block1a_70.port_a_data_width = 1,
		ram_block1a_70.port_a_first_address = 0,
		ram_block1a_70.port_a_first_bit_number = 70,
		ram_block1a_70.port_a_last_address = 99,
		ram_block1a_70.port_a_logical_ram_depth = 100,
		ram_block1a_70.port_a_logical_ram_width = 96,
		ram_block1a_70.port_b_address_clear = "clear0",
		ram_block1a_70.port_b_address_clock = "clock1",
		ram_block1a_70.port_b_address_width = 7,
		ram_block1a_70.port_b_data_out_clear = "clear0",
		ram_block1a_70.port_b_data_out_clock = "clock1",
		ram_block1a_70.port_b_data_width = 1,
		ram_block1a_70.port_b_first_address = 0,
		ram_block1a_70.port_b_first_bit_number = 70,
		ram_block1a_70.port_b_last_address = 99,
		ram_block1a_70.port_b_logical_ram_depth = 100,
		ram_block1a_70.port_b_logical_ram_width = 96,
		ram_block1a_70.port_b_read_enable_clock = "clock1",
		ram_block1a_70.power_up_uninitialized = "false",
		ram_block1a_70.ram_block_type = "M9K",
		ram_block1a_70.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_71
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[71]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_71portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_71.clk0_core_clock_enable = "ena0",
		ram_block1a_71.clk0_input_clock_enable = "none",
		ram_block1a_71.clk1_core_clock_enable = "ena1",
		ram_block1a_71.clk1_input_clock_enable = "none",
		ram_block1a_71.clk1_output_clock_enable = "none",
		ram_block1a_71.connectivity_checking = "OFF",
		ram_block1a_71.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_71.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_71.operation_mode = "dual_port",
		ram_block1a_71.port_a_address_width = 7,
		ram_block1a_71.port_a_data_width = 1,
		ram_block1a_71.port_a_first_address = 0,
		ram_block1a_71.port_a_first_bit_number = 71,
		ram_block1a_71.port_a_last_address = 99,
		ram_block1a_71.port_a_logical_ram_depth = 100,
		ram_block1a_71.port_a_logical_ram_width = 96,
		ram_block1a_71.port_b_address_clear = "clear0",
		ram_block1a_71.port_b_address_clock = "clock1",
		ram_block1a_71.port_b_address_width = 7,
		ram_block1a_71.port_b_data_out_clear = "clear0",
		ram_block1a_71.port_b_data_out_clock = "clock1",
		ram_block1a_71.port_b_data_width = 1,
		ram_block1a_71.port_b_first_address = 0,
		ram_block1a_71.port_b_first_bit_number = 71,
		ram_block1a_71.port_b_last_address = 99,
		ram_block1a_71.port_b_logical_ram_depth = 100,
		ram_block1a_71.port_b_logical_ram_width = 96,
		ram_block1a_71.port_b_read_enable_clock = "clock1",
		ram_block1a_71.power_up_uninitialized = "false",
		ram_block1a_71.ram_block_type = "M9K",
		ram_block1a_71.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_72
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[72]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_72portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_72.clk0_core_clock_enable = "ena0",
		ram_block1a_72.clk0_input_clock_enable = "none",
		ram_block1a_72.clk1_core_clock_enable = "ena1",
		ram_block1a_72.clk1_input_clock_enable = "none",
		ram_block1a_72.clk1_output_clock_enable = "none",
		ram_block1a_72.connectivity_checking = "OFF",
		ram_block1a_72.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_72.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_72.operation_mode = "dual_port",
		ram_block1a_72.port_a_address_width = 7,
		ram_block1a_72.port_a_data_width = 1,
		ram_block1a_72.port_a_first_address = 0,
		ram_block1a_72.port_a_first_bit_number = 72,
		ram_block1a_72.port_a_last_address = 99,
		ram_block1a_72.port_a_logical_ram_depth = 100,
		ram_block1a_72.port_a_logical_ram_width = 96,
		ram_block1a_72.port_b_address_clear = "clear0",
		ram_block1a_72.port_b_address_clock = "clock1",
		ram_block1a_72.port_b_address_width = 7,
		ram_block1a_72.port_b_data_out_clear = "clear0",
		ram_block1a_72.port_b_data_out_clock = "clock1",
		ram_block1a_72.port_b_data_width = 1,
		ram_block1a_72.port_b_first_address = 0,
		ram_block1a_72.port_b_first_bit_number = 72,
		ram_block1a_72.port_b_last_address = 99,
		ram_block1a_72.port_b_logical_ram_depth = 100,
		ram_block1a_72.port_b_logical_ram_width = 96,
		ram_block1a_72.port_b_read_enable_clock = "clock1",
		ram_block1a_72.power_up_uninitialized = "false",
		ram_block1a_72.ram_block_type = "M9K",
		ram_block1a_72.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_73
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[73]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_73portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_73.clk0_core_clock_enable = "ena0",
		ram_block1a_73.clk0_input_clock_enable = "none",
		ram_block1a_73.clk1_core_clock_enable = "ena1",
		ram_block1a_73.clk1_input_clock_enable = "none",
		ram_block1a_73.clk1_output_clock_enable = "none",
		ram_block1a_73.connectivity_checking = "OFF",
		ram_block1a_73.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_73.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_73.operation_mode = "dual_port",
		ram_block1a_73.port_a_address_width = 7,
		ram_block1a_73.port_a_data_width = 1,
		ram_block1a_73.port_a_first_address = 0,
		ram_block1a_73.port_a_first_bit_number = 73,
		ram_block1a_73.port_a_last_address = 99,
		ram_block1a_73.port_a_logical_ram_depth = 100,
		ram_block1a_73.port_a_logical_ram_width = 96,
		ram_block1a_73.port_b_address_clear = "clear0",
		ram_block1a_73.port_b_address_clock = "clock1",
		ram_block1a_73.port_b_address_width = 7,
		ram_block1a_73.port_b_data_out_clear = "clear0",
		ram_block1a_73.port_b_data_out_clock = "clock1",
		ram_block1a_73.port_b_data_width = 1,
		ram_block1a_73.port_b_first_address = 0,
		ram_block1a_73.port_b_first_bit_number = 73,
		ram_block1a_73.port_b_last_address = 99,
		ram_block1a_73.port_b_logical_ram_depth = 100,
		ram_block1a_73.port_b_logical_ram_width = 96,
		ram_block1a_73.port_b_read_enable_clock = "clock1",
		ram_block1a_73.power_up_uninitialized = "false",
		ram_block1a_73.ram_block_type = "M9K",
		ram_block1a_73.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_74
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[74]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_74portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_74.clk0_core_clock_enable = "ena0",
		ram_block1a_74.clk0_input_clock_enable = "none",
		ram_block1a_74.clk1_core_clock_enable = "ena1",
		ram_block1a_74.clk1_input_clock_enable = "none",
		ram_block1a_74.clk1_output_clock_enable = "none",
		ram_block1a_74.connectivity_checking = "OFF",
		ram_block1a_74.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_74.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_74.operation_mode = "dual_port",
		ram_block1a_74.port_a_address_width = 7,
		ram_block1a_74.port_a_data_width = 1,
		ram_block1a_74.port_a_first_address = 0,
		ram_block1a_74.port_a_first_bit_number = 74,
		ram_block1a_74.port_a_last_address = 99,
		ram_block1a_74.port_a_logical_ram_depth = 100,
		ram_block1a_74.port_a_logical_ram_width = 96,
		ram_block1a_74.port_b_address_clear = "clear0",
		ram_block1a_74.port_b_address_clock = "clock1",
		ram_block1a_74.port_b_address_width = 7,
		ram_block1a_74.port_b_data_out_clear = "clear0",
		ram_block1a_74.port_b_data_out_clock = "clock1",
		ram_block1a_74.port_b_data_width = 1,
		ram_block1a_74.port_b_first_address = 0,
		ram_block1a_74.port_b_first_bit_number = 74,
		ram_block1a_74.port_b_last_address = 99,
		ram_block1a_74.port_b_logical_ram_depth = 100,
		ram_block1a_74.port_b_logical_ram_width = 96,
		ram_block1a_74.port_b_read_enable_clock = "clock1",
		ram_block1a_74.power_up_uninitialized = "false",
		ram_block1a_74.ram_block_type = "M9K",
		ram_block1a_74.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_75
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[75]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_75portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_75.clk0_core_clock_enable = "ena0",
		ram_block1a_75.clk0_input_clock_enable = "none",
		ram_block1a_75.clk1_core_clock_enable = "ena1",
		ram_block1a_75.clk1_input_clock_enable = "none",
		ram_block1a_75.clk1_output_clock_enable = "none",
		ram_block1a_75.connectivity_checking = "OFF",
		ram_block1a_75.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_75.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_75.operation_mode = "dual_port",
		ram_block1a_75.port_a_address_width = 7,
		ram_block1a_75.port_a_data_width = 1,
		ram_block1a_75.port_a_first_address = 0,
		ram_block1a_75.port_a_first_bit_number = 75,
		ram_block1a_75.port_a_last_address = 99,
		ram_block1a_75.port_a_logical_ram_depth = 100,
		ram_block1a_75.port_a_logical_ram_width = 96,
		ram_block1a_75.port_b_address_clear = "clear0",
		ram_block1a_75.port_b_address_clock = "clock1",
		ram_block1a_75.port_b_address_width = 7,
		ram_block1a_75.port_b_data_out_clear = "clear0",
		ram_block1a_75.port_b_data_out_clock = "clock1",
		ram_block1a_75.port_b_data_width = 1,
		ram_block1a_75.port_b_first_address = 0,
		ram_block1a_75.port_b_first_bit_number = 75,
		ram_block1a_75.port_b_last_address = 99,
		ram_block1a_75.port_b_logical_ram_depth = 100,
		ram_block1a_75.port_b_logical_ram_width = 96,
		ram_block1a_75.port_b_read_enable_clock = "clock1",
		ram_block1a_75.power_up_uninitialized = "false",
		ram_block1a_75.ram_block_type = "M9K",
		ram_block1a_75.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_76
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[76]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_76portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_76.clk0_core_clock_enable = "ena0",
		ram_block1a_76.clk0_input_clock_enable = "none",
		ram_block1a_76.clk1_core_clock_enable = "ena1",
		ram_block1a_76.clk1_input_clock_enable = "none",
		ram_block1a_76.clk1_output_clock_enable = "none",
		ram_block1a_76.connectivity_checking = "OFF",
		ram_block1a_76.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_76.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_76.operation_mode = "dual_port",
		ram_block1a_76.port_a_address_width = 7,
		ram_block1a_76.port_a_data_width = 1,
		ram_block1a_76.port_a_first_address = 0,
		ram_block1a_76.port_a_first_bit_number = 76,
		ram_block1a_76.port_a_last_address = 99,
		ram_block1a_76.port_a_logical_ram_depth = 100,
		ram_block1a_76.port_a_logical_ram_width = 96,
		ram_block1a_76.port_b_address_clear = "clear0",
		ram_block1a_76.port_b_address_clock = "clock1",
		ram_block1a_76.port_b_address_width = 7,
		ram_block1a_76.port_b_data_out_clear = "clear0",
		ram_block1a_76.port_b_data_out_clock = "clock1",
		ram_block1a_76.port_b_data_width = 1,
		ram_block1a_76.port_b_first_address = 0,
		ram_block1a_76.port_b_first_bit_number = 76,
		ram_block1a_76.port_b_last_address = 99,
		ram_block1a_76.port_b_logical_ram_depth = 100,
		ram_block1a_76.port_b_logical_ram_width = 96,
		ram_block1a_76.port_b_read_enable_clock = "clock1",
		ram_block1a_76.power_up_uninitialized = "false",
		ram_block1a_76.ram_block_type = "M9K",
		ram_block1a_76.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_77
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[77]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_77portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_77.clk0_core_clock_enable = "ena0",
		ram_block1a_77.clk0_input_clock_enable = "none",
		ram_block1a_77.clk1_core_clock_enable = "ena1",
		ram_block1a_77.clk1_input_clock_enable = "none",
		ram_block1a_77.clk1_output_clock_enable = "none",
		ram_block1a_77.connectivity_checking = "OFF",
		ram_block1a_77.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_77.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_77.operation_mode = "dual_port",
		ram_block1a_77.port_a_address_width = 7,
		ram_block1a_77.port_a_data_width = 1,
		ram_block1a_77.port_a_first_address = 0,
		ram_block1a_77.port_a_first_bit_number = 77,
		ram_block1a_77.port_a_last_address = 99,
		ram_block1a_77.port_a_logical_ram_depth = 100,
		ram_block1a_77.port_a_logical_ram_width = 96,
		ram_block1a_77.port_b_address_clear = "clear0",
		ram_block1a_77.port_b_address_clock = "clock1",
		ram_block1a_77.port_b_address_width = 7,
		ram_block1a_77.port_b_data_out_clear = "clear0",
		ram_block1a_77.port_b_data_out_clock = "clock1",
		ram_block1a_77.port_b_data_width = 1,
		ram_block1a_77.port_b_first_address = 0,
		ram_block1a_77.port_b_first_bit_number = 77,
		ram_block1a_77.port_b_last_address = 99,
		ram_block1a_77.port_b_logical_ram_depth = 100,
		ram_block1a_77.port_b_logical_ram_width = 96,
		ram_block1a_77.port_b_read_enable_clock = "clock1",
		ram_block1a_77.power_up_uninitialized = "false",
		ram_block1a_77.ram_block_type = "M9K",
		ram_block1a_77.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_78
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[78]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_78portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_78.clk0_core_clock_enable = "ena0",
		ram_block1a_78.clk0_input_clock_enable = "none",
		ram_block1a_78.clk1_core_clock_enable = "ena1",
		ram_block1a_78.clk1_input_clock_enable = "none",
		ram_block1a_78.clk1_output_clock_enable = "none",
		ram_block1a_78.connectivity_checking = "OFF",
		ram_block1a_78.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_78.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_78.operation_mode = "dual_port",
		ram_block1a_78.port_a_address_width = 7,
		ram_block1a_78.port_a_data_width = 1,
		ram_block1a_78.port_a_first_address = 0,
		ram_block1a_78.port_a_first_bit_number = 78,
		ram_block1a_78.port_a_last_address = 99,
		ram_block1a_78.port_a_logical_ram_depth = 100,
		ram_block1a_78.port_a_logical_ram_width = 96,
		ram_block1a_78.port_b_address_clear = "clear0",
		ram_block1a_78.port_b_address_clock = "clock1",
		ram_block1a_78.port_b_address_width = 7,
		ram_block1a_78.port_b_data_out_clear = "clear0",
		ram_block1a_78.port_b_data_out_clock = "clock1",
		ram_block1a_78.port_b_data_width = 1,
		ram_block1a_78.port_b_first_address = 0,
		ram_block1a_78.port_b_first_bit_number = 78,
		ram_block1a_78.port_b_last_address = 99,
		ram_block1a_78.port_b_logical_ram_depth = 100,
		ram_block1a_78.port_b_logical_ram_width = 96,
		ram_block1a_78.port_b_read_enable_clock = "clock1",
		ram_block1a_78.power_up_uninitialized = "false",
		ram_block1a_78.ram_block_type = "M9K",
		ram_block1a_78.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_79
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[79]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_79portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_79.clk0_core_clock_enable = "ena0",
		ram_block1a_79.clk0_input_clock_enable = "none",
		ram_block1a_79.clk1_core_clock_enable = "ena1",
		ram_block1a_79.clk1_input_clock_enable = "none",
		ram_block1a_79.clk1_output_clock_enable = "none",
		ram_block1a_79.connectivity_checking = "OFF",
		ram_block1a_79.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_79.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_79.operation_mode = "dual_port",
		ram_block1a_79.port_a_address_width = 7,
		ram_block1a_79.port_a_data_width = 1,
		ram_block1a_79.port_a_first_address = 0,
		ram_block1a_79.port_a_first_bit_number = 79,
		ram_block1a_79.port_a_last_address = 99,
		ram_block1a_79.port_a_logical_ram_depth = 100,
		ram_block1a_79.port_a_logical_ram_width = 96,
		ram_block1a_79.port_b_address_clear = "clear0",
		ram_block1a_79.port_b_address_clock = "clock1",
		ram_block1a_79.port_b_address_width = 7,
		ram_block1a_79.port_b_data_out_clear = "clear0",
		ram_block1a_79.port_b_data_out_clock = "clock1",
		ram_block1a_79.port_b_data_width = 1,
		ram_block1a_79.port_b_first_address = 0,
		ram_block1a_79.port_b_first_bit_number = 79,
		ram_block1a_79.port_b_last_address = 99,
		ram_block1a_79.port_b_logical_ram_depth = 100,
		ram_block1a_79.port_b_logical_ram_width = 96,
		ram_block1a_79.port_b_read_enable_clock = "clock1",
		ram_block1a_79.power_up_uninitialized = "false",
		ram_block1a_79.ram_block_type = "M9K",
		ram_block1a_79.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_80
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[80]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_80portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_80.clk0_core_clock_enable = "ena0",
		ram_block1a_80.clk0_input_clock_enable = "none",
		ram_block1a_80.clk1_core_clock_enable = "ena1",
		ram_block1a_80.clk1_input_clock_enable = "none",
		ram_block1a_80.clk1_output_clock_enable = "none",
		ram_block1a_80.connectivity_checking = "OFF",
		ram_block1a_80.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_80.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_80.operation_mode = "dual_port",
		ram_block1a_80.port_a_address_width = 7,
		ram_block1a_80.port_a_data_width = 1,
		ram_block1a_80.port_a_first_address = 0,
		ram_block1a_80.port_a_first_bit_number = 80,
		ram_block1a_80.port_a_last_address = 99,
		ram_block1a_80.port_a_logical_ram_depth = 100,
		ram_block1a_80.port_a_logical_ram_width = 96,
		ram_block1a_80.port_b_address_clear = "clear0",
		ram_block1a_80.port_b_address_clock = "clock1",
		ram_block1a_80.port_b_address_width = 7,
		ram_block1a_80.port_b_data_out_clear = "clear0",
		ram_block1a_80.port_b_data_out_clock = "clock1",
		ram_block1a_80.port_b_data_width = 1,
		ram_block1a_80.port_b_first_address = 0,
		ram_block1a_80.port_b_first_bit_number = 80,
		ram_block1a_80.port_b_last_address = 99,
		ram_block1a_80.port_b_logical_ram_depth = 100,
		ram_block1a_80.port_b_logical_ram_width = 96,
		ram_block1a_80.port_b_read_enable_clock = "clock1",
		ram_block1a_80.power_up_uninitialized = "false",
		ram_block1a_80.ram_block_type = "M9K",
		ram_block1a_80.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_81
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[81]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_81portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_81.clk0_core_clock_enable = "ena0",
		ram_block1a_81.clk0_input_clock_enable = "none",
		ram_block1a_81.clk1_core_clock_enable = "ena1",
		ram_block1a_81.clk1_input_clock_enable = "none",
		ram_block1a_81.clk1_output_clock_enable = "none",
		ram_block1a_81.connectivity_checking = "OFF",
		ram_block1a_81.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_81.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_81.operation_mode = "dual_port",
		ram_block1a_81.port_a_address_width = 7,
		ram_block1a_81.port_a_data_width = 1,
		ram_block1a_81.port_a_first_address = 0,
		ram_block1a_81.port_a_first_bit_number = 81,
		ram_block1a_81.port_a_last_address = 99,
		ram_block1a_81.port_a_logical_ram_depth = 100,
		ram_block1a_81.port_a_logical_ram_width = 96,
		ram_block1a_81.port_b_address_clear = "clear0",
		ram_block1a_81.port_b_address_clock = "clock1",
		ram_block1a_81.port_b_address_width = 7,
		ram_block1a_81.port_b_data_out_clear = "clear0",
		ram_block1a_81.port_b_data_out_clock = "clock1",
		ram_block1a_81.port_b_data_width = 1,
		ram_block1a_81.port_b_first_address = 0,
		ram_block1a_81.port_b_first_bit_number = 81,
		ram_block1a_81.port_b_last_address = 99,
		ram_block1a_81.port_b_logical_ram_depth = 100,
		ram_block1a_81.port_b_logical_ram_width = 96,
		ram_block1a_81.port_b_read_enable_clock = "clock1",
		ram_block1a_81.power_up_uninitialized = "false",
		ram_block1a_81.ram_block_type = "M9K",
		ram_block1a_81.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_82
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[82]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_82portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_82.clk0_core_clock_enable = "ena0",
		ram_block1a_82.clk0_input_clock_enable = "none",
		ram_block1a_82.clk1_core_clock_enable = "ena1",
		ram_block1a_82.clk1_input_clock_enable = "none",
		ram_block1a_82.clk1_output_clock_enable = "none",
		ram_block1a_82.connectivity_checking = "OFF",
		ram_block1a_82.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_82.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_82.operation_mode = "dual_port",
		ram_block1a_82.port_a_address_width = 7,
		ram_block1a_82.port_a_data_width = 1,
		ram_block1a_82.port_a_first_address = 0,
		ram_block1a_82.port_a_first_bit_number = 82,
		ram_block1a_82.port_a_last_address = 99,
		ram_block1a_82.port_a_logical_ram_depth = 100,
		ram_block1a_82.port_a_logical_ram_width = 96,
		ram_block1a_82.port_b_address_clear = "clear0",
		ram_block1a_82.port_b_address_clock = "clock1",
		ram_block1a_82.port_b_address_width = 7,
		ram_block1a_82.port_b_data_out_clear = "clear0",
		ram_block1a_82.port_b_data_out_clock = "clock1",
		ram_block1a_82.port_b_data_width = 1,
		ram_block1a_82.port_b_first_address = 0,
		ram_block1a_82.port_b_first_bit_number = 82,
		ram_block1a_82.port_b_last_address = 99,
		ram_block1a_82.port_b_logical_ram_depth = 100,
		ram_block1a_82.port_b_logical_ram_width = 96,
		ram_block1a_82.port_b_read_enable_clock = "clock1",
		ram_block1a_82.power_up_uninitialized = "false",
		ram_block1a_82.ram_block_type = "M9K",
		ram_block1a_82.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_83
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[83]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_83portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_83.clk0_core_clock_enable = "ena0",
		ram_block1a_83.clk0_input_clock_enable = "none",
		ram_block1a_83.clk1_core_clock_enable = "ena1",
		ram_block1a_83.clk1_input_clock_enable = "none",
		ram_block1a_83.clk1_output_clock_enable = "none",
		ram_block1a_83.connectivity_checking = "OFF",
		ram_block1a_83.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_83.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_83.operation_mode = "dual_port",
		ram_block1a_83.port_a_address_width = 7,
		ram_block1a_83.port_a_data_width = 1,
		ram_block1a_83.port_a_first_address = 0,
		ram_block1a_83.port_a_first_bit_number = 83,
		ram_block1a_83.port_a_last_address = 99,
		ram_block1a_83.port_a_logical_ram_depth = 100,
		ram_block1a_83.port_a_logical_ram_width = 96,
		ram_block1a_83.port_b_address_clear = "clear0",
		ram_block1a_83.port_b_address_clock = "clock1",
		ram_block1a_83.port_b_address_width = 7,
		ram_block1a_83.port_b_data_out_clear = "clear0",
		ram_block1a_83.port_b_data_out_clock = "clock1",
		ram_block1a_83.port_b_data_width = 1,
		ram_block1a_83.port_b_first_address = 0,
		ram_block1a_83.port_b_first_bit_number = 83,
		ram_block1a_83.port_b_last_address = 99,
		ram_block1a_83.port_b_logical_ram_depth = 100,
		ram_block1a_83.port_b_logical_ram_width = 96,
		ram_block1a_83.port_b_read_enable_clock = "clock1",
		ram_block1a_83.power_up_uninitialized = "false",
		ram_block1a_83.ram_block_type = "M9K",
		ram_block1a_83.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_84
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[84]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_84portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_84.clk0_core_clock_enable = "ena0",
		ram_block1a_84.clk0_input_clock_enable = "none",
		ram_block1a_84.clk1_core_clock_enable = "ena1",
		ram_block1a_84.clk1_input_clock_enable = "none",
		ram_block1a_84.clk1_output_clock_enable = "none",
		ram_block1a_84.connectivity_checking = "OFF",
		ram_block1a_84.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_84.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_84.operation_mode = "dual_port",
		ram_block1a_84.port_a_address_width = 7,
		ram_block1a_84.port_a_data_width = 1,
		ram_block1a_84.port_a_first_address = 0,
		ram_block1a_84.port_a_first_bit_number = 84,
		ram_block1a_84.port_a_last_address = 99,
		ram_block1a_84.port_a_logical_ram_depth = 100,
		ram_block1a_84.port_a_logical_ram_width = 96,
		ram_block1a_84.port_b_address_clear = "clear0",
		ram_block1a_84.port_b_address_clock = "clock1",
		ram_block1a_84.port_b_address_width = 7,
		ram_block1a_84.port_b_data_out_clear = "clear0",
		ram_block1a_84.port_b_data_out_clock = "clock1",
		ram_block1a_84.port_b_data_width = 1,
		ram_block1a_84.port_b_first_address = 0,
		ram_block1a_84.port_b_first_bit_number = 84,
		ram_block1a_84.port_b_last_address = 99,
		ram_block1a_84.port_b_logical_ram_depth = 100,
		ram_block1a_84.port_b_logical_ram_width = 96,
		ram_block1a_84.port_b_read_enable_clock = "clock1",
		ram_block1a_84.power_up_uninitialized = "false",
		ram_block1a_84.ram_block_type = "M9K",
		ram_block1a_84.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_85
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[85]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_85portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_85.clk0_core_clock_enable = "ena0",
		ram_block1a_85.clk0_input_clock_enable = "none",
		ram_block1a_85.clk1_core_clock_enable = "ena1",
		ram_block1a_85.clk1_input_clock_enable = "none",
		ram_block1a_85.clk1_output_clock_enable = "none",
		ram_block1a_85.connectivity_checking = "OFF",
		ram_block1a_85.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_85.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_85.operation_mode = "dual_port",
		ram_block1a_85.port_a_address_width = 7,
		ram_block1a_85.port_a_data_width = 1,
		ram_block1a_85.port_a_first_address = 0,
		ram_block1a_85.port_a_first_bit_number = 85,
		ram_block1a_85.port_a_last_address = 99,
		ram_block1a_85.port_a_logical_ram_depth = 100,
		ram_block1a_85.port_a_logical_ram_width = 96,
		ram_block1a_85.port_b_address_clear = "clear0",
		ram_block1a_85.port_b_address_clock = "clock1",
		ram_block1a_85.port_b_address_width = 7,
		ram_block1a_85.port_b_data_out_clear = "clear0",
		ram_block1a_85.port_b_data_out_clock = "clock1",
		ram_block1a_85.port_b_data_width = 1,
		ram_block1a_85.port_b_first_address = 0,
		ram_block1a_85.port_b_first_bit_number = 85,
		ram_block1a_85.port_b_last_address = 99,
		ram_block1a_85.port_b_logical_ram_depth = 100,
		ram_block1a_85.port_b_logical_ram_width = 96,
		ram_block1a_85.port_b_read_enable_clock = "clock1",
		ram_block1a_85.power_up_uninitialized = "false",
		ram_block1a_85.ram_block_type = "M9K",
		ram_block1a_85.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_86
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[86]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_86portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_86.clk0_core_clock_enable = "ena0",
		ram_block1a_86.clk0_input_clock_enable = "none",
		ram_block1a_86.clk1_core_clock_enable = "ena1",
		ram_block1a_86.clk1_input_clock_enable = "none",
		ram_block1a_86.clk1_output_clock_enable = "none",
		ram_block1a_86.connectivity_checking = "OFF",
		ram_block1a_86.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_86.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_86.operation_mode = "dual_port",
		ram_block1a_86.port_a_address_width = 7,
		ram_block1a_86.port_a_data_width = 1,
		ram_block1a_86.port_a_first_address = 0,
		ram_block1a_86.port_a_first_bit_number = 86,
		ram_block1a_86.port_a_last_address = 99,
		ram_block1a_86.port_a_logical_ram_depth = 100,
		ram_block1a_86.port_a_logical_ram_width = 96,
		ram_block1a_86.port_b_address_clear = "clear0",
		ram_block1a_86.port_b_address_clock = "clock1",
		ram_block1a_86.port_b_address_width = 7,
		ram_block1a_86.port_b_data_out_clear = "clear0",
		ram_block1a_86.port_b_data_out_clock = "clock1",
		ram_block1a_86.port_b_data_width = 1,
		ram_block1a_86.port_b_first_address = 0,
		ram_block1a_86.port_b_first_bit_number = 86,
		ram_block1a_86.port_b_last_address = 99,
		ram_block1a_86.port_b_logical_ram_depth = 100,
		ram_block1a_86.port_b_logical_ram_width = 96,
		ram_block1a_86.port_b_read_enable_clock = "clock1",
		ram_block1a_86.power_up_uninitialized = "false",
		ram_block1a_86.ram_block_type = "M9K",
		ram_block1a_86.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_87
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[87]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_87portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_87.clk0_core_clock_enable = "ena0",
		ram_block1a_87.clk0_input_clock_enable = "none",
		ram_block1a_87.clk1_core_clock_enable = "ena1",
		ram_block1a_87.clk1_input_clock_enable = "none",
		ram_block1a_87.clk1_output_clock_enable = "none",
		ram_block1a_87.connectivity_checking = "OFF",
		ram_block1a_87.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_87.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_87.operation_mode = "dual_port",
		ram_block1a_87.port_a_address_width = 7,
		ram_block1a_87.port_a_data_width = 1,
		ram_block1a_87.port_a_first_address = 0,
		ram_block1a_87.port_a_first_bit_number = 87,
		ram_block1a_87.port_a_last_address = 99,
		ram_block1a_87.port_a_logical_ram_depth = 100,
		ram_block1a_87.port_a_logical_ram_width = 96,
		ram_block1a_87.port_b_address_clear = "clear0",
		ram_block1a_87.port_b_address_clock = "clock1",
		ram_block1a_87.port_b_address_width = 7,
		ram_block1a_87.port_b_data_out_clear = "clear0",
		ram_block1a_87.port_b_data_out_clock = "clock1",
		ram_block1a_87.port_b_data_width = 1,
		ram_block1a_87.port_b_first_address = 0,
		ram_block1a_87.port_b_first_bit_number = 87,
		ram_block1a_87.port_b_last_address = 99,
		ram_block1a_87.port_b_logical_ram_depth = 100,
		ram_block1a_87.port_b_logical_ram_width = 96,
		ram_block1a_87.port_b_read_enable_clock = "clock1",
		ram_block1a_87.power_up_uninitialized = "false",
		ram_block1a_87.ram_block_type = "M9K",
		ram_block1a_87.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_88
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[88]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_88portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_88.clk0_core_clock_enable = "ena0",
		ram_block1a_88.clk0_input_clock_enable = "none",
		ram_block1a_88.clk1_core_clock_enable = "ena1",
		ram_block1a_88.clk1_input_clock_enable = "none",
		ram_block1a_88.clk1_output_clock_enable = "none",
		ram_block1a_88.connectivity_checking = "OFF",
		ram_block1a_88.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_88.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_88.operation_mode = "dual_port",
		ram_block1a_88.port_a_address_width = 7,
		ram_block1a_88.port_a_data_width = 1,
		ram_block1a_88.port_a_first_address = 0,
		ram_block1a_88.port_a_first_bit_number = 88,
		ram_block1a_88.port_a_last_address = 99,
		ram_block1a_88.port_a_logical_ram_depth = 100,
		ram_block1a_88.port_a_logical_ram_width = 96,
		ram_block1a_88.port_b_address_clear = "clear0",
		ram_block1a_88.port_b_address_clock = "clock1",
		ram_block1a_88.port_b_address_width = 7,
		ram_block1a_88.port_b_data_out_clear = "clear0",
		ram_block1a_88.port_b_data_out_clock = "clock1",
		ram_block1a_88.port_b_data_width = 1,
		ram_block1a_88.port_b_first_address = 0,
		ram_block1a_88.port_b_first_bit_number = 88,
		ram_block1a_88.port_b_last_address = 99,
		ram_block1a_88.port_b_logical_ram_depth = 100,
		ram_block1a_88.port_b_logical_ram_width = 96,
		ram_block1a_88.port_b_read_enable_clock = "clock1",
		ram_block1a_88.power_up_uninitialized = "false",
		ram_block1a_88.ram_block_type = "M9K",
		ram_block1a_88.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_89
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[89]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_89portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_89.clk0_core_clock_enable = "ena0",
		ram_block1a_89.clk0_input_clock_enable = "none",
		ram_block1a_89.clk1_core_clock_enable = "ena1",
		ram_block1a_89.clk1_input_clock_enable = "none",
		ram_block1a_89.clk1_output_clock_enable = "none",
		ram_block1a_89.connectivity_checking = "OFF",
		ram_block1a_89.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_89.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_89.operation_mode = "dual_port",
		ram_block1a_89.port_a_address_width = 7,
		ram_block1a_89.port_a_data_width = 1,
		ram_block1a_89.port_a_first_address = 0,
		ram_block1a_89.port_a_first_bit_number = 89,
		ram_block1a_89.port_a_last_address = 99,
		ram_block1a_89.port_a_logical_ram_depth = 100,
		ram_block1a_89.port_a_logical_ram_width = 96,
		ram_block1a_89.port_b_address_clear = "clear0",
		ram_block1a_89.port_b_address_clock = "clock1",
		ram_block1a_89.port_b_address_width = 7,
		ram_block1a_89.port_b_data_out_clear = "clear0",
		ram_block1a_89.port_b_data_out_clock = "clock1",
		ram_block1a_89.port_b_data_width = 1,
		ram_block1a_89.port_b_first_address = 0,
		ram_block1a_89.port_b_first_bit_number = 89,
		ram_block1a_89.port_b_last_address = 99,
		ram_block1a_89.port_b_logical_ram_depth = 100,
		ram_block1a_89.port_b_logical_ram_width = 96,
		ram_block1a_89.port_b_read_enable_clock = "clock1",
		ram_block1a_89.power_up_uninitialized = "false",
		ram_block1a_89.ram_block_type = "M9K",
		ram_block1a_89.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_90
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[90]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_90portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_90.clk0_core_clock_enable = "ena0",
		ram_block1a_90.clk0_input_clock_enable = "none",
		ram_block1a_90.clk1_core_clock_enable = "ena1",
		ram_block1a_90.clk1_input_clock_enable = "none",
		ram_block1a_90.clk1_output_clock_enable = "none",
		ram_block1a_90.connectivity_checking = "OFF",
		ram_block1a_90.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_90.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_90.operation_mode = "dual_port",
		ram_block1a_90.port_a_address_width = 7,
		ram_block1a_90.port_a_data_width = 1,
		ram_block1a_90.port_a_first_address = 0,
		ram_block1a_90.port_a_first_bit_number = 90,
		ram_block1a_90.port_a_last_address = 99,
		ram_block1a_90.port_a_logical_ram_depth = 100,
		ram_block1a_90.port_a_logical_ram_width = 96,
		ram_block1a_90.port_b_address_clear = "clear0",
		ram_block1a_90.port_b_address_clock = "clock1",
		ram_block1a_90.port_b_address_width = 7,
		ram_block1a_90.port_b_data_out_clear = "clear0",
		ram_block1a_90.port_b_data_out_clock = "clock1",
		ram_block1a_90.port_b_data_width = 1,
		ram_block1a_90.port_b_first_address = 0,
		ram_block1a_90.port_b_first_bit_number = 90,
		ram_block1a_90.port_b_last_address = 99,
		ram_block1a_90.port_b_logical_ram_depth = 100,
		ram_block1a_90.port_b_logical_ram_width = 96,
		ram_block1a_90.port_b_read_enable_clock = "clock1",
		ram_block1a_90.power_up_uninitialized = "false",
		ram_block1a_90.ram_block_type = "M9K",
		ram_block1a_90.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_91
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[91]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_91portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_91.clk0_core_clock_enable = "ena0",
		ram_block1a_91.clk0_input_clock_enable = "none",
		ram_block1a_91.clk1_core_clock_enable = "ena1",
		ram_block1a_91.clk1_input_clock_enable = "none",
		ram_block1a_91.clk1_output_clock_enable = "none",
		ram_block1a_91.connectivity_checking = "OFF",
		ram_block1a_91.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_91.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_91.operation_mode = "dual_port",
		ram_block1a_91.port_a_address_width = 7,
		ram_block1a_91.port_a_data_width = 1,
		ram_block1a_91.port_a_first_address = 0,
		ram_block1a_91.port_a_first_bit_number = 91,
		ram_block1a_91.port_a_last_address = 99,
		ram_block1a_91.port_a_logical_ram_depth = 100,
		ram_block1a_91.port_a_logical_ram_width = 96,
		ram_block1a_91.port_b_address_clear = "clear0",
		ram_block1a_91.port_b_address_clock = "clock1",
		ram_block1a_91.port_b_address_width = 7,
		ram_block1a_91.port_b_data_out_clear = "clear0",
		ram_block1a_91.port_b_data_out_clock = "clock1",
		ram_block1a_91.port_b_data_width = 1,
		ram_block1a_91.port_b_first_address = 0,
		ram_block1a_91.port_b_first_bit_number = 91,
		ram_block1a_91.port_b_last_address = 99,
		ram_block1a_91.port_b_logical_ram_depth = 100,
		ram_block1a_91.port_b_logical_ram_width = 96,
		ram_block1a_91.port_b_read_enable_clock = "clock1",
		ram_block1a_91.power_up_uninitialized = "false",
		ram_block1a_91.ram_block_type = "M9K",
		ram_block1a_91.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_92
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[92]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_92portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_92.clk0_core_clock_enable = "ena0",
		ram_block1a_92.clk0_input_clock_enable = "none",
		ram_block1a_92.clk1_core_clock_enable = "ena1",
		ram_block1a_92.clk1_input_clock_enable = "none",
		ram_block1a_92.clk1_output_clock_enable = "none",
		ram_block1a_92.connectivity_checking = "OFF",
		ram_block1a_92.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_92.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_92.operation_mode = "dual_port",
		ram_block1a_92.port_a_address_width = 7,
		ram_block1a_92.port_a_data_width = 1,
		ram_block1a_92.port_a_first_address = 0,
		ram_block1a_92.port_a_first_bit_number = 92,
		ram_block1a_92.port_a_last_address = 99,
		ram_block1a_92.port_a_logical_ram_depth = 100,
		ram_block1a_92.port_a_logical_ram_width = 96,
		ram_block1a_92.port_b_address_clear = "clear0",
		ram_block1a_92.port_b_address_clock = "clock1",
		ram_block1a_92.port_b_address_width = 7,
		ram_block1a_92.port_b_data_out_clear = "clear0",
		ram_block1a_92.port_b_data_out_clock = "clock1",
		ram_block1a_92.port_b_data_width = 1,
		ram_block1a_92.port_b_first_address = 0,
		ram_block1a_92.port_b_first_bit_number = 92,
		ram_block1a_92.port_b_last_address = 99,
		ram_block1a_92.port_b_logical_ram_depth = 100,
		ram_block1a_92.port_b_logical_ram_width = 96,
		ram_block1a_92.port_b_read_enable_clock = "clock1",
		ram_block1a_92.power_up_uninitialized = "false",
		ram_block1a_92.ram_block_type = "M9K",
		ram_block1a_92.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_93
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[93]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_93portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_93.clk0_core_clock_enable = "ena0",
		ram_block1a_93.clk0_input_clock_enable = "none",
		ram_block1a_93.clk1_core_clock_enable = "ena1",
		ram_block1a_93.clk1_input_clock_enable = "none",
		ram_block1a_93.clk1_output_clock_enable = "none",
		ram_block1a_93.connectivity_checking = "OFF",
		ram_block1a_93.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_93.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_93.operation_mode = "dual_port",
		ram_block1a_93.port_a_address_width = 7,
		ram_block1a_93.port_a_data_width = 1,
		ram_block1a_93.port_a_first_address = 0,
		ram_block1a_93.port_a_first_bit_number = 93,
		ram_block1a_93.port_a_last_address = 99,
		ram_block1a_93.port_a_logical_ram_depth = 100,
		ram_block1a_93.port_a_logical_ram_width = 96,
		ram_block1a_93.port_b_address_clear = "clear0",
		ram_block1a_93.port_b_address_clock = "clock1",
		ram_block1a_93.port_b_address_width = 7,
		ram_block1a_93.port_b_data_out_clear = "clear0",
		ram_block1a_93.port_b_data_out_clock = "clock1",
		ram_block1a_93.port_b_data_width = 1,
		ram_block1a_93.port_b_first_address = 0,
		ram_block1a_93.port_b_first_bit_number = 93,
		ram_block1a_93.port_b_last_address = 99,
		ram_block1a_93.port_b_logical_ram_depth = 100,
		ram_block1a_93.port_b_logical_ram_width = 96,
		ram_block1a_93.port_b_read_enable_clock = "clock1",
		ram_block1a_93.power_up_uninitialized = "false",
		ram_block1a_93.ram_block_type = "M9K",
		ram_block1a_93.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_94
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[94]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_94portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_94.clk0_core_clock_enable = "ena0",
		ram_block1a_94.clk0_input_clock_enable = "none",
		ram_block1a_94.clk1_core_clock_enable = "ena1",
		ram_block1a_94.clk1_input_clock_enable = "none",
		ram_block1a_94.clk1_output_clock_enable = "none",
		ram_block1a_94.connectivity_checking = "OFF",
		ram_block1a_94.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_94.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_94.operation_mode = "dual_port",
		ram_block1a_94.port_a_address_width = 7,
		ram_block1a_94.port_a_data_width = 1,
		ram_block1a_94.port_a_first_address = 0,
		ram_block1a_94.port_a_first_bit_number = 94,
		ram_block1a_94.port_a_last_address = 99,
		ram_block1a_94.port_a_logical_ram_depth = 100,
		ram_block1a_94.port_a_logical_ram_width = 96,
		ram_block1a_94.port_b_address_clear = "clear0",
		ram_block1a_94.port_b_address_clock = "clock1",
		ram_block1a_94.port_b_address_width = 7,
		ram_block1a_94.port_b_data_out_clear = "clear0",
		ram_block1a_94.port_b_data_out_clock = "clock1",
		ram_block1a_94.port_b_data_width = 1,
		ram_block1a_94.port_b_first_address = 0,
		ram_block1a_94.port_b_first_bit_number = 94,
		ram_block1a_94.port_b_last_address = 99,
		ram_block1a_94.port_b_logical_ram_depth = 100,
		ram_block1a_94.port_b_logical_ram_width = 96,
		ram_block1a_94.port_b_read_enable_clock = "clock1",
		ram_block1a_94.power_up_uninitialized = "false",
		ram_block1a_94.ram_block_type = "M9K",
		ram_block1a_94.lpm_type = "cycloneiii_ram_block";
	cycloneiii_ram_block   ram_block1a_95
	( 
	.clk0(clock0),
	.clk1(clock0),
	.clr0(aclr0),
	.ena0(wren_a),
	.ena1((rden_b_store | rden_b)),
	.portaaddr({address_a_wire[6:0]}),
	.portadatain({data_a[95]}),
	.portadataout(),
	.portawe(wren_a),
	.portbaddr({address_b_wire[6:0]}),
	.portbdataout(wire_ram_block1a_95portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_95.clk0_core_clock_enable = "ena0",
		ram_block1a_95.clk0_input_clock_enable = "none",
		ram_block1a_95.clk1_core_clock_enable = "ena1",
		ram_block1a_95.clk1_input_clock_enable = "none",
		ram_block1a_95.clk1_output_clock_enable = "none",
		ram_block1a_95.connectivity_checking = "OFF",
		ram_block1a_95.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_95.mixed_port_feed_through_mode = "dont_care",
		ram_block1a_95.operation_mode = "dual_port",
		ram_block1a_95.port_a_address_width = 7,
		ram_block1a_95.port_a_data_width = 1,
		ram_block1a_95.port_a_first_address = 0,
		ram_block1a_95.port_a_first_bit_number = 95,
		ram_block1a_95.port_a_last_address = 99,
		ram_block1a_95.port_a_logical_ram_depth = 100,
		ram_block1a_95.port_a_logical_ram_width = 96,
		ram_block1a_95.port_b_address_clear = "clear0",
		ram_block1a_95.port_b_address_clock = "clock1",
		ram_block1a_95.port_b_address_width = 7,
		ram_block1a_95.port_b_data_out_clear = "clear0",
		ram_block1a_95.port_b_data_out_clock = "clock1",
		ram_block1a_95.port_b_data_width = 1,
		ram_block1a_95.port_b_first_address = 0,
		ram_block1a_95.port_b_first_bit_number = 95,
		ram_block1a_95.port_b_last_address = 99,
		ram_block1a_95.port_b_logical_ram_depth = 100,
		ram_block1a_95.port_b_logical_ram_width = 96,
		ram_block1a_95.port_b_read_enable_clock = "clock1",
		ram_block1a_95.power_up_uninitialized = "false",
		ram_block1a_95.ram_block_type = "M9K",
		ram_block1a_95.lpm_type = "cycloneiii_ram_block";
	assign
		address_a_wire = address_a,
		address_b_wire = address_b,
		q_b = {wire_ram_block1a_95portbdataout[0], wire_ram_block1a_94portbdataout[0], wire_ram_block1a_93portbdataout[0], wire_ram_block1a_92portbdataout[0], wire_ram_block1a_91portbdataout[0], wire_ram_block1a_90portbdataout[0], wire_ram_block1a_89portbdataout[0], wire_ram_block1a_88portbdataout[0], wire_ram_block1a_87portbdataout[0], wire_ram_block1a_86portbdataout[0], wire_ram_block1a_85portbdataout[0], wire_ram_block1a_84portbdataout[0], wire_ram_block1a_83portbdataout[0], wire_ram_block1a_82portbdataout[0], wire_ram_block1a_81portbdataout[0], wire_ram_block1a_80portbdataout[0], wire_ram_block1a_79portbdataout[0], wire_ram_block1a_78portbdataout[0], wire_ram_block1a_77portbdataout[0], wire_ram_block1a_76portbdataout[0], wire_ram_block1a_75portbdataout[0], wire_ram_block1a_74portbdataout[0], wire_ram_block1a_73portbdataout[0], wire_ram_block1a_72portbdataout[0], wire_ram_block1a_71portbdataout[0], wire_ram_block1a_70portbdataout[0], wire_ram_block1a_69portbdataout[0], wire_ram_block1a_68portbdataout[0], wire_ram_block1a_67portbdataout[0], wire_ram_block1a_66portbdataout[0], wire_ram_block1a_65portbdataout[0], wire_ram_block1a_64portbdataout[0], wire_ram_block1a_63portbdataout[0], wire_ram_block1a_62portbdataout[0], wire_ram_block1a_61portbdataout[0], wire_ram_block1a_60portbdataout[0], wire_ram_block1a_59portbdataout[0], wire_ram_block1a_58portbdataout[0], wire_ram_block1a_57portbdataout[0], wire_ram_block1a_56portbdataout[0], wire_ram_block1a_55portbdataout[0], wire_ram_block1a_54portbdataout[0], wire_ram_block1a_53portbdataout[0], wire_ram_block1a_52portbdataout[0], wire_ram_block1a_51portbdataout[0], wire_ram_block1a_50portbdataout[0], wire_ram_block1a_49portbdataout[0], wire_ram_block1a_48portbdataout[0], wire_ram_block1a_47portbdataout[0], wire_ram_block1a_46portbdataout[0], wire_ram_block1a_45portbdataout[0], wire_ram_block1a_44portbdataout[0], wire_ram_block1a_43portbdataout[0], wire_ram_block1a_42portbdataout[0], wire_ram_block1a_41portbdataout[0], wire_ram_block1a_40portbdataout[0], wire_ram_block1a_39portbdataout[0]
, wire_ram_block1a_38portbdataout[0], wire_ram_block1a_37portbdataout[0], wire_ram_block1a_36portbdataout[0], wire_ram_block1a_35portbdataout[0], wire_ram_block1a_34portbdataout[0], wire_ram_block1a_33portbdataout[0], wire_ram_block1a_32portbdataout[0], wire_ram_block1a_31portbdataout[0], wire_ram_block1a_30portbdataout[0], wire_ram_block1a_29portbdataout[0], wire_ram_block1a_28portbdataout[0], wire_ram_block1a_27portbdataout[0], wire_ram_block1a_26portbdataout[0], wire_ram_block1a_25portbdataout[0], wire_ram_block1a_24portbdataout[0], wire_ram_block1a_23portbdataout[0], wire_ram_block1a_22portbdataout[0], wire_ram_block1a_21portbdataout[0], wire_ram_block1a_20portbdataout[0], wire_ram_block1a_19portbdataout[0], wire_ram_block1a_18portbdataout[0], wire_ram_block1a_17portbdataout[0], wire_ram_block1a_16portbdataout[0], wire_ram_block1a_15portbdataout[0], wire_ram_block1a_14portbdataout[0], wire_ram_block1a_13portbdataout[0], wire_ram_block1a_12portbdataout[0], wire_ram_block1a_11portbdataout[0], wire_ram_block1a_10portbdataout[0], wire_ram_block1a_9portbdataout[0], wire_ram_block1a_8portbdataout[0], wire_ram_block1a_7portbdataout[0], wire_ram_block1a_6portbdataout[0], wire_ram_block1a_5portbdataout[0], wire_ram_block1a_4portbdataout[0], wire_ram_block1a_3portbdataout[0], wire_ram_block1a_2portbdataout[0], wire_ram_block1a_1portbdataout[0], wire_ram_block1a_0portbdataout[0]};
endmodule //system_devices_altsyncram
//VALID FILE


// synopsys translate_off
`timescale 1 ps / 1 ps
// synopsys translate_on
module system_devices (
	aclr,
	clock,
	data,
	rdaddress,
	rden,
	wraddress,
	wren,
	q)/* synthesis synthesis_clearbox = 1 */;

	input	  aclr;
	input	  clock;
	input	[95:0]  data;
	input	[6:0]  rdaddress;
	input	  rden;
	input	[6:0]  wraddress;
	input	  wren;
	output	[95:0]  q;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0	  aclr;
	tri1	  clock;
	tri1	  rden;
	tri0	  wren;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire [95:0] sub_wire0;
	wire [95:0] q = sub_wire0[95:0];

	system_devices_altsyncram	system_devices_altsyncram_component (
				.aclr0 (aclr),
				.address_a (wraddress),
				.clock0 (clock),
				.data_a (data),
				.rden_b (rden),
				.wren_a (wren),
				.address_b (rdaddress),
				.q_b (sub_wire0));

endmodule

// ============================================================
// CNX file retrieval info
// ============================================================
// Retrieval info: PRIVATE: ADDRESSSTALL_A NUMERIC "0"
// Retrieval info: PRIVATE: ADDRESSSTALL_B NUMERIC "0"
// Retrieval info: PRIVATE: BYTEENA_ACLR_A NUMERIC "0"
// Retrieval info: PRIVATE: BYTEENA_ACLR_B NUMERIC "0"
// Retrieval info: PRIVATE: BYTE_ENABLE_A NUMERIC "0"
// Retrieval info: PRIVATE: BYTE_ENABLE_B NUMERIC "0"
// Retrieval info: PRIVATE: BYTE_SIZE NUMERIC "8"
// Retrieval info: PRIVATE: BlankMemory NUMERIC "1"
// Retrieval info: PRIVATE: CLOCK_ENABLE_INPUT_A NUMERIC "0"
// Retrieval info: PRIVATE: CLOCK_ENABLE_INPUT_B NUMERIC "0"
// Retrieval info: PRIVATE: CLOCK_ENABLE_OUTPUT_A NUMERIC "0"
// Retrieval info: PRIVATE: CLOCK_ENABLE_OUTPUT_B NUMERIC "0"
// Retrieval info: PRIVATE: CLRdata NUMERIC "0"
// Retrieval info: PRIVATE: CLRq NUMERIC "1"
// Retrieval info: PRIVATE: CLRrdaddress NUMERIC "1"
// Retrieval info: PRIVATE: CLRrren NUMERIC "0"
// Retrieval info: PRIVATE: CLRwraddress NUMERIC "0"
// Retrieval info: PRIVATE: CLRwren NUMERIC "0"
// Retrieval info: PRIVATE: Clock NUMERIC "0"
// Retrieval info: PRIVATE: Clock_A NUMERIC "0"
// Retrieval info: PRIVATE: Clock_B NUMERIC "0"
// Retrieval info: PRIVATE: ECC NUMERIC "0"
// Retrieval info: PRIVATE: IMPLEMENT_IN_LES NUMERIC "0"
// Retrieval info: PRIVATE: INDATA_ACLR_B NUMERIC "0"
// Retrieval info: PRIVATE: INDATA_REG_B NUMERIC "0"
// Retrieval info: PRIVATE: INIT_FILE_LAYOUT STRING "PORT_B"
// Retrieval info: PRIVATE: INIT_TO_SIM_X NUMERIC "0"
// Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III"
// Retrieval info: PRIVATE: JTAG_ENABLED NUMERIC "0"
// Retrieval info: PRIVATE: JTAG_ID STRING "NONE"
// Retrieval info: PRIVATE: MAXIMUM_DEPTH NUMERIC "0"
// Retrieval info: PRIVATE: MEMSIZE NUMERIC "9600"
// Retrieval info: PRIVATE: MEM_IN_BITS NUMERIC "1"
// Retrieval info: PRIVATE: MIFfilename STRING ""
// Retrieval info: PRIVATE: OPERATION_MODE NUMERIC "2"
// Retrieval info: PRIVATE: OUTDATA_ACLR_B NUMERIC "1"
// Retrieval info: PRIVATE: OUTDATA_REG_B NUMERIC "1"
// Retrieval info: PRIVATE: RAM_BLOCK_TYPE NUMERIC "2"
// Retrieval info: PRIVATE: READ_DURING_WRITE_MODE_MIXED_PORTS NUMERIC "2"
// Retrieval info: PRIVATE: READ_DURING_WRITE_MODE_PORT_A NUMERIC "3"
// Retrieval info: PRIVATE: READ_DURING_WRITE_MODE_PORT_B NUMERIC "3"
// Retrieval info: PRIVATE: REGdata NUMERIC "1"
// Retrieval info: PRIVATE: REGq NUMERIC "1"
// Retrieval info: PRIVATE: REGrdaddress NUMERIC "1"
// Retrieval info: PRIVATE: REGrren NUMERIC "1"
// Retrieval info: PRIVATE: REGwraddress NUMERIC "1"
// Retrieval info: PRIVATE: REGwren NUMERIC "1"
// Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "1"
// Retrieval info: PRIVATE: USE_DIFF_CLKEN NUMERIC "0"
// Retrieval info: PRIVATE: UseDPRAM NUMERIC "1"
// Retrieval info: PRIVATE: VarWidth NUMERIC "0"
// Retrieval info: PRIVATE: WIDTH_READ_A NUMERIC "96"
// Retrieval info: PRIVATE: WIDTH_READ_B NUMERIC "96"
// Retrieval info: PRIVATE: WIDTH_WRITE_A NUMERIC "96"
// Retrieval info: PRIVATE: WIDTH_WRITE_B NUMERIC "96"
// Retrieval info: PRIVATE: WRADDR_ACLR_B NUMERIC "0"
// Retrieval info: PRIVATE: WRADDR_REG_B NUMERIC "0"
// Retrieval info: PRIVATE: WRCTRL_ACLR_B NUMERIC "0"
// Retrieval info: PRIVATE: enable NUMERIC "0"
// Retrieval info: PRIVATE: rden NUMERIC "1"
// Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all
// Retrieval info: CONSTANT: ADDRESS_ACLR_B STRING "CLEAR0"
// Retrieval info: CONSTANT: ADDRESS_REG_B STRING "CLOCK0"
// Retrieval info: CONSTANT: CLOCK_ENABLE_INPUT_A STRING "BYPASS"
// Retrieval info: CONSTANT: CLOCK_ENABLE_INPUT_B STRING "BYPASS"
// Retrieval info: CONSTANT: CLOCK_ENABLE_OUTPUT_B STRING "BYPASS"
// Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone III"
// Retrieval info: CONSTANT: LPM_TYPE STRING "altsyncram"
// Retrieval info: CONSTANT: NUMWORDS_A NUMERIC "100"
// Retrieval info: CONSTANT: NUMWORDS_B NUMERIC "100"
// Retrieval info: CONSTANT: OPERATION_MODE STRING "DUAL_PORT"
// Retrieval info: CONSTANT: OUTDATA_ACLR_B STRING "CLEAR0"
// Retrieval info: CONSTANT: OUTDATA_REG_B STRING "CLOCK0"
// Retrieval info: CONSTANT: POWER_UP_UNINITIALIZED STRING "FALSE"
// Retrieval info: CONSTANT: RAM_BLOCK_TYPE STRING "M9K"
// Retrieval info: CONSTANT: RDCONTROL_REG_B STRING "CLOCK0"
// Retrieval info: CONSTANT: READ_DURING_WRITE_MODE_MIXED_PORTS STRING "DONT_CARE"
// Retrieval info: CONSTANT: WIDTHAD_A NUMERIC "7"
// Retrieval info: CONSTANT: WIDTHAD_B NUMERIC "7"
// Retrieval info: CONSTANT: WIDTH_A NUMERIC "96"
// Retrieval info: CONSTANT: WIDTH_B NUMERIC "96"
// Retrieval info: CONSTANT: WIDTH_BYTEENA_A NUMERIC "1"
// Retrieval info: USED_PORT: aclr 0 0 0 0 INPUT GND "aclr"
// Retrieval info: USED_PORT: clock 0 0 0 0 INPUT VCC "clock"
// Retrieval info: USED_PORT: data 0 0 96 0 INPUT NODEFVAL "data[95..0]"
// Retrieval info: USED_PORT: q 0 0 96 0 OUTPUT NODEFVAL "q[95..0]"
// Retrieval info: USED_PORT: rdaddress 0 0 7 0 INPUT NODEFVAL "rdaddress[6..0]"
// Retrieval info: USED_PORT: rden 0 0 0 0 INPUT VCC "rden"
// Retrieval info: USED_PORT: wraddress 0 0 7 0 INPUT NODEFVAL "wraddress[6..0]"
// Retrieval info: USED_PORT: wren 0 0 0 0 INPUT GND "wren"
// Retrieval info: CONNECT: @aclr0 0 0 0 0 aclr 0 0 0 0
// Retrieval info: CONNECT: @address_a 0 0 7 0 wraddress 0 0 7 0
// Retrieval info: CONNECT: @address_b 0 0 7 0 rdaddress 0 0 7 0
// Retrieval info: CONNECT: @clock0 0 0 0 0 clock 0 0 0 0
// Retrieval info: CONNECT: @data_a 0 0 96 0 data 0 0 96 0
// Retrieval info: CONNECT: @rden_b 0 0 0 0 rden 0 0 0 0
// Retrieval info: CONNECT: @wren_a 0 0 0 0 wren 0 0 0 0
// Retrieval info: CONNECT: q 0 0 96 0 @q_b 0 0 96 0
// Retrieval info: GEN_FILE: TYPE_NORMAL system_devices.v TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL system_devices.inc FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL system_devices.cmp FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL system_devices.bsf FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL system_devices_inst.v FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL system_devices_bb.v TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL system_devices_syn.v TRUE
// Retrieval info: LIB_FILE: altera_mf
