; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16
@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1
@.str.2 = private unnamed_addr constant [17 x i8] c"__CUDA_PREC_SQRT\00", align 1

define void @triton_poi_fused__native_batch_norm_legit_no_training_7(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, i32 %6, i32 %7) local_unnamed_addr !dbg !7 {
  %9 = tail call i32 asm "mov.u32 $0, %ctaid.y;", "=r"() #4, !dbg !10
  %10 = shl i32 %9, 4, !dbg !11
  %11 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %12 = shl i32 %11, 2, !dbg !12
  %13 = and i32 %12, 12, !dbg !12
  %14 = or disjoint i32 %10, %13, !dbg !13
  %15 = icmp slt i32 %14, 1536, !dbg !14
  %16 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #4, !dbg !15
  %17 = shl i32 %16, 8, !dbg !16
  %18 = lshr i32 %11, 2, !dbg !17
  %19 = and i32 %18, 63, !dbg !17
  %20 = or disjoint i32 %19, 64, !dbg !17
  %21 = or disjoint i32 %19, 128, !dbg !17
  %22 = or disjoint i32 %19, 192, !dbg !17
  %23 = or disjoint i32 %17, %19, !dbg !18
  %24 = or disjoint i32 %17, %20, !dbg !18
  %25 = or disjoint i32 %17, %21, !dbg !18
  %26 = or disjoint i32 %17, %22, !dbg !18
  %.frozen = freeze i32 %14, !dbg !19
  %27 = sdiv i32 %.frozen, 384, !dbg !19
  %28 = mul i32 %27, 384, !dbg !20
  %.decomposed = sub i32 %.frozen, %28, !dbg !20
  %29 = mul i32 %23, 384, !dbg !21
  %30 = mul i32 %24, 384, !dbg !21
  %31 = mul i32 %25, 384, !dbg !21
  %32 = mul i32 %26, 384, !dbg !21
  %33 = mul i32 %27, 1572864, !dbg !22
  %34 = add i32 %33, %.decomposed, !dbg !23
  %35 = add i32 %34, %29, !dbg !24
  %36 = add i32 %34, %30, !dbg !24
  %37 = add i32 %34, %31, !dbg !24
  %38 = add i32 %34, %32, !dbg !24
  %39 = sext i32 %35 to i64, !dbg !25
  %40 = getelementptr float, ptr addrspace(1) %0, i64 %39, !dbg !25
  %41 = sext i32 %36 to i64, !dbg !25
  %42 = getelementptr float, ptr addrspace(1) %0, i64 %41, !dbg !25
  %43 = sext i32 %37 to i64, !dbg !25
  %44 = getelementptr float, ptr addrspace(1) %0, i64 %43, !dbg !25
  %45 = sext i32 %38 to i64, !dbg !25
  %46 = getelementptr float, ptr addrspace(1) %0, i64 %45, !dbg !25
  %47 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %40, i1 %15) #4, !dbg !26
  %48 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %42, i1 %15) #4, !dbg !26
  %49 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %44, i1 %15) #4, !dbg !26
  %50 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %46, i1 %15) #4, !dbg !26
  %51 = sext i32 %.decomposed to i64, !dbg !27
  %52 = getelementptr float, ptr addrspace(1) %1, i64 %51, !dbg !27
  %53 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %52, i1 %15) #4, !dbg !28
  %54 = getelementptr float, ptr addrspace(1) %2, i64 %51, !dbg !29
  %55 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %54, i1 %15) #4, !dbg !30
  %56 = extractvalue { i32, i32, i32, i32 } %55, 0, !dbg !30
  %57 = extractvalue { i32, i32, i32, i32 } %55, 1, !dbg !30
  %58 = extractvalue { i32, i32, i32, i32 } %55, 2, !dbg !30
  %59 = extractvalue { i32, i32, i32, i32 } %55, 3, !dbg !30
  %60 = bitcast i32 %56 to float, !dbg !30
  %61 = bitcast i32 %57 to float, !dbg !30
  %62 = bitcast i32 %58 to float, !dbg !30
  %63 = bitcast i32 %59 to float, !dbg !30
  %64 = getelementptr float, ptr addrspace(1) %3, i64 %51, !dbg !31
  %65 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %64, i1 %15) #4, !dbg !32
  %66 = getelementptr float, ptr addrspace(1) %4, i64 %51, !dbg !33
  %67 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %66, i1 %15) #4, !dbg !34
  %68 = fadd float %60, 0x3EE4F8B580000000, !dbg !35
  %69 = fadd float %61, 0x3EE4F8B580000000, !dbg !35
  %70 = fadd float %62, 0x3EE4F8B580000000, !dbg !35
  %71 = fadd float %63, 0x3EE4F8B580000000, !dbg !35
  %72 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !36
  %.not.i = icmp eq i32 %72, 0, !dbg !36
  %73 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #4, !dbg !36
  %.not1.i = icmp eq i32 %73, 0, !dbg !36
  br i1 %.not.i, label %79, label %74, !dbg !36

74:                                               ; preds = %8
  br i1 %.not1.i, label %77, label %75, !dbg !36

75:                                               ; preds = %74
  %76 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %68) #4, !dbg !36
  br label %__nv_sqrtf.exit, !dbg !36

77:                                               ; preds = %74
  %78 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %68) #4, !dbg !36
  br label %__nv_sqrtf.exit, !dbg !36

79:                                               ; preds = %8
  br i1 %.not1.i, label %82, label %80, !dbg !36

80:                                               ; preds = %79
  %81 = tail call float @llvm.nvvm.sqrt.rn.f(float %68) #4, !dbg !36
  br label %__nv_sqrtf.exit, !dbg !36

82:                                               ; preds = %79
  %83 = tail call float @llvm.nvvm.sqrt.approx.f(float %68) #4, !dbg !36
  br label %__nv_sqrtf.exit, !dbg !36

__nv_sqrtf.exit:                                  ; preds = %75, %77, %80, %82
  %.0.i = phi float [ %76, %75 ], [ %78, %77 ], [ %81, %80 ], [ %83, %82 ], !dbg !36
  %84 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !36
  %.not.i3 = icmp eq i32 %84, 0, !dbg !36
  %85 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #4, !dbg !36
  %.not1.i6 = icmp eq i32 %85, 0, !dbg !36
  br i1 %.not.i3, label %91, label %86, !dbg !36

86:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i6, label %89, label %87, !dbg !36

87:                                               ; preds = %86
  %88 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %69) #4, !dbg !36
  br label %__nv_sqrtf.exit7, !dbg !36

89:                                               ; preds = %86
  %90 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %69) #4, !dbg !36
  br label %__nv_sqrtf.exit7, !dbg !36

91:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i6, label %94, label %92, !dbg !36

92:                                               ; preds = %91
  %93 = tail call float @llvm.nvvm.sqrt.rn.f(float %69) #4, !dbg !36
  br label %__nv_sqrtf.exit7, !dbg !36

94:                                               ; preds = %91
  %95 = tail call float @llvm.nvvm.sqrt.approx.f(float %69) #4, !dbg !36
  br label %__nv_sqrtf.exit7, !dbg !36

__nv_sqrtf.exit7:                                 ; preds = %87, %89, %92, %94
  %.0.i5 = phi float [ %88, %87 ], [ %90, %89 ], [ %93, %92 ], [ %95, %94 ], !dbg !36
  %96 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !36
  %.not.i8 = icmp eq i32 %96, 0, !dbg !36
  %97 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #4, !dbg !36
  %.not1.i11 = icmp eq i32 %97, 0, !dbg !36
  br i1 %.not.i8, label %103, label %98, !dbg !36

98:                                               ; preds = %__nv_sqrtf.exit7
  br i1 %.not1.i11, label %101, label %99, !dbg !36

99:                                               ; preds = %98
  %100 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %70) #4, !dbg !36
  br label %__nv_sqrtf.exit12, !dbg !36

101:                                              ; preds = %98
  %102 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %70) #4, !dbg !36
  br label %__nv_sqrtf.exit12, !dbg !36

103:                                              ; preds = %__nv_sqrtf.exit7
  br i1 %.not1.i11, label %106, label %104, !dbg !36

104:                                              ; preds = %103
  %105 = tail call float @llvm.nvvm.sqrt.rn.f(float %70) #4, !dbg !36
  br label %__nv_sqrtf.exit12, !dbg !36

106:                                              ; preds = %103
  %107 = tail call float @llvm.nvvm.sqrt.approx.f(float %70) #4, !dbg !36
  br label %__nv_sqrtf.exit12, !dbg !36

__nv_sqrtf.exit12:                                ; preds = %99, %101, %104, %106
  %.0.i10 = phi float [ %100, %99 ], [ %102, %101 ], [ %105, %104 ], [ %107, %106 ], !dbg !36
  %108 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !36
  %.not.i13 = icmp eq i32 %108, 0, !dbg !36
  %109 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #4, !dbg !36
  %.not1.i16 = icmp eq i32 %109, 0, !dbg !36
  br i1 %.not.i13, label %115, label %110, !dbg !36

110:                                              ; preds = %__nv_sqrtf.exit12
  br i1 %.not1.i16, label %113, label %111, !dbg !36

111:                                              ; preds = %110
  %112 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %71) #4, !dbg !36
  br label %__nv_sqrtf.exit17, !dbg !36

113:                                              ; preds = %110
  %114 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %71) #4, !dbg !36
  br label %__nv_sqrtf.exit17, !dbg !36

115:                                              ; preds = %__nv_sqrtf.exit12
  br i1 %.not1.i16, label %118, label %116, !dbg !36

116:                                              ; preds = %115
  %117 = tail call float @llvm.nvvm.sqrt.rn.f(float %71) #4, !dbg !36
  br label %__nv_sqrtf.exit17, !dbg !36

118:                                              ; preds = %115
  %119 = tail call float @llvm.nvvm.sqrt.approx.f(float %71) #4, !dbg !36
  br label %__nv_sqrtf.exit17, !dbg !36

__nv_sqrtf.exit17:                                ; preds = %111, %113, %116, %118
  %.0.i15 = phi float [ %112, %111 ], [ %114, %113 ], [ %117, %116 ], [ %119, %118 ], !dbg !36
  %120 = extractvalue { i32, i32, i32, i32 } %50, 3, !dbg !26
  %121 = bitcast i32 %120 to float, !dbg !26
  %122 = extractvalue { i32, i32, i32, i32 } %53, 3, !dbg !28
  %123 = bitcast i32 %122 to float, !dbg !28
  %124 = fsub float %121, %123, !dbg !37
  %125 = extractvalue { i32, i32, i32, i32 } %50, 2, !dbg !26
  %126 = bitcast i32 %125 to float, !dbg !26
  %127 = extractvalue { i32, i32, i32, i32 } %53, 2, !dbg !28
  %128 = bitcast i32 %127 to float, !dbg !28
  %129 = fsub float %126, %128, !dbg !37
  %130 = extractvalue { i32, i32, i32, i32 } %50, 1, !dbg !26
  %131 = bitcast i32 %130 to float, !dbg !26
  %132 = extractvalue { i32, i32, i32, i32 } %53, 1, !dbg !28
  %133 = bitcast i32 %132 to float, !dbg !28
  %134 = fsub float %131, %133, !dbg !37
  %135 = extractvalue { i32, i32, i32, i32 } %50, 0, !dbg !26
  %136 = bitcast i32 %135 to float, !dbg !26
  %137 = extractvalue { i32, i32, i32, i32 } %53, 0, !dbg !28
  %138 = bitcast i32 %137 to float, !dbg !28
  %139 = fsub float %136, %138, !dbg !37
  %140 = extractvalue { i32, i32, i32, i32 } %49, 3, !dbg !26
  %141 = bitcast i32 %140 to float, !dbg !26
  %142 = fsub float %141, %123, !dbg !37
  %143 = extractvalue { i32, i32, i32, i32 } %49, 2, !dbg !26
  %144 = bitcast i32 %143 to float, !dbg !26
  %145 = fsub float %144, %128, !dbg !37
  %146 = extractvalue { i32, i32, i32, i32 } %49, 1, !dbg !26
  %147 = bitcast i32 %146 to float, !dbg !26
  %148 = fsub float %147, %133, !dbg !37
  %149 = extractvalue { i32, i32, i32, i32 } %49, 0, !dbg !26
  %150 = bitcast i32 %149 to float, !dbg !26
  %151 = fsub float %150, %138, !dbg !37
  %152 = extractvalue { i32, i32, i32, i32 } %48, 3, !dbg !26
  %153 = bitcast i32 %152 to float, !dbg !26
  %154 = fsub float %153, %123, !dbg !37
  %155 = extractvalue { i32, i32, i32, i32 } %48, 2, !dbg !26
  %156 = bitcast i32 %155 to float, !dbg !26
  %157 = fsub float %156, %128, !dbg !37
  %158 = extractvalue { i32, i32, i32, i32 } %48, 1, !dbg !26
  %159 = bitcast i32 %158 to float, !dbg !26
  %160 = fsub float %159, %133, !dbg !37
  %161 = extractvalue { i32, i32, i32, i32 } %48, 0, !dbg !26
  %162 = bitcast i32 %161 to float, !dbg !26
  %163 = fsub float %162, %138, !dbg !37
  %164 = extractvalue { i32, i32, i32, i32 } %47, 3, !dbg !26
  %165 = bitcast i32 %164 to float, !dbg !26
  %166 = fsub float %165, %123, !dbg !37
  %167 = extractvalue { i32, i32, i32, i32 } %47, 2, !dbg !26
  %168 = bitcast i32 %167 to float, !dbg !26
  %169 = fsub float %168, %128, !dbg !37
  %170 = extractvalue { i32, i32, i32, i32 } %47, 1, !dbg !26
  %171 = bitcast i32 %170 to float, !dbg !26
  %172 = fsub float %171, %133, !dbg !37
  %173 = extractvalue { i32, i32, i32, i32 } %47, 0, !dbg !26
  %174 = bitcast i32 %173 to float, !dbg !26
  %175 = fsub float %174, %138, !dbg !37
  %176 = extractvalue { i32, i32, i32, i32 } %67, 3, !dbg !34
  %177 = bitcast i32 %176 to float, !dbg !34
  %178 = extractvalue { i32, i32, i32, i32 } %67, 2, !dbg !34
  %179 = bitcast i32 %178 to float, !dbg !34
  %180 = extractvalue { i32, i32, i32, i32 } %67, 1, !dbg !34
  %181 = bitcast i32 %180 to float, !dbg !34
  %182 = extractvalue { i32, i32, i32, i32 } %67, 0, !dbg !34
  %183 = bitcast i32 %182 to float, !dbg !34
  %184 = extractvalue { i32, i32, i32, i32 } %65, 3, !dbg !32
  %185 = bitcast i32 %184 to float, !dbg !32
  %186 = extractvalue { i32, i32, i32, i32 } %65, 2, !dbg !32
  %187 = bitcast i32 %186 to float, !dbg !32
  %188 = extractvalue { i32, i32, i32, i32 } %65, 1, !dbg !32
  %189 = bitcast i32 %188 to float, !dbg !32
  %190 = extractvalue { i32, i32, i32, i32 } %65, 0, !dbg !32
  %191 = bitcast i32 %190 to float, !dbg !32
  %192 = and i32 %12, 252, !dbg !17
  %193 = or disjoint i32 %17, %192, !dbg !18
  %.lobit1 = lshr i32 %11, 6, !dbg !12
  %194 = and i32 %.lobit1, 3, !dbg !12
  %195 = or disjoint i32 %194, %10, !dbg !13
  %196 = or disjoint i32 %195, 12, !dbg !13
  %197 = icmp slt i32 %196, 1536, !dbg !14
  %198 = or disjoint i32 %195, 8, !dbg !13
  %199 = icmp slt i32 %198, 1536, !dbg !14
  %200 = or disjoint i32 %195, 4, !dbg !13
  %201 = icmp slt i32 %200, 1536, !dbg !14
  %202 = icmp slt i32 %195, 1536, !dbg !14
  %203 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i) #4, !dbg !38
  %204 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i5) #4, !dbg !38
  %205 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i10) #4, !dbg !38
  %206 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i15) #4, !dbg !38
  %207 = fmul float %175, %203, !dbg !39
  %208 = fmul float %172, %204, !dbg !39
  %209 = fmul float %169, %205, !dbg !39
  %210 = fmul float %166, %206, !dbg !39
  %211 = fmul float %163, %203, !dbg !39
  %212 = fmul float %160, %204, !dbg !39
  %213 = fmul float %157, %205, !dbg !39
  %214 = fmul float %154, %206, !dbg !39
  %215 = fmul float %151, %203, !dbg !39
  %216 = fmul float %148, %204, !dbg !39
  %217 = fmul float %145, %205, !dbg !39
  %218 = fmul float %142, %206, !dbg !39
  %219 = fmul float %139, %203, !dbg !39
  %220 = fmul float %134, %204, !dbg !39
  %221 = fmul float %129, %205, !dbg !39
  %222 = fmul float %124, %206, !dbg !39
  %223 = fmul float %207, %191, !dbg !40
  %224 = fmul float %208, %189, !dbg !40
  %225 = fmul float %209, %187, !dbg !40
  %226 = fmul float %210, %185, !dbg !40
  %227 = fmul float %211, %191, !dbg !40
  %228 = fmul float %212, %189, !dbg !40
  %229 = fmul float %213, %187, !dbg !40
  %230 = fmul float %214, %185, !dbg !40
  %231 = fmul float %215, %191, !dbg !40
  %232 = fmul float %216, %189, !dbg !40
  %233 = fmul float %217, %187, !dbg !40
  %234 = fmul float %218, %185, !dbg !40
  %235 = fmul float %219, %191, !dbg !40
  %236 = fmul float %220, %189, !dbg !40
  %237 = fmul float %221, %187, !dbg !40
  %238 = fmul float %222, %185, !dbg !40
  %239 = fadd float %223, %183, !dbg !41
  %240 = fadd float %224, %181, !dbg !41
  %241 = fadd float %225, %179, !dbg !41
  %242 = fadd float %226, %177, !dbg !41
  %243 = fadd float %227, %183, !dbg !41
  %244 = fadd float %228, %181, !dbg !41
  %245 = fadd float %229, %179, !dbg !41
  %246 = fadd float %230, %177, !dbg !41
  %247 = fadd float %231, %183, !dbg !41
  %248 = fadd float %232, %181, !dbg !41
  %249 = fadd float %233, %179, !dbg !41
  %250 = fadd float %234, %177, !dbg !41
  %251 = fadd float %235, %183, !dbg !41
  %252 = fadd float %236, %181, !dbg !41
  %253 = fadd float %237, %179, !dbg !41
  %254 = fadd float %238, %177, !dbg !41
  %255 = shl i32 %195, 12, !dbg !42
  %256 = shl i32 %200, 12, !dbg !42
  %257 = shl i32 %198, 12, !dbg !42
  %258 = shl i32 %196, 12, !dbg !42
  %259 = add i32 %193, %255, !dbg !43
  %260 = add i32 %193, %256, !dbg !43
  %261 = add i32 %193, %257, !dbg !43
  %262 = add i32 %193, %258, !dbg !43
  %263 = sext i32 %259 to i64, !dbg !44
  %264 = getelementptr float, ptr addrspace(1) %5, i64 %263, !dbg !44
  %265 = sext i32 %260 to i64, !dbg !44
  %266 = getelementptr float, ptr addrspace(1) %5, i64 %265, !dbg !44
  %267 = sext i32 %261 to i64, !dbg !44
  %268 = getelementptr float, ptr addrspace(1) %5, i64 %267, !dbg !44
  %269 = sext i32 %262 to i64, !dbg !44
  %270 = getelementptr float, ptr addrspace(1) %5, i64 %269, !dbg !44
  %271 = shl i32 %11, 10, !dbg !45
  %272 = and i32 %271, 3072, !dbg !45
  %273 = or disjoint i32 %272, %19, !dbg !45
  %274 = and i32 %12, 1020, !dbg !45
  %275 = lshr exact i32 %272, 6, !dbg !45
  %276 = getelementptr i8, ptr addrspace(3) @global_smem, i32 %275, !dbg !45
  %277 = getelementptr float, ptr addrspace(3) %276, i32 %273, !dbg !45
  %278 = bitcast float %239 to <1 x i32>, !dbg !45
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %277, <1 x i32> %278, i1 true) #4, !dbg !45
  %279 = or disjoint i32 %273, 256, !dbg !45
  %280 = lshr i32 %279, 8, !dbg !45
  %281 = getelementptr float, ptr addrspace(3) @global_smem, i32 %280, !dbg !45
  %282 = getelementptr float, ptr addrspace(3) %281, i32 %279, !dbg !45
  %283 = bitcast float %240 to <1 x i32>, !dbg !45
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %282, <1 x i32> %283, i1 true) #4, !dbg !45
  %284 = or disjoint i32 %273, 512, !dbg !45
  %285 = lshr i32 %284, 8, !dbg !45
  %286 = getelementptr float, ptr addrspace(3) @global_smem, i32 %285, !dbg !45
  %287 = getelementptr float, ptr addrspace(3) %286, i32 %284, !dbg !45
  %288 = bitcast float %241 to <1 x i32>, !dbg !45
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %287, <1 x i32> %288, i1 true) #4, !dbg !45
  %289 = or disjoint i32 %273, 768, !dbg !45
  %290 = lshr i32 %289, 8, !dbg !45
  %291 = getelementptr float, ptr addrspace(3) @global_smem, i32 %290, !dbg !45
  %292 = getelementptr float, ptr addrspace(3) %291, i32 %289, !dbg !45
  %293 = bitcast float %242 to <1 x i32>, !dbg !45
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %292, <1 x i32> %293, i1 true) #4, !dbg !45
  %294 = or disjoint i32 %273, 64, !dbg !45
  %295 = getelementptr float, ptr addrspace(3) %276, i32 %294, !dbg !45
  %296 = bitcast float %243 to <1 x i32>, !dbg !45
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %295, <1 x i32> %296, i1 true) #4, !dbg !45
  %297 = or disjoint i32 %273, 320, !dbg !45
  %298 = lshr i32 %297, 8, !dbg !45
  %299 = getelementptr float, ptr addrspace(3) @global_smem, i32 %298, !dbg !45
  %300 = getelementptr float, ptr addrspace(3) %299, i32 %297, !dbg !45
  %301 = bitcast float %244 to <1 x i32>, !dbg !45
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %300, <1 x i32> %301, i1 true) #4, !dbg !45
  %302 = or disjoint i32 %273, 576, !dbg !45
  %303 = lshr i32 %302, 8, !dbg !45
  %304 = getelementptr float, ptr addrspace(3) @global_smem, i32 %303, !dbg !45
  %305 = getelementptr float, ptr addrspace(3) %304, i32 %302, !dbg !45
  %306 = bitcast float %245 to <1 x i32>, !dbg !45
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %305, <1 x i32> %306, i1 true) #4, !dbg !45
  %307 = or disjoint i32 %273, 832, !dbg !45
  %308 = lshr i32 %307, 8, !dbg !45
  %309 = getelementptr float, ptr addrspace(3) @global_smem, i32 %308, !dbg !45
  %310 = getelementptr float, ptr addrspace(3) %309, i32 %307, !dbg !45
  %311 = bitcast float %246 to <1 x i32>, !dbg !45
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %310, <1 x i32> %311, i1 true) #4, !dbg !45
  %312 = or disjoint i32 %273, 128, !dbg !45
  %313 = getelementptr float, ptr addrspace(3) %276, i32 %312, !dbg !45
  %314 = bitcast float %247 to <1 x i32>, !dbg !45
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %313, <1 x i32> %314, i1 true) #4, !dbg !45
  %315 = or disjoint i32 %273, 384, !dbg !45
  %316 = lshr i32 %315, 8, !dbg !45
  %317 = getelementptr float, ptr addrspace(3) @global_smem, i32 %316, !dbg !45
  %318 = getelementptr float, ptr addrspace(3) %317, i32 %315, !dbg !45
  %319 = bitcast float %248 to <1 x i32>, !dbg !45
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %318, <1 x i32> %319, i1 true) #4, !dbg !45
  %320 = or disjoint i32 %273, 640, !dbg !45
  %321 = lshr i32 %320, 8, !dbg !45
  %322 = getelementptr float, ptr addrspace(3) @global_smem, i32 %321, !dbg !45
  %323 = getelementptr float, ptr addrspace(3) %322, i32 %320, !dbg !45
  %324 = bitcast float %249 to <1 x i32>, !dbg !45
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %323, <1 x i32> %324, i1 true) #4, !dbg !45
  %325 = or disjoint i32 %273, 896, !dbg !45
  %326 = lshr i32 %325, 8, !dbg !45
  %327 = getelementptr float, ptr addrspace(3) @global_smem, i32 %326, !dbg !45
  %328 = getelementptr float, ptr addrspace(3) %327, i32 %325, !dbg !45
  %329 = bitcast float %250 to <1 x i32>, !dbg !45
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %328, <1 x i32> %329, i1 true) #4, !dbg !45
  %330 = or disjoint i32 %273, 192, !dbg !45
  %331 = getelementptr float, ptr addrspace(3) %276, i32 %330, !dbg !45
  %332 = bitcast float %251 to <1 x i32>, !dbg !45
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %331, <1 x i32> %332, i1 true) #4, !dbg !45
  %333 = or disjoint i32 %273, 448, !dbg !45
  %334 = lshr i32 %333, 8, !dbg !45
  %335 = getelementptr float, ptr addrspace(3) @global_smem, i32 %334, !dbg !45
  %336 = getelementptr float, ptr addrspace(3) %335, i32 %333, !dbg !45
  %337 = bitcast float %252 to <1 x i32>, !dbg !45
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %336, <1 x i32> %337, i1 true) #4, !dbg !45
  %338 = or disjoint i32 %273, 704, !dbg !45
  %339 = lshr i32 %338, 8, !dbg !45
  %340 = getelementptr float, ptr addrspace(3) @global_smem, i32 %339, !dbg !45
  %341 = getelementptr float, ptr addrspace(3) %340, i32 %338, !dbg !45
  %342 = bitcast float %253 to <1 x i32>, !dbg !45
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %341, <1 x i32> %342, i1 true) #4, !dbg !45
  %343 = or disjoint i32 %273, 960, !dbg !45
  %344 = lshr i32 %343, 8, !dbg !45
  %345 = getelementptr float, ptr addrspace(3) @global_smem, i32 %344, !dbg !45
  %346 = getelementptr float, ptr addrspace(3) %345, i32 %343, !dbg !45
  %347 = bitcast float %254 to <1 x i32>, !dbg !45
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %346, <1 x i32> %347, i1 true) #4, !dbg !45
  tail call void @llvm.nvvm.barrier0(), !dbg !45
  %348 = lshr i32 %274, 8, !dbg !45
  %349 = or disjoint i32 %348, %274, !dbg !45
  %350 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %349, !dbg !45
  %351 = load i32, ptr addrspace(3) %350, align 4, !dbg !45
  %352 = or disjoint i32 %274, 1, !dbg !45
  %353 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %348, !dbg !45
  %354 = getelementptr inbounds float, ptr addrspace(3) %353, i32 %352, !dbg !45
  %355 = load i32, ptr addrspace(3) %354, align 4, !dbg !45
  %356 = or disjoint i32 %274, 2, !dbg !45
  %357 = getelementptr inbounds float, ptr addrspace(3) %353, i32 %356, !dbg !45
  %358 = load i32, ptr addrspace(3) %357, align 4, !dbg !45
  %359 = or disjoint i32 %274, 3, !dbg !45
  %360 = getelementptr inbounds float, ptr addrspace(3) %353, i32 %359, !dbg !45
  %361 = load i32, ptr addrspace(3) %360, align 4, !dbg !45
  %362 = or disjoint i32 %274, 1024, !dbg !45
  %363 = lshr i32 %362, 8, !dbg !45
  %364 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %363, !dbg !45
  %365 = getelementptr inbounds float, ptr addrspace(3) %364, i32 %362, !dbg !45
  %366 = load i32, ptr addrspace(3) %365, align 4, !dbg !45
  %367 = or disjoint i32 %274, 1025, !dbg !45
  %368 = lshr i32 %367, 8, !dbg !45
  %369 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %368, !dbg !45
  %370 = getelementptr inbounds float, ptr addrspace(3) %369, i32 %367, !dbg !45
  %371 = load i32, ptr addrspace(3) %370, align 4, !dbg !45
  %372 = or disjoint i32 %274, 1026, !dbg !45
  %373 = lshr i32 %372, 8, !dbg !45
  %374 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %373, !dbg !45
  %375 = getelementptr inbounds float, ptr addrspace(3) %374, i32 %372, !dbg !45
  %376 = load i32, ptr addrspace(3) %375, align 4, !dbg !45
  %377 = or disjoint i32 %274, 1027, !dbg !45
  %378 = lshr i32 %377, 8, !dbg !45
  %379 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %378, !dbg !45
  %380 = getelementptr inbounds float, ptr addrspace(3) %379, i32 %377, !dbg !45
  %381 = load i32, ptr addrspace(3) %380, align 4, !dbg !45
  %382 = or disjoint i32 %274, 2048, !dbg !45
  %383 = lshr i32 %382, 8, !dbg !45
  %384 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %383, !dbg !45
  %385 = getelementptr inbounds float, ptr addrspace(3) %384, i32 %382, !dbg !45
  %386 = load i32, ptr addrspace(3) %385, align 4, !dbg !45
  %387 = or disjoint i32 %274, 2049, !dbg !45
  %388 = lshr i32 %387, 8, !dbg !45
  %389 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %388, !dbg !45
  %390 = getelementptr inbounds float, ptr addrspace(3) %389, i32 %387, !dbg !45
  %391 = load i32, ptr addrspace(3) %390, align 4, !dbg !45
  %392 = or disjoint i32 %274, 2050, !dbg !45
  %393 = lshr i32 %392, 8, !dbg !45
  %394 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %393, !dbg !45
  %395 = getelementptr inbounds float, ptr addrspace(3) %394, i32 %392, !dbg !45
  %396 = load i32, ptr addrspace(3) %395, align 4, !dbg !45
  %397 = or disjoint i32 %274, 2051, !dbg !45
  %398 = lshr i32 %397, 8, !dbg !45
  %399 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %398, !dbg !45
  %400 = getelementptr inbounds float, ptr addrspace(3) %399, i32 %397, !dbg !45
  %401 = load i32, ptr addrspace(3) %400, align 4, !dbg !45
  %402 = or disjoint i32 %274, 3072, !dbg !45
  %403 = lshr i32 %402, 8, !dbg !45
  %404 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %403, !dbg !45
  %405 = getelementptr inbounds float, ptr addrspace(3) %404, i32 %402, !dbg !45
  %406 = load i32, ptr addrspace(3) %405, align 4, !dbg !45
  %407 = or disjoint i32 %274, 3073, !dbg !45
  %408 = lshr i32 %407, 8, !dbg !45
  %409 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %408, !dbg !45
  %410 = getelementptr inbounds float, ptr addrspace(3) %409, i32 %407, !dbg !45
  %411 = load i32, ptr addrspace(3) %410, align 4, !dbg !45
  %412 = or disjoint i32 %274, 3074, !dbg !45
  %413 = lshr i32 %412, 8, !dbg !45
  %414 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %413, !dbg !45
  %415 = getelementptr inbounds float, ptr addrspace(3) %414, i32 %412, !dbg !45
  %416 = load i32, ptr addrspace(3) %415, align 4, !dbg !45
  %417 = or disjoint i32 %274, 3075, !dbg !45
  %418 = lshr i32 %417, 8, !dbg !45
  %419 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %418, !dbg !45
  %420 = getelementptr inbounds float, ptr addrspace(3) %419, i32 %417, !dbg !45
  %421 = load i32, ptr addrspace(3) %420, align 4, !dbg !45
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %351, i32 %355, i32 %358, i32 %361, ptr addrspace(1) %264, i1 %202) #4, !dbg !45
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %366, i32 %371, i32 %376, i32 %381, ptr addrspace(1) %266, i1 %201) #4, !dbg !45
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %386, i32 %391, i32 %396, i32 %401, ptr addrspace(1) %268, i1 %199) #4, !dbg !45
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %406, i32 %411, i32 %416, i32 %421, ptr addrspace(1) %270, i1 %197) #4, !dbg !45
  ret void, !dbg !46
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #1

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.ftz.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.ftz.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.f(float) #3

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind }
attributes #2 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #3 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #4 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cinz3witx34b5tvl22bbdugotjqzpbks763jfoldmqcggfipcmaj.py", directory: "inductor_cache/in")
!4 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_7, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_7, !"reqntidx", i32 256}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused__native_batch_norm_legit_no_training_7", linkageName: "triton_poi_fused__native_batch_norm_legit_no_training_7", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 22, column: 28, scope: !7)
!11 = !DILocation(line: 22, column: 33, scope: !7)
!12 = !DILocation(line: 23, column: 44, scope: !7)
!13 = !DILocation(line: 23, column: 23, scope: !7)
!14 = !DILocation(line: 24, column: 21, scope: !7)
!15 = !DILocation(line: 25, column: 28, scope: !7)
!16 = !DILocation(line: 25, column: 33, scope: !7)
!17 = !DILocation(line: 26, column: 44, scope: !7)
!18 = !DILocation(line: 26, column: 23, scope: !7)
!19 = !DILocation(line: 30, column: 19, scope: !7)
!20 = !DILocation(line: 29, column: 19, scope: !7)
!21 = !DILocation(line: 32, column: 39, scope: !7)
!22 = !DILocation(line: 32, column: 52, scope: !7)
!23 = !DILocation(line: 32, column: 35, scope: !7)
!24 = !DILocation(line: 32, column: 44, scope: !7)
!25 = !DILocation(line: 32, column: 30, scope: !7)
!26 = !DILocation(line: 32, column: 57, scope: !7)
!27 = !DILocation(line: 33, column: 30, scope: !7)
!28 = !DILocation(line: 33, column: 35, scope: !7)
!29 = !DILocation(line: 34, column: 30, scope: !7)
!30 = !DILocation(line: 34, column: 35, scope: !7)
!31 = !DILocation(line: 35, column: 31, scope: !7)
!32 = !DILocation(line: 35, column: 36, scope: !7)
!33 = !DILocation(line: 36, column: 31, scope: !7)
!34 = !DILocation(line: 36, column: 36, scope: !7)
!35 = !DILocation(line: 39, column: 18, scope: !7)
!36 = !DILocation(line: 40, column: 26, scope: !7)
!37 = !DILocation(line: 37, column: 18, scope: !7)
!38 = !DILocation(line: 42, column: 18, scope: !7)
!39 = !DILocation(line: 45, column: 19, scope: !7)
!40 = !DILocation(line: 46, column: 20, scope: !7)
!41 = !DILocation(line: 47, column: 20, scope: !7)
!42 = !DILocation(line: 48, column: 35, scope: !7)
!43 = !DILocation(line: 48, column: 30, scope: !7)
!44 = !DILocation(line: 48, column: 25, scope: !7)
!45 = !DILocation(line: 48, column: 47, scope: !7)
!46 = !DILocation(line: 48, column: 4, scope: !7)
