

================================================================
== Vitis HLS Report for 'maxPool_CIF_0_1'
================================================================
* Date:           Mon Oct 28 10:46:40 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        maxPool_CIF_0_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  12.592 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                         |                                                              |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                 Instance                                |                            Module                            |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1_fu_536                     |maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1                     |       34|       34|  0.340 us|  0.340 us|   34|   34|       no|
        |grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556                    |maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13                    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565    |maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574  |maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603                    |maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10                    |       35|       35|  0.350 us|  0.350 us|   35|   35|       no|
        +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_155_4_VITIS_LOOP_156_5   |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_157_6_VITIS_LOOP_158_7  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    823|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    8|    1073|   4572|    -|
|Memory           |        -|    -|    1088|    272|    -|
|Multiplexer      |        -|    -|       -|   2323|    -|
|Register         |        -|    -|    1141|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    8|    3302|   7990|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    3|       3|     15|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+----+-----+------+-----+
    |                                 Instance                                |                            Module                            | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+----+-----+------+-----+
    |grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1_fu_536                     |maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1                     |        0|   0|    8|    55|    0|
    |grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565    |maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9    |        0|   0|  177|   391|    0|
    |grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603                    |maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10                    |        0|   0|  235|   202|    0|
    |grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574  |maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12  |        0|   0|  224|   558|    0|
    |grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556                    |maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13                    |        0|   0|   99|   140|    0|
    |mul_31ns_32ns_63_2_1_U69                                                 |mul_31ns_32ns_63_2_1                                          |        0|   4|  165|    50|    0|
    |mul_32ns_31ns_63_2_1_U70                                                 |mul_32ns_31ns_63_2_1                                          |        0|   4|  165|    50|    0|
    |mul_32s_32s_32_1_1_U71                                                   |mul_32s_32s_32_1_1                                            |        0|   0|    0|  1042|    0|
    |mul_32s_32s_32_1_1_U72                                                   |mul_32s_32s_32_1_1                                            |        0|   0|    0|  1042|    0|
    |mul_32s_32s_32_1_1_U73                                                   |mul_32s_32s_32_1_1                                            |        0|   0|    0|  1042|    0|
    +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                                    |                                                              |        0|   8| 1073|  4572|    0|
    +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+------------------------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory  |         Module         | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+------------------------+---------+----+----+-----+------+-----+------+-------------+
    |acc_U     |acc_RAM_2P_LUTRAM_1R1W  |        0|  64|  16|    0|    32|   32|     1|         1024|
    |buf_U     |buf_RAM_2P_LUTRAM_1R1W  |        0|  64|  16|    0|    32|   32|     1|         1024|
    |buf_1_U   |buf_RAM_2P_LUTRAM_1R1W  |        0|  64|  16|    0|    32|   32|     1|         1024|
    |buf_2_U   |buf_RAM_2P_LUTRAM_1R1W  |        0|  64|  16|    0|    32|   32|     1|         1024|
    |buf_3_U   |buf_RAM_2P_LUTRAM_1R1W  |        0|  64|  16|    0|    32|   32|     1|         1024|
    |buf_4_U   |buf_RAM_2P_LUTRAM_1R1W  |        0|  64|  16|    0|    32|   32|     1|         1024|
    |buf_5_U   |buf_RAM_2P_LUTRAM_1R1W  |        0|  64|  16|    0|    32|   32|     1|         1024|
    |buf_6_U   |buf_RAM_2P_LUTRAM_1R1W  |        0|  64|  16|    0|    32|   32|     1|         1024|
    |buf_7_U   |buf_RAM_2P_LUTRAM_1R1W  |        0|  64|  16|    0|    32|   32|     1|         1024|
    |buf_8_U   |buf_RAM_2P_LUTRAM_1R1W  |        0|  64|  16|    0|    32|   32|     1|         1024|
    |buf_9_U   |buf_RAM_2P_LUTRAM_1R1W  |        0|  64|  16|    0|    32|   32|     1|         1024|
    |buf_10_U  |buf_RAM_2P_LUTRAM_1R1W  |        0|  64|  16|    0|    32|   32|     1|         1024|
    |buf_11_U  |buf_RAM_2P_LUTRAM_1R1W  |        0|  64|  16|    0|    32|   32|     1|         1024|
    |buf_12_U  |buf_RAM_2P_LUTRAM_1R1W  |        0|  64|  16|    0|    32|   32|     1|         1024|
    |buf_13_U  |buf_RAM_2P_LUTRAM_1R1W  |        0|  64|  16|    0|    32|   32|     1|         1024|
    |buf_14_U  |buf_RAM_2P_LUTRAM_1R1W  |        0|  64|  16|    0|    32|   32|     1|         1024|
    |buf_15_U  |buf_RAM_2P_LUTRAM_1R1W  |        0|  64|  16|    0|    32|   32|     1|         1024|
    +----------+------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total     |                        |        0|1088| 272|    0|   544|  544|    17|        17408|
    +----------+------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                                     Variable Name                                    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln155_1_fu_808_p2                                                                 |         +|   0|  0|  39|          32|           1|
    |add_ln155_fu_783_p2                                                                   |         +|   0|  0|  70|          63|           1|
    |add_ln157_fu_849_p2                                                                   |         +|   0|  0|  39|          32|           1|
    |add_ln158_fu_872_p2                                                                   |         +|   0|  0|  38|          31|           1|
    |sub156_fu_750_p2                                                                      |         +|   0|  0|  39|          32|           2|
    |sub162_fu_756_p2                                                                      |         +|   0|  0|  39|          32|           2|
    |sub_fu_745_p2                                                                         |         +|   0|  0|  39|          32|           2|
    |yp_1_fu_883_p2                                                                        |         +|   0|  0|  38|          31|           1|
    |grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_out_r_TREADY  |       and|   0|  0|   2|           1|           1|
    |grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_out_r_TREADY                    |       and|   0|  0|   2|           1|           1|
    |cmp155_not29_fu_819_p2                                                                |      icmp|   0|  0|  39|          32|          32|
    |cmp155_not_mid1_fu_814_p2                                                             |      icmp|   0|  0|  39|          32|          32|
    |cmp157_not_fu_878_p2                                                                  |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln125_fu_662_p2                                                                  |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln153_fu_677_p2                                                                  |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln155_fu_778_p2                                                                  |      icmp|   0|  0|  70|          63|          63|
    |icmp_ln156_fu_795_p2                                                                  |      icmp|   0|  0|  38|          31|          31|
    |icmp_ln157_fu_844_p2                                                                  |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln158_fu_855_p2                                                                  |      icmp|   0|  0|  38|          31|          31|
    |ap_block_state1                                                                       |        or|   0|  0|   2|           1|           1|
    |select_ln155_1_fu_824_p3                                                              |    select|   0|  0|   2|           1|           1|
    |select_ln155_2_fu_832_p3                                                              |    select|   0|  0|  32|           1|          32|
    |select_ln155_fu_800_p3                                                                |    select|   0|  0|  31|           1|           1|
    |select_ln157_fu_860_p3                                                                |    select|   0|  0|  31|           1|           1|
    +--------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                                 |          |   0|  0| 823|         609|         304|
    +--------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+-----+-----------+-----+-----------+
    |            Name           | LUT | Input Size| Bits| Total Bits|
    +---------------------------+-----+-----------+-----+-----------+
    |acc_address1               |  159|         36|    5|        180|
    |acc_ce0                    |    9|          2|    1|          2|
    |acc_ce1                    |   25|          5|    1|          5|
    |acc_d1                     |   25|          5|   32|        160|
    |acc_we1                    |   25|          5|    1|          5|
    |ap_NS_fsm                  |  229|         53|    1|         53|
    |buf_10_address0            |   14|          3|    5|         15|
    |buf_10_address1            |   20|          4|    5|         20|
    |buf_10_ce0                 |   14|          3|    1|          3|
    |buf_10_ce1                 |   20|          4|    1|          4|
    |buf_10_d1                  |   20|          4|   32|        128|
    |buf_10_we1                 |   20|          4|    1|          4|
    |buf_11_address0            |   14|          3|    5|         15|
    |buf_11_address1            |   20|          4|    5|         20|
    |buf_11_ce0                 |   14|          3|    1|          3|
    |buf_11_ce1                 |   20|          4|    1|          4|
    |buf_11_d1                  |   20|          4|   32|        128|
    |buf_11_we1                 |   20|          4|    1|          4|
    |buf_12_address0            |   14|          3|    5|         15|
    |buf_12_address1            |   20|          4|    5|         20|
    |buf_12_ce0                 |   14|          3|    1|          3|
    |buf_12_ce1                 |   20|          4|    1|          4|
    |buf_12_d1                  |   20|          4|   32|        128|
    |buf_12_we1                 |   20|          4|    1|          4|
    |buf_13_address0            |   14|          3|    5|         15|
    |buf_13_address1            |   20|          4|    5|         20|
    |buf_13_ce0                 |   14|          3|    1|          3|
    |buf_13_ce1                 |   20|          4|    1|          4|
    |buf_13_d1                  |   20|          4|   32|        128|
    |buf_13_we1                 |   20|          4|    1|          4|
    |buf_14_address0            |   14|          3|    5|         15|
    |buf_14_address1            |   20|          4|    5|         20|
    |buf_14_ce0                 |   14|          3|    1|          3|
    |buf_14_ce1                 |   20|          4|    1|          4|
    |buf_14_d1                  |   20|          4|   32|        128|
    |buf_14_we1                 |   20|          4|    1|          4|
    |buf_15_address0            |   14|          3|    5|         15|
    |buf_15_address1            |   20|          4|    5|         20|
    |buf_15_ce0                 |   14|          3|    1|          3|
    |buf_15_ce1                 |   20|          4|    1|          4|
    |buf_15_d1                  |   20|          4|   32|        128|
    |buf_15_we1                 |   20|          4|    1|          4|
    |buf_1_address0             |   14|          3|    5|         15|
    |buf_1_address1             |   20|          4|    5|         20|
    |buf_1_ce0                  |   14|          3|    1|          3|
    |buf_1_ce1                  |   20|          4|    1|          4|
    |buf_1_d1                   |   20|          4|   32|        128|
    |buf_1_we1                  |   20|          4|    1|          4|
    |buf_2_address0             |   14|          3|    5|         15|
    |buf_2_address1             |   20|          4|    5|         20|
    |buf_2_ce0                  |   14|          3|    1|          3|
    |buf_2_ce1                  |   20|          4|    1|          4|
    |buf_2_d1                   |   20|          4|   32|        128|
    |buf_2_we1                  |   20|          4|    1|          4|
    |buf_3_address0             |   14|          3|    5|         15|
    |buf_3_address1             |   20|          4|    5|         20|
    |buf_3_ce0                  |   14|          3|    1|          3|
    |buf_3_ce1                  |   20|          4|    1|          4|
    |buf_3_d1                   |   20|          4|   32|        128|
    |buf_3_we1                  |   20|          4|    1|          4|
    |buf_4_address0             |   14|          3|    5|         15|
    |buf_4_address1             |   20|          4|    5|         20|
    |buf_4_ce0                  |   14|          3|    1|          3|
    |buf_4_ce1                  |   20|          4|    1|          4|
    |buf_4_d1                   |   20|          4|   32|        128|
    |buf_4_we1                  |   20|          4|    1|          4|
    |buf_5_address0             |   14|          3|    5|         15|
    |buf_5_address1             |   20|          4|    5|         20|
    |buf_5_ce0                  |   14|          3|    1|          3|
    |buf_5_ce1                  |   20|          4|    1|          4|
    |buf_5_d1                   |   20|          4|   32|        128|
    |buf_5_we1                  |   20|          4|    1|          4|
    |buf_6_address0             |   14|          3|    5|         15|
    |buf_6_address1             |   20|          4|    5|         20|
    |buf_6_ce0                  |   14|          3|    1|          3|
    |buf_6_ce1                  |   20|          4|    1|          4|
    |buf_6_d1                   |   20|          4|   32|        128|
    |buf_6_we1                  |   20|          4|    1|          4|
    |buf_7_address0             |   14|          3|    5|         15|
    |buf_7_address1             |   20|          4|    5|         20|
    |buf_7_ce0                  |   14|          3|    1|          3|
    |buf_7_ce1                  |   20|          4|    1|          4|
    |buf_7_d1                   |   20|          4|   32|        128|
    |buf_7_we1                  |   20|          4|    1|          4|
    |buf_8_address0             |   14|          3|    5|         15|
    |buf_8_address1             |   20|          4|    5|         20|
    |buf_8_ce0                  |   14|          3|    1|          3|
    |buf_8_ce1                  |   20|          4|    1|          4|
    |buf_8_d1                   |   20|          4|   32|        128|
    |buf_8_we1                  |   20|          4|    1|          4|
    |buf_9_address0             |   14|          3|    5|         15|
    |buf_9_address1             |   20|          4|    5|         20|
    |buf_9_ce0                  |   14|          3|    1|          3|
    |buf_9_ce1                  |   20|          4|    1|          4|
    |buf_9_d1                   |   20|          4|   32|        128|
    |buf_9_we1                  |   20|          4|    1|          4|
    |buf_address0               |   14|          3|    5|         15|
    |buf_address1               |   20|          4|    5|         20|
    |buf_ce0                    |   14|          3|    1|          3|
    |buf_ce1                    |   20|          4|    1|          4|
    |buf_d1                     |   20|          4|   32|        128|
    |buf_we1                    |   20|          4|    1|          4|
    |in_r_TDATA_blk_n           |    9|          2|    1|          2|
    |in_r_TREADY_int_regslice   |   20|          4|    1|          4|
    |indvar_flatten20_fu_230    |    9|          2|   63|        126|
    |indvar_flatten6_reg_514    |    9|          2|   32|         64|
    |num_img_fu_226             |    9|          2|   32|         64|
    |out_r_TDATA_blk_n          |    9|          2|    1|          2|
    |out_r_TDATA_int_regslice   |   20|          4|   64|        256|
    |out_r_TVALID_int_regslice  |   20|          4|    1|          4|
    |xp_reg_525                 |    9|          2|   31|         62|
    |yp_fu_222                  |    9|          2|   31|         62|
    +---------------------------+-----+-----------+-----+-----------+
    |Total                      | 2323|        484| 1018|       3835|
    +---------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                         Name                                         | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |IFMCH_curr                                                                            |  32|   0|   32|          0|
    |IFMDim_curr                                                                           |  32|   0|   32|          0|
    |KER_bound_reg_1000                                                                    |  32|   0|   32|          0|
    |KER_size_0_reg_942                                                                    |  32|   0|   32|          0|
    |KER_size_1_reg_995                                                                    |  32|   0|   32|          0|
    |add_ln155_reg_1045                                                                    |  63|   0|   63|          0|
    |add_ln157_reg_1073                                                                    |  32|   0|   32|          0|
    |add_ln158_reg_1083                                                                    |  31|   0|   31|          0|
    |ap_CS_fsm                                                                             |  52|   0|   52|          0|
    |cmp157_not_reg_1088                                                                   |   1|   0|    1|          0|
    |grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1_fu_536_ap_start_reg                     |   1|   0|    1|          0|
    |grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_ap_start_reg    |   1|   0|    1|          0|
    |grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_ap_start_reg                    |   1|   0|    1|          0|
    |grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_ap_start_reg  |   1|   0|    1|          0|
    |grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg                    |   1|   0|    1|          0|
    |icmp_ln153_reg_938                                                                    |   1|   0|    1|          0|
    |indvar_flatten20_fu_230                                                               |  63|   0|   63|          0|
    |indvar_flatten6_reg_514                                                               |  32|   0|   32|          0|
    |mul_ln154_1_reg_1037                                                                  |  63|   0|   63|          0|
    |mul_ln154_reg_1032                                                                    |  63|   0|   63|          0|
    |num_img_fu_226                                                                        |  32|   0|   32|          0|
    |pool_out_bound_reg_968                                                                |  31|   0|   31|          0|
    |select_ln155_1_reg_1055                                                               |   1|   0|    1|          0|
    |select_ln155_2_reg_1060                                                               |  32|   0|   32|          0|
    |select_ln155_reg_1050                                                                 |  31|   0|   31|          0|
    |sub156_reg_1011                                                                       |  32|   0|   32|          0|
    |sub162_reg_1017                                                                       |  32|   0|   32|          0|
    |sub_reg_1005                                                                          |  32|   0|   32|          0|
    |tmp_3_reg_1022                                                                        |  32|   0|   33|          1|
    |tmp_5_reg_1027                                                                        |  31|   0|   32|          1|
    |trunc_ln158_reg_1078                                                                  |   4|   0|    4|          0|
    |valIn_data_1_reg_907                                                                  |  32|   0|   32|          0|
    |valIn_data_2_reg_913                                                                  |  32|   0|   32|          0|
    |valIn_data_3_reg_919                                                                  |  32|   0|   32|          0|
    |valIn_data_4_reg_924                                                                  |  32|   0|   32|          0|
    |valIn_data_5_reg_930                                                                  |  32|   0|   32|          0|
    |valIn_data_reg_901                                                                    |  32|   0|   32|          0|
    |xp_reg_525                                                                            |  31|   0|   31|          0|
    |yp_fu_222                                                                             |  31|   0|   31|          0|
    |zext_ln156_reg_1065                                                                   |  31|   0|   32|          1|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                 |1141|   0| 1144|          3|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+--------------+-----------------+--------------+
|   RTL Ports  | Dir | Bits|   Protocol   |  Source Object  |    C Type    |
+--------------+-----+-----+--------------+-----------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_none|  maxPool_CIF_0_1|  return value|
|ap_rst_n      |   in|    1|  ap_ctrl_none|  maxPool_CIF_0_1|  return value|
|in_r_TDATA    |   in|   64|          axis|             in_r|       pointer|
|in_r_TVALID   |   in|    1|          axis|             in_r|       pointer|
|in_r_TREADY   |  out|    1|          axis|             in_r|       pointer|
|out_r_TDATA   |  out|   64|          axis|            out_r|       pointer|
|out_r_TVALID  |  out|    1|          axis|            out_r|       pointer|
|out_r_TREADY  |   in|    1|          axis|            out_r|       pointer|
+--------------+-----+-----+--------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 52
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 45 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 52 
45 --> 46 
46 --> 47 52 
47 --> 48 51 
48 --> 49 
49 --> 50 
50 --> 47 
51 --> 46 
52 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 53 [1/1] (2.32ns)   --->   "%buf = alloca i64 1" [maxPool_1.cpp:135]   --->   Operation 53 'alloca' 'buf' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 54 [1/1] (2.32ns)   --->   "%buf_1 = alloca i64 1" [maxPool_1.cpp:135]   --->   Operation 54 'alloca' 'buf_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 55 [1/1] (2.32ns)   --->   "%buf_2 = alloca i64 1" [maxPool_1.cpp:135]   --->   Operation 55 'alloca' 'buf_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 56 [1/1] (2.32ns)   --->   "%buf_3 = alloca i64 1" [maxPool_1.cpp:135]   --->   Operation 56 'alloca' 'buf_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 57 [1/1] (2.32ns)   --->   "%buf_4 = alloca i64 1" [maxPool_1.cpp:135]   --->   Operation 57 'alloca' 'buf_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 58 [1/1] (2.32ns)   --->   "%buf_5 = alloca i64 1" [maxPool_1.cpp:135]   --->   Operation 58 'alloca' 'buf_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 59 [1/1] (2.32ns)   --->   "%buf_6 = alloca i64 1" [maxPool_1.cpp:135]   --->   Operation 59 'alloca' 'buf_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 60 [1/1] (2.32ns)   --->   "%buf_7 = alloca i64 1" [maxPool_1.cpp:135]   --->   Operation 60 'alloca' 'buf_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 61 [1/1] (2.32ns)   --->   "%buf_8 = alloca i64 1" [maxPool_1.cpp:135]   --->   Operation 61 'alloca' 'buf_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 62 [1/1] (2.32ns)   --->   "%buf_9 = alloca i64 1" [maxPool_1.cpp:135]   --->   Operation 62 'alloca' 'buf_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 63 [1/1] (2.32ns)   --->   "%buf_10 = alloca i64 1" [maxPool_1.cpp:135]   --->   Operation 63 'alloca' 'buf_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 64 [1/1] (2.32ns)   --->   "%buf_11 = alloca i64 1" [maxPool_1.cpp:135]   --->   Operation 64 'alloca' 'buf_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 65 [1/1] (2.32ns)   --->   "%buf_12 = alloca i64 1" [maxPool_1.cpp:135]   --->   Operation 65 'alloca' 'buf_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 66 [1/1] (2.32ns)   --->   "%buf_13 = alloca i64 1" [maxPool_1.cpp:135]   --->   Operation 66 'alloca' 'buf_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 67 [1/1] (2.32ns)   --->   "%buf_14 = alloca i64 1" [maxPool_1.cpp:135]   --->   Operation 67 'alloca' 'buf_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 68 [1/1] (2.32ns)   --->   "%buf_15 = alloca i64 1" [maxPool_1.cpp:135]   --->   Operation 68 'alloca' 'buf_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 69 [1/1] (2.32ns)   --->   "%acc = alloca i64 1" [maxPool_1.cpp:137]   --->   Operation 69 'alloca' 'acc' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 70 [1/1] (1.00ns)   --->   "%in_r_read = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r" [maxPool_1.cpp:86]   --->   Operation 70 'read' 'in_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%valIn_data = trunc i64 %in_r_read" [maxPool_1.cpp:86]   --->   Operation 71 'trunc' 'valIn_data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [2/2] (1.00ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %in_r_read" [maxPool_1.cpp:88]   --->   Operation 72 'write' 'write_ln88' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 2 <SV = 1> <Delay = 2.00>
ST_2 : Operation 73 [1/2] (1.00ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %in_r_read" [maxPool_1.cpp:88]   --->   Operation 73 'write' 'write_ln88' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 74 [1/1] (1.00ns)   --->   "%in_r_read_1 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r" [maxPool_1.cpp:90]   --->   Operation 74 'read' 'in_r_read_1' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%valIn_data_1 = trunc i64 %in_r_read_1" [maxPool_1.cpp:90]   --->   Operation 75 'trunc' 'valIn_data_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [2/2] (1.00ns)   --->   "%write_ln92 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %in_r_read_1" [maxPool_1.cpp:92]   --->   Operation 76 'write' 'write_ln92' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 2.00>
ST_3 : Operation 77 [1/2] (1.00ns)   --->   "%write_ln92 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %in_r_read_1" [maxPool_1.cpp:92]   --->   Operation 77 'write' 'write_ln92' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 78 [1/1] (1.00ns)   --->   "%in_r_read_2 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r" [maxPool_1.cpp:94]   --->   Operation 78 'read' 'in_r_read_2' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%valIn_data_2 = trunc i64 %in_r_read_2" [maxPool_1.cpp:94]   --->   Operation 79 'trunc' 'valIn_data_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [2/2] (1.00ns)   --->   "%write_ln96 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %in_r_read_2" [maxPool_1.cpp:96]   --->   Operation 80 'write' 'write_ln96' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 4 <SV = 3> <Delay = 2.00>
ST_4 : Operation 81 [1/2] (1.00ns)   --->   "%write_ln96 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %in_r_read_2" [maxPool_1.cpp:96]   --->   Operation 81 'write' 'write_ln96' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 82 [1/1] (1.00ns)   --->   "%in_r_read_3 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r" [maxPool_1.cpp:98]   --->   Operation 82 'read' 'in_r_read_3' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%valIn_data_3 = trunc i64 %in_r_read_3" [maxPool_1.cpp:98]   --->   Operation 83 'trunc' 'valIn_data_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [2/2] (1.00ns)   --->   "%write_ln100 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %in_r_read_3" [maxPool_1.cpp:100]   --->   Operation 84 'write' 'write_ln100' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 5 <SV = 4> <Delay = 2.00>
ST_5 : Operation 85 [1/2] (1.00ns)   --->   "%write_ln100 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %in_r_read_3" [maxPool_1.cpp:100]   --->   Operation 85 'write' 'write_ln100' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 86 [1/1] (1.00ns)   --->   "%in_r_read_4 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r" [maxPool_1.cpp:102]   --->   Operation 86 'read' 'in_r_read_4' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 87 [2/2] (1.00ns)   --->   "%write_ln104 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %in_r_read_4" [maxPool_1.cpp:104]   --->   Operation 87 'write' 'write_ln104' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 6 <SV = 5> <Delay = 2.00>
ST_6 : Operation 88 [1/2] (1.00ns)   --->   "%write_ln104 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %in_r_read_4" [maxPool_1.cpp:104]   --->   Operation 88 'write' 'write_ln104' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 89 [1/1] (1.00ns)   --->   "%in_r_read_5 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r" [maxPool_1.cpp:106]   --->   Operation 89 'read' 'in_r_read_5' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%valIn_data_4 = trunc i64 %in_r_read_5" [maxPool_1.cpp:106]   --->   Operation 90 'trunc' 'valIn_data_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [2/2] (1.00ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %in_r_read_5" [maxPool_1.cpp:108]   --->   Operation 91 'write' 'write_ln108' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 7 <SV = 6> <Delay = 2.00>
ST_7 : Operation 92 [1/2] (1.00ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %in_r_read_5" [maxPool_1.cpp:108]   --->   Operation 92 'write' 'write_ln108' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 93 [1/1] (1.00ns)   --->   "%in_r_read_6 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r" [maxPool_1.cpp:110]   --->   Operation 93 'read' 'in_r_read_6' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%valIn_data_5 = trunc i64 %in_r_read_6" [maxPool_1.cpp:110]   --->   Operation 94 'trunc' 'valIn_data_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [2/2] (1.00ns)   --->   "%write_ln112 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %in_r_read_6" [maxPool_1.cpp:112]   --->   Operation 95 'write' 'write_ln112' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 8 <SV = 7> <Delay = 2.00>
ST_8 : Operation 96 [1/2] (1.00ns)   --->   "%write_ln112 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %in_r_read_6" [maxPool_1.cpp:112]   --->   Operation 96 'write' 'write_ln112' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 97 [1/1] (1.00ns)   --->   "%in_r_read_7 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r" [maxPool_1.cpp:114]   --->   Operation 97 'read' 'in_r_read_7' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 98 [2/2] (1.00ns)   --->   "%write_ln116 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %in_r_read_7" [maxPool_1.cpp:116]   --->   Operation 98 'write' 'write_ln116' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 9 <SV = 8> <Delay = 2.55>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%spectopmodule_ln77 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5" [maxPool_1.cpp:77]   --->   Operation 99 'spectopmodule' 'spectopmodule_ln77' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln77 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0" [maxPool_1.cpp:77]   --->   Operation 100 'specinterface' 'specinterface_ln77' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_r, void @empty_2, i32 1, i32 1, void @empty_3, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %in_r"   --->   Operation 102 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_2, i32 1, i32 1, void @empty_3, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %out_r"   --->   Operation 104 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 105 [1/2] (1.00ns)   --->   "%write_ln116 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %in_r_read_7" [maxPool_1.cpp:116]   --->   Operation 105 'write' 'write_ln116' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 106 [1/1] (2.55ns)   --->   "%icmp_ln125 = icmp_eq  i32 %valIn_data, i32 1" [maxPool_1.cpp:125]   --->   Operation 106 'icmp' 'icmp_ln125' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln125 = br i1 %icmp_ln125, void %if.end, void %if.then" [maxPool_1.cpp:125]   --->   Operation 107 'br' 'br_ln125' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%store_ln127 = store i32 %valIn_data_4, i32 %IFMCH_curr" [maxPool_1.cpp:127]   --->   Operation 108 'store' 'store_ln127' <Predicate = (icmp_ln125)> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%store_ln128 = store i32 %valIn_data_5, i32 %IFMDim_curr" [maxPool_1.cpp:128]   --->   Operation 109 'store' 'store_ln128' <Predicate = (icmp_ln125)> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln130 = br void %if.end" [maxPool_1.cpp:130]   --->   Operation 110 'br' 'br_ln130' <Predicate = (icmp_ln125)> <Delay = 0.00>
ST_9 : Operation 111 [2/2] (0.00ns)   --->   "%call_ln0 = call void @maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1, i32 %buf_15, i32 %buf_14, i32 %buf_13, i32 %buf_12, i32 %buf_11, i32 %buf_10, i32 %buf_9, i32 %buf_8, i32 %buf_7, i32 %buf_6, i32 %buf_5, i32 %buf_4, i32 %buf_3, i32 %buf_2, i32 %buf_1, i32 %buf"   --->   Operation 111 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%acc_addr = getelementptr i32 %acc, i64 0, i64 0" [maxPool_1.cpp:148]   --->   Operation 112 'getelementptr' 'acc_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (2.32ns)   --->   "%store_ln148 = store i32 4293967297, i5 %acc_addr" [maxPool_1.cpp:148]   --->   Operation 113 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 114 [1/1] (2.55ns)   --->   "%icmp_ln153 = icmp_eq  i32 %valIn_data, i32 0" [maxPool_1.cpp:153]   --->   Operation 114 'icmp' 'icmp_ln153' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 115 [1/2] (0.00ns)   --->   "%call_ln0 = call void @maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1, i32 %buf_15, i32 %buf_14, i32 %buf_13, i32 %buf_12, i32 %buf_11, i32 %buf_10, i32 %buf_9, i32 %buf_8, i32 %buf_7, i32 %buf_6, i32 %buf_5, i32 %buf_4, i32 %buf_3, i32 %buf_2, i32 %buf_1, i32 %buf"   --->   Operation 115 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%acc_addr_1 = getelementptr i32 %acc, i64 0, i64 1" [maxPool_1.cpp:148]   --->   Operation 116 'getelementptr' 'acc_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (2.32ns)   --->   "%store_ln148 = store i32 4293967297, i5 %acc_addr_1" [maxPool_1.cpp:148]   --->   Operation 117 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 11 <SV = 10> <Delay = 2.32>
ST_11 : Operation 118 [1/1] (0.00ns)   --->   "%acc_addr_2 = getelementptr i32 %acc, i64 0, i64 2" [maxPool_1.cpp:148]   --->   Operation 118 'getelementptr' 'acc_addr_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 119 [1/1] (2.32ns)   --->   "%store_ln148 = store i32 4293967297, i5 %acc_addr_2" [maxPool_1.cpp:148]   --->   Operation 119 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 12 <SV = 11> <Delay = 2.32>
ST_12 : Operation 120 [1/1] (0.00ns)   --->   "%acc_addr_3 = getelementptr i32 %acc, i64 0, i64 3" [maxPool_1.cpp:148]   --->   Operation 120 'getelementptr' 'acc_addr_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 121 [1/1] (2.32ns)   --->   "%store_ln148 = store i32 4293967297, i5 %acc_addr_3" [maxPool_1.cpp:148]   --->   Operation 121 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 13 <SV = 12> <Delay = 2.32>
ST_13 : Operation 122 [1/1] (0.00ns)   --->   "%acc_addr_4 = getelementptr i32 %acc, i64 0, i64 4" [maxPool_1.cpp:148]   --->   Operation 122 'getelementptr' 'acc_addr_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 123 [1/1] (2.32ns)   --->   "%store_ln148 = store i32 4293967297, i5 %acc_addr_4" [maxPool_1.cpp:148]   --->   Operation 123 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 14 <SV = 13> <Delay = 2.32>
ST_14 : Operation 124 [1/1] (0.00ns)   --->   "%acc_addr_5 = getelementptr i32 %acc, i64 0, i64 5" [maxPool_1.cpp:148]   --->   Operation 124 'getelementptr' 'acc_addr_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 125 [1/1] (2.32ns)   --->   "%store_ln148 = store i32 4293967297, i5 %acc_addr_5" [maxPool_1.cpp:148]   --->   Operation 125 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 15 <SV = 14> <Delay = 2.32>
ST_15 : Operation 126 [1/1] (0.00ns)   --->   "%acc_addr_6 = getelementptr i32 %acc, i64 0, i64 6" [maxPool_1.cpp:148]   --->   Operation 126 'getelementptr' 'acc_addr_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 127 [1/1] (2.32ns)   --->   "%store_ln148 = store i32 4293967297, i5 %acc_addr_6" [maxPool_1.cpp:148]   --->   Operation 127 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 16 <SV = 15> <Delay = 2.32>
ST_16 : Operation 128 [1/1] (0.00ns)   --->   "%acc_addr_7 = getelementptr i32 %acc, i64 0, i64 7" [maxPool_1.cpp:148]   --->   Operation 128 'getelementptr' 'acc_addr_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 129 [1/1] (2.32ns)   --->   "%store_ln148 = store i32 4293967297, i5 %acc_addr_7" [maxPool_1.cpp:148]   --->   Operation 129 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 17 <SV = 16> <Delay = 2.32>
ST_17 : Operation 130 [1/1] (0.00ns)   --->   "%acc_addr_8 = getelementptr i32 %acc, i64 0, i64 8" [maxPool_1.cpp:148]   --->   Operation 130 'getelementptr' 'acc_addr_8' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 131 [1/1] (2.32ns)   --->   "%store_ln148 = store i32 4293967297, i5 %acc_addr_8" [maxPool_1.cpp:148]   --->   Operation 131 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 18 <SV = 17> <Delay = 2.32>
ST_18 : Operation 132 [1/1] (0.00ns)   --->   "%acc_addr_9 = getelementptr i32 %acc, i64 0, i64 9" [maxPool_1.cpp:148]   --->   Operation 132 'getelementptr' 'acc_addr_9' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 133 [1/1] (2.32ns)   --->   "%store_ln148 = store i32 4293967297, i5 %acc_addr_9" [maxPool_1.cpp:148]   --->   Operation 133 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 19 <SV = 18> <Delay = 2.32>
ST_19 : Operation 134 [1/1] (0.00ns)   --->   "%acc_addr_10 = getelementptr i32 %acc, i64 0, i64 10" [maxPool_1.cpp:148]   --->   Operation 134 'getelementptr' 'acc_addr_10' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 135 [1/1] (2.32ns)   --->   "%store_ln148 = store i32 4293967297, i5 %acc_addr_10" [maxPool_1.cpp:148]   --->   Operation 135 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 20 <SV = 19> <Delay = 2.32>
ST_20 : Operation 136 [1/1] (0.00ns)   --->   "%acc_addr_11 = getelementptr i32 %acc, i64 0, i64 11" [maxPool_1.cpp:148]   --->   Operation 136 'getelementptr' 'acc_addr_11' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 137 [1/1] (2.32ns)   --->   "%store_ln148 = store i32 4293967297, i5 %acc_addr_11" [maxPool_1.cpp:148]   --->   Operation 137 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 21 <SV = 20> <Delay = 2.32>
ST_21 : Operation 138 [1/1] (0.00ns)   --->   "%acc_addr_12 = getelementptr i32 %acc, i64 0, i64 12" [maxPool_1.cpp:148]   --->   Operation 138 'getelementptr' 'acc_addr_12' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 139 [1/1] (2.32ns)   --->   "%store_ln148 = store i32 4293967297, i5 %acc_addr_12" [maxPool_1.cpp:148]   --->   Operation 139 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 22 <SV = 21> <Delay = 2.32>
ST_22 : Operation 140 [1/1] (0.00ns)   --->   "%acc_addr_13 = getelementptr i32 %acc, i64 0, i64 13" [maxPool_1.cpp:148]   --->   Operation 140 'getelementptr' 'acc_addr_13' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 141 [1/1] (2.32ns)   --->   "%store_ln148 = store i32 4293967297, i5 %acc_addr_13" [maxPool_1.cpp:148]   --->   Operation 141 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 23 <SV = 22> <Delay = 2.32>
ST_23 : Operation 142 [1/1] (0.00ns)   --->   "%acc_addr_14 = getelementptr i32 %acc, i64 0, i64 14" [maxPool_1.cpp:148]   --->   Operation 142 'getelementptr' 'acc_addr_14' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 143 [1/1] (2.32ns)   --->   "%store_ln148 = store i32 4293967297, i5 %acc_addr_14" [maxPool_1.cpp:148]   --->   Operation 143 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 24 <SV = 23> <Delay = 2.32>
ST_24 : Operation 144 [1/1] (0.00ns)   --->   "%acc_addr_15 = getelementptr i32 %acc, i64 0, i64 15" [maxPool_1.cpp:148]   --->   Operation 144 'getelementptr' 'acc_addr_15' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 145 [1/1] (2.32ns)   --->   "%store_ln148 = store i32 4293967297, i5 %acc_addr_15" [maxPool_1.cpp:148]   --->   Operation 145 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 25 <SV = 24> <Delay = 2.32>
ST_25 : Operation 146 [1/1] (0.00ns)   --->   "%acc_addr_16 = getelementptr i32 %acc, i64 0, i64 16" [maxPool_1.cpp:148]   --->   Operation 146 'getelementptr' 'acc_addr_16' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 147 [1/1] (2.32ns)   --->   "%store_ln148 = store i32 4293967297, i5 %acc_addr_16" [maxPool_1.cpp:148]   --->   Operation 147 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 26 <SV = 25> <Delay = 2.32>
ST_26 : Operation 148 [1/1] (0.00ns)   --->   "%acc_addr_17 = getelementptr i32 %acc, i64 0, i64 17" [maxPool_1.cpp:148]   --->   Operation 148 'getelementptr' 'acc_addr_17' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 149 [1/1] (2.32ns)   --->   "%store_ln148 = store i32 4293967297, i5 %acc_addr_17" [maxPool_1.cpp:148]   --->   Operation 149 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 27 <SV = 26> <Delay = 2.32>
ST_27 : Operation 150 [1/1] (0.00ns)   --->   "%acc_addr_18 = getelementptr i32 %acc, i64 0, i64 18" [maxPool_1.cpp:148]   --->   Operation 150 'getelementptr' 'acc_addr_18' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 151 [1/1] (2.32ns)   --->   "%store_ln148 = store i32 4293967297, i5 %acc_addr_18" [maxPool_1.cpp:148]   --->   Operation 151 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 28 <SV = 27> <Delay = 2.32>
ST_28 : Operation 152 [1/1] (0.00ns)   --->   "%acc_addr_19 = getelementptr i32 %acc, i64 0, i64 19" [maxPool_1.cpp:148]   --->   Operation 152 'getelementptr' 'acc_addr_19' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 153 [1/1] (2.32ns)   --->   "%store_ln148 = store i32 4293967297, i5 %acc_addr_19" [maxPool_1.cpp:148]   --->   Operation 153 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 29 <SV = 28> <Delay = 2.32>
ST_29 : Operation 154 [1/1] (0.00ns)   --->   "%acc_addr_20 = getelementptr i32 %acc, i64 0, i64 20" [maxPool_1.cpp:148]   --->   Operation 154 'getelementptr' 'acc_addr_20' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 155 [1/1] (2.32ns)   --->   "%store_ln148 = store i32 4293967297, i5 %acc_addr_20" [maxPool_1.cpp:148]   --->   Operation 155 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 30 <SV = 29> <Delay = 2.32>
ST_30 : Operation 156 [1/1] (0.00ns)   --->   "%acc_addr_21 = getelementptr i32 %acc, i64 0, i64 21" [maxPool_1.cpp:148]   --->   Operation 156 'getelementptr' 'acc_addr_21' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 157 [1/1] (2.32ns)   --->   "%store_ln148 = store i32 4293967297, i5 %acc_addr_21" [maxPool_1.cpp:148]   --->   Operation 157 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 31 <SV = 30> <Delay = 2.32>
ST_31 : Operation 158 [1/1] (0.00ns)   --->   "%acc_addr_22 = getelementptr i32 %acc, i64 0, i64 22" [maxPool_1.cpp:148]   --->   Operation 158 'getelementptr' 'acc_addr_22' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 159 [1/1] (2.32ns)   --->   "%store_ln148 = store i32 4293967297, i5 %acc_addr_22" [maxPool_1.cpp:148]   --->   Operation 159 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 32 <SV = 31> <Delay = 2.32>
ST_32 : Operation 160 [1/1] (0.00ns)   --->   "%acc_addr_23 = getelementptr i32 %acc, i64 0, i64 23" [maxPool_1.cpp:148]   --->   Operation 160 'getelementptr' 'acc_addr_23' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 161 [1/1] (2.32ns)   --->   "%store_ln148 = store i32 4293967297, i5 %acc_addr_23" [maxPool_1.cpp:148]   --->   Operation 161 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 33 <SV = 32> <Delay = 2.32>
ST_33 : Operation 162 [1/1] (0.00ns)   --->   "%acc_addr_24 = getelementptr i32 %acc, i64 0, i64 24" [maxPool_1.cpp:148]   --->   Operation 162 'getelementptr' 'acc_addr_24' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 163 [1/1] (2.32ns)   --->   "%store_ln148 = store i32 4293967297, i5 %acc_addr_24" [maxPool_1.cpp:148]   --->   Operation 163 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 34 <SV = 33> <Delay = 2.32>
ST_34 : Operation 164 [1/1] (0.00ns)   --->   "%acc_addr_25 = getelementptr i32 %acc, i64 0, i64 25" [maxPool_1.cpp:148]   --->   Operation 164 'getelementptr' 'acc_addr_25' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 165 [1/1] (2.32ns)   --->   "%store_ln148 = store i32 4293967297, i5 %acc_addr_25" [maxPool_1.cpp:148]   --->   Operation 165 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 35 <SV = 34> <Delay = 2.32>
ST_35 : Operation 166 [1/1] (0.00ns)   --->   "%acc_addr_26 = getelementptr i32 %acc, i64 0, i64 26" [maxPool_1.cpp:148]   --->   Operation 166 'getelementptr' 'acc_addr_26' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 167 [1/1] (2.32ns)   --->   "%store_ln148 = store i32 4293967297, i5 %acc_addr_26" [maxPool_1.cpp:148]   --->   Operation 167 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 36 <SV = 35> <Delay = 2.32>
ST_36 : Operation 168 [1/1] (0.00ns)   --->   "%acc_addr_27 = getelementptr i32 %acc, i64 0, i64 27" [maxPool_1.cpp:148]   --->   Operation 168 'getelementptr' 'acc_addr_27' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 169 [1/1] (2.32ns)   --->   "%store_ln148 = store i32 4293967297, i5 %acc_addr_27" [maxPool_1.cpp:148]   --->   Operation 169 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 37 <SV = 36> <Delay = 2.32>
ST_37 : Operation 170 [1/1] (0.00ns)   --->   "%acc_addr_28 = getelementptr i32 %acc, i64 0, i64 28" [maxPool_1.cpp:148]   --->   Operation 170 'getelementptr' 'acc_addr_28' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 171 [1/1] (2.32ns)   --->   "%store_ln148 = store i32 4293967297, i5 %acc_addr_28" [maxPool_1.cpp:148]   --->   Operation 171 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 38 <SV = 37> <Delay = 2.32>
ST_38 : Operation 172 [1/1] (0.00ns)   --->   "%acc_addr_29 = getelementptr i32 %acc, i64 0, i64 29" [maxPool_1.cpp:148]   --->   Operation 172 'getelementptr' 'acc_addr_29' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 173 [1/1] (2.32ns)   --->   "%store_ln148 = store i32 4293967297, i5 %acc_addr_29" [maxPool_1.cpp:148]   --->   Operation 173 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 39 <SV = 38> <Delay = 2.32>
ST_39 : Operation 174 [1/1] (0.00ns)   --->   "%acc_addr_30 = getelementptr i32 %acc, i64 0, i64 30" [maxPool_1.cpp:148]   --->   Operation 174 'getelementptr' 'acc_addr_30' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 175 [1/1] (2.32ns)   --->   "%store_ln148 = store i32 4293967297, i5 %acc_addr_30" [maxPool_1.cpp:148]   --->   Operation 175 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 40 <SV = 39> <Delay = 12.5>
ST_40 : Operation 176 [1/1] (0.00ns)   --->   "%specmemcore_ln136 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_15, i64 666, i64 23, i64 18446744073709551615" [maxPool_1.cpp:136]   --->   Operation 176 'specmemcore' 'specmemcore_ln136' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 177 [1/1] (0.00ns)   --->   "%specmemcore_ln136 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_14, i64 666, i64 23, i64 18446744073709551615" [maxPool_1.cpp:136]   --->   Operation 177 'specmemcore' 'specmemcore_ln136' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 178 [1/1] (0.00ns)   --->   "%specmemcore_ln136 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_13, i64 666, i64 23, i64 18446744073709551615" [maxPool_1.cpp:136]   --->   Operation 178 'specmemcore' 'specmemcore_ln136' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 179 [1/1] (0.00ns)   --->   "%specmemcore_ln136 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_12, i64 666, i64 23, i64 18446744073709551615" [maxPool_1.cpp:136]   --->   Operation 179 'specmemcore' 'specmemcore_ln136' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 180 [1/1] (0.00ns)   --->   "%specmemcore_ln136 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_11, i64 666, i64 23, i64 18446744073709551615" [maxPool_1.cpp:136]   --->   Operation 180 'specmemcore' 'specmemcore_ln136' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 181 [1/1] (0.00ns)   --->   "%specmemcore_ln136 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_10, i64 666, i64 23, i64 18446744073709551615" [maxPool_1.cpp:136]   --->   Operation 181 'specmemcore' 'specmemcore_ln136' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 182 [1/1] (0.00ns)   --->   "%specmemcore_ln136 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_9, i64 666, i64 23, i64 18446744073709551615" [maxPool_1.cpp:136]   --->   Operation 182 'specmemcore' 'specmemcore_ln136' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 183 [1/1] (0.00ns)   --->   "%specmemcore_ln136 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_8, i64 666, i64 23, i64 18446744073709551615" [maxPool_1.cpp:136]   --->   Operation 183 'specmemcore' 'specmemcore_ln136' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 184 [1/1] (0.00ns)   --->   "%specmemcore_ln136 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_7, i64 666, i64 23, i64 18446744073709551615" [maxPool_1.cpp:136]   --->   Operation 184 'specmemcore' 'specmemcore_ln136' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 185 [1/1] (0.00ns)   --->   "%specmemcore_ln136 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_6, i64 666, i64 23, i64 18446744073709551615" [maxPool_1.cpp:136]   --->   Operation 185 'specmemcore' 'specmemcore_ln136' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 186 [1/1] (0.00ns)   --->   "%specmemcore_ln136 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_5, i64 666, i64 23, i64 18446744073709551615" [maxPool_1.cpp:136]   --->   Operation 186 'specmemcore' 'specmemcore_ln136' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 187 [1/1] (0.00ns)   --->   "%specmemcore_ln136 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_4, i64 666, i64 23, i64 18446744073709551615" [maxPool_1.cpp:136]   --->   Operation 187 'specmemcore' 'specmemcore_ln136' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 188 [1/1] (0.00ns)   --->   "%specmemcore_ln136 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_3, i64 666, i64 23, i64 18446744073709551615" [maxPool_1.cpp:136]   --->   Operation 188 'specmemcore' 'specmemcore_ln136' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 189 [1/1] (0.00ns)   --->   "%specmemcore_ln136 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_2, i64 666, i64 23, i64 18446744073709551615" [maxPool_1.cpp:136]   --->   Operation 189 'specmemcore' 'specmemcore_ln136' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 190 [1/1] (0.00ns)   --->   "%specmemcore_ln136 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_1, i64 666, i64 23, i64 18446744073709551615" [maxPool_1.cpp:136]   --->   Operation 190 'specmemcore' 'specmemcore_ln136' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 191 [1/1] (0.00ns)   --->   "%specmemcore_ln136 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf, i64 666, i64 23, i64 18446744073709551615" [maxPool_1.cpp:136]   --->   Operation 191 'specmemcore' 'specmemcore_ln136' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 192 [1/1] (0.00ns)   --->   "%specmemcore_ln138 = specmemcore void @_ssdm_op_SpecMemCore, i32 %acc, i64 666, i64 23, i64 18446744073709551615" [maxPool_1.cpp:138]   --->   Operation 192 'specmemcore' 'specmemcore_ln138' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 193 [1/1] (0.00ns)   --->   "%acc_addr_31 = getelementptr i32 %acc, i64 0, i64 31" [maxPool_1.cpp:148]   --->   Operation 193 'getelementptr' 'acc_addr_31' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 194 [1/1] (2.32ns)   --->   "%store_ln148 = store i32 4293967297, i5 %acc_addr_31" [maxPool_1.cpp:148]   --->   Operation 194 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_40 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln153 = br i1 %icmp_ln153, void %fpga_resource_hint.if.else185.2, void %if.then50" [maxPool_1.cpp:153]   --->   Operation 195 'br' 'br_ln153' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 196 [1/1] (12.5ns)   --->   "%KER_size_0 = mul i32 %valIn_data_4, i32 %valIn_data_2" [maxPool_1.cpp:208]   --->   Operation 196 'mul' 'KER_size_0' <Predicate = (!icmp_ln153)> <Delay = 12.5> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 197 [1/1] (0.00ns)   --->   "%specfucore_ln211 = specfucore void @_ssdm_op_SpecFUCore, i32 %KER_size_0, i64 12, i64 4, i64 18446744073709551615" [maxPool_1.cpp:211]   --->   Operation 197 'specfucore' 'specfucore_ln211' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_40 : Operation 198 [1/1] (0.00ns)   --->   "%empty_16 = wait i32 @_ssdm_op_Wait"   --->   Operation 198 'wait' 'empty_16' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_40 : Operation 199 [1/1] (0.00ns)   --->   "%yp = alloca i32 1" [maxPool_1.cpp:156]   --->   Operation 199 'alloca' 'yp' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_40 : Operation 200 [1/1] (0.00ns)   --->   "%num_img = alloca i32 1" [maxPool_1.cpp:155]   --->   Operation 200 'alloca' 'num_img' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_40 : Operation 201 [1/1] (0.00ns)   --->   "%indvar_flatten20 = alloca i32 1"   --->   Operation 201 'alloca' 'indvar_flatten20' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_40 : Operation 202 [1/1] (0.00ns)   --->   "%IFMDim_curr_load = load i32 %IFMDim_curr" [maxPool_1.cpp:154]   --->   Operation 202 'load' 'IFMDim_curr_load' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_40 : Operation 203 [1/1] (0.00ns)   --->   "%pool_out_bound = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %IFMDim_curr_load, i32 1, i32 31" [maxPool_1.cpp:154]   --->   Operation 203 'partselect' 'pool_out_bound' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_40 : Operation 204 [1/1] (0.00ns)   --->   "%IFMCH_curr_load = load i32 %IFMCH_curr"   --->   Operation 204 'load' 'IFMCH_curr_load' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_40 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln154_1 = zext i31 %pool_out_bound" [maxPool_1.cpp:154]   --->   Operation 205 'zext' 'zext_ln154_1' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_40 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln154_2 = zext i32 %IFMCH_curr_load" [maxPool_1.cpp:154]   --->   Operation 206 'zext' 'zext_ln154_2' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_40 : Operation 207 [2/2] (6.91ns)   --->   "%mul_ln154 = mul i63 %zext_ln154_1, i63 %zext_ln154_2" [maxPool_1.cpp:154]   --->   Operation 207 'mul' 'mul_ln154' <Predicate = (icmp_ln153)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln154_3 = zext i32 %valIn_data_1" [maxPool_1.cpp:154]   --->   Operation 208 'zext' 'zext_ln154_3' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_40 : Operation 209 [2/2] (6.91ns)   --->   "%mul_ln154_1 = mul i63 %zext_ln154_3, i63 %zext_ln154_1" [maxPool_1.cpp:154]   --->   Operation 209 'mul' 'mul_ln154_1' <Predicate = (icmp_ln153)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 210 [1/1] (1.58ns)   --->   "%store_ln0 = store i63 0, i63 %indvar_flatten20"   --->   Operation 210 'store' 'store_ln0' <Predicate = (icmp_ln153)> <Delay = 1.58>
ST_40 : Operation 211 [1/1] (1.58ns)   --->   "%store_ln155 = store i32 0, i32 %num_img" [maxPool_1.cpp:155]   --->   Operation 211 'store' 'store_ln155' <Predicate = (icmp_ln153)> <Delay = 1.58>
ST_40 : Operation 212 [1/1] (1.58ns)   --->   "%store_ln156 = store i31 0, i31 %yp" [maxPool_1.cpp:156]   --->   Operation 212 'store' 'store_ln156' <Predicate = (icmp_ln153)> <Delay = 1.58>

State 41 <SV = 40> <Delay = 12.5>
ST_41 : Operation 213 [1/1] (12.5ns)   --->   "%KER_size_1 = mul i32 %KER_size_0, i32 %valIn_data_2" [maxPool_1.cpp:209]   --->   Operation 213 'mul' 'KER_size_1' <Predicate = true> <Delay = 12.5> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 214 [1/1] (0.00ns)   --->   "%specfucore_ln212 = specfucore void @_ssdm_op_SpecFUCore, i32 %KER_size_1, i64 12, i64 4, i64 18446744073709551615" [maxPool_1.cpp:212]   --->   Operation 214 'specfucore' 'specfucore_ln212' <Predicate = true> <Delay = 0.00>

State 42 <SV = 41> <Delay = 12.5>
ST_42 : Operation 215 [1/1] (12.5ns)   --->   "%KER_bound = mul i32 %KER_size_1, i32 %valIn_data_3" [maxPool_1.cpp:210]   --->   Operation 215 'mul' 'KER_bound' <Predicate = true> <Delay = 12.5> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 216 [1/1] (0.00ns)   --->   "%specfucore_ln213 = specfucore void @_ssdm_op_SpecFUCore, i32 %KER_bound, i64 12, i64 4, i64 18446744073709551615" [maxPool_1.cpp:213]   --->   Operation 216 'specfucore' 'specfucore_ln213' <Predicate = true> <Delay = 0.00>

State 43 <SV = 42> <Delay = 4.14>
ST_43 : Operation 217 [2/2] (4.14ns)   --->   "%call_ln210 = call void @maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13, i32 %KER_bound, i64 %in_r, i64 %out_r" [maxPool_1.cpp:210]   --->   Operation 217 'call' 'call_ln210' <Predicate = true> <Delay = 4.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 43> <Delay = 0.00>
ST_44 : Operation 218 [1/1] (0.00ns)   --->   "%rbegin8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1" [maxPool_1.cpp:208]   --->   Operation 218 'specregionbegin' 'rbegin8' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 219 [1/1] (0.00ns)   --->   "%rend9 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1, i32 %rbegin8" [maxPool_1.cpp:208]   --->   Operation 219 'specregionend' 'rend9' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 220 [1/1] (0.00ns)   --->   "%rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_0" [maxPool_1.cpp:209]   --->   Operation 220 'specregionbegin' 'rbegin6' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 221 [1/1] (0.00ns)   --->   "%rend7 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_0, i32 %rbegin6" [maxPool_1.cpp:209]   --->   Operation 221 'specregionend' 'rend7' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 222 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty" [maxPool_1.cpp:210]   --->   Operation 222 'specregionbegin' 'rbegin' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 223 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin" [maxPool_1.cpp:210]   --->   Operation 223 'specregionend' 'rend' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 224 [1/2] (0.00ns)   --->   "%call_ln210 = call void @maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13, i32 %KER_bound, i64 %in_r, i64 %out_r" [maxPool_1.cpp:210]   --->   Operation 224 'call' 'call_ln210' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 225 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end197"   --->   Operation 225 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 45 <SV = 40> <Delay = 6.91>
ST_45 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln154 = zext i31 %pool_out_bound" [maxPool_1.cpp:154]   --->   Operation 226 'zext' 'zext_ln154' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 227 [1/1] (2.55ns)   --->   "%sub = add i32 %valIn_data_1, i32 4294967295" [maxPool_1.cpp:90]   --->   Operation 227 'add' 'sub' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 228 [1/1] (2.52ns)   --->   "%sub156 = add i32 %zext_ln154, i32 4294967295" [maxPool_1.cpp:154]   --->   Operation 228 'add' 'sub156' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 229 [1/1] (2.55ns)   --->   "%sub162 = add i32 %IFMCH_curr_load, i32 4294967295"   --->   Operation 229 'add' 'sub162' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %IFMCH_curr_load, i1 0" [maxPool_1.cpp:154]   --->   Operation 230 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %pool_out_bound, i1 0" [maxPool_1.cpp:154]   --->   Operation 231 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 232 [1/2] (6.91ns)   --->   "%mul_ln154 = mul i63 %zext_ln154_1, i63 %zext_ln154_2" [maxPool_1.cpp:154]   --->   Operation 232 'mul' 'mul_ln154' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 233 [1/2] (6.91ns)   --->   "%mul_ln154_1 = mul i63 %zext_ln154_3, i63 %zext_ln154_1" [maxPool_1.cpp:154]   --->   Operation 233 'mul' 'mul_ln154_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 234 [1/1] (0.00ns)   --->   "%br_ln155 = br void %VITIS_LOOP_157_6" [maxPool_1.cpp:155]   --->   Operation 234 'br' 'br_ln155' <Predicate = true> <Delay = 0.00>

State 46 <SV = 41> <Delay = 6.09>
ST_46 : Operation 235 [1/1] (0.00ns)   --->   "%indvar_flatten20_load = load i63 %indvar_flatten20" [maxPool_1.cpp:155]   --->   Operation 235 'load' 'indvar_flatten20_load' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 236 [1/1] (3.49ns)   --->   "%icmp_ln155 = icmp_eq  i63 %indvar_flatten20_load, i63 %mul_ln154_1" [maxPool_1.cpp:155]   --->   Operation 236 'icmp' 'icmp_ln155' <Predicate = true> <Delay = 3.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 237 [1/1] (3.49ns)   --->   "%add_ln155 = add i63 %indvar_flatten20_load, i63 1" [maxPool_1.cpp:155]   --->   Operation 237 'add' 'add_ln155' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 238 [1/1] (0.00ns)   --->   "%br_ln155 = br i1 %icmp_ln155, void %for.inc182.loopexit, void %if.end197.loopexit" [maxPool_1.cpp:155]   --->   Operation 238 'br' 'br_ln155' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 239 [1/1] (0.00ns)   --->   "%yp_load = load i31 %yp" [maxPool_1.cpp:156]   --->   Operation 239 'load' 'yp_load' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_46 : Operation 240 [1/1] (0.00ns)   --->   "%num_img_load = load i32 %num_img" [maxPool_1.cpp:155]   --->   Operation 240 'load' 'num_img_load' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_46 : Operation 241 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_155_4_VITIS_LOOP_156_5_str"   --->   Operation 241 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_46 : Operation 242 [1/1] (2.52ns)   --->   "%icmp_ln156 = icmp_eq  i31 %yp_load, i31 %pool_out_bound" [maxPool_1.cpp:156]   --->   Operation 242 'icmp' 'icmp_ln156' <Predicate = (!icmp_ln155)> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 243 [1/1] (0.73ns)   --->   "%select_ln155 = select i1 %icmp_ln156, i31 0, i31 %yp_load" [maxPool_1.cpp:155]   --->   Operation 243 'select' 'select_ln155' <Predicate = (!icmp_ln155)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 244 [1/1] (2.55ns)   --->   "%add_ln155_1 = add i32 %num_img_load, i32 1" [maxPool_1.cpp:155]   --->   Operation 244 'add' 'add_ln155_1' <Predicate = (!icmp_ln155)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 245 [1/1] (2.55ns)   --->   "%cmp155_not_mid1 = icmp_ne  i32 %add_ln155_1, i32 %sub" [maxPool_1.cpp:155]   --->   Operation 245 'icmp' 'cmp155_not_mid1' <Predicate = (!icmp_ln155)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 246 [1/1] (2.55ns)   --->   "%cmp155_not29 = icmp_ne  i32 %num_img_load, i32 %sub" [maxPool_1.cpp:155]   --->   Operation 246 'icmp' 'cmp155_not29' <Predicate = (!icmp_ln155)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 247 [1/1] (0.99ns)   --->   "%select_ln155_1 = select i1 %icmp_ln156, i1 %cmp155_not_mid1, i1 %cmp155_not29" [maxPool_1.cpp:155]   --->   Operation 247 'select' 'select_ln155_1' <Predicate = (!icmp_ln155)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 248 [1/1] (0.69ns)   --->   "%select_ln155_2 = select i1 %icmp_ln156, i32 %add_ln155_1, i32 %num_img_load" [maxPool_1.cpp:155]   --->   Operation 248 'select' 'select_ln155_2' <Predicate = (!icmp_ln155)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln156 = zext i31 %select_ln155" [maxPool_1.cpp:156]   --->   Operation 249 'zext' 'zext_ln156' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_46 : Operation 250 [1/1] (1.58ns)   --->   "%br_ln157 = br void %VITIS_LOOP_160_8" [maxPool_1.cpp:157]   --->   Operation 250 'br' 'br_ln157' <Predicate = (!icmp_ln155)> <Delay = 1.58>
ST_46 : Operation 251 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end197"   --->   Operation 251 'br' 'br_ln0' <Predicate = (icmp_ln155)> <Delay = 0.00>

State 47 <SV = 42> <Delay = 5.77>
ST_47 : Operation 252 [1/1] (0.00ns)   --->   "%indvar_flatten6 = phi i32 0, void %for.inc182.loopexit, i32 %add_ln157, void %for.inc129" [maxPool_1.cpp:157]   --->   Operation 252 'phi' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 253 [1/1] (0.00ns)   --->   "%xp = phi i31 0, void %for.inc182.loopexit, i31 %add_ln158, void %for.inc129" [maxPool_1.cpp:158]   --->   Operation 253 'phi' 'xp' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 254 [1/1] (2.55ns)   --->   "%icmp_ln157 = icmp_eq  i32 %indvar_flatten6, i32 %tmp_5" [maxPool_1.cpp:157]   --->   Operation 254 'icmp' 'icmp_ln157' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 255 [1/1] (2.55ns)   --->   "%add_ln157 = add i32 %indvar_flatten6, i32 1" [maxPool_1.cpp:157]   --->   Operation 255 'add' 'add_ln157' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 256 [1/1] (0.00ns)   --->   "%br_ln157 = br i1 %icmp_ln157, void %for.inc129, void %VITIS_LOOP_185_11" [maxPool_1.cpp:157]   --->   Operation 256 'br' 'br_ln157' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 257 [1/1] (2.52ns)   --->   "%icmp_ln158 = icmp_eq  i31 %xp, i31 %pool_out_bound" [maxPool_1.cpp:158]   --->   Operation 257 'icmp' 'icmp_ln158' <Predicate = (!icmp_ln157)> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 258 [1/1] (0.73ns)   --->   "%select_ln157 = select i1 %icmp_ln158, i31 0, i31 %xp" [maxPool_1.cpp:157]   --->   Operation 258 'select' 'select_ln157' <Predicate = (!icmp_ln157)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 259 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 259 'wait' 'empty' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_47 : Operation 260 [2/2] (1.00ns)   --->   "%call_ln154 = call void @maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9, i32 %IFMCH_curr_load, i33 %tmp_3, i64 %in_r, i32 %acc" [maxPool_1.cpp:154]   --->   Operation 260 'call' 'call_ln154' <Predicate = (!icmp_ln157)> <Delay = 1.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_47 : Operation 261 [1/1] (0.00ns)   --->   "%trunc_ln158 = trunc i31 %select_ln157" [maxPool_1.cpp:158]   --->   Operation 261 'trunc' 'trunc_ln158' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_47 : Operation 262 [1/1] (2.52ns)   --->   "%add_ln158 = add i31 %select_ln157, i31 1" [maxPool_1.cpp:158]   --->   Operation 262 'add' 'add_ln158' <Predicate = (!icmp_ln157)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 263 [1/1] (2.55ns)   --->   "%cmp157_not = icmp_ne  i32 %zext_ln156, i32 %sub156" [maxPool_1.cpp:156]   --->   Operation 263 'icmp' 'cmp157_not' <Predicate = (icmp_ln157)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 264 [1/1] (0.00ns)   --->   "%empty_15 = wait i32 @_ssdm_op_Wait"   --->   Operation 264 'wait' 'empty_15' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_47 : Operation 265 [2/2] (0.00ns)   --->   "%call_ln154 = call void @maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12, i32 %IFMCH_curr_load, i63 %mul_ln154, i32 %acc, i32 %sub156, i1 %cmp157_not, i1 %select_ln155_1, i32 %buf_15, i32 %buf_14, i32 %buf_13, i32 %buf_12, i32 %buf_11, i32 %buf_10, i32 %buf_9, i32 %buf_8, i32 %buf_7, i32 %buf_6, i32 %buf_5, i32 %buf_4, i32 %buf_3, i32 %buf_2, i32 %buf_1, i32 %buf, i32 %sub162, i64 %out_r" [maxPool_1.cpp:154]   --->   Operation 265 'call' 'call_ln154' <Predicate = (icmp_ln157)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_47 : Operation 266 [1/1] (2.52ns)   --->   "%yp_1 = add i31 %select_ln155, i31 1" [maxPool_1.cpp:156]   --->   Operation 266 'add' 'yp_1' <Predicate = (icmp_ln157)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 267 [1/1] (1.58ns)   --->   "%store_ln155 = store i63 %add_ln155, i63 %indvar_flatten20" [maxPool_1.cpp:155]   --->   Operation 267 'store' 'store_ln155' <Predicate = (icmp_ln157)> <Delay = 1.58>
ST_47 : Operation 268 [1/1] (1.58ns)   --->   "%store_ln155 = store i32 %select_ln155_2, i32 %num_img" [maxPool_1.cpp:155]   --->   Operation 268 'store' 'store_ln155' <Predicate = (icmp_ln157)> <Delay = 1.58>
ST_47 : Operation 269 [1/1] (1.58ns)   --->   "%store_ln156 = store i31 %yp_1, i31 %yp" [maxPool_1.cpp:156]   --->   Operation 269 'store' 'store_ln156' <Predicate = (icmp_ln157)> <Delay = 1.58>

State 48 <SV = 43> <Delay = 0.00>
ST_48 : Operation 270 [1/2] (0.00ns)   --->   "%call_ln154 = call void @maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9, i32 %IFMCH_curr_load, i33 %tmp_3, i64 %in_r, i32 %acc" [maxPool_1.cpp:154]   --->   Operation 270 'call' 'call_ln154' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 44> <Delay = 1.88>
ST_49 : Operation 271 [2/2] (1.88ns)   --->   "%call_ln158 = call void @maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10, i32 %buf_15, i32 %buf_14, i32 %buf_13, i32 %buf_12, i32 %buf_11, i32 %buf_10, i32 %buf_9, i32 %buf_8, i32 %buf_7, i32 %buf_6, i32 %buf_5, i32 %buf_4, i32 %buf_3, i32 %buf_2, i32 %buf_1, i32 %buf, i4 %trunc_ln158, i32 %acc" [maxPool_1.cpp:158]   --->   Operation 271 'call' 'call_ln158' <Predicate = true> <Delay = 1.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 50 <SV = 45> <Delay = 0.00>
ST_50 : Operation 272 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_157_6_VITIS_LOOP_158_7_str"   --->   Operation 272 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 273 [1/2] (0.00ns)   --->   "%call_ln158 = call void @maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10, i32 %buf_15, i32 %buf_14, i32 %buf_13, i32 %buf_12, i32 %buf_11, i32 %buf_10, i32 %buf_9, i32 %buf_8, i32 %buf_7, i32 %buf_6, i32 %buf_5, i32 %buf_4, i32 %buf_3, i32 %buf_2, i32 %buf_1, i32 %buf, i4 %trunc_ln158, i32 %acc" [maxPool_1.cpp:158]   --->   Operation 273 'call' 'call_ln158' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_50 : Operation 274 [1/1] (0.00ns)   --->   "%br_ln158 = br void %VITIS_LOOP_160_8" [maxPool_1.cpp:158]   --->   Operation 274 'br' 'br_ln158' <Predicate = true> <Delay = 0.00>

State 51 <SV = 43> <Delay = 1.73>
ST_51 : Operation 275 [1/2] (1.73ns)   --->   "%call_ln154 = call void @maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12, i32 %IFMCH_curr_load, i63 %mul_ln154, i32 %acc, i32 %sub156, i1 %cmp157_not, i1 %select_ln155_1, i32 %buf_15, i32 %buf_14, i32 %buf_13, i32 %buf_12, i32 %buf_11, i32 %buf_10, i32 %buf_9, i32 %buf_8, i32 %buf_7, i32 %buf_6, i32 %buf_5, i32 %buf_4, i32 %buf_3, i32 %buf_2, i32 %buf_1, i32 %buf, i32 %sub162, i64 %out_r" [maxPool_1.cpp:154]   --->   Operation 275 'call' 'call_ln154' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_51 : Operation 276 [1/1] (0.00ns)   --->   "%br_ln156 = br void %VITIS_LOOP_157_6" [maxPool_1.cpp:156]   --->   Operation 276 'br' 'br_ln156' <Predicate = true> <Delay = 0.00>

State 52 <SV = 44> <Delay = 0.00>
ST_52 : Operation 277 [1/1] (0.00ns)   --->   "%ret_ln221 = ret" [maxPool_1.cpp:221]   --->   Operation 277 'ret' 'ret_ln221' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ IFMCH_curr]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ IFMDim_curr]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
buf                   (alloca         ) [ 00111111111111111111111111111111111111111000011111110]
buf_1                 (alloca         ) [ 00111111111111111111111111111111111111111000011111110]
buf_2                 (alloca         ) [ 00111111111111111111111111111111111111111000011111110]
buf_3                 (alloca         ) [ 00111111111111111111111111111111111111111000011111110]
buf_4                 (alloca         ) [ 00111111111111111111111111111111111111111000011111110]
buf_5                 (alloca         ) [ 00111111111111111111111111111111111111111000011111110]
buf_6                 (alloca         ) [ 00111111111111111111111111111111111111111000011111110]
buf_7                 (alloca         ) [ 00111111111111111111111111111111111111111000011111110]
buf_8                 (alloca         ) [ 00111111111111111111111111111111111111111000011111110]
buf_9                 (alloca         ) [ 00111111111111111111111111111111111111111000011111110]
buf_10                (alloca         ) [ 00111111111111111111111111111111111111111000011111110]
buf_11                (alloca         ) [ 00111111111111111111111111111111111111111000011111110]
buf_12                (alloca         ) [ 00111111111111111111111111111111111111111000011111110]
buf_13                (alloca         ) [ 00111111111111111111111111111111111111111000011111110]
buf_14                (alloca         ) [ 00111111111111111111111111111111111111111000011111110]
buf_15                (alloca         ) [ 00111111111111111111111111111111111111111000011111110]
acc                   (alloca         ) [ 00111111111111111111111111111111111111111000011111110]
in_r_read             (read           ) [ 00100000000000000000000000000000000000000000000000000]
valIn_data            (trunc          ) [ 00111111110000000000000000000000000000000000000000000]
write_ln88            (write          ) [ 00000000000000000000000000000000000000000000000000000]
in_r_read_1           (read           ) [ 00010000000000000000000000000000000000000000000000000]
valIn_data_1          (trunc          ) [ 00011111111111111111111111111111111111111000010000000]
write_ln92            (write          ) [ 00000000000000000000000000000000000000000000000000000]
in_r_read_2           (read           ) [ 00001000000000000000000000000000000000000000000000000]
valIn_data_2          (trunc          ) [ 00001111111111111111111111111111111111111100000000000]
write_ln96            (write          ) [ 00000000000000000000000000000000000000000000000000000]
in_r_read_3           (read           ) [ 00000100000000000000000000000000000000000000000000000]
valIn_data_3          (trunc          ) [ 00000111111111111111111111111111111111111110000000000]
write_ln100           (write          ) [ 00000000000000000000000000000000000000000000000000000]
in_r_read_4           (read           ) [ 00000010000000000000000000000000000000000000000000000]
write_ln104           (write          ) [ 00000000000000000000000000000000000000000000000000000]
in_r_read_5           (read           ) [ 00000001000000000000000000000000000000000000000000000]
valIn_data_4          (trunc          ) [ 00000001111111111111111111111111111111111000000000000]
write_ln108           (write          ) [ 00000000000000000000000000000000000000000000000000000]
in_r_read_6           (read           ) [ 00000000100000000000000000000000000000000000000000000]
valIn_data_5          (trunc          ) [ 00000000110000000000000000000000000000000000000000000]
write_ln112           (write          ) [ 00000000000000000000000000000000000000000000000000000]
in_r_read_7           (read           ) [ 00000000010000000000000000000000000000000000000000000]
spectopmodule_ln77    (spectopmodule  ) [ 00000000000000000000000000000000000000000000000000000]
specinterface_ln77    (specinterface  ) [ 00000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface  ) [ 00000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap    ) [ 00000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface  ) [ 00000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap    ) [ 00000000000000000000000000000000000000000000000000000]
write_ln116           (write          ) [ 00000000000000000000000000000000000000000000000000000]
icmp_ln125            (icmp           ) [ 00000000010000000000000000000000000000000000000000000]
br_ln125              (br             ) [ 00000000000000000000000000000000000000000000000000000]
store_ln127           (store          ) [ 00000000000000000000000000000000000000000000000000000]
store_ln128           (store          ) [ 00000000000000000000000000000000000000000000000000000]
br_ln130              (br             ) [ 00000000000000000000000000000000000000000000000000000]
acc_addr              (getelementptr  ) [ 00000000000000000000000000000000000000000000000000000]
store_ln148           (store          ) [ 00000000000000000000000000000000000000000000000000000]
icmp_ln153            (icmp           ) [ 00000000001111111111111111111111111111111000000000000]
call_ln0              (call           ) [ 00000000000000000000000000000000000000000000000000000]
acc_addr_1            (getelementptr  ) [ 00000000000000000000000000000000000000000000000000000]
store_ln148           (store          ) [ 00000000000000000000000000000000000000000000000000000]
acc_addr_2            (getelementptr  ) [ 00000000000000000000000000000000000000000000000000000]
store_ln148           (store          ) [ 00000000000000000000000000000000000000000000000000000]
acc_addr_3            (getelementptr  ) [ 00000000000000000000000000000000000000000000000000000]
store_ln148           (store          ) [ 00000000000000000000000000000000000000000000000000000]
acc_addr_4            (getelementptr  ) [ 00000000000000000000000000000000000000000000000000000]
store_ln148           (store          ) [ 00000000000000000000000000000000000000000000000000000]
acc_addr_5            (getelementptr  ) [ 00000000000000000000000000000000000000000000000000000]
store_ln148           (store          ) [ 00000000000000000000000000000000000000000000000000000]
acc_addr_6            (getelementptr  ) [ 00000000000000000000000000000000000000000000000000000]
store_ln148           (store          ) [ 00000000000000000000000000000000000000000000000000000]
acc_addr_7            (getelementptr  ) [ 00000000000000000000000000000000000000000000000000000]
store_ln148           (store          ) [ 00000000000000000000000000000000000000000000000000000]
acc_addr_8            (getelementptr  ) [ 00000000000000000000000000000000000000000000000000000]
store_ln148           (store          ) [ 00000000000000000000000000000000000000000000000000000]
acc_addr_9            (getelementptr  ) [ 00000000000000000000000000000000000000000000000000000]
store_ln148           (store          ) [ 00000000000000000000000000000000000000000000000000000]
acc_addr_10           (getelementptr  ) [ 00000000000000000000000000000000000000000000000000000]
store_ln148           (store          ) [ 00000000000000000000000000000000000000000000000000000]
acc_addr_11           (getelementptr  ) [ 00000000000000000000000000000000000000000000000000000]
store_ln148           (store          ) [ 00000000000000000000000000000000000000000000000000000]
acc_addr_12           (getelementptr  ) [ 00000000000000000000000000000000000000000000000000000]
store_ln148           (store          ) [ 00000000000000000000000000000000000000000000000000000]
acc_addr_13           (getelementptr  ) [ 00000000000000000000000000000000000000000000000000000]
store_ln148           (store          ) [ 00000000000000000000000000000000000000000000000000000]
acc_addr_14           (getelementptr  ) [ 00000000000000000000000000000000000000000000000000000]
store_ln148           (store          ) [ 00000000000000000000000000000000000000000000000000000]
acc_addr_15           (getelementptr  ) [ 00000000000000000000000000000000000000000000000000000]
store_ln148           (store          ) [ 00000000000000000000000000000000000000000000000000000]
acc_addr_16           (getelementptr  ) [ 00000000000000000000000000000000000000000000000000000]
store_ln148           (store          ) [ 00000000000000000000000000000000000000000000000000000]
acc_addr_17           (getelementptr  ) [ 00000000000000000000000000000000000000000000000000000]
store_ln148           (store          ) [ 00000000000000000000000000000000000000000000000000000]
acc_addr_18           (getelementptr  ) [ 00000000000000000000000000000000000000000000000000000]
store_ln148           (store          ) [ 00000000000000000000000000000000000000000000000000000]
acc_addr_19           (getelementptr  ) [ 00000000000000000000000000000000000000000000000000000]
store_ln148           (store          ) [ 00000000000000000000000000000000000000000000000000000]
acc_addr_20           (getelementptr  ) [ 00000000000000000000000000000000000000000000000000000]
store_ln148           (store          ) [ 00000000000000000000000000000000000000000000000000000]
acc_addr_21           (getelementptr  ) [ 00000000000000000000000000000000000000000000000000000]
store_ln148           (store          ) [ 00000000000000000000000000000000000000000000000000000]
acc_addr_22           (getelementptr  ) [ 00000000000000000000000000000000000000000000000000000]
store_ln148           (store          ) [ 00000000000000000000000000000000000000000000000000000]
acc_addr_23           (getelementptr  ) [ 00000000000000000000000000000000000000000000000000000]
store_ln148           (store          ) [ 00000000000000000000000000000000000000000000000000000]
acc_addr_24           (getelementptr  ) [ 00000000000000000000000000000000000000000000000000000]
store_ln148           (store          ) [ 00000000000000000000000000000000000000000000000000000]
acc_addr_25           (getelementptr  ) [ 00000000000000000000000000000000000000000000000000000]
store_ln148           (store          ) [ 00000000000000000000000000000000000000000000000000000]
acc_addr_26           (getelementptr  ) [ 00000000000000000000000000000000000000000000000000000]
store_ln148           (store          ) [ 00000000000000000000000000000000000000000000000000000]
acc_addr_27           (getelementptr  ) [ 00000000000000000000000000000000000000000000000000000]
store_ln148           (store          ) [ 00000000000000000000000000000000000000000000000000000]
acc_addr_28           (getelementptr  ) [ 00000000000000000000000000000000000000000000000000000]
store_ln148           (store          ) [ 00000000000000000000000000000000000000000000000000000]
acc_addr_29           (getelementptr  ) [ 00000000000000000000000000000000000000000000000000000]
store_ln148           (store          ) [ 00000000000000000000000000000000000000000000000000000]
acc_addr_30           (getelementptr  ) [ 00000000000000000000000000000000000000000000000000000]
store_ln148           (store          ) [ 00000000000000000000000000000000000000000000000000000]
specmemcore_ln136     (specmemcore    ) [ 00000000000000000000000000000000000000000000000000000]
specmemcore_ln136     (specmemcore    ) [ 00000000000000000000000000000000000000000000000000000]
specmemcore_ln136     (specmemcore    ) [ 00000000000000000000000000000000000000000000000000000]
specmemcore_ln136     (specmemcore    ) [ 00000000000000000000000000000000000000000000000000000]
specmemcore_ln136     (specmemcore    ) [ 00000000000000000000000000000000000000000000000000000]
specmemcore_ln136     (specmemcore    ) [ 00000000000000000000000000000000000000000000000000000]
specmemcore_ln136     (specmemcore    ) [ 00000000000000000000000000000000000000000000000000000]
specmemcore_ln136     (specmemcore    ) [ 00000000000000000000000000000000000000000000000000000]
specmemcore_ln136     (specmemcore    ) [ 00000000000000000000000000000000000000000000000000000]
specmemcore_ln136     (specmemcore    ) [ 00000000000000000000000000000000000000000000000000000]
specmemcore_ln136     (specmemcore    ) [ 00000000000000000000000000000000000000000000000000000]
specmemcore_ln136     (specmemcore    ) [ 00000000000000000000000000000000000000000000000000000]
specmemcore_ln136     (specmemcore    ) [ 00000000000000000000000000000000000000000000000000000]
specmemcore_ln136     (specmemcore    ) [ 00000000000000000000000000000000000000000000000000000]
specmemcore_ln136     (specmemcore    ) [ 00000000000000000000000000000000000000000000000000000]
specmemcore_ln136     (specmemcore    ) [ 00000000000000000000000000000000000000000000000000000]
specmemcore_ln138     (specmemcore    ) [ 00000000000000000000000000000000000000000000000000000]
acc_addr_31           (getelementptr  ) [ 00000000000000000000000000000000000000000000000000000]
store_ln148           (store          ) [ 00000000000000000000000000000000000000000000000000000]
br_ln153              (br             ) [ 00000000000000000000000000000000000000000000000000000]
KER_size_0            (mul            ) [ 00000000000000000000000000000000000000000100000000000]
specfucore_ln211      (specfucore     ) [ 00000000000000000000000000000000000000000000000000000]
empty_16              (wait           ) [ 00000000000000000000000000000000000000000000000000000]
yp                    (alloca         ) [ 00000000000000000000000000000000000000001000011111110]
num_img               (alloca         ) [ 00000000000000000000000000000000000000001000011111110]
indvar_flatten20      (alloca         ) [ 00000000000000000000000000000000000000001000011111110]
IFMDim_curr_load      (load           ) [ 00000000000000000000000000000000000000000000000000000]
pool_out_bound        (partselect     ) [ 00000000000000000000000000000000000000000000011111110]
IFMCH_curr_load       (load           ) [ 00000000000000000000000000000000000000000000011111110]
zext_ln154_1          (zext           ) [ 00000000000000000000000000000000000000000000010000000]
zext_ln154_2          (zext           ) [ 00000000000000000000000000000000000000000000010000000]
zext_ln154_3          (zext           ) [ 00000000000000000000000000000000000000000000010000000]
store_ln0             (store          ) [ 00000000000000000000000000000000000000000000000000000]
store_ln155           (store          ) [ 00000000000000000000000000000000000000000000000000000]
store_ln156           (store          ) [ 00000000000000000000000000000000000000000000000000000]
KER_size_1            (mul            ) [ 00000000000000000000000000000000000000000010000000000]
specfucore_ln212      (specfucore     ) [ 00000000000000000000000000000000000000000000000000000]
KER_bound             (mul            ) [ 00000000000000000000000000000000000000000001100000000]
specfucore_ln213      (specfucore     ) [ 00000000000000000000000000000000000000000000000000000]
rbegin8               (specregionbegin) [ 00000000000000000000000000000000000000000000000000000]
rend9                 (specregionend  ) [ 00000000000000000000000000000000000000000000000000000]
rbegin6               (specregionbegin) [ 00000000000000000000000000000000000000000000000000000]
rend7                 (specregionend  ) [ 00000000000000000000000000000000000000000000000000000]
rbegin                (specregionbegin) [ 00000000000000000000000000000000000000000000000000000]
rend                  (specregionend  ) [ 00000000000000000000000000000000000000000000000000000]
call_ln210            (call           ) [ 00000000000000000000000000000000000000000000000000000]
br_ln0                (br             ) [ 00000000000000000000000000000000000000000000000000000]
zext_ln154            (zext           ) [ 00000000000000000000000000000000000000000000000000000]
sub                   (add            ) [ 00000000000000000000000000000000000000000000001111110]
sub156                (add            ) [ 00000000000000000000000000000000000000000000001111110]
sub162                (add            ) [ 00000000000000000000000000000000000000000000001111110]
tmp_3                 (bitconcatenate ) [ 00000000000000000000000000000000000000000000001111110]
tmp_5                 (bitconcatenate ) [ 00000000000000000000000000000000000000000000001111110]
mul_ln154             (mul            ) [ 00000000000000000000000000000000000000000000001111110]
mul_ln154_1           (mul            ) [ 00000000000000000000000000000000000000000000001111110]
br_ln155              (br             ) [ 00000000000000000000000000000000000000000000000000000]
indvar_flatten20_load (load           ) [ 00000000000000000000000000000000000000000000000000000]
icmp_ln155            (icmp           ) [ 00000000000000000000000000000000000000000000001111110]
add_ln155             (add            ) [ 00000000000000000000000000000000000000000000000111100]
br_ln155              (br             ) [ 00000000000000000000000000000000000000000000000000000]
yp_load               (load           ) [ 00000000000000000000000000000000000000000000000000000]
num_img_load          (load           ) [ 00000000000000000000000000000000000000000000000000000]
specloopname_ln0      (specloopname   ) [ 00000000000000000000000000000000000000000000000000000]
icmp_ln156            (icmp           ) [ 00000000000000000000000000000000000000000000000000000]
select_ln155          (select         ) [ 00000000000000000000000000000000000000000000000111100]
add_ln155_1           (add            ) [ 00000000000000000000000000000000000000000000000000000]
cmp155_not_mid1       (icmp           ) [ 00000000000000000000000000000000000000000000000000000]
cmp155_not29          (icmp           ) [ 00000000000000000000000000000000000000000000000000000]
select_ln155_1        (select         ) [ 00000000000000000000000000000000000000000000000111110]
select_ln155_2        (select         ) [ 00000000000000000000000000000000000000000000000111100]
zext_ln156            (zext           ) [ 00000000000000000000000000000000000000000000000111100]
br_ln157              (br             ) [ 00000000000000000000000000000000000000000000001111110]
br_ln0                (br             ) [ 00000000000000000000000000000000000000000000000000000]
indvar_flatten6       (phi            ) [ 00000000000000000000000000000000000000000000000100000]
xp                    (phi            ) [ 00000000000000000000000000000000000000000000000100000]
icmp_ln157            (icmp           ) [ 00000000000000000000000000000000000000000000001111110]
add_ln157             (add            ) [ 00000000000000000000000000000000000000000000001111110]
br_ln157              (br             ) [ 00000000000000000000000000000000000000000000000000000]
icmp_ln158            (icmp           ) [ 00000000000000000000000000000000000000000000000000000]
select_ln157          (select         ) [ 00000000000000000000000000000000000000000000000000000]
empty                 (wait           ) [ 00000000000000000000000000000000000000000000000000000]
trunc_ln158           (trunc          ) [ 00000000000000000000000000000000000000000000000011100]
add_ln158             (add            ) [ 00000000000000000000000000000000000000000000001111110]
cmp157_not            (icmp           ) [ 00000000000000000000000000000000000000000000000000010]
empty_15              (wait           ) [ 00000000000000000000000000000000000000000000000000000]
yp_1                  (add            ) [ 00000000000000000000000000000000000000000000000000000]
store_ln155           (store          ) [ 00000000000000000000000000000000000000000000000000000]
store_ln155           (store          ) [ 00000000000000000000000000000000000000000000000000000]
store_ln156           (store          ) [ 00000000000000000000000000000000000000000000000000000]
call_ln154            (call           ) [ 00000000000000000000000000000000000000000000000000000]
specloopname_ln0      (specloopname   ) [ 00000000000000000000000000000000000000000000000000000]
call_ln158            (call           ) [ 00000000000000000000000000000000000000000000000000000]
br_ln158              (br             ) [ 00000000000000000000000000000000000000000000001111110]
call_ln154            (call           ) [ 00000000000000000000000000000000000000000000000000000]
br_ln156              (br             ) [ 00000000000000000000000000000000000000000000000000000]
ret_ln221             (ret            ) [ 00000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="IFMCH_curr">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IFMCH_curr"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="IFMDim_curr">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IFMDim_curr"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i64P128A"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P128A"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFUCore"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i33.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_155_4_VITIS_LOOP_156_5_str"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_157_6_VITIS_LOOP_158_7_str"/></StgValue>
</bind>
</comp>

<comp id="154" class="1004" name="buf_alloca_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="buf_1_alloca_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_1/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="buf_2_alloca_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="buf_3_alloca_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_3/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="buf_4_alloca_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_4/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="buf_5_alloca_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_5/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="buf_6_alloca_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_6/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="buf_7_alloca_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_7/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="buf_8_alloca_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_8/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="buf_9_alloca_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_9/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="buf_10_alloca_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_10/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="buf_11_alloca_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_11/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="buf_12_alloca_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_12/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="buf_13_alloca_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_13/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="buf_14_alloca_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_14/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="buf_15_alloca_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_15/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="acc_alloca_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="yp_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="yp/40 "/>
</bind>
</comp>

<comp id="226" class="1004" name="num_img_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="num_img/40 "/>
</bind>
</comp>

<comp id="230" class="1004" name="indvar_flatten20_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten20/40 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="64" slack="0"/>
<pin id="236" dir="0" index="1" bw="64" slack="0"/>
<pin id="237" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_r_read/1 in_r_read_1/2 in_r_read_2/3 in_r_read_3/4 in_r_read_4/5 in_r_read_5/6 in_r_read_6/7 in_r_read_7/8 "/>
</bind>
</comp>

<comp id="240" class="1004" name="grp_write_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="0" slack="0"/>
<pin id="242" dir="0" index="1" bw="64" slack="0"/>
<pin id="243" dir="0" index="2" bw="64" slack="0"/>
<pin id="244" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln88/1 write_ln92/2 write_ln96/3 write_ln100/4 write_ln104/5 write_ln108/6 write_ln112/7 write_ln116/8 "/>
</bind>
</comp>

<comp id="248" class="1004" name="acc_addr_gep_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="1" slack="0"/>
<pin id="252" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr/9 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_access_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="257" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="258" dir="0" index="2" bw="0" slack="0"/>
<pin id="260" dir="0" index="4" bw="5" slack="0"/>
<pin id="261" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="262" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="263" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln148/9 store_ln148/10 store_ln148/11 store_ln148/12 store_ln148/13 store_ln148/14 store_ln148/15 store_ln148/16 store_ln148/17 store_ln148/18 store_ln148/19 store_ln148/20 store_ln148/21 store_ln148/22 store_ln148/23 store_ln148/24 store_ln148/25 store_ln148/26 store_ln148/27 store_ln148/28 store_ln148/29 store_ln148/30 store_ln148/31 store_ln148/32 store_ln148/33 store_ln148/34 store_ln148/35 store_ln148/36 store_ln148/37 store_ln148/38 store_ln148/39 store_ln148/40 "/>
</bind>
</comp>

<comp id="266" class="1004" name="acc_addr_1_gep_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="0" index="2" bw="1" slack="0"/>
<pin id="270" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_1/10 "/>
</bind>
</comp>

<comp id="274" class="1004" name="acc_addr_2_gep_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="0" index="2" bw="3" slack="0"/>
<pin id="278" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_2/11 "/>
</bind>
</comp>

<comp id="282" class="1004" name="acc_addr_3_gep_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="0" index="2" bw="3" slack="0"/>
<pin id="286" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_3/12 "/>
</bind>
</comp>

<comp id="290" class="1004" name="acc_addr_4_gep_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="0" index="2" bw="4" slack="0"/>
<pin id="294" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_4/13 "/>
</bind>
</comp>

<comp id="298" class="1004" name="acc_addr_5_gep_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="0" index="2" bw="4" slack="0"/>
<pin id="302" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_5/14 "/>
</bind>
</comp>

<comp id="306" class="1004" name="acc_addr_6_gep_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="0" index="2" bw="4" slack="0"/>
<pin id="310" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_6/15 "/>
</bind>
</comp>

<comp id="314" class="1004" name="acc_addr_7_gep_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="0" index="2" bw="4" slack="0"/>
<pin id="318" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_7/16 "/>
</bind>
</comp>

<comp id="322" class="1004" name="acc_addr_8_gep_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="0" index="2" bw="5" slack="0"/>
<pin id="326" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_8/17 "/>
</bind>
</comp>

<comp id="330" class="1004" name="acc_addr_9_gep_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="0" index="2" bw="5" slack="0"/>
<pin id="334" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_9/18 "/>
</bind>
</comp>

<comp id="338" class="1004" name="acc_addr_10_gep_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="0" index="2" bw="5" slack="0"/>
<pin id="342" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_10/19 "/>
</bind>
</comp>

<comp id="346" class="1004" name="acc_addr_11_gep_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="0" index="2" bw="5" slack="0"/>
<pin id="350" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_11/20 "/>
</bind>
</comp>

<comp id="354" class="1004" name="acc_addr_12_gep_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="0" index="2" bw="5" slack="0"/>
<pin id="358" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_12/21 "/>
</bind>
</comp>

<comp id="362" class="1004" name="acc_addr_13_gep_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="0" index="2" bw="5" slack="0"/>
<pin id="366" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_13/22 "/>
</bind>
</comp>

<comp id="370" class="1004" name="acc_addr_14_gep_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="0" index="2" bw="5" slack="0"/>
<pin id="374" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_14/23 "/>
</bind>
</comp>

<comp id="378" class="1004" name="acc_addr_15_gep_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="0" index="2" bw="5" slack="0"/>
<pin id="382" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_15/24 "/>
</bind>
</comp>

<comp id="386" class="1004" name="acc_addr_16_gep_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="0" index="2" bw="6" slack="0"/>
<pin id="390" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_16/25 "/>
</bind>
</comp>

<comp id="394" class="1004" name="acc_addr_17_gep_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="0" index="2" bw="6" slack="0"/>
<pin id="398" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_17/26 "/>
</bind>
</comp>

<comp id="402" class="1004" name="acc_addr_18_gep_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="0" index="2" bw="6" slack="0"/>
<pin id="406" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_18/27 "/>
</bind>
</comp>

<comp id="410" class="1004" name="acc_addr_19_gep_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="0" index="2" bw="6" slack="0"/>
<pin id="414" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_19/28 "/>
</bind>
</comp>

<comp id="418" class="1004" name="acc_addr_20_gep_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="0" index="2" bw="6" slack="0"/>
<pin id="422" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_20/29 "/>
</bind>
</comp>

<comp id="426" class="1004" name="acc_addr_21_gep_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="428" dir="0" index="1" bw="1" slack="0"/>
<pin id="429" dir="0" index="2" bw="6" slack="0"/>
<pin id="430" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_21/30 "/>
</bind>
</comp>

<comp id="434" class="1004" name="acc_addr_22_gep_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="0" index="2" bw="6" slack="0"/>
<pin id="438" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_22/31 "/>
</bind>
</comp>

<comp id="442" class="1004" name="acc_addr_23_gep_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="0" index="2" bw="6" slack="0"/>
<pin id="446" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_23/32 "/>
</bind>
</comp>

<comp id="450" class="1004" name="acc_addr_24_gep_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="452" dir="0" index="1" bw="1" slack="0"/>
<pin id="453" dir="0" index="2" bw="6" slack="0"/>
<pin id="454" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_24/33 "/>
</bind>
</comp>

<comp id="458" class="1004" name="acc_addr_25_gep_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="0" index="2" bw="6" slack="0"/>
<pin id="462" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_25/34 "/>
</bind>
</comp>

<comp id="466" class="1004" name="acc_addr_26_gep_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="0" index="2" bw="6" slack="0"/>
<pin id="470" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_26/35 "/>
</bind>
</comp>

<comp id="474" class="1004" name="acc_addr_27_gep_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="0" index="2" bw="6" slack="0"/>
<pin id="478" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_27/36 "/>
</bind>
</comp>

<comp id="482" class="1004" name="acc_addr_28_gep_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="484" dir="0" index="1" bw="1" slack="0"/>
<pin id="485" dir="0" index="2" bw="6" slack="0"/>
<pin id="486" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_28/37 "/>
</bind>
</comp>

<comp id="490" class="1004" name="acc_addr_29_gep_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="0" index="2" bw="6" slack="0"/>
<pin id="494" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_29/38 "/>
</bind>
</comp>

<comp id="498" class="1004" name="acc_addr_30_gep_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="500" dir="0" index="1" bw="1" slack="0"/>
<pin id="501" dir="0" index="2" bw="6" slack="0"/>
<pin id="502" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_30/39 "/>
</bind>
</comp>

<comp id="506" class="1004" name="acc_addr_31_gep_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="508" dir="0" index="1" bw="1" slack="0"/>
<pin id="509" dir="0" index="2" bw="6" slack="0"/>
<pin id="510" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_31/40 "/>
</bind>
</comp>

<comp id="514" class="1005" name="indvar_flatten6_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="1"/>
<pin id="516" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten6 (phireg) "/>
</bind>
</comp>

<comp id="518" class="1004" name="indvar_flatten6_phi_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="1"/>
<pin id="520" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="521" dir="0" index="2" bw="32" slack="0"/>
<pin id="522" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="523" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten6/47 "/>
</bind>
</comp>

<comp id="525" class="1005" name="xp_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="31" slack="1"/>
<pin id="527" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="xp (phireg) "/>
</bind>
</comp>

<comp id="529" class="1004" name="xp_phi_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="1"/>
<pin id="531" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="532" dir="0" index="2" bw="31" slack="0"/>
<pin id="533" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="534" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="xp/47 "/>
</bind>
</comp>

<comp id="536" class="1004" name="grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="0" slack="0"/>
<pin id="538" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="539" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="540" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="541" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="542" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="543" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="544" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="545" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="546" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="547" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="548" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="549" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="550" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="551" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="552" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="553" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="554" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/9 "/>
</bind>
</comp>

<comp id="556" class="1004" name="grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="0" slack="0"/>
<pin id="558" dir="0" index="1" bw="32" slack="1"/>
<pin id="559" dir="0" index="2" bw="64" slack="0"/>
<pin id="560" dir="0" index="3" bw="64" slack="0"/>
<pin id="561" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln210/43 "/>
</bind>
</comp>

<comp id="565" class="1004" name="grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="0" slack="0"/>
<pin id="567" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="568" dir="0" index="2" bw="33" slack="2"/>
<pin id="569" dir="0" index="3" bw="64" slack="0"/>
<pin id="570" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="571" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln154/47 "/>
</bind>
</comp>

<comp id="574" class="1004" name="grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="0" slack="0"/>
<pin id="576" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="577" dir="0" index="2" bw="63" slack="2"/>
<pin id="578" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="579" dir="0" index="4" bw="32" slack="2"/>
<pin id="580" dir="0" index="5" bw="1" slack="0"/>
<pin id="581" dir="0" index="6" bw="1" slack="1"/>
<pin id="582" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="583" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="584" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="585" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="586" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="587" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="588" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="589" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="590" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="591" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="592" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="593" dir="0" index="18" bw="32" slack="2147483647"/>
<pin id="594" dir="0" index="19" bw="32" slack="2147483647"/>
<pin id="595" dir="0" index="20" bw="32" slack="2147483647"/>
<pin id="596" dir="0" index="21" bw="32" slack="2147483647"/>
<pin id="597" dir="0" index="22" bw="32" slack="2147483647"/>
<pin id="598" dir="0" index="23" bw="32" slack="2"/>
<pin id="599" dir="0" index="24" bw="64" slack="0"/>
<pin id="600" dir="1" index="25" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln154/47 "/>
</bind>
</comp>

<comp id="603" class="1004" name="grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="0" slack="0"/>
<pin id="605" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="606" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="607" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="608" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="609" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="610" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="611" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="612" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="613" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="614" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="615" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="616" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="617" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="618" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="619" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="620" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="621" dir="0" index="17" bw="4" slack="2"/>
<pin id="622" dir="0" index="18" bw="32" slack="2147483647"/>
<pin id="623" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln158/49 "/>
</bind>
</comp>

<comp id="625" class="1004" name="grp_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="31" slack="0"/>
<pin id="627" dir="0" index="1" bw="32" slack="0"/>
<pin id="628" dir="1" index="2" bw="63" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln154/40 "/>
</bind>
</comp>

<comp id="629" class="1004" name="grp_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="32" slack="0"/>
<pin id="631" dir="0" index="1" bw="31" slack="0"/>
<pin id="632" dir="1" index="2" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln154_1/40 "/>
</bind>
</comp>

<comp id="633" class="1005" name="reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="64" slack="1"/>
<pin id="635" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="in_r_read in_r_read_1 in_r_read_2 in_r_read_3 in_r_read_4 in_r_read_5 in_r_read_6 in_r_read_7 "/>
</bind>
</comp>

<comp id="638" class="1004" name="valIn_data_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="64" slack="0"/>
<pin id="640" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="valIn_data/1 "/>
</bind>
</comp>

<comp id="642" class="1004" name="valIn_data_1_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="64" slack="0"/>
<pin id="644" dir="1" index="1" bw="32" slack="38"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="valIn_data_1/2 "/>
</bind>
</comp>

<comp id="646" class="1004" name="valIn_data_2_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="64" slack="0"/>
<pin id="648" dir="1" index="1" bw="32" slack="37"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="valIn_data_2/3 "/>
</bind>
</comp>

<comp id="650" class="1004" name="valIn_data_3_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="64" slack="0"/>
<pin id="652" dir="1" index="1" bw="32" slack="38"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="valIn_data_3/4 "/>
</bind>
</comp>

<comp id="654" class="1004" name="valIn_data_4_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="64" slack="0"/>
<pin id="656" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="valIn_data_4/6 "/>
</bind>
</comp>

<comp id="658" class="1004" name="valIn_data_5_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="64" slack="0"/>
<pin id="660" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="valIn_data_5/7 "/>
</bind>
</comp>

<comp id="662" class="1004" name="icmp_ln125_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="32" slack="8"/>
<pin id="664" dir="0" index="1" bw="32" slack="0"/>
<pin id="665" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln125/9 "/>
</bind>
</comp>

<comp id="667" class="1004" name="store_ln127_store_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="32" slack="3"/>
<pin id="669" dir="0" index="1" bw="32" slack="0"/>
<pin id="670" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln127/9 "/>
</bind>
</comp>

<comp id="672" class="1004" name="store_ln128_store_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="32" slack="2"/>
<pin id="674" dir="0" index="1" bw="32" slack="0"/>
<pin id="675" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln128/9 "/>
</bind>
</comp>

<comp id="677" class="1004" name="icmp_ln153_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="32" slack="8"/>
<pin id="679" dir="0" index="1" bw="32" slack="0"/>
<pin id="680" dir="1" index="2" bw="1" slack="31"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln153/9 "/>
</bind>
</comp>

<comp id="682" class="1004" name="KER_size_0_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="32" slack="34"/>
<pin id="684" dir="0" index="1" bw="32" slack="37"/>
<pin id="685" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="KER_size_0/40 "/>
</bind>
</comp>

<comp id="686" class="1004" name="IFMDim_curr_load_load_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="32" slack="0"/>
<pin id="688" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="IFMDim_curr_load/40 "/>
</bind>
</comp>

<comp id="690" class="1004" name="pool_out_bound_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="31" slack="0"/>
<pin id="692" dir="0" index="1" bw="32" slack="0"/>
<pin id="693" dir="0" index="2" bw="1" slack="0"/>
<pin id="694" dir="0" index="3" bw="6" slack="0"/>
<pin id="695" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pool_out_bound/40 "/>
</bind>
</comp>

<comp id="700" class="1004" name="IFMCH_curr_load_load_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="32" slack="0"/>
<pin id="702" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="IFMCH_curr_load/40 "/>
</bind>
</comp>

<comp id="704" class="1004" name="zext_ln154_1_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="31" slack="0"/>
<pin id="706" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln154_1/40 "/>
</bind>
</comp>

<comp id="710" class="1004" name="zext_ln154_2_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="32" slack="0"/>
<pin id="712" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln154_2/40 "/>
</bind>
</comp>

<comp id="715" class="1004" name="zext_ln154_3_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="32" slack="38"/>
<pin id="717" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln154_3/40 "/>
</bind>
</comp>

<comp id="719" class="1004" name="store_ln0_store_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="1" slack="0"/>
<pin id="721" dir="0" index="1" bw="63" slack="0"/>
<pin id="722" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/40 "/>
</bind>
</comp>

<comp id="724" class="1004" name="store_ln155_store_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="1" slack="0"/>
<pin id="726" dir="0" index="1" bw="32" slack="0"/>
<pin id="727" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln155/40 "/>
</bind>
</comp>

<comp id="729" class="1004" name="store_ln156_store_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="1" slack="0"/>
<pin id="731" dir="0" index="1" bw="31" slack="0"/>
<pin id="732" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln156/40 "/>
</bind>
</comp>

<comp id="734" class="1004" name="KER_size_1_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="32" slack="1"/>
<pin id="736" dir="0" index="1" bw="32" slack="38"/>
<pin id="737" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="KER_size_1/41 "/>
</bind>
</comp>

<comp id="738" class="1004" name="KER_bound_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="32" slack="1"/>
<pin id="740" dir="0" index="1" bw="32" slack="38"/>
<pin id="741" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="KER_bound/42 "/>
</bind>
</comp>

<comp id="742" class="1004" name="zext_ln154_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="31" slack="1"/>
<pin id="744" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln154/45 "/>
</bind>
</comp>

<comp id="745" class="1004" name="sub_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="32" slack="39"/>
<pin id="747" dir="0" index="1" bw="1" slack="0"/>
<pin id="748" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub/45 "/>
</bind>
</comp>

<comp id="750" class="1004" name="sub156_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="31" slack="0"/>
<pin id="752" dir="0" index="1" bw="1" slack="0"/>
<pin id="753" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub156/45 "/>
</bind>
</comp>

<comp id="756" class="1004" name="sub162_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="758" dir="0" index="1" bw="1" slack="0"/>
<pin id="759" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub162/45 "/>
</bind>
</comp>

<comp id="761" class="1004" name="tmp_3_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="33" slack="0"/>
<pin id="763" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="764" dir="0" index="2" bw="1" slack="0"/>
<pin id="765" dir="1" index="3" bw="33" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/45 "/>
</bind>
</comp>

<comp id="768" class="1004" name="tmp_5_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="32" slack="0"/>
<pin id="770" dir="0" index="1" bw="31" slack="1"/>
<pin id="771" dir="0" index="2" bw="1" slack="0"/>
<pin id="772" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/45 "/>
</bind>
</comp>

<comp id="775" class="1004" name="indvar_flatten20_load_load_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="63" slack="2"/>
<pin id="777" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten20_load/46 "/>
</bind>
</comp>

<comp id="778" class="1004" name="icmp_ln155_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="63" slack="0"/>
<pin id="780" dir="0" index="1" bw="63" slack="1"/>
<pin id="781" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln155/46 "/>
</bind>
</comp>

<comp id="783" class="1004" name="add_ln155_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="63" slack="0"/>
<pin id="785" dir="0" index="1" bw="1" slack="0"/>
<pin id="786" dir="1" index="2" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln155/46 "/>
</bind>
</comp>

<comp id="789" class="1004" name="yp_load_load_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="31" slack="2"/>
<pin id="791" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="yp_load/46 "/>
</bind>
</comp>

<comp id="792" class="1004" name="num_img_load_load_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="32" slack="2"/>
<pin id="794" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="num_img_load/46 "/>
</bind>
</comp>

<comp id="795" class="1004" name="icmp_ln156_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="31" slack="0"/>
<pin id="797" dir="0" index="1" bw="31" slack="2"/>
<pin id="798" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln156/46 "/>
</bind>
</comp>

<comp id="800" class="1004" name="select_ln155_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="1" slack="0"/>
<pin id="802" dir="0" index="1" bw="31" slack="0"/>
<pin id="803" dir="0" index="2" bw="31" slack="0"/>
<pin id="804" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln155/46 "/>
</bind>
</comp>

<comp id="808" class="1004" name="add_ln155_1_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="32" slack="0"/>
<pin id="810" dir="0" index="1" bw="1" slack="0"/>
<pin id="811" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln155_1/46 "/>
</bind>
</comp>

<comp id="814" class="1004" name="cmp155_not_mid1_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="32" slack="0"/>
<pin id="816" dir="0" index="1" bw="32" slack="1"/>
<pin id="817" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp155_not_mid1/46 "/>
</bind>
</comp>

<comp id="819" class="1004" name="cmp155_not29_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="32" slack="0"/>
<pin id="821" dir="0" index="1" bw="32" slack="1"/>
<pin id="822" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp155_not29/46 "/>
</bind>
</comp>

<comp id="824" class="1004" name="select_ln155_1_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="1" slack="0"/>
<pin id="826" dir="0" index="1" bw="1" slack="0"/>
<pin id="827" dir="0" index="2" bw="1" slack="0"/>
<pin id="828" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln155_1/46 "/>
</bind>
</comp>

<comp id="832" class="1004" name="select_ln155_2_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="1" slack="0"/>
<pin id="834" dir="0" index="1" bw="32" slack="0"/>
<pin id="835" dir="0" index="2" bw="32" slack="0"/>
<pin id="836" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln155_2/46 "/>
</bind>
</comp>

<comp id="840" class="1004" name="zext_ln156_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="31" slack="0"/>
<pin id="842" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln156/46 "/>
</bind>
</comp>

<comp id="844" class="1004" name="icmp_ln157_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="32" slack="0"/>
<pin id="846" dir="0" index="1" bw="32" slack="2"/>
<pin id="847" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln157/47 "/>
</bind>
</comp>

<comp id="849" class="1004" name="add_ln157_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="32" slack="0"/>
<pin id="851" dir="0" index="1" bw="1" slack="0"/>
<pin id="852" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln157/47 "/>
</bind>
</comp>

<comp id="855" class="1004" name="icmp_ln158_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="31" slack="0"/>
<pin id="857" dir="0" index="1" bw="31" slack="3"/>
<pin id="858" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln158/47 "/>
</bind>
</comp>

<comp id="860" class="1004" name="select_ln157_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="1" slack="0"/>
<pin id="862" dir="0" index="1" bw="31" slack="0"/>
<pin id="863" dir="0" index="2" bw="31" slack="0"/>
<pin id="864" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln157/47 "/>
</bind>
</comp>

<comp id="868" class="1004" name="trunc_ln158_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="31" slack="0"/>
<pin id="870" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln158/47 "/>
</bind>
</comp>

<comp id="872" class="1004" name="add_ln158_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="31" slack="0"/>
<pin id="874" dir="0" index="1" bw="1" slack="0"/>
<pin id="875" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln158/47 "/>
</bind>
</comp>

<comp id="878" class="1004" name="cmp157_not_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="32" slack="1"/>
<pin id="880" dir="0" index="1" bw="32" slack="2"/>
<pin id="881" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp157_not/47 "/>
</bind>
</comp>

<comp id="883" class="1004" name="yp_1_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="31" slack="1"/>
<pin id="885" dir="0" index="1" bw="1" slack="0"/>
<pin id="886" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="yp_1/47 "/>
</bind>
</comp>

<comp id="888" class="1004" name="store_ln155_store_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="63" slack="1"/>
<pin id="890" dir="0" index="1" bw="63" slack="3"/>
<pin id="891" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln155/47 "/>
</bind>
</comp>

<comp id="892" class="1004" name="store_ln155_store_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="32" slack="1"/>
<pin id="894" dir="0" index="1" bw="32" slack="3"/>
<pin id="895" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln155/47 "/>
</bind>
</comp>

<comp id="896" class="1004" name="store_ln156_store_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="31" slack="0"/>
<pin id="898" dir="0" index="1" bw="31" slack="3"/>
<pin id="899" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln156/47 "/>
</bind>
</comp>

<comp id="901" class="1005" name="valIn_data_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="32" slack="8"/>
<pin id="903" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="valIn_data "/>
</bind>
</comp>

<comp id="907" class="1005" name="valIn_data_1_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="32" slack="38"/>
<pin id="909" dir="1" index="1" bw="32" slack="38"/>
</pin_list>
<bind>
<opset="valIn_data_1 "/>
</bind>
</comp>

<comp id="913" class="1005" name="valIn_data_2_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="32" slack="37"/>
<pin id="915" dir="1" index="1" bw="32" slack="37"/>
</pin_list>
<bind>
<opset="valIn_data_2 "/>
</bind>
</comp>

<comp id="919" class="1005" name="valIn_data_3_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="32" slack="38"/>
<pin id="921" dir="1" index="1" bw="32" slack="38"/>
</pin_list>
<bind>
<opset="valIn_data_3 "/>
</bind>
</comp>

<comp id="924" class="1005" name="valIn_data_4_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="32" slack="3"/>
<pin id="926" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="valIn_data_4 "/>
</bind>
</comp>

<comp id="930" class="1005" name="valIn_data_5_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="32" slack="2"/>
<pin id="932" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="valIn_data_5 "/>
</bind>
</comp>

<comp id="938" class="1005" name="icmp_ln153_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="1" slack="31"/>
<pin id="940" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln153 "/>
</bind>
</comp>

<comp id="942" class="1005" name="KER_size_0_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="32" slack="1"/>
<pin id="944" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="KER_size_0 "/>
</bind>
</comp>

<comp id="947" class="1005" name="yp_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="31" slack="0"/>
<pin id="949" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="yp "/>
</bind>
</comp>

<comp id="954" class="1005" name="num_img_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="32" slack="0"/>
<pin id="956" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="num_img "/>
</bind>
</comp>

<comp id="961" class="1005" name="indvar_flatten20_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="63" slack="0"/>
<pin id="963" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten20 "/>
</bind>
</comp>

<comp id="968" class="1005" name="pool_out_bound_reg_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="31" slack="1"/>
<pin id="970" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="pool_out_bound "/>
</bind>
</comp>

<comp id="979" class="1005" name="zext_ln154_1_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="63" slack="1"/>
<pin id="981" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln154_1 "/>
</bind>
</comp>

<comp id="985" class="1005" name="zext_ln154_2_reg_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="63" slack="1"/>
<pin id="987" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln154_2 "/>
</bind>
</comp>

<comp id="990" class="1005" name="zext_ln154_3_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="63" slack="1"/>
<pin id="992" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln154_3 "/>
</bind>
</comp>

<comp id="995" class="1005" name="KER_size_1_reg_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="32" slack="1"/>
<pin id="997" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="KER_size_1 "/>
</bind>
</comp>

<comp id="1000" class="1005" name="KER_bound_reg_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="32" slack="1"/>
<pin id="1002" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="KER_bound "/>
</bind>
</comp>

<comp id="1005" class="1005" name="sub_reg_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="32" slack="1"/>
<pin id="1007" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub "/>
</bind>
</comp>

<comp id="1011" class="1005" name="sub156_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="32" slack="2"/>
<pin id="1013" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sub156 "/>
</bind>
</comp>

<comp id="1017" class="1005" name="sub162_reg_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="32" slack="2"/>
<pin id="1019" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sub162 "/>
</bind>
</comp>

<comp id="1022" class="1005" name="tmp_3_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="33" slack="2"/>
<pin id="1024" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1027" class="1005" name="tmp_5_reg_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="32" slack="2"/>
<pin id="1029" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1032" class="1005" name="mul_ln154_reg_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="63" slack="2"/>
<pin id="1034" dir="1" index="1" bw="63" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln154 "/>
</bind>
</comp>

<comp id="1037" class="1005" name="mul_ln154_1_reg_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="63" slack="1"/>
<pin id="1039" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln154_1 "/>
</bind>
</comp>

<comp id="1045" class="1005" name="add_ln155_reg_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="63" slack="1"/>
<pin id="1047" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="add_ln155 "/>
</bind>
</comp>

<comp id="1050" class="1005" name="select_ln155_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="31" slack="1"/>
<pin id="1052" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="select_ln155 "/>
</bind>
</comp>

<comp id="1055" class="1005" name="select_ln155_1_reg_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="1" slack="1"/>
<pin id="1057" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="select_ln155_1 "/>
</bind>
</comp>

<comp id="1060" class="1005" name="select_ln155_2_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="32" slack="1"/>
<pin id="1062" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln155_2 "/>
</bind>
</comp>

<comp id="1065" class="1005" name="zext_ln156_reg_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="32" slack="1"/>
<pin id="1067" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln156 "/>
</bind>
</comp>

<comp id="1073" class="1005" name="add_ln157_reg_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="32" slack="0"/>
<pin id="1075" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln157 "/>
</bind>
</comp>

<comp id="1078" class="1005" name="trunc_ln158_reg_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="4" slack="2"/>
<pin id="1080" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln158 "/>
</bind>
</comp>

<comp id="1083" class="1005" name="add_ln158_reg_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="31" slack="0"/>
<pin id="1085" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln158 "/>
</bind>
</comp>

<comp id="1088" class="1005" name="cmp157_not_reg_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="1" slack="1"/>
<pin id="1090" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp157_not "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="157"><net_src comp="8" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="8" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="8" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="8" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="8" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="8" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="8" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="8" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="8" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="8" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="8" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="8" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="8" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="8" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="8" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="8" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="8" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="30" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="30" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="30" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="238"><net_src comp="10" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="0" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="245"><net_src comp="12" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="2" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="234" pin="2"/><net_sink comp="240" pin=2"/></net>

<net id="253"><net_src comp="38" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="254"><net_src comp="38" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="264"><net_src comp="40" pin="0"/><net_sink comp="255" pin=4"/></net>

<net id="265"><net_src comp="248" pin="3"/><net_sink comp="255" pin=2"/></net>

<net id="271"><net_src comp="38" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="272"><net_src comp="8" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="273"><net_src comp="266" pin="3"/><net_sink comp="255" pin=2"/></net>

<net id="279"><net_src comp="38" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="280"><net_src comp="42" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="281"><net_src comp="274" pin="3"/><net_sink comp="255" pin=2"/></net>

<net id="287"><net_src comp="38" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="288"><net_src comp="44" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="289"><net_src comp="282" pin="3"/><net_sink comp="255" pin=2"/></net>

<net id="295"><net_src comp="38" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="296"><net_src comp="46" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="297"><net_src comp="290" pin="3"/><net_sink comp="255" pin=2"/></net>

<net id="303"><net_src comp="38" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="304"><net_src comp="48" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="305"><net_src comp="298" pin="3"/><net_sink comp="255" pin=2"/></net>

<net id="311"><net_src comp="38" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="312"><net_src comp="50" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="313"><net_src comp="306" pin="3"/><net_sink comp="255" pin=2"/></net>

<net id="319"><net_src comp="38" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="320"><net_src comp="52" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="321"><net_src comp="314" pin="3"/><net_sink comp="255" pin=2"/></net>

<net id="327"><net_src comp="38" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="328"><net_src comp="54" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="329"><net_src comp="322" pin="3"/><net_sink comp="255" pin=2"/></net>

<net id="335"><net_src comp="38" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="336"><net_src comp="56" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="337"><net_src comp="330" pin="3"/><net_sink comp="255" pin=2"/></net>

<net id="343"><net_src comp="38" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="344"><net_src comp="58" pin="0"/><net_sink comp="338" pin=2"/></net>

<net id="345"><net_src comp="338" pin="3"/><net_sink comp="255" pin=2"/></net>

<net id="351"><net_src comp="38" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="352"><net_src comp="60" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="353"><net_src comp="346" pin="3"/><net_sink comp="255" pin=2"/></net>

<net id="359"><net_src comp="38" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="360"><net_src comp="62" pin="0"/><net_sink comp="354" pin=2"/></net>

<net id="361"><net_src comp="354" pin="3"/><net_sink comp="255" pin=2"/></net>

<net id="367"><net_src comp="38" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="368"><net_src comp="64" pin="0"/><net_sink comp="362" pin=2"/></net>

<net id="369"><net_src comp="362" pin="3"/><net_sink comp="255" pin=2"/></net>

<net id="375"><net_src comp="38" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="376"><net_src comp="66" pin="0"/><net_sink comp="370" pin=2"/></net>

<net id="377"><net_src comp="370" pin="3"/><net_sink comp="255" pin=2"/></net>

<net id="383"><net_src comp="38" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="384"><net_src comp="68" pin="0"/><net_sink comp="378" pin=2"/></net>

<net id="385"><net_src comp="378" pin="3"/><net_sink comp="255" pin=2"/></net>

<net id="391"><net_src comp="38" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="392"><net_src comp="70" pin="0"/><net_sink comp="386" pin=2"/></net>

<net id="393"><net_src comp="386" pin="3"/><net_sink comp="255" pin=2"/></net>

<net id="399"><net_src comp="38" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="400"><net_src comp="72" pin="0"/><net_sink comp="394" pin=2"/></net>

<net id="401"><net_src comp="394" pin="3"/><net_sink comp="255" pin=2"/></net>

<net id="407"><net_src comp="38" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="408"><net_src comp="74" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="409"><net_src comp="402" pin="3"/><net_sink comp="255" pin=2"/></net>

<net id="415"><net_src comp="38" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="416"><net_src comp="76" pin="0"/><net_sink comp="410" pin=2"/></net>

<net id="417"><net_src comp="410" pin="3"/><net_sink comp="255" pin=2"/></net>

<net id="423"><net_src comp="38" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="424"><net_src comp="78" pin="0"/><net_sink comp="418" pin=2"/></net>

<net id="425"><net_src comp="418" pin="3"/><net_sink comp="255" pin=2"/></net>

<net id="431"><net_src comp="38" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="432"><net_src comp="80" pin="0"/><net_sink comp="426" pin=2"/></net>

<net id="433"><net_src comp="426" pin="3"/><net_sink comp="255" pin=2"/></net>

<net id="439"><net_src comp="38" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="440"><net_src comp="82" pin="0"/><net_sink comp="434" pin=2"/></net>

<net id="441"><net_src comp="434" pin="3"/><net_sink comp="255" pin=2"/></net>

<net id="447"><net_src comp="38" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="448"><net_src comp="84" pin="0"/><net_sink comp="442" pin=2"/></net>

<net id="449"><net_src comp="442" pin="3"/><net_sink comp="255" pin=2"/></net>

<net id="455"><net_src comp="38" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="456"><net_src comp="86" pin="0"/><net_sink comp="450" pin=2"/></net>

<net id="457"><net_src comp="450" pin="3"/><net_sink comp="255" pin=2"/></net>

<net id="463"><net_src comp="38" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="464"><net_src comp="88" pin="0"/><net_sink comp="458" pin=2"/></net>

<net id="465"><net_src comp="458" pin="3"/><net_sink comp="255" pin=2"/></net>

<net id="471"><net_src comp="38" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="472"><net_src comp="90" pin="0"/><net_sink comp="466" pin=2"/></net>

<net id="473"><net_src comp="466" pin="3"/><net_sink comp="255" pin=2"/></net>

<net id="479"><net_src comp="38" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="480"><net_src comp="92" pin="0"/><net_sink comp="474" pin=2"/></net>

<net id="481"><net_src comp="474" pin="3"/><net_sink comp="255" pin=2"/></net>

<net id="487"><net_src comp="38" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="488"><net_src comp="94" pin="0"/><net_sink comp="482" pin=2"/></net>

<net id="489"><net_src comp="482" pin="3"/><net_sink comp="255" pin=2"/></net>

<net id="495"><net_src comp="38" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="496"><net_src comp="96" pin="0"/><net_sink comp="490" pin=2"/></net>

<net id="497"><net_src comp="490" pin="3"/><net_sink comp="255" pin=2"/></net>

<net id="503"><net_src comp="38" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="504"><net_src comp="98" pin="0"/><net_sink comp="498" pin=2"/></net>

<net id="505"><net_src comp="498" pin="3"/><net_sink comp="255" pin=2"/></net>

<net id="511"><net_src comp="38" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="512"><net_src comp="106" pin="0"/><net_sink comp="506" pin=2"/></net>

<net id="513"><net_src comp="506" pin="3"/><net_sink comp="255" pin=2"/></net>

<net id="517"><net_src comp="20" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="524"><net_src comp="514" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="528"><net_src comp="118" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="535"><net_src comp="525" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="555"><net_src comp="36" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="562"><net_src comp="120" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="563"><net_src comp="0" pin="0"/><net_sink comp="556" pin=2"/></net>

<net id="564"><net_src comp="2" pin="0"/><net_sink comp="556" pin=3"/></net>

<net id="572"><net_src comp="144" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="573"><net_src comp="0" pin="0"/><net_sink comp="565" pin=3"/></net>

<net id="601"><net_src comp="148" pin="0"/><net_sink comp="574" pin=0"/></net>

<net id="602"><net_src comp="2" pin="0"/><net_sink comp="574" pin=24"/></net>

<net id="624"><net_src comp="150" pin="0"/><net_sink comp="603" pin=0"/></net>

<net id="636"><net_src comp="234" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="641"><net_src comp="234" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="645"><net_src comp="234" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="649"><net_src comp="234" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="653"><net_src comp="234" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="657"><net_src comp="234" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="661"><net_src comp="234" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="666"><net_src comp="30" pin="0"/><net_sink comp="662" pin=1"/></net>

<net id="671"><net_src comp="4" pin="0"/><net_sink comp="667" pin=1"/></net>

<net id="676"><net_src comp="6" pin="0"/><net_sink comp="672" pin=1"/></net>

<net id="681"><net_src comp="20" pin="0"/><net_sink comp="677" pin=1"/></net>

<net id="689"><net_src comp="6" pin="0"/><net_sink comp="686" pin=0"/></net>

<net id="696"><net_src comp="112" pin="0"/><net_sink comp="690" pin=0"/></net>

<net id="697"><net_src comp="686" pin="1"/><net_sink comp="690" pin=1"/></net>

<net id="698"><net_src comp="30" pin="0"/><net_sink comp="690" pin=2"/></net>

<net id="699"><net_src comp="114" pin="0"/><net_sink comp="690" pin=3"/></net>

<net id="703"><net_src comp="4" pin="0"/><net_sink comp="700" pin=0"/></net>

<net id="707"><net_src comp="690" pin="4"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="709"><net_src comp="704" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="713"><net_src comp="700" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="625" pin=1"/></net>

<net id="718"><net_src comp="715" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="723"><net_src comp="116" pin="0"/><net_sink comp="719" pin=0"/></net>

<net id="728"><net_src comp="20" pin="0"/><net_sink comp="724" pin=0"/></net>

<net id="733"><net_src comp="118" pin="0"/><net_sink comp="729" pin=0"/></net>

<net id="749"><net_src comp="26" pin="0"/><net_sink comp="745" pin=1"/></net>

<net id="754"><net_src comp="742" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="755"><net_src comp="26" pin="0"/><net_sink comp="750" pin=1"/></net>

<net id="760"><net_src comp="26" pin="0"/><net_sink comp="756" pin=1"/></net>

<net id="766"><net_src comp="132" pin="0"/><net_sink comp="761" pin=0"/></net>

<net id="767"><net_src comp="134" pin="0"/><net_sink comp="761" pin=2"/></net>

<net id="773"><net_src comp="136" pin="0"/><net_sink comp="768" pin=0"/></net>

<net id="774"><net_src comp="134" pin="0"/><net_sink comp="768" pin=2"/></net>

<net id="782"><net_src comp="775" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="787"><net_src comp="775" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="788"><net_src comp="138" pin="0"/><net_sink comp="783" pin=1"/></net>

<net id="799"><net_src comp="789" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="805"><net_src comp="795" pin="2"/><net_sink comp="800" pin=0"/></net>

<net id="806"><net_src comp="118" pin="0"/><net_sink comp="800" pin=1"/></net>

<net id="807"><net_src comp="789" pin="1"/><net_sink comp="800" pin=2"/></net>

<net id="812"><net_src comp="792" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="813"><net_src comp="30" pin="0"/><net_sink comp="808" pin=1"/></net>

<net id="818"><net_src comp="808" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="823"><net_src comp="792" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="829"><net_src comp="795" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="830"><net_src comp="814" pin="2"/><net_sink comp="824" pin=1"/></net>

<net id="831"><net_src comp="819" pin="2"/><net_sink comp="824" pin=2"/></net>

<net id="837"><net_src comp="795" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="838"><net_src comp="808" pin="2"/><net_sink comp="832" pin=1"/></net>

<net id="839"><net_src comp="792" pin="1"/><net_sink comp="832" pin=2"/></net>

<net id="843"><net_src comp="800" pin="3"/><net_sink comp="840" pin=0"/></net>

<net id="848"><net_src comp="518" pin="4"/><net_sink comp="844" pin=0"/></net>

<net id="853"><net_src comp="518" pin="4"/><net_sink comp="849" pin=0"/></net>

<net id="854"><net_src comp="30" pin="0"/><net_sink comp="849" pin=1"/></net>

<net id="859"><net_src comp="529" pin="4"/><net_sink comp="855" pin=0"/></net>

<net id="865"><net_src comp="855" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="866"><net_src comp="118" pin="0"/><net_sink comp="860" pin=1"/></net>

<net id="867"><net_src comp="529" pin="4"/><net_sink comp="860" pin=2"/></net>

<net id="871"><net_src comp="860" pin="3"/><net_sink comp="868" pin=0"/></net>

<net id="876"><net_src comp="860" pin="3"/><net_sink comp="872" pin=0"/></net>

<net id="877"><net_src comp="146" pin="0"/><net_sink comp="872" pin=1"/></net>

<net id="882"><net_src comp="878" pin="2"/><net_sink comp="574" pin=5"/></net>

<net id="887"><net_src comp="146" pin="0"/><net_sink comp="883" pin=1"/></net>

<net id="900"><net_src comp="883" pin="2"/><net_sink comp="896" pin=0"/></net>

<net id="904"><net_src comp="638" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="906"><net_src comp="901" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="910"><net_src comp="642" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="912"><net_src comp="907" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="916"><net_src comp="646" pin="1"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="682" pin=1"/></net>

<net id="918"><net_src comp="913" pin="1"/><net_sink comp="734" pin=1"/></net>

<net id="922"><net_src comp="650" pin="1"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="738" pin=1"/></net>

<net id="927"><net_src comp="654" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="929"><net_src comp="924" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="933"><net_src comp="658" pin="1"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="941"><net_src comp="677" pin="2"/><net_sink comp="938" pin=0"/></net>

<net id="945"><net_src comp="682" pin="2"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="950"><net_src comp="222" pin="1"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="729" pin=1"/></net>

<net id="952"><net_src comp="947" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="953"><net_src comp="947" pin="1"/><net_sink comp="896" pin=1"/></net>

<net id="957"><net_src comp="226" pin="1"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="724" pin=1"/></net>

<net id="959"><net_src comp="954" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="960"><net_src comp="954" pin="1"/><net_sink comp="892" pin=1"/></net>

<net id="964"><net_src comp="230" pin="1"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="719" pin=1"/></net>

<net id="966"><net_src comp="961" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="967"><net_src comp="961" pin="1"/><net_sink comp="888" pin=1"/></net>

<net id="971"><net_src comp="690" pin="4"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="973"><net_src comp="968" pin="1"/><net_sink comp="768" pin=1"/></net>

<net id="974"><net_src comp="968" pin="1"/><net_sink comp="795" pin=1"/></net>

<net id="975"><net_src comp="968" pin="1"/><net_sink comp="855" pin=1"/></net>

<net id="982"><net_src comp="704" pin="1"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="984"><net_src comp="979" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="988"><net_src comp="710" pin="1"/><net_sink comp="985" pin=0"/></net>

<net id="989"><net_src comp="985" pin="1"/><net_sink comp="625" pin=1"/></net>

<net id="993"><net_src comp="715" pin="1"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="998"><net_src comp="734" pin="2"/><net_sink comp="995" pin=0"/></net>

<net id="999"><net_src comp="995" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="1003"><net_src comp="738" pin="2"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="1008"><net_src comp="745" pin="2"/><net_sink comp="1005" pin=0"/></net>

<net id="1009"><net_src comp="1005" pin="1"/><net_sink comp="814" pin=1"/></net>

<net id="1010"><net_src comp="1005" pin="1"/><net_sink comp="819" pin=1"/></net>

<net id="1014"><net_src comp="750" pin="2"/><net_sink comp="1011" pin=0"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="878" pin=1"/></net>

<net id="1016"><net_src comp="1011" pin="1"/><net_sink comp="574" pin=4"/></net>

<net id="1020"><net_src comp="756" pin="2"/><net_sink comp="1017" pin=0"/></net>

<net id="1021"><net_src comp="1017" pin="1"/><net_sink comp="574" pin=23"/></net>

<net id="1025"><net_src comp="761" pin="3"/><net_sink comp="1022" pin=0"/></net>

<net id="1026"><net_src comp="1022" pin="1"/><net_sink comp="565" pin=2"/></net>

<net id="1030"><net_src comp="768" pin="3"/><net_sink comp="1027" pin=0"/></net>

<net id="1031"><net_src comp="1027" pin="1"/><net_sink comp="844" pin=1"/></net>

<net id="1035"><net_src comp="625" pin="2"/><net_sink comp="1032" pin=0"/></net>

<net id="1036"><net_src comp="1032" pin="1"/><net_sink comp="574" pin=2"/></net>

<net id="1040"><net_src comp="629" pin="2"/><net_sink comp="1037" pin=0"/></net>

<net id="1041"><net_src comp="1037" pin="1"/><net_sink comp="778" pin=1"/></net>

<net id="1048"><net_src comp="783" pin="2"/><net_sink comp="1045" pin=0"/></net>

<net id="1049"><net_src comp="1045" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="1053"><net_src comp="800" pin="3"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="1058"><net_src comp="824" pin="3"/><net_sink comp="1055" pin=0"/></net>

<net id="1059"><net_src comp="1055" pin="1"/><net_sink comp="574" pin=6"/></net>

<net id="1063"><net_src comp="832" pin="3"/><net_sink comp="1060" pin=0"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="1068"><net_src comp="840" pin="1"/><net_sink comp="1065" pin=0"/></net>

<net id="1069"><net_src comp="1065" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="1076"><net_src comp="849" pin="2"/><net_sink comp="1073" pin=0"/></net>

<net id="1077"><net_src comp="1073" pin="1"/><net_sink comp="518" pin=2"/></net>

<net id="1081"><net_src comp="868" pin="1"/><net_sink comp="1078" pin=0"/></net>

<net id="1082"><net_src comp="1078" pin="1"/><net_sink comp="603" pin=17"/></net>

<net id="1086"><net_src comp="872" pin="2"/><net_sink comp="1083" pin=0"/></net>

<net id="1087"><net_src comp="1083" pin="1"/><net_sink comp="529" pin=2"/></net>

<net id="1091"><net_src comp="878" pin="2"/><net_sink comp="1088" pin=0"/></net>

<net id="1092"><net_src comp="1088" pin="1"/><net_sink comp="574" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {2 3 4 5 6 7 8 9 43 44 47 51 }
	Port: IFMCH_curr | {9 }
	Port: IFMDim_curr | {9 }
 - Input state : 
	Port: maxPool_CIF_0_1 : in_r | {1 2 3 4 5 6 7 8 43 44 47 48 }
	Port: maxPool_CIF_0_1 : IFMCH_curr | {40 }
	Port: maxPool_CIF_0_1 : IFMDim_curr | {40 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		br_ln125 : 1
		store_ln148 : 1
	State 10
		store_ln148 : 1
	State 11
		store_ln148 : 1
	State 12
		store_ln148 : 1
	State 13
		store_ln148 : 1
	State 14
		store_ln148 : 1
	State 15
		store_ln148 : 1
	State 16
		store_ln148 : 1
	State 17
		store_ln148 : 1
	State 18
		store_ln148 : 1
	State 19
		store_ln148 : 1
	State 20
		store_ln148 : 1
	State 21
		store_ln148 : 1
	State 22
		store_ln148 : 1
	State 23
		store_ln148 : 1
	State 24
		store_ln148 : 1
	State 25
		store_ln148 : 1
	State 26
		store_ln148 : 1
	State 27
		store_ln148 : 1
	State 28
		store_ln148 : 1
	State 29
		store_ln148 : 1
	State 30
		store_ln148 : 1
	State 31
		store_ln148 : 1
	State 32
		store_ln148 : 1
	State 33
		store_ln148 : 1
	State 34
		store_ln148 : 1
	State 35
		store_ln148 : 1
	State 36
		store_ln148 : 1
	State 37
		store_ln148 : 1
	State 38
		store_ln148 : 1
	State 39
		store_ln148 : 1
	State 40
		store_ln148 : 1
		specfucore_ln211 : 1
		pool_out_bound : 1
		zext_ln154_1 : 2
		zext_ln154_2 : 1
		mul_ln154 : 3
		mul_ln154_1 : 3
		store_ln0 : 1
		store_ln155 : 1
		store_ln156 : 1
	State 41
		specfucore_ln212 : 1
	State 42
		specfucore_ln213 : 1
	State 43
	State 44
		rend9 : 1
		rend7 : 1
		rend : 1
	State 45
		sub156 : 1
	State 46
		icmp_ln155 : 1
		add_ln155 : 1
		br_ln155 : 2
		icmp_ln156 : 1
		select_ln155 : 2
		add_ln155_1 : 1
		cmp155_not_mid1 : 2
		cmp155_not29 : 1
		select_ln155_1 : 3
		select_ln155_2 : 2
		zext_ln156 : 3
	State 47
		icmp_ln157 : 1
		add_ln157 : 1
		br_ln157 : 2
		icmp_ln158 : 1
		select_ln157 : 2
		trunc_ln158 : 3
		add_ln158 : 3
		call_ln154 : 1
		store_ln156 : 1
	State 48
	State 49
	State 50
	State 51
	State 52


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                             Functional Unit                             |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                grp_fu_625                               |    4    |    0    |   165   |    50   |
|          |                                grp_fu_629                               |    4    |    0    |   165   |    50   |
|    mul   |                            KER_size_0_fu_682                            |    0    |    0    |    0    |   1042  |
|          |                            KER_size_1_fu_734                            |    0    |    0    |    0    |   1042  |
|          |                             KER_bound_fu_738                            |    0    |    0    |    0    |   1042  |
|----------|-------------------------------------------------------------------------|---------|---------|---------|---------|
|          |           grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1_fu_536          |    0    |    0    |    6    |    28   |
|          |          grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556          |    0    |    0    |    96   |    78   |
|   call   |  grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565  |    0    |  1.588  |   238   |   322   |
|          | grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574 |    0    |  25.408 |   379   |   633   |
|          |          grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603          |    0    |  26.996 |   160   |   317   |
|----------|-------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                            icmp_ln125_fu_662                            |    0    |    0    |    0    |    39   |
|          |                            icmp_ln153_fu_677                            |    0    |    0    |    0    |    39   |
|          |                            icmp_ln155_fu_778                            |    0    |    0    |    0    |    70   |
|          |                            icmp_ln156_fu_795                            |    0    |    0    |    0    |    38   |
|   icmp   |                          cmp155_not_mid1_fu_814                         |    0    |    0    |    0    |    39   |
|          |                           cmp155_not29_fu_819                           |    0    |    0    |    0    |    39   |
|          |                            icmp_ln157_fu_844                            |    0    |    0    |    0    |    39   |
|          |                            icmp_ln158_fu_855                            |    0    |    0    |    0    |    38   |
|          |                            cmp157_not_fu_878                            |    0    |    0    |    0    |    39   |
|----------|-------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                sub_fu_745                               |    0    |    0    |    0    |    39   |
|          |                              sub156_fu_750                              |    0    |    0    |    0    |    38   |
|          |                              sub162_fu_756                              |    0    |    0    |    0    |    39   |
|    add   |                             add_ln155_fu_783                            |    0    |    0    |    0    |    70   |
|          |                            add_ln155_1_fu_808                           |    0    |    0    |    0    |    39   |
|          |                             add_ln157_fu_849                            |    0    |    0    |    0    |    39   |
|          |                             add_ln158_fu_872                            |    0    |    0    |    0    |    38   |
|          |                               yp_1_fu_883                               |    0    |    0    |    0    |    38   |
|----------|-------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                           select_ln155_fu_800                           |    0    |    0    |    0    |    31   |
|  select  |                          select_ln155_1_fu_824                          |    0    |    0    |    0    |    2    |
|          |                          select_ln155_2_fu_832                          |    0    |    0    |    0    |    32   |
|          |                           select_ln157_fu_860                           |    0    |    0    |    0    |    31   |
|----------|-------------------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                             grp_read_fu_234                             |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------|---------|---------|---------|---------|
|   write  |                             grp_write_fu_240                            |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                            valIn_data_fu_638                            |    0    |    0    |    0    |    0    |
|          |                           valIn_data_1_fu_642                           |    0    |    0    |    0    |    0    |
|          |                           valIn_data_2_fu_646                           |    0    |    0    |    0    |    0    |
|   trunc  |                           valIn_data_3_fu_650                           |    0    |    0    |    0    |    0    |
|          |                           valIn_data_4_fu_654                           |    0    |    0    |    0    |    0    |
|          |                           valIn_data_5_fu_658                           |    0    |    0    |    0    |    0    |
|          |                            trunc_ln158_fu_868                           |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------|---------|---------|---------|---------|
|partselect|                          pool_out_bound_fu_690                          |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                           zext_ln154_1_fu_704                           |    0    |    0    |    0    |    0    |
|          |                           zext_ln154_2_fu_710                           |    0    |    0    |    0    |    0    |
|   zext   |                           zext_ln154_3_fu_715                           |    0    |    0    |    0    |    0    |
|          |                            zext_ln154_fu_742                            |    0    |    0    |    0    |    0    |
|          |                            zext_ln156_fu_840                            |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                               tmp_3_fu_761                              |    0    |    0    |    0    |    0    |
|          |                               tmp_5_fu_768                              |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                         |    8    |  53.992 |   1209  |   5420  |
|----------|-------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+------+--------+--------+
|      |   FF   |   LUT  |
+------+--------+--------+
|  acc |   64   |   16   |
|  buf |   64   |   16   |
| buf_1|   64   |   16   |
|buf_10|   64   |   16   |
|buf_11|   64   |   16   |
|buf_12|   64   |   16   |
|buf_13|   64   |   16   |
|buf_14|   64   |   16   |
|buf_15|   64   |   16   |
| buf_2|   64   |   16   |
| buf_3|   64   |   16   |
| buf_4|   64   |   16   |
| buf_5|   64   |   16   |
| buf_6|   64   |   16   |
| buf_7|   64   |   16   |
| buf_8|   64   |   16   |
| buf_9|   64   |   16   |
+------+--------+--------+
| Total|  1088  |   272  |
+------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   KER_bound_reg_1000   |   32   |
|   KER_size_0_reg_942   |   32   |
|   KER_size_1_reg_995   |   32   |
|   add_ln155_reg_1045   |   63   |
|   add_ln157_reg_1073   |   32   |
|   add_ln158_reg_1083   |   31   |
|   cmp157_not_reg_1088  |    1   |
|   icmp_ln153_reg_938   |    1   |
|indvar_flatten20_reg_961|   63   |
| indvar_flatten6_reg_514|   32   |
|  mul_ln154_1_reg_1037  |   63   |
|   mul_ln154_reg_1032   |   63   |
|     num_img_reg_954    |   32   |
| pool_out_bound_reg_968 |   31   |
|         reg_633        |   64   |
| select_ln155_1_reg_1055|    1   |
| select_ln155_2_reg_1060|   32   |
|  select_ln155_reg_1050 |   31   |
|     sub156_reg_1011    |   32   |
|     sub162_reg_1017    |   32   |
|      sub_reg_1005      |   32   |
|     tmp_3_reg_1022     |   33   |
|     tmp_5_reg_1027     |   32   |
|  trunc_ln158_reg_1078  |    4   |
|  valIn_data_1_reg_907  |   32   |
|  valIn_data_2_reg_913  |   32   |
|  valIn_data_3_reg_919  |   32   |
|  valIn_data_4_reg_924  |   32   |
|  valIn_data_5_reg_930  |   32   |
|   valIn_data_reg_901   |   32   |
|       xp_reg_525       |   31   |
|       yp_reg_947       |   31   |
|  zext_ln154_1_reg_979  |   63   |
|  zext_ln154_2_reg_985  |   63   |
|  zext_ln154_3_reg_990  |   63   |
|   zext_ln156_reg_1065  |   32   |
+------------------------+--------+
|          Total         |  1276  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                   Comp                                  |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                             grp_write_fu_240                            |  p2  |   2  |  64  |   128  ||    9    |
|                            grp_access_fu_255                            |  p2  |  32  |   0  |    0   ||   142   |
| grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574 |  p5  |   2  |   1  |    2   ||    9    |
|                                grp_fu_625                               |  p0  |   2  |  31  |   62   ||    9    |
|                                grp_fu_625                               |  p1  |   2  |  32  |   64   ||    9    |
|                                grp_fu_629                               |  p0  |   2  |  32  |   64   ||    9    |
|                                grp_fu_629                               |  p1  |   2  |  31  |   62   ||    9    |
|-------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                  Total                                  |      |      |      |   382  ||  12.733 ||   196   |
|-------------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |   53   |  1209  |  5420  |
|   Memory  |    -   |    -   |  1088  |   272  |
|Multiplexer|    -   |   12   |    -   |   196  |
|  Register |    -   |    -   |  1276  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |   66   |  3573  |  5888  |
+-----------+--------+--------+--------+--------+
