Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1.1 (lin64) Build 6233196 Thu Sep 11 21:27:11 MDT 2025
| Date         : Thu Feb  5 03:26:20 2026
| Host         : ece-linlabsrv01 running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command      : report_utilization -hierarchical -hierarchical_depth 6 -file ./report/top_kernel_utilization_hierarchical_routed.rpt
| Design       : bd_0_wrapper
| Device       : xczu3eg-sbva484-1-e
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+
|                                  Instance                                  |                                     Module                                     | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | URAM | DSP Blocks |
+----------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+
| bd_0_wrapper                                                               |                                                                          (top) |      12565 |      12145 |       0 |  420 | 13121 |     24 |      6 |    0 |          1 |
|   bd_0_i                                                                   |                                                                           bd_0 |      12565 |      12145 |       0 |  420 | 13121 |     24 |      6 |    0 |          1 |
|     hls_inst                                                               |                                                                bd_0_hls_inst_0 |      12565 |      12145 |       0 |  420 | 13121 |     24 |      6 |    0 |          1 |
|       inst                                                                 |                                                     bd_0_hls_inst_0_top_kernel |      12565 |      12145 |       0 |  420 | 13121 |     24 |      6 |    0 |          1 |
|         (inst)                                                             |                                                     bd_0_hls_inst_0_top_kernel |          1 |          0 |       0 |    1 |   151 |      0 |      0 |    0 |          0 |
|         A_m_axi_U                                                          |                                             bd_0_hls_inst_0_top_kernel_A_m_axi |        525 |        492 |       0 |   33 |   741 |      0 |      1 |    0 |          0 |
|           bus_read                                                         |                                        bd_0_hls_inst_0_top_kernel_A_m_axi_read |        390 |        390 |       0 |    0 |   561 |      0 |      0 |    0 |          0 |
|             rreq_burst_conv                                                |                             bd_0_hls_inst_0_top_kernel_A_m_axi_burst_converter |        313 |        313 |       0 |    0 |   459 |      0 |      0 |    0 |          0 |
|             rs_rdata                                                       |                   bd_0_hls_inst_0_top_kernel_A_m_axi_reg_slice__parameterized0 |         39 |         39 |       0 |    0 |    71 |      0 |      0 |    0 |          0 |
|           load_unit_0                                                      |                                        bd_0_hls_inst_0_top_kernel_A_m_axi_load |        135 |        102 |       0 |   33 |   180 |      0 |      1 |    0 |          0 |
|             (load_unit_0)                                                  |                                        bd_0_hls_inst_0_top_kernel_A_m_axi_load |          1 |          1 |       0 |    0 |    66 |      0 |      0 |    0 |          0 |
|             fifo_rreq                                                      |                                        bd_0_hls_inst_0_top_kernel_A_m_axi_fifo |         86 |         53 |       0 |   33 |    77 |      0 |      0 |    0 |          0 |
|         C_m_axi_U                                                          |                                             bd_0_hls_inst_0_top_kernel_C_m_axi |        700 |        601 |       0 |   99 |   998 |      0 |      0 |    0 |          0 |
|           bus_write                                                        |                                       bd_0_hls_inst_0_top_kernel_C_m_axi_write |        490 |        457 |       0 |   33 |   750 |      0 |      0 |    0 |          0 |
|             wreq_burst_conv                                                |                             bd_0_hls_inst_0_top_kernel_C_m_axi_burst_converter |        312 |        312 |       0 |    0 |   459 |      0 |      0 |    0 |          0 |
|             wreq_throttle                                                  |                                    bd_0_hls_inst_0_top_kernel_C_m_axi_throttle |        152 |        120 |       0 |   32 |   268 |      0 |      0 |    0 |          0 |
|           store_unit_0                                                     |                                       bd_0_hls_inst_0_top_kernel_C_m_axi_store |        212 |        146 |       0 |   66 |   248 |      0 |      0 |    0 |          0 |
|             (store_unit_0)                                                 |                                       bd_0_hls_inst_0_top_kernel_C_m_axi_store |          2 |          2 |       0 |    0 |    78 |      0 |      0 |    0 |          0 |
|             buff_wdata                                                     |                        bd_0_hls_inst_0_top_kernel_C_m_axi_fifo__parameterized1 |         53 |         25 |       0 |   28 |    48 |      0 |      0 |    0 |          0 |
|             fifo_wreq                                                      |                        bd_0_hls_inst_0_top_kernel_C_m_axi_fifo__parameterized0 |         81 |         48 |       0 |   33 |    74 |      0 |      0 |    0 |          0 |
|         control_s_axi_U                                                    |                                       bd_0_hls_inst_0_top_kernel_control_s_axi |        162 |        162 |       0 |    0 |   181 |      0 |      0 |    0 |          0 |
|         grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_393     | bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3 |        140 |        140 |       0 |    0 |    84 |      0 |      0 |    0 |          0 |
|           (grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_393) | bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3 |        117 |        117 |       0 |    0 |    82 |      0 |      0 |    0 |          0 |
|         grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410                     |                 bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_60_4 |      10713 |      10431 |       0 |  282 | 10822 |      0 |      0 |    0 |          0 |
|           (grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410)                 |                 bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_60_4 |       1077 |       1051 |       0 |   26 |  1650 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                         |           bd_0_hls_inst_0_top_kernel_flow_control_loop_pipe_sequential_init_11 |         91 |         91 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           sdiv_38ns_24s_38_42_1_U10                                        |                               bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1 |       2352 |       2288 |       0 |   64 |  2277 |      0 |      0 |    0 |          0 |
|             (sdiv_38ns_24s_38_42_1_U10)                                    |                               bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1 |       1158 |       1158 |       0 |    0 |    38 |      0 |      0 |    0 |          0 |
|             top_kernel_sdiv_38ns_24s_38_42_1_divider_u                     |                    bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_divider_17 |       1194 |       1130 |       0 |   64 |  2239 |      0 |      0 |    0 |          0 |
|           sdiv_38ns_24s_38_42_1_U11                                        |                            bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_12 |       2340 |       2276 |       0 |   64 |  2277 |      0 |      0 |    0 |          0 |
|             (sdiv_38ns_24s_38_42_1_U11)                                    |                            bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_12 |       1146 |       1146 |       0 |    0 |    38 |      0 |      0 |    0 |          0 |
|             top_kernel_sdiv_38ns_24s_38_42_1_divider_u                     |                    bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_divider_16 |       1194 |       1130 |       0 |   64 |  2239 |      0 |      0 |    0 |          0 |
|           sdiv_38ns_24s_38_42_1_U8                                         |                            bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_13 |       2340 |       2276 |       0 |   64 |  2277 |      0 |      0 |    0 |          0 |
|             (sdiv_38ns_24s_38_42_1_U8)                                     |                            bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_13 |       1146 |       1146 |       0 |    0 |    38 |      0 |      0 |    0 |          0 |
|             top_kernel_sdiv_38ns_24s_38_42_1_divider_u                     |                    bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_divider_15 |       1194 |       1130 |       0 |   64 |  2239 |      0 |      0 |    0 |          0 |
|           sdiv_38ns_24s_38_42_1_U9                                         |                            bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_14 |       2517 |       2453 |       0 |   64 |  2339 |      0 |      0 |    0 |          0 |
|             (sdiv_38ns_24s_38_42_1_U9)                                     |                            bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_14 |       1235 |       1235 |       0 |    0 |    62 |      0 |      0 |    0 |          0 |
|             top_kernel_sdiv_38ns_24s_38_42_1_divider_u                     |                       bd_0_hls_inst_0_top_kernel_sdiv_38ns_24s_38_42_1_divider |       1282 |       1218 |       0 |   64 |  2277 |      0 |      0 |    0 |          0 |
|         grp_top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9_fu_572     | bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9 |        170 |        165 |       0 |    5 |   137 |      0 |      0 |    0 |          1 |
|           (grp_top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9_fu_572) | bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9 |         74 |         69 |       0 |    5 |   135 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                         |              bd_0_hls_inst_0_top_kernel_flow_control_loop_pipe_sequential_init |         57 |         57 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
+----------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


