

================================================================
== Vitis HLS Report for 'tiled_conv'
================================================================
* Date:           Wed Mar 29 20:18:04 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.087 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +------------+------------+------------+------------+------------+------------+---------+
    |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+------------+------------+---------+
    |  4455682561|  4455682561|  44.557 sec|  44.557 sec|  4455682562|  4455682562|       no|
    +------------+------------+------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |                                                                                             |                                                                                  |  Latency (cycles) |   Latency (absolute)  |     Interval    | Pipeline|
        |                                           Instance                                          |                                      Module                                      |   min   |   max   |    min    |    max    |   min  |   max  |   Type  |
        +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_525     |tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH     |     7189|     7189|  71.890 us|  71.890 us|    7189|    7189|       no|
        |grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_542    |tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH    |      591|      591|   5.910 us|   5.910 us|     591|     591|       no|
        |grp_tiled_conv_Pipeline_BIAS_fu_598                                                          |tiled_conv_Pipeline_BIAS                                                          |        7|        7|  70.000 ns|  70.000 ns|       7|       7|       no|
        |grp_tiled_conv_Pipeline_KERNEL_KERN_I_HEIGHT_WIDTH_fu_613                                    |tiled_conv_Pipeline_KERNEL_KERN_I_HEIGHT_WIDTH                                    |   540974|   540974|   5.410 ms|   5.410 ms|  540974|  540974|       no|
        |grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_684  |tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH  |     1862|     1862|  18.620 us|  18.620 us|    1862|    1862|       no|
        +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+

        * Loop: 
        +---------------------+------------+------------+----------+-----------+-----------+------+----------+
        |                     |     Latency (cycles)    | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |     min    |     max    |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+------------+------------+----------+-----------+-----------+------+----------+
        |- TILE_ROW_TILE_COL  |  4455682560|  4455682560|   8702505|          -|          -|   512|        no|
        | + TILE_DEPTH        |     8695312|     8695312|    543457|          -|          -|    16|        no|
        +---------------------+------------+------------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 2 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.50>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tj = alloca i32 1"   --->   Operation 28 'alloca' 'tj' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%ti = alloca i32 1"   --->   Operation 29 'alloca' 'ti' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten746 = alloca i32 1"   --->   Operation 30 'alloca' 'indvar_flatten746' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%conv_bias_buf_V = alloca i32 1"   --->   Operation 31 'alloca' 'conv_bias_buf_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_1 = alloca i32 1"   --->   Operation 32 'alloca' 'conv_bias_buf_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_2 = alloca i32 1"   --->   Operation 33 'alloca' 'conv_bias_buf_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_3 = alloca i32 1"   --->   Operation 34 'alloca' 'conv_bias_buf_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%output_feature_map_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_feature_map"   --->   Operation 35 'read' 'output_feature_map_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (1.00ns)   --->   "%layer_bias_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %layer_bias"   --->   Operation 36 'read' 'layer_bias_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 37 [1/1] (1.00ns)   --->   "%layer_weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %layer_weights"   --->   Operation 37 'read' 'layer_weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 38 [1/1] (1.00ns)   --->   "%input_feature_map_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_feature_map"   --->   Operation 38 'read' 'input_feature_map_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_8_loc = alloca i64 1"   --->   Operation 39 'alloca' 'conv_bias_buf_V_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_9_loc = alloca i64 1"   --->   Operation 40 'alloca' 'conv_bias_buf_V_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_10_loc = alloca i64 1"   --->   Operation 41 'alloca' 'conv_bias_buf_V_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_11_loc = alloca i64 1"   --->   Operation 42 'alloca' 'conv_bias_buf_V_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%spectopmodule_ln13 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_14" [tiled_conv.cpp:13]   --->   Operation 43 'spectopmodule' 'spectopmodule_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fm, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 1, void @empty_12, void @empty_0, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %fm"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %wt, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 1, void @empty_1, void @empty_0, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %wt"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_feature_map, void @empty_19, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_18, void @empty_17, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_7, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_feature_map, void @empty_16, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_7, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_weights, void @empty_19, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_18, void @empty_10, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_7, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_weights, void @empty_16, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_7, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_bias, void @empty_19, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_18, void @empty_15, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_7, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_bias, void @empty_16, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_7, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_feature_map, void @empty_19, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_18, void @empty_11, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_7, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_feature_map, void @empty_16, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_7, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_19, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_18, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (3.25ns)   --->   "%conv_in_buf_V = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 57 'alloca' 'conv_in_buf_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 58 [1/1] (3.25ns)   --->   "%conv_in_buf_V_1 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 58 'alloca' 'conv_in_buf_V_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 59 [1/1] (3.25ns)   --->   "%conv_in_buf_V_2 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 59 'alloca' 'conv_in_buf_V_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 60 [1/1] (3.25ns)   --->   "%conv_in_buf_V_3 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 60 'alloca' 'conv_in_buf_V_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 61 [1/1] (3.25ns)   --->   "%conv_in_buf_V_4 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 61 'alloca' 'conv_in_buf_V_4' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 62 [1/1] (3.25ns)   --->   "%conv_in_buf_V_5 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 62 'alloca' 'conv_in_buf_V_5' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 63 [1/1] (3.25ns)   --->   "%conv_in_buf_V_6 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 63 'alloca' 'conv_in_buf_V_6' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 64 [1/1] (2.32ns)   --->   "%conv_wt_buf_V = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 64 'alloca' 'conv_wt_buf_V' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 65 [1/1] (2.32ns)   --->   "%conv_wt_buf_V_1 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 65 'alloca' 'conv_wt_buf_V_1' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 66 [1/1] (2.32ns)   --->   "%conv_wt_buf_V_2 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 66 'alloca' 'conv_wt_buf_V_2' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 67 [1/1] (2.32ns)   --->   "%conv_wt_buf_V_3 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 67 'alloca' 'conv_wt_buf_V_3' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 68 [1/1] (2.32ns)   --->   "%conv_wt_buf_V_4 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 68 'alloca' 'conv_wt_buf_V_4' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 69 [1/1] (2.32ns)   --->   "%conv_wt_buf_V_5 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 69 'alloca' 'conv_wt_buf_V_5' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 70 [1/1] (2.32ns)   --->   "%conv_wt_buf_V_6 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 70 'alloca' 'conv_wt_buf_V_6' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 71 [1/1] (2.32ns)   --->   "%conv_wt_buf_V_7 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 71 'alloca' 'conv_wt_buf_V_7' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 72 [1/1] (2.32ns)   --->   "%conv_wt_buf_V_8 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 72 'alloca' 'conv_wt_buf_V_8' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 73 [1/1] (2.32ns)   --->   "%conv_wt_buf_V_9 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 73 'alloca' 'conv_wt_buf_V_9' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 74 [1/1] (2.32ns)   --->   "%conv_wt_buf_V_10 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 74 'alloca' 'conv_wt_buf_V_10' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 75 [1/1] (2.32ns)   --->   "%conv_wt_buf_V_11 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 75 'alloca' 'conv_wt_buf_V_11' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 76 [1/1] (2.32ns)   --->   "%conv_wt_buf_V_12 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 76 'alloca' 'conv_wt_buf_V_12' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 77 [1/1] (2.32ns)   --->   "%conv_wt_buf_V_13 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 77 'alloca' 'conv_wt_buf_V_13' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 78 [1/1] (2.32ns)   --->   "%conv_wt_buf_V_14 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 78 'alloca' 'conv_wt_buf_V_14' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 79 [1/1] (2.32ns)   --->   "%conv_wt_buf_V_15 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 79 'alloca' 'conv_wt_buf_V_15' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 80 [1/1] (2.32ns)   --->   "%conv_wt_buf_V_16 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 80 'alloca' 'conv_wt_buf_V_16' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 81 [1/1] (2.32ns)   --->   "%conv_wt_buf_V_17 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 81 'alloca' 'conv_wt_buf_V_17' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 82 [1/1] (2.32ns)   --->   "%conv_wt_buf_V_18 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 82 'alloca' 'conv_wt_buf_V_18' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 83 [1/1] (2.32ns)   --->   "%conv_wt_buf_V_19 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 83 'alloca' 'conv_wt_buf_V_19' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 84 [1/1] (2.32ns)   --->   "%conv_wt_buf_V_20 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 84 'alloca' 'conv_wt_buf_V_20' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 85 [1/1] (2.32ns)   --->   "%conv_wt_buf_V_21 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 85 'alloca' 'conv_wt_buf_V_21' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 86 [1/1] (2.32ns)   --->   "%conv_wt_buf_V_22 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 86 'alloca' 'conv_wt_buf_V_22' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 87 [1/1] (2.32ns)   --->   "%conv_wt_buf_V_23 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 87 'alloca' 'conv_wt_buf_V_23' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 88 [1/1] (2.32ns)   --->   "%conv_wt_buf_V_24 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 88 'alloca' 'conv_wt_buf_V_24' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 89 [1/1] (2.32ns)   --->   "%conv_wt_buf_V_25 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 89 'alloca' 'conv_wt_buf_V_25' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 90 [1/1] (2.32ns)   --->   "%conv_wt_buf_V_26 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 90 'alloca' 'conv_wt_buf_V_26' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 91 [1/1] (2.32ns)   --->   "%conv_wt_buf_V_27 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 91 'alloca' 'conv_wt_buf_V_27' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 92 [1/1] (2.32ns)   --->   "%conv_wt_buf_V_28 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 92 'alloca' 'conv_wt_buf_V_28' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 93 [1/1] (2.32ns)   --->   "%conv_wt_buf_V_29 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 93 'alloca' 'conv_wt_buf_V_29' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 94 [1/1] (2.32ns)   --->   "%conv_wt_buf_V_30 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 94 'alloca' 'conv_wt_buf_V_30' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 95 [1/1] (2.32ns)   --->   "%conv_wt_buf_V_31 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 95 'alloca' 'conv_wt_buf_V_31' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 96 [1/1] (2.32ns)   --->   "%conv_wt_buf_V_32 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 96 'alloca' 'conv_wt_buf_V_32' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 97 [1/1] (2.32ns)   --->   "%conv_wt_buf_V_33 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 97 'alloca' 'conv_wt_buf_V_33' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 98 [1/1] (2.32ns)   --->   "%conv_wt_buf_V_34 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 98 'alloca' 'conv_wt_buf_V_34' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 99 [1/1] (2.32ns)   --->   "%conv_wt_buf_V_35 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 99 'alloca' 'conv_wt_buf_V_35' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 100 [1/1] (2.32ns)   --->   "%conv_wt_buf_V_36 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 100 'alloca' 'conv_wt_buf_V_36' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 101 [1/1] (2.32ns)   --->   "%conv_wt_buf_V_37 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 101 'alloca' 'conv_wt_buf_V_37' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 102 [1/1] (2.32ns)   --->   "%conv_wt_buf_V_38 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 102 'alloca' 'conv_wt_buf_V_38' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 103 [1/1] (2.32ns)   --->   "%conv_wt_buf_V_39 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 103 'alloca' 'conv_wt_buf_V_39' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 104 [1/1] (2.32ns)   --->   "%conv_wt_buf_V_40 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 104 'alloca' 'conv_wt_buf_V_40' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 105 [1/1] (2.32ns)   --->   "%conv_wt_buf_V_41 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 105 'alloca' 'conv_wt_buf_V_41' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 106 [1/1] (2.32ns)   --->   "%conv_wt_buf_V_42 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 106 'alloca' 'conv_wt_buf_V_42' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 107 [1/1] (2.32ns)   --->   "%conv_wt_buf_V_43 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 107 'alloca' 'conv_wt_buf_V_43' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 108 [1/1] (2.32ns)   --->   "%conv_wt_buf_V_44 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 108 'alloca' 'conv_wt_buf_V_44' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 109 [1/1] (2.32ns)   --->   "%conv_wt_buf_V_45 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 109 'alloca' 'conv_wt_buf_V_45' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 110 [1/1] (2.32ns)   --->   "%conv_wt_buf_V_46 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 110 'alloca' 'conv_wt_buf_V_46' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 111 [1/1] (2.32ns)   --->   "%conv_wt_buf_V_47 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 111 'alloca' 'conv_wt_buf_V_47' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 112 [1/1] (2.32ns)   --->   "%conv_wt_buf_V_48 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 112 'alloca' 'conv_wt_buf_V_48' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 113 [1/1] (3.25ns)   --->   "%conv_out_buf_V = alloca i64 1" [tiled_conv.cpp:37]   --->   Operation 113 'alloca' 'conv_out_buf_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%conv_out_buf_V_addr = getelementptr i16 %conv_out_buf_V, i64 0, i64 0"   --->   Operation 114 'getelementptr' 'conv_out_buf_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (3.25ns)   --->   "%conv_out_buf_V_1 = alloca i64 1" [tiled_conv.cpp:37]   --->   Operation 115 'alloca' 'conv_out_buf_V_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 116 [1/1] (3.25ns)   --->   "%conv_out_buf_V_2 = alloca i64 1" [tiled_conv.cpp:37]   --->   Operation 116 'alloca' 'conv_out_buf_V_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 117 [1/1] (3.25ns)   --->   "%conv_out_buf_V_3 = alloca i64 1" [tiled_conv.cpp:37]   --->   Operation 117 'alloca' 'conv_out_buf_V_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 118 [1/1] (3.25ns)   --->   "%conv_out_buf_V_4 = alloca i64 1" [tiled_conv.cpp:37]   --->   Operation 118 'alloca' 'conv_out_buf_V_4' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 119 [1/1] (3.25ns)   --->   "%conv_out_buf_V_5 = alloca i64 1" [tiled_conv.cpp:37]   --->   Operation 119 'alloca' 'conv_out_buf_V_5' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 120 [1/1] (3.25ns)   --->   "%conv_out_buf_V_6 = alloca i64 1" [tiled_conv.cpp:37]   --->   Operation 120 'alloca' 'conv_out_buf_V_6' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 121 [1/1] (3.25ns)   --->   "%store_ln887 = store i16 0, i9 %conv_out_buf_V_addr"   --->   Operation 121 'store' 'store_ln887' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_1 : Operation 122 [1/1] (1.58ns)   --->   "%store_ln56 = store i10 0, i10 %indvar_flatten746" [tiled_conv.cpp:56]   --->   Operation 122 'store' 'store_ln56' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 123 [1/1] (1.58ns)   --->   "%store_ln56 = store i5 0, i5 %ti" [tiled_conv.cpp:56]   --->   Operation 123 'store' 'store_ln56' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 124 [1/1] (1.58ns)   --->   "%store_ln56 = store i6 0, i6 %tj" [tiled_conv.cpp:56]   --->   Operation 124 'store' 'store_ln56' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln56 = br void %TILE_DEPTH" [tiled_conv.cpp:56]   --->   Operation 125 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.35>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%indvar_flatten746_load = load i10 %indvar_flatten746" [tiled_conv.cpp:56]   --->   Operation 126 'load' 'indvar_flatten746_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (1.77ns)   --->   "%icmp_ln56 = icmp_eq  i10 %indvar_flatten746_load, i10 512" [tiled_conv.cpp:56]   --->   Operation 127 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (1.73ns)   --->   "%add_ln56_2 = add i10 %indvar_flatten746_load, i10 1" [tiled_conv.cpp:56]   --->   Operation 128 'add' 'add_ln56_2' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56, void %for.inc108, void %for.end110" [tiled_conv.cpp:56]   --->   Operation 129 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%tj_load = load i6 %tj" [tiled_conv.cpp:59]   --->   Operation 130 'load' 'tj_load' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%ti_load = load i5 %ti" [tiled_conv.cpp:56]   --->   Operation 131 'load' 'ti_load' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (1.78ns)   --->   "%add_ln56 = add i5 %ti_load, i5 1" [tiled_conv.cpp:56]   --->   Operation 132 'add' 'add_ln56' <Predicate = (!icmp_ln56)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (1.42ns)   --->   "%icmp_ln59 = icmp_eq  i6 %tj_load, i6 32" [tiled_conv.cpp:59]   --->   Operation 133 'icmp' 'icmp_ln59' <Predicate = (!icmp_ln56)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (1.21ns)   --->   "%select_ln39_1 = select i1 %icmp_ln59, i5 %add_ln56, i5 %ti_load" [utils.cpp:39]   --->   Operation 134 'select' 'select_ln39_1' <Predicate = (!icmp_ln56)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln39_1 = zext i5 %select_ln39_1" [utils.cpp:39]   --->   Operation 135 'zext' 'zext_ln39_1' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (3.36ns) (grouped into DSP with root node add_ln39)   --->   "%mul_ln39_1 = mul i11 %zext_ln39_1, i11 46" [utils.cpp:39]   --->   Operation 136 'mul' 'mul_ln39_1' <Predicate = (!icmp_ln56)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 137 [1/1] (0.00ns) (root node of the DSP)   --->   "%add_ln39 = add i11 %mul_ln39_1, i11 2045" [utils.cpp:39]   --->   Operation 137 'add' 'add_ln39' <Predicate = (!icmp_ln56)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%ret_ln105 = ret" [tiled_conv.cpp:105]   --->   Operation 138 'ret' 'ret_ln105' <Predicate = (icmp_ln56)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.78>
ST_3 : Operation 139 [1/1] (1.18ns)   --->   "%select_ln39 = select i1 %icmp_ln59, i6 0, i6 %tj_load" [utils.cpp:39]   --->   Operation 139 'select' 'select_ln39' <Predicate = true> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i5 %select_ln39_1" [utils.cpp:39]   --->   Operation 140 'zext' 'zext_ln39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (3.78ns)   --->   "%mul_ln39 = mul i9 %zext_ln39, i9 23" [utils.cpp:39]   --->   Operation 141 'mul' 'mul_ln39' <Predicate = true> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i6 %select_ln39" [utils.cpp:28]   --->   Operation 142 'trunc' 'trunc_ln28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln28, i5 0" [utils.cpp:28]   --->   Operation 143 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%shl_ln28_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln28, i3 0" [utils.cpp:28]   --->   Operation 144 'bitconcatenate' 'shl_ln28_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i8 %shl_ln28_1" [utils.cpp:28]   --->   Operation 145 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i10 %shl_ln" [utils.cpp:28]   --->   Operation 146 'zext' 'zext_ln28_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (1.73ns)   --->   "%add_ln46 = add i11 %zext_ln28_1, i11 %zext_ln28" [utils.cpp:46]   --->   Operation 147 'add' 'add_ln46' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 148 [1/1] (1.88ns)   --->   "%p_mid127 = icmp_ugt  i11 %add_ln39, i11 735" [utils.cpp:39]   --->   Operation 148 'icmp' 'p_mid127' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 149 [2/2] (0.00ns)   --->   "%call_ln39 = call void @tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH, i16 %fm, i11 %add_ln39, i64 %input_feature_map_read, i1 %p_mid127, i11 %add_ln46, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6" [utils.cpp:39]   --->   Operation 149 'call' 'call_ln39' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 5.81>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @TILE_ROW_TILE_COL_str"   --->   Operation 150 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%empty_60 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512"   --->   Operation 151 'speclooptripcount' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [tiled_conv.cpp:36]   --->   Operation 152 'specloopname' 'specloopname_ln36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 153 [1/2] (0.00ns)   --->   "%call_ln39 = call void @tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH, i16 %fm, i11 %add_ln39, i64 %input_feature_map_read, i1 %p_mid127, i11 %add_ln46, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6" [utils.cpp:39]   --->   Operation 153 'call' 'call_ln39' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %trunc_ln28, i2 0" [utils.cpp:28]   --->   Operation 154 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln28, i4 0" [utils.cpp:28]   --->   Operation 155 'bitconcatenate' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i9 %tmp_11" [tiled_conv.cpp:74]   --->   Operation 156 'zext' 'zext_ln74' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln130_2 = zext i7 %tmp_s" [utils.cpp:130]   --->   Operation 157 'zext' 'zext_ln130_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (1.82ns)   --->   "%add_ln130 = add i10 %zext_ln130_2, i10 %zext_ln74" [utils.cpp:130]   --->   Operation 158 'add' 'add_ln130' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%shl_ln130_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln130, i1 0" [utils.cpp:130]   --->   Operation 159 'bitconcatenate' 'shl_ln130_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln130_3 = zext i11 %shl_ln130_3" [utils.cpp:130]   --->   Operation 160 'zext' 'zext_ln130_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%shl_ln130_mid = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %mul_ln39, i10 0" [utils.cpp:130]   --->   Operation 161 'bitconcatenate' 'shl_ln130_mid' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%shl_ln130_1_mid = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i9.i8, i9 %mul_ln39, i8 0" [utils.cpp:130]   --->   Operation 162 'bitconcatenate' 'shl_ln130_1_mid' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln125_1 = zext i17 %shl_ln130_1_mid" [utils.cpp:125]   --->   Operation 163 'zext' 'zext_ln125_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln130_1 = add i19 %shl_ln130_mid, i19 %zext_ln130_3" [utils.cpp:130]   --->   Operation 164 'add' 'add_ln130_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.99> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 165 [1/1] (3.99ns) (root node of TernaryAdder)   --->   "%add_ln130_9 = add i19 %add_ln130_1, i19 %zext_ln125_1" [utils.cpp:130]   --->   Operation 165 'add' 'add_ln130_9' <Predicate = true> <Delay = 3.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.99> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 166 [1/1] (1.58ns)   --->   "%br_ln74 = br void %for.inc" [tiled_conv.cpp:74]   --->   Operation 166 'br' 'br_ln74' <Predicate = true> <Delay = 1.58>

State 5 <SV = 4> <Delay = 3.52>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%tk = phi i5 0, void %for.inc108, i5 %add_ln74, void %for.inc.split" [tiled_conv.cpp:74]   --->   Operation 167 'phi' 'tk' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%phi_mul = phi i15 0, void %for.inc108, i15 %add_ln74_1, void %for.inc.split" [tiled_conv.cpp:74]   --->   Operation 168 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (1.94ns)   --->   "%add_ln74_1 = add i15 %phi_mul, i15 1176" [tiled_conv.cpp:74]   --->   Operation 169 'add' 'add_ln74_1' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 170 [1/1] (1.36ns)   --->   "%icmp_ln74 = icmp_eq  i5 %tk, i5 16" [tiled_conv.cpp:74]   --->   Operation 170 'icmp' 'icmp_ln74' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 171 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 172 [1/1] (1.78ns)   --->   "%add_ln74 = add i5 %tk, i5 1" [tiled_conv.cpp:74]   --->   Operation 172 'add' 'add_ln74' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln74 = br i1 %icmp_ln74, void %for.inc.split, void %for.inc105" [tiled_conv.cpp:74]   --->   Operation 173 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i15 %phi_mul" [utils.cpp:70]   --->   Operation 174 'zext' 'zext_ln70' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (3.52ns)   --->   "%add_ln70 = add i64 %zext_ln70, i64 %layer_weights_read" [utils.cpp:70]   --->   Operation 175 'add' 'add_ln70' <Predicate = (!icmp_ln74)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln70, i32 1, i32 63" [utils.cpp:73]   --->   Operation 176 'partselect' 'trunc_ln2' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (0.00ns)   --->   "%trunc_ln70 = trunc i5 %tk" [utils.cpp:70]   --->   Operation 177 'trunc' 'trunc_ln70' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln70, i3 0" [utils.cpp:70]   --->   Operation 178 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln70_1 = zext i7 %shl_ln1" [utils.cpp:70]   --->   Operation 179 'zext' 'zext_ln70_1' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (3.52ns)   --->   "%add_ln70_1 = add i64 %zext_ln70_1, i64 %layer_bias_read" [utils.cpp:70]   --->   Operation 180 'add' 'add_ln70_1' <Predicate = (!icmp_ln74)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln70_1, i32 1, i32 63" [utils.cpp:91]   --->   Operation 181 'partselect' 'trunc_ln3' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_5 : Operation 182 [1/1] (1.82ns)   --->   "%add_ln59 = add i6 %select_ln39, i6 1" [tiled_conv.cpp:59]   --->   Operation 182 'add' 'add_ln59' <Predicate = (icmp_ln74)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 183 [1/1] (1.58ns)   --->   "%store_ln59 = store i10 %add_ln56_2, i10 %indvar_flatten746" [tiled_conv.cpp:59]   --->   Operation 183 'store' 'store_ln59' <Predicate = (icmp_ln74)> <Delay = 1.58>
ST_5 : Operation 184 [1/1] (1.58ns)   --->   "%store_ln59 = store i5 %select_ln39_1, i5 %ti" [tiled_conv.cpp:59]   --->   Operation 184 'store' 'store_ln59' <Predicate = (icmp_ln74)> <Delay = 1.58>
ST_5 : Operation 185 [1/1] (1.58ns)   --->   "%store_ln59 = store i6 %add_ln59, i6 %tj" [tiled_conv.cpp:59]   --->   Operation 185 'store' 'store_ln59' <Predicate = (icmp_ln74)> <Delay = 1.58>
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln59 = br void %TILE_DEPTH" [tiled_conv.cpp:59]   --->   Operation 186 'br' 'br_ln59' <Predicate = (icmp_ln74)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i63 %trunc_ln2" [utils.cpp:73]   --->   Operation 187 'sext' 'sext_ln73' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 188 [1/1] (0.00ns)   --->   "%wt_addr = getelementptr i16 %wt, i64 %sext_ln73" [utils.cpp:73]   --->   Operation 188 'getelementptr' 'wt_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 189 [7/7] (7.30ns)   --->   "%empty_58 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr, i32 588" [utils.cpp:73]   --->   Operation 189 'readreq' 'empty_58' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 190 [6/7] (7.30ns)   --->   "%empty_58 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr, i32 588" [utils.cpp:73]   --->   Operation 190 'readreq' 'empty_58' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 191 [5/7] (7.30ns)   --->   "%empty_58 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr, i32 588" [utils.cpp:73]   --->   Operation 191 'readreq' 'empty_58' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 192 [4/7] (7.30ns)   --->   "%empty_58 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr, i32 588" [utils.cpp:73]   --->   Operation 192 'readreq' 'empty_58' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 193 [3/7] (7.30ns)   --->   "%empty_58 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr, i32 588" [utils.cpp:73]   --->   Operation 193 'readreq' 'empty_58' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 194 [2/7] (7.30ns)   --->   "%empty_58 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr, i32 588" [utils.cpp:73]   --->   Operation 194 'readreq' 'empty_58' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 195 [1/7] (7.30ns)   --->   "%empty_58 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr, i32 588" [utils.cpp:73]   --->   Operation 195 'readreq' 'empty_58' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 196 [2/2] (0.00ns)   --->   "%call_ln73 = call void @tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH, i16 %wt, i63 %trunc_ln2, i16 %conv_wt_buf_V, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_wt_buf_V_7, i16 %conv_wt_buf_V_8, i16 %conv_wt_buf_V_9, i16 %conv_wt_buf_V_10, i16 %conv_wt_buf_V_11, i16 %conv_wt_buf_V_12, i16 %conv_wt_buf_V_13, i16 %conv_wt_buf_V_14, i16 %conv_wt_buf_V_15, i16 %conv_wt_buf_V_16, i16 %conv_wt_buf_V_17, i16 %conv_wt_buf_V_18, i16 %conv_wt_buf_V_19, i16 %conv_wt_buf_V_20, i16 %conv_wt_buf_V_21, i16 %conv_wt_buf_V_22, i16 %conv_wt_buf_V_23, i16 %conv_wt_buf_V_24, i16 %conv_wt_buf_V_25, i16 %conv_wt_buf_V_26, i16 %conv_wt_buf_V_27, i16 %conv_wt_buf_V_28, i16 %conv_wt_buf_V_29, i16 %conv_wt_buf_V_30, i16 %conv_wt_buf_V_31, i16 %conv_wt_buf_V_32, i16 %conv_wt_buf_V_33, i16 %conv_wt_buf_V_34, i16 %conv_wt_buf_V_35, i16 %conv_wt_buf_V_36, i16 %conv_wt_buf_V_37, i16 %conv_wt_buf_V_38, i16 %conv_wt_buf_V_39, i16 %conv_wt_buf_V_40, i16 %conv_wt_buf_V_41, i16 %conv_wt_buf_V_42, i16 %conv_wt_buf_V_43, i16 %conv_wt_buf_V_44, i16 %conv_wt_buf_V_45, i16 %conv_wt_buf_V_46, i16 %conv_wt_buf_V_47, i16 %conv_wt_buf_V_48" [utils.cpp:73]   --->   Operation 196 'call' 'call_ln73' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 197 [1/2] (0.00ns)   --->   "%call_ln73 = call void @tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH, i16 %wt, i63 %trunc_ln2, i16 %conv_wt_buf_V, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_wt_buf_V_7, i16 %conv_wt_buf_V_8, i16 %conv_wt_buf_V_9, i16 %conv_wt_buf_V_10, i16 %conv_wt_buf_V_11, i16 %conv_wt_buf_V_12, i16 %conv_wt_buf_V_13, i16 %conv_wt_buf_V_14, i16 %conv_wt_buf_V_15, i16 %conv_wt_buf_V_16, i16 %conv_wt_buf_V_17, i16 %conv_wt_buf_V_18, i16 %conv_wt_buf_V_19, i16 %conv_wt_buf_V_20, i16 %conv_wt_buf_V_21, i16 %conv_wt_buf_V_22, i16 %conv_wt_buf_V_23, i16 %conv_wt_buf_V_24, i16 %conv_wt_buf_V_25, i16 %conv_wt_buf_V_26, i16 %conv_wt_buf_V_27, i16 %conv_wt_buf_V_28, i16 %conv_wt_buf_V_29, i16 %conv_wt_buf_V_30, i16 %conv_wt_buf_V_31, i16 %conv_wt_buf_V_32, i16 %conv_wt_buf_V_33, i16 %conv_wt_buf_V_34, i16 %conv_wt_buf_V_35, i16 %conv_wt_buf_V_36, i16 %conv_wt_buf_V_37, i16 %conv_wt_buf_V_38, i16 %conv_wt_buf_V_39, i16 %conv_wt_buf_V_40, i16 %conv_wt_buf_V_41, i16 %conv_wt_buf_V_42, i16 %conv_wt_buf_V_43, i16 %conv_wt_buf_V_44, i16 %conv_wt_buf_V_45, i16 %conv_wt_buf_V_46, i16 %conv_wt_buf_V_47, i16 %conv_wt_buf_V_48" [utils.cpp:73]   --->   Operation 197 'call' 'call_ln73' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln91 = sext i63 %trunc_ln3" [utils.cpp:91]   --->   Operation 198 'sext' 'sext_ln91' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 199 [1/1] (0.00ns)   --->   "%wt_addr_1 = getelementptr i16 %wt, i64 %sext_ln91" [utils.cpp:91]   --->   Operation 199 'getelementptr' 'wt_addr_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 200 [7/7] (7.30ns)   --->   "%empty_59 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr_1, i32 4" [utils.cpp:91]   --->   Operation 200 'readreq' 'empty_59' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 201 [6/7] (7.30ns)   --->   "%empty_59 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr_1, i32 4" [utils.cpp:91]   --->   Operation 201 'readreq' 'empty_59' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 202 [5/7] (7.30ns)   --->   "%empty_59 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr_1, i32 4" [utils.cpp:91]   --->   Operation 202 'readreq' 'empty_59' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 203 [4/7] (7.30ns)   --->   "%empty_59 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr_1, i32 4" [utils.cpp:91]   --->   Operation 203 'readreq' 'empty_59' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 204 [3/7] (7.30ns)   --->   "%empty_59 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr_1, i32 4" [utils.cpp:91]   --->   Operation 204 'readreq' 'empty_59' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 205 [2/7] (7.30ns)   --->   "%empty_59 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr_1, i32 4" [utils.cpp:91]   --->   Operation 205 'readreq' 'empty_59' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 206 [1/7] (7.30ns)   --->   "%empty_59 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr_1, i32 4" [utils.cpp:91]   --->   Operation 206 'readreq' 'empty_59' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 1.58>
ST_22 : Operation 207 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_load = load i16 %conv_bias_buf_V"   --->   Operation 207 'load' 'conv_bias_buf_V_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 208 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_1_load = load i16 %conv_bias_buf_V_1"   --->   Operation 208 'load' 'conv_bias_buf_V_1_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 209 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_2_load = load i16 %conv_bias_buf_V_2"   --->   Operation 209 'load' 'conv_bias_buf_V_2_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 210 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_3_load = load i16 %conv_bias_buf_V_3"   --->   Operation 210 'load' 'conv_bias_buf_V_3_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 211 [2/2] (1.58ns)   --->   "%call_ln91 = call void @tiled_conv_Pipeline_BIAS, i16 %conv_bias_buf_V_3_load, i16 %conv_bias_buf_V_2_load, i16 %conv_bias_buf_V_1_load, i16 %conv_bias_buf_V_load, i16 %wt, i63 %trunc_ln3, i16 %conv_bias_buf_V_11_loc, i16 %conv_bias_buf_V_10_loc, i16 %conv_bias_buf_V_9_loc, i16 %conv_bias_buf_V_8_loc" [utils.cpp:91]   --->   Operation 211 'call' 'call_ln91' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 0.00>
ST_23 : Operation 212 [1/2] (0.00ns)   --->   "%call_ln91 = call void @tiled_conv_Pipeline_BIAS, i16 %conv_bias_buf_V_3_load, i16 %conv_bias_buf_V_2_load, i16 %conv_bias_buf_V_1_load, i16 %conv_bias_buf_V_load, i16 %wt, i63 %trunc_ln3, i16 %conv_bias_buf_V_11_loc, i16 %conv_bias_buf_V_10_loc, i16 %conv_bias_buf_V_9_loc, i16 %conv_bias_buf_V_8_loc" [utils.cpp:91]   --->   Operation 212 'call' 'call_ln91' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 0.00>
ST_24 : Operation 213 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_11_loc_load = load i16 %conv_bias_buf_V_11_loc"   --->   Operation 213 'load' 'conv_bias_buf_V_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 214 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_10_loc_load = load i16 %conv_bias_buf_V_10_loc"   --->   Operation 214 'load' 'conv_bias_buf_V_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 215 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_9_loc_load = load i16 %conv_bias_buf_V_9_loc"   --->   Operation 215 'load' 'conv_bias_buf_V_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 216 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_8_loc_load = load i16 %conv_bias_buf_V_8_loc"   --->   Operation 216 'load' 'conv_bias_buf_V_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 217 [2/2] (0.00ns)   --->   "%call_ln0 = call void @tiled_conv_Pipeline_KERNEL_KERN_I_HEIGHT_WIDTH, i16 %conv_wt_buf_V, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_wt_buf_V_7, i16 %conv_wt_buf_V_8, i16 %conv_wt_buf_V_9, i16 %conv_wt_buf_V_10, i16 %conv_wt_buf_V_11, i16 %conv_wt_buf_V_12, i16 %conv_wt_buf_V_13, i16 %conv_wt_buf_V_14, i16 %conv_wt_buf_V_15, i16 %conv_wt_buf_V_16, i16 %conv_wt_buf_V_17, i16 %conv_wt_buf_V_18, i16 %conv_wt_buf_V_19, i16 %conv_wt_buf_V_20, i16 %conv_wt_buf_V_21, i16 %conv_wt_buf_V_22, i16 %conv_wt_buf_V_23, i16 %conv_wt_buf_V_24, i16 %conv_wt_buf_V_25, i16 %conv_wt_buf_V_26, i16 %conv_wt_buf_V_27, i16 %conv_wt_buf_V_28, i16 %conv_wt_buf_V_29, i16 %conv_wt_buf_V_30, i16 %conv_wt_buf_V_31, i16 %conv_wt_buf_V_32, i16 %conv_wt_buf_V_33, i16 %conv_wt_buf_V_34, i16 %conv_wt_buf_V_35, i16 %conv_wt_buf_V_36, i16 %conv_wt_buf_V_37, i16 %conv_wt_buf_V_38, i16 %conv_wt_buf_V_39, i16 %conv_wt_buf_V_40, i16 %conv_wt_buf_V_41, i16 %conv_wt_buf_V_42, i16 %conv_wt_buf_V_43, i16 %conv_wt_buf_V_44, i16 %conv_wt_buf_V_45, i16 %conv_wt_buf_V_46, i16 %conv_wt_buf_V_47, i16 %conv_wt_buf_V_48, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_bias_buf_V_8_loc_load, i16 %conv_bias_buf_V_9_loc_load, i16 %conv_bias_buf_V_10_loc_load, i16 %conv_bias_buf_V_11_loc_load, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i16 %conv_out_buf_V_4, i16 %conv_out_buf_V_5, i16 %conv_out_buf_V_6"   --->   Operation 217 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 218 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %conv_bias_buf_V_11_loc_load, i16 %conv_bias_buf_V_3" [tiled_conv.cpp:74]   --->   Operation 218 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 219 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %conv_bias_buf_V_10_loc_load, i16 %conv_bias_buf_V_2" [tiled_conv.cpp:74]   --->   Operation 219 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 220 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %conv_bias_buf_V_9_loc_load, i16 %conv_bias_buf_V_1" [tiled_conv.cpp:74]   --->   Operation 220 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 221 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %conv_bias_buf_V_8_loc_load, i16 %conv_bias_buf_V" [tiled_conv.cpp:74]   --->   Operation 221 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>

State 25 <SV = 24> <Delay = 0.00>
ST_25 : Operation 222 [1/2] (0.00ns)   --->   "%call_ln0 = call void @tiled_conv_Pipeline_KERNEL_KERN_I_HEIGHT_WIDTH, i16 %conv_wt_buf_V, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_wt_buf_V_7, i16 %conv_wt_buf_V_8, i16 %conv_wt_buf_V_9, i16 %conv_wt_buf_V_10, i16 %conv_wt_buf_V_11, i16 %conv_wt_buf_V_12, i16 %conv_wt_buf_V_13, i16 %conv_wt_buf_V_14, i16 %conv_wt_buf_V_15, i16 %conv_wt_buf_V_16, i16 %conv_wt_buf_V_17, i16 %conv_wt_buf_V_18, i16 %conv_wt_buf_V_19, i16 %conv_wt_buf_V_20, i16 %conv_wt_buf_V_21, i16 %conv_wt_buf_V_22, i16 %conv_wt_buf_V_23, i16 %conv_wt_buf_V_24, i16 %conv_wt_buf_V_25, i16 %conv_wt_buf_V_26, i16 %conv_wt_buf_V_27, i16 %conv_wt_buf_V_28, i16 %conv_wt_buf_V_29, i16 %conv_wt_buf_V_30, i16 %conv_wt_buf_V_31, i16 %conv_wt_buf_V_32, i16 %conv_wt_buf_V_33, i16 %conv_wt_buf_V_34, i16 %conv_wt_buf_V_35, i16 %conv_wt_buf_V_36, i16 %conv_wt_buf_V_37, i16 %conv_wt_buf_V_38, i16 %conv_wt_buf_V_39, i16 %conv_wt_buf_V_40, i16 %conv_wt_buf_V_41, i16 %conv_wt_buf_V_42, i16 %conv_wt_buf_V_43, i16 %conv_wt_buf_V_44, i16 %conv_wt_buf_V_45, i16 %conv_wt_buf_V_46, i16 %conv_wt_buf_V_47, i16 %conv_wt_buf_V_48, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_bias_buf_V_8_loc_load, i16 %conv_bias_buf_V_9_loc_load, i16 %conv_bias_buf_V_10_loc_load, i16 %conv_bias_buf_V_11_loc_load, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i16 %conv_out_buf_V_4, i16 %conv_out_buf_V_5, i16 %conv_out_buf_V_6"   --->   Operation 222 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 0.00>
ST_26 : Operation 223 [1/1] (0.00ns)   --->   "%shl_ln70_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %trunc_ln70, i2 0" [utils.cpp:70]   --->   Operation 223 'bitconcatenate' 'shl_ln70_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 224 [2/2] (0.00ns)   --->   "%call_ln70 = call void @tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH, i16 %fm, i6 %shl_ln70_1, i64 %output_feature_map_read, i9 %mul_ln39, i11 %shl_ln130_3, i19 %shl_ln130_mid, i17 %shl_ln130_1_mid, i19 %add_ln130_9, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i16 %conv_out_buf_V_4, i16 %conv_out_buf_V_5, i16 %conv_out_buf_V_6, i7 %tmp_s, i9 %tmp_11" [utils.cpp:70]   --->   Operation 224 'call' 'call_ln70' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 0.00>
ST_27 : Operation 225 [1/1] (0.00ns)   --->   "%specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [tiled_conv.cpp:36]   --->   Operation 225 'specloopname' 'specloopname_ln36' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 226 [1/2] (0.00ns)   --->   "%call_ln70 = call void @tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH, i16 %fm, i6 %shl_ln70_1, i64 %output_feature_map_read, i9 %mul_ln39, i11 %shl_ln130_3, i19 %shl_ln130_mid, i17 %shl_ln130_1_mid, i19 %add_ln130_9, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i16 %conv_out_buf_V_4, i16 %conv_out_buf_V_5, i16 %conv_out_buf_V_6, i7 %tmp_s, i9 %tmp_11" [utils.cpp:70]   --->   Operation 226 'call' 'call_ln70' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 227 [1/1] (0.00ns)   --->   "%br_ln74 = br void %for.inc" [tiled_conv.cpp:74]   --->   Operation 227 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ wt]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_feature_map]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer_bias]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_feature_map]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tj                          (alloca           ) [ 0111111111111111111111111111]
ti                          (alloca           ) [ 0111111111111111111111111111]
indvar_flatten746           (alloca           ) [ 0111111111111111111111111111]
conv_bias_buf_V             (alloca           ) [ 0011111111111111111111111111]
conv_bias_buf_V_1           (alloca           ) [ 0011111111111111111111111111]
conv_bias_buf_V_2           (alloca           ) [ 0011111111111111111111111111]
conv_bias_buf_V_3           (alloca           ) [ 0011111111111111111111111111]
output_feature_map_read     (read             ) [ 0011111111111111111111111111]
layer_bias_read             (read             ) [ 0011111111111111111111111111]
layer_weights_read          (read             ) [ 0011111111111111111111111111]
input_feature_map_read      (read             ) [ 0011111111111111111111111111]
conv_bias_buf_V_8_loc       (alloca           ) [ 0011111111111111111111111111]
conv_bias_buf_V_9_loc       (alloca           ) [ 0011111111111111111111111111]
conv_bias_buf_V_10_loc      (alloca           ) [ 0011111111111111111111111111]
conv_bias_buf_V_11_loc      (alloca           ) [ 0011111111111111111111111111]
spectopmodule_ln13          (spectopmodule    ) [ 0000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 0000000000000000000000000000]
specbitsmap_ln0             (specbitsmap      ) [ 0000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 0000000000000000000000000000]
specbitsmap_ln0             (specbitsmap      ) [ 0000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 0000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 0000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 0000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 0000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 0000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 0000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 0000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 0000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 0000000000000000000000000000]
conv_in_buf_V               (alloca           ) [ 0011111111111111111111111111]
conv_in_buf_V_1             (alloca           ) [ 0011111111111111111111111111]
conv_in_buf_V_2             (alloca           ) [ 0011111111111111111111111111]
conv_in_buf_V_3             (alloca           ) [ 0011111111111111111111111111]
conv_in_buf_V_4             (alloca           ) [ 0011111111111111111111111111]
conv_in_buf_V_5             (alloca           ) [ 0011111111111111111111111111]
conv_in_buf_V_6             (alloca           ) [ 0011111111111111111111111111]
conv_wt_buf_V               (alloca           ) [ 0011111111111111111111111111]
conv_wt_buf_V_1             (alloca           ) [ 0011111111111111111111111111]
conv_wt_buf_V_2             (alloca           ) [ 0011111111111111111111111111]
conv_wt_buf_V_3             (alloca           ) [ 0011111111111111111111111111]
conv_wt_buf_V_4             (alloca           ) [ 0011111111111111111111111111]
conv_wt_buf_V_5             (alloca           ) [ 0011111111111111111111111111]
conv_wt_buf_V_6             (alloca           ) [ 0011111111111111111111111111]
conv_wt_buf_V_7             (alloca           ) [ 0011111111111111111111111111]
conv_wt_buf_V_8             (alloca           ) [ 0011111111111111111111111111]
conv_wt_buf_V_9             (alloca           ) [ 0011111111111111111111111111]
conv_wt_buf_V_10            (alloca           ) [ 0011111111111111111111111111]
conv_wt_buf_V_11            (alloca           ) [ 0011111111111111111111111111]
conv_wt_buf_V_12            (alloca           ) [ 0011111111111111111111111111]
conv_wt_buf_V_13            (alloca           ) [ 0011111111111111111111111111]
conv_wt_buf_V_14            (alloca           ) [ 0011111111111111111111111111]
conv_wt_buf_V_15            (alloca           ) [ 0011111111111111111111111111]
conv_wt_buf_V_16            (alloca           ) [ 0011111111111111111111111111]
conv_wt_buf_V_17            (alloca           ) [ 0011111111111111111111111111]
conv_wt_buf_V_18            (alloca           ) [ 0011111111111111111111111111]
conv_wt_buf_V_19            (alloca           ) [ 0011111111111111111111111111]
conv_wt_buf_V_20            (alloca           ) [ 0011111111111111111111111111]
conv_wt_buf_V_21            (alloca           ) [ 0011111111111111111111111111]
conv_wt_buf_V_22            (alloca           ) [ 0011111111111111111111111111]
conv_wt_buf_V_23            (alloca           ) [ 0011111111111111111111111111]
conv_wt_buf_V_24            (alloca           ) [ 0011111111111111111111111111]
conv_wt_buf_V_25            (alloca           ) [ 0011111111111111111111111111]
conv_wt_buf_V_26            (alloca           ) [ 0011111111111111111111111111]
conv_wt_buf_V_27            (alloca           ) [ 0011111111111111111111111111]
conv_wt_buf_V_28            (alloca           ) [ 0011111111111111111111111111]
conv_wt_buf_V_29            (alloca           ) [ 0011111111111111111111111111]
conv_wt_buf_V_30            (alloca           ) [ 0011111111111111111111111111]
conv_wt_buf_V_31            (alloca           ) [ 0011111111111111111111111111]
conv_wt_buf_V_32            (alloca           ) [ 0011111111111111111111111111]
conv_wt_buf_V_33            (alloca           ) [ 0011111111111111111111111111]
conv_wt_buf_V_34            (alloca           ) [ 0011111111111111111111111111]
conv_wt_buf_V_35            (alloca           ) [ 0011111111111111111111111111]
conv_wt_buf_V_36            (alloca           ) [ 0011111111111111111111111111]
conv_wt_buf_V_37            (alloca           ) [ 0011111111111111111111111111]
conv_wt_buf_V_38            (alloca           ) [ 0011111111111111111111111111]
conv_wt_buf_V_39            (alloca           ) [ 0011111111111111111111111111]
conv_wt_buf_V_40            (alloca           ) [ 0011111111111111111111111111]
conv_wt_buf_V_41            (alloca           ) [ 0011111111111111111111111111]
conv_wt_buf_V_42            (alloca           ) [ 0011111111111111111111111111]
conv_wt_buf_V_43            (alloca           ) [ 0011111111111111111111111111]
conv_wt_buf_V_44            (alloca           ) [ 0011111111111111111111111111]
conv_wt_buf_V_45            (alloca           ) [ 0011111111111111111111111111]
conv_wt_buf_V_46            (alloca           ) [ 0011111111111111111111111111]
conv_wt_buf_V_47            (alloca           ) [ 0011111111111111111111111111]
conv_wt_buf_V_48            (alloca           ) [ 0011111111111111111111111111]
conv_out_buf_V              (alloca           ) [ 0011111111111111111111111111]
conv_out_buf_V_addr         (getelementptr    ) [ 0000000000000000000000000000]
conv_out_buf_V_1            (alloca           ) [ 0011111111111111111111111111]
conv_out_buf_V_2            (alloca           ) [ 0011111111111111111111111111]
conv_out_buf_V_3            (alloca           ) [ 0011111111111111111111111111]
conv_out_buf_V_4            (alloca           ) [ 0011111111111111111111111111]
conv_out_buf_V_5            (alloca           ) [ 0011111111111111111111111111]
conv_out_buf_V_6            (alloca           ) [ 0011111111111111111111111111]
store_ln887                 (store            ) [ 0000000000000000000000000000]
store_ln56                  (store            ) [ 0000000000000000000000000000]
store_ln56                  (store            ) [ 0000000000000000000000000000]
store_ln56                  (store            ) [ 0000000000000000000000000000]
br_ln56                     (br               ) [ 0000000000000000000000000000]
indvar_flatten746_load      (load             ) [ 0000000000000000000000000000]
icmp_ln56                   (icmp             ) [ 0011111111111111111111111111]
add_ln56_2                  (add              ) [ 0001111111111111111111111111]
br_ln56                     (br               ) [ 0000000000000000000000000000]
tj_load                     (load             ) [ 0001000000000000000000000000]
ti_load                     (load             ) [ 0000000000000000000000000000]
add_ln56                    (add              ) [ 0000000000000000000000000000]
icmp_ln59                   (icmp             ) [ 0001000000000000000000000000]
select_ln39_1               (select           ) [ 0001111111111111111111111111]
zext_ln39_1                 (zext             ) [ 0000000000000000000000000000]
mul_ln39_1                  (mul              ) [ 0000000000000000000000000000]
add_ln39                    (add              ) [ 0001100000000000000000000000]
ret_ln105                   (ret              ) [ 0000000000000000000000000000]
select_ln39                 (select           ) [ 0000111111111111111111111111]
zext_ln39                   (zext             ) [ 0000000000000000000000000000]
mul_ln39                    (mul              ) [ 0000111111111111111111111111]
trunc_ln28                  (trunc            ) [ 0000100000000000000000000000]
shl_ln                      (bitconcatenate   ) [ 0000000000000000000000000000]
shl_ln28_1                  (bitconcatenate   ) [ 0000000000000000000000000000]
zext_ln28                   (zext             ) [ 0000000000000000000000000000]
zext_ln28_1                 (zext             ) [ 0000000000000000000000000000]
add_ln46                    (add              ) [ 0000100000000000000000000000]
p_mid127                    (icmp             ) [ 0000100000000000000000000000]
specloopname_ln0            (specloopname     ) [ 0000000000000000000000000000]
empty_60                    (speclooptripcount) [ 0000000000000000000000000000]
specloopname_ln36           (specloopname     ) [ 0000000000000000000000000000]
call_ln39                   (call             ) [ 0000000000000000000000000000]
tmp_s                       (bitconcatenate   ) [ 0000011111111111111111111111]
tmp_11                      (bitconcatenate   ) [ 0000011111111111111111111111]
zext_ln74                   (zext             ) [ 0000000000000000000000000000]
zext_ln130_2                (zext             ) [ 0000000000000000000000000000]
add_ln130                   (add              ) [ 0000000000000000000000000000]
shl_ln130_3                 (bitconcatenate   ) [ 0000011111111111111111111111]
zext_ln130_3                (zext             ) [ 0000000000000000000000000000]
shl_ln130_mid               (bitconcatenate   ) [ 0000011111111111111111111111]
shl_ln130_1_mid             (bitconcatenate   ) [ 0000011111111111111111111111]
zext_ln125_1                (zext             ) [ 0000000000000000000000000000]
add_ln130_1                 (add              ) [ 0000000000000000000000000000]
add_ln130_9                 (add              ) [ 0000011111111111111111111111]
br_ln74                     (br               ) [ 0011111111111111111111111111]
tk                          (phi              ) [ 0000010000000000000000000000]
phi_mul                     (phi              ) [ 0000010000000000000000000000]
add_ln74_1                  (add              ) [ 0011111111111111111111111111]
icmp_ln74                   (icmp             ) [ 0011111111111111111111111111]
empty                       (speclooptripcount) [ 0000000000000000000000000000]
add_ln74                    (add              ) [ 0011111111111111111111111111]
br_ln74                     (br               ) [ 0000000000000000000000000000]
zext_ln70                   (zext             ) [ 0000000000000000000000000000]
add_ln70                    (add              ) [ 0000000000000000000000000000]
trunc_ln2                   (partselect       ) [ 0000001111111110000000000000]
trunc_ln70                  (trunc            ) [ 0000001111111111111111111110]
shl_ln1                     (bitconcatenate   ) [ 0000000000000000000000000000]
zext_ln70_1                 (zext             ) [ 0000000000000000000000000000]
add_ln70_1                  (add              ) [ 0000000000000000000000000000]
trunc_ln3                   (partselect       ) [ 0000001111111111111111110000]
add_ln59                    (add              ) [ 0000000000000000000000000000]
store_ln59                  (store            ) [ 0000000000000000000000000000]
store_ln59                  (store            ) [ 0000000000000000000000000000]
store_ln59                  (store            ) [ 0000000000000000000000000000]
br_ln59                     (br               ) [ 0000000000000000000000000000]
sext_ln73                   (sext             ) [ 0000000000000000000000000000]
wt_addr                     (getelementptr    ) [ 0000000111111000000000000000]
empty_58                    (readreq          ) [ 0000000000000000000000000000]
call_ln73                   (call             ) [ 0000000000000000000000000000]
sext_ln91                   (sext             ) [ 0000000000000000000000000000]
wt_addr_1                   (getelementptr    ) [ 0000000000000000111111000000]
empty_59                    (readreq          ) [ 0000000000000000000000000000]
conv_bias_buf_V_load        (load             ) [ 0000000000000000000000010000]
conv_bias_buf_V_1_load      (load             ) [ 0000000000000000000000010000]
conv_bias_buf_V_2_load      (load             ) [ 0000000000000000000000010000]
conv_bias_buf_V_3_load      (load             ) [ 0000000000000000000000010000]
call_ln91                   (call             ) [ 0000000000000000000000000000]
conv_bias_buf_V_11_loc_load (load             ) [ 0000000000000000000000000100]
conv_bias_buf_V_10_loc_load (load             ) [ 0000000000000000000000000100]
conv_bias_buf_V_9_loc_load  (load             ) [ 0000000000000000000000000100]
conv_bias_buf_V_8_loc_load  (load             ) [ 0000000000000000000000000100]
store_ln74                  (store            ) [ 0000000000000000000000000000]
store_ln74                  (store            ) [ 0000000000000000000000000000]
store_ln74                  (store            ) [ 0000000000000000000000000000]
store_ln74                  (store            ) [ 0000000000000000000000000000]
call_ln0                    (call             ) [ 0000000000000000000000000000]
shl_ln70_1                  (bitconcatenate   ) [ 0000000000000000000000000001]
specloopname_ln36           (specloopname     ) [ 0000000000000000000000000000]
call_ln70                   (call             ) [ 0000000000000000000000000000]
br_ln74                     (br               ) [ 0011111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fm">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fm"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="wt">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wt"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_feature_map">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_feature_map"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="layer_weights">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_weights"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="layer_bias">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_bias"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_feature_map">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_feature_map"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="TILE_ROW_TILE_COL_str"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i9.i10"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i9.i8"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tiled_conv_Pipeline_BIAS"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tiled_conv_Pipeline_KERNEL_KERN_I_HEIGHT_WIDTH"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="154" class="1004" name="tj_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tj/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="ti_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ti/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="indvar_flatten746_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten746/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="conv_bias_buf_V_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="16" slack="21"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_bias_buf_V/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="conv_bias_buf_V_1_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="16" slack="21"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_bias_buf_V_1/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="conv_bias_buf_V_2_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="16" slack="21"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_bias_buf_V_2/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="conv_bias_buf_V_3_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="16" slack="21"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_bias_buf_V_3/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="conv_bias_buf_V_8_loc_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="16" slack="21"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_bias_buf_V_8_loc/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="conv_bias_buf_V_9_loc_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="16" slack="21"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_bias_buf_V_9_loc/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="conv_bias_buf_V_10_loc_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="16" slack="21"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_bias_buf_V_10_loc/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="conv_bias_buf_V_11_loc_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="16" slack="21"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_bias_buf_V_11_loc/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="conv_in_buf_V_alloca_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_in_buf_V/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="conv_in_buf_V_1_alloca_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_in_buf_V_1/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="conv_in_buf_V_2_alloca_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_in_buf_V_2/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="conv_in_buf_V_3_alloca_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_in_buf_V_3/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="conv_in_buf_V_4_alloca_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_in_buf_V_4/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="conv_in_buf_V_5_alloca_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_in_buf_V_5/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="conv_in_buf_V_6_alloca_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_in_buf_V_6/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="conv_wt_buf_V_alloca_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_wt_buf_V/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="conv_wt_buf_V_1_alloca_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_wt_buf_V_1/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="conv_wt_buf_V_2_alloca_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_wt_buf_V_2/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="conv_wt_buf_V_3_alloca_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_wt_buf_V_3/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="conv_wt_buf_V_4_alloca_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_wt_buf_V_4/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="conv_wt_buf_V_5_alloca_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_wt_buf_V_5/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="conv_wt_buf_V_6_alloca_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_wt_buf_V_6/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="conv_wt_buf_V_7_alloca_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_wt_buf_V_7/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="conv_wt_buf_V_8_alloca_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_wt_buf_V_8/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="conv_wt_buf_V_9_alloca_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_wt_buf_V_9/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="conv_wt_buf_V_10_alloca_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_wt_buf_V_10/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="conv_wt_buf_V_11_alloca_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_wt_buf_V_11/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="conv_wt_buf_V_12_alloca_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_wt_buf_V_12/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="conv_wt_buf_V_13_alloca_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_wt_buf_V_13/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="conv_wt_buf_V_14_alloca_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_wt_buf_V_14/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="conv_wt_buf_V_15_alloca_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_wt_buf_V_15/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="conv_wt_buf_V_16_alloca_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_wt_buf_V_16/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="conv_wt_buf_V_17_alloca_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_wt_buf_V_17/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="conv_wt_buf_V_18_alloca_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_wt_buf_V_18/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="conv_wt_buf_V_19_alloca_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_wt_buf_V_19/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="conv_wt_buf_V_20_alloca_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_wt_buf_V_20/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="conv_wt_buf_V_21_alloca_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_wt_buf_V_21/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="conv_wt_buf_V_22_alloca_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_wt_buf_V_22/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="conv_wt_buf_V_23_alloca_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_wt_buf_V_23/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="conv_wt_buf_V_24_alloca_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_wt_buf_V_24/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="conv_wt_buf_V_25_alloca_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_wt_buf_V_25/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="conv_wt_buf_V_26_alloca_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_wt_buf_V_26/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="conv_wt_buf_V_27_alloca_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_wt_buf_V_27/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="conv_wt_buf_V_28_alloca_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_wt_buf_V_28/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="conv_wt_buf_V_29_alloca_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_wt_buf_V_29/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="conv_wt_buf_V_30_alloca_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_wt_buf_V_30/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="conv_wt_buf_V_31_alloca_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_wt_buf_V_31/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="conv_wt_buf_V_32_alloca_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_wt_buf_V_32/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="conv_wt_buf_V_33_alloca_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_wt_buf_V_33/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="conv_wt_buf_V_34_alloca_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_wt_buf_V_34/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="conv_wt_buf_V_35_alloca_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_wt_buf_V_35/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="conv_wt_buf_V_36_alloca_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_wt_buf_V_36/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="conv_wt_buf_V_37_alloca_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_wt_buf_V_37/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="conv_wt_buf_V_38_alloca_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_wt_buf_V_38/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="conv_wt_buf_V_39_alloca_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_wt_buf_V_39/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="conv_wt_buf_V_40_alloca_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_wt_buf_V_40/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="conv_wt_buf_V_41_alloca_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="0"/>
<pin id="392" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_wt_buf_V_41/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="conv_wt_buf_V_42_alloca_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_wt_buf_V_42/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="conv_wt_buf_V_43_alloca_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_wt_buf_V_43/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="conv_wt_buf_V_44_alloca_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_wt_buf_V_44/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="conv_wt_buf_V_45_alloca_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="0"/>
<pin id="408" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_wt_buf_V_45/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="conv_wt_buf_V_46_alloca_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="0"/>
<pin id="412" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_wt_buf_V_46/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="conv_wt_buf_V_47_alloca_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_wt_buf_V_47/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="conv_wt_buf_V_48_alloca_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_wt_buf_V_48/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="conv_out_buf_V_alloca_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_out_buf_V/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="conv_out_buf_V_1_alloca_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_out_buf_V_1/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="conv_out_buf_V_2_alloca_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_out_buf_V_2/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="conv_out_buf_V_3_alloca_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_out_buf_V_3/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="conv_out_buf_V_4_alloca_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_out_buf_V_4/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="conv_out_buf_V_5_alloca_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_out_buf_V_5/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="conv_out_buf_V_6_alloca_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_out_buf_V_6/1 "/>
</bind>
</comp>

<comp id="450" class="1004" name="output_feature_map_read_read_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="64" slack="0"/>
<pin id="452" dir="0" index="1" bw="64" slack="0"/>
<pin id="453" dir="1" index="2" bw="64" slack="25"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_feature_map_read/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="layer_bias_read_read_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="64" slack="0"/>
<pin id="458" dir="0" index="1" bw="64" slack="0"/>
<pin id="459" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer_bias_read/1 "/>
</bind>
</comp>

<comp id="462" class="1004" name="layer_weights_read_read_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="64" slack="0"/>
<pin id="464" dir="0" index="1" bw="64" slack="0"/>
<pin id="465" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer_weights_read/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="input_feature_map_read_read_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="64" slack="0"/>
<pin id="470" dir="0" index="1" bw="64" slack="0"/>
<pin id="471" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_feature_map_read/1 "/>
</bind>
</comp>

<comp id="474" class="1004" name="grp_readreq_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="0"/>
<pin id="476" dir="0" index="1" bw="16" slack="0"/>
<pin id="477" dir="0" index="2" bw="11" slack="0"/>
<pin id="478" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_58/6 "/>
</bind>
</comp>

<comp id="481" class="1004" name="grp_readreq_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="0"/>
<pin id="483" dir="0" index="1" bw="16" slack="0"/>
<pin id="484" dir="0" index="2" bw="4" slack="0"/>
<pin id="485" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_59/15 "/>
</bind>
</comp>

<comp id="488" class="1004" name="conv_out_buf_V_addr_gep_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="16" slack="0"/>
<pin id="490" dir="0" index="1" bw="1" slack="0"/>
<pin id="491" dir="0" index="2" bw="1" slack="0"/>
<pin id="492" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_buf_V_addr/1 "/>
</bind>
</comp>

<comp id="496" class="1004" name="store_ln887_access_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="9" slack="0"/>
<pin id="498" dir="0" index="1" bw="16" slack="0"/>
<pin id="499" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="500" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln887/1 "/>
</bind>
</comp>

<comp id="503" class="1005" name="tk_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="5" slack="1"/>
<pin id="505" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tk (phireg) "/>
</bind>
</comp>

<comp id="507" class="1004" name="tk_phi_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="1"/>
<pin id="509" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="510" dir="0" index="2" bw="5" slack="0"/>
<pin id="511" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="512" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tk/5 "/>
</bind>
</comp>

<comp id="514" class="1005" name="phi_mul_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="15" slack="1"/>
<pin id="516" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="518" class="1004" name="phi_mul_phi_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="1"/>
<pin id="520" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="521" dir="0" index="2" bw="15" slack="0"/>
<pin id="522" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="523" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/5 "/>
</bind>
</comp>

<comp id="525" class="1004" name="grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="0" slack="0"/>
<pin id="527" dir="0" index="1" bw="16" slack="0"/>
<pin id="528" dir="0" index="2" bw="11" slack="1"/>
<pin id="529" dir="0" index="3" bw="64" slack="2"/>
<pin id="530" dir="0" index="4" bw="1" slack="0"/>
<pin id="531" dir="0" index="5" bw="11" slack="0"/>
<pin id="532" dir="0" index="6" bw="16" slack="2147483647"/>
<pin id="533" dir="0" index="7" bw="16" slack="2147483647"/>
<pin id="534" dir="0" index="8" bw="16" slack="2147483647"/>
<pin id="535" dir="0" index="9" bw="16" slack="2147483647"/>
<pin id="536" dir="0" index="10" bw="16" slack="2147483647"/>
<pin id="537" dir="0" index="11" bw="16" slack="2147483647"/>
<pin id="538" dir="0" index="12" bw="16" slack="2147483647"/>
<pin id="539" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln39/3 "/>
</bind>
</comp>

<comp id="542" class="1004" name="grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="0" slack="0"/>
<pin id="544" dir="0" index="1" bw="16" slack="0"/>
<pin id="545" dir="0" index="2" bw="63" slack="8"/>
<pin id="546" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="547" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="548" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="549" dir="0" index="6" bw="16" slack="2147483647"/>
<pin id="550" dir="0" index="7" bw="16" slack="2147483647"/>
<pin id="551" dir="0" index="8" bw="16" slack="2147483647"/>
<pin id="552" dir="0" index="9" bw="16" slack="2147483647"/>
<pin id="553" dir="0" index="10" bw="16" slack="2147483647"/>
<pin id="554" dir="0" index="11" bw="16" slack="2147483647"/>
<pin id="555" dir="0" index="12" bw="16" slack="2147483647"/>
<pin id="556" dir="0" index="13" bw="16" slack="2147483647"/>
<pin id="557" dir="0" index="14" bw="16" slack="2147483647"/>
<pin id="558" dir="0" index="15" bw="16" slack="2147483647"/>
<pin id="559" dir="0" index="16" bw="16" slack="2147483647"/>
<pin id="560" dir="0" index="17" bw="16" slack="2147483647"/>
<pin id="561" dir="0" index="18" bw="16" slack="2147483647"/>
<pin id="562" dir="0" index="19" bw="16" slack="2147483647"/>
<pin id="563" dir="0" index="20" bw="16" slack="2147483647"/>
<pin id="564" dir="0" index="21" bw="16" slack="2147483647"/>
<pin id="565" dir="0" index="22" bw="16" slack="2147483647"/>
<pin id="566" dir="0" index="23" bw="16" slack="2147483647"/>
<pin id="567" dir="0" index="24" bw="16" slack="2147483647"/>
<pin id="568" dir="0" index="25" bw="16" slack="2147483647"/>
<pin id="569" dir="0" index="26" bw="16" slack="2147483647"/>
<pin id="570" dir="0" index="27" bw="16" slack="2147483647"/>
<pin id="571" dir="0" index="28" bw="16" slack="2147483647"/>
<pin id="572" dir="0" index="29" bw="16" slack="2147483647"/>
<pin id="573" dir="0" index="30" bw="16" slack="2147483647"/>
<pin id="574" dir="0" index="31" bw="16" slack="2147483647"/>
<pin id="575" dir="0" index="32" bw="16" slack="2147483647"/>
<pin id="576" dir="0" index="33" bw="16" slack="2147483647"/>
<pin id="577" dir="0" index="34" bw="16" slack="2147483647"/>
<pin id="578" dir="0" index="35" bw="16" slack="2147483647"/>
<pin id="579" dir="0" index="36" bw="16" slack="2147483647"/>
<pin id="580" dir="0" index="37" bw="16" slack="2147483647"/>
<pin id="581" dir="0" index="38" bw="16" slack="2147483647"/>
<pin id="582" dir="0" index="39" bw="16" slack="2147483647"/>
<pin id="583" dir="0" index="40" bw="16" slack="2147483647"/>
<pin id="584" dir="0" index="41" bw="16" slack="2147483647"/>
<pin id="585" dir="0" index="42" bw="16" slack="2147483647"/>
<pin id="586" dir="0" index="43" bw="16" slack="2147483647"/>
<pin id="587" dir="0" index="44" bw="16" slack="2147483647"/>
<pin id="588" dir="0" index="45" bw="16" slack="2147483647"/>
<pin id="589" dir="0" index="46" bw="16" slack="2147483647"/>
<pin id="590" dir="0" index="47" bw="16" slack="2147483647"/>
<pin id="591" dir="0" index="48" bw="16" slack="2147483647"/>
<pin id="592" dir="0" index="49" bw="16" slack="2147483647"/>
<pin id="593" dir="0" index="50" bw="16" slack="2147483647"/>
<pin id="594" dir="0" index="51" bw="16" slack="2147483647"/>
<pin id="595" dir="1" index="52" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln73/13 "/>
</bind>
</comp>

<comp id="598" class="1004" name="grp_tiled_conv_Pipeline_BIAS_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="0" slack="0"/>
<pin id="600" dir="0" index="1" bw="16" slack="0"/>
<pin id="601" dir="0" index="2" bw="16" slack="0"/>
<pin id="602" dir="0" index="3" bw="16" slack="0"/>
<pin id="603" dir="0" index="4" bw="16" slack="0"/>
<pin id="604" dir="0" index="5" bw="16" slack="0"/>
<pin id="605" dir="0" index="6" bw="63" slack="17"/>
<pin id="606" dir="0" index="7" bw="16" slack="21"/>
<pin id="607" dir="0" index="8" bw="16" slack="21"/>
<pin id="608" dir="0" index="9" bw="16" slack="21"/>
<pin id="609" dir="0" index="10" bw="16" slack="21"/>
<pin id="610" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln91/22 "/>
</bind>
</comp>

<comp id="613" class="1004" name="grp_tiled_conv_Pipeline_KERNEL_KERN_I_HEIGHT_WIDTH_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="0" slack="0"/>
<pin id="615" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="616" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="617" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="618" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="619" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="620" dir="0" index="6" bw="16" slack="2147483647"/>
<pin id="621" dir="0" index="7" bw="16" slack="2147483647"/>
<pin id="622" dir="0" index="8" bw="16" slack="2147483647"/>
<pin id="623" dir="0" index="9" bw="16" slack="2147483647"/>
<pin id="624" dir="0" index="10" bw="16" slack="2147483647"/>
<pin id="625" dir="0" index="11" bw="16" slack="2147483647"/>
<pin id="626" dir="0" index="12" bw="16" slack="2147483647"/>
<pin id="627" dir="0" index="13" bw="16" slack="2147483647"/>
<pin id="628" dir="0" index="14" bw="16" slack="2147483647"/>
<pin id="629" dir="0" index="15" bw="16" slack="2147483647"/>
<pin id="630" dir="0" index="16" bw="16" slack="2147483647"/>
<pin id="631" dir="0" index="17" bw="16" slack="2147483647"/>
<pin id="632" dir="0" index="18" bw="16" slack="2147483647"/>
<pin id="633" dir="0" index="19" bw="16" slack="2147483647"/>
<pin id="634" dir="0" index="20" bw="16" slack="2147483647"/>
<pin id="635" dir="0" index="21" bw="16" slack="2147483647"/>
<pin id="636" dir="0" index="22" bw="16" slack="2147483647"/>
<pin id="637" dir="0" index="23" bw="16" slack="2147483647"/>
<pin id="638" dir="0" index="24" bw="16" slack="2147483647"/>
<pin id="639" dir="0" index="25" bw="16" slack="2147483647"/>
<pin id="640" dir="0" index="26" bw="16" slack="2147483647"/>
<pin id="641" dir="0" index="27" bw="16" slack="2147483647"/>
<pin id="642" dir="0" index="28" bw="16" slack="2147483647"/>
<pin id="643" dir="0" index="29" bw="16" slack="2147483647"/>
<pin id="644" dir="0" index="30" bw="16" slack="2147483647"/>
<pin id="645" dir="0" index="31" bw="16" slack="2147483647"/>
<pin id="646" dir="0" index="32" bw="16" slack="2147483647"/>
<pin id="647" dir="0" index="33" bw="16" slack="2147483647"/>
<pin id="648" dir="0" index="34" bw="16" slack="2147483647"/>
<pin id="649" dir="0" index="35" bw="16" slack="2147483647"/>
<pin id="650" dir="0" index="36" bw="16" slack="2147483647"/>
<pin id="651" dir="0" index="37" bw="16" slack="2147483647"/>
<pin id="652" dir="0" index="38" bw="16" slack="2147483647"/>
<pin id="653" dir="0" index="39" bw="16" slack="2147483647"/>
<pin id="654" dir="0" index="40" bw="16" slack="2147483647"/>
<pin id="655" dir="0" index="41" bw="16" slack="2147483647"/>
<pin id="656" dir="0" index="42" bw="16" slack="2147483647"/>
<pin id="657" dir="0" index="43" bw="16" slack="2147483647"/>
<pin id="658" dir="0" index="44" bw="16" slack="2147483647"/>
<pin id="659" dir="0" index="45" bw="16" slack="2147483647"/>
<pin id="660" dir="0" index="46" bw="16" slack="2147483647"/>
<pin id="661" dir="0" index="47" bw="16" slack="2147483647"/>
<pin id="662" dir="0" index="48" bw="16" slack="2147483647"/>
<pin id="663" dir="0" index="49" bw="16" slack="2147483647"/>
<pin id="664" dir="0" index="50" bw="16" slack="2147483647"/>
<pin id="665" dir="0" index="51" bw="16" slack="2147483647"/>
<pin id="666" dir="0" index="52" bw="16" slack="2147483647"/>
<pin id="667" dir="0" index="53" bw="16" slack="2147483647"/>
<pin id="668" dir="0" index="54" bw="16" slack="2147483647"/>
<pin id="669" dir="0" index="55" bw="16" slack="2147483647"/>
<pin id="670" dir="0" index="56" bw="16" slack="2147483647"/>
<pin id="671" dir="0" index="57" bw="16" slack="0"/>
<pin id="672" dir="0" index="58" bw="16" slack="0"/>
<pin id="673" dir="0" index="59" bw="16" slack="0"/>
<pin id="674" dir="0" index="60" bw="16" slack="0"/>
<pin id="675" dir="0" index="61" bw="16" slack="2147483647"/>
<pin id="676" dir="0" index="62" bw="16" slack="2147483647"/>
<pin id="677" dir="0" index="63" bw="16" slack="2147483647"/>
<pin id="678" dir="0" index="64" bw="16" slack="2147483647"/>
<pin id="679" dir="0" index="65" bw="16" slack="2147483647"/>
<pin id="680" dir="0" index="66" bw="16" slack="2147483647"/>
<pin id="681" dir="0" index="67" bw="16" slack="2147483647"/>
<pin id="682" dir="1" index="68" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/24 "/>
</bind>
</comp>

<comp id="684" class="1004" name="grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="0" slack="0"/>
<pin id="686" dir="0" index="1" bw="16" slack="0"/>
<pin id="687" dir="0" index="2" bw="6" slack="0"/>
<pin id="688" dir="0" index="3" bw="64" slack="25"/>
<pin id="689" dir="0" index="4" bw="9" slack="23"/>
<pin id="690" dir="0" index="5" bw="11" slack="22"/>
<pin id="691" dir="0" index="6" bw="19" slack="22"/>
<pin id="692" dir="0" index="7" bw="17" slack="22"/>
<pin id="693" dir="0" index="8" bw="19" slack="22"/>
<pin id="694" dir="0" index="9" bw="16" slack="2147483647"/>
<pin id="695" dir="0" index="10" bw="16" slack="2147483647"/>
<pin id="696" dir="0" index="11" bw="16" slack="2147483647"/>
<pin id="697" dir="0" index="12" bw="16" slack="2147483647"/>
<pin id="698" dir="0" index="13" bw="16" slack="2147483647"/>
<pin id="699" dir="0" index="14" bw="16" slack="2147483647"/>
<pin id="700" dir="0" index="15" bw="16" slack="2147483647"/>
<pin id="701" dir="0" index="16" bw="7" slack="22"/>
<pin id="702" dir="0" index="17" bw="9" slack="22"/>
<pin id="703" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln70/26 "/>
</bind>
</comp>

<comp id="706" class="1004" name="store_ln56_store_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="1" slack="0"/>
<pin id="708" dir="0" index="1" bw="10" slack="0"/>
<pin id="709" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/1 "/>
</bind>
</comp>

<comp id="711" class="1004" name="store_ln56_store_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="1" slack="0"/>
<pin id="713" dir="0" index="1" bw="5" slack="0"/>
<pin id="714" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/1 "/>
</bind>
</comp>

<comp id="716" class="1004" name="store_ln56_store_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="1" slack="0"/>
<pin id="718" dir="0" index="1" bw="6" slack="0"/>
<pin id="719" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/1 "/>
</bind>
</comp>

<comp id="721" class="1004" name="indvar_flatten746_load_load_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="10" slack="1"/>
<pin id="723" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten746_load/2 "/>
</bind>
</comp>

<comp id="724" class="1004" name="icmp_ln56_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="10" slack="0"/>
<pin id="726" dir="0" index="1" bw="10" slack="0"/>
<pin id="727" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/2 "/>
</bind>
</comp>

<comp id="730" class="1004" name="add_ln56_2_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="10" slack="0"/>
<pin id="732" dir="0" index="1" bw="1" slack="0"/>
<pin id="733" dir="1" index="2" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56_2/2 "/>
</bind>
</comp>

<comp id="736" class="1004" name="tj_load_load_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="6" slack="1"/>
<pin id="738" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tj_load/2 "/>
</bind>
</comp>

<comp id="739" class="1004" name="ti_load_load_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="5" slack="1"/>
<pin id="741" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ti_load/2 "/>
</bind>
</comp>

<comp id="742" class="1004" name="add_ln56_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="5" slack="0"/>
<pin id="744" dir="0" index="1" bw="1" slack="0"/>
<pin id="745" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56/2 "/>
</bind>
</comp>

<comp id="748" class="1004" name="icmp_ln59_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="6" slack="0"/>
<pin id="750" dir="0" index="1" bw="6" slack="0"/>
<pin id="751" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59/2 "/>
</bind>
</comp>

<comp id="754" class="1004" name="select_ln39_1_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="1" slack="0"/>
<pin id="756" dir="0" index="1" bw="5" slack="0"/>
<pin id="757" dir="0" index="2" bw="5" slack="0"/>
<pin id="758" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39_1/2 "/>
</bind>
</comp>

<comp id="762" class="1004" name="zext_ln39_1_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="5" slack="0"/>
<pin id="764" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_1/2 "/>
</bind>
</comp>

<comp id="766" class="1004" name="select_ln39_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="1" slack="1"/>
<pin id="768" dir="0" index="1" bw="1" slack="0"/>
<pin id="769" dir="0" index="2" bw="6" slack="2147483647"/>
<pin id="770" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39/3 "/>
</bind>
</comp>

<comp id="772" class="1004" name="zext_ln39_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="5" slack="1"/>
<pin id="774" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39/3 "/>
</bind>
</comp>

<comp id="775" class="1004" name="mul_ln39_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="5" slack="0"/>
<pin id="777" dir="0" index="1" bw="6" slack="0"/>
<pin id="778" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln39/3 "/>
</bind>
</comp>

<comp id="781" class="1004" name="trunc_ln28_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="6" slack="0"/>
<pin id="783" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28/3 "/>
</bind>
</comp>

<comp id="785" class="1004" name="shl_ln_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="10" slack="0"/>
<pin id="787" dir="0" index="1" bw="5" slack="0"/>
<pin id="788" dir="0" index="2" bw="1" slack="0"/>
<pin id="789" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="793" class="1004" name="shl_ln28_1_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="8" slack="0"/>
<pin id="795" dir="0" index="1" bw="5" slack="0"/>
<pin id="796" dir="0" index="2" bw="1" slack="0"/>
<pin id="797" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln28_1/3 "/>
</bind>
</comp>

<comp id="801" class="1004" name="zext_ln28_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="8" slack="0"/>
<pin id="803" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/3 "/>
</bind>
</comp>

<comp id="805" class="1004" name="zext_ln28_1_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="10" slack="0"/>
<pin id="807" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_1/3 "/>
</bind>
</comp>

<comp id="809" class="1004" name="add_ln46_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="10" slack="0"/>
<pin id="811" dir="0" index="1" bw="8" slack="0"/>
<pin id="812" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/3 "/>
</bind>
</comp>

<comp id="816" class="1004" name="p_mid127_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="11" slack="1"/>
<pin id="818" dir="0" index="1" bw="11" slack="0"/>
<pin id="819" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="p_mid127/3 "/>
</bind>
</comp>

<comp id="822" class="1004" name="tmp_s_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="7" slack="0"/>
<pin id="824" dir="0" index="1" bw="5" slack="1"/>
<pin id="825" dir="0" index="2" bw="1" slack="0"/>
<pin id="826" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="829" class="1004" name="tmp_11_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="9" slack="0"/>
<pin id="831" dir="0" index="1" bw="5" slack="1"/>
<pin id="832" dir="0" index="2" bw="1" slack="0"/>
<pin id="833" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/4 "/>
</bind>
</comp>

<comp id="836" class="1004" name="zext_ln74_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="9" slack="0"/>
<pin id="838" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74/4 "/>
</bind>
</comp>

<comp id="840" class="1004" name="zext_ln130_2_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="7" slack="0"/>
<pin id="842" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_2/4 "/>
</bind>
</comp>

<comp id="844" class="1004" name="add_ln130_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="7" slack="0"/>
<pin id="846" dir="0" index="1" bw="9" slack="0"/>
<pin id="847" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130/4 "/>
</bind>
</comp>

<comp id="850" class="1004" name="shl_ln130_3_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="11" slack="0"/>
<pin id="852" dir="0" index="1" bw="10" slack="0"/>
<pin id="853" dir="0" index="2" bw="1" slack="0"/>
<pin id="854" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln130_3/4 "/>
</bind>
</comp>

<comp id="858" class="1004" name="zext_ln130_3_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="11" slack="0"/>
<pin id="860" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_3/4 "/>
</bind>
</comp>

<comp id="862" class="1004" name="shl_ln130_mid_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="19" slack="0"/>
<pin id="864" dir="0" index="1" bw="9" slack="1"/>
<pin id="865" dir="0" index="2" bw="1" slack="0"/>
<pin id="866" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln130_mid/4 "/>
</bind>
</comp>

<comp id="869" class="1004" name="shl_ln130_1_mid_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="17" slack="0"/>
<pin id="871" dir="0" index="1" bw="9" slack="1"/>
<pin id="872" dir="0" index="2" bw="1" slack="0"/>
<pin id="873" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln130_1_mid/4 "/>
</bind>
</comp>

<comp id="876" class="1004" name="zext_ln125_1_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="17" slack="0"/>
<pin id="878" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln125_1/4 "/>
</bind>
</comp>

<comp id="880" class="1004" name="add_ln130_1_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="19" slack="0"/>
<pin id="882" dir="0" index="1" bw="11" slack="0"/>
<pin id="883" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_1/4 "/>
</bind>
</comp>

<comp id="886" class="1004" name="add_ln130_9_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="19" slack="0"/>
<pin id="888" dir="0" index="1" bw="17" slack="0"/>
<pin id="889" dir="1" index="2" bw="19" slack="22"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_9/4 "/>
</bind>
</comp>

<comp id="892" class="1004" name="add_ln74_1_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="15" slack="0"/>
<pin id="894" dir="0" index="1" bw="12" slack="0"/>
<pin id="895" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74_1/5 "/>
</bind>
</comp>

<comp id="898" class="1004" name="icmp_ln74_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="5" slack="0"/>
<pin id="900" dir="0" index="1" bw="5" slack="0"/>
<pin id="901" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln74/5 "/>
</bind>
</comp>

<comp id="904" class="1004" name="add_ln74_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="5" slack="0"/>
<pin id="906" dir="0" index="1" bw="1" slack="0"/>
<pin id="907" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74/5 "/>
</bind>
</comp>

<comp id="910" class="1004" name="zext_ln70_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="15" slack="0"/>
<pin id="912" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70/5 "/>
</bind>
</comp>

<comp id="914" class="1004" name="add_ln70_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="15" slack="0"/>
<pin id="916" dir="0" index="1" bw="64" slack="4"/>
<pin id="917" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70/5 "/>
</bind>
</comp>

<comp id="919" class="1004" name="trunc_ln2_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="63" slack="0"/>
<pin id="921" dir="0" index="1" bw="64" slack="0"/>
<pin id="922" dir="0" index="2" bw="1" slack="0"/>
<pin id="923" dir="0" index="3" bw="7" slack="0"/>
<pin id="924" dir="1" index="4" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/5 "/>
</bind>
</comp>

<comp id="929" class="1004" name="trunc_ln70_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="5" slack="0"/>
<pin id="931" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln70/5 "/>
</bind>
</comp>

<comp id="933" class="1004" name="shl_ln1_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="7" slack="0"/>
<pin id="935" dir="0" index="1" bw="4" slack="0"/>
<pin id="936" dir="0" index="2" bw="1" slack="0"/>
<pin id="937" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/5 "/>
</bind>
</comp>

<comp id="941" class="1004" name="zext_ln70_1_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="7" slack="0"/>
<pin id="943" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70_1/5 "/>
</bind>
</comp>

<comp id="945" class="1004" name="add_ln70_1_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="7" slack="0"/>
<pin id="947" dir="0" index="1" bw="64" slack="4"/>
<pin id="948" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70_1/5 "/>
</bind>
</comp>

<comp id="950" class="1004" name="trunc_ln3_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="63" slack="0"/>
<pin id="952" dir="0" index="1" bw="64" slack="0"/>
<pin id="953" dir="0" index="2" bw="1" slack="0"/>
<pin id="954" dir="0" index="3" bw="7" slack="0"/>
<pin id="955" dir="1" index="4" bw="63" slack="10"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/5 "/>
</bind>
</comp>

<comp id="960" class="1004" name="add_ln59_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="6" slack="2"/>
<pin id="962" dir="0" index="1" bw="1" slack="0"/>
<pin id="963" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59/5 "/>
</bind>
</comp>

<comp id="965" class="1004" name="store_ln59_store_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="10" slack="3"/>
<pin id="967" dir="0" index="1" bw="10" slack="4"/>
<pin id="968" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/5 "/>
</bind>
</comp>

<comp id="969" class="1004" name="store_ln59_store_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="5" slack="3"/>
<pin id="971" dir="0" index="1" bw="5" slack="4"/>
<pin id="972" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/5 "/>
</bind>
</comp>

<comp id="973" class="1004" name="store_ln59_store_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="6" slack="0"/>
<pin id="975" dir="0" index="1" bw="6" slack="4"/>
<pin id="976" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/5 "/>
</bind>
</comp>

<comp id="978" class="1004" name="sext_ln73_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="63" slack="1"/>
<pin id="980" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln73/6 "/>
</bind>
</comp>

<comp id="981" class="1004" name="wt_addr_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="16" slack="0"/>
<pin id="983" dir="0" index="1" bw="63" slack="0"/>
<pin id="984" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wt_addr/6 "/>
</bind>
</comp>

<comp id="988" class="1004" name="sext_ln91_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="63" slack="10"/>
<pin id="990" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln91/15 "/>
</bind>
</comp>

<comp id="991" class="1004" name="wt_addr_1_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="16" slack="0"/>
<pin id="993" dir="0" index="1" bw="63" slack="0"/>
<pin id="994" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wt_addr_1/15 "/>
</bind>
</comp>

<comp id="998" class="1004" name="conv_bias_buf_V_load_load_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="16" slack="21"/>
<pin id="1000" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_bias_buf_V_load/22 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="conv_bias_buf_V_1_load_load_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="16" slack="21"/>
<pin id="1004" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_bias_buf_V_1_load/22 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="conv_bias_buf_V_2_load_load_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="16" slack="21"/>
<pin id="1008" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_bias_buf_V_2_load/22 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="conv_bias_buf_V_3_load_load_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="16" slack="21"/>
<pin id="1012" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_bias_buf_V_3_load/22 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="conv_bias_buf_V_11_loc_load_load_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="16" slack="23"/>
<pin id="1016" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_bias_buf_V_11_loc_load/24 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="conv_bias_buf_V_10_loc_load_load_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="16" slack="23"/>
<pin id="1020" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_bias_buf_V_10_loc_load/24 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="conv_bias_buf_V_9_loc_load_load_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="16" slack="23"/>
<pin id="1024" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_bias_buf_V_9_loc_load/24 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="conv_bias_buf_V_8_loc_load_load_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="16" slack="23"/>
<pin id="1028" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_bias_buf_V_8_loc_load/24 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="store_ln74_store_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="16" slack="0"/>
<pin id="1032" dir="0" index="1" bw="16" slack="23"/>
<pin id="1033" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/24 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="store_ln74_store_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="16" slack="0"/>
<pin id="1037" dir="0" index="1" bw="16" slack="23"/>
<pin id="1038" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/24 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="store_ln74_store_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="16" slack="0"/>
<pin id="1042" dir="0" index="1" bw="16" slack="23"/>
<pin id="1043" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/24 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="store_ln74_store_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="16" slack="0"/>
<pin id="1047" dir="0" index="1" bw="16" slack="23"/>
<pin id="1048" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/24 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="shl_ln70_1_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="6" slack="0"/>
<pin id="1052" dir="0" index="1" bw="4" slack="21"/>
<pin id="1053" dir="0" index="2" bw="1" slack="0"/>
<pin id="1054" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln70_1/26 "/>
</bind>
</comp>

<comp id="1058" class="1007" name="grp_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="5" slack="0"/>
<pin id="1060" dir="0" index="1" bw="6" slack="0"/>
<pin id="1061" dir="0" index="2" bw="3" slack="0"/>
<pin id="1062" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln39_1/2 add_ln39/2 "/>
</bind>
</comp>

<comp id="1066" class="1005" name="tj_reg_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="6" slack="0"/>
<pin id="1068" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="tj "/>
</bind>
</comp>

<comp id="1073" class="1005" name="ti_reg_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="5" slack="0"/>
<pin id="1075" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="ti "/>
</bind>
</comp>

<comp id="1080" class="1005" name="indvar_flatten746_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="10" slack="0"/>
<pin id="1082" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten746 "/>
</bind>
</comp>

<comp id="1087" class="1005" name="conv_bias_buf_V_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="16" slack="21"/>
<pin id="1089" dir="1" index="1" bw="16" slack="21"/>
</pin_list>
<bind>
<opset="conv_bias_buf_V "/>
</bind>
</comp>

<comp id="1093" class="1005" name="conv_bias_buf_V_1_reg_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="16" slack="21"/>
<pin id="1095" dir="1" index="1" bw="16" slack="21"/>
</pin_list>
<bind>
<opset="conv_bias_buf_V_1 "/>
</bind>
</comp>

<comp id="1099" class="1005" name="conv_bias_buf_V_2_reg_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="16" slack="21"/>
<pin id="1101" dir="1" index="1" bw="16" slack="21"/>
</pin_list>
<bind>
<opset="conv_bias_buf_V_2 "/>
</bind>
</comp>

<comp id="1105" class="1005" name="conv_bias_buf_V_3_reg_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="16" slack="21"/>
<pin id="1107" dir="1" index="1" bw="16" slack="21"/>
</pin_list>
<bind>
<opset="conv_bias_buf_V_3 "/>
</bind>
</comp>

<comp id="1111" class="1005" name="output_feature_map_read_reg_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="64" slack="25"/>
<pin id="1113" dir="1" index="1" bw="64" slack="25"/>
</pin_list>
<bind>
<opset="output_feature_map_read "/>
</bind>
</comp>

<comp id="1116" class="1005" name="layer_bias_read_reg_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="64" slack="4"/>
<pin id="1118" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="layer_bias_read "/>
</bind>
</comp>

<comp id="1121" class="1005" name="layer_weights_read_reg_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="64" slack="4"/>
<pin id="1123" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="layer_weights_read "/>
</bind>
</comp>

<comp id="1126" class="1005" name="input_feature_map_read_reg_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="64" slack="2"/>
<pin id="1128" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="input_feature_map_read "/>
</bind>
</comp>

<comp id="1131" class="1005" name="conv_bias_buf_V_8_loc_reg_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="16" slack="21"/>
<pin id="1133" dir="1" index="1" bw="16" slack="21"/>
</pin_list>
<bind>
<opset="conv_bias_buf_V_8_loc "/>
</bind>
</comp>

<comp id="1137" class="1005" name="conv_bias_buf_V_9_loc_reg_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="16" slack="21"/>
<pin id="1139" dir="1" index="1" bw="16" slack="21"/>
</pin_list>
<bind>
<opset="conv_bias_buf_V_9_loc "/>
</bind>
</comp>

<comp id="1143" class="1005" name="conv_bias_buf_V_10_loc_reg_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="16" slack="21"/>
<pin id="1145" dir="1" index="1" bw="16" slack="21"/>
</pin_list>
<bind>
<opset="conv_bias_buf_V_10_loc "/>
</bind>
</comp>

<comp id="1149" class="1005" name="conv_bias_buf_V_11_loc_reg_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="16" slack="21"/>
<pin id="1151" dir="1" index="1" bw="16" slack="21"/>
</pin_list>
<bind>
<opset="conv_bias_buf_V_11_loc "/>
</bind>
</comp>

<comp id="1158" class="1005" name="add_ln56_2_reg_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="10" slack="3"/>
<pin id="1160" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="add_ln56_2 "/>
</bind>
</comp>

<comp id="1166" class="1005" name="icmp_ln59_reg_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="1" slack="1"/>
<pin id="1168" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln59 "/>
</bind>
</comp>

<comp id="1171" class="1005" name="select_ln39_1_reg_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="5" slack="1"/>
<pin id="1173" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln39_1 "/>
</bind>
</comp>

<comp id="1177" class="1005" name="add_ln39_reg_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="11" slack="1"/>
<pin id="1179" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln39 "/>
</bind>
</comp>

<comp id="1183" class="1005" name="select_ln39_reg_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="6" slack="2"/>
<pin id="1185" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="select_ln39 "/>
</bind>
</comp>

<comp id="1188" class="1005" name="mul_ln39_reg_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="9" slack="1"/>
<pin id="1190" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln39 "/>
</bind>
</comp>

<comp id="1195" class="1005" name="trunc_ln28_reg_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="5" slack="1"/>
<pin id="1197" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln28 "/>
</bind>
</comp>

<comp id="1201" class="1005" name="add_ln46_reg_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="11" slack="1"/>
<pin id="1203" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln46 "/>
</bind>
</comp>

<comp id="1206" class="1005" name="p_mid127_reg_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="1" slack="1"/>
<pin id="1208" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_mid127 "/>
</bind>
</comp>

<comp id="1211" class="1005" name="tmp_s_reg_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="7" slack="22"/>
<pin id="1213" dir="1" index="1" bw="7" slack="22"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1216" class="1005" name="tmp_11_reg_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="9" slack="22"/>
<pin id="1218" dir="1" index="1" bw="9" slack="22"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="1221" class="1005" name="shl_ln130_3_reg_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="11" slack="22"/>
<pin id="1223" dir="1" index="1" bw="11" slack="22"/>
</pin_list>
<bind>
<opset="shl_ln130_3 "/>
</bind>
</comp>

<comp id="1226" class="1005" name="shl_ln130_mid_reg_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="19" slack="22"/>
<pin id="1228" dir="1" index="1" bw="19" slack="22"/>
</pin_list>
<bind>
<opset="shl_ln130_mid "/>
</bind>
</comp>

<comp id="1231" class="1005" name="shl_ln130_1_mid_reg_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="17" slack="22"/>
<pin id="1233" dir="1" index="1" bw="17" slack="22"/>
</pin_list>
<bind>
<opset="shl_ln130_1_mid "/>
</bind>
</comp>

<comp id="1236" class="1005" name="add_ln130_9_reg_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="19" slack="22"/>
<pin id="1238" dir="1" index="1" bw="19" slack="22"/>
</pin_list>
<bind>
<opset="add_ln130_9 "/>
</bind>
</comp>

<comp id="1241" class="1005" name="add_ln74_1_reg_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="15" slack="0"/>
<pin id="1243" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="add_ln74_1 "/>
</bind>
</comp>

<comp id="1249" class="1005" name="add_ln74_reg_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="5" slack="0"/>
<pin id="1251" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln74 "/>
</bind>
</comp>

<comp id="1254" class="1005" name="trunc_ln2_reg_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="63" slack="1"/>
<pin id="1256" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln2 "/>
</bind>
</comp>

<comp id="1260" class="1005" name="trunc_ln70_reg_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="4" slack="21"/>
<pin id="1262" dir="1" index="1" bw="4" slack="21"/>
</pin_list>
<bind>
<opset="trunc_ln70 "/>
</bind>
</comp>

<comp id="1265" class="1005" name="trunc_ln3_reg_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="63" slack="10"/>
<pin id="1267" dir="1" index="1" bw="63" slack="10"/>
</pin_list>
<bind>
<opset="trunc_ln3 "/>
</bind>
</comp>

<comp id="1271" class="1005" name="wt_addr_reg_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="16" slack="1"/>
<pin id="1273" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="wt_addr "/>
</bind>
</comp>

<comp id="1276" class="1005" name="wt_addr_1_reg_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="16" slack="1"/>
<pin id="1278" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="wt_addr_1 "/>
</bind>
</comp>

<comp id="1305" class="1005" name="shl_ln70_1_reg_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="6" slack="1"/>
<pin id="1307" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln70_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="157"><net_src comp="12" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="12" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="12" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="12" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="12" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="12" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="12" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="16" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="16" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="16" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="16" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="16" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="16" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="16" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="16" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="16" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="16" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="16" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="16" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="16" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="16" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="16" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="16" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="16" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="16" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="16" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="16" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="16" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="16" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="16" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="16" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="16" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="16" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="16" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="16" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="16" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="16" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="16" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="16" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="16" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="16" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="16" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="16" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="16" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="16" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="16" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="16" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="16" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="16" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="16" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="16" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="16" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="16" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="369"><net_src comp="16" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="16" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="16" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="381"><net_src comp="16" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="385"><net_src comp="16" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="389"><net_src comp="16" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="16" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="397"><net_src comp="16" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="401"><net_src comp="16" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="16" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="409"><net_src comp="16" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="413"><net_src comp="16" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="417"><net_src comp="16" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="421"><net_src comp="16" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="425"><net_src comp="16" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="16" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="433"><net_src comp="16" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="437"><net_src comp="16" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="441"><net_src comp="16" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="445"><net_src comp="16" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="449"><net_src comp="16" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="454"><net_src comp="14" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="10" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="14" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="8" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="14" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="6" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="14" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="4" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="479"><net_src comp="136" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="480"><net_src comp="138" pin="0"/><net_sink comp="474" pin=2"/></net>

<net id="486"><net_src comp="136" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="487"><net_src comp="142" pin="0"/><net_sink comp="481" pin=2"/></net>

<net id="493"><net_src comp="422" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="494"><net_src comp="58" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="495"><net_src comp="58" pin="0"/><net_sink comp="488" pin=2"/></net>

<net id="501"><net_src comp="60" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="502"><net_src comp="488" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="506"><net_src comp="64" pin="0"/><net_sink comp="503" pin=0"/></net>

<net id="513"><net_src comp="503" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="517"><net_src comp="120" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="524"><net_src comp="514" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="540"><net_src comp="90" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="541"><net_src comp="0" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="596"><net_src comp="140" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="597"><net_src comp="2" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="611"><net_src comp="144" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="612"><net_src comp="2" pin="0"/><net_sink comp="598" pin=5"/></net>

<net id="683"><net_src comp="146" pin="0"/><net_sink comp="613" pin=0"/></net>

<net id="704"><net_src comp="150" pin="0"/><net_sink comp="684" pin=0"/></net>

<net id="705"><net_src comp="0" pin="0"/><net_sink comp="684" pin=1"/></net>

<net id="710"><net_src comp="62" pin="0"/><net_sink comp="706" pin=0"/></net>

<net id="715"><net_src comp="64" pin="0"/><net_sink comp="711" pin=0"/></net>

<net id="720"><net_src comp="66" pin="0"/><net_sink comp="716" pin=0"/></net>

<net id="728"><net_src comp="721" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="729"><net_src comp="68" pin="0"/><net_sink comp="724" pin=1"/></net>

<net id="734"><net_src comp="721" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="735"><net_src comp="70" pin="0"/><net_sink comp="730" pin=1"/></net>

<net id="746"><net_src comp="739" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="747"><net_src comp="72" pin="0"/><net_sink comp="742" pin=1"/></net>

<net id="752"><net_src comp="736" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="753"><net_src comp="74" pin="0"/><net_sink comp="748" pin=1"/></net>

<net id="759"><net_src comp="748" pin="2"/><net_sink comp="754" pin=0"/></net>

<net id="760"><net_src comp="742" pin="2"/><net_sink comp="754" pin=1"/></net>

<net id="761"><net_src comp="739" pin="1"/><net_sink comp="754" pin=2"/></net>

<net id="765"><net_src comp="754" pin="3"/><net_sink comp="762" pin=0"/></net>

<net id="771"><net_src comp="66" pin="0"/><net_sink comp="766" pin=1"/></net>

<net id="779"><net_src comp="772" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="780"><net_src comp="80" pin="0"/><net_sink comp="775" pin=1"/></net>

<net id="784"><net_src comp="766" pin="3"/><net_sink comp="781" pin=0"/></net>

<net id="790"><net_src comp="82" pin="0"/><net_sink comp="785" pin=0"/></net>

<net id="791"><net_src comp="781" pin="1"/><net_sink comp="785" pin=1"/></net>

<net id="792"><net_src comp="64" pin="0"/><net_sink comp="785" pin=2"/></net>

<net id="798"><net_src comp="84" pin="0"/><net_sink comp="793" pin=0"/></net>

<net id="799"><net_src comp="781" pin="1"/><net_sink comp="793" pin=1"/></net>

<net id="800"><net_src comp="86" pin="0"/><net_sink comp="793" pin=2"/></net>

<net id="804"><net_src comp="793" pin="3"/><net_sink comp="801" pin=0"/></net>

<net id="808"><net_src comp="785" pin="3"/><net_sink comp="805" pin=0"/></net>

<net id="813"><net_src comp="805" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="814"><net_src comp="801" pin="1"/><net_sink comp="809" pin=1"/></net>

<net id="815"><net_src comp="809" pin="2"/><net_sink comp="525" pin=5"/></net>

<net id="820"><net_src comp="88" pin="0"/><net_sink comp="816" pin=1"/></net>

<net id="821"><net_src comp="816" pin="2"/><net_sink comp="525" pin=4"/></net>

<net id="827"><net_src comp="102" pin="0"/><net_sink comp="822" pin=0"/></net>

<net id="828"><net_src comp="104" pin="0"/><net_sink comp="822" pin=2"/></net>

<net id="834"><net_src comp="106" pin="0"/><net_sink comp="829" pin=0"/></net>

<net id="835"><net_src comp="108" pin="0"/><net_sink comp="829" pin=2"/></net>

<net id="839"><net_src comp="829" pin="3"/><net_sink comp="836" pin=0"/></net>

<net id="843"><net_src comp="822" pin="3"/><net_sink comp="840" pin=0"/></net>

<net id="848"><net_src comp="840" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="849"><net_src comp="836" pin="1"/><net_sink comp="844" pin=1"/></net>

<net id="855"><net_src comp="110" pin="0"/><net_sink comp="850" pin=0"/></net>

<net id="856"><net_src comp="844" pin="2"/><net_sink comp="850" pin=1"/></net>

<net id="857"><net_src comp="112" pin="0"/><net_sink comp="850" pin=2"/></net>

<net id="861"><net_src comp="850" pin="3"/><net_sink comp="858" pin=0"/></net>

<net id="867"><net_src comp="114" pin="0"/><net_sink comp="862" pin=0"/></net>

<net id="868"><net_src comp="62" pin="0"/><net_sink comp="862" pin=2"/></net>

<net id="874"><net_src comp="116" pin="0"/><net_sink comp="869" pin=0"/></net>

<net id="875"><net_src comp="118" pin="0"/><net_sink comp="869" pin=2"/></net>

<net id="879"><net_src comp="869" pin="3"/><net_sink comp="876" pin=0"/></net>

<net id="884"><net_src comp="862" pin="3"/><net_sink comp="880" pin=0"/></net>

<net id="885"><net_src comp="858" pin="1"/><net_sink comp="880" pin=1"/></net>

<net id="890"><net_src comp="880" pin="2"/><net_sink comp="886" pin=0"/></net>

<net id="891"><net_src comp="876" pin="1"/><net_sink comp="886" pin=1"/></net>

<net id="896"><net_src comp="518" pin="4"/><net_sink comp="892" pin=0"/></net>

<net id="897"><net_src comp="122" pin="0"/><net_sink comp="892" pin=1"/></net>

<net id="902"><net_src comp="507" pin="4"/><net_sink comp="898" pin=0"/></net>

<net id="903"><net_src comp="124" pin="0"/><net_sink comp="898" pin=1"/></net>

<net id="908"><net_src comp="507" pin="4"/><net_sink comp="904" pin=0"/></net>

<net id="909"><net_src comp="72" pin="0"/><net_sink comp="904" pin=1"/></net>

<net id="913"><net_src comp="518" pin="4"/><net_sink comp="910" pin=0"/></net>

<net id="918"><net_src comp="910" pin="1"/><net_sink comp="914" pin=0"/></net>

<net id="925"><net_src comp="128" pin="0"/><net_sink comp="919" pin=0"/></net>

<net id="926"><net_src comp="914" pin="2"/><net_sink comp="919" pin=1"/></net>

<net id="927"><net_src comp="12" pin="0"/><net_sink comp="919" pin=2"/></net>

<net id="928"><net_src comp="130" pin="0"/><net_sink comp="919" pin=3"/></net>

<net id="932"><net_src comp="507" pin="4"/><net_sink comp="929" pin=0"/></net>

<net id="938"><net_src comp="132" pin="0"/><net_sink comp="933" pin=0"/></net>

<net id="939"><net_src comp="929" pin="1"/><net_sink comp="933" pin=1"/></net>

<net id="940"><net_src comp="86" pin="0"/><net_sink comp="933" pin=2"/></net>

<net id="944"><net_src comp="933" pin="3"/><net_sink comp="941" pin=0"/></net>

<net id="949"><net_src comp="941" pin="1"/><net_sink comp="945" pin=0"/></net>

<net id="956"><net_src comp="128" pin="0"/><net_sink comp="950" pin=0"/></net>

<net id="957"><net_src comp="945" pin="2"/><net_sink comp="950" pin=1"/></net>

<net id="958"><net_src comp="12" pin="0"/><net_sink comp="950" pin=2"/></net>

<net id="959"><net_src comp="130" pin="0"/><net_sink comp="950" pin=3"/></net>

<net id="964"><net_src comp="134" pin="0"/><net_sink comp="960" pin=1"/></net>

<net id="977"><net_src comp="960" pin="2"/><net_sink comp="973" pin=0"/></net>

<net id="985"><net_src comp="2" pin="0"/><net_sink comp="981" pin=0"/></net>

<net id="986"><net_src comp="978" pin="1"/><net_sink comp="981" pin=1"/></net>

<net id="987"><net_src comp="981" pin="2"/><net_sink comp="474" pin=1"/></net>

<net id="995"><net_src comp="2" pin="0"/><net_sink comp="991" pin=0"/></net>

<net id="996"><net_src comp="988" pin="1"/><net_sink comp="991" pin=1"/></net>

<net id="997"><net_src comp="991" pin="2"/><net_sink comp="481" pin=1"/></net>

<net id="1001"><net_src comp="998" pin="1"/><net_sink comp="598" pin=4"/></net>

<net id="1005"><net_src comp="1002" pin="1"/><net_sink comp="598" pin=3"/></net>

<net id="1009"><net_src comp="1006" pin="1"/><net_sink comp="598" pin=2"/></net>

<net id="1013"><net_src comp="1010" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="1017"><net_src comp="1014" pin="1"/><net_sink comp="613" pin=60"/></net>

<net id="1021"><net_src comp="1018" pin="1"/><net_sink comp="613" pin=59"/></net>

<net id="1025"><net_src comp="1022" pin="1"/><net_sink comp="613" pin=58"/></net>

<net id="1029"><net_src comp="1026" pin="1"/><net_sink comp="613" pin=57"/></net>

<net id="1034"><net_src comp="1014" pin="1"/><net_sink comp="1030" pin=0"/></net>

<net id="1039"><net_src comp="1018" pin="1"/><net_sink comp="1035" pin=0"/></net>

<net id="1044"><net_src comp="1022" pin="1"/><net_sink comp="1040" pin=0"/></net>

<net id="1049"><net_src comp="1026" pin="1"/><net_sink comp="1045" pin=0"/></net>

<net id="1055"><net_src comp="148" pin="0"/><net_sink comp="1050" pin=0"/></net>

<net id="1056"><net_src comp="104" pin="0"/><net_sink comp="1050" pin=2"/></net>

<net id="1057"><net_src comp="1050" pin="3"/><net_sink comp="684" pin=2"/></net>

<net id="1063"><net_src comp="762" pin="1"/><net_sink comp="1058" pin=0"/></net>

<net id="1064"><net_src comp="76" pin="0"/><net_sink comp="1058" pin=1"/></net>

<net id="1065"><net_src comp="78" pin="0"/><net_sink comp="1058" pin=2"/></net>

<net id="1069"><net_src comp="154" pin="1"/><net_sink comp="1066" pin=0"/></net>

<net id="1070"><net_src comp="1066" pin="1"/><net_sink comp="716" pin=1"/></net>

<net id="1071"><net_src comp="1066" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="1072"><net_src comp="1066" pin="1"/><net_sink comp="973" pin=1"/></net>

<net id="1076"><net_src comp="158" pin="1"/><net_sink comp="1073" pin=0"/></net>

<net id="1077"><net_src comp="1073" pin="1"/><net_sink comp="711" pin=1"/></net>

<net id="1078"><net_src comp="1073" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="1079"><net_src comp="1073" pin="1"/><net_sink comp="969" pin=1"/></net>

<net id="1083"><net_src comp="162" pin="1"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="706" pin=1"/></net>

<net id="1085"><net_src comp="1080" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="1086"><net_src comp="1080" pin="1"/><net_sink comp="965" pin=1"/></net>

<net id="1090"><net_src comp="166" pin="1"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="998" pin=0"/></net>

<net id="1092"><net_src comp="1087" pin="1"/><net_sink comp="1045" pin=1"/></net>

<net id="1096"><net_src comp="170" pin="1"/><net_sink comp="1093" pin=0"/></net>

<net id="1097"><net_src comp="1093" pin="1"/><net_sink comp="1002" pin=0"/></net>

<net id="1098"><net_src comp="1093" pin="1"/><net_sink comp="1040" pin=1"/></net>

<net id="1102"><net_src comp="174" pin="1"/><net_sink comp="1099" pin=0"/></net>

<net id="1103"><net_src comp="1099" pin="1"/><net_sink comp="1006" pin=0"/></net>

<net id="1104"><net_src comp="1099" pin="1"/><net_sink comp="1035" pin=1"/></net>

<net id="1108"><net_src comp="178" pin="1"/><net_sink comp="1105" pin=0"/></net>

<net id="1109"><net_src comp="1105" pin="1"/><net_sink comp="1010" pin=0"/></net>

<net id="1110"><net_src comp="1105" pin="1"/><net_sink comp="1030" pin=1"/></net>

<net id="1114"><net_src comp="450" pin="2"/><net_sink comp="1111" pin=0"/></net>

<net id="1115"><net_src comp="1111" pin="1"/><net_sink comp="684" pin=3"/></net>

<net id="1119"><net_src comp="456" pin="2"/><net_sink comp="1116" pin=0"/></net>

<net id="1120"><net_src comp="1116" pin="1"/><net_sink comp="945" pin=1"/></net>

<net id="1124"><net_src comp="462" pin="2"/><net_sink comp="1121" pin=0"/></net>

<net id="1125"><net_src comp="1121" pin="1"/><net_sink comp="914" pin=1"/></net>

<net id="1129"><net_src comp="468" pin="2"/><net_sink comp="1126" pin=0"/></net>

<net id="1130"><net_src comp="1126" pin="1"/><net_sink comp="525" pin=3"/></net>

<net id="1134"><net_src comp="182" pin="1"/><net_sink comp="1131" pin=0"/></net>

<net id="1135"><net_src comp="1131" pin="1"/><net_sink comp="598" pin=10"/></net>

<net id="1136"><net_src comp="1131" pin="1"/><net_sink comp="1026" pin=0"/></net>

<net id="1140"><net_src comp="186" pin="1"/><net_sink comp="1137" pin=0"/></net>

<net id="1141"><net_src comp="1137" pin="1"/><net_sink comp="598" pin=9"/></net>

<net id="1142"><net_src comp="1137" pin="1"/><net_sink comp="1022" pin=0"/></net>

<net id="1146"><net_src comp="190" pin="1"/><net_sink comp="1143" pin=0"/></net>

<net id="1147"><net_src comp="1143" pin="1"/><net_sink comp="598" pin=8"/></net>

<net id="1148"><net_src comp="1143" pin="1"/><net_sink comp="1018" pin=0"/></net>

<net id="1152"><net_src comp="194" pin="1"/><net_sink comp="1149" pin=0"/></net>

<net id="1153"><net_src comp="1149" pin="1"/><net_sink comp="598" pin=7"/></net>

<net id="1154"><net_src comp="1149" pin="1"/><net_sink comp="1014" pin=0"/></net>

<net id="1161"><net_src comp="730" pin="2"/><net_sink comp="1158" pin=0"/></net>

<net id="1162"><net_src comp="1158" pin="1"/><net_sink comp="965" pin=0"/></net>

<net id="1169"><net_src comp="748" pin="2"/><net_sink comp="1166" pin=0"/></net>

<net id="1170"><net_src comp="1166" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="1174"><net_src comp="754" pin="3"/><net_sink comp="1171" pin=0"/></net>

<net id="1175"><net_src comp="1171" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="1176"><net_src comp="1171" pin="1"/><net_sink comp="969" pin=0"/></net>

<net id="1180"><net_src comp="1058" pin="3"/><net_sink comp="1177" pin=0"/></net>

<net id="1181"><net_src comp="1177" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="1182"><net_src comp="1177" pin="1"/><net_sink comp="525" pin=2"/></net>

<net id="1186"><net_src comp="766" pin="3"/><net_sink comp="1183" pin=0"/></net>

<net id="1187"><net_src comp="1183" pin="1"/><net_sink comp="960" pin=0"/></net>

<net id="1191"><net_src comp="775" pin="2"/><net_sink comp="1188" pin=0"/></net>

<net id="1192"><net_src comp="1188" pin="1"/><net_sink comp="862" pin=1"/></net>

<net id="1193"><net_src comp="1188" pin="1"/><net_sink comp="869" pin=1"/></net>

<net id="1194"><net_src comp="1188" pin="1"/><net_sink comp="684" pin=4"/></net>

<net id="1198"><net_src comp="781" pin="1"/><net_sink comp="1195" pin=0"/></net>

<net id="1199"><net_src comp="1195" pin="1"/><net_sink comp="822" pin=1"/></net>

<net id="1200"><net_src comp="1195" pin="1"/><net_sink comp="829" pin=1"/></net>

<net id="1204"><net_src comp="809" pin="2"/><net_sink comp="1201" pin=0"/></net>

<net id="1205"><net_src comp="1201" pin="1"/><net_sink comp="525" pin=5"/></net>

<net id="1209"><net_src comp="816" pin="2"/><net_sink comp="1206" pin=0"/></net>

<net id="1210"><net_src comp="1206" pin="1"/><net_sink comp="525" pin=4"/></net>

<net id="1214"><net_src comp="822" pin="3"/><net_sink comp="1211" pin=0"/></net>

<net id="1215"><net_src comp="1211" pin="1"/><net_sink comp="684" pin=16"/></net>

<net id="1219"><net_src comp="829" pin="3"/><net_sink comp="1216" pin=0"/></net>

<net id="1220"><net_src comp="1216" pin="1"/><net_sink comp="684" pin=17"/></net>

<net id="1224"><net_src comp="850" pin="3"/><net_sink comp="1221" pin=0"/></net>

<net id="1225"><net_src comp="1221" pin="1"/><net_sink comp="684" pin=5"/></net>

<net id="1229"><net_src comp="862" pin="3"/><net_sink comp="1226" pin=0"/></net>

<net id="1230"><net_src comp="1226" pin="1"/><net_sink comp="684" pin=6"/></net>

<net id="1234"><net_src comp="869" pin="3"/><net_sink comp="1231" pin=0"/></net>

<net id="1235"><net_src comp="1231" pin="1"/><net_sink comp="684" pin=7"/></net>

<net id="1239"><net_src comp="886" pin="2"/><net_sink comp="1236" pin=0"/></net>

<net id="1240"><net_src comp="1236" pin="1"/><net_sink comp="684" pin=8"/></net>

<net id="1244"><net_src comp="892" pin="2"/><net_sink comp="1241" pin=0"/></net>

<net id="1245"><net_src comp="1241" pin="1"/><net_sink comp="518" pin=2"/></net>

<net id="1252"><net_src comp="904" pin="2"/><net_sink comp="1249" pin=0"/></net>

<net id="1253"><net_src comp="1249" pin="1"/><net_sink comp="507" pin=2"/></net>

<net id="1257"><net_src comp="919" pin="4"/><net_sink comp="1254" pin=0"/></net>

<net id="1258"><net_src comp="1254" pin="1"/><net_sink comp="978" pin=0"/></net>

<net id="1259"><net_src comp="1254" pin="1"/><net_sink comp="542" pin=2"/></net>

<net id="1263"><net_src comp="929" pin="1"/><net_sink comp="1260" pin=0"/></net>

<net id="1264"><net_src comp="1260" pin="1"/><net_sink comp="1050" pin=1"/></net>

<net id="1268"><net_src comp="950" pin="4"/><net_sink comp="1265" pin=0"/></net>

<net id="1269"><net_src comp="1265" pin="1"/><net_sink comp="988" pin=0"/></net>

<net id="1270"><net_src comp="1265" pin="1"/><net_sink comp="598" pin=6"/></net>

<net id="1274"><net_src comp="981" pin="2"/><net_sink comp="1271" pin=0"/></net>

<net id="1275"><net_src comp="1271" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="1279"><net_src comp="991" pin="2"/><net_sink comp="1276" pin=0"/></net>

<net id="1280"><net_src comp="1276" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="1308"><net_src comp="1050" pin="3"/><net_sink comp="1305" pin=0"/></net>

<net id="1309"><net_src comp="1305" pin="1"/><net_sink comp="684" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fm | {26 27 }
 - Input state : 
	Port: tiled_conv : fm | {3 4 }
	Port: tiled_conv : wt | {6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 }
	Port: tiled_conv : input_feature_map | {1 }
	Port: tiled_conv : layer_weights | {1 }
	Port: tiled_conv : layer_bias | {1 }
	Port: tiled_conv : output_feature_map | {1 }
  - Chain level:
	State 1
		conv_out_buf_V_addr : 1
		store_ln887 : 2
		store_ln56 : 1
		store_ln56 : 1
		store_ln56 : 1
	State 2
		icmp_ln56 : 1
		add_ln56_2 : 1
		br_ln56 : 2
		add_ln56 : 1
		icmp_ln59 : 1
		select_ln39_1 : 2
		zext_ln39_1 : 3
		mul_ln39_1 : 4
		add_ln39 : 5
	State 3
		mul_ln39 : 1
		trunc_ln28 : 1
		shl_ln : 2
		shl_ln28_1 : 2
		zext_ln28 : 3
		zext_ln28_1 : 3
		add_ln46 : 4
		call_ln39 : 5
	State 4
		zext_ln74 : 1
		zext_ln130_2 : 1
		add_ln130 : 2
		shl_ln130_3 : 3
		zext_ln130_3 : 4
		zext_ln125_1 : 1
		add_ln130_1 : 5
		add_ln130_9 : 6
	State 5
		add_ln74_1 : 1
		icmp_ln74 : 1
		add_ln74 : 1
		br_ln74 : 2
		zext_ln70 : 1
		add_ln70 : 2
		trunc_ln2 : 3
		trunc_ln70 : 1
		shl_ln1 : 2
		zext_ln70_1 : 3
		add_ln70_1 : 4
		trunc_ln3 : 5
		store_ln59 : 1
	State 6
		wt_addr : 1
		empty_58 : 2
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
		wt_addr_1 : 1
		empty_59 : 2
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
		call_ln91 : 1
	State 23
	State 24
		call_ln0 : 1
		store_ln74 : 1
		store_ln74 : 1
		store_ln74 : 1
		store_ln74 : 1
	State 25
	State 26
		call_ln70 : 1
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                       Functional Unit                                       |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |   grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_525  |    1    |  11.116 |   390   |   664   |
|          |  grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_542  |    0    |    0    |    80   |   187   |
|   call   |                             grp_tiled_conv_Pipeline_BIAS_fu_598                             |    0    |    0    |   102   |    19   |
|          |                  grp_tiled_conv_Pipeline_KERNEL_KERN_I_HEIGHT_WIDTH_fu_613                  |    3    | 142.146 |   1931  |   3176  |
|          | grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_684 |    2    |  19.056 |   1455  |   1691  |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                      add_ln56_2_fu_730                                      |    0    |    0    |    0    |    13   |
|          |                                       add_ln56_fu_742                                       |    0    |    0    |    0    |    13   |
|          |                                       add_ln46_fu_809                                       |    0    |    0    |    0    |    13   |
|          |                                       add_ln130_fu_844                                      |    0    |    0    |    0    |    14   |
|          |                                      add_ln130_1_fu_880                                     |    0    |    0    |    0    |    19   |
|    add   |                                      add_ln130_9_fu_886                                     |    0    |    0    |    0    |    19   |
|          |                                      add_ln74_1_fu_892                                      |    0    |    0    |    0    |    20   |
|          |                                       add_ln74_fu_904                                       |    0    |    0    |    0    |    13   |
|          |                                       add_ln70_fu_914                                       |    0    |    0    |    0    |    71   |
|          |                                      add_ln70_1_fu_945                                      |    0    |    0    |    0    |    71   |
|          |                                       add_ln59_fu_960                                       |    0    |    0    |    0    |    14   |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                       icmp_ln56_fu_724                                      |    0    |    0    |    0    |    11   |
|   icmp   |                                       icmp_ln59_fu_748                                      |    0    |    0    |    0    |    10   |
|          |                                       p_mid127_fu_816                                       |    0    |    0    |    0    |    11   |
|          |                                       icmp_ln74_fu_898                                      |    0    |    0    |    0    |    9    |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|    mul   |                                       mul_ln39_fu_775                                       |    0    |    0    |    0    |    26   |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|  select  |                                     select_ln39_1_fu_754                                    |    0    |    0    |    0    |    5    |
|          |                                      select_ln39_fu_766                                     |    0    |    0    |    0    |    6    |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|  muladd  |                                         grp_fu_1058                                         |    1    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                             output_feature_map_read_read_fu_450                             |    0    |    0    |    0    |    0    |
|   read   |                                 layer_bias_read_read_fu_456                                 |    0    |    0    |    0    |    0    |
|          |                                layer_weights_read_read_fu_462                               |    0    |    0    |    0    |    0    |
|          |                              input_feature_map_read_read_fu_468                             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|  readreq |                                      grp_readreq_fu_474                                     |    0    |    0    |    0    |    0    |
|          |                                      grp_readreq_fu_481                                     |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                      zext_ln39_1_fu_762                                     |    0    |    0    |    0    |    0    |
|          |                                       zext_ln39_fu_772                                      |    0    |    0    |    0    |    0    |
|          |                                       zext_ln28_fu_801                                      |    0    |    0    |    0    |    0    |
|          |                                      zext_ln28_1_fu_805                                     |    0    |    0    |    0    |    0    |
|   zext   |                                       zext_ln74_fu_836                                      |    0    |    0    |    0    |    0    |
|          |                                     zext_ln130_2_fu_840                                     |    0    |    0    |    0    |    0    |
|          |                                     zext_ln130_3_fu_858                                     |    0    |    0    |    0    |    0    |
|          |                                     zext_ln125_1_fu_876                                     |    0    |    0    |    0    |    0    |
|          |                                       zext_ln70_fu_910                                      |    0    |    0    |    0    |    0    |
|          |                                      zext_ln70_1_fu_941                                     |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                                      trunc_ln28_fu_781                                      |    0    |    0    |    0    |    0    |
|          |                                      trunc_ln70_fu_929                                      |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                        shl_ln_fu_785                                        |    0    |    0    |    0    |    0    |
|          |                                      shl_ln28_1_fu_793                                      |    0    |    0    |    0    |    0    |
|          |                                         tmp_s_fu_822                                        |    0    |    0    |    0    |    0    |
|          |                                        tmp_11_fu_829                                        |    0    |    0    |    0    |    0    |
|bitconcatenate|                                      shl_ln130_3_fu_850                                     |    0    |    0    |    0    |    0    |
|          |                                     shl_ln130_mid_fu_862                                    |    0    |    0    |    0    |    0    |
|          |                                    shl_ln130_1_mid_fu_869                                   |    0    |    0    |    0    |    0    |
|          |                                        shl_ln1_fu_933                                       |    0    |    0    |    0    |    0    |
|          |                                      shl_ln70_1_fu_1050                                     |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|partselect|                                       trunc_ln2_fu_919                                      |    0    |    0    |    0    |    0    |
|          |                                       trunc_ln3_fu_950                                      |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   sext   |                                       sext_ln73_fu_978                                      |    0    |    0    |    0    |    0    |
|          |                                       sext_ln91_fu_988                                      |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                                             |    7    | 172.318 |   3958  |   6095  |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+----------------+--------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |  URAM  |
+----------------+--------+--------+--------+--------+
|  conv_in_buf_V |    2   |    0   |    0   |    0   |
| conv_in_buf_V_1|    2   |    0   |    0   |    0   |
| conv_in_buf_V_2|    2   |    0   |    0   |    0   |
| conv_in_buf_V_3|    2   |    0   |    0   |    0   |
| conv_in_buf_V_4|    2   |    0   |    0   |    0   |
| conv_in_buf_V_5|    2   |    0   |    0   |    0   |
| conv_in_buf_V_6|    2   |    0   |    0   |    0   |
| conv_out_buf_V |    1   |    0   |    0   |    0   |
|conv_out_buf_V_1|    1   |    0   |    0   |    0   |
|conv_out_buf_V_2|    1   |    0   |    0   |    0   |
|conv_out_buf_V_3|    1   |    0   |    0   |    0   |
|conv_out_buf_V_4|    1   |    0   |    0   |    0   |
|conv_out_buf_V_5|    1   |    0   |    0   |    0   |
|conv_out_buf_V_6|    1   |    0   |    0   |    0   |
|  conv_wt_buf_V |    0   |   32   |    3   |    0   |
| conv_wt_buf_V_1|    0   |   16   |    3   |    0   |
|conv_wt_buf_V_10|    0   |   16   |    3   |    0   |
|conv_wt_buf_V_11|    0   |   16   |    3   |    0   |
|conv_wt_buf_V_12|    0   |   16   |    3   |    0   |
|conv_wt_buf_V_13|    0   |   16   |    3   |    0   |
|conv_wt_buf_V_14|    0   |   16   |    3   |    0   |
|conv_wt_buf_V_15|    0   |   16   |    3   |    0   |
|conv_wt_buf_V_16|    0   |   16   |    3   |    0   |
|conv_wt_buf_V_17|    0   |   16   |    3   |    0   |
|conv_wt_buf_V_18|    0   |   16   |    3   |    0   |
|conv_wt_buf_V_19|    0   |   16   |    3   |    0   |
| conv_wt_buf_V_2|    0   |   16   |    3   |    0   |
|conv_wt_buf_V_20|    0   |   16   |    3   |    0   |
|conv_wt_buf_V_21|    0   |   16   |    3   |    0   |
|conv_wt_buf_V_22|    0   |   16   |    3   |    0   |
|conv_wt_buf_V_23|    0   |   16   |    3   |    0   |
|conv_wt_buf_V_24|    0   |   16   |    3   |    0   |
|conv_wt_buf_V_25|    0   |   16   |    3   |    0   |
|conv_wt_buf_V_26|    0   |   16   |    3   |    0   |
|conv_wt_buf_V_27|    0   |   16   |    3   |    0   |
|conv_wt_buf_V_28|    0   |   16   |    3   |    0   |
|conv_wt_buf_V_29|    0   |   16   |    3   |    0   |
| conv_wt_buf_V_3|    0   |   16   |    3   |    0   |
|conv_wt_buf_V_30|    0   |   16   |    3   |    0   |
|conv_wt_buf_V_31|    0   |   16   |    3   |    0   |
|conv_wt_buf_V_32|    0   |   16   |    3   |    0   |
|conv_wt_buf_V_33|    0   |   16   |    3   |    0   |
|conv_wt_buf_V_34|    0   |   16   |    3   |    0   |
|conv_wt_buf_V_35|    0   |   16   |    3   |    0   |
|conv_wt_buf_V_36|    0   |   16   |    3   |    0   |
|conv_wt_buf_V_37|    0   |   16   |    3   |    0   |
|conv_wt_buf_V_38|    0   |   16   |    3   |    0   |
|conv_wt_buf_V_39|    0   |   16   |    3   |    0   |
| conv_wt_buf_V_4|    0   |   16   |    3   |    0   |
|conv_wt_buf_V_40|    0   |   16   |    3   |    0   |
|conv_wt_buf_V_41|    0   |   16   |    3   |    0   |
|conv_wt_buf_V_42|    0   |   16   |    3   |    0   |
|conv_wt_buf_V_43|    0   |   16   |    3   |    0   |
|conv_wt_buf_V_44|    0   |   16   |    3   |    0   |
|conv_wt_buf_V_45|    0   |   16   |    3   |    0   |
|conv_wt_buf_V_46|    0   |   16   |    3   |    0   |
|conv_wt_buf_V_47|    0   |   16   |    3   |    0   |
|conv_wt_buf_V_48|    0   |   16   |    3   |    0   |
| conv_wt_buf_V_5|    0   |   16   |    3   |    0   |
| conv_wt_buf_V_6|    0   |   16   |    3   |    0   |
| conv_wt_buf_V_7|    0   |   16   |    3   |    0   |
| conv_wt_buf_V_8|    0   |   16   |    3   |    0   |
| conv_wt_buf_V_9|    0   |   16   |    3   |    0   |
+----------------+--------+--------+--------+--------+
|      Total     |   21   |   800  |   147  |    0   |
+----------------+--------+--------+--------+--------+

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|      add_ln130_9_reg_1236      |   19   |
|        add_ln39_reg_1177       |   11   |
|        add_ln46_reg_1201       |   11   |
|       add_ln56_2_reg_1158      |   10   |
|       add_ln74_1_reg_1241      |   15   |
|        add_ln74_reg_1249       |    5   |
| conv_bias_buf_V_10_loc_reg_1143|   16   |
| conv_bias_buf_V_11_loc_reg_1149|   16   |
|   conv_bias_buf_V_1_reg_1093   |   16   |
|   conv_bias_buf_V_2_reg_1099   |   16   |
|   conv_bias_buf_V_3_reg_1105   |   16   |
| conv_bias_buf_V_8_loc_reg_1131 |   16   |
| conv_bias_buf_V_9_loc_reg_1137 |   16   |
|    conv_bias_buf_V_reg_1087    |   16   |
|       icmp_ln59_reg_1166       |    1   |
|   indvar_flatten746_reg_1080   |   10   |
| input_feature_map_read_reg_1126|   64   |
|    layer_bias_read_reg_1116    |   64   |
|   layer_weights_read_reg_1121  |   64   |
|        mul_ln39_reg_1188       |    9   |
|output_feature_map_read_reg_1111|   64   |
|        p_mid127_reg_1206       |    1   |
|         phi_mul_reg_514        |   15   |
|     select_ln39_1_reg_1171     |    5   |
|      select_ln39_reg_1183      |    6   |
|    shl_ln130_1_mid_reg_1231    |   17   |
|      shl_ln130_3_reg_1221      |   11   |
|     shl_ln130_mid_reg_1226     |   19   |
|       shl_ln70_1_reg_1305      |    6   |
|           ti_reg_1073          |    5   |
|           tj_reg_1066          |    6   |
|           tk_reg_503           |    5   |
|         tmp_11_reg_1216        |    9   |
|         tmp_s_reg_1211         |    7   |
|       trunc_ln28_reg_1195      |    5   |
|       trunc_ln2_reg_1254       |   63   |
|       trunc_ln3_reg_1265       |   63   |
|       trunc_ln70_reg_1260      |    4   |
|       wt_addr_1_reg_1276       |   16   |
|        wt_addr_reg_1271        |   16   |
+--------------------------------+--------+
|              Total             |   754  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                             Comp                                            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                      grp_readreq_fu_474                                     |  p1  |   2  |  16  |   32   ||    9    |
|                                      grp_readreq_fu_481                                     |  p1  |   2  |  16  |   32   ||    9    |
|   grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_525  |  p4  |   2  |   1  |    2   ||    9    |
|   grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_525  |  p5  |   2  |  11  |   22   ||    9    |
| grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_684 |  p2  |   2  |   6  |   12   ||    9    |
|---------------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                            Total                                            |      |      |      |   100  ||   7.94  ||    45   |
|---------------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    7   |   172  |  3958  |  6095  |    -   |
|   Memory  |   21   |    -   |    -   |   800  |   147  |    0   |
|Multiplexer|    -   |    -   |    7   |    -   |   45   |    -   |
|  Register |    -   |    -   |    -   |   754  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   21   |    7   |   180  |  5512  |  6287  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
