-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Conv2d_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    kernel_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    kernel_ce0 : OUT STD_LOGIC;
    kernel_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    out_matrix_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    out_matrix_ce0 : OUT STD_LOGIC;
    out_matrix_we0 : OUT STD_LOGIC;
    out_matrix_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv_out_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    conv_out_1_ce0 : OUT STD_LOGIC;
    conv_out_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of Conv2d_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (6 downto 0) := "0010000";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (6 downto 0) := "0100000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv8_1A : STD_LOGIC_VECTOR (7 downto 0) := "00011010";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal indvar_flatten_reg_144 : STD_LOGIC_VECTOR (3 downto 0);
    signal col_0_reg_155 : STD_LOGIC_VECTOR (2 downto 0);
    signal empty_reg_164 : STD_LOGIC_VECTOR (31 downto 0);
    signal row_0_reg_176 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln31_fu_217_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal add_ln31_fu_223_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln31_reg_509 : STD_LOGIC_VECTOR (3 downto 0);
    signal indvars_iv_mid2_fu_241_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal indvars_iv_mid2_reg_514 : STD_LOGIC_VECTOR (2 downto 0);
    signal row_mid2_fu_249_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_mid2_reg_520 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_cast7_mid2_v_fu_257_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_cast7_mid2_v_reg_525 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_cast7_mid2_fu_265_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal col_cast_mid2_fu_273_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal col_cast_mid2_reg_535 : STD_LOGIC_VECTOR (3 downto 0);
    signal row_cast4_fu_307_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal row_cast4_reg_540 : STD_LOGIC_VECTOR (2 downto 0);
    signal row_cast_fu_311_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal row_cast_reg_546 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_matrix_addr_reg_551 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln34_fu_360_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln34_reg_556 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state3_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln34_reg_556_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln34_fu_366_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln34_reg_560 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal row_0_mid2_fu_383_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal row_0_mid2_reg_565 : STD_LOGIC_VECTOR (2 downto 0);
    signal sub_ln36_6_mid2_v_v_s_fu_428_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal sub_ln36_6_mid2_v_v_s_reg_570 : STD_LOGIC_VECTOR (2 downto 0);
    signal conv_out_1_load_reg_585 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_state4_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state8_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal kernel_load_reg_590 : STD_LOGIC_VECTOR (31 downto 0);
    signal row_6_fu_482_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal row_6_reg_595 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_state6_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_state10_pp0_stage3_iter1 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal grp_fu_191_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_reg_600 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_185_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal j_fu_487_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal add_ln32_fu_492_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state3 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal indvar_flatten7_reg_100 : STD_LOGIC_VECTOR (3 downto 0);
    signal col_reg_111 : STD_LOGIC_VECTOR (1 downto 0);
    signal indvars_iv_reg_122 : STD_LOGIC_VECTOR (2 downto 0);
    signal row_reg_133 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_indvar_flatten_phi_fu_148_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_phi_mux_col_0_phi_fu_158_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_mux_row_0_phi_fu_179_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln33_fu_325_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln36_fu_467_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln36_1_fu_477_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal shl_ln_fu_199_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln33_8_fu_207_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal col_cast6_fu_195_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln32_fu_235_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_fu_229_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal shl_ln33_mid1_fu_277_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln33_16_fu_285_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal col_cast6_mid1_fu_269_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_ln33_4_fu_289_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_ln33_fu_211_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_ln33_mid2_fu_295_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal row_cast5_fu_303_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln33_fu_315_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal sext_ln33_fu_321_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln7_fu_330_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln36_8_fu_342_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln36_2_fu_338_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln36_3_fu_350_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln35_fu_378_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_8_fu_372_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal shl_ln36_mid1_fu_390_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln36_8_mid1_fu_402_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln36_4_fu_398_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln36_5_fu_410_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln36_fu_414_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln36_10_fu_354_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln36_6_mid2_v_v_1_fu_436_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal sub_ln36_6_mid2_v_v_2_fu_440_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal sub_ln36_10_mid2_fu_420_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal row_0_cast_mid2_cast_fu_453_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln36_fu_457_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln36_2_fu_463_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal row_0_cast1_mid2_cas_fu_449_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_497_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln36_2_fu_472_p2 : STD_LOGIC_VECTOR (7 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of add_ln36_2_fu_472_p2 : signal is "no";
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal grp_fu_497_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_497_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_state5_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_state9_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;

    component forw_back_fadd_32bkb IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component forw_back_fmul_32cud IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component forw_back_mac_mulmb6 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (3 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        din2 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    forw_back_fadd_32bkb_U70 : component forw_back_fadd_32bkb
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => empty_reg_164,
        din1 => tmp_reg_600,
        ce => ap_const_logic_1,
        dout => grp_fu_185_p2);

    forw_back_fmul_32cud_U71 : component forw_back_fmul_32cud
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_out_1_load_reg_585,
        din1 => kernel_load_reg_590,
        ce => ap_const_logic_1,
        dout => grp_fu_191_p2);

    forw_back_mac_mulmb6_U72 : component forw_back_mac_mulmb6
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 4,
        din1_WIDTH => 6,
        din2_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => sub_ln36_6_mid2_v_v_2_fu_440_p2,
        din1 => grp_fu_497_p1,
        din2 => grp_fu_497_p2,
        dout => grp_fu_497_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state3) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((icmp_ln31_fu_217_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone)))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                elsif (((icmp_ln31_fu_217_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    col_0_reg_155_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln34_reg_556 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                col_0_reg_155 <= sub_ln36_6_mid2_v_v_s_reg_570;
            elsif (((icmp_ln31_fu_217_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                col_0_reg_155 <= col_cast7_mid2_fu_265_p1;
            end if; 
        end if;
    end process;

    col_reg_111_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                col_reg_111 <= col_cast7_mid2_v_reg_525;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                col_reg_111 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;

    empty_reg_164_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln34_reg_556_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                empty_reg_164 <= grp_fu_185_p2;
            elsif (((icmp_ln31_fu_217_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                empty_reg_164 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    indvar_flatten7_reg_100_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                indvar_flatten7_reg_100 <= add_ln31_reg_509;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                indvar_flatten7_reg_100 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_144_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln34_reg_556 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                indvar_flatten_reg_144 <= add_ln34_reg_560;
            elsif (((icmp_ln31_fu_217_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                indvar_flatten_reg_144 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    indvars_iv_reg_122_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                indvars_iv_reg_122 <= add_ln32_fu_492_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                indvars_iv_reg_122 <= ap_const_lv3_3;
            end if; 
        end if;
    end process;

    row_0_reg_176_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln34_reg_556 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                row_0_reg_176 <= row_6_reg_595;
            elsif (((icmp_ln31_fu_217_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                row_0_reg_176 <= row_cast4_fu_307_p1;
            end if; 
        end if;
    end process;

    row_reg_133_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                row_reg_133 <= j_fu_487_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                row_reg_133 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                add_ln31_reg_509 <= add_ln31_fu_223_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                add_ln34_reg_560 <= add_ln34_fu_366_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln31_fu_217_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                col_cast7_mid2_v_reg_525 <= col_cast7_mid2_v_fu_257_p3;
                    col_cast_mid2_reg_535(1 downto 0) <= col_cast_mid2_fu_273_p1(1 downto 0);
                indvars_iv_mid2_reg_514 <= indvars_iv_mid2_fu_241_p3;
                out_matrix_addr_reg_551 <= zext_ln33_fu_325_p1(4 - 1 downto 0);
                    row_cast4_reg_540(1 downto 0) <= row_cast4_fu_307_p1(1 downto 0);
                    row_cast_reg_546(1 downto 0) <= row_cast_fu_311_p1(1 downto 0);
                row_mid2_reg_520 <= row_mid2_fu_249_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln34_reg_556 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                conv_out_1_load_reg_585 <= conv_out_1_q0;
                kernel_load_reg_590 <= kernel_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln34_reg_556 <= icmp_ln34_fu_360_p2;
                icmp_ln34_reg_556_pp0_iter1_reg <= icmp_ln34_reg_556;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln34_fu_360_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                row_0_mid2_reg_565 <= row_0_mid2_fu_383_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln34_reg_556 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then
                row_6_reg_595 <= row_6_fu_482_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln34_fu_360_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                sub_ln36_6_mid2_v_v_s_reg_570 <= sub_ln36_6_mid2_v_v_s_fu_428_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln34_reg_556 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_reg_600 <= grp_fu_191_p2;
            end if;
        end if;
    end process;
    col_cast_mid2_reg_535(3 downto 2) <= "00";
    row_cast4_reg_540(2) <= '0';
    row_cast_reg_546(7 downto 2) <= "000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, icmp_ln31_fu_217_p2, ap_CS_fsm_state2, icmp_ln34_fu_360_p2, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter1, ap_block_pp0_stage3_subdone, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln31_fu_217_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((icmp_ln34_fu_360_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) and not(((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                elsif ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) or ((icmp_ln34_fu_360_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone)))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when others =>  
                ap_NS_fsm <= "XXXXXXX";
        end case;
    end process;
    add_ln31_fu_223_p2 <= std_logic_vector(unsigned(indvar_flatten7_reg_100) + unsigned(ap_const_lv4_1));
    add_ln32_fu_492_p2 <= std_logic_vector(unsigned(indvars_iv_mid2_reg_514) + unsigned(ap_const_lv3_1));
    add_ln33_fu_315_p2 <= std_logic_vector(unsigned(sub_ln33_mid2_fu_295_p3) + unsigned(row_cast5_fu_303_p1));
    add_ln34_fu_366_p2 <= std_logic_vector(unsigned(ap_phi_mux_indvar_flatten_phi_fu_148_p4) + unsigned(ap_const_lv4_1));
    add_ln36_2_fu_472_p2 <= std_logic_vector(unsigned(row_0_cast1_mid2_cas_fu_449_p1) + unsigned(grp_fu_497_p3));
    add_ln36_fu_457_p2 <= std_logic_vector(unsigned(sub_ln36_10_mid2_fu_420_p3) + unsigned(row_0_cast_mid2_cast_fu_453_p1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(5);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state12 <= ap_CS_fsm(6);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage3_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_pp0_exit_iter0_state3_assign_proc : process(icmp_ln34_fu_360_p2)
    begin
        if ((icmp_ln34_fu_360_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state3 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, icmp_ln31_fu_217_p2, ap_CS_fsm_state2)
    begin
        if ((((icmp_ln31_fu_217_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_col_0_phi_fu_158_p4_assign_proc : process(col_0_reg_155, icmp_ln34_reg_556, ap_CS_fsm_pp0_stage0, sub_ln36_6_mid2_v_v_s_reg_570, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((icmp_ln34_reg_556 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_col_0_phi_fu_158_p4 <= sub_ln36_6_mid2_v_v_s_reg_570;
        else 
            ap_phi_mux_col_0_phi_fu_158_p4 <= col_0_reg_155;
        end if; 
    end process;


    ap_phi_mux_indvar_flatten_phi_fu_148_p4_assign_proc : process(indvar_flatten_reg_144, icmp_ln34_reg_556, ap_CS_fsm_pp0_stage0, add_ln34_reg_560, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((icmp_ln34_reg_556 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_indvar_flatten_phi_fu_148_p4 <= add_ln34_reg_560;
        else 
            ap_phi_mux_indvar_flatten_phi_fu_148_p4 <= indvar_flatten_reg_144;
        end if; 
    end process;


    ap_phi_mux_row_0_phi_fu_179_p4_assign_proc : process(row_0_reg_176, icmp_ln34_reg_556, ap_CS_fsm_pp0_stage0, row_6_reg_595, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((icmp_ln34_reg_556 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_row_0_phi_fu_179_p4 <= row_6_reg_595;
        else 
            ap_phi_mux_row_0_phi_fu_179_p4 <= row_0_reg_176;
        end if; 
    end process;


    ap_ready_assign_proc : process(icmp_ln31_fu_217_p2, ap_CS_fsm_state2)
    begin
        if (((icmp_ln31_fu_217_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    col_8_fu_372_p2 <= std_logic_vector(unsigned(ap_phi_mux_col_0_phi_fu_158_p4) + unsigned(ap_const_lv3_1));
    col_cast6_fu_195_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(col_reg_111),5));
    col_cast6_mid1_fu_269_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_fu_229_p2),5));
    col_cast7_mid2_fu_265_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(col_cast7_mid2_v_fu_257_p3),3));
    col_cast7_mid2_v_fu_257_p3 <= 
        i_fu_229_p2 when (icmp_ln32_fu_235_p2(0) = '1') else 
        col_reg_111;
    col_cast_mid2_fu_273_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(col_cast7_mid2_v_fu_257_p3),4));
    conv_out_1_address0 <= zext_ln36_fu_467_p1(10 - 1 downto 0);

    conv_out_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            conv_out_1_ce0 <= ap_const_logic_1;
        else 
            conv_out_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_497_p1 <= ap_const_lv8_1A(6 - 1 downto 0);
    grp_fu_497_p2 <= row_cast_reg_546(2 - 1 downto 0);
    i_fu_229_p2 <= std_logic_vector(unsigned(col_reg_111) + unsigned(ap_const_lv2_1));
    icmp_ln31_fu_217_p2 <= "1" when (indvar_flatten7_reg_100 = ap_const_lv4_9) else "0";
    icmp_ln32_fu_235_p2 <= "1" when (indvars_iv_reg_122 = ap_const_lv3_6) else "0";
    icmp_ln34_fu_360_p2 <= "1" when (ap_phi_mux_indvar_flatten_phi_fu_148_p4 = ap_const_lv4_9) else "0";
    icmp_ln35_fu_378_p2 <= "1" when (ap_phi_mux_row_0_phi_fu_179_p4 = indvars_iv_mid2_reg_514) else "0";
    indvars_iv_mid2_fu_241_p3 <= 
        ap_const_lv3_3 when (icmp_ln32_fu_235_p2(0) = '1') else 
        indvars_iv_reg_122;
    j_fu_487_p2 <= std_logic_vector(unsigned(row_mid2_reg_520) + unsigned(ap_const_lv2_1));
    kernel_address0 <= sext_ln36_1_fu_477_p1(10 - 1 downto 0);

    kernel_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            kernel_ce0 <= ap_const_logic_1;
        else 
            kernel_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_matrix_address0_assign_proc : process(ap_CS_fsm_state2, out_matrix_addr_reg_551, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, zext_ln33_fu_325_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_matrix_address0 <= out_matrix_addr_reg_551;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            out_matrix_address0 <= zext_ln33_fu_325_p1(4 - 1 downto 0);
        else 
            out_matrix_address0 <= "XXXX";
        end if; 
    end process;


    out_matrix_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            out_matrix_ce0 <= ap_const_logic_1;
        else 
            out_matrix_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_matrix_d0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_pp0_stage0, grp_fu_185_p2, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_matrix_d0 <= grp_fu_185_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            out_matrix_d0 <= ap_const_lv32_0;
        else 
            out_matrix_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    out_matrix_we0_assign_proc : process(icmp_ln31_fu_217_p2, ap_CS_fsm_state2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln34_reg_556_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln34_reg_556_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((icmp_ln31_fu_217_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            out_matrix_we0 <= ap_const_logic_1;
        else 
            out_matrix_we0 <= ap_const_logic_0;
        end if; 
    end process;

    row_0_cast1_mid2_cas_fu_449_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(row_0_mid2_fu_383_p3),8));
    row_0_cast_mid2_cast_fu_453_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(row_0_mid2_fu_383_p3),9));
    row_0_mid2_fu_383_p3 <= 
        row_cast4_reg_540 when (icmp_ln35_fu_378_p2(0) = '1') else 
        ap_phi_mux_row_0_phi_fu_179_p4;
    row_6_fu_482_p2 <= std_logic_vector(unsigned(row_0_mid2_reg_565) + unsigned(ap_const_lv3_1));
    row_cast4_fu_307_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(row_mid2_fu_249_p3),3));
    row_cast5_fu_303_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(row_mid2_fu_249_p3),5));
    row_cast_fu_311_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(row_mid2_fu_249_p3),8));
    row_mid2_fu_249_p3 <= 
        ap_const_lv2_0 when (icmp_ln32_fu_235_p2(0) = '1') else 
        row_reg_133;
        sext_ln33_fu_321_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln33_fu_315_p2),32));

        sext_ln36_1_fu_477_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln36_2_fu_472_p2),64));

        sext_ln36_2_fu_463_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln36_fu_457_p2),32));

    shl_ln33_mid1_fu_277_p3 <= (i_fu_229_p2 & ap_const_lv2_0);
    shl_ln36_8_fu_342_p3 <= (ap_phi_mux_col_0_phi_fu_158_p4 & ap_const_lv2_0);
    shl_ln36_8_mid1_fu_402_p3 <= (col_8_fu_372_p2 & ap_const_lv2_0);
    shl_ln36_mid1_fu_390_p3 <= (col_8_fu_372_p2 & ap_const_lv5_0);
    shl_ln7_fu_330_p3 <= (ap_phi_mux_col_0_phi_fu_158_p4 & ap_const_lv5_0);
    shl_ln_fu_199_p3 <= (col_reg_111 & ap_const_lv2_0);
    sub_ln33_4_fu_289_p2 <= std_logic_vector(unsigned(zext_ln33_16_fu_285_p1) - unsigned(col_cast6_mid1_fu_269_p1));
    sub_ln33_fu_211_p2 <= std_logic_vector(unsigned(zext_ln33_8_fu_207_p1) - unsigned(col_cast6_fu_195_p1));
    sub_ln33_mid2_fu_295_p3 <= 
        sub_ln33_4_fu_289_p2 when (icmp_ln32_fu_235_p2(0) = '1') else 
        sub_ln33_fu_211_p2;
    sub_ln36_10_fu_354_p2 <= std_logic_vector(unsigned(zext_ln36_2_fu_338_p1) - unsigned(zext_ln36_3_fu_350_p1));
    sub_ln36_10_mid2_fu_420_p3 <= 
        sub_ln36_fu_414_p2 when (icmp_ln35_fu_378_p2(0) = '1') else 
        sub_ln36_10_fu_354_p2;
    sub_ln36_6_mid2_v_v_1_fu_436_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln36_6_mid2_v_v_s_fu_428_p3),4));
    sub_ln36_6_mid2_v_v_2_fu_440_p2 <= std_logic_vector(unsigned(sub_ln36_6_mid2_v_v_1_fu_436_p1) - unsigned(col_cast_mid2_reg_535));
    sub_ln36_6_mid2_v_v_s_fu_428_p3 <= 
        col_8_fu_372_p2 when (icmp_ln35_fu_378_p2(0) = '1') else 
        ap_phi_mux_col_0_phi_fu_158_p4;
    sub_ln36_fu_414_p2 <= std_logic_vector(unsigned(zext_ln36_4_fu_398_p1) - unsigned(zext_ln36_5_fu_410_p1));
    zext_ln33_16_fu_285_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln33_mid1_fu_277_p3),5));
    zext_ln33_8_fu_207_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_199_p3),5));
    zext_ln33_fu_325_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln33_fu_321_p1),64));
    zext_ln36_2_fu_338_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln7_fu_330_p3),9));
    zext_ln36_3_fu_350_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln36_8_fu_342_p3),9));
    zext_ln36_4_fu_398_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln36_mid1_fu_390_p3),9));
    zext_ln36_5_fu_410_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln36_8_mid1_fu_402_p3),9));
    zext_ln36_fu_467_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln36_2_fu_463_p1),64));
end behav;
