/*
 * Copyright (C) 2016 Freescale Semiconductor, Inc.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.
 */

/*!
 * Header file used to configure SoC pin list.
 */

#ifndef _SC_PINS_H
#define _SC_PINS_H

/* Includes */

#include <linux/types.h>
#include <soc/imx8/sc/scfw.h>

/* Defines */

#define SC_P_ALL            UINT16_MAX      //!< All pins

/*!
 * @name Pins Definitions
 */
/*@{*/
#define SC_P_LVDS0_LVDS1_TS_SCL 0
#define SC_P_LVDS0_LVDS1_TS_SDA 1
#define SC_P_LVDS0_LVDS1_BL_PWM 2
#define SC_P_LVDS0_LVDS1_GPIO0 3
#define SC_P_LVDS0_LVDS1_GPIO1 4
#define SC_P_LVDS2_LVDS3_TS_SCL 5
#define SC_P_LVDS2_LVDS3_TS_SDA 6
#define SC_P_LVDS2_LVDS3_BL_PWM 7
#define SC_P_LVDS2_LVDS3_GPIO_0 8
#define SC_P_LVDS2_LVDS3_GPIO_1 9
#define SC_P_LVDS4_LVDS5_TS_SCL 10
#define SC_P_LVDS4_LVDS5_TS_SDA 11
#define SC_P_LVDS4_LVDS5_BL_PWM 12
#define SC_P_LVDS4_LVDS5_GPIO_0 13
#define SC_P_LVDS4_LVDS5_GPIO_1 14
#define SC_P_USDHC2_DATA2 15
#define SC_P_USDHC2_DATA3 16
#define SC_P_USDHC2_CMD 17
#define SC_P_USDHC2_CLK 18
#define SC_P_USDHC2_DATA0 19
#define SC_P_USDHC2_DATA1 20
#define SC_P_USDHC2_CD_B 21
#define SC_P_USDHC2_WP 22
#define SC_P_USDHC2_LCTRL 23
#define SC_P_USDHC2_RESET_B 24
#define SC_P_USDHC2_VSELECT 25
#define SC_P_USB_OTG0_OC 26
#define SC_P_USB_OTG0_PWR_ON 27
#define SC_P_USB_OTG1_OC 28
#define SC_P_USB_OTG1_PWR_ON 29
#define SC_P_UART0_RX 30
#define SC_P_UART0_TX 31
#define SC_P_UART0_RTS_B 32
#define SC_P_UART0_CTS_B 33
#define SC_P_UART1_RX 34
#define SC_P_UART1_TX 35
#define SC_P_UART1_RTS_B 36
#define SC_P_UART1_CTS_B 37
#define SC_P_UART2_RX 38
#define SC_P_UART2_TX 39
#define SC_P_UART2_RTS_B 40
#define SC_P_UART2_CTS_B 41
#define SC_P_DM_SPI0_CS0 42
#define SC_P_DM_SPI0_CS1 43
#define SC_P_DM_SPI0_CS2 44
#define SC_P_DM_SPI0_CS3 45
#define SC_P_DM_SPI0_SCLK 46
#define SC_P_DM_SPI0_MOSI 47
#define SC_P_DM_SPI0_MISO 48
#define SC_P_DM_SPI1_CS0 49
#define SC_P_DM_SPI1_CS1 50
#define SC_P_DM_SPI1_CS2 51
#define SC_P_DM_SPI1_CS3 52
#define SC_P_DM_SPI1_SCLK 53
#define SC_P_DM_SPI1_MOSI 54
#define SC_P_DM_SPI1_MISO 55
#define SC_P_DM_SPI2_CS0 56
#define SC_P_DM_SPI2_CS1 57
#define SC_P_DM_SPI2_CS2 58
#define SC_P_DM_SPI2_CS3 59
#define SC_P_DM_SPI2_SCLK 60
#define SC_P_DM_SPI2_MOSI 61
#define SC_P_DM_SPI2_MISO 62
#define SC_P_SDMA_EXT_EVENT0 63
#define SC_P_SDMA_EXT_EVENT1 64
#define SC_P_CAN_TX0 65
#define SC_P_CAN_RX0 66
#define SC_P_CAN_TX1 67
#define SC_P_CAN_RX1 68
#define SC_P_AUD_SAI0_RX_DATA0 69
#define SC_P_AUD_SAI0_RX_BCLK 70
#define SC_P_AUD_SAI0_RX_SYNC 71
#define SC_P_AUD_SAI0_TX_DATA0 72
#define SC_P_AUD_SAI0_TX_BCLK 73
#define SC_P_AUD_SAI0_TX_SYNC 74
#define SC_P_AUD_SAI0_EXT_MCLK 75
#define SC_P_AUD_SAI1_RX_DATA0 76
#define SC_P_AUD_SAI1_RX_BCLK 77
#define SC_P_AUD_SAI1_RX_SYNC 78
#define SC_P_AUD_SAI1_TX_DATA0 79
#define SC_P_AUD_SAI1_TX_BCLK 80
#define SC_P_AUD_SAI1_TX_SYNC 81
#define SC_P_AUD_SAI1_EXT_MCLK 82
#define SC_P_AUD_SAI2_RX_DATA0 83
#define SC_P_AUD_SAI2_RX_BCLK 84
#define SC_P_AUD_SAI2_RX_SYNC 85
#define SC_P_AUD_SAI2_TX_DATA0 86
#define SC_P_AUD_SAI2_TX_BCLK 87
#define SC_P_AUD_SAI2_TX_SYNC 88
#define SC_P_AUD_SAI2_EXT_MCLK 89
#define SC_P_VID0_CLK 90
#define SC_P_VID0_D7 91
#define SC_P_VID0_D6 92
#define SC_P_VID0_D5 93
#define SC_P_VID0_D4 94
#define SC_P_VID0_D3 95
#define SC_P_VID0_D2 96
#define SC_P_VID0_D1 97
#define SC_P_VID0_D0 98
#define SC_P_VID0_VLD 99
#define SC_P_VID0_SYNC 100
#define SC_P_VID0_FUNC 101
#define SC_P_VIDS0_CLK 102
#define SC_P_VIDS0_DATA 103
#define SC_P_VIDS0_SYNC 104
#define SC_P_VIDS0_VLD 105
#define SC_P_VID1_CLK 106
#define SC_P_VID1_D7 107
#define SC_P_VID1_D6 108
#define SC_P_VID1_D5 109
#define SC_P_VID1_D4 110
#define SC_P_VID1_D3 111
#define SC_P_VID1_D2 112
#define SC_P_VID1_D1 113
#define SC_P_VID1_D0 114
#define SC_P_VID1_VLD 115
#define SC_P_VID1_SYNC 116
#define SC_P_VID1_FUNC 117
#define SC_P_VIDS1_CLK 118
#define SC_P_VIDS1_DATA 119
#define SC_P_VIDS1_SYNC 120
#define SC_P_VIDS1_VLD 121
#define SC_P_LSIO_I2C0_SCL 122
#define SC_P_LSIO_I2C0_SDA 123
#define SC_P_LSIO_I2C0_SCLS 124
#define SC_P_LSIO_I2C0_SDAS 125
#define SC_P_LSIO_I2C0_HREQ 126
#define SC_P_LSIO_I2C1_SCL 127
#define SC_P_LSIO_I2C1_SDA 128
#define SC_P_LSIO_I2C1_SCLS 129
#define SC_P_LSIO_I2C1_SDAS 130
#define SC_P_LSIO_I2C1_HREQ 131
#define SC_P_LSIO_I2C2_SCL 132
#define SC_P_LSIO_I2C2_SDA 133
#define SC_P_LSIO_I2C2_SCLS 134
#define SC_P_LSIO_I2C2_SDAS 135
#define SC_P_LSIO_I2C2_HREQ 136
#define SC_P_LSIO_I2C3_SCL 137
#define SC_P_LSIO_I2C3_SDA 138
#define SC_P_LSIO_I2C3_SCLS 139
#define SC_P_LSIO_I2C3_SDAS 140
#define SC_P_LSIO_I2C3_HREQ 141
#define SC_P_LSIO_GPIO0_00 142
#define SC_P_LSIO_GPIO0_01 143
#define SC_P_LSIO_GPIO0_02 144
#define SC_P_LSIO_GPIO0_03 145
#define SC_P_LSIO_GPIO0_04 146
#define SC_P_LSIO_GPIO0_05 147
#define SC_P_LSIO_GPIO0_06 148
#define SC_P_LSIO_GPIO0_07 149
#define SC_P_LSIO_GPIO0_08 150
#define SC_P_LSIO_GPIO0_09 151
#define SC_P_LSIO_GPIO0_10 152
#define SC_P_LSIO_GPIO0_11 153
#define SC_P_LSIO_GPIO0_12 154
#define SC_P_LSIO_GPIO0_13 155
#define SC_P_LSIO_GPIO0_14 156
#define SC_P_LSIO_GPIO0_15 157
#define SC_P_LSIO_GPIO0_16 158
#define SC_P_LSIO_GPIO0_17 159
#define SC_P_LSIO_GPIO0_18 160
#define SC_P_LSIO_GPIO0_19 161
#define SC_P_LSIO_GPIO0_20 162
#define SC_P_LSIO_GPIO0_21 163
#define SC_P_LSIO_GPIO0_22 164
#define SC_P_LSIO_GPIO0_23 165
#define SC_P_LSIO_GPIO0_24 166
#define SC_P_LSIO_GPIO0_25 167
#define SC_P_LSIO_GPIO0_26 168
#define SC_P_LSIO_GPIO0_27 169
#define SC_P_LSIO_GPIO0_28 170
#define SC_P_LSIO_GPIO0_29 171
#define SC_P_LSIO_GPIO0_30 172
#define SC_P_LSIO_GPIO0_31 173
#define SC_P_LSIO_GPT0_CLK 174
#define SC_P_LSIO_GPT0_CA0 175
#define SC_P_LSIO_GPT0_CA1 176
#define SC_P_LSIO_GPT0_CO0 177
#define SC_P_LSIO_GPT0_CO1 178
#define SC_P_LSIO_GPT0_CO2 179
#define SC_P_LSIO_GPT1_CLK 180
#define SC_P_LSIO_GPT1_CA0 181
#define SC_P_LSIO_GPT1_CA1 182
#define SC_P_LSIO_GPT1_CO0 183
#define SC_P_LSIO_GPT1_CO1 184
#define SC_P_LSIO_GPT1_CO2 185
#define SC_P_LSIO_PWM0_OUT 186
#define SC_P_LSIO_PWM1_OUT 187
#define SC_P_LSIO_PWM2_OUT 188
#define SC_P_LSIO_PWM3_OUT 189
#define SC_P_M4_0_UART_RX 190
#define SC_P_M4_0_UART_TX 191
#define SC_P_M4_0_GPIO00 192
#define SC_P_M4_0_GPIO01 193
#define SC_P_M4_0_GPIO02 194
#define SC_P_M4_0_GPIO03 195
#define SC_P_M4_1_UART_RX 196
#define SC_P_M4_1_UART_TX 197
#define SC_P_M4_1_GPIO00 198
#define SC_P_M4_1_GPIO01 199
#define SC_P_M4_1_GPIO02 200
#define SC_P_M4_1_GPIO03 201
#define SC_P_SCU_XTAL_32K_OUT 202
#define SC_P_SCU_PMIC_I2C_D 203
#define SC_P_SCU_PMIC_I2C_C 204
#define SC_P_SCU_GEN_GPIO00 205
#define SC_P_SCU_GEN_GPIO01 206
#define SC_P_SCU_GEN_GPIO02 207
#define SC_P_SCU_GEN_GPIO03 208
#define SC_P_SCU_GEN_GPIO04 209
#define SC_P_SCU_GEN_GPIO05 210
#define SC_P_SCU_GEN_GPIO06 211
#define SC_P_SCU_GEN_GPIO07 212
#define SC_P_SCU_GEN_GPIO08 213
#define SC_P_SCU_GEN_GPIO09 214
#define SC_P_SCU_GEN_GPIO10 215
#define SC_P_SCU_GEN_GPIO11 216
#define SC_P_SCU_GEN_GPIO12 217
#define SC_P_SCU_GEN_GPIO13 218
#define SC_P_SCU_GEN_GPIO14 219
#define SC_P_SCU_GEN_GPIO15 220
#define SC_P_SCU_UART_RX 221
#define SC_P_SCU_UART_TX 222
#define SC_P_SCU_UART_RTS_B 223
#define SC_P_SCU_UART_CTS_B 224
#define SC_P_SCU_FB_CS_B 225
#define SC_P_SCU_FB_TBST_B 226
#define SC_P_SCU_FB_AD_INOUT01 227
#define SC_P_SCU_FB_AD_INOUT08 228
#define SC_P_SCU_FB_AD_INOUT09 229
#define SC_P_SCU_FB_AD_INOUT00 230
#define SC_P_SCU_FB_AD_INOUT10 231
#define SC_P_SCU_FB_AD_INOUT11 232
#define SC_P_SCU_FB_AD_INOUT22 233
#define SC_P_SCU_FB_AD_INOUT02 234
#define SC_P_SCU_FB_AD_INOUT03 235
#define SC_P_SCU_FB_AD_INOUT04 236
#define SC_P_SCU_FB_AD_INOUT13 237
#define SC_P_SCU_FB_AD_INOUT05 238
#define SC_P_SCU_FB_AD_INOUT12 239
#define SC_P_SCU_FB_AD_INOUT06 240
#define SC_P_SCU_FB_TS_B 241
#define SC_P_SCU_FB_AD_INOUT07 242
#define SC_P_SCU_FB_AD_INOUT14 243
#define SC_P_SCU_FB_AD_INOUT23 244
#define SC_P_SCU_FB_R_WB 245
#define SC_P_SCU_FB_TA_B 246
#define SC_P_SCU_FB_OE_B 247
#define SC_P_SCU_FB_CLK 248
#define SC_P_SCU_FB_AD_INOUT15 249
#define SC_P_SCU_FB_AD_INOUT16 250
#define SC_P_SCU_FB_AD_INOUT19 251
#define SC_P_SCU_FB_AD_INOUT20 252
#define SC_P_SCU_FB_AD_INOUT18 253
#define SC_P_SCU_FB_AD_INOUT17 254
#define SC_P_SCU_FB_AD_INOUT21 255
#define SC_P_SCU_FB_BCLKEN 256
#define SC_P_SCU_FB_TEA_B 257
#define SC_P_SCU_FB_ALE 258
#define SC_P_SCU_TPIU_TRACE_CLK 259
#define SC_P_SCU_TPIU_TRACE_D07 260
#define SC_P_SCU_TPIU_TRACE_D06 261
#define SC_P_SCU_TPIU_TRACE_D05 262
#define SC_P_SCU_TPIU_TRACE_D04 263
#define SC_P_SCU_TPIU_TRACE_D03 264
#define SC_P_SCU_TPIU_TRACE_D02 265
#define SC_P_SCU_TPIU_TRACE_D01 266
#define SC_P_SCU_TPIU_TRACE_D00 267
#define SC_P_SCU_TPIU_TRACE_D15 268
#define SC_P_SCU_TPIU_TRACE_D14 269
#define SC_P_SCU_TPIU_TRACE_D13 270
#define SC_P_SCU_TPIU_TRACE_D12 271
#define SC_P_SCU_TPIU_TRACE_D11 272
#define SC_P_SCU_TPIU_TRACE_D10 273
#define SC_P_SCU_TPIU_TRACE_D09 274
#define SC_P_SCU_TPIU_TRACE_D08 275
#define SC_P_SCU_TPIU_TRACE_CTL 276
#define SC_P_LCD_PAR_RESET 277
#define SC_P_LCD_PAR_CLK 278
#define SC_P_LCD_PAR_DATA00 279
#define SC_P_LCD_PAR_DATA01 280
#define SC_P_LCD_PAR_DATA02 281
#define SC_P_LCD_PAR_DATA03 282
#define SC_P_LCD_PAR_DATA04 283
#define SC_P_LCD_PAR_DATA05 284
#define SC_P_LCD_PAR_DATA06 285
#define SC_P_LCD_PAR_DATA07 286
#define SC_P_LCD_PAR_DATA08 287
#define SC_P_LCD_PAR_ENABLE 288
#define SC_P_LCD_PAR_DATA09 289
#define SC_P_LCD_PAR_DATA10 290
#define SC_P_LCD_PAR_DATA11 291
#define SC_P_LCD_PAR_DATA12 292
#define SC_P_LCD_PAR_DATA13 293
#define SC_P_LCD_PAR_DATA14 294
#define SC_P_LCD_PAR_DATA15 295
#define SC_P_LCD_PAR_DATA16 296
#define SC_P_LCD_PAR_DATA17 297
#define SC_P_LCD_PAR_DATA18 298
#define SC_P_LCD_PAR_DATA19 299
#define SC_P_LCD_PAR_DATA20 300
#define SC_P_LCD_PAR_DATA21 301
#define SC_P_LCD_PAR_DATA22 302
#define SC_P_LCD_PAR_DATA23 303
#define SC_P_LCD_PAR_DATA24 304
#define SC_P_LCD_PAR_DATA25 305
#define SC_P_LCD_PAR_DATA26 306
#define SC_P_LCD_PAR_DATA27 307
#define SC_P_LCD_PAR_DATA28 308
#define SC_P_LCD_PAR_DATA29 309
#define SC_P_LCD_PAR_VSYNC 310
#define SC_P_LCD_PAR_HSYNC 311
#define SC_P_IMG0_PAR_CLK 312
#define SC_P_IMG0_PAR_VSYNC 313
#define SC_P_IMG0_PAR_HSYNC 314
#define SC_P_IMG0_PAR_DATA23 315
#define SC_P_IMG0_PAR_DATA22 316
#define SC_P_IMG0_PAR_DATA21 317
#define SC_P_IMG0_PAR_DATA20 318
#define SC_P_IMG0_PAR_DATA19 319
#define SC_P_IMG0_PAR_DATA18 320
#define SC_P_IMG0_PAR_DATA17 321
#define SC_P_IMG0_PAR_DATA16 322
#define SC_P_IMG0_PAR_DATA15 323
#define SC_P_IMG0_PAR_DATA14 324
#define SC_P_IMG0_PAR_DATA13 325
#define SC_P_IMG0_PAR_DATA12 326
#define SC_P_IMG0_PAR_DATA11 327
#define SC_P_IMG0_PAR_DATA10 328
#define SC_P_IMG0_PAR_DATA9 329
#define SC_P_IMG0_PAR_DATA8 330
#define SC_P_IMG0_PAR_DATA7 331
#define SC_P_IMG0_PAR_DATA6 332
#define SC_P_IMG0_PAR_DATA5 333
#define SC_P_IMG0_PAR_DATA4 334
#define SC_P_IMG0_PAR_DATA3 335
#define SC_P_IMG0_PAR_DATA2 336
#define SC_P_IMG0_PAR_DATA1 337
#define SC_P_IMG0_PAR_DATA0 338
#define SC_P_IMG0_PAR_MCLK 339
#define SC_P_IMG0_PAR_FPOL 340
#define SC_P_IMG0_PAR_ENABLE 341
#define SC_P_IMG0_PAR_RESET 342
#define SC_P_IMG0_PAR_GPIO 343
#define SC_P_IMG0_PAR_SCL 344
#define SC_P_IMG0_PAR_SDA 345
#define SC_P_IMG1_PAR_CLK 346
#define SC_P_IMG1_PAR_VSYNC 347
#define SC_P_IMG1_PAR_HSYNC 348
#define SC_P_IMG1_PAR_DATA23 349
#define SC_P_IMG1_PAR_DATA22 350
#define SC_P_IMG1_PAR_DATA21 351
#define SC_P_IMG1_PAR_DATA20 352
#define SC_P_IMG1_PAR_DATA19 353
#define SC_P_IMG1_PAR_DATA18 354
#define SC_P_IMG1_PAR_DATA17 355
#define SC_P_IMG1_PAR_DATA16 356
#define SC_P_IMG1_PAR_DATA15 357
#define SC_P_IMG1_PAR_DATA14 358
#define SC_P_IMG1_PAR_DATA13 359
#define SC_P_IMG1_PAR_DATA12 360
#define SC_P_IMG1_PAR_DATA11 361
#define SC_P_IMG1_PAR_DATA10 362
#define SC_P_IMG1_PAR_DATA9 363
#define SC_P_IMG1_PAR_DATA8 364
#define SC_P_IMG1_PAR_DATA7 365
#define SC_P_IMG1_PAR_DATA6 366
#define SC_P_IMG1_PAR_DATA5 367
#define SC_P_IMG1_PAR_DATA4 368
#define SC_P_IMG1_PAR_DATA3 369
#define SC_P_IMG1_PAR_DATA2 370
#define SC_P_IMG1_PAR_DATA1 371
#define SC_P_IMG1_PAR_DATA0 372
#define SC_P_IMG1_PAR_MCLK 373
#define SC_P_IMG1_PAR_FPOL 374
#define SC_P_IMG1_PAR_ENABLE 375
#define SC_P_IMG1_PAR_RESET 376
#define SC_P_IMG1_PAR_GPIO 377
#define SC_P_IMG1_PAR_SCL 378
#define SC_P_IMG1_PAR_SDA 379
#define SC_P_QSPI0A_DATA0 380
#define SC_P_QSPI0A_DATA1 381
#define SC_P_QSPI0A_DATA2 382
#define SC_P_QSPI0A_DATA3 383
#define SC_P_QSPI0A_DQS 384
#define SC_P_QSPI0A_SCLK 385
#define SC_P_QSPI0A_SS1 386
#define SC_P_QSPI0A_SS0 387
#define SC_P_QSPI0B_DATA0 388
#define SC_P_QSPI0B_DATA1 389
#define SC_P_QSPI0B_DATA2 390
#define SC_P_QSPI0B_DATA3 391
#define SC_P_QSPI0B_DQS 392
#define SC_P_QSPI0B_SCLK 393
#define SC_P_QSPI0B_SS0 394
#define SC_P_QSPI0B_SS1 395
#define SC_P_USDHC0_DATA2 396
#define SC_P_USDHC0_DATA3 397
#define SC_P_USDHC0_DATA4 398
#define SC_P_USDHC0_CMD 399
#define SC_P_USDHC0_DATA5 400
#define SC_P_USDHC0_CLK 401
#define SC_P_USDHC0_DATA6 402
#define SC_P_USDHC0_DATA7 403
#define SC_P_USDHC0_DATA0 404
#define SC_P_USDHC0_DATA1 405
#define SC_P_USDHC0_CD_B 406
#define SC_P_USDHC0_WP 407
#define SC_P_USDHC0_RESET_B 408
#define SC_P_USDHC1_DATA2 409
#define SC_P_USDHC1_DATA3 410
#define SC_P_USDHC1_CMD 411
#define SC_P_USDHC1_CLK 412
#define SC_P_USDHC1_DATA0 413
#define SC_P_USDHC1_DATA1 414
#define SC_P_USDHC1_CD_B 415
#define SC_P_USDHC1_WP 416
#define SC_P_USDHC1_LCTRL 417
#define SC_P_USDHC1_RESET_B 418
#define SC_P_USDHC1_VSELECT 419
#define SC_P_ENET0_MDC 420
#define SC_P_ENET0_MDIO 421
#define SC_P_ENET0_RGMII_RD3 422
#define SC_P_ENET0_RGMII_RD2 423
#define SC_P_ENET0_RGMII_RD1 424
#define SC_P_ENET0_RGMII_RD0 425
#define SC_P_ENET0_RGMII_RXC 426
#define SC_P_ENET0_RGMII_RX_CTL 427
#define SC_P_ENET0_RGMII_TX_CTL 428
#define SC_P_ENET0_RGMII_TXC 429
#define SC_P_ENET0_RGMII_TD0 430
#define SC_P_ENET0_RGMII_TD1 431
#define SC_P_ENET0_RGMII_TD2 432
#define SC_P_ENET0_RGMII_TD3 433
#define SC_P_ENET0_1588_EVENT0_IN 434
#define SC_P_ENET0_1588_EVENT1_IN 435
#define SC_P_ENET0_1588_EVENT0_OUT 436
#define SC_P_ENET0_1588_EVENT1_OUT 437
#define SC_P_ENET1_MDC 438
#define SC_P_ENET1_MDIO 439
#define SC_P_ENET1_RGMII_RD3 440
#define SC_P_ENET1_RGMII_RD2 441
#define SC_P_ENET1_RGMII_RD1 442
#define SC_P_ENET1_RGMII_RD0 443
#define SC_P_ENET1_RGMII_RXC 444
#define SC_P_ENET1_RGMII_RX_CTL 445
#define SC_P_ENET1_RGMII_TX_CTL 446
#define SC_P_ENET1_RGMII_TXC 447
#define SC_P_ENET1_RGMII_TD0 448
#define SC_P_ENET1_RGMII_TD1 449
#define SC_P_ENET1_RGMII_TD2 450
#define SC_P_ENET1_RGMII_TD3 451
#define SC_P_ENET1_1588_EVENT0_IN 452
#define SC_P_ENET1_1588_EVENT1_IN 453
#define SC_P_ENET1_1588_EVENT0_OUT 454
#define SC_P_ENET1_1588_EVENT1_OUT 455
/*@}*/

#endif /* _SC_PINS_H */

