{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1648756827222 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1648756827222 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 31 16:00:27 2022 " "Processing started: Thu Mar 31 16:00:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1648756827222 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1648756827222 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off phase1 -c phase1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off phase1 -c phase1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1648756827223 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "16 " "Parallel compilation is enabled and will use up to 16 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Quartus II" 0 -1 1648756827433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register32bit-behavior " "Found design unit 1: register32bit-behavior" {  } { { "register32bit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/register32bit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648756827681 ""} { "Info" "ISGN_ENTITY_NAME" "1 register32bit " "Found entity 1: register32bit" {  } { { "register32bit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/register32bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648756827681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648756827681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "booth_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file booth_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 booth_alu-logic " "Found design unit 1: booth_alu-logic" {  } { { "booth_alu.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/booth_alu.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648756827683 ""} { "Info" "ISGN_ENTITY_NAME" "1 booth_alu " "Found entity 1: booth_alu" {  } { { "booth_alu.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/booth_alu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648756827683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648756827683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder32to5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file encoder32to5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder32to5-behavior " "Found design unit 1: encoder32to5-behavior" {  } { { "encoder32to5.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/encoder32to5.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648756827684 ""} { "Info" "ISGN_ENTITY_NAME" "1 encoder32to5 " "Found entity 1: encoder32to5" {  } { { "encoder32to5.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/encoder32to5.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648756827684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648756827684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mdr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MDR-behavior " "Found design unit 1: MDR-behavior" {  } { { "MDR.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/MDR.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648756827685 ""} { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "MDR.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/MDR.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648756827685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648756827685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentlib.vhd 1 0 " "Found 1 design units, including 0 entities, in source file componentlib.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentLib " "Found design unit 1: componentLib" {  } { { "componentLib.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/componentLib.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648756827686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648756827686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftleft32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftleft32-logic " "Found design unit 1: shiftleft32-logic" {  } { { "shiftleft32.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/shiftleft32.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648756827687 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftleft32 " "Found entity 1: shiftleft32" {  } { { "shiftleft32.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/shiftleft32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648756827687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648756827687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftright32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftright32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftright32-logic " "Found design unit 1: shiftright32-logic" {  } { { "shiftright32.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/shiftright32.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648756827689 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftright32 " "Found entity 1: shiftright32" {  } { { "shiftright32.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/shiftright32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648756827689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648756827689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negate32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file negate32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 negate32-logic " "Found design unit 1: negate32-logic" {  } { { "negate32.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/negate32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648756827690 ""} { "Info" "ISGN_ENTITY_NAME" "1 negate32 " "Found entity 1: negate32" {  } { { "negate32.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/negate32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648756827690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648756827690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file not32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 not32-logic " "Found design unit 1: not32-logic" {  } { { "not32.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/not32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648756827691 ""} { "Info" "ISGN_ENTITY_NAME" "1 not32 " "Found entity 1: not32" {  } { { "not32.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/not32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648756827691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648756827691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or32-logic " "Found design unit 1: or32-logic" {  } { { "or32.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/or32.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648756827692 ""} { "Info" "ISGN_ENTITY_NAME" "1 or32 " "Found entity 1: or32" {  } { { "or32.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/or32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648756827692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648756827692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and32-logic " "Found design unit 1: and32-logic" {  } { { "and32.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/and32.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648756827693 ""} { "Info" "ISGN_ENTITY_NAME" "1 and32 " "Found entity 1: and32" {  } { { "and32.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/and32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648756827693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648756827693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotateleft32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rotateleft32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rotateleft32-logic " "Found design unit 1: rotateleft32-logic" {  } { { "rotateleft32.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/rotateleft32.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648756827694 ""} { "Info" "ISGN_ENTITY_NAME" "1 rotateleft32 " "Found entity 1: rotateleft32" {  } { { "rotateleft32.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/rotateleft32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648756827694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648756827694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotateright32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rotateright32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rotateright32-logic " "Found design unit 1: rotateright32-logic" {  } { { "rotateright32.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/rotateright32.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648756827695 ""} { "Info" "ISGN_ENTITY_NAME" "1 rotateright32 " "Found entity 1: rotateright32" {  } { { "rotateright32.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/rotateright32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648756827695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648756827695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register64bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register64bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register64bit-behavior " "Found design unit 1: register64bit-behavior" {  } { { "register64bit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/register64bit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648756827696 ""} { "Info" "ISGN_ENTITY_NAME" "1 register64bit " "Found entity 1: register64bit" {  } { { "register64bit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/register64bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648756827696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648756827696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-behavior " "Found design unit 1: datapath-behavior" {  } { { "datapath.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/datapath.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648756827698 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/datapath.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648756827698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648756827698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p1_bus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file p1_bus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P1_bus-structural " "Found design unit 1: P1_bus-structural" {  } { { "P1_bus.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/P1_bus.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648756827699 ""} { "Info" "ISGN_ENTITY_NAME" "1 P1_bus " "Found entity 1: P1_bus" {  } { { "P1_bus.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/P1_bus.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648756827699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648756827699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux32to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux32to1-behavior " "Found design unit 1: mux32to1-behavior" {  } { { "mux32to1.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/mux32to1.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648756827700 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux32to1 " "Found entity 1: mux32to1" {  } { { "mux32to1.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/mux32to1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648756827700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648756827700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behavior " "Found design unit 1: alu-behavior" {  } { { "alu.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/alu.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648756827701 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/alu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648756827701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648756827701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_path.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_path-behavior " "Found design unit 1: alu_path-behavior" {  } { { "alu_path.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/alu_path.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648756827702 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_path " "Found entity 1: alu_path" {  } { { "alu_path.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/alu_path.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648756827702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648756827702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sub0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_add_sub0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub0-SYN " "Found design unit 1: lpm_add_sub0-SYN" {  } { { "lpm_add_sub0.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/lpm_add_sub0.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648756827704 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub0 " "Found entity 1: lpm_add_sub0" {  } { { "lpm_add_sub0.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/lpm_add_sub0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648756827704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648756827704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lmp_add_sub0.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lmp_add_sub0.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lmp_add_sub0 " "Found entity 1: lmp_add_sub0" {  } { { "lmp_add_sub0.bdf" "" { Schematic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/lmp_add_sub0.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648756827704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648756827704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_divide0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_divide0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_divide0-SYN " "Found design unit 1: lpm_divide0-SYN" {  } { { "lpm_divide0.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/lpm_divide0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648756827706 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide0 " "Found entity 1: lpm_divide0" {  } { { "lpm_divide0.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/lpm_divide0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648756827706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648756827706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lmp_divide0.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lmp_divide0.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lmp_divide0 " "Found entity 1: lmp_divide0" {  } { { "lmp_divide0.bdf" "" { Schematic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/lmp_divide0.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648756827706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648756827706 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "p1_datapath_add_tb.vhd " "Can't analyze file -- file p1_datapath_add_tb.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1648756827708 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "p1_datapath_mul_tb.vhd " "Can't analyze file -- file p1_datapath_mul_tb.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1648756827709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerr0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerr0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerR0-logic " "Found design unit 1: registerR0-logic" {  } { { "registerR0.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/registerR0.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648756827710 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerR0 " "Found entity 1: registerR0" {  } { { "registerR0.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/registerR0.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648756827710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648756827710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_sync_512x32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_sync_512x32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM_sync_512x32-logic " "Found design unit 1: RAM_sync_512x32-logic" {  } { { "RAM_sync_512x32.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/RAM_sync_512x32.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648756827711 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_sync_512x32 " "Found entity 1: RAM_sync_512x32" {  } { { "RAM_sync_512x32.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/RAM_sync_512x32.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648756827711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648756827711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sel_and_encode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sel_and_encode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sel_and_encode-logic " "Found design unit 1: sel_and_encode-logic" {  } { { "sel_and_encode.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/sel_and_encode.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648756827713 ""} { "Info" "ISGN_ENTITY_NAME" "1 sel_and_encode " "Found entity 1: sel_and_encode" {  } { { "sel_and_encode.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/sel_and_encode.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648756827713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648756827713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conff_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conff_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conff_logic-logic " "Found design unit 1: conff_logic-logic" {  } { { "conff_logic.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/conff_logic.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648756827714 ""} { "Info" "ISGN_ENTITY_NAME" "1 conff_logic " "Found entity 1: conff_logic" {  } { { "conff_logic.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/conff_logic.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648756827714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648756827714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addi_tb.vhd 1 1 " "Found 1 design units, including 1 entities, in source file addi_tb.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 addi_tb " "Found entity 1: addi_tb" {  } { { "addi_tb.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/addi_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648756827715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648756827715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_initilization.vhd 1 0 " "Found 1 design units, including 0 entities, in source file ram_initilization.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_initialization " "Found design unit 1: ram_initialization" {  } { { "ram_initilization.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/ram_initilization.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648756827716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648756827716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file phase2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 phase2 " "Found entity 1: phase2" {  } { { "phase2.bdf" "" { Schematic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/phase2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648756827717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648756827717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ld_r1_85_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ld_r1_85_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ld_R1_85_tb-logic " "Found design unit 1: ld_R1_85_tb-logic" {  } { { "ld_R1_85_tb.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/ld_R1_85_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648756827718 ""} { "Info" "ISGN_ENTITY_NAME" "1 ld_R1_85_tb " "Found entity 1: ld_R1_85_tb" {  } { { "ld_R1_85_tb.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/ld_R1_85_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648756827718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648756827718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ldi_r1_85_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ldi_r1_85_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ldi_R1_85_tb-logic " "Found design unit 1: ldi_R1_85_tb-logic" {  } { { "ldi_R1_85_tb.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/ldi_R1_85_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648756827720 ""} { "Info" "ISGN_ENTITY_NAME" "1 ldi_R1_85_tb " "Found entity 1: ldi_R1_85_tb" {  } { { "ldi_R1_85_tb.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/ldi_R1_85_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648756827720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648756827720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_function_512x32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_function_512x32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_function_512x32-SYN " "Found design unit 1: ram_function_512x32-SYN" {  } { { "ram_function_512x32.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/ram_function_512x32.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648756827721 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_function_512x32 " "Found entity 1: ram_function_512x32" {  } { { "ram_function_512x32.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/ram_function_512x32.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648756827721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648756827721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ld_r1_35_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ld_r1_35_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ld_R1_35_tb-logic " "Found design unit 1: ld_R1_35_tb-logic" {  } { { "ld_R1_35_tb.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/ld_R1_35_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648756827722 ""} { "Info" "ISGN_ENTITY_NAME" "1 ld_R1_35_tb " "Found entity 1: ld_R1_35_tb" {  } { { "ld_R1_35_tb.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/ld_R1_35_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648756827722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648756827722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ldi_r0_35r1_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ldi_r0_35r1_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ldi_r0_35r1_tb-logic " "Found design unit 1: ldi_r0_35r1_tb-logic" {  } { { "ldi_r0_35r1_tb.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/ldi_r0_35r1_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648756827723 ""} { "Info" "ISGN_ENTITY_NAME" "1 ldi_r0_35r1_tb " "Found entity 1: ldi_r0_35r1_tb" {  } { { "ldi_r0_35r1_tb.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/ldi_r0_35r1_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648756827723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648756827723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p2_st_90_r1_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file p2_st_90_r1_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P2_st_90_R1_tb-logic " "Found design unit 1: P2_st_90_R1_tb-logic" {  } { { "P2_st_90_R1_tb.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/P2_st_90_R1_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648756827725 ""} { "Info" "ISGN_ENTITY_NAME" "1 P2_st_90_R1_tb " "Found entity 1: P2_st_90_R1_tb" {  } { { "P2_st_90_R1_tb.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/P2_st_90_R1_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648756827725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648756827725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p2_st_90r1_r1_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file p2_st_90r1_r1_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P2_st_90R1_R1_tb-logic " "Found design unit 1: P2_st_90R1_R1_tb-logic" {  } { { "P2_st_90R1_R1_tb.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/P2_st_90R1_R1_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648756827726 ""} { "Info" "ISGN_ENTITY_NAME" "1 P2_st_90R1_R1_tb " "Found entity 1: P2_st_90R1_R1_tb" {  } { { "P2_st_90R1_R1_tb.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/P2_st_90R1_R1_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648756827726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648756827726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p2_brzr_r2_35_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file p2_brzr_r2_35_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P2_brzr_R2_35_tb-logic " "Found design unit 1: P2_brzr_R2_35_tb-logic" {  } { { "P2_brzr_R2_35_tb.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/P2_brzr_R2_35_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648756827727 ""} { "Info" "ISGN_ENTITY_NAME" "1 P2_brzr_R2_35_tb " "Found entity 1: P2_brzr_R2_35_tb" {  } { { "P2_brzr_R2_35_tb.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/P2_brzr_R2_35_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648756827727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648756827727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-behavior " "Found design unit 1: control_unit-behavior" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648756827729 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648756827729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648756827729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p3_controlunit_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file p3_controlunit_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P3_controlUnit_tb-logic " "Found design unit 1: P3_controlUnit_tb-logic" {  } { { "P3_controlUnit_tb.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/P3_controlUnit_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648756827730 ""} { "Info" "ISGN_ENTITY_NAME" "1 P3_controlUnit_tb " "Found entity 1: P3_controlUnit_tb" {  } { { "P3_controlUnit_tb.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/P3_controlUnit_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648756827730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648756827730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seven_seg_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Seven_Seg_Display-Behavior " "Found design unit 1: Seven_Seg_Display-Behavior" {  } { { "Seven_Seg_Display.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/Seven_Seg_Display.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648756827731 ""} { "Info" "ISGN_ENTITY_NAME" "1 Seven_Seg_Display " "Found entity 1: Seven_Seg_Display" {  } { { "Seven_Seg_Display.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/Seven_Seg_Display.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648756827731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648756827731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de0_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE0_interface-behavior " "Found design unit 1: DE0_interface-behavior" {  } { { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648756827732 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE0_interface " "Found entity 1: DE0_interface" {  } { { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648756827732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648756827732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p4_de0_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file p4_de0_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P4_DE0_interface-logic " "Found design unit 1: P4_DE0_interface-logic" {  } { { "P4_DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/P4_DE0_interface.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648756827734 ""} { "Info" "ISGN_ENTITY_NAME" "1 P4_DE0_interface " "Found entity 1: P4_DE0_interface" {  } { { "P4_DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/P4_DE0_interface.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648756827734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648756827734 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_interface " "Elaborating entity \"DE0_interface\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1648756827999 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R0out_DE0 DE0_interface.vhd(30) " "Verilog HDL or VHDL warning at DE0_interface.vhd(30): object \"R0out_DE0\" assigned a value but never read" {  } { { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1648756828001 "|DE0_interface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R1out_DE0 DE0_interface.vhd(31) " "Verilog HDL or VHDL warning at DE0_interface.vhd(31): object \"R1out_DE0\" assigned a value but never read" {  } { { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1648756828001 "|DE0_interface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R2out_DE0 DE0_interface.vhd(32) " "Verilog HDL or VHDL warning at DE0_interface.vhd(32): object \"R2out_DE0\" assigned a value but never read" {  } { { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1648756828001 "|DE0_interface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R3out_DE0 DE0_interface.vhd(33) " "Verilog HDL or VHDL warning at DE0_interface.vhd(33): object \"R3out_DE0\" assigned a value but never read" {  } { { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1648756828001 "|DE0_interface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R4out_DE0 DE0_interface.vhd(34) " "Verilog HDL or VHDL warning at DE0_interface.vhd(34): object \"R4out_DE0\" assigned a value but never read" {  } { { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1648756828001 "|DE0_interface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R5out_DE0 DE0_interface.vhd(35) " "Verilog HDL or VHDL warning at DE0_interface.vhd(35): object \"R5out_DE0\" assigned a value but never read" {  } { { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1648756828001 "|DE0_interface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R6out_DE0 DE0_interface.vhd(36) " "Verilog HDL or VHDL warning at DE0_interface.vhd(36): object \"R6out_DE0\" assigned a value but never read" {  } { { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1648756828001 "|DE0_interface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R7out_DE0 DE0_interface.vhd(37) " "Verilog HDL or VHDL warning at DE0_interface.vhd(37): object \"R7out_DE0\" assigned a value but never read" {  } { { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1648756828001 "|DE0_interface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R8out_DE0 DE0_interface.vhd(38) " "Verilog HDL or VHDL warning at DE0_interface.vhd(38): object \"R8out_DE0\" assigned a value but never read" {  } { { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1648756828001 "|DE0_interface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R9out_DE0 DE0_interface.vhd(39) " "Verilog HDL or VHDL warning at DE0_interface.vhd(39): object \"R9out_DE0\" assigned a value but never read" {  } { { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1648756828001 "|DE0_interface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R10out_DE0 DE0_interface.vhd(40) " "Verilog HDL or VHDL warning at DE0_interface.vhd(40): object \"R10out_DE0\" assigned a value but never read" {  } { { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1648756828001 "|DE0_interface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R11out_DE0 DE0_interface.vhd(41) " "Verilog HDL or VHDL warning at DE0_interface.vhd(41): object \"R11out_DE0\" assigned a value but never read" {  } { { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1648756828001 "|DE0_interface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R12out_DE0 DE0_interface.vhd(42) " "Verilog HDL or VHDL warning at DE0_interface.vhd(42): object \"R12out_DE0\" assigned a value but never read" {  } { { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1648756828001 "|DE0_interface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R13out_DE0 DE0_interface.vhd(43) " "Verilog HDL or VHDL warning at DE0_interface.vhd(43): object \"R13out_DE0\" assigned a value but never read" {  } { { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1648756828001 "|DE0_interface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R14out_DE0 DE0_interface.vhd(44) " "Verilog HDL or VHDL warning at DE0_interface.vhd(44): object \"R14out_DE0\" assigned a value but never read" {  } { { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1648756828001 "|DE0_interface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R15out_DE0 DE0_interface.vhd(45) " "Verilog HDL or VHDL warning at DE0_interface.vhd(45): object \"R15out_DE0\" assigned a value but never read" {  } { { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1648756828001 "|DE0_interface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BusMuxOut_DE0 DE0_interface.vhd(46) " "Verilog HDL or VHDL warning at DE0_interface.vhd(46): object \"BusMuxOut_DE0\" assigned a value but never read" {  } { { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1648756828001 "|DE0_interface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HIout_DE0 DE0_interface.vhd(47) " "Verilog HDL or VHDL warning at DE0_interface.vhd(47): object \"HIout_DE0\" assigned a value but never read" {  } { { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1648756828001 "|DE0_interface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LOout_DE0 DE0_interface.vhd(48) " "Verilog HDL or VHDL warning at DE0_interface.vhd(48): object \"LOout_DE0\" assigned a value but never read" {  } { { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1648756828001 "|DE0_interface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IRout_DE0 DE0_interface.vhd(49) " "Verilog HDL or VHDL warning at DE0_interface.vhd(49): object \"IRout_DE0\" assigned a value but never read" {  } { { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1648756828001 "|DE0_interface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PCval_DE0 DE0_interface.vhd(50) " "Verilog HDL or VHDL warning at DE0_interface.vhd(50): object \"PCval_DE0\" assigned a value but never read" {  } { { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1648756828001 "|DE0_interface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Zout_DE0 DE0_interface.vhd(51) " "Verilog HDL or VHDL warning at DE0_interface.vhd(51): object \"Zout_DE0\" assigned a value but never read" {  } { { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1648756828001 "|DE0_interface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MDRval_DE0 DE0_interface.vhd(52) " "Verilog HDL or VHDL warning at DE0_interface.vhd(52): object \"MDRval_DE0\" assigned a value but never read" {  } { { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1648756828001 "|DE0_interface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MARval_DE0 DE0_interface.vhd(53) " "Verilog HDL or VHDL warning at DE0_interface.vhd(53): object \"MARval_DE0\" assigned a value but never read" {  } { { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1648756828001 "|DE0_interface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RAM_out DE0_interface.vhd(54) " "Verilog HDL or VHDL warning at DE0_interface.vhd(54): object \"RAM_out\" assigned a value but never read" {  } { { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1648756828001 "|DE0_interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:DE0_map " "Elaborating entity \"datapath\" for hierarchy \"datapath:DE0_map\"" {  } { { "DE0_interface.vhd" "DE0_map" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828002 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "overflow datapath.vhd(95) " "Verilog HDL or VHDL warning at datapath.vhd(95): object \"overflow\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/datapath.vhd" 95 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1648756828006 "|datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerR0 datapath:DE0_map\|registerR0:R0 " "Elaborating entity \"registerR0\" for hierarchy \"datapath:DE0_map\|registerR0:R0\"" {  } { { "datapath.vhd" "R0" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/datapath.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register32bit datapath:DE0_map\|register32bit:R1 " "Elaborating entity \"register32bit\" for hierarchy \"datapath:DE0_map\|register32bit:R1\"" {  } { { "datapath.vhd" "R1" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/datapath.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR datapath:DE0_map\|MDR:MDR_register " "Elaborating entity \"MDR\" for hierarchy \"datapath:DE0_map\|MDR:MDR_register\"" {  } { { "datapath.vhd" "MDR_register" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/datapath.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_path datapath:DE0_map\|alu_path:alu_datapath " "Elaborating entity \"alu_path\" for hierarchy \"datapath:DE0_map\|alu_path:alu_datapath\"" {  } { { "datapath.vhd" "alu_datapath" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/datapath.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit " "Elaborating entity \"alu\" for hierarchy \"datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\"" {  } { { "alu_path.vhd" "alu_unit" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/alu_path.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "booth_alu datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|booth_alu:aluMul " "Elaborating entity \"booth_alu\" for hierarchy \"datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|booth_alu:aluMul\"" {  } { { "alu.vhd" "aluMul" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/alu.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide0 datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|lpm_divide0:aluDiv " "Elaborating entity \"lpm_divide0\" for hierarchy \"datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|lpm_divide0:aluDiv\"" {  } { { "alu.vhd" "aluDiv" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/alu.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|lpm_divide0:aluDiv\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|lpm_divide0:aluDiv\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "lpm_divide0.vhd" "LPM_DIVIDE_component" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/lpm_divide0.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828042 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|lpm_divide0:aluDiv\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|lpm_divide0:aluDiv\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "lpm_divide0.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/lpm_divide0.vhd" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648756828042 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|lpm_divide0:aluDiv\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|lpm_divide0:aluDiv\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation SIGNED " "Parameter \"lpm_drepresentation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation SIGNED " "Parameter \"lpm_nrepresentation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 32 " "Parameter \"lpm_widthd\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 32 " "Parameter \"lpm_widthn\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828043 ""}  } { { "lpm_divide0.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/lpm_divide0.vhd" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1648756828043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hjp.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hjp.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hjp " "Found entity 1: lpm_divide_hjp" {  } { { "db/lpm_divide_hjp.tdf" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/db/lpm_divide_hjp.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648756828079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648756828079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_hjp datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|lpm_divide0:aluDiv\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hjp:auto_generated " "Elaborating entity \"lpm_divide_hjp\" for hierarchy \"datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|lpm_divide0:aluDiv\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hjp:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "e:/software_work/quartus/quartus/libraries/megafunctions/lpm_divide.tdf" 147 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_39h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_39h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_39h " "Found entity 1: sign_div_unsign_39h" {  } { { "db/sign_div_unsign_39h.tdf" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/db/sign_div_unsign_39h.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648756828087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648756828087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_39h datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|lpm_divide0:aluDiv\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hjp:auto_generated\|sign_div_unsign_39h:divider " "Elaborating entity \"sign_div_unsign_39h\" for hierarchy \"datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|lpm_divide0:aluDiv\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hjp:auto_generated\|sign_div_unsign_39h:divider\"" {  } { { "db/lpm_divide_hjp.tdf" "divider" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/db/lpm_divide_hjp.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_t8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_t8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_t8f " "Found entity 1: alt_u_div_t8f" {  } { { "db/alt_u_div_t8f.tdf" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/db/alt_u_div_t8f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648756828137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648756828137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_t8f datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|lpm_divide0:aluDiv\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hjp:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_t8f:divider " "Elaborating entity \"alt_u_div_t8f\" for hierarchy \"datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|lpm_divide0:aluDiv\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hjp:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_t8f:divider\"" {  } { { "db/sign_div_unsign_39h.tdf" "divider" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/db/sign_div_unsign_39h.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648756828187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648756828187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_unc datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|lpm_divide0:aluDiv\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hjp:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_t8f:divider\|add_sub_unc:add_sub_0 " "Elaborating entity \"add_sub_unc\" for hierarchy \"datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|lpm_divide0:aluDiv\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hjp:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_t8f:divider\|add_sub_unc:add_sub_0\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_0" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/db/alt_u_div_t8f.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648756828223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648756828223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_vnc datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|lpm_divide0:aluDiv\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hjp:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_t8f:divider\|add_sub_vnc:add_sub_1 " "Elaborating entity \"add_sub_vnc\" for hierarchy \"datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|lpm_divide0:aluDiv\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hjp:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_t8f:divider\|add_sub_vnc:add_sub_1\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_1" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/db/alt_u_div_t8f.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub0 datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|lpm_add_sub0:aluAddSub " "Elaborating entity \"lpm_add_sub0\" for hierarchy \"datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|lpm_add_sub0:aluAddSub\"" {  } { { "alu.vhd" "aluAddSub" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/alu.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|lpm_add_sub0:aluAddSub\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|lpm_add_sub0:aluAddSub\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_sub0.vhd" "LPM_ADD_SUB_component" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/lpm_add_sub0.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828238 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|lpm_add_sub0:aluAddSub\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|lpm_add_sub0:aluAddSub\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_sub0.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/lpm_add_sub0.vhd" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648756828257 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|lpm_add_sub0:aluAddSub\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|lpm_add_sub0:aluAddSub\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828258 ""}  } { { "lpm_add_sub0.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/lpm_add_sub0.vhd" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1648756828258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ich.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ich.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ich " "Found entity 1: add_sub_ich" {  } { { "db/add_sub_ich.tdf" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/db/add_sub_ich.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648756828293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648756828293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ich datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|lpm_add_sub0:aluAddSub\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_ich:auto_generated " "Elaborating entity \"add_sub_ich\" for hierarchy \"datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|lpm_add_sub0:aluAddSub\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_ich:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "e:/software_work/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftleft32 datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|shiftleft32:aluShl " "Elaborating entity \"shiftleft32\" for hierarchy \"datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|shiftleft32:aluShl\"" {  } { { "alu.vhd" "aluShl" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/alu.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftright32 datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|shiftright32:aluShr " "Elaborating entity \"shiftright32\" for hierarchy \"datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|shiftright32:aluShr\"" {  } { { "alu.vhd" "aluShr" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/alu.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "negate32 datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|negate32:aluNeg " "Elaborating entity \"negate32\" for hierarchy \"datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|negate32:aluNeg\"" {  } { { "alu.vhd" "aluNeg" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/alu.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not32 datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|not32:aluNot " "Elaborating entity \"not32\" for hierarchy \"datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|not32:aluNot\"" {  } { { "alu.vhd" "aluNot" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/alu.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or32 datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|or32:aluOr " "Elaborating entity \"or32\" for hierarchy \"datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|or32:aluOr\"" {  } { { "alu.vhd" "aluOr" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/alu.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and32 datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|and32:aluAnd " "Elaborating entity \"and32\" for hierarchy \"datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|and32:aluAnd\"" {  } { { "alu.vhd" "aluAnd" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/alu.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotateleft32 datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|rotateleft32:aluRol " "Elaborating entity \"rotateleft32\" for hierarchy \"datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|rotateleft32:aluRol\"" {  } { { "alu.vhd" "aluRol" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/alu.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotateright32 datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|rotateright32:aluRor " "Elaborating entity \"rotateright32\" for hierarchy \"datapath:DE0_map\|alu_path:alu_datapath\|alu:alu_unit\|rotateright32:aluRor\"" {  } { { "alu.vhd" "aluRor" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/alu.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register64bit datapath:DE0_map\|alu_path:alu_datapath\|register64bit:register_Z " "Elaborating entity \"register64bit\" for hierarchy \"datapath:DE0_map\|alu_path:alu_datapath\|register64bit:register_Z\"" {  } { { "alu_path.vhd" "register_Z" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/alu_path.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seven_Seg_Display datapath:DE0_map\|Seven_Seg_Display:sevenSegDiplay_port " "Elaborating entity \"Seven_Seg_Display\" for hierarchy \"datapath:DE0_map\|Seven_Seg_Display:sevenSegDiplay_port\"" {  } { { "datapath.vhd" "sevenSegDiplay_port" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/datapath.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conff_logic datapath:DE0_map\|conff_logic:conff " "Elaborating entity \"conff_logic\" for hierarchy \"datapath:DE0_map\|conff_logic:conff\"" {  } { { "datapath.vhd" "conff" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/datapath.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828308 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoder_out\[0\] conff_logic.vhd(26) " "Inferred latch for \"decoder_out\[0\]\" at conff_logic.vhd(26)" {  } { { "conff_logic.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/conff_logic.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648756828308 "|datapath|conff_logic:conff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoder_out\[1\] conff_logic.vhd(26) " "Inferred latch for \"decoder_out\[1\]\" at conff_logic.vhd(26)" {  } { { "conff_logic.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/conff_logic.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648756828308 "|datapath|conff_logic:conff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoder_out\[2\] conff_logic.vhd(26) " "Inferred latch for \"decoder_out\[2\]\" at conff_logic.vhd(26)" {  } { { "conff_logic.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/conff_logic.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648756828308 "|datapath|conff_logic:conff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoder_out\[3\] conff_logic.vhd(26) " "Inferred latch for \"decoder_out\[3\]\" at conff_logic.vhd(26)" {  } { { "conff_logic.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/conff_logic.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648756828308 "|datapath|conff_logic:conff"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel_and_encode datapath:DE0_map\|sel_and_encode:select_and_encode " "Elaborating entity \"sel_and_encode\" for hierarchy \"datapath:DE0_map\|sel_and_encode:select_and_encode\"" {  } { { "datapath.vhd" "select_and_encode" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/datapath.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_function_512x32 datapath:DE0_map\|ram_function_512x32:Ram " "Elaborating entity \"ram_function_512x32\" for hierarchy \"datapath:DE0_map\|ram_function_512x32:Ram\"" {  } { { "datapath.vhd" "Ram" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/datapath.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram datapath:DE0_map\|ram_function_512x32:Ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"datapath:DE0_map\|ram_function_512x32:Ram\|altsyncram:altsyncram_component\"" {  } { { "ram_function_512x32.vhd" "altsyncram_component" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/ram_function_512x32.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828329 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:DE0_map\|ram_function_512x32:Ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"datapath:DE0_map\|ram_function_512x32:Ram\|altsyncram:altsyncram_component\"" {  } { { "ram_function_512x32.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/ram_function_512x32.vhd" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648756828369 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:DE0_map\|ram_function_512x32:Ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"datapath:DE0_map\|ram_function_512x32:Ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file phase2_ram_init.mif " "Parameter \"init_file\" = \"phase2_ram_init.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828369 ""}  } { { "ram_function_512x32.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/ram_function_512x32.vhd" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1648756828369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jss3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jss3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jss3 " "Found entity 1: altsyncram_jss3" {  } { { "db/altsyncram_jss3.tdf" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/db/altsyncram_jss3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648756828410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648756828410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jss3 datapath:DE0_map\|ram_function_512x32:Ram\|altsyncram:altsyncram_component\|altsyncram_jss3:auto_generated " "Elaborating entity \"altsyncram_jss3\" for hierarchy \"datapath:DE0_map\|ram_function_512x32:Ram\|altsyncram:altsyncram_component\|altsyncram_jss3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/software_work/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit datapath:DE0_map\|control_unit:Control " "Elaborating entity \"control_unit\" for hierarchy \"datapath:DE0_map\|control_unit:Control\"" {  } { { "datapath.vhd" "Control" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/datapath.vhd" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828413 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "con_ff control_unit.vhd(673) " "VHDL Process Statement warning at control_unit.vhd(673): signal \"con_ff\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 673 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1648756828417 "|datapath|control_unit:Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Gra control_unit.vhd(392) " "VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable \"Gra\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1648756828417 "|datapath|control_unit:Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Grb control_unit.vhd(392) " "VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable \"Grb\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1648756828417 "|datapath|control_unit:Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Grc control_unit.vhd(392) " "VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable \"Grc\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1648756828417 "|datapath|control_unit:Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BAout control_unit.vhd(392) " "VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable \"BAout\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1648756828417 "|datapath|control_unit:Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Rin control_unit.vhd(392) " "VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable \"Rin\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1648756828417 "|datapath|control_unit:Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Rout control_unit.vhd(392) " "VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable \"Rout\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1648756828417 "|datapath|control_unit:Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IncPC control_unit.vhd(392) " "VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable \"IncPC\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1648756828417 "|datapath|control_unit:Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MDR_read control_unit.vhd(392) " "VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable \"MDR_read\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1648756828417 "|datapath|control_unit:Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MDR_write control_unit.vhd(392) " "VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable \"MDR_write\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1648756828417 "|datapath|control_unit:Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "OP_code control_unit.vhd(392) " "VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable \"OP_code\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1648756828417 "|datapath|control_unit:Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HIout control_unit.vhd(392) " "VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable \"HIout\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1648756828417 "|datapath|control_unit:Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LOout control_unit.vhd(392) " "VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable \"LOout\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1648756828417 "|datapath|control_unit:Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Zhighout control_unit.vhd(392) " "VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable \"Zhighout\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1648756828417 "|datapath|control_unit:Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Zlowout control_unit.vhd(392) " "VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable \"Zlowout\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1648756828417 "|datapath|control_unit:Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PCout control_unit.vhd(392) " "VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable \"PCout\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1648756828417 "|datapath|control_unit:Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MDRout control_unit.vhd(392) " "VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable \"MDRout\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1648756828417 "|datapath|control_unit:Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Inportout control_unit.vhd(392) " "VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable \"Inportout\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1648756828417 "|datapath|control_unit:Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Cout control_unit.vhd(392) " "VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable \"Cout\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1648756828417 "|datapath|control_unit:Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HIin control_unit.vhd(392) " "VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable \"HIin\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1648756828417 "|datapath|control_unit:Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LOin control_unit.vhd(392) " "VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable \"LOin\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1648756828417 "|datapath|control_unit:Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PCin control_unit.vhd(392) " "VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable \"PCin\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1648756828417 "|datapath|control_unit:Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IRin control_unit.vhd(392) " "VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable \"IRin\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1648756828417 "|datapath|control_unit:Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MDRin control_unit.vhd(392) " "VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable \"MDRin\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1648756828417 "|datapath|control_unit:Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MARin control_unit.vhd(392) " "VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable \"MARin\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1648756828417 "|datapath|control_unit:Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Yin control_unit.vhd(392) " "VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable \"Yin\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1648756828417 "|datapath|control_unit:Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Zin control_unit.vhd(392) " "VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable \"Zin\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1648756828418 "|datapath|control_unit:Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "In_in control_unit.vhd(392) " "VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable \"In_in\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1648756828418 "|datapath|control_unit:Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Out_in control_unit.vhd(392) " "VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable \"Out_in\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1648756828418 "|datapath|control_unit:Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CONin control_unit.vhd(392) " "VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable \"CONin\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1648756828418 "|datapath|control_unit:Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clear control_unit.vhd(392) " "VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable \"clear\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1648756828418 "|datapath|control_unit:Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "run control_unit.vhd(392) " "VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable \"run\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1648756828418 "|datapath|control_unit:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "run control_unit.vhd(392) " "Inferred latch for \"run\" at control_unit.vhd(392)" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648756828418 "|datapath|control_unit:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clear control_unit.vhd(392) " "Inferred latch for \"clear\" at control_unit.vhd(392)" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648756828418 "|datapath|control_unit:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CONin control_unit.vhd(392) " "Inferred latch for \"CONin\" at control_unit.vhd(392)" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648756828418 "|datapath|control_unit:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_in control_unit.vhd(392) " "Inferred latch for \"Out_in\" at control_unit.vhd(392)" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648756828418 "|datapath|control_unit:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "In_in control_unit.vhd(392) " "Inferred latch for \"In_in\" at control_unit.vhd(392)" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648756828418 "|datapath|control_unit:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zin control_unit.vhd(392) " "Inferred latch for \"Zin\" at control_unit.vhd(392)" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648756828418 "|datapath|control_unit:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yin control_unit.vhd(392) " "Inferred latch for \"Yin\" at control_unit.vhd(392)" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648756828418 "|datapath|control_unit:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARin control_unit.vhd(392) " "Inferred latch for \"MARin\" at control_unit.vhd(392)" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648756828418 "|datapath|control_unit:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRin control_unit.vhd(392) " "Inferred latch for \"MDRin\" at control_unit.vhd(392)" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648756828418 "|datapath|control_unit:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRin control_unit.vhd(392) " "Inferred latch for \"IRin\" at control_unit.vhd(392)" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648756828418 "|datapath|control_unit:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCin control_unit.vhd(392) " "Inferred latch for \"PCin\" at control_unit.vhd(392)" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648756828418 "|datapath|control_unit:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LOin control_unit.vhd(392) " "Inferred latch for \"LOin\" at control_unit.vhd(392)" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648756828418 "|datapath|control_unit:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HIin control_unit.vhd(392) " "Inferred latch for \"HIin\" at control_unit.vhd(392)" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648756828418 "|datapath|control_unit:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cout control_unit.vhd(392) " "Inferred latch for \"Cout\" at control_unit.vhd(392)" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648756828418 "|datapath|control_unit:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Inportout control_unit.vhd(392) " "Inferred latch for \"Inportout\" at control_unit.vhd(392)" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648756828418 "|datapath|control_unit:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRout control_unit.vhd(392) " "Inferred latch for \"MDRout\" at control_unit.vhd(392)" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648756828418 "|datapath|control_unit:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCout control_unit.vhd(392) " "Inferred latch for \"PCout\" at control_unit.vhd(392)" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648756828418 "|datapath|control_unit:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zlowout control_unit.vhd(392) " "Inferred latch for \"Zlowout\" at control_unit.vhd(392)" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648756828418 "|datapath|control_unit:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zhighout control_unit.vhd(392) " "Inferred latch for \"Zhighout\" at control_unit.vhd(392)" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648756828418 "|datapath|control_unit:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LOout control_unit.vhd(392) " "Inferred latch for \"LOout\" at control_unit.vhd(392)" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648756828418 "|datapath|control_unit:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HIout control_unit.vhd(392) " "Inferred latch for \"HIout\" at control_unit.vhd(392)" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648756828418 "|datapath|control_unit:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP_code\[0\] control_unit.vhd(392) " "Inferred latch for \"OP_code\[0\]\" at control_unit.vhd(392)" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648756828418 "|datapath|control_unit:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP_code\[1\] control_unit.vhd(392) " "Inferred latch for \"OP_code\[1\]\" at control_unit.vhd(392)" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648756828418 "|datapath|control_unit:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP_code\[2\] control_unit.vhd(392) " "Inferred latch for \"OP_code\[2\]\" at control_unit.vhd(392)" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648756828418 "|datapath|control_unit:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP_code\[3\] control_unit.vhd(392) " "Inferred latch for \"OP_code\[3\]\" at control_unit.vhd(392)" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648756828418 "|datapath|control_unit:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP_code\[4\] control_unit.vhd(392) " "Inferred latch for \"OP_code\[4\]\" at control_unit.vhd(392)" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648756828419 "|datapath|control_unit:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDR_write control_unit.vhd(392) " "Inferred latch for \"MDR_write\" at control_unit.vhd(392)" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648756828419 "|datapath|control_unit:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDR_read control_unit.vhd(392) " "Inferred latch for \"MDR_read\" at control_unit.vhd(392)" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648756828419 "|datapath|control_unit:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IncPC control_unit.vhd(392) " "Inferred latch for \"IncPC\" at control_unit.vhd(392)" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648756828419 "|datapath|control_unit:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rout control_unit.vhd(392) " "Inferred latch for \"Rout\" at control_unit.vhd(392)" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648756828419 "|datapath|control_unit:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rin control_unit.vhd(392) " "Inferred latch for \"Rin\" at control_unit.vhd(392)" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648756828419 "|datapath|control_unit:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BAout control_unit.vhd(392) " "Inferred latch for \"BAout\" at control_unit.vhd(392)" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648756828419 "|datapath|control_unit:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Grc control_unit.vhd(392) " "Inferred latch for \"Grc\" at control_unit.vhd(392)" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648756828419 "|datapath|control_unit:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Grb control_unit.vhd(392) " "Inferred latch for \"Grb\" at control_unit.vhd(392)" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648756828419 "|datapath|control_unit:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gra control_unit.vhd(392) " "Inferred latch for \"Gra\" at control_unit.vhd(392)" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648756828419 "|datapath|control_unit:Control"}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "present_state " "Can't recognize finite state machine \"present_state\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "Quartus II" 0 -1 1648756828419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "P1_bus datapath:DE0_map\|P1_bus:datapathBus " "Elaborating entity \"P1_bus\" for hierarchy \"datapath:DE0_map\|P1_bus:datapathBus\"" {  } { { "datapath.vhd" "datapathBus" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/datapath.vhd" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder32to5 datapath:DE0_map\|P1_bus:datapathBus\|encoder32to5:Bus_encoder " "Elaborating entity \"encoder32to5\" for hierarchy \"datapath:DE0_map\|P1_bus:datapathBus\|encoder32to5:Bus_encoder\"" {  } { { "P1_bus.vhd" "Bus_encoder" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/P1_bus.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32to1 datapath:DE0_map\|P1_bus:datapathBus\|mux32to1:Bus_Mux " "Elaborating entity \"mux32to1\" for hierarchy \"datapath:DE0_map\|P1_bus:datapathBus\|mux32to1:Bus_Mux\"" {  } { { "P1_bus.vhd" "Bus_Mux" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/P1_bus.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648756828424 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DE0_map\|control_unit:Control\|Gra " "Latch datapath:DE0_map\|control_unit:Control\|Gra has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DE0_map\|control_unit:Control\|present_state.in3 " "Ports D and ENA on the latch are fed by the same signal datapath:DE0_map\|control_unit:Control\|present_state.in3" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 74 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1648756838846 ""}  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1648756838846 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DE0_map\|control_unit:Control\|Inportout " "Latch datapath:DE0_map\|control_unit:Control\|Inportout has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DE0_map\|control_unit:Control\|present_state.in3 " "Ports D and ENA on the latch are fed by the same signal datapath:DE0_map\|control_unit:Control\|present_state.in3" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 74 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1648756838846 ""}  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1648756838846 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DE0_map\|control_unit:Control\|PCin " "Latch datapath:DE0_map\|control_unit:Control\|PCin has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DE0_map\|conff_logic:conff\|Q " "Ports D and ENA on the latch are fed by the same signal datapath:DE0_map\|conff_logic:conff\|Q" {  } { { "conff_logic.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/conff_logic.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1648756838846 ""}  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 392 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1648756838846 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "datapath:DE0_map\|control_unit:Control\|present_state.reset_state0 datapath:DE0_map\|control_unit:Control\|present_state.reset_state0~_emulated datapath:DE0_map\|control_unit:Control\|present_state.reset_state0~1 " "Register \"datapath:DE0_map\|control_unit:Control\|present_state.reset_state0\" is converted into an equivalent circuit using register \"datapath:DE0_map\|control_unit:Control\|present_state.reset_state0~_emulated\" and latch \"datapath:DE0_map\|control_unit:Control\|present_state.reset_state0~1\"" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 74 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1648756838857 "|DE0_interface|datapath:DE0_map|control_unit:Control|present_state.reset_state0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "datapath:DE0_map\|control_unit:Control\|present_state.halt datapath:DE0_map\|control_unit:Control\|present_state.halt~_emulated datapath:DE0_map\|control_unit:Control\|present_state.halt~1 " "Register \"datapath:DE0_map\|control_unit:Control\|present_state.halt\" is converted into an equivalent circuit using register \"datapath:DE0_map\|control_unit:Control\|present_state.halt~_emulated\" and latch \"datapath:DE0_map\|control_unit:Control\|present_state.halt~1\"" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 74 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1648756838857 "|DE0_interface|datapath:DE0_map|control_unit:Control|present_state.halt"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1648756838857 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seven_segment_out\[7\] VCC " "Pin \"seven_segment_out\[7\]\" is stuck at VCC" {  } { { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1648756841374 "|DE0_interface|seven_segment_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_segment_out\[15\] VCC " "Pin \"seven_segment_out\[15\]\" is stuck at VCC" {  } { { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1648756841374 "|DE0_interface|seven_segment_out[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_segment_out\[23\] VCC " "Pin \"seven_segment_out\[23\]\" is stuck at VCC" {  } { { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1648756841374 "|DE0_interface|seven_segment_out[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_segment_out\[31\] VCC " "Pin \"seven_segment_out\[31\]\" is stuck at VCC" {  } { { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1648756841374 "|DE0_interface|seven_segment_out[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1648756841374 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1648756841652 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1648756844634 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648756844634 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7173 " "Implemented 7173 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1648756845072 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1648756845072 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7041 " "Implemented 7041 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1648756845072 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1648756845072 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1648756845072 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 74 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 74 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4795 " "Peak virtual memory: 4795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1648756845098 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 31 16:00:45 2022 " "Processing ended: Thu Mar 31 16:00:45 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1648756845098 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1648756845098 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1648756845098 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1648756845098 ""}
