
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.111809                       # Number of seconds simulated
sim_ticks                                111809382255                       # Number of ticks simulated
final_tick                               636636975792                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 149970                       # Simulator instruction rate (inst/s)
host_op_rate                                   191525                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1938526                       # Simulator tick rate (ticks/s)
host_mem_usage                               67379804                       # Number of bytes of host memory used
host_seconds                                 57677.52                       # Real time elapsed on the host
sim_insts                                  8649879713                       # Number of instructions simulated
sim_ops                                   11046709959                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3100032                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1949440                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       846720                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1132928                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      1952768                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      3682688                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      1808640                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      1133312                       # Number of bytes read from this memory
system.physmem.bytes_read::total             15644800                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           38272                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      4620800                       # Number of bytes written to this memory
system.physmem.bytes_written::total           4620800                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        24219                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        15230                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         6615                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         8851                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data        15256                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data        28771                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data        14130                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         8854                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                122225                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           36100                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                36100                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        43503                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     27726045                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        37779                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     17435388                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        40068                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      7572889                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        45792                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     10132674                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        38923                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     17465153                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        46937                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     32937200                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        44647                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     16176102                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        44647                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     10136108                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               139923857                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        43503                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        37779                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        40068                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        45792                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        38923                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        46937                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        44647                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        44647                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             342297                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          41327480                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               41327480                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          41327480                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        43503                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     27726045                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        37779                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     17435388                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        40068                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      7572889                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        45792                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     10132674                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        38923                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     17465153                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        46937                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     32937200                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        44647                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     16176102                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        44647                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     10136108                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              181251337                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  52                       # Number of system calls
system.switch_cpus0.numCycles               268128016                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        20720283                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     16943570                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2025978                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8642897                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8184059                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2134481                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        90140                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    201289451                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             117555411                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           20720283                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10318540                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24638572                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5871912                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5505082                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           17                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         12376325                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2040291                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    235234769                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.610704                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.959490                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       210596197     89.53%     89.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1330818      0.57%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2109127      0.90%     90.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3361688      1.43%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1393682      0.59%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1561906      0.66%     93.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1659769      0.71%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1090739      0.46%     94.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12130843      5.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    235234769                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.077278                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.438430                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       199436220                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7373251                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24562346                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        61768                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3801181                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3399019                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          470                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     143569965                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         3012                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3801181                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       199730859                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1891022                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      4611102                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24333209                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       867391                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     143489776                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        27490                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        245262                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       324470                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        43029                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    199212167                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    667488798                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    667488798                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170241819                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        28970325                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        36538                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        20075                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2610710                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13679027                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7351968                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       221901                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1671815                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         143312872                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        36640                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        135730491                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       169249                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     17979311                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     40029097                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         3435                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    235234769                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.577000                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.269290                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    177989614     75.66%     75.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22986763      9.77%     85.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12564269      5.34%     90.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8561915      3.64%     94.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8004592      3.40%     97.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2303206      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1794654      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       610925      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       418831      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    235234769                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          31670     12.62%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         96472     38.45%     51.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       122748     48.93%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113707453     83.77%     83.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2143250      1.58%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16461      0.01%     85.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12547825      9.24%     94.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7315502      5.39%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     135730491                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.506215                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             250890                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001848                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    507115889                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    161330324                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133553872                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     135981381                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       409346                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2442629                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          383                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1539                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       208951                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads         8484                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3801181                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1214188                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       122528                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    143349654                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         9150                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13679027                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7351968                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        20058                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         90399                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           30                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1539                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1186309                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1152448                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2338757                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    133800778                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     11799900                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1929712                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                  142                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19113508                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18833914                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7313608                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.499018                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133554841                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133553872                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         78079150                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        203979656                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.498097                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.382779                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122574596                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     20775380                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33205                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2068784                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    231433588                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.529632                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.382786                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    181674455     78.50%     78.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24096300     10.41%     88.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9382878      4.05%     92.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      5054912      2.18%     95.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3784793      1.64%     96.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2113692      0.91%     97.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1303400      0.56%     98.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1165492      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2857666      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    231433588                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122574596                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18379415                       # Number of memory references committed
system.switch_cpus0.commit.loads             11236398                       # Number of loads committed
system.switch_cpus0.commit.membars              16566                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17595165                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110448789                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2490081                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2857666                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           371925222                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          290501350                       # The number of ROB writes
system.switch_cpus0.timesIdled                3251455                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               32893247                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122574596                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.681280                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.681280                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.372956                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.372956                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       603384271                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      185128524                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      133908959                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33174                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  26                       # Number of system calls
system.switch_cpus1.numCycles               268128016                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        19651621                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17548050                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1567298                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13161044                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12834229                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1180262                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        47519                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    207743771                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             111599659                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           19651621                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     14014491                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             24888927                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5130918                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5048088                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           25                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         12569200                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1538361                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    241235640                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.518331                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.757810                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       216346713     89.68%     89.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3794508      1.57%     91.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1915263      0.79%     92.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3756189      1.56%     93.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1205449      0.50%     94.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3478628      1.44%     95.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          548390      0.23%     95.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          882890      0.37%     96.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         9307610      3.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    241235640                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.073292                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.416218                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       205721112                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7118611                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         24839548                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        19928                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3536437                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      1854919                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        18393                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     124841563                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        34752                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3536437                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       205951718                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        4496959                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1902207                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         24617594                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       730721                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     124665776                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          170                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         96935                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       560308                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    163392696                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    565003655                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    565003655                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    132598033                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        30794658                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        16740                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         8471                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          1675599                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     22489049                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      3651148                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        24219                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       828803                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         124026551                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        16799                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        116166757                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        75375                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     22301310                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     45699982                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          120                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    241235640                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.481549                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.094433                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    190305399     78.89%     78.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16013150      6.64%     85.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     17080246      7.08%     92.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9881854      4.10%     96.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      5099283      2.11%     98.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      1277342      0.53%     99.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1514026      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        35165      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        29175      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    241235640                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         194571     57.34%     57.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         79190     23.34%     80.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        65592     19.33%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     91096247     78.42%     78.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       910973      0.78%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         8270      0.01%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     20531304     17.67%     96.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      3619963      3.12%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     116166757                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.433251                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             339353                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002921                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    473983879                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    146344964                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    113222704                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     116506110                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        91747                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      4568663                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          111                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          311                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        83503                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3536437                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        3646253                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        89728                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    124043432                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        15914                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     22489049                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      3651148                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         8468                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         41515                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents         1925                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          311                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1059096                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       601671                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1660767                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    114695699                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     20237691                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1471055                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   82                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            23857461                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17437355                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           3619770                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.427765                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             113248661                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            113222704                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         68520753                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        149236970                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.422271                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.459141                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     90231205                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    101584244                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22463645                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        16679                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1557455                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    237699203                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.427365                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.297002                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    199877309     84.09%     84.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     14859201      6.25%     90.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9547578      4.02%     94.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3005105      1.26%     95.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4987880      2.10%     97.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       972199      0.41%     98.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       616574      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       564243      0.24%     98.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3269114      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    237699203                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     90231205                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     101584244                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              21488031                       # Number of memory references committed
system.switch_cpus1.commit.loads             17920386                       # Number of loads committed
system.switch_cpus1.commit.membars               8322                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15586327                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         88775226                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1269953                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3269114                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           358477640                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          251635028                       # The number of ROB writes
system.switch_cpus1.timesIdled                4631355                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               26892376                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           90231205                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            101584244                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     90231205                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.971566                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.971566                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.336523                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.336523                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       533139113                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      147530351                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      132592938                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         16662                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  58                       # Number of system calls
system.switch_cpus2.numCycles               268128016                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        24054823                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     20027710                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2184616                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9136170                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8792456                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2587474                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect       101253                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    209225375                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             131955712                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           24054823                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11379930                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             27502240                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6083212                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles      10228450                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles          989                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           56                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines         12992362                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      2088222                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    250835926                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.646537                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.018516                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       223333686     89.04%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1686646      0.67%     89.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2118481      0.84%     90.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3381314      1.35%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1427351      0.57%     92.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1827194      0.73%     93.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         2126641      0.85%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          974965      0.39%     94.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13959648      5.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    250835926                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.089714                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.492137                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       207994798                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles     11578762                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         27371099                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        13015                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3878251                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3662028                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          565                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     161301056                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2304                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3878251                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       208205958                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         671120                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles     10318857                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27172924                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       588808                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     160305976                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          147                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         84773                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       410670                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    223875798                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    745453498                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    745453498                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    187367164                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        36508630                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        38845                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        20263                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2069734                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15011351                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7850770                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        88338                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1776837                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         156510621                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        38985                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        150167799                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       150541                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     18946703                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     38567986                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         1505                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    250835926                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.598669                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.320568                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    187213085     74.64%     74.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     29012293     11.57%     86.20% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11865472      4.73%     90.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      6648925      2.65%     93.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      9010330      3.59%     97.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2776333      1.11%     98.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2727262      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      1466578      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       115648      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    250835926                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        1033577     78.96%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        141524     10.81%     89.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       133849     10.23%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    126511119     84.25%     84.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2052359      1.37%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        18582      0.01%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13758450      9.16%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7827289      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     150167799                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.560060                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1308950                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008717                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    552631015                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    175497036                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    146260810                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     151476749                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       112002                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2833414                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           43                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          728                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       112229                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3878251                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         509895                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        64259                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    156549614                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       122451                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15011351                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7850770                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        20262                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         56173                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           62                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          728                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1293660                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1229579                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2523239                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    147553271                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13534638                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2614528                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    8                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21361249                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20867760                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7826611                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.550309                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             146261185                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            146260810                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         87626634                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        235409436                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.545489                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.372231                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    109006088                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    134321003                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     22229262                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        37480                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2203313                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    246957675                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.543903                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.364048                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    190110551     76.98%     76.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     28809961     11.67%     88.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10457928      4.23%     92.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5212788      2.11%     94.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4766671      1.93%     96.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2000314      0.81%     97.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1981854      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       943420      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2674188      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    246957675                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    109006088                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     134321003                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19916478                       # Number of memory references committed
system.switch_cpus2.commit.loads             12177937                       # Number of loads committed
system.switch_cpus2.commit.membars              18698                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          19469560                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        120932641                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2773736                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2674188                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           400832998                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          316978797                       # The number of ROB writes
system.switch_cpus2.timesIdled                3172043                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               17292090                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          109006088                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            134321003                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    109006088                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.459753                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.459753                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.406545                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.406545                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       663916233                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      204365106                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      149177803                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         37448                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  56                       # Number of system calls
system.switch_cpus3.numCycles               268128016                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        21749662                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     17795207                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2128906                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9150355                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8573051                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2250798                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        97294                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    209700759                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             121564024                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           21749662                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10823849                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             25392977                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5787714                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5686445                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12827525                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      2130140                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    244411339                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.610887                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.951809                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       219018362     89.61%     89.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1189687      0.49%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1883727      0.77%     90.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2548704      1.04%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2621864      1.07%     92.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2218025      0.91%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1238141      0.51%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1844561      0.75%     95.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        11848268      4.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    244411339                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081117                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.453381                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       207549144                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      7856363                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         25346307                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        28743                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3630779                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3580581                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          381                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     149192364                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1978                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3630779                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       208118991                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1537659                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      5004165                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         24811889                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1307853                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     149134893                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          181                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        191600                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       562798                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    208119676                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    693766082                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    693766082                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    180714122                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        27405516                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        37424                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        19660                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          3888057                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13973481                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7568286                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        88569                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1768527                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         148952553                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        37556                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        141584937                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        19457                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     16256726                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     38761222                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         1728                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    244411339                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.579290                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.270561                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    184491552     75.48%     75.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     24644652     10.08%     85.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12487851      5.11%     90.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      9409848      3.85%     94.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7392619      3.02%     97.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2986855      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1885782      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       981844      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       130336      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    244411339                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          26549     11.28%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         86206     36.62%     47.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       122652     52.10%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    119081310     84.11%     84.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2108313      1.49%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17762      0.01%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12833669      9.06%     94.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7543883      5.33%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     141584937                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.528050                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             235407                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001663                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    527836075                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    165247416                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    139451967                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     141820344                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       286463                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2233622                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          117                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          584                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        99793                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3630779                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        1223463                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       128246                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    148990256                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        52789                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13973481                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7568286                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        19662                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents        108252                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          584                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1240998                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1191305                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2432303                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    139621542                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12075247                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1963393                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                  147                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19618836                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        19848813                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7543589                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.520727                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             139452214                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            139451967                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         80049787                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        215689255                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.520095                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.371135                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    105344621                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    129625378                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     19364879                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        35828                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2155789                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    240780560                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.538355                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.387064                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    187614404     77.92%     77.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     26343994     10.94%     88.86% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9962286      4.14%     93.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4743858      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3997414      1.66%     96.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2296013      0.95%     97.58% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      2009471      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       906269      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2906851      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    240780560                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    105344621                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     129625378                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              19208352                       # Number of memory references committed
system.switch_cpus3.commit.loads             11739859                       # Number of loads committed
system.switch_cpus3.commit.membars              17874                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18692207                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        116790883                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2669274                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2906851                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           386863238                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          301611379                       # The number of ROB writes
system.switch_cpus3.timesIdled                3178366                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               23716677                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          105344621                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            129625378                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    105344621                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.545246                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.545246                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.392889                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.392889                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       628423785                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      194262627                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      138300166                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         35796                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  26                       # Number of system calls
system.switch_cpus4.numCycles               268126876                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        19678439                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     17571998                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      1570640                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups     13176940                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits        12850904                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         1182499                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        47585                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    208026229                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             111755850                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           19678439                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches     14033403                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             24924553                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        5141443                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       4941735                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.MiscStallCycles            7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus4.fetch.PendingTrapStallCycles           45                       # Number of stall cycles due to pending traps
system.switch_cpus4.fetch.CacheLines         12587820                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      1541730                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    241454556                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.518616                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.758252                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       216530003     89.68%     89.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         3798204      1.57%     91.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         1919796      0.80%     92.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         3761040      1.56%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         1207430      0.50%     94.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         3483671      1.44%     95.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          549123      0.23%     95.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          883806      0.37%     96.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         9321483      3.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    241454556                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.073392                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.416802                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       206000199                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      7015786                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         24874921                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        20084                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3543562                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      1857391                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred        18426                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     125022884                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts        34813                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3543562                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       206231373                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        4420145                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      1875094                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         24652400                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       731978                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     124845081                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          166                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         96892                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       561441                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands    163631471                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    565828868                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    565828868                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    132770527                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        30860848                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        16763                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         8479                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          1678851                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     22518042                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      3656796                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        24112                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       830299                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         124200360                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        16820                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        116326991                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        75583                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     22345878                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     45792494                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved          116                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    241454556                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.481776                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.094671                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    190454174     78.88%     78.88% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     16038362      6.64%     85.52% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     17101123      7.08%     92.60% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      9891901      4.10%     96.70% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      5108041      2.12%     98.82% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      1281048      0.53%     99.35% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      1515333      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        35314      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        29260      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    241454556                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu         195038     57.36%     57.36% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         79287     23.32%     80.68% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        65700     19.32%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     91224415     78.42%     78.42% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       912091      0.78%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         8283      0.01%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     20556627     17.67%     96.88% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      3625575      3.12%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     116326991                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.433851                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             340025                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002923                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    474524146                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    146563366                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    113373631                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     116667016                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        90494                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      4578291                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          127                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          317                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        83528                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3543562                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        3568716                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        89870                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    124217269                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts        16061                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     22518042                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      3656796                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         8476                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         41726                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents         1956                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          317                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1061616                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       602768                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      1664384                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    114850248                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     20260623                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      1476743                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   89                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            23885990                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        17458755                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           3625367                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.428343                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             113399531                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            113373631                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         68612316                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        149472815                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.422836                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.459029                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     90342954                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    101713893                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     22507816                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        16704                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      1560788                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    237910994                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.427529                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.297135                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    200036738     84.08%     84.08% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     14882880      6.26%     90.34% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      9559012      4.02%     94.35% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      3007733      1.26%     95.62% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      4995323      2.10%     97.72% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       974944      0.41%     98.13% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       617642      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       565850      0.24%     98.63% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      3270872      1.37%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    237910994                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     90342954                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     101713893                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              21512976                       # Number of memory references committed
system.switch_cpus4.commit.loads             17939727                       # Number of loads committed
system.switch_cpus4.commit.membars               8334                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          15605873                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         88889721                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      1271957                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      3270872                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           358861493                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          251989866                       # The number of ROB writes
system.switch_cpus4.timesIdled                4638259                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               26672320                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           90342954                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            101713893                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     90342954                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.967878                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.967878                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.336941                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.336941                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       533846244                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      147732535                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      132771994                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         16688                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  26                       # Number of system calls
system.switch_cpus5.numCycles               268128016                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        19919483                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     17973595                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      1047272                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      8015626                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         7142592                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         1102444                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        46429                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    211428375                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             125239515                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           19919483                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      8245036                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             24785520                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        3276407                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles      13581909                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines         12135055                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      1052333                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    251998627                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.583075                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.900640                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       227213107     90.16%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          890993      0.35%     90.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         1809568      0.72%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          764802      0.30%     91.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         4125281      1.64%     93.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         3672636      1.46%     94.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          717504      0.28%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7         1477646      0.59%     95.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        11327090      4.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    251998627                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.074291                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.467089                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       210033916                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles     14989293                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         24694922                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        78184                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       2202309                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      1748718                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          514                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     146865256                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         2827                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       2202309                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       210257394                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles       13150686                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      1104166                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         24568306                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       715763                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     146786976                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          289                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents        327946                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       248959                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents         9396                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands    172312827                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    691381137                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    691381137                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    152995821                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        19317006                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        17047                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         8606                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          1737801                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     34661441                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores     17533810                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads       160704                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       850654                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         146505745                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        17099                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        140943880                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        77692                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     11173922                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     26645470                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           89                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    251998627                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.559304                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.354504                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    201711846     80.04%     80.04% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     15175571      6.02%     86.07% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     12385275      4.91%     90.98% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      5352196      2.12%     93.11% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      6733515      2.67%     95.78% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      6489222      2.58%     98.35% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      3677679      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       291657      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       181666      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    251998627                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu         356881     11.18%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead       2755310     86.31%     97.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        80037      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     88409304     62.73%     62.73% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      1229206      0.87%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         8440      0.01%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     33804279     23.98%     87.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite     17492651     12.41%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     140943880                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.525659                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt            3192228                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.022649                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    537156307                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    157700427                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    139744160                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     144136108                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       254571                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      1335701                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          553                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation         3669                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores       108885                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads        12441                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       2202309                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles       12685562                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles       209003                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    146522942                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         1368                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     34661441                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts     17533810                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         8607                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents        139066                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents          115                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents         3669                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       614206                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       613237                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      1227443                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    139958509                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     33690804                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       985371                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   98                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            51181510                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        18341827                       # Number of branches executed
system.switch_cpus5.iew.exec_stores          17490706                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.521984                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             139747916                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            139744160                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         75484234                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        148777646                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.521184                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.507363                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts    113560066                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    133451925                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     13086644                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        17010                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      1070452                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    249796318                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.534243                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.356389                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    201340364     80.60%     80.60% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     17727331      7.10%     87.70% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      8303403      3.32%     91.02% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      8191134      3.28%     94.30% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      2239289      0.90%     95.20% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      9476081      3.79%     98.99% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       711517      0.28%     99.28% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       519869      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      1287330      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    249796318                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts    113560066                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     133451925                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              50750665                       # Number of memory references committed
system.switch_cpus5.commit.loads             33325740                       # Number of loads committed
system.switch_cpus5.commit.membars               8492                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          17623151                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        118670764                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      1292649                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      1287330                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           395047219                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          295279657                       # The number of ROB writes
system.switch_cpus5.timesIdled                4604171                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               16129389                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts          113560066                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            133451925                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total    113560066                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.361112                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.361112                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.423529                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.423529                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       691963711                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      162264470                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      174920825                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         16984                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  53                       # Number of system calls
system.switch_cpus6.numCycles               268128016                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        21096931                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     17296519                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      2067778                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      8712183                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         8246883                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         2167671                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        92266                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    201681462                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             120000951                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           21096931                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches     10414554                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             26401666                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        5862013                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles      10990143                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus6.fetch.CacheLines         12426178                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      2055125                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    242833872                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.604380                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.950365                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       216432206     89.13%     89.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         2861344      1.18%     90.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         3302824      1.36%     91.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         1820399      0.75%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         2110551      0.87%     93.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         1148840      0.47%     93.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          783402      0.32%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7         2045420      0.84%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        12328886      5.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    242833872                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.078682                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.447551                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       200049901                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles     12652294                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         26194078                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles       196405                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       3741192                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      3427669                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred        19404                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     146530665                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts        97068                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       3741192                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       200358013                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        3724079                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      8057849                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         26093998                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       858739                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     146444465                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          210                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents        221752                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       400030                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands    203518568                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    681949343                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    681949343                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    173885797                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        29632766                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        38594                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts        21641                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          2311901                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     13984549                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      7619895                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads       200509                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores      1688954                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         146222547                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        38673                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        138223470                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued       189569                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     18219854                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     42129124                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved         4519                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    242833872                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.569210                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.260045                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    184596613     76.02%     76.02% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     23421854      9.65%     85.66% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     12583710      5.18%     90.84% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      8711330      3.59%     94.43% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      7616816      3.14%     97.57% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      3906593      1.61%     99.18% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       933083      0.38%     99.56% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       609505      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       454368      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    242833872                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          34440     11.55%     11.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead        129536     43.43%     54.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite       134254     45.02%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu    115699184     83.70%     83.70% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      2163391      1.57%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc        16934      0.01%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     12777911      9.24%     94.53% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      7566050      5.47%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     138223470                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.515513                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             298230                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002158                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    519768611                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    164482384                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    135936070                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     138521700                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       349369                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      2462850                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          903                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation         1312                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores       165216                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads         8466                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked         1271                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       3741192                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        3229760                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles       141936                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    146261344                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts        61069                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     13984549                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      7619895                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts        21612                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         98665                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents         1312                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      1197645                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect      1161910                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      2359555                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    136191168                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     11999627                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      2032302                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                  124                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            19563763                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        19053607                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           7564136                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.507933                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             135937547                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            135936070                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         80805205                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        211680294                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.506982                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.381732                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts    102110146                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    125276823                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     20985423                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        34154                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      2079928                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    239092680                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.523968                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.342303                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    187921125     78.60%     78.60% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     23729896      9.92%     88.52% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      9942794      4.16%     92.68% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      5973887      2.50%     95.18% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      4138863      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      2671496      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6      1387556      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7      1115094      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      2211969      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    239092680                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts    102110146                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     125276823                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              18976375                       # Number of memory references committed
system.switch_cpus6.commit.loads             11521696                       # Number of loads committed
system.switch_cpus6.commit.membars              17040                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          17929262                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        112942122                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      2548799                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      2211969                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           383142268                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          296265761                       # The number of ROB writes
system.switch_cpus6.timesIdled                3091329                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               25294144                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts          102110146                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            125276823                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total    102110146                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.625870                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.625870                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.380826                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.380826                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       614348457                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      188674649                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      136724296                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         34122                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  56                       # Number of system calls
system.switch_cpus7.numCycles               268128016                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        21757673                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     17803736                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      2133210                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      9154315                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         8578100                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         2250233                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        97309                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    209821586                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             121609908                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           21757673                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches     10828333                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             25402966                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        5800077                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       5678270                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines         12837191                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      2134298                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    244542026                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.610785                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.951674                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       219139060     89.61%     89.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         1190595      0.49%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         1886124      0.77%     90.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         2547975      1.04%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         2624611      1.07%     92.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         2216970      0.91%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6         1238487      0.51%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7         1843912      0.75%     95.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        11854292      4.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    244542026                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.081147                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.453552                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       207666857                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      7851400                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         25356212                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        28726                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       3638828                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      3579859                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          377                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     149246626                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1963                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       3638828                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       208238375                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        1539986                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      4994026                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         24820220                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles      1310588                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     149189330                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          177                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        191815                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       563920                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands    208189704                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    694011911                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    694011911                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    180740098                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        27449592                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        37441                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        19673                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          3895738                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     13979457                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      7569134                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        88241                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      1772113                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         149007229                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        37578                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        141623649                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        19468                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     16286717                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     38824898                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         1741                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    244542026                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.579138                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.270393                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    184603387     75.49%     75.49% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     24651857     10.08%     85.57% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     12494906      5.11%     90.68% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      9412110      3.85%     94.53% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      7395199      3.02%     97.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      2985280      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      1886705      0.77%     99.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       982432      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       130150      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    244542026                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          26390     11.20%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         86192     36.59%     47.80% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       122955     52.20%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    119118052     84.11%     84.11% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      2108638      1.49%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc        17765      0.01%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     12834595      9.06%     94.67% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      7544599      5.33%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     141623649                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.528194                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             235537                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001663                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    528044327                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    165332105                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    139489763                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     141859186                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       286733                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      2237912                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          115                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          584                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        99563                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       3638828                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        1226163                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       127984                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    149044955                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts        54599                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     13979457                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      7569134                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        19676                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents        107876                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          584                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1244465                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      1193687                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      2438152                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    139658880                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     12077364                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      1964767                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                  148                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            19621671                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        19853041                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           7544307                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.520866                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             139490011                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            139489763                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         80071408                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        215754269                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.520236                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.371123                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts    105359792                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    129643975                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     19400987                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        35837                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      2160104                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    240903198                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.538158                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.386794                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    187727670     77.93%     77.93% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     26348122     10.94%     88.86% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      9965306      4.14%     93.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      4744970      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      3996627      1.66%     96.63% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      2296816      0.95%     97.58% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      2011617      0.84%     98.42% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       906519      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      2905551      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    240903198                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts    105359792                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     129643975                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              19211111                       # Number of memory references committed
system.switch_cpus7.commit.loads             11741540                       # Number of loads committed
system.switch_cpus7.commit.membars              17878                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          18694867                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        116807663                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      2669655                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      2905551                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           387041881                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          301728827                       # The number of ROB writes
system.switch_cpus7.timesIdled                3182164                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               23585990                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts          105359792                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            129643975                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total    105359792                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.544880                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.544880                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.392946                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.392946                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       628592980                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      194314709                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      138348990                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         35806                       # number of misc regfile writes
system.l20.replacements                         24259                       # number of replacements
system.l20.tagsinuse                      4095.563318                       # Cycle average of tags in use
system.l20.total_refs                          384190                       # Total number of references to valid blocks.
system.l20.sampled_refs                         28355                       # Sample count of references to valid blocks.
system.l20.avg_refs                         13.549286                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           37.287726                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.846080                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  2653.170415                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          1395.259097                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.009103                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.002404                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.647747                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.340639                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999893                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data        48703                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  48704                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           14779                       # number of Writeback hits
system.l20.Writeback_hits::total                14779                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data          137                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                  137                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data        48840                       # number of demand (read+write) hits
system.l20.demand_hits::total                   48841                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data        48840                       # number of overall hits
system.l20.overall_hits::total                  48841                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           38                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        24218                       # number of ReadReq misses
system.l20.ReadReq_misses::total                24256                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data            1                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           38                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        24219                       # number of demand (read+write) misses
system.l20.demand_misses::total                 24257                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           38                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        24219                       # number of overall misses
system.l20.overall_misses::total                24257                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     32016393                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data  12594645005                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total    12626661398                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data       310371                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total       310371                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     32016393                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data  12594955376                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total     12626971769                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     32016393                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data  12594955376                       # number of overall miss cycles
system.l20.overall_miss_latency::total    12626971769                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           39                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        72921                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              72960                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        14779                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            14779                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data          138                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total              138                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           39                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        73059                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               73098                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           39                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        73059                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              73098                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.974359                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.332113                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.332456                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data     0.007246                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total        0.007246                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.974359                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.331499                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.331842                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.974359                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.331499                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.331842                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 842536.657895                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 520053.059914                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 520558.270036                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data       310371                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total       310371                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 842536.657895                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 520044.402164                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 520549.605021                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 842536.657895                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 520044.402164                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 520549.605021                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4416                       # number of writebacks
system.l20.writebacks::total                     4416                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           38                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        24218                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           24256                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data            1                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           38                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        24219                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            24257                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           38                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        24219                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           24257                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     29285640                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data  10855054534                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total  10884340174                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data       238571                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total       238571                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     29285640                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data  10855293105                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total  10884578745                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     29285640                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data  10855293105                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total  10884578745                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.332113                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.332456                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.007246                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total     0.007246                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.974359                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.331499                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.331842                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.974359                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.331499                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.331842                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 770674.736842                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 448222.583781                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 448727.744641                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data       238571                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total       238571                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 770674.736842                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 448213.927288                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 448719.080884                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 770674.736842                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 448213.927288                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 448719.080884                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         15263                       # number of replacements
system.l21.tagsinuse                      4095.813385                       # Cycle average of tags in use
system.l21.total_refs                          222273                       # Total number of references to valid blocks.
system.l21.sampled_refs                         19359                       # Sample count of references to valid blocks.
system.l21.avg_refs                         11.481636                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           52.281812                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     7.125443                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2968.202977                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1068.203154                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.012764                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001740                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.724659                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.260792                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999954                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data        41187                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  41188                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            7191                       # number of Writeback hits
system.l21.Writeback_hits::total                 7191                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           73                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   73                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data        41260                       # number of demand (read+write) hits
system.l21.demand_hits::total                   41261                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data        41260                       # number of overall hits
system.l21.overall_hits::total                  41261                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           33                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        15230                       # number of ReadReq misses
system.l21.ReadReq_misses::total                15263                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           33                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        15230                       # number of demand (read+write) misses
system.l21.demand_misses::total                 15263                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           33                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        15230                       # number of overall misses
system.l21.overall_misses::total                15263                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     27674489                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   6993881726                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     7021556215                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     27674489                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   6993881726                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      7021556215                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     27674489                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   6993881726                       # number of overall miss cycles
system.l21.overall_miss_latency::total     7021556215                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           34                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        56417                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              56451                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         7191                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             7191                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           73                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               73                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           34                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        56490                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               56524                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           34                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        56490                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              56524                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.970588                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.269954                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.270376                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.970588                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.269605                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.270027                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.970588                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.269605                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.270027                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 838620.878788                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 459217.447538                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 460037.752408                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 838620.878788                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 459217.447538                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 460037.752408                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 838620.878788                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 459217.447538                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 460037.752408                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2293                       # number of writebacks
system.l21.writebacks::total                     2293                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           33                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        15230                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           15263                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           33                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        15230                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            15263                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           33                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        15230                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           15263                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     25293303                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   5898436065                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   5923729368                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     25293303                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   5898436065                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   5923729368                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     25293303                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   5898436065                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   5923729368                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.970588                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.269954                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.270376                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.970588                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.269605                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.270027                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.970588                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.269605                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.270027                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 766463.727273                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 387290.614905                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 388110.421804                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 766463.727273                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 387290.614905                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 388110.421804                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 766463.727273                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 387290.614905                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 388110.421804                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          6650                       # number of replacements
system.l22.tagsinuse                      4095.198802                       # Cycle average of tags in use
system.l22.total_refs                          289889                       # Total number of references to valid blocks.
system.l22.sampled_refs                         10746                       # Sample count of references to valid blocks.
system.l22.avg_refs                         26.976456                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          121.084915                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    15.346744                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2288.002696                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1670.764446                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.029562                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.003747                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.558594                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.407901                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999804                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data        31634                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  31636                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           10049                       # number of Writeback hits
system.l22.Writeback_hits::total                10049                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data          219                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                  219                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data        31853                       # number of demand (read+write) hits
system.l22.demand_hits::total                   31855                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data        31853                       # number of overall hits
system.l22.overall_hits::total                  31855                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           35                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         6615                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 6650                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           35                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         6615                       # number of demand (read+write) misses
system.l22.demand_misses::total                  6650                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           35                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         6615                       # number of overall misses
system.l22.overall_misses::total                 6650                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     53478044                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   2982594569                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     3036072613                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     53478044                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   2982594569                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      3036072613                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     53478044                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   2982594569                       # number of overall miss cycles
system.l22.overall_miss_latency::total     3036072613                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           37                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        38249                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              38286                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        10049                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            10049                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data          219                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total              219                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           37                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        38468                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               38505                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           37                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        38468                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              38505                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.945946                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.172946                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.173693                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.945946                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.171961                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.172705                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.945946                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.171961                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.172705                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 1527944.114286                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 450883.532729                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 456552.272632                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 1527944.114286                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 450883.532729                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 456552.272632                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 1527944.114286                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 450883.532729                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 456552.272632                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3878                       # number of writebacks
system.l22.writebacks::total                     3878                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           35                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         6615                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            6650                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           35                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         6615                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             6650                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           35                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         6615                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            6650                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     50965044                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   2507461422                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   2558426466                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     50965044                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   2507461422                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   2558426466                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     50965044                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   2507461422                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   2558426466                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.945946                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.172946                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.173693                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.945946                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.171961                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.172705                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.945946                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.171961                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.172705                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 1456144.114286                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 379056.904308                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 384725.784361                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 1456144.114286                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 379056.904308                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 384725.784361                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 1456144.114286                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 379056.904308                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 384725.784361                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          8893                       # number of replacements
system.l23.tagsinuse                      4095.380346                       # Cycle average of tags in use
system.l23.total_refs                          304873                       # Total number of references to valid blocks.
system.l23.sampled_refs                         12986                       # Sample count of references to valid blocks.
system.l23.avg_refs                         23.477052                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           78.616107                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    11.612379                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2520.870894                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1484.280966                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.019193                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.002835                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.615447                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.362373                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999849                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data        34018                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  34020                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           10546                       # number of Writeback hits
system.l23.Writeback_hits::total                10546                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data          162                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                  162                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data        34180                       # number of demand (read+write) hits
system.l23.demand_hits::total                   34182                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data        34180                       # number of overall hits
system.l23.overall_hits::total                  34182                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           40                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         8852                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 8892                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           40                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         8852                       # number of demand (read+write) misses
system.l23.demand_misses::total                  8892                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           40                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         8852                       # number of overall misses
system.l23.overall_misses::total                 8892                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     31346995                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   4046748704                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     4078095699                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     31346995                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   4046748704                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      4078095699                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     31346995                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   4046748704                       # number of overall miss cycles
system.l23.overall_miss_latency::total     4078095699                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           42                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        42870                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              42912                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        10546                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            10546                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data          162                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total              162                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           42                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        43032                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               43074                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           42                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        43032                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              43074                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.952381                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.206485                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.207215                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.952381                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.205707                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.206435                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.952381                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.205707                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.206435                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 783674.875000                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 457156.428378                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 458625.247301                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 783674.875000                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 457156.428378                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 458625.247301                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 783674.875000                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 457156.428378                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 458625.247301                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                4673                       # number of writebacks
system.l23.writebacks::total                     4673                       # number of writebacks
system.l23.ReadReq_mshr_hits::switch_cpus3.data            1                       # number of ReadReq MSHR hits
system.l23.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l23.demand_mshr_hits::switch_cpus3.data            1                       # number of demand (read+write) MSHR hits
system.l23.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l23.overall_mshr_hits::switch_cpus3.data            1                       # number of overall MSHR hits
system.l23.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           40                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         8851                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            8891                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           40                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         8851                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             8891                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           40                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         8851                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            8891                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     28473399                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   3410682659                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   3439156058                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     28473399                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   3410682659                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   3439156058                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     28473399                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   3410682659                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   3439156058                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.952381                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.206461                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.207191                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.952381                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.205684                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.206412                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.952381                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.205684                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.206412                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 711834.975000                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 385344.329341                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 386813.188393                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 711834.975000                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 385344.329341                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 386813.188393                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 711834.975000                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 385344.329341                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 386813.188393                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                         15290                       # number of replacements
system.l24.tagsinuse                      4095.804296                       # Cycle average of tags in use
system.l24.total_refs                          222328                       # Total number of references to valid blocks.
system.l24.sampled_refs                         19386                       # Sample count of references to valid blocks.
system.l24.avg_refs                         11.468482                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           52.249247                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst     6.570202                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data  2969.911765                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          1067.073082                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.012756                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.001604                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.725076                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.260516                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999952                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data        41226                       # number of ReadReq hits
system.l24.ReadReq_hits::total                  41227                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks            7207                       # number of Writeback hits
system.l24.Writeback_hits::total                 7207                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data           74                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                   74                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data        41300                       # number of demand (read+write) hits
system.l24.demand_hits::total                   41301                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data        41300                       # number of overall hits
system.l24.overall_hits::total                  41301                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           34                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data        15257                       # number of ReadReq misses
system.l24.ReadReq_misses::total                15291                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           34                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data        15257                       # number of demand (read+write) misses
system.l24.demand_misses::total                 15291                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           34                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data        15257                       # number of overall misses
system.l24.overall_misses::total                15291                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     29508882                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data   6840084898                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total     6869593780                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     29508882                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data   6840084898                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total      6869593780                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     29508882                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data   6840084898                       # number of overall miss cycles
system.l24.overall_miss_latency::total     6869593780                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           35                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data        56483                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total              56518                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks         7207                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total             7207                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data           74                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total               74                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           35                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data        56557                       # number of demand (read+write) accesses
system.l24.demand_accesses::total               56592                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           35                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data        56557                       # number of overall (read+write) accesses
system.l24.overall_accesses::total              56592                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.971429                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.270117                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.270551                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.971429                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.269763                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.270197                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.971429                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.269763                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.270197                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 867908.294118                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 448324.369011                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 449257.326532                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 867908.294118                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 448324.369011                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 449257.326532                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 867908.294118                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 448324.369011                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 449257.326532                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                2298                       # number of writebacks
system.l24.writebacks::total                     2298                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           34                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data        15257                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total           15291                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           34                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data        15257                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total            15291                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           34                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data        15257                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total           15291                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     27065548                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data   5744117065                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total   5771182613                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     27065548                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data   5744117065                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total   5771182613                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     27065548                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data   5744117065                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total   5771182613                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.270117                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.270551                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.971429                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.269763                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.270197                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.971429                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.269763                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.270197                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 796045.529412                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 376490.598742                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 377423.491793                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 796045.529412                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 376490.598742                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 377423.491793                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 796045.529412                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 376490.598742                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 377423.491793                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                         28812                       # number of replacements
system.l25.tagsinuse                      4095.909340                       # Cycle average of tags in use
system.l25.total_refs                          391221                       # Total number of references to valid blocks.
system.l25.sampled_refs                         32908                       # Sample count of references to valid blocks.
system.l25.avg_refs                         11.888325                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           10.237827                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst     4.862772                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data  3339.510643                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data           741.298098                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.002499                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.001187                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.815310                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.180981                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999978                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data        53156                       # number of ReadReq hits
system.l25.ReadReq_hits::total                  53157                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks           21701                       # number of Writeback hits
system.l25.Writeback_hits::total                21701                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data           80                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                   80                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data        53236                       # number of demand (read+write) hits
system.l25.demand_hits::total                   53237                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data        53236                       # number of overall hits
system.l25.overall_hits::total                  53237                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           41                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data        28771                       # number of ReadReq misses
system.l25.ReadReq_misses::total                28812                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           41                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data        28771                       # number of demand (read+write) misses
system.l25.demand_misses::total                 28812                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           41                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data        28771                       # number of overall misses
system.l25.overall_misses::total                28812                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     48916637                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data  14829474322                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total    14878390959                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     48916637                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data  14829474322                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total     14878390959                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     48916637                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data  14829474322                       # number of overall miss cycles
system.l25.overall_miss_latency::total    14878390959                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           42                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data        81927                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total              81969                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks        21701                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total            21701                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data           80                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total               80                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           42                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data        82007                       # number of demand (read+write) accesses
system.l25.demand_accesses::total               82049                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           42                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data        82007                       # number of overall (read+write) accesses
system.l25.overall_accesses::total              82049                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.976190                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.351178                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.351499                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.976190                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.350836                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.351156                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.976190                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.350836                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.351156                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 1193088.707317                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 515431.313545                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 516395.632341                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 1193088.707317                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 515431.313545                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 516395.632341                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 1193088.707317                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 515431.313545                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 516395.632341                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                5259                       # number of writebacks
system.l25.writebacks::total                     5259                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           41                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data        28771                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total           28812                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           41                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data        28771                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total            28812                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           41                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data        28771                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total           28812                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     45972837                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data  12763001516                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total  12808974353                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     45972837                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data  12763001516                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total  12808974353                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     45972837                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data  12763001516                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total  12808974353                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.976190                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.351178                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.351499                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.976190                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.350836                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.351156                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.976190                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.350836                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.351156                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1121288.707317                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 443606.461923                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 444570.816084                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 1121288.707317                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 443606.461923                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 444570.816084                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 1121288.707317                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 443606.461923                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 444570.816084                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                         14173                       # number of replacements
system.l26.tagsinuse                      4095.471002                       # Cycle average of tags in use
system.l26.total_refs                          406449                       # Total number of references to valid blocks.
system.l26.sampled_refs                         18266                       # Sample count of references to valid blocks.
system.l26.avg_refs                         22.251670                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           83.146485                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst     8.328001                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data  2804.885966                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          1199.110550                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.020299                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.002033                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.684787                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.292752                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999871                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data        42645                       # number of ReadReq hits
system.l26.ReadReq_hits::total                  42646                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks           24236                       # number of Writeback hits
system.l26.Writeback_hits::total                24236                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data          159                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                  159                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data        42804                       # number of demand (read+write) hits
system.l26.demand_hits::total                   42805                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data        42804                       # number of overall hits
system.l26.overall_hits::total                  42805                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           39                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data        14126                       # number of ReadReq misses
system.l26.ReadReq_misses::total                14165                       # number of ReadReq misses
system.l26.ReadExReq_misses::switch_cpus6.data            4                       # number of ReadExReq misses
system.l26.ReadExReq_misses::total                  4                       # number of ReadExReq misses
system.l26.demand_misses::switch_cpus6.inst           39                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data        14130                       # number of demand (read+write) misses
system.l26.demand_misses::total                 14169                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           39                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data        14130                       # number of overall misses
system.l26.overall_misses::total                14169                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     32974186                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data   7135490583                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total     7168464769                       # number of ReadReq miss cycles
system.l26.ReadExReq_miss_latency::switch_cpus6.data      1923690                       # number of ReadExReq miss cycles
system.l26.ReadExReq_miss_latency::total      1923690                       # number of ReadExReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     32974186                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data   7137414273                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total      7170388459                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     32974186                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data   7137414273                       # number of overall miss cycles
system.l26.overall_miss_latency::total     7170388459                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           40                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data        56771                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total              56811                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks        24236                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total            24236                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data          163                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total              163                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           40                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data        56934                       # number of demand (read+write) accesses
system.l26.demand_accesses::total               56974                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           40                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data        56934                       # number of overall (read+write) accesses
system.l26.overall_accesses::total              56974                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.975000                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.248824                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.249336                       # miss rate for ReadReq accesses
system.l26.ReadExReq_miss_rate::switch_cpus6.data     0.024540                       # miss rate for ReadExReq accesses
system.l26.ReadExReq_miss_rate::total        0.024540                       # miss rate for ReadExReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.975000                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.248182                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.248692                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.975000                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.248182                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.248692                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 845491.948718                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 505131.713365                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 506068.815319                       # average ReadReq miss latency
system.l26.ReadExReq_avg_miss_latency::switch_cpus6.data 480922.500000                       # average ReadExReq miss latency
system.l26.ReadExReq_avg_miss_latency::total 480922.500000                       # average ReadExReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 845491.948718                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 505124.860085                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 506061.716353                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 845491.948718                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 505124.860085                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 506061.716353                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                8609                       # number of writebacks
system.l26.writebacks::total                     8609                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           39                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data        14126                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total           14165                       # number of ReadReq MSHR misses
system.l26.ReadExReq_mshr_misses::switch_cpus6.data            4                       # number of ReadExReq MSHR misses
system.l26.ReadExReq_mshr_misses::total             4                       # number of ReadExReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           39                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data        14130                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total            14169                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           39                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data        14130                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total           14169                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     30172477                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data   6120349136                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total   6150521613                       # number of ReadReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::switch_cpus6.data      1635920                       # number of ReadExReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::total      1635920                       # number of ReadExReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     30172477                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data   6121985056                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total   6152157533                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     30172477                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data   6121985056                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total   6152157533                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.248824                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.249336                       # mshr miss rate for ReadReq accesses
system.l26.ReadExReq_mshr_miss_rate::switch_cpus6.data     0.024540                       # mshr miss rate for ReadExReq accesses
system.l26.ReadExReq_mshr_miss_rate::total     0.024540                       # mshr miss rate for ReadExReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.975000                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.248182                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.248692                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.975000                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.248182                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.248692                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 773653.256410                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 433268.380008                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 434205.549806                       # average ReadReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data       408980                       # average ReadExReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::total       408980                       # average ReadExReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 773653.256410                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 433261.504317                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 434198.428471                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 773653.256410                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 433261.504317                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 434198.428471                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                          8895                       # number of replacements
system.l27.tagsinuse                      4095.369642                       # Cycle average of tags in use
system.l27.total_refs                          304863                       # Total number of references to valid blocks.
system.l27.sampled_refs                         12988                       # Sample count of references to valid blocks.
system.l27.avg_refs                         23.472667                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           78.610007                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    11.617927                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data  2520.208601                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          1484.933108                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.019192                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.002836                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.615285                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.362532                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999846                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data        34014                       # number of ReadReq hits
system.l27.ReadReq_hits::total                  34016                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks           10544                       # number of Writeback hits
system.l27.Writeback_hits::total                10544                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data          163                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                  163                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data        34177                       # number of demand (read+write) hits
system.l27.demand_hits::total                   34179                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data        34177                       # number of overall hits
system.l27.overall_hits::total                  34179                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           39                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data         8855                       # number of ReadReq misses
system.l27.ReadReq_misses::total                 8894                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           39                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data         8855                       # number of demand (read+write) misses
system.l27.demand_misses::total                  8894                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           39                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data         8855                       # number of overall misses
system.l27.overall_misses::total                 8894                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     30782767                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data   3969911801                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total     4000694568                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     30782767                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data   3969911801                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total      4000694568                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     30782767                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data   3969911801                       # number of overall miss cycles
system.l27.overall_miss_latency::total     4000694568                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           41                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data        42869                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total              42910                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks        10544                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total            10544                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data          163                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total              163                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           41                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data        43032                       # number of demand (read+write) accesses
system.l27.demand_accesses::total               43073                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           41                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data        43032                       # number of overall (read+write) accesses
system.l27.overall_accesses::total              43073                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.951220                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.206560                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.207271                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.951220                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.205777                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.206487                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.951220                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.205777                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.206487                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 789301.717949                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 448324.314060                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 449819.492692                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 789301.717949                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 448324.314060                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 449819.492692                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 789301.717949                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 448324.314060                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 449819.492692                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                4674                       # number of writebacks
system.l27.writebacks::total                     4674                       # number of writebacks
system.l27.ReadReq_mshr_hits::switch_cpus7.data            1                       # number of ReadReq MSHR hits
system.l27.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l27.demand_mshr_hits::switch_cpus7.data            1                       # number of demand (read+write) MSHR hits
system.l27.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l27.overall_mshr_hits::switch_cpus7.data            1                       # number of overall MSHR hits
system.l27.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           39                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data         8854                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total            8893                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           39                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data         8854                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total             8893                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           39                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data         8854                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total            8893                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     27982290                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data   3333577180                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total   3361559470                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     27982290                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data   3333577180                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total   3361559470                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     27982290                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data   3333577180                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total   3361559470                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.951220                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.206536                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.207248                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.951220                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.205754                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.206463                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.951220                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.205754                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.206463                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 717494.615385                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 376505.215722                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 378000.615091                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 717494.615385                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 376505.215722                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 378000.615091                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 717494.615385                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 376505.215722                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 378000.615091                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               527.068062                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012384319                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   529                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1913769.979206                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    37.068062                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          490                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.059404                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.785256                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.844660                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12376270                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12376270                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12376270                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12376270                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12376270                       # number of overall hits
system.cpu0.icache.overall_hits::total       12376270                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           55                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           55                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           55                       # number of overall misses
system.cpu0.icache.overall_misses::total           55                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     40152948                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     40152948                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     40152948                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     40152948                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     40152948                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     40152948                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12376325                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12376325                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12376325                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12376325                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12376325                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12376325                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 730053.600000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 730053.600000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 730053.600000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 730053.600000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 730053.600000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 730053.600000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           16                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           16                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           16                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           39                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           39                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           39                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     32446324                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     32446324                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     32446324                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     32446324                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     32446324                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     32446324                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 831957.025641                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 831957.025641                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 831957.025641                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 831957.025641                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 831957.025641                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 831957.025641                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73059                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180702523                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73315                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2464.741499                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.195263                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.804737                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.914825                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.085175                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      8579889                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8579889                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7108664                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7108664                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        19881                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        19881                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16587                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16587                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     15688553                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15688553                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     15688553                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15688553                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       187139                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       187139                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          837                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          837                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       187976                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        187976                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       187976                       # number of overall misses
system.cpu0.dcache.overall_misses::total       187976                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  43012436469                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  43012436469                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     72523679                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     72523679                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  43084960148                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  43084960148                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  43084960148                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  43084960148                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      8767028                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8767028                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7109501                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7109501                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        19881                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        19881                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16587                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16587                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     15876529                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     15876529                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     15876529                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     15876529                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.021346                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.021346                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000118                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000118                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.011840                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.011840                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.011840                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.011840                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 229842.183986                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 229842.183986                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 86647.167264                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 86647.167264                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 229204.580095                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 229204.580095                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 229204.580095                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 229204.580095                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        14779                       # number of writebacks
system.cpu0.dcache.writebacks::total            14779                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       114218                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       114218                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          699                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          699                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       114917                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       114917                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       114917                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       114917                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72921                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72921                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          138                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          138                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73059                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73059                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73059                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73059                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  15995354680                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  15995354680                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      9217303                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      9217303                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  16004571983                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  16004571983                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  16004571983                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  16004571983                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008318                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008318                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004602                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004602                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004602                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004602                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 219351.828417                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 219351.828417                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 66792.050725                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 66792.050725                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 219063.660644                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 219063.660644                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 219063.660644                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 219063.660644                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     1                       # number of replacements
system.cpu1.icache.tagsinuse               559.333150                       # Cycle average of tags in use
system.cpu1.icache.total_refs               926387698                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   561                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1651314.969697                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    33.326879                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   526.006271                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.053408                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.842959                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.896367                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12569151                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12569151                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12569151                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12569151                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12569151                       # number of overall hits
system.cpu1.icache.overall_hits::total       12569151                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           49                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           49                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           49                       # number of overall misses
system.cpu1.icache.overall_misses::total           49                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     39866622                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     39866622                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     39866622                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     39866622                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     39866622                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     39866622                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12569200                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12569200                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12569200                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12569200                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12569200                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12569200                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 813604.530612                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 813604.530612                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 813604.530612                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 813604.530612                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 813604.530612                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 813604.530612                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           15                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           15                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           34                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           34                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           34                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     28030818                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     28030818                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     28030818                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     28030818                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     28030818                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     28030818                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 824435.823529                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 824435.823529                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 824435.823529                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 824435.823529                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 824435.823529                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 824435.823529                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 56490                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               224153517                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 56746                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3950.120132                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   201.669548                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    54.330452                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.787772                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.212228                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     18483953                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       18483953                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      3550453                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3550453                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         8393                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         8393                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         8331                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         8331                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     22034406                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        22034406                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     22034406                       # number of overall hits
system.cpu1.dcache.overall_hits::total       22034406                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       194864                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       194864                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          346                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          346                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       195210                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        195210                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       195210                       # number of overall misses
system.cpu1.dcache.overall_misses::total       195210                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  46982838097                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  46982838097                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     30128380                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     30128380                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  47012966477                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  47012966477                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  47012966477                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  47012966477                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     18678817                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18678817                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      3550799                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3550799                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         8393                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8393                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         8331                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         8331                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     22229616                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22229616                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     22229616                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22229616                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010432                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010432                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000097                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000097                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008782                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008782                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008782                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008782                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 241105.787098                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 241105.787098                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 87076.242775                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 87076.242775                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 240832.777404                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 240832.777404                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 240832.777404                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 240832.777404                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         7191                       # number of writebacks
system.cpu1.dcache.writebacks::total             7191                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       138447                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       138447                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          273                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          273                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       138720                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       138720                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       138720                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       138720                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        56417                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        56417                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           73                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           73                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        56490                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        56490                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        56490                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        56490                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   9818728496                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   9818728496                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      4789256                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      4789256                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   9823517752                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   9823517752                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   9823517752                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   9823517752                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003020                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003020                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002541                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002541                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002541                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002541                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 174038.472375                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 174038.472375                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 65606.246575                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 65606.246575                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 173898.349301                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 173898.349301                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 173898.349301                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 173898.349301                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               491.472064                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1010354831                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   492                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2053566.729675                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    36.472064                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          455                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.058449                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.729167                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.787615                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12992311                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12992311                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12992311                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12992311                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12992311                       # number of overall hits
system.cpu2.icache.overall_hits::total       12992311                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           50                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           50                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           50                       # number of overall misses
system.cpu2.icache.overall_misses::total           50                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     82891955                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     82891955                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     82891955                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     82891955                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     82891955                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     82891955                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12992361                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12992361                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12992361                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12992361                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12992361                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12992361                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 1657839.100000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 1657839.100000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 1657839.100000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 1657839.100000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 1657839.100000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 1657839.100000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs       854226                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs       284742                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           13                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           13                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           37                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           37                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           37                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     53899024                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     53899024                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     53899024                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     53899024                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     53899024                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     53899024                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 1456730.378378                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 1456730.378378                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 1456730.378378                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 1456730.378378                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 1456730.378378                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 1456730.378378                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 38468                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               164463740                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 38724                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4247.075199                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.229820                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.770180                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.911054                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.088946                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10363224                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10363224                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7698494                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7698494                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        19962                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        19962                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        18724                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        18724                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     18061718                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        18061718                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     18061718                       # number of overall hits
system.cpu2.dcache.overall_hits::total       18061718                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        98943                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        98943                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         2219                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         2219                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       101162                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        101162                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       101162                       # number of overall misses
system.cpu2.dcache.overall_misses::total       101162                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  13425380676                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  13425380676                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    143520666                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    143520666                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  13568901342                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  13568901342                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  13568901342                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  13568901342                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10462167                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10462167                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7700713                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7700713                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        19962                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        19962                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        18724                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        18724                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     18162880                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18162880                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     18162880                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18162880                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009457                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009457                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000288                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000288                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005570                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005570                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005570                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005570                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 135688.029229                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 135688.029229                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 64678.082920                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 64678.082920                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 134130.417963                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 134130.417963                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 134130.417963                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 134130.417963                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            9                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets            9                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10049                       # number of writebacks
system.cpu2.dcache.writebacks::total            10049                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        60694                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        60694                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         2000                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         2000                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        62694                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        62694                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        62694                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        62694                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        38249                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        38249                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data          219                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          219                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        38468                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        38468                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        38468                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        38468                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   5096319759                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   5096319759                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data     16007967                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     16007967                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   5112327726                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   5112327726                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   5112327726                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   5112327726                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003656                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003656                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002118                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002118                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002118                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002118                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 133240.601297                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 133240.601297                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 73095.739726                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 73095.739726                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 132898.193979                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 132898.193979                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 132898.193979                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 132898.193979                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               516.029479                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1007090574                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1947950.820116                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    41.029479                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          475                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.065752                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.761218                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.826970                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12827472                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12827472                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12827472                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12827472                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12827472                       # number of overall hits
system.cpu3.icache.overall_hits::total       12827472                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           53                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           53                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           53                       # number of overall misses
system.cpu3.icache.overall_misses::total           53                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     36737739                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     36737739                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     36737739                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     36737739                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     36737739                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     36737739                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12827525                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12827525                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12827525                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12827525                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12827525                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12827525                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 693164.886792                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 693164.886792                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 693164.886792                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 693164.886792                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 693164.886792                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 693164.886792                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           11                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           11                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           42                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           42                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     31856171                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     31856171                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     31856171                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     31856171                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     31856171                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     31856171                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 758480.261905                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 758480.261905                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 758480.261905                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 758480.261905                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 758480.261905                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 758480.261905                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 43032                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               166524279                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 43288                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3846.892418                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.570992                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.429008                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.912387                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.087613                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8830827                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8830827                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7433153                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7433153                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        19518                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        19518                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17898                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17898                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16263980                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16263980                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16263980                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16263980                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       137515                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       137515                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          956                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          956                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       138471                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        138471                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       138471                       # number of overall misses
system.cpu3.dcache.overall_misses::total       138471                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  25702276812                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  25702276812                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     80482036                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     80482036                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  25782758848                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  25782758848                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  25782758848                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  25782758848                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      8968342                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8968342                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7434109                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7434109                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        19518                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        19518                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17898                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17898                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16402451                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16402451                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16402451                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16402451                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.015333                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.015333                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000129                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000129                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008442                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008442                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008442                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008442                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 186905.259877                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 186905.259877                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 84186.230126                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 84186.230126                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 186196.090503                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 186196.090503                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 186196.090503                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 186196.090503                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        10546                       # number of writebacks
system.cpu3.dcache.writebacks::total            10546                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        94645                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        94645                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          794                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          794                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        95439                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        95439                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        95439                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        95439                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        42870                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        42870                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          162                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          162                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        43032                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        43032                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        43032                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        43032                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   6337332018                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   6337332018                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     10450686                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     10450686                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   6347782704                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   6347782704                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   6347782704                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   6347782704                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004780                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004780                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002624                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002624                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002624                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002624                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 147826.732400                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 147826.732400                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 64510.407407                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 64510.407407                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 147513.076408                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 147513.076408                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 147513.076408                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 147513.076408                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     2                       # number of replacements
system.cpu4.icache.tagsinuse               559.415597                       # Cycle average of tags in use
system.cpu4.icache.total_refs               926406318                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   562                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1648409.818505                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    34.359651                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   525.055945                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.055064                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.841436                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.896499                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     12587771                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       12587771                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     12587771                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        12587771                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     12587771                       # number of overall hits
system.cpu4.icache.overall_hits::total       12587771                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           49                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           49                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           49                       # number of overall misses
system.cpu4.icache.overall_misses::total           49                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     42347732                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     42347732                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     42347732                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     42347732                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     42347732                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     42347732                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     12587820                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     12587820                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     12587820                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     12587820                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     12587820                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     12587820                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 864239.428571                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 864239.428571                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 864239.428571                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 864239.428571                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 864239.428571                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 864239.428571                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           14                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           14                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           14                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           35                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           35                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           35                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     29872393                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     29872393                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     29872393                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     29872393                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     29872393                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     29872393                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 853496.942857                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 853496.942857                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 853496.942857                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 853496.942857                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 853496.942857                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 853496.942857                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 56556                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               224181370                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 56812                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               3946.021439                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   202.047580                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    53.952420                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.789248                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.210752                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data     18506213                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       18506213                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      3556023                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       3556023                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         8403                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         8403                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         8344                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         8344                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     22062236                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        22062236                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     22062236                       # number of overall hits
system.cpu4.dcache.overall_hits::total       22062236                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       194727                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       194727                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          354                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          354                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       195081                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        195081                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       195081                       # number of overall misses
system.cpu4.dcache.overall_misses::total       195081                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  45982789358                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  45982789358                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     30869097                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     30869097                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  46013658455                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  46013658455                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  46013658455                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  46013658455                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data     18700940                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     18700940                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      3556377                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      3556377                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         8403                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         8403                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         8344                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         8344                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     22257317                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     22257317                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     22257317                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     22257317                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.010413                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.010413                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000100                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000100                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008765                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008765                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008765                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008765                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 236139.771875                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 236139.771875                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 87200.838983                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 87200.838983                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 235869.502694                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 235869.502694                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 235869.502694                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 235869.502694                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         7207                       # number of writebacks
system.cpu4.dcache.writebacks::total             7207                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data       138244                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       138244                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          280                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          280                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data       138524                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       138524                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data       138524                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       138524                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        56483                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        56483                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           74                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           74                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        56557                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        56557                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        56557                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        56557                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   9667615276                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   9667615276                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      4857114                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      4857114                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   9672472390                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   9672472390                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   9672472390                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   9672472390                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003020                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003020                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002541                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002541                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002541                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002541                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 171159.734363                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 171159.734363                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 65636.675676                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 65636.675676                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 171021.666460                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 171021.666460                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 171021.666460                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 171021.666460                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     3                       # number of replacements
system.cpu5.icache.tagsinuse               580.704147                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1037076326                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   585                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1772780.044444                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    40.528565                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   540.175582                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.064950                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.865666                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.930616                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     12135000                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       12135000                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     12135000                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        12135000                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     12135000                       # number of overall hits
system.cpu5.icache.overall_hits::total       12135000                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           55                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           55                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           55                       # number of overall misses
system.cpu5.icache.overall_misses::total           55                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     64090082                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     64090082                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     64090082                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     64090082                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     64090082                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     64090082                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     12135055                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     12135055                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     12135055                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     12135055                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     12135055                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     12135055                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 1165274.218182                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 1165274.218182                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 1165274.218182                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 1165274.218182                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 1165274.218182                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 1165274.218182                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           13                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           13                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           13                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           42                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           42                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           42                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     49352232                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     49352232                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     49352232                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     49352232                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     49352232                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     49352232                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1175053.142857                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 1175053.142857                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 1175053.142857                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 1175053.142857                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 1175053.142857                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 1175053.142857                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 82007                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               448752070                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 82263                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               5455.090016                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   111.908094                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   144.091906                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.437141                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.562859                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data     31789616                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       31789616                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data     17407403                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total      17407403                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         8510                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         8510                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         8492                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         8492                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     49197019                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        49197019                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     49197019                       # number of overall hits
system.cpu5.dcache.overall_hits::total       49197019                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       294462                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       294462                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          290                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          290                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       294752                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        294752                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       294752                       # number of overall misses
system.cpu5.dcache.overall_misses::total       294752                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  72769548984                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  72769548984                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     27808983                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     27808983                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  72797357967                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  72797357967                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  72797357967                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  72797357967                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data     32084078                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     32084078                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data     17407693                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total     17407693                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         8510                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         8510                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         8492                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         8492                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     49491771                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     49491771                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     49491771                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     49491771                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009178                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009178                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000017                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000017                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005956                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005956                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005956                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005956                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 247127.130102                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 247127.130102                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 95893.044828                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 95893.044828                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 246978.334217                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 246978.334217                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 246978.334217                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 246978.334217                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        21701                       # number of writebacks
system.cpu5.dcache.writebacks::total            21701                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data       212535                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       212535                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          210                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          210                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       212745                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       212745                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       212745                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       212745                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        81927                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        81927                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           80                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           80                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        82007                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        82007                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        82007                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        82007                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data  18707595356                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total  18707595356                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      5546087                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      5546087                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data  18713141443                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total  18713141443                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data  18713141443                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total  18713141443                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.002554                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.002554                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.001657                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.001657                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.001657                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.001657                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 228344.689248                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 228344.689248                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 69326.087500                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 69326.087500                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 228189.562391                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 228189.562391                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 228189.562391                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 228189.562391                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               521.021160                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1007988573                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   522                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1931012.591954                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    39.021160                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          482                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.062534                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.772436                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.834970                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     12426127                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       12426127                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     12426127                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        12426127                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     12426127                       # number of overall hits
system.cpu6.icache.overall_hits::total       12426127                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           51                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           51                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           51                       # number of overall misses
system.cpu6.icache.overall_misses::total           51                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     36725776                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     36725776                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     36725776                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     36725776                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     36725776                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     36725776                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     12426178                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     12426178                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     12426178                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     12426178                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     12426178                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     12426178                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 720113.254902                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 720113.254902                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 720113.254902                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 720113.254902                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 720113.254902                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 720113.254902                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           11                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           11                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           11                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           40                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           40                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           40                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     33383431                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     33383431                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     33383431                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     33383431                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     33383431                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     33383431                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 834585.775000                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 834585.775000                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 834585.775000                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 834585.775000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 834585.775000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 834585.775000                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 56934                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               172301078                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 57190                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               3012.783319                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   233.894924                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    22.105076                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.913652                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.086348                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      8758744                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        8758744                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      7412345                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       7412345                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        18094                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        18094                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        17061                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        17061                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     16171089                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        16171089                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     16171089                       # number of overall hits
system.cpu6.dcache.overall_hits::total       16171089                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       193438                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       193438                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data         5799                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         5799                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       199237                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        199237                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       199237                       # number of overall misses
system.cpu6.dcache.overall_misses::total       199237                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  45297485219                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  45297485219                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data   2191733417                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total   2191733417                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  47489218636                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  47489218636                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  47489218636                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  47489218636                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      8952182                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      8952182                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      7418144                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      7418144                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        18094                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        18094                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        17061                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        17061                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     16370326                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     16370326                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     16370326                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     16370326                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.021608                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021608                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000782                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000782                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.012171                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.012171                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.012171                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.012171                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 234170.562242                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 234170.562242                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 377950.235730                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 377950.235730                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 238355.419104                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 238355.419104                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 238355.419104                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 238355.419104                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets     14455419                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets             89                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets 162420.438202                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        24236                       # number of writebacks
system.cpu6.dcache.writebacks::total            24236                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data       136667                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       136667                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data         5636                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total         5636                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data       142303                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       142303                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data       142303                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       142303                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        56771                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        56771                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data          163                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          163                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        56934                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        56934                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        56934                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        56934                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data  10053143550                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total  10053143550                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data     12270388                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     12270388                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data  10065413938                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total  10065413938                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data  10065413938                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total  10065413938                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.006342                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.006342                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.003478                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.003478                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.003478                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.003478                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 177082.375685                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 177082.375685                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 75278.453988                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 75278.453988                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 176790.914708                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 176790.914708                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 176790.914708                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 176790.914708                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               514.804547                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1007100241                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1951744.653101                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    39.804547                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.063789                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.825007                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     12837139                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       12837139                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     12837139                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        12837139                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     12837139                       # number of overall hits
system.cpu7.icache.overall_hits::total       12837139                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           52                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           52                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           52                       # number of overall misses
system.cpu7.icache.overall_misses::total           52                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     35711003                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     35711003                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     35711003                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     35711003                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     35711003                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     35711003                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     12837191                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     12837191                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     12837191                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     12837191                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     12837191                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     12837191                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 686750.057692                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 686750.057692                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 686750.057692                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 686750.057692                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 686750.057692                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 686750.057692                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           11                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           11                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           41                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           41                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           41                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     31282781                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     31282781                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     31282781                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     31282781                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     31282781                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     31282781                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 762994.658537                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 762994.658537                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 762994.658537                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 762994.658537                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 762994.658537                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 762994.658537                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 43032                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               166526772                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 43288                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               3846.950009                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   233.571163                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    22.428837                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.912387                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.087613                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      8832234                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        8832234                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      7434214                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       7434214                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        19538                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        19538                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        17903                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        17903                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     16266448                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        16266448                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     16266448                       # number of overall hits
system.cpu7.dcache.overall_hits::total       16266448                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       137563                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       137563                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          965                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          965                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       138528                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        138528                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       138528                       # number of overall misses
system.cpu7.dcache.overall_misses::total       138528                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  25387496014                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  25387496014                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     81104064                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     81104064                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  25468600078                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  25468600078                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  25468600078                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  25468600078                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      8969797                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      8969797                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      7435179                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      7435179                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        19538                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        19538                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        17903                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        17903                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     16404976                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     16404976                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     16404976                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     16404976                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.015336                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.015336                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000130                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000130                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008444                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008444                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008444                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008444                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 184551.776379                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 184551.776379                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 84045.662176                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 84045.662176                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 183851.640665                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 183851.640665                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 183851.640665                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 183851.640665                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        10544                       # number of writebacks
system.cpu7.dcache.writebacks::total            10544                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        94694                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        94694                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          802                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          802                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        95496                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        95496                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        95496                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        95496                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        42869                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        42869                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data          163                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          163                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        43032                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        43032                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        43032                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        43032                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   6260153214                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   6260153214                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data     10513737                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     10513737                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   6270666951                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   6270666951                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   6270666951                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   6270666951                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.004779                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.004779                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002623                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002623                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002623                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002623                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 146029.840071                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 146029.840071                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 64501.453988                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 64501.453988                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 145721.020427                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 145721.020427                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 145721.020427                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 145721.020427                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
