
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 6400 MT/s
CPU 0 runs ./traces/SPEC-CPU2017/416.gamess-875B.champsimtrace.xz
.xz
CPU 0 Bimodal branch predictor
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
L1I has LRU replacement policy
L1D has LRU replacement policy
L2C has LRU replacement policy
LLC has LRU replacement policy
Heartbeat CPU 0 instructions: 10000002 cycles: 3309449 heartbeat IPC: 3.02165 cumulative IPC: 3.02165 (Simulation time: 0 hr 0 min 59 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 6594415 heartbeat IPC: 3.04417 cumulative IPC: 3.03287 (Simulation time: 0 hr 1 min 55 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 9936843 heartbeat IPC: 2.99184 cumulative IPC: 3.01907 (Simulation time: 0 hr 3 min 2 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 13289458 heartbeat IPC: 2.98275 cumulative IPC: 3.0099 (Simulation time: 0 hr 4 min 7 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 16640472 heartbeat IPC: 2.98417 cumulative IPC: 3.00472 (Simulation time: 0 hr 5 min 14 sec) 

Warmup complete CPU 0 instructions: 50000004 cycles: 16640473 (Simulation time: 0 hr 5 min 14 sec) 

Heartbeat CPU 0 instructions: 60000000 cycles: 31489975 heartbeat IPC: 0.673423 cumulative IPC: 0.673423 (Simulation time: 0 hr 6 min 41 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 47274414 heartbeat IPC: 0.633535 cumulative IPC: 0.65287 (Simulation time: 0 hr 8 min 7 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 63345786 heartbeat IPC: 0.622224 cumulative IPC: 0.642325 (Simulation time: 0 hr 9 min 33 sec) 
Heartbeat CPU 0 instructions: 90000002 cycles: 77604344 heartbeat IPC: 0.701333 cumulative IPC: 0.656126 (Simulation time: 0 hr 10 min 40 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 90932225 heartbeat IPC: 0.750307 cumulative IPC: 0.673022 (Simulation time: 0 hr 11 min 29 sec) 
Finished CPU 0 instructions: 50000001 cycles: 74291770 cumulative IPC: 0.673022 (Simulation time: 0 hr 11 min 29 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.673022 instructions: 50000001 cycles: 74291770
ITLB TOTAL     ACCESS:    7442071  HIT:    7442066  MISS:          5  HIT %:    99.9999  MISS %: 6.71856e-05   MPKI: 0.0001
ITLB LOAD TRANSLATION ACCESS:    7442071  HIT:    7442066  MISS:          5  HIT %:    99.9999  MISS %: 6.71856e-05   MPKI: 0.0001
ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
ITLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
ITLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
ITLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
ITLB AVERAGE MISS LATENCY: 282 cycles
ITLB RQ	ACCESS:    9145011	FORWARD:          0	MERGED:    1702939	TO_CACHE:    7442072

DTLB TOTAL     ACCESS:   13200955  HIT:   12815899  MISS:     385056  HIT %:    97.0831  MISS %:    2.91688   MPKI: 7.70112
DTLB LOAD TRANSLATION ACCESS:   13200955  HIT:   12815899  MISS:     385056  HIT %:    97.0831  MISS %:    2.91688   MPKI: 7.70112
DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
DTLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
DTLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
DTLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
DTLB AVERAGE MISS LATENCY: 9.07362 cycles
DTLB RQ	ACCESS:   16462797	FORWARD:          0	MERGED:    3178045	TO_CACHE:   13284752

STLB TOTAL     ACCESS:     385061  HIT:     385047  MISS:         14  HIT %:    99.9964  MISS %: 0.00363579   MPKI: 0.00028
STLB LOAD TRANSLATION ACCESS:     385061  HIT:     385047  MISS:         14  HIT %:    99.9964  MISS %: 0.00363579   MPKI: 0.00028
STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
STLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
STLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
STLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
STLB AVERAGE MISS LATENCY: 256.071 cycles
STLB RQ	ACCESS:     385061	FORWARD:          0	MERGED:          0	TO_CACHE:     385061

STLB Hit, L1D data hit: 0
STLB Hit, L2C data hit: 0
STLB Hit, LLC data hit: 0
STLB Hit, LLC data miss: 0
STLB STLB hints to L2: 0
L1D TOTAL     ACCESS:   16453881  HIT:   16395197  MISS:      58684  HIT %:    99.6433  MISS %:   0.356657   MPKI: 1.17368
L1D LOAD      ACCESS:   10340604  HIT:   10292296  MISS:      48308  HIT %:    99.5328  MISS %:   0.467168   MPKI: 0.96616
L1D RFO       ACCESS:    6113277  HIT:    6102901  MISS:      10376  HIT %:    99.8303  MISS %:   0.169729   MPKI: 0.20752
L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1D USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1D TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1D PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1D AVERAGE MISS LATENCY: 15.8944 cycles
L1D RQ	ACCESS:   14592705	FORWARD:          0	MERGED:    4058721	TO_CACHE:   10342415
L1D WQ	ACCESS:    6218191	FORWARD:     191569	MERGED:      97809	TO_CACHE:    6120382

L1D UNIQUE REGIONS ACCESSED: 0
L1D REGIONS CONFLICTS: 0
L1D Cross Page Prefetch Requests: 0
L1D Same Page Prefetch Requests: 0
L1D ROI Sum of L1D PQ occupancy: 0
L1D PREFETCHES PUSHED FROM L2C: 0
L1I TOTAL     ACCESS:    9137368  HIT:    9119087  MISS:      18281  HIT %:    99.7999  MISS %:   0.200069   MPKI: 0.36562
L1I LOAD      ACCESS:    9137368  HIT:    9119087  MISS:      18281  HIT %:    99.7999  MISS %:   0.200069   MPKI: 0.36562
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1I TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1I PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1I AVERAGE MISS LATENCY: 14.0374 cycles
L1I RQ	ACCESS:   13199612	FORWARD:          0	MERGED:    4054601	TO_CACHE:    9145011

BTB TOTAL     ACCESS:    3547327  HIT:    3486116  MISS:      61211  HIT %:    98.2744  MISS %:    1.72555   MPKI: 1.22422
BTB BRANCH_DIRECT_JUMP	ACCESS:     372093  HIT:     371941  MISS:        152
BTB BRANCH_INDIRECT	ACCESS:      86577  HIT:      57914  MISS:      28663
BTB BRANCH_CONDITIONAL	ACCESS:    2508752  HIT:    2508344  MISS:        408
BTB BRANCH_DIRECT_CALL	ACCESS:     289953  HIT:     289892  MISS:         61
BTB BRANCH_INDIRECT_CALL	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_RETURN	ACCESS:     289952  HIT:     258025  MISS:      31927
BTB BRANCH_OTHER ACCESS:          0  HIT:          0  MISS:          0

L2C TOTAL     ACCESS:      89656  HIT:      89234  MISS:        422  HIT %:    99.5293  MISS %:   0.470688   MPKI: 0.00844
L2C LOAD      ACCESS:      66589  HIT:      66222  MISS:        367  HIT %:    99.4489  MISS %:   0.551142   MPKI: 0.00734
L2C DATA LOAD MPKI: 0.00472
L2C INSTRUCTION LOAD MPKI: 0.00262
L2C RFO       ACCESS:      10352  HIT:      10304  MISS:         48  HIT %:    99.5363  MISS %:   0.463679   MPKI: 0.00096
L2C WRITEBACK ACCESS:      12701  HIT:      12701  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L2C LOAD TRANSLATION ACCESS:         14  HIT:          7  MISS:          7  HIT %:         50  MISS %:         50   MPKI: 0.00014
L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L2C USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L2C TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L2C PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L2C AVERAGE MISS LATENCY: 163.168 cycles
L2C RQ	ACCESS:      76979	FORWARD:          0	MERGED:          0	TO_CACHE:      76955
L2C WQ	ACCESS:      12701	FORWARD:         24	MERGED:          0	TO_CACHE:      12701

L2C Instructions Evicting Data 0
L2C Translations Evicting Data 0
L2C Data Evicting Data 0
L2C Instructions Evicting Instructions 0
L2C Translations Evicting Instructions 0
L2C Data Evicting Instructions 1
L2C Instructions Evicting Translations 0
L2C Translations Evicting Translations 0
L2C Data Evicting Translations 0
L2C Dense regions hint from L2: 0
PSCL5 TOTAL     ACCESS:         14  HIT:         14  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 LOAD TRANSLATION ACCESS:         14  HIT:         14  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL5 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL5 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL5 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL4 TOTAL     ACCESS:         14  HIT:         14  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 LOAD TRANSLATION ACCESS:         14  HIT:         14  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL4 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL4 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL4 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL3 TOTAL     ACCESS:         14  HIT:         14  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 LOAD TRANSLATION ACCESS:         14  HIT:         14  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL3 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL3 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL3 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL2 TOTAL     ACCESS:         14  HIT:         14  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL2 LOAD TRANSLATION ACCESS:         14  HIT:         14  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL2 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL2 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL2 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL2 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

LLC TOTAL     ACCESS:        422  HIT:          0  MISS:        422  HIT %:          0  MISS %:        100   MPKI: 0.00844
LLC LOAD      ACCESS:        367  HIT:          0  MISS:        367  HIT %:          0  MISS %:        100   MPKI: 0.00734
LLC RFO       ACCESS:         48  HIT:          0  MISS:         48  HIT %:          0  MISS %:        100   MPKI: 0.00096
LLC LOAD TRANSLATION ACCESS:          7  HIT:          0  MISS:          7  HIT %:          0  MISS %:        100   MPKI: 0.00014
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
LLC TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
LLC PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
LLC AVERAGE MISS LATENCY: 132.536 cycles
LLC RQ	ACCESS:        422	FORWARD:          0	MERGED:          0	TO_CACHE:        422

LLC Dense regions hint to LLC: 0

RAW hits: 1471675
Loads Generated: 16064387
Loads sent to L1D: 14592705
Stores Generated: 6218182
Stores sent to L1D: 6218191
Major fault: 0 Minor fault: 187
Allocated PAGES: 187

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:        167  ROW_BUFFER_MISS:        255
 DBUS_CONGESTED:          0
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0

 AVG_CONGESTED_CYCLE: -
 All warmup complete: 2
Channel 0 Bank busy for read cycles: 0
Channel 0 Bank busy for write cycles: 0
Channel 0
Rank 0
0banks busy for read cycles: 74257764
0banks busy for write cycles: 0
1banks busy for read cycles: 23476
1banks busy for write cycles: 0
2banks busy for read cycles: 9165
2banks busy for write cycles: 0
3banks busy for read cycles: 913
3banks busy for write cycles: 0
4banks busy for read cycles: 225
4banks busy for write cycles: 0
5banks busy for read cycles: 212
5banks busy for write cycles: 0
6banks busy for read cycles: 16
6banks busy for write cycles: 0
7banks busy for read cycles: 0
7banks busy for write cycles: 0
8banks busy for read cycles: 0
8banks busy for write cycles: 0

CPU 0 Branch Prediction Accuracy: 92.7137% MPKI: 6.85088 Average ROB Occupancy at Mispredict: 72.5382
Branch types
NOT_BRANCH: 45298634 90.5973%
BRANCH_DIRECT_JUMP: 372093 0.744186%
BRANCH_INDIRECT: 86577 0.173154%
BRANCH_CONDITIONAL: 3662630 7.32526%
BRANCH_DIRECT_CALL: 289953 0.579906%
BRANCH_INDIRECT_CALL: 0 0%
BRANCH_RETURN: 289952 0.579904%
BRANCH_OTHER: 0 0%

DRAM PAGES: 1048576
Allocated PAGES: 187
