Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares_OS/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b06eb2c45ee140d992f97b65983bd072 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot UpDown_tb_behav xil_defaultlib.UpDown_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture hlsm of entity xil_defaultlib.UpDown [updown_default]
Compiling architecture behav of entity xil_defaultlib.updown_tb
Built simulation snapshot UpDown_tb_behav
