Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Apr 27 02:35:08 2018
| Host         : Stationary running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file data_transition_timing_summary_routed.rpt -rpx data_transition_timing_summary_routed.rpx
| Design       : data_transition
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: i_delay[0] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: i_delay[1] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: delay_logic_component/counter_x_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: delay_logic_component/counter_x_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: delay_logic_component/counter_x_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: delay_logic_component/counter_x_reg[29]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: driver_sevenseg_component/output_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: driver_sevenseg_component/output_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: driver_sevenseg_component/output_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: driver_sevenseg_component/output_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: select_logic_component/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: select_logic_component/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: select_logic_component/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: spi_component/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: spi_component/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: spi_component/FSM_sequential_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: spi_component/prescaler_component/w_counter_reg[4]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: spi_component/w_gated_sclk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 254 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.935        0.000                      0                   69        0.104        0.000                      0                   69        4.500        0.000                       0                    75  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.935        0.000                      0                   69        0.104        0.000                      0                   69        4.500        0.000                       0                    75  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.935ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.935ns  (required time - arrival time)
  Source:                 driver_sevenseg_component/output_component/w_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_sevenseg_component/output_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.482ns  (logic 0.952ns (27.343%)  route 2.530ns (72.657%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.635     5.238    driver_sevenseg_component/output_component/CLK
    SLICE_X43Y95         FDRE                                         r  driver_sevenseg_component/output_component/w_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.456     5.694 f  driver_sevenseg_component/output_component/w_counter_reg[3]/Q
                         net (fo=2, routed)           0.692     6.386    driver_sevenseg_component/output_component/w_counter_reg[3]
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.124     6.510 r  driver_sevenseg_component/output_component/output[3]_i_6/O
                         net (fo=1, routed)           0.663     7.173    driver_sevenseg_component/output_component/output[3]_i_6_n_0
    SLICE_X42Y96         LUT5 (Prop_lut5_I0_O)        0.124     7.297 f  driver_sevenseg_component/output_component/output[3]_i_5/O
                         net (fo=1, routed)           0.662     7.959    driver_sevenseg_component/output_component/output[3]_i_5_n_0
    SLICE_X42Y98         LUT6 (Prop_lut6_I5_O)        0.124     8.083 r  driver_sevenseg_component/output_component/output[3]_i_2/O
                         net (fo=5, routed)           0.173     8.256    driver_sevenseg_component/output_component/E[0]
    SLICE_X42Y98         LUT5 (Prop_lut5_I0_O)        0.124     8.380 r  driver_sevenseg_component/output_component/output[3]_i_1/O
                         net (fo=4, routed)           0.339     8.719    driver_sevenseg_component/output
    SLICE_X42Y99         FDRE                                         r  driver_sevenseg_component/output_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.516    14.939    driver_sevenseg_component/CLK
    SLICE_X42Y99         FDRE                                         r  driver_sevenseg_component/output_reg[0]/C
                         clock pessimism              0.275    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X42Y99         FDRE (Setup_fdre_C_R)       -0.524    14.654    driver_sevenseg_component/output_reg[0]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                          -8.719    
  -------------------------------------------------------------------
                         slack                                  5.935    

Slack (MET) :             5.935ns  (required time - arrival time)
  Source:                 driver_sevenseg_component/output_component/w_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_sevenseg_component/output_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.482ns  (logic 0.952ns (27.343%)  route 2.530ns (72.657%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.635     5.238    driver_sevenseg_component/output_component/CLK
    SLICE_X43Y95         FDRE                                         r  driver_sevenseg_component/output_component/w_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.456     5.694 f  driver_sevenseg_component/output_component/w_counter_reg[3]/Q
                         net (fo=2, routed)           0.692     6.386    driver_sevenseg_component/output_component/w_counter_reg[3]
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.124     6.510 r  driver_sevenseg_component/output_component/output[3]_i_6/O
                         net (fo=1, routed)           0.663     7.173    driver_sevenseg_component/output_component/output[3]_i_6_n_0
    SLICE_X42Y96         LUT5 (Prop_lut5_I0_O)        0.124     7.297 f  driver_sevenseg_component/output_component/output[3]_i_5/O
                         net (fo=1, routed)           0.662     7.959    driver_sevenseg_component/output_component/output[3]_i_5_n_0
    SLICE_X42Y98         LUT6 (Prop_lut6_I5_O)        0.124     8.083 r  driver_sevenseg_component/output_component/output[3]_i_2/O
                         net (fo=5, routed)           0.173     8.256    driver_sevenseg_component/output_component/E[0]
    SLICE_X42Y98         LUT5 (Prop_lut5_I0_O)        0.124     8.380 r  driver_sevenseg_component/output_component/output[3]_i_1/O
                         net (fo=4, routed)           0.339     8.719    driver_sevenseg_component/output
    SLICE_X42Y99         FDRE                                         r  driver_sevenseg_component/output_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.516    14.939    driver_sevenseg_component/CLK
    SLICE_X42Y99         FDRE                                         r  driver_sevenseg_component/output_reg[1]/C
                         clock pessimism              0.275    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X42Y99         FDRE (Setup_fdre_C_R)       -0.524    14.654    driver_sevenseg_component/output_reg[1]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                          -8.719    
  -------------------------------------------------------------------
                         slack                                  5.935    

Slack (MET) :             5.935ns  (required time - arrival time)
  Source:                 driver_sevenseg_component/output_component/w_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_sevenseg_component/output_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.482ns  (logic 0.952ns (27.343%)  route 2.530ns (72.657%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.635     5.238    driver_sevenseg_component/output_component/CLK
    SLICE_X43Y95         FDRE                                         r  driver_sevenseg_component/output_component/w_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.456     5.694 f  driver_sevenseg_component/output_component/w_counter_reg[3]/Q
                         net (fo=2, routed)           0.692     6.386    driver_sevenseg_component/output_component/w_counter_reg[3]
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.124     6.510 r  driver_sevenseg_component/output_component/output[3]_i_6/O
                         net (fo=1, routed)           0.663     7.173    driver_sevenseg_component/output_component/output[3]_i_6_n_0
    SLICE_X42Y96         LUT5 (Prop_lut5_I0_O)        0.124     7.297 f  driver_sevenseg_component/output_component/output[3]_i_5/O
                         net (fo=1, routed)           0.662     7.959    driver_sevenseg_component/output_component/output[3]_i_5_n_0
    SLICE_X42Y98         LUT6 (Prop_lut6_I5_O)        0.124     8.083 r  driver_sevenseg_component/output_component/output[3]_i_2/O
                         net (fo=5, routed)           0.173     8.256    driver_sevenseg_component/output_component/E[0]
    SLICE_X42Y98         LUT5 (Prop_lut5_I0_O)        0.124     8.380 r  driver_sevenseg_component/output_component/output[3]_i_1/O
                         net (fo=4, routed)           0.339     8.719    driver_sevenseg_component/output
    SLICE_X42Y99         FDRE                                         r  driver_sevenseg_component/output_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.516    14.939    driver_sevenseg_component/CLK
    SLICE_X42Y99         FDRE                                         r  driver_sevenseg_component/output_reg[2]/C
                         clock pessimism              0.275    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X42Y99         FDRE (Setup_fdre_C_R)       -0.524    14.654    driver_sevenseg_component/output_reg[2]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                          -8.719    
  -------------------------------------------------------------------
                         slack                                  5.935    

Slack (MET) :             5.935ns  (required time - arrival time)
  Source:                 driver_sevenseg_component/output_component/w_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_sevenseg_component/output_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.482ns  (logic 0.952ns (27.343%)  route 2.530ns (72.657%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.635     5.238    driver_sevenseg_component/output_component/CLK
    SLICE_X43Y95         FDRE                                         r  driver_sevenseg_component/output_component/w_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.456     5.694 f  driver_sevenseg_component/output_component/w_counter_reg[3]/Q
                         net (fo=2, routed)           0.692     6.386    driver_sevenseg_component/output_component/w_counter_reg[3]
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.124     6.510 r  driver_sevenseg_component/output_component/output[3]_i_6/O
                         net (fo=1, routed)           0.663     7.173    driver_sevenseg_component/output_component/output[3]_i_6_n_0
    SLICE_X42Y96         LUT5 (Prop_lut5_I0_O)        0.124     7.297 f  driver_sevenseg_component/output_component/output[3]_i_5/O
                         net (fo=1, routed)           0.662     7.959    driver_sevenseg_component/output_component/output[3]_i_5_n_0
    SLICE_X42Y98         LUT6 (Prop_lut6_I5_O)        0.124     8.083 r  driver_sevenseg_component/output_component/output[3]_i_2/O
                         net (fo=5, routed)           0.173     8.256    driver_sevenseg_component/output_component/E[0]
    SLICE_X42Y98         LUT5 (Prop_lut5_I0_O)        0.124     8.380 r  driver_sevenseg_component/output_component/output[3]_i_1/O
                         net (fo=4, routed)           0.339     8.719    driver_sevenseg_component/output
    SLICE_X42Y99         FDRE                                         r  driver_sevenseg_component/output_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.516    14.939    driver_sevenseg_component/CLK
    SLICE_X42Y99         FDRE                                         r  driver_sevenseg_component/output_reg[3]/C
                         clock pessimism              0.275    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X42Y99         FDRE (Setup_fdre_C_R)       -0.524    14.654    driver_sevenseg_component/output_reg[3]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                          -8.719    
  -------------------------------------------------------------------
                         slack                                  5.935    

Slack (MET) :             6.448ns  (required time - arrival time)
  Source:                 driver_sevenseg_component/output_component/w_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_sevenseg_component/output_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.323ns  (logic 0.828ns (24.915%)  route 2.495ns (75.085%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.635     5.238    driver_sevenseg_component/output_component/CLK
    SLICE_X43Y95         FDRE                                         r  driver_sevenseg_component/output_component/w_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.456     5.694 f  driver_sevenseg_component/output_component/w_counter_reg[3]/Q
                         net (fo=2, routed)           0.692     6.386    driver_sevenseg_component/output_component/w_counter_reg[3]
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.124     6.510 r  driver_sevenseg_component/output_component/output[3]_i_6/O
                         net (fo=1, routed)           0.663     7.173    driver_sevenseg_component/output_component/output[3]_i_6_n_0
    SLICE_X42Y96         LUT5 (Prop_lut5_I0_O)        0.124     7.297 f  driver_sevenseg_component/output_component/output[3]_i_5/O
                         net (fo=1, routed)           0.662     7.959    driver_sevenseg_component/output_component/output[3]_i_5_n_0
    SLICE_X42Y98         LUT6 (Prop_lut6_I5_O)        0.124     8.083 r  driver_sevenseg_component/output_component/output[3]_i_2/O
                         net (fo=5, routed)           0.478     8.561    driver_sevenseg_component/output_component_n_1
    SLICE_X42Y99         FDRE                                         r  driver_sevenseg_component/output_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.516    14.939    driver_sevenseg_component/CLK
    SLICE_X42Y99         FDRE                                         r  driver_sevenseg_component/output_reg[0]/C
                         clock pessimism              0.275    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X42Y99         FDRE (Setup_fdre_C_CE)      -0.169    15.009    driver_sevenseg_component/output_reg[0]
  -------------------------------------------------------------------
                         required time                         15.009    
                         arrival time                          -8.561    
  -------------------------------------------------------------------
                         slack                                  6.448    

Slack (MET) :             6.448ns  (required time - arrival time)
  Source:                 driver_sevenseg_component/output_component/w_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_sevenseg_component/output_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.323ns  (logic 0.828ns (24.915%)  route 2.495ns (75.085%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.635     5.238    driver_sevenseg_component/output_component/CLK
    SLICE_X43Y95         FDRE                                         r  driver_sevenseg_component/output_component/w_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.456     5.694 f  driver_sevenseg_component/output_component/w_counter_reg[3]/Q
                         net (fo=2, routed)           0.692     6.386    driver_sevenseg_component/output_component/w_counter_reg[3]
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.124     6.510 r  driver_sevenseg_component/output_component/output[3]_i_6/O
                         net (fo=1, routed)           0.663     7.173    driver_sevenseg_component/output_component/output[3]_i_6_n_0
    SLICE_X42Y96         LUT5 (Prop_lut5_I0_O)        0.124     7.297 f  driver_sevenseg_component/output_component/output[3]_i_5/O
                         net (fo=1, routed)           0.662     7.959    driver_sevenseg_component/output_component/output[3]_i_5_n_0
    SLICE_X42Y98         LUT6 (Prop_lut6_I5_O)        0.124     8.083 r  driver_sevenseg_component/output_component/output[3]_i_2/O
                         net (fo=5, routed)           0.478     8.561    driver_sevenseg_component/output_component_n_1
    SLICE_X42Y99         FDRE                                         r  driver_sevenseg_component/output_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.516    14.939    driver_sevenseg_component/CLK
    SLICE_X42Y99         FDRE                                         r  driver_sevenseg_component/output_reg[1]/C
                         clock pessimism              0.275    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X42Y99         FDRE (Setup_fdre_C_CE)      -0.169    15.009    driver_sevenseg_component/output_reg[1]
  -------------------------------------------------------------------
                         required time                         15.009    
                         arrival time                          -8.561    
  -------------------------------------------------------------------
                         slack                                  6.448    

Slack (MET) :             6.448ns  (required time - arrival time)
  Source:                 driver_sevenseg_component/output_component/w_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_sevenseg_component/output_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.323ns  (logic 0.828ns (24.915%)  route 2.495ns (75.085%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.635     5.238    driver_sevenseg_component/output_component/CLK
    SLICE_X43Y95         FDRE                                         r  driver_sevenseg_component/output_component/w_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.456     5.694 f  driver_sevenseg_component/output_component/w_counter_reg[3]/Q
                         net (fo=2, routed)           0.692     6.386    driver_sevenseg_component/output_component/w_counter_reg[3]
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.124     6.510 r  driver_sevenseg_component/output_component/output[3]_i_6/O
                         net (fo=1, routed)           0.663     7.173    driver_sevenseg_component/output_component/output[3]_i_6_n_0
    SLICE_X42Y96         LUT5 (Prop_lut5_I0_O)        0.124     7.297 f  driver_sevenseg_component/output_component/output[3]_i_5/O
                         net (fo=1, routed)           0.662     7.959    driver_sevenseg_component/output_component/output[3]_i_5_n_0
    SLICE_X42Y98         LUT6 (Prop_lut6_I5_O)        0.124     8.083 r  driver_sevenseg_component/output_component/output[3]_i_2/O
                         net (fo=5, routed)           0.478     8.561    driver_sevenseg_component/output_component_n_1
    SLICE_X42Y99         FDRE                                         r  driver_sevenseg_component/output_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.516    14.939    driver_sevenseg_component/CLK
    SLICE_X42Y99         FDRE                                         r  driver_sevenseg_component/output_reg[2]/C
                         clock pessimism              0.275    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X42Y99         FDRE (Setup_fdre_C_CE)      -0.169    15.009    driver_sevenseg_component/output_reg[2]
  -------------------------------------------------------------------
                         required time                         15.009    
                         arrival time                          -8.561    
  -------------------------------------------------------------------
                         slack                                  6.448    

Slack (MET) :             6.448ns  (required time - arrival time)
  Source:                 driver_sevenseg_component/output_component/w_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_sevenseg_component/output_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.323ns  (logic 0.828ns (24.915%)  route 2.495ns (75.085%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.635     5.238    driver_sevenseg_component/output_component/CLK
    SLICE_X43Y95         FDRE                                         r  driver_sevenseg_component/output_component/w_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.456     5.694 f  driver_sevenseg_component/output_component/w_counter_reg[3]/Q
                         net (fo=2, routed)           0.692     6.386    driver_sevenseg_component/output_component/w_counter_reg[3]
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.124     6.510 r  driver_sevenseg_component/output_component/output[3]_i_6/O
                         net (fo=1, routed)           0.663     7.173    driver_sevenseg_component/output_component/output[3]_i_6_n_0
    SLICE_X42Y96         LUT5 (Prop_lut5_I0_O)        0.124     7.297 f  driver_sevenseg_component/output_component/output[3]_i_5/O
                         net (fo=1, routed)           0.662     7.959    driver_sevenseg_component/output_component/output[3]_i_5_n_0
    SLICE_X42Y98         LUT6 (Prop_lut6_I5_O)        0.124     8.083 r  driver_sevenseg_component/output_component/output[3]_i_2/O
                         net (fo=5, routed)           0.478     8.561    driver_sevenseg_component/output_component_n_1
    SLICE_X42Y99         FDRE                                         r  driver_sevenseg_component/output_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.516    14.939    driver_sevenseg_component/CLK
    SLICE_X42Y99         FDRE                                         r  driver_sevenseg_component/output_reg[3]/C
                         clock pessimism              0.275    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X42Y99         FDRE (Setup_fdre_C_CE)      -0.169    15.009    driver_sevenseg_component/output_reg[3]
  -------------------------------------------------------------------
                         required time                         15.009    
                         arrival time                          -8.561    
  -------------------------------------------------------------------
                         slack                                  6.448    

Slack (MET) :             6.945ns  (required time - arrival time)
  Source:                 spi_component/prescaler_component/w_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_component/w_gated_sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.979ns  (logic 0.779ns (26.150%)  route 2.200ns (73.850%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.629     5.231    spi_component/prescaler_component/CLK
    SLICE_X14Y108        FDRE                                         r  spi_component/prescaler_component/w_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y108        FDRE (Prop_fdre_C_Q)         0.478     5.709 r  spi_component/prescaler_component/w_counter_reg[4]/Q
                         net (fo=4, routed)           2.200     7.909    spi_component/prescaler_component/Q[0]
    SLICE_X50Y96         LUT3 (Prop_lut3_I1_O)        0.301     8.210 r  spi_component/prescaler_component/w_gated_sclk_i_1/O
                         net (fo=1, routed)           0.000     8.210    spi_component/prescaler_component_n_1
    SLICE_X50Y96         FDRE                                         r  spi_component/w_gated_sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.511    14.934    spi_component/CLK
    SLICE_X50Y96         FDRE                                         r  spi_component/w_gated_sclk_reg/C
                         clock pessimism              0.180    15.114    
                         clock uncertainty           -0.035    15.078    
    SLICE_X50Y96         FDRE (Setup_fdre_C_D)        0.077    15.155    spi_component/w_gated_sclk_reg
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                          -8.210    
  -------------------------------------------------------------------
                         slack                                  6.945    

Slack (MET) :             7.261ns  (required time - arrival time)
  Source:                 delay_logic_component/counter_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_logic_component/counter_x_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.629ns  (logic 2.148ns (81.699%)  route 0.481ns (18.302%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.639     5.242    delay_logic_component/CLK
    SLICE_X39Y93         FDRE                                         r  delay_logic_component/counter_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDRE (Prop_fdre_C_Q)         0.456     5.698 r  delay_logic_component/counter_x_reg[1]/Q
                         net (fo=1, routed)           0.480     6.178    delay_logic_component/counter_x_reg_n_0_[1]
    SLICE_X39Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.852 r  delay_logic_component/counter_x_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.852    delay_logic_component/counter_x_reg[0]_i_1_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.966 r  delay_logic_component/counter_x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.966    delay_logic_component/counter_x_reg[4]_i_1_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.080 r  delay_logic_component/counter_x_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.080    delay_logic_component/counter_x_reg[8]_i_1_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.194 r  delay_logic_component/counter_x_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.194    delay_logic_component/counter_x_reg[12]_i_1_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.308 r  delay_logic_component/counter_x_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.308    delay_logic_component/counter_x_reg[16]_i_1_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.422 r  delay_logic_component/counter_x_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.422    delay_logic_component/counter_x_reg[20]_i_1_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.536 r  delay_logic_component/counter_x_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.537    delay_logic_component/counter_x_reg[24]_i_1_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.871 r  delay_logic_component/counter_x_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.871    delay_logic_component/counter_x_reg[28]_i_1_n_6
    SLICE_X39Y100        FDRE                                         r  delay_logic_component/counter_x_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.503    14.925    delay_logic_component/CLK
    SLICE_X39Y100        FDRE                                         r  delay_logic_component/counter_x_reg[29]/C
                         clock pessimism              0.180    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X39Y100        FDRE (Setup_fdre_C_D)        0.062    15.132    delay_logic_component/counter_x_reg[29]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                          -7.871    
  -------------------------------------------------------------------
                         slack                                  7.261    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 delay_logic_component/counter_x_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_logic_component/counter_x_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.569     1.488    delay_logic_component/CLK
    SLICE_X39Y99         FDRE                                         r  delay_logic_component/counter_x_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  delay_logic_component/counter_x_reg[27]/Q
                         net (fo=2, routed)           0.119     1.749    delay_logic_component/counter_x_reg[27]
    SLICE_X39Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.909 r  delay_logic_component/counter_x_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.909    delay_logic_component/counter_x_reg[24]_i_1_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.963 r  delay_logic_component/counter_x_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.963    delay_logic_component/counter_x_reg[28]_i_1_n_7
    SLICE_X39Y100        FDRE                                         r  delay_logic_component/counter_x_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.835     2.000    delay_logic_component/CLK
    SLICE_X39Y100        FDRE                                         r  delay_logic_component/counter_x_reg[28]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X39Y100        FDRE (Hold_fdre_C_D)         0.105     1.859    delay_logic_component/counter_x_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 delay_logic_component/counter_x_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_logic_component/counter_x_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.569     1.488    delay_logic_component/CLK
    SLICE_X39Y99         FDRE                                         r  delay_logic_component/counter_x_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  delay_logic_component/counter_x_reg[27]/Q
                         net (fo=2, routed)           0.119     1.749    delay_logic_component/counter_x_reg[27]
    SLICE_X39Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.909 r  delay_logic_component/counter_x_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.909    delay_logic_component/counter_x_reg[24]_i_1_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.999 r  delay_logic_component/counter_x_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.999    delay_logic_component/counter_x_reg[28]_i_1_n_6
    SLICE_X39Y100        FDRE                                         r  delay_logic_component/counter_x_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.835     2.000    delay_logic_component/CLK
    SLICE_X39Y100        FDRE                                         r  delay_logic_component/counter_x_reg[29]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X39Y100        FDRE (Hold_fdre_C_D)         0.105     1.859    delay_logic_component/counter_x_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 spi_component/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_component/w_gated_sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.231ns (36.764%)  route 0.397ns (63.236%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.564     1.483    spi_component/CLK
    SLICE_X52Y95         FDRE                                         r  spi_component/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.141     1.624 f  spi_component/FSM_sequential_state_reg[0]/Q
                         net (fo=6, routed)           0.243     1.868    spi_component/state[0]
    SLICE_X50Y96         LUT3 (Prop_lut3_I1_O)        0.045     1.913 r  spi_component/o_slave_select_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.154     2.067    spi_component/prescaler_component/o_slave_select_OBUF
    SLICE_X50Y96         LUT3 (Prop_lut3_I0_O)        0.045     2.112 r  spi_component/prescaler_component/w_gated_sclk_i_1/O
                         net (fo=1, routed)           0.000     2.112    spi_component/prescaler_component_n_1
    SLICE_X50Y96         FDRE                                         r  spi_component/w_gated_sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.835     2.000    spi_component/CLK
    SLICE_X50Y96         FDRE                                         r  spi_component/w_gated_sclk_reg/C
                         clock pessimism             -0.250     1.749    
    SLICE_X50Y96         FDRE (Hold_fdre_C_D)         0.120     1.869    spi_component/w_gated_sclk_reg
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 delay_logic_component/counter_x_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_logic_component/counter_x_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.568     1.487    delay_logic_component/CLK
    SLICE_X39Y95         FDRE                                         r  delay_logic_component/counter_x_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y95         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  delay_logic_component/counter_x_reg[11]/Q
                         net (fo=1, routed)           0.108     1.737    delay_logic_component/counter_x_reg_n_0_[11]
    SLICE_X39Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.845 r  delay_logic_component/counter_x_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.845    delay_logic_component/counter_x_reg[8]_i_1_n_4
    SLICE_X39Y95         FDRE                                         r  delay_logic_component/counter_x_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.840     2.005    delay_logic_component/CLK
    SLICE_X39Y95         FDRE                                         r  delay_logic_component/counter_x_reg[11]/C
                         clock pessimism             -0.517     1.487    
    SLICE_X39Y95         FDRE (Hold_fdre_C_D)         0.105     1.592    delay_logic_component/counter_x_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 delay_logic_component/counter_x_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_logic_component/counter_x_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.568     1.487    delay_logic_component/CLK
    SLICE_X39Y96         FDRE                                         r  delay_logic_component/counter_x_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  delay_logic_component/counter_x_reg[15]/Q
                         net (fo=1, routed)           0.108     1.737    delay_logic_component/counter_x_reg_n_0_[15]
    SLICE_X39Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.845 r  delay_logic_component/counter_x_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.845    delay_logic_component/counter_x_reg[12]_i_1_n_4
    SLICE_X39Y96         FDRE                                         r  delay_logic_component/counter_x_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.840     2.005    delay_logic_component/CLK
    SLICE_X39Y96         FDRE                                         r  delay_logic_component/counter_x_reg[15]/C
                         clock pessimism             -0.517     1.487    
    SLICE_X39Y96         FDRE (Hold_fdre_C_D)         0.105     1.592    delay_logic_component/counter_x_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 delay_logic_component/counter_x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_logic_component/counter_x_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.568     1.487    delay_logic_component/CLK
    SLICE_X39Y93         FDRE                                         r  delay_logic_component/counter_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  delay_logic_component/counter_x_reg[3]/Q
                         net (fo=1, routed)           0.108     1.737    delay_logic_component/counter_x_reg_n_0_[3]
    SLICE_X39Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.845 r  delay_logic_component/counter_x_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.845    delay_logic_component/counter_x_reg[0]_i_1_n_4
    SLICE_X39Y93         FDRE                                         r  delay_logic_component/counter_x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.840     2.005    delay_logic_component/CLK
    SLICE_X39Y93         FDRE                                         r  delay_logic_component/counter_x_reg[3]/C
                         clock pessimism             -0.517     1.487    
    SLICE_X39Y93         FDRE (Hold_fdre_C_D)         0.105     1.592    delay_logic_component/counter_x_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 delay_logic_component/counter_x_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_logic_component/counter_x_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.568     1.487    delay_logic_component/CLK
    SLICE_X39Y94         FDRE                                         r  delay_logic_component/counter_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  delay_logic_component/counter_x_reg[7]/Q
                         net (fo=1, routed)           0.108     1.737    delay_logic_component/counter_x_reg_n_0_[7]
    SLICE_X39Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.845 r  delay_logic_component/counter_x_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.845    delay_logic_component/counter_x_reg[4]_i_1_n_4
    SLICE_X39Y94         FDRE                                         r  delay_logic_component/counter_x_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.840     2.005    delay_logic_component/CLK
    SLICE_X39Y94         FDRE                                         r  delay_logic_component/counter_x_reg[7]/C
                         clock pessimism             -0.517     1.487    
    SLICE_X39Y94         FDRE (Hold_fdre_C_D)         0.105     1.592    delay_logic_component/counter_x_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 delay_logic_component/counter_x_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_logic_component/counter_x_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.569     1.488    delay_logic_component/CLK
    SLICE_X39Y97         FDRE                                         r  delay_logic_component/counter_x_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y97         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  delay_logic_component/counter_x_reg[19]/Q
                         net (fo=1, routed)           0.108     1.738    delay_logic_component/counter_x_reg_n_0_[19]
    SLICE_X39Y97         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.846 r  delay_logic_component/counter_x_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.846    delay_logic_component/counter_x_reg[16]_i_1_n_4
    SLICE_X39Y97         FDRE                                         r  delay_logic_component/counter_x_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.841     2.006    delay_logic_component/CLK
    SLICE_X39Y97         FDRE                                         r  delay_logic_component/counter_x_reg[19]/C
                         clock pessimism             -0.517     1.488    
    SLICE_X39Y97         FDRE (Hold_fdre_C_D)         0.105     1.593    delay_logic_component/counter_x_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 delay_logic_component/counter_x_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_logic_component/counter_x_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.569     1.488    delay_logic_component/CLK
    SLICE_X39Y98         FDRE                                         r  delay_logic_component/counter_x_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  delay_logic_component/counter_x_reg[23]/Q
                         net (fo=1, routed)           0.108     1.738    delay_logic_component/counter_x_reg_n_0_[23]
    SLICE_X39Y98         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.846 r  delay_logic_component/counter_x_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.846    delay_logic_component/counter_x_reg[20]_i_1_n_4
    SLICE_X39Y98         FDRE                                         r  delay_logic_component/counter_x_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.841     2.006    delay_logic_component/CLK
    SLICE_X39Y98         FDRE                                         r  delay_logic_component/counter_x_reg[23]/C
                         clock pessimism             -0.517     1.488    
    SLICE_X39Y98         FDRE (Hold_fdre_C_D)         0.105     1.593    delay_logic_component/counter_x_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 delay_logic_component/counter_x_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_logic_component/counter_x_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.568     1.487    delay_logic_component/CLK
    SLICE_X39Y96         FDRE                                         r  delay_logic_component/counter_x_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  delay_logic_component/counter_x_reg[12]/Q
                         net (fo=1, routed)           0.105     1.734    delay_logic_component/counter_x_reg_n_0_[12]
    SLICE_X39Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.849 r  delay_logic_component/counter_x_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.849    delay_logic_component/counter_x_reg[12]_i_1_n_7
    SLICE_X39Y96         FDRE                                         r  delay_logic_component/counter_x_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.840     2.005    delay_logic_component/CLK
    SLICE_X39Y96         FDRE                                         r  delay_logic_component/counter_x_reg[12]/C
                         clock pessimism             -0.517     1.487    
    SLICE_X39Y96         FDRE (Hold_fdre_C_D)         0.105     1.592    delay_logic_component/counter_x_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y93    delay_logic_component/counter_x_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y95    delay_logic_component/counter_x_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y95    delay_logic_component/counter_x_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y96    delay_logic_component/counter_x_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y96    delay_logic_component/counter_x_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y96    delay_logic_component/counter_x_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y96    delay_logic_component/counter_x_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y97    delay_logic_component/counter_x_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y97    delay_logic_component/counter_x_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y95    driver_sevenseg_component/output_component/w_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y95    driver_sevenseg_component/output_component/w_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y95    driver_sevenseg_component/output_component/w_counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y95    driver_sevenseg_component/output_component/w_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y96    driver_sevenseg_component/output_component/w_counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y96    driver_sevenseg_component/output_component/w_counter_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y96    driver_sevenseg_component/output_component/w_counter_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y96    driver_sevenseg_component/output_component/w_counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    spi_component/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    spi_component/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y100   delay_logic_component/counter_x_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y100   delay_logic_component/counter_x_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y93    delay_logic_component/counter_x_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y93    delay_logic_component/counter_x_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y95    delay_logic_component/counter_x_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y95    delay_logic_component/counter_x_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y95    delay_logic_component/counter_x_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y95    delay_logic_component/counter_x_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y96    delay_logic_component/counter_x_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y96    delay_logic_component/counter_x_reg[12]/C



