{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1678460869419 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678460869420 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 10 11:37:49 2023 " "Processing started: Fri Mar 10 11:37:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678460869420 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678460869420 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off light -c light " "Command: quartus_map --read_settings_files=on --write_settings_files=off light -c light" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678460869420 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1678460869924 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1678460869925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "light.vhd 2 1 " "Found 2 design units, including 1 entities, in source file light.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 light-LogicFunction " "Found design unit 1: light-LogicFunction" {  } { { "light.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/lab4/introtutorial/light.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678460880361 ""} { "Info" "ISGN_ENTITY_NAME" "1 light " "Found entity 1: light" {  } { { "light.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/lab4/introtutorial/light.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678460880361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678460880361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegDecoder-behavioral " "Found design unit 1: SevenSegDecoder-behavioral" {  } { { "SevenSegDecoder.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/lab4/introtutorial/SevenSegDecoder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678460880363 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegDecoder " "Found entity 1: SevenSegDecoder" {  } { { "SevenSegDecoder.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/lab4/introtutorial/SevenSegDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678460880363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678460880363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toplevel-top " "Found design unit 1: toplevel-top" {  } { { "output_files/toplevel.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/lab4/introtutorial/output_files/toplevel.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678460880364 ""} { "Info" "ISGN_ENTITY_NAME" "1 toplevel " "Found entity 1: toplevel" {  } { { "output_files/toplevel.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/lab4/introtutorial/output_files/toplevel.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678460880364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678460880364 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "toplevel " "Elaborating entity \"toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1678460880389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegDecoder SevenSegDecoder:Decoder1 " "Elaborating entity \"SevenSegDecoder\" for hierarchy \"SevenSegDecoder:Decoder1\"" {  } { { "output_files/toplevel.vhd" "Decoder1" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/lab4/introtutorial/output_files/toplevel.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678460880400 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "output_files/toplevel.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/lab4/introtutorial/output_files/toplevel.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678460880934 "|toplevel|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "output_files/toplevel.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/lab4/introtutorial/output_files/toplevel.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678460880934 "|toplevel|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "output_files/toplevel.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/lab4/introtutorial/output_files/toplevel.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678460880934 "|toplevel|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "output_files/toplevel.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/lab4/introtutorial/output_files/toplevel.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678460880934 "|toplevel|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "output_files/toplevel.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/lab4/introtutorial/output_files/toplevel.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678460880934 "|toplevel|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "output_files/toplevel.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/lab4/introtutorial/output_files/toplevel.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678460880934 "|toplevel|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "output_files/toplevel.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/lab4/introtutorial/output_files/toplevel.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678460880934 "|toplevel|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "output_files/toplevel.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/lab4/introtutorial/output_files/toplevel.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678460880934 "|toplevel|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "output_files/toplevel.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/lab4/introtutorial/output_files/toplevel.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678460880934 "|toplevel|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "output_files/toplevel.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/lab4/introtutorial/output_files/toplevel.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678460880934 "|toplevel|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "output_files/toplevel.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/lab4/introtutorial/output_files/toplevel.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678460880934 "|toplevel|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "output_files/toplevel.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/lab4/introtutorial/output_files/toplevel.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678460880934 "|toplevel|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "output_files/toplevel.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/lab4/introtutorial/output_files/toplevel.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678460880934 "|toplevel|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "output_files/toplevel.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/lab4/introtutorial/output_files/toplevel.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678460880934 "|toplevel|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "output_files/toplevel.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/lab4/introtutorial/output_files/toplevel.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678460880934 "|toplevel|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "output_files/toplevel.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/lab4/introtutorial/output_files/toplevel.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678460880934 "|toplevel|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "output_files/toplevel.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/lab4/introtutorial/output_files/toplevel.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678460880934 "|toplevel|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "output_files/toplevel.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/lab4/introtutorial/output_files/toplevel.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678460880934 "|toplevel|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "output_files/toplevel.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/lab4/introtutorial/output_files/toplevel.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678460880934 "|toplevel|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "output_files/toplevel.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/lab4/introtutorial/output_files/toplevel.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678460880934 "|toplevel|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "output_files/toplevel.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/lab4/introtutorial/output_files/toplevel.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678460880934 "|toplevel|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "output_files/toplevel.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/lab4/introtutorial/output_files/toplevel.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678460880934 "|toplevel|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "output_files/toplevel.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/lab4/introtutorial/output_files/toplevel.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678460880934 "|toplevel|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "output_files/toplevel.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/lab4/introtutorial/output_files/toplevel.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678460880934 "|toplevel|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "output_files/toplevel.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/lab4/introtutorial/output_files/toplevel.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678460880934 "|toplevel|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "output_files/toplevel.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/lab4/introtutorial/output_files/toplevel.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678460880934 "|toplevel|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "output_files/toplevel.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/lab4/introtutorial/output_files/toplevel.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678460880934 "|toplevel|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "output_files/toplevel.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/lab4/introtutorial/output_files/toplevel.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678460880934 "|toplevel|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "output_files/toplevel.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/lab4/introtutorial/output_files/toplevel.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678460880934 "|toplevel|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "output_files/toplevel.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/lab4/introtutorial/output_files/toplevel.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678460880934 "|toplevel|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "output_files/toplevel.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/lab4/introtutorial/output_files/toplevel.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678460880934 "|toplevel|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "output_files/toplevel.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/lab4/introtutorial/output_files/toplevel.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678460880934 "|toplevel|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "output_files/toplevel.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/lab4/introtutorial/output_files/toplevel.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678460880934 "|toplevel|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "output_files/toplevel.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/lab4/introtutorial/output_files/toplevel.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678460880934 "|toplevel|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "output_files/toplevel.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/lab4/introtutorial/output_files/toplevel.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678460880934 "|toplevel|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "output_files/toplevel.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/lab4/introtutorial/output_files/toplevel.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678460880934 "|toplevel|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "output_files/toplevel.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/lab4/introtutorial/output_files/toplevel.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678460880934 "|toplevel|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "output_files/toplevel.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/lab4/introtutorial/output_files/toplevel.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678460880934 "|toplevel|HEX5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1678460880934 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1678460881006 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1678460881422 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678460881422 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "output_files/toplevel.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/lab4/introtutorial/output_files/toplevel.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678460881462 "|toplevel|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "output_files/toplevel.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/lab4/introtutorial/output_files/toplevel.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678460881462 "|toplevel|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "output_files/toplevel.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/lab4/introtutorial/output_files/toplevel.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678460881462 "|toplevel|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "output_files/toplevel.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/lab4/introtutorial/output_files/toplevel.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678460881462 "|toplevel|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "output_files/toplevel.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/lab4/introtutorial/output_files/toplevel.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678460881462 "|toplevel|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "output_files/toplevel.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/lab4/introtutorial/output_files/toplevel.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678460881462 "|toplevel|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1678460881462 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "80 " "Implemented 80 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1678460881463 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1678460881463 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14 " "Implemented 14 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1678460881463 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1678460881463 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4870 " "Peak virtual memory: 4870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678460881489 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 10 11:38:01 2023 " "Processing ended: Fri Mar 10 11:38:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678460881489 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678460881489 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678460881489 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1678460881489 ""}
