Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Dec 22 08:33:57 2021
| Host         : sbgat401 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_vhdl_timing_summary_routed.rpt -pb top_vhdl_timing_summary_routed.pb -rpx top_vhdl_timing_summary_routed.rpx -warn_on_violation
| Design       : top_vhdl
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 281 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     31.464        0.000                      0                  788        0.019        0.000                      0                  788        3.000        0.000                       0                   277  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk                     {0.000 5.000}      10.000          100.000         
  axis_clk_clk_wiz_0    {0.000 22.134}     44.267          22.590          
  clkfbout_clk_wiz_0    {0.000 30.000}     60.000          16.667          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  axis_clk_clk_wiz_0_1  {0.000 22.134}     44.267          22.590          
  clkfbout_clk_wiz_0_1  {0.000 30.000}     60.000          16.667          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  axis_clk_clk_wiz_0         31.464        0.000                      0                  788        0.232        0.000                      0                  788       21.634        0.000                       0                   273  
  clkfbout_clk_wiz_0                                                                                                                                                     40.000        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  axis_clk_clk_wiz_0_1       31.472        0.000                      0                  788        0.232        0.000                      0                  788       21.634        0.000                       0                   273  
  clkfbout_clk_wiz_0_1                                                                                                                                                   40.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
axis_clk_clk_wiz_0_1  axis_clk_clk_wiz_0         31.464        0.000                      0                  788        0.019        0.000                      0                  788  
axis_clk_clk_wiz_0    axis_clk_clk_wiz_0_1       31.464        0.000                      0                  788        0.019        0.000                      0                  788  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  axis_clk_clk_wiz_0
  To Clock:  axis_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.464ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.634ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.464ns  (required time - arrival time)
  Source:                 m_vc/sw_sync_r_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/__7/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.214ns  (logic 4.094ns (33.519%)  route 8.120ns (66.481%))
  Logic Levels:           12  (CARRY4=9 LUT2=2 LUT5=1)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 42.843 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.546    -0.921    m_vc/axis_clk
    SLICE_X10Y67         FDRE                                         r  m_vc/sw_sync_r_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y67         FDRE (Prop_fdre_C_Q)         0.518    -0.403 r  m_vc/sw_sync_r_reg[2][3]/Q
                         net (fo=34, routed)          2.758     2.355    m_vc/sw_sync[3]
    SLICE_X13Y64         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     2.753 r  m_vc/_i_44/CO[3]
                         net (fo=1, routed)           0.000     2.753    m_vc/_i_44_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.867 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000     2.867    m_vc/_i_42_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.981 r  m_vc/_i_40/CO[3]
                         net (fo=1, routed)           0.000     2.981    m_vc/_i_40_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.294 r  m_vc/_i_38/O[3]
                         net (fo=5, routed)           1.284     4.578    m_vc/_i_38_n_4
    SLICE_X10Y66         LUT2 (Prop_lut2_I1_O)        0.306     4.884 r  m_vc/_i_87/O
                         net (fo=1, routed)           0.000     4.884    m_vc/_i_87_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.397 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000     5.397    m_vc/_i_73_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.514 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000     5.514    m_vc/_i_63_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.837 r  m_vc/_i_52/O[1]
                         net (fo=3, routed)           1.160     6.997    m_vc/_i_52_n_6
    SLICE_X14Y68         LUT2 (Prop_lut2_I0_O)        0.306     7.303 r  m_vc/_i_61/O
                         net (fo=1, routed)           0.000     7.303    m_vc/_i_61_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.836 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.836    m_vc/_i_45_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.065 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          1.479     9.544    m_vc/_i_34_n_1
    SLICE_X12Y64         LUT5 (Prop_lut5_I1_O)        0.310     9.854 r  m_vc/_i_32/O
                         net (fo=6, routed)           1.439    11.293    m_vc/B[0]
    DSP48_X0Y22          DSP48E1                                      r  m_vc/__7/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.527    42.843    m_vc/axis_clk
    DSP48_X0Y22          DSP48E1                                      r  m_vc/__7/CLK
                         clock pessimism              0.577    43.420    
                         clock uncertainty           -0.213    43.207    
    DSP48_X0Y22          DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -0.450    42.757    m_vc/__7
  -------------------------------------------------------------------
                         required time                         42.757    
                         arrival time                         -11.293    
  -------------------------------------------------------------------
                         slack                                 31.464    

Slack (MET) :             31.525ns  (required time - arrival time)
  Source:                 m_vc/sw_sync_r_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/__5/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.153ns  (logic 4.094ns (33.686%)  route 8.059ns (66.314%))
  Logic Levels:           12  (CARRY4=9 LUT2=2 LUT5=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 42.844 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.546    -0.921    m_vc/axis_clk
    SLICE_X10Y67         FDRE                                         r  m_vc/sw_sync_r_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y67         FDRE (Prop_fdre_C_Q)         0.518    -0.403 r  m_vc/sw_sync_r_reg[2][3]/Q
                         net (fo=34, routed)          2.758     2.355    m_vc/sw_sync[3]
    SLICE_X13Y64         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     2.753 r  m_vc/_i_44/CO[3]
                         net (fo=1, routed)           0.000     2.753    m_vc/_i_44_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.867 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000     2.867    m_vc/_i_42_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.981 r  m_vc/_i_40/CO[3]
                         net (fo=1, routed)           0.000     2.981    m_vc/_i_40_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.294 r  m_vc/_i_38/O[3]
                         net (fo=5, routed)           1.284     4.578    m_vc/_i_38_n_4
    SLICE_X10Y66         LUT2 (Prop_lut2_I1_O)        0.306     4.884 r  m_vc/_i_87/O
                         net (fo=1, routed)           0.000     4.884    m_vc/_i_87_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.397 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000     5.397    m_vc/_i_73_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.514 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000     5.514    m_vc/_i_63_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.837 r  m_vc/_i_52/O[1]
                         net (fo=3, routed)           1.160     6.997    m_vc/_i_52_n_6
    SLICE_X14Y68         LUT2 (Prop_lut2_I0_O)        0.306     7.303 r  m_vc/_i_61/O
                         net (fo=1, routed)           0.000     7.303    m_vc/_i_61_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.836 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.836    m_vc/_i_45_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.065 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          1.195     9.260    m_vc/_i_34_n_1
    SLICE_X12Y64         LUT5 (Prop_lut5_I1_O)        0.310     9.570 r  m_vc/_i_29/O
                         net (fo=6, routed)           1.663    11.232    m_vc/B[3]
    DSP48_X0Y20          DSP48E1                                      r  m_vc/__5/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.528    42.844    m_vc/axis_clk
    DSP48_X0Y20          DSP48E1                                      r  m_vc/__5/CLK
                         clock pessimism              0.577    43.421    
                         clock uncertainty           -0.213    43.208    
    DSP48_X0Y20          DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -0.450    42.758    m_vc/__5
  -------------------------------------------------------------------
                         required time                         42.758    
                         arrival time                         -11.232    
  -------------------------------------------------------------------
                         slack                                 31.525    

Slack (MET) :             31.555ns  (required time - arrival time)
  Source:                 m_vc/sw_sync_r_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/__5/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.124ns  (logic 4.094ns (33.769%)  route 8.030ns (66.231%))
  Logic Levels:           12  (CARRY4=9 LUT2=2 LUT5=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 42.844 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.546    -0.921    m_vc/axis_clk
    SLICE_X10Y67         FDRE                                         r  m_vc/sw_sync_r_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y67         FDRE (Prop_fdre_C_Q)         0.518    -0.403 r  m_vc/sw_sync_r_reg[2][3]/Q
                         net (fo=34, routed)          2.758     2.355    m_vc/sw_sync[3]
    SLICE_X13Y64         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     2.753 r  m_vc/_i_44/CO[3]
                         net (fo=1, routed)           0.000     2.753    m_vc/_i_44_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.867 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000     2.867    m_vc/_i_42_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.981 r  m_vc/_i_40/CO[3]
                         net (fo=1, routed)           0.000     2.981    m_vc/_i_40_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.294 r  m_vc/_i_38/O[3]
                         net (fo=5, routed)           1.284     4.578    m_vc/_i_38_n_4
    SLICE_X10Y66         LUT2 (Prop_lut2_I1_O)        0.306     4.884 r  m_vc/_i_87/O
                         net (fo=1, routed)           0.000     4.884    m_vc/_i_87_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.397 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000     5.397    m_vc/_i_73_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.514 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000     5.514    m_vc/_i_63_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.837 r  m_vc/_i_52/O[1]
                         net (fo=3, routed)           1.160     6.997    m_vc/_i_52_n_6
    SLICE_X14Y68         LUT2 (Prop_lut2_I0_O)        0.306     7.303 r  m_vc/_i_61/O
                         net (fo=1, routed)           0.000     7.303    m_vc/_i_61_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.836 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.836    m_vc/_i_45_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.065 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          1.479     9.544    m_vc/_i_34_n_1
    SLICE_X12Y64         LUT5 (Prop_lut5_I1_O)        0.310     9.854 r  m_vc/_i_32/O
                         net (fo=6, routed)           1.349    11.203    m_vc/B[0]
    DSP48_X0Y20          DSP48E1                                      r  m_vc/__5/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.528    42.844    m_vc/axis_clk
    DSP48_X0Y20          DSP48E1                                      r  m_vc/__5/CLK
                         clock pessimism              0.577    43.421    
                         clock uncertainty           -0.213    43.208    
    DSP48_X0Y20          DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -0.450    42.758    m_vc/__5
  -------------------------------------------------------------------
                         required time                         42.758    
                         arrival time                         -11.203    
  -------------------------------------------------------------------
                         slack                                 31.555    

Slack (MET) :             31.607ns  (required time - arrival time)
  Source:                 m_vc/sw_sync_r_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/__6/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.071ns  (logic 4.094ns (33.917%)  route 7.977ns (66.083%))
  Logic Levels:           12  (CARRY4=9 LUT2=2 LUT5=1)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 42.843 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.546    -0.921    m_vc/axis_clk
    SLICE_X10Y67         FDRE                                         r  m_vc/sw_sync_r_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y67         FDRE (Prop_fdre_C_Q)         0.518    -0.403 r  m_vc/sw_sync_r_reg[2][3]/Q
                         net (fo=34, routed)          2.758     2.355    m_vc/sw_sync[3]
    SLICE_X13Y64         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     2.753 r  m_vc/_i_44/CO[3]
                         net (fo=1, routed)           0.000     2.753    m_vc/_i_44_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.867 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000     2.867    m_vc/_i_42_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.981 r  m_vc/_i_40/CO[3]
                         net (fo=1, routed)           0.000     2.981    m_vc/_i_40_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.294 r  m_vc/_i_38/O[3]
                         net (fo=5, routed)           1.284     4.578    m_vc/_i_38_n_4
    SLICE_X10Y66         LUT2 (Prop_lut2_I1_O)        0.306     4.884 r  m_vc/_i_87/O
                         net (fo=1, routed)           0.000     4.884    m_vc/_i_87_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.397 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000     5.397    m_vc/_i_73_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.514 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000     5.514    m_vc/_i_63_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.837 r  m_vc/_i_52/O[1]
                         net (fo=3, routed)           1.160     6.997    m_vc/_i_52_n_6
    SLICE_X14Y68         LUT2 (Prop_lut2_I0_O)        0.306     7.303 r  m_vc/_i_61/O
                         net (fo=1, routed)           0.000     7.303    m_vc/_i_61_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.836 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.836    m_vc/_i_45_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.065 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          0.837     8.902    m_vc/_i_34_n_1
    SLICE_X15Y70         LUT5 (Prop_lut5_I1_O)        0.310     9.212 r  m_vc/__1_i_2/O
                         net (fo=4, routed)           1.938    11.150    m_vc/__1_i_2_n_0
    DSP48_X0Y21          DSP48E1                                      r  m_vc/__6/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.527    42.843    m_vc/axis_clk
    DSP48_X0Y21          DSP48E1                                      r  m_vc/__6/CLK
                         clock pessimism              0.577    43.420    
                         clock uncertainty           -0.213    43.207    
    DSP48_X0Y21          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.450    42.757    m_vc/__6
  -------------------------------------------------------------------
                         required time                         42.757    
                         arrival time                         -11.150    
  -------------------------------------------------------------------
                         slack                                 31.607    

Slack (MET) :             31.607ns  (required time - arrival time)
  Source:                 m_vc/sw_sync_r_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/__6/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.071ns  (logic 4.094ns (33.917%)  route 7.977ns (66.083%))
  Logic Levels:           12  (CARRY4=9 LUT2=2 LUT5=1)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 42.843 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.546    -0.921    m_vc/axis_clk
    SLICE_X10Y67         FDRE                                         r  m_vc/sw_sync_r_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y67         FDRE (Prop_fdre_C_Q)         0.518    -0.403 r  m_vc/sw_sync_r_reg[2][3]/Q
                         net (fo=34, routed)          2.758     2.355    m_vc/sw_sync[3]
    SLICE_X13Y64         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     2.753 r  m_vc/_i_44/CO[3]
                         net (fo=1, routed)           0.000     2.753    m_vc/_i_44_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.867 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000     2.867    m_vc/_i_42_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.981 r  m_vc/_i_40/CO[3]
                         net (fo=1, routed)           0.000     2.981    m_vc/_i_40_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.294 r  m_vc/_i_38/O[3]
                         net (fo=5, routed)           1.284     4.578    m_vc/_i_38_n_4
    SLICE_X10Y66         LUT2 (Prop_lut2_I1_O)        0.306     4.884 r  m_vc/_i_87/O
                         net (fo=1, routed)           0.000     4.884    m_vc/_i_87_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.397 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000     5.397    m_vc/_i_73_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.514 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000     5.514    m_vc/_i_63_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.837 r  m_vc/_i_52/O[1]
                         net (fo=3, routed)           1.160     6.997    m_vc/_i_52_n_6
    SLICE_X14Y68         LUT2 (Prop_lut2_I0_O)        0.306     7.303 r  m_vc/_i_61/O
                         net (fo=1, routed)           0.000     7.303    m_vc/_i_61_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.836 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.836    m_vc/_i_45_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.065 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          0.923     8.988    m_vc/_i_34_n_1
    SLICE_X14Y70         LUT5 (Prop_lut5_I1_O)        0.310     9.298 r  m_vc/__1_i_3/O
                         net (fo=4, routed)           1.852    11.150    m_vc/__1_i_3_n_0
    DSP48_X0Y21          DSP48E1                                      r  m_vc/__6/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.527    42.843    m_vc/axis_clk
    DSP48_X0Y21          DSP48E1                                      r  m_vc/__6/CLK
                         clock pessimism              0.577    43.420    
                         clock uncertainty           -0.213    43.207    
    DSP48_X0Y21          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.450    42.757    m_vc/__6
  -------------------------------------------------------------------
                         required time                         42.757    
                         arrival time                         -11.150    
  -------------------------------------------------------------------
                         slack                                 31.607    

Slack (MET) :             31.675ns  (required time - arrival time)
  Source:                 m_vc/sw_sync_r_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/__0/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.988ns  (logic 4.094ns (34.151%)  route 7.894ns (65.849%))
  Logic Levels:           12  (CARRY4=9 LUT2=2 LUT5=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 42.828 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.546    -0.921    m_vc/axis_clk
    SLICE_X10Y67         FDRE                                         r  m_vc/sw_sync_r_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y67         FDRE (Prop_fdre_C_Q)         0.518    -0.403 r  m_vc/sw_sync_r_reg[2][3]/Q
                         net (fo=34, routed)          2.758     2.355    m_vc/sw_sync[3]
    SLICE_X13Y64         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     2.753 r  m_vc/_i_44/CO[3]
                         net (fo=1, routed)           0.000     2.753    m_vc/_i_44_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.867 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000     2.867    m_vc/_i_42_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.981 r  m_vc/_i_40/CO[3]
                         net (fo=1, routed)           0.000     2.981    m_vc/_i_40_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.294 r  m_vc/_i_38/O[3]
                         net (fo=5, routed)           1.284     4.578    m_vc/_i_38_n_4
    SLICE_X10Y66         LUT2 (Prop_lut2_I1_O)        0.306     4.884 r  m_vc/_i_87/O
                         net (fo=1, routed)           0.000     4.884    m_vc/_i_87_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.397 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000     5.397    m_vc/_i_73_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.514 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000     5.514    m_vc/_i_63_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.837 r  m_vc/_i_52/O[1]
                         net (fo=3, routed)           1.160     6.997    m_vc/_i_52_n_6
    SLICE_X14Y68         LUT2 (Prop_lut2_I0_O)        0.306     7.303 r  m_vc/_i_61/O
                         net (fo=1, routed)           0.000     7.303    m_vc/_i_61_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.836 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.836    m_vc/_i_45_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.065 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          1.479     9.544    m_vc/_i_34_n_1
    SLICE_X12Y64         LUT5 (Prop_lut5_I1_O)        0.310     9.854 r  m_vc/_i_32/O
                         net (fo=6, routed)           1.213    11.067    m_vc/B[0]
    DSP48_X0Y29          DSP48E1                                      r  m_vc/__0/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.512    42.828    m_vc/axis_clk
    DSP48_X0Y29          DSP48E1                                      r  m_vc/__0/CLK
                         clock pessimism              0.577    43.405    
                         clock uncertainty           -0.213    43.192    
    DSP48_X0Y29          DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -0.450    42.742    m_vc/__0
  -------------------------------------------------------------------
                         required time                         42.742    
                         arrival time                         -11.067    
  -------------------------------------------------------------------
                         slack                                 31.675    

Slack (MET) :             31.747ns  (required time - arrival time)
  Source:                 m_vc/sw_sync_r_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/__6/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.931ns  (logic 4.094ns (34.315%)  route 7.837ns (65.685%))
  Logic Levels:           12  (CARRY4=9 LUT2=2 LUT5=1)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 42.843 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.546    -0.921    m_vc/axis_clk
    SLICE_X10Y67         FDRE                                         r  m_vc/sw_sync_r_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y67         FDRE (Prop_fdre_C_Q)         0.518    -0.403 r  m_vc/sw_sync_r_reg[2][3]/Q
                         net (fo=34, routed)          2.758     2.355    m_vc/sw_sync[3]
    SLICE_X13Y64         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     2.753 r  m_vc/_i_44/CO[3]
                         net (fo=1, routed)           0.000     2.753    m_vc/_i_44_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.867 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000     2.867    m_vc/_i_42_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.981 r  m_vc/_i_40/CO[3]
                         net (fo=1, routed)           0.000     2.981    m_vc/_i_40_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.294 r  m_vc/_i_38/O[3]
                         net (fo=5, routed)           1.284     4.578    m_vc/_i_38_n_4
    SLICE_X10Y66         LUT2 (Prop_lut2_I1_O)        0.306     4.884 r  m_vc/_i_87/O
                         net (fo=1, routed)           0.000     4.884    m_vc/_i_87_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.397 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000     5.397    m_vc/_i_73_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.514 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000     5.514    m_vc/_i_63_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.837 r  m_vc/_i_52/O[1]
                         net (fo=3, routed)           1.160     6.997    m_vc/_i_52_n_6
    SLICE_X14Y68         LUT2 (Prop_lut2_I0_O)        0.306     7.303 r  m_vc/_i_61/O
                         net (fo=1, routed)           0.000     7.303    m_vc/_i_61_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.836 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.836    m_vc/_i_45_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.065 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          1.032     9.097    m_vc/_i_34_n_1
    SLICE_X13Y71         LUT5 (Prop_lut5_I1_O)        0.310     9.407 r  m_vc/__1_i_4/O
                         net (fo=4, routed)           1.603    11.010    m_vc/__1_i_4_n_0
    DSP48_X0Y21          DSP48E1                                      r  m_vc/__6/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.527    42.843    m_vc/axis_clk
    DSP48_X0Y21          DSP48E1                                      r  m_vc/__6/CLK
                         clock pessimism              0.577    43.420    
                         clock uncertainty           -0.213    43.207    
    DSP48_X0Y21          DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -0.450    42.757    m_vc/__6
  -------------------------------------------------------------------
                         required time                         42.757    
                         arrival time                         -11.010    
  -------------------------------------------------------------------
                         slack                                 31.747    

Slack (MET) :             31.784ns  (required time - arrival time)
  Source:                 m_vc/sw_sync_r_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/__5/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.894ns  (logic 4.094ns (34.420%)  route 7.800ns (65.580%))
  Logic Levels:           12  (CARRY4=9 LUT2=2 LUT5=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 42.844 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.546    -0.921    m_vc/axis_clk
    SLICE_X10Y67         FDRE                                         r  m_vc/sw_sync_r_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y67         FDRE (Prop_fdre_C_Q)         0.518    -0.403 r  m_vc/sw_sync_r_reg[2][3]/Q
                         net (fo=34, routed)          2.758     2.355    m_vc/sw_sync[3]
    SLICE_X13Y64         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     2.753 r  m_vc/_i_44/CO[3]
                         net (fo=1, routed)           0.000     2.753    m_vc/_i_44_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.867 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000     2.867    m_vc/_i_42_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.981 r  m_vc/_i_40/CO[3]
                         net (fo=1, routed)           0.000     2.981    m_vc/_i_40_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.294 r  m_vc/_i_38/O[3]
                         net (fo=5, routed)           1.284     4.578    m_vc/_i_38_n_4
    SLICE_X10Y66         LUT2 (Prop_lut2_I1_O)        0.306     4.884 r  m_vc/_i_87/O
                         net (fo=1, routed)           0.000     4.884    m_vc/_i_87_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.397 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000     5.397    m_vc/_i_73_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.514 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000     5.514    m_vc/_i_63_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.837 r  m_vc/_i_52/O[1]
                         net (fo=3, routed)           1.160     6.997    m_vc/_i_52_n_6
    SLICE_X14Y68         LUT2 (Prop_lut2_I0_O)        0.306     7.303 r  m_vc/_i_61/O
                         net (fo=1, routed)           0.000     7.303    m_vc/_i_61_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.836 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.836    m_vc/_i_45_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.065 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          1.031     9.096    m_vc/_i_34_n_1
    SLICE_X15Y66         LUT5 (Prop_lut5_I1_O)        0.310     9.406 r  m_vc/_i_28/O
                         net (fo=6, routed)           1.567    10.973    m_vc/B[4]
    DSP48_X0Y20          DSP48E1                                      r  m_vc/__5/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.528    42.844    m_vc/axis_clk
    DSP48_X0Y20          DSP48E1                                      r  m_vc/__5/CLK
                         clock pessimism              0.577    43.421    
                         clock uncertainty           -0.213    43.208    
    DSP48_X0Y20          DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -0.450    42.758    m_vc/__5
  -------------------------------------------------------------------
                         required time                         42.758    
                         arrival time                         -10.973    
  -------------------------------------------------------------------
                         slack                                 31.784    

Slack (MET) :             31.785ns  (required time - arrival time)
  Source:                 m_vc/sw_sync_r_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/__5/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.893ns  (logic 4.094ns (34.423%)  route 7.799ns (65.577%))
  Logic Levels:           12  (CARRY4=9 LUT2=2 LUT5=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 42.844 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.546    -0.921    m_vc/axis_clk
    SLICE_X10Y67         FDRE                                         r  m_vc/sw_sync_r_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y67         FDRE (Prop_fdre_C_Q)         0.518    -0.403 r  m_vc/sw_sync_r_reg[2][3]/Q
                         net (fo=34, routed)          2.758     2.355    m_vc/sw_sync[3]
    SLICE_X13Y64         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     2.753 r  m_vc/_i_44/CO[3]
                         net (fo=1, routed)           0.000     2.753    m_vc/_i_44_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.867 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000     2.867    m_vc/_i_42_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.981 r  m_vc/_i_40/CO[3]
                         net (fo=1, routed)           0.000     2.981    m_vc/_i_40_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.294 r  m_vc/_i_38/O[3]
                         net (fo=5, routed)           1.284     4.578    m_vc/_i_38_n_4
    SLICE_X10Y66         LUT2 (Prop_lut2_I1_O)        0.306     4.884 r  m_vc/_i_87/O
                         net (fo=1, routed)           0.000     4.884    m_vc/_i_87_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.397 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000     5.397    m_vc/_i_73_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.514 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000     5.514    m_vc/_i_63_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.837 r  m_vc/_i_52/O[1]
                         net (fo=3, routed)           1.160     6.997    m_vc/_i_52_n_6
    SLICE_X14Y68         LUT2 (Prop_lut2_I0_O)        0.306     7.303 r  m_vc/_i_61/O
                         net (fo=1, routed)           0.000     7.303    m_vc/_i_61_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.836 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.836    m_vc/_i_45_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.065 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          0.902     8.967    m_vc/_i_34_n_1
    SLICE_X15Y65         LUT5 (Prop_lut5_I1_O)        0.310     9.277 r  m_vc/_i_30/O
                         net (fo=6, routed)           1.695    10.972    m_vc/B[2]
    DSP48_X0Y20          DSP48E1                                      r  m_vc/__5/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.528    42.844    m_vc/axis_clk
    DSP48_X0Y20          DSP48E1                                      r  m_vc/__5/CLK
                         clock pessimism              0.577    43.421    
                         clock uncertainty           -0.213    43.208    
    DSP48_X0Y20          DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -0.450    42.758    m_vc/__5
  -------------------------------------------------------------------
                         required time                         42.758    
                         arrival time                         -10.972    
  -------------------------------------------------------------------
                         slack                                 31.785    

Slack (MET) :             31.820ns  (required time - arrival time)
  Source:                 m_vc/sw_sync_r_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/__6/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.858ns  (logic 4.094ns (34.526%)  route 7.764ns (65.474%))
  Logic Levels:           12  (CARRY4=9 LUT2=2 LUT5=1)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 42.843 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.546    -0.921    m_vc/axis_clk
    SLICE_X10Y67         FDRE                                         r  m_vc/sw_sync_r_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y67         FDRE (Prop_fdre_C_Q)         0.518    -0.403 r  m_vc/sw_sync_r_reg[2][3]/Q
                         net (fo=34, routed)          2.758     2.355    m_vc/sw_sync[3]
    SLICE_X13Y64         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     2.753 r  m_vc/_i_44/CO[3]
                         net (fo=1, routed)           0.000     2.753    m_vc/_i_44_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.867 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000     2.867    m_vc/_i_42_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.981 r  m_vc/_i_40/CO[3]
                         net (fo=1, routed)           0.000     2.981    m_vc/_i_40_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.294 r  m_vc/_i_38/O[3]
                         net (fo=5, routed)           1.284     4.578    m_vc/_i_38_n_4
    SLICE_X10Y66         LUT2 (Prop_lut2_I1_O)        0.306     4.884 r  m_vc/_i_87/O
                         net (fo=1, routed)           0.000     4.884    m_vc/_i_87_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.397 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000     5.397    m_vc/_i_73_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.514 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000     5.514    m_vc/_i_63_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.837 r  m_vc/_i_52/O[1]
                         net (fo=3, routed)           1.160     6.997    m_vc/_i_52_n_6
    SLICE_X14Y68         LUT2 (Prop_lut2_I0_O)        0.306     7.303 r  m_vc/_i_61/O
                         net (fo=1, routed)           0.000     7.303    m_vc/_i_61_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.836 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.836    m_vc/_i_45_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.065 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          1.033     9.098    m_vc/_i_34_n_1
    SLICE_X13Y71         LUT5 (Prop_lut5_I1_O)        0.310     9.408 r  m_vc/__1_i_1/O
                         net (fo=4, routed)           1.529    10.937    m_vc/__1_i_1_n_0
    DSP48_X0Y21          DSP48E1                                      r  m_vc/__6/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.527    42.843    m_vc/axis_clk
    DSP48_X0Y21          DSP48E1                                      r  m_vc/__6/CLK
                         clock pessimism              0.577    43.420    
                         clock uncertainty           -0.213    43.207    
    DSP48_X0Y21          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.450    42.757    m_vc/__6
  -------------------------------------------------------------------
                         required time                         42.757    
                         arrival time                         -10.937    
  -------------------------------------------------------------------
                         slack                                 31.820    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.581    -0.566    m_i2s2/axis_clk
    SLICE_X3Y71          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  m_i2s2/tx_data_r_shift_reg[10]/Q
                         net (fo=1, routed)           0.156    -0.269    m_i2s2/tx_data_r_shift_reg_n_0_[10]
    SLICE_X3Y71          LUT3 (Prop_lut3_I2_O)        0.042    -0.227 r  m_i2s2/tx_data_r_shift[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    m_i2s2/tx_data_r_shift[11]_i_1_n_0
    SLICE_X3Y71          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.850    -0.805    m_i2s2/axis_clk
    SLICE_X3Y71          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[11]/C
                         clock pessimism              0.239    -0.566    
    SLICE_X3Y71          FDRE (Hold_fdre_C_D)         0.107    -0.459    m_i2s2/tx_data_r_shift_reg[11]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.581    -0.566    m_i2s2/axis_clk
    SLICE_X5Y69          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  m_i2s2/tx_data_r_shift_reg[16]/Q
                         net (fo=1, routed)           0.156    -0.269    m_i2s2/tx_data_r_shift_reg_n_0_[16]
    SLICE_X5Y69          LUT3 (Prop_lut3_I2_O)        0.042    -0.227 r  m_i2s2/tx_data_r_shift[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    m_i2s2/tx_data_r_shift[17]_i_1_n_0
    SLICE_X5Y69          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.850    -0.805    m_i2s2/axis_clk
    SLICE_X5Y69          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[17]/C
                         clock pessimism              0.239    -0.566    
    SLICE_X5Y69          FDRE (Hold_fdre_C_D)         0.107    -0.459    m_i2s2/tx_data_r_shift_reg[17]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.579    -0.568    m_i2s2/axis_clk
    SLICE_X5Y71          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  m_i2s2/tx_data_r_shift_reg[20]/Q
                         net (fo=1, routed)           0.156    -0.271    m_i2s2/tx_data_r_shift_reg_n_0_[20]
    SLICE_X5Y71          LUT3 (Prop_lut3_I2_O)        0.042    -0.229 r  m_i2s2/tx_data_r_shift[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    m_i2s2/tx_data_r_shift[21]_i_1_n_0
    SLICE_X5Y71          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.848    -0.807    m_i2s2/axis_clk
    SLICE_X5Y71          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[21]/C
                         clock pessimism              0.239    -0.568    
    SLICE_X5Y71          FDRE (Hold_fdre_C_D)         0.107    -0.461    m_i2s2/tx_data_r_shift_reg[21]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.183ns (53.649%)  route 0.158ns (46.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.579    -0.568    m_i2s2/axis_clk
    SLICE_X5Y71          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  m_i2s2/tx_data_r_shift_reg[8]/Q
                         net (fo=1, routed)           0.158    -0.269    m_i2s2/tx_data_r_shift_reg_n_0_[8]
    SLICE_X5Y71          LUT3 (Prop_lut3_I2_O)        0.042    -0.227 r  m_i2s2/tx_data_r_shift[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    m_i2s2/tx_data_r_shift[9]_i_1_n_0
    SLICE_X5Y71          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.848    -0.807    m_i2s2/axis_clk
    SLICE_X5Y71          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[9]/C
                         clock pessimism              0.239    -0.568    
    SLICE_X5Y71          FDRE (Hold_fdre_C_D)         0.107    -0.461    m_i2s2/tx_data_r_shift_reg[9]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_r_shift_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_r_shift_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.164ns (51.400%)  route 0.155ns (48.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.585    -0.562    m_i2s2/axis_clk
    SLICE_X6Y64          FDRE                                         r  m_i2s2/rx_data_r_shift_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  m_i2s2/rx_data_r_shift_reg[14]/Q
                         net (fo=2, routed)           0.155    -0.243    m_i2s2/rx_data_r_shift[14]
    SLICE_X7Y64          FDRE                                         r  m_i2s2/rx_data_r_shift_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.855    -0.800    m_i2s2/axis_clk
    SLICE_X7Y64          FDRE                                         r  m_i2s2/rx_data_r_shift_reg[15]/C
                         clock pessimism              0.251    -0.549    
    SLICE_X7Y64          FDRE (Hold_fdre_C_D)         0.070    -0.479    m_i2s2/rx_data_r_shift_reg[15]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_shift_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.692%)  route 0.188ns (50.308%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.583    -0.564    m_i2s2/axis_clk
    SLICE_X1Y69          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  m_i2s2/tx_data_l_shift_reg[12]/Q
                         net (fo=1, routed)           0.188    -0.235    m_i2s2/tx_data_l_shift[12]
    SLICE_X2Y69          LUT3 (Prop_lut3_I2_O)        0.045    -0.190 r  m_i2s2/tx_data_l_shift[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    m_i2s2/p_1_in[13]
    SLICE_X2Y69          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.851    -0.803    m_i2s2/axis_clk
    SLICE_X2Y69          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[13]/C
                         clock pessimism              0.253    -0.550    
    SLICE_X2Y69          FDRE (Hold_fdre_C_D)         0.121    -0.429    m_i2s2/tx_data_l_shift_reg[13]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.226ns (60.915%)  route 0.145ns (39.085%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.579    -0.568    m_i2s2/axis_clk
    SLICE_X5Y71          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.128    -0.440 r  m_i2s2/tx_data_r_shift_reg[9]/Q
                         net (fo=1, routed)           0.145    -0.295    m_i2s2/tx_data_r_shift_reg_n_0_[9]
    SLICE_X3Y71          LUT3 (Prop_lut3_I2_O)        0.098    -0.197 r  m_i2s2/tx_data_r_shift[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.197    m_i2s2/tx_data_r_shift[10]_i_1_n_0
    SLICE_X3Y71          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.850    -0.805    m_i2s2/axis_clk
    SLICE_X3Y71          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[10]/C
                         clock pessimism              0.274    -0.531    
    SLICE_X3Y71          FDRE (Hold_fdre_C_D)         0.091    -0.440    m_i2s2/tx_data_r_shift_reg[10]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_l_shift_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_l_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.640%)  route 0.135ns (51.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.561    -0.586    m_i2s2/axis_clk
    SLICE_X9Y59          FDRE                                         r  m_i2s2/rx_data_l_shift_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDRE (Prop_fdre_C_Q)         0.128    -0.458 r  m_i2s2/rx_data_l_shift_reg[5]/Q
                         net (fo=2, routed)           0.135    -0.323    m_i2s2/rx_data_l_shift[5]
    SLICE_X8Y59          FDRE                                         r  m_i2s2/rx_data_l_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.831    -0.824    m_i2s2/axis_clk
    SLICE_X8Y59          FDRE                                         r  m_i2s2/rx_data_l_reg[5]/C
                         clock pessimism              0.251    -0.573    
    SLICE_X8Y59          FDRE (Hold_fdre_C_D)         0.005    -0.568    m_i2s2/rx_data_l_reg[5]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.215ns (53.684%)  route 0.185ns (46.316%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.579    -0.568    m_i2s2/axis_clk
    SLICE_X6Y71          FDRE                                         r  m_i2s2/tx_data_l_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  m_i2s2/tx_data_l_reg[8]/Q
                         net (fo=1, routed)           0.185    -0.219    m_i2s2/tx_data_l_reg_n_0_[8]
    SLICE_X3Y70          LUT3 (Prop_lut3_I0_O)        0.051    -0.168 r  m_i2s2/tx_data_l_shift[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.168    m_i2s2/p_1_in[8]
    SLICE_X3Y70          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.850    -0.804    m_i2s2/axis_clk
    SLICE_X3Y70          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[8]/C
                         clock pessimism              0.274    -0.530    
    SLICE_X3Y70          FDRE (Hold_fdre_C_D)         0.107    -0.423    m_i2s2/tx_data_l_shift_reg[8]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_l_shift_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_l_shift_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.148ns (54.750%)  route 0.122ns (45.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.586    -0.561    m_i2s2/axis_clk
    SLICE_X6Y62          FDRE                                         r  m_i2s2/rx_data_l_shift_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDRE (Prop_fdre_C_Q)         0.148    -0.413 r  m_i2s2/rx_data_l_shift_reg[21]/Q
                         net (fo=2, routed)           0.122    -0.291    m_i2s2/rx_data_l_shift[21]
    SLICE_X6Y62          FDRE                                         r  m_i2s2/rx_data_l_shift_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.856    -0.799    m_i2s2/axis_clk
    SLICE_X6Y62          FDRE                                         r  m_i2s2/rx_data_l_shift_reg[22]/C
                         clock pessimism              0.238    -0.561    
    SLICE_X6Y62          FDRE (Hold_fdre_C_D)         0.011    -0.550    m_i2s2/rx_data_l_shift_reg[22]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.259    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk_clk_wiz_0
Waveform(ns):       { 0.000 22.134 }
Period(ns):         44.267
Sources:            { m_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         44.267      42.112     BUFGCTRL_X0Y16   m_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         44.267      43.018     MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X2Y67      m_i2s2/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X2Y67      m_i2s2/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X3Y67      m_i2s2/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X5Y67      m_i2s2/count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X5Y67      m_i2s2/count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X5Y67      m_i2s2/count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X2Y67      m_i2s2/count_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X2Y67      m_i2s2/count_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       44.267      169.093    MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X7Y62      m_i2s2/rx_data_l_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X7Y62      m_i2s2/rx_data_l_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X7Y62      m_i2s2/rx_data_l_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X7Y62      m_i2s2/rx_data_l_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X7Y62      m_i2s2/rx_data_l_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X7Y62      m_i2s2/rx_data_l_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X6Y59      m_i2s2/rx_data_l_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X5Y62      m_i2s2/rx_data_l_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X4Y62      m_i2s2/rx_data_l_shift_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X6Y62      m_i2s2/rx_data_l_shift_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X2Y67      m_i2s2/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X2Y67      m_i2s2/count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X3Y67      m_i2s2/count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X5Y67      m_i2s2/count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X5Y67      m_i2s2/count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X5Y67      m_i2s2/count_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X2Y67      m_i2s2/count_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X2Y67      m_i2s2/count_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X4Y67      m_i2s2/count_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X2Y59      m_i2s2/din_sync_shift_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 30.000 }
Period(ns):         60.000
Sources:            { m_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         60.000      57.845     BUFGCTRL_X0Y17   m_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       60.000      40.000     MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       60.000      153.360    MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  axis_clk_clk_wiz_0_1
  To Clock:  axis_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       31.472ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.634ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.472ns  (required time - arrival time)
  Source:                 m_vc/sw_sync_r_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/__7/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.214ns  (logic 4.094ns (33.519%)  route 8.120ns (66.481%))
  Logic Levels:           12  (CARRY4=9 LUT2=2 LUT5=1)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 42.843 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.546    -0.921    m_vc/axis_clk
    SLICE_X10Y67         FDRE                                         r  m_vc/sw_sync_r_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y67         FDRE (Prop_fdre_C_Q)         0.518    -0.403 r  m_vc/sw_sync_r_reg[2][3]/Q
                         net (fo=34, routed)          2.758     2.355    m_vc/sw_sync[3]
    SLICE_X13Y64         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     2.753 r  m_vc/_i_44/CO[3]
                         net (fo=1, routed)           0.000     2.753    m_vc/_i_44_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.867 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000     2.867    m_vc/_i_42_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.981 r  m_vc/_i_40/CO[3]
                         net (fo=1, routed)           0.000     2.981    m_vc/_i_40_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.294 r  m_vc/_i_38/O[3]
                         net (fo=5, routed)           1.284     4.578    m_vc/_i_38_n_4
    SLICE_X10Y66         LUT2 (Prop_lut2_I1_O)        0.306     4.884 r  m_vc/_i_87/O
                         net (fo=1, routed)           0.000     4.884    m_vc/_i_87_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.397 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000     5.397    m_vc/_i_73_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.514 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000     5.514    m_vc/_i_63_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.837 r  m_vc/_i_52/O[1]
                         net (fo=3, routed)           1.160     6.997    m_vc/_i_52_n_6
    SLICE_X14Y68         LUT2 (Prop_lut2_I0_O)        0.306     7.303 r  m_vc/_i_61/O
                         net (fo=1, routed)           0.000     7.303    m_vc/_i_61_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.836 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.836    m_vc/_i_45_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.065 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          1.479     9.544    m_vc/_i_34_n_1
    SLICE_X12Y64         LUT5 (Prop_lut5_I1_O)        0.310     9.854 r  m_vc/_i_32/O
                         net (fo=6, routed)           1.439    11.293    m_vc/B[0]
    DSP48_X0Y22          DSP48E1                                      r  m_vc/__7/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.527    42.843    m_vc/axis_clk
    DSP48_X0Y22          DSP48E1                                      r  m_vc/__7/CLK
                         clock pessimism              0.577    43.420    
                         clock uncertainty           -0.205    43.215    
    DSP48_X0Y22          DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -0.450    42.765    m_vc/__7
  -------------------------------------------------------------------
                         required time                         42.765    
                         arrival time                         -11.293    
  -------------------------------------------------------------------
                         slack                                 31.472    

Slack (MET) :             31.533ns  (required time - arrival time)
  Source:                 m_vc/sw_sync_r_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/__5/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.153ns  (logic 4.094ns (33.686%)  route 8.059ns (66.314%))
  Logic Levels:           12  (CARRY4=9 LUT2=2 LUT5=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 42.844 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.546    -0.921    m_vc/axis_clk
    SLICE_X10Y67         FDRE                                         r  m_vc/sw_sync_r_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y67         FDRE (Prop_fdre_C_Q)         0.518    -0.403 r  m_vc/sw_sync_r_reg[2][3]/Q
                         net (fo=34, routed)          2.758     2.355    m_vc/sw_sync[3]
    SLICE_X13Y64         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     2.753 r  m_vc/_i_44/CO[3]
                         net (fo=1, routed)           0.000     2.753    m_vc/_i_44_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.867 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000     2.867    m_vc/_i_42_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.981 r  m_vc/_i_40/CO[3]
                         net (fo=1, routed)           0.000     2.981    m_vc/_i_40_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.294 r  m_vc/_i_38/O[3]
                         net (fo=5, routed)           1.284     4.578    m_vc/_i_38_n_4
    SLICE_X10Y66         LUT2 (Prop_lut2_I1_O)        0.306     4.884 r  m_vc/_i_87/O
                         net (fo=1, routed)           0.000     4.884    m_vc/_i_87_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.397 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000     5.397    m_vc/_i_73_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.514 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000     5.514    m_vc/_i_63_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.837 r  m_vc/_i_52/O[1]
                         net (fo=3, routed)           1.160     6.997    m_vc/_i_52_n_6
    SLICE_X14Y68         LUT2 (Prop_lut2_I0_O)        0.306     7.303 r  m_vc/_i_61/O
                         net (fo=1, routed)           0.000     7.303    m_vc/_i_61_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.836 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.836    m_vc/_i_45_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.065 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          1.195     9.260    m_vc/_i_34_n_1
    SLICE_X12Y64         LUT5 (Prop_lut5_I1_O)        0.310     9.570 r  m_vc/_i_29/O
                         net (fo=6, routed)           1.663    11.232    m_vc/B[3]
    DSP48_X0Y20          DSP48E1                                      r  m_vc/__5/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.528    42.844    m_vc/axis_clk
    DSP48_X0Y20          DSP48E1                                      r  m_vc/__5/CLK
                         clock pessimism              0.577    43.421    
                         clock uncertainty           -0.205    43.216    
    DSP48_X0Y20          DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -0.450    42.766    m_vc/__5
  -------------------------------------------------------------------
                         required time                         42.766    
                         arrival time                         -11.232    
  -------------------------------------------------------------------
                         slack                                 31.533    

Slack (MET) :             31.563ns  (required time - arrival time)
  Source:                 m_vc/sw_sync_r_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/__5/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.124ns  (logic 4.094ns (33.769%)  route 8.030ns (66.231%))
  Logic Levels:           12  (CARRY4=9 LUT2=2 LUT5=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 42.844 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.546    -0.921    m_vc/axis_clk
    SLICE_X10Y67         FDRE                                         r  m_vc/sw_sync_r_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y67         FDRE (Prop_fdre_C_Q)         0.518    -0.403 r  m_vc/sw_sync_r_reg[2][3]/Q
                         net (fo=34, routed)          2.758     2.355    m_vc/sw_sync[3]
    SLICE_X13Y64         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     2.753 r  m_vc/_i_44/CO[3]
                         net (fo=1, routed)           0.000     2.753    m_vc/_i_44_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.867 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000     2.867    m_vc/_i_42_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.981 r  m_vc/_i_40/CO[3]
                         net (fo=1, routed)           0.000     2.981    m_vc/_i_40_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.294 r  m_vc/_i_38/O[3]
                         net (fo=5, routed)           1.284     4.578    m_vc/_i_38_n_4
    SLICE_X10Y66         LUT2 (Prop_lut2_I1_O)        0.306     4.884 r  m_vc/_i_87/O
                         net (fo=1, routed)           0.000     4.884    m_vc/_i_87_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.397 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000     5.397    m_vc/_i_73_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.514 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000     5.514    m_vc/_i_63_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.837 r  m_vc/_i_52/O[1]
                         net (fo=3, routed)           1.160     6.997    m_vc/_i_52_n_6
    SLICE_X14Y68         LUT2 (Prop_lut2_I0_O)        0.306     7.303 r  m_vc/_i_61/O
                         net (fo=1, routed)           0.000     7.303    m_vc/_i_61_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.836 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.836    m_vc/_i_45_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.065 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          1.479     9.544    m_vc/_i_34_n_1
    SLICE_X12Y64         LUT5 (Prop_lut5_I1_O)        0.310     9.854 r  m_vc/_i_32/O
                         net (fo=6, routed)           1.349    11.203    m_vc/B[0]
    DSP48_X0Y20          DSP48E1                                      r  m_vc/__5/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.528    42.844    m_vc/axis_clk
    DSP48_X0Y20          DSP48E1                                      r  m_vc/__5/CLK
                         clock pessimism              0.577    43.421    
                         clock uncertainty           -0.205    43.216    
    DSP48_X0Y20          DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -0.450    42.766    m_vc/__5
  -------------------------------------------------------------------
                         required time                         42.766    
                         arrival time                         -11.203    
  -------------------------------------------------------------------
                         slack                                 31.563    

Slack (MET) :             31.615ns  (required time - arrival time)
  Source:                 m_vc/sw_sync_r_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/__6/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.071ns  (logic 4.094ns (33.917%)  route 7.977ns (66.083%))
  Logic Levels:           12  (CARRY4=9 LUT2=2 LUT5=1)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 42.843 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.546    -0.921    m_vc/axis_clk
    SLICE_X10Y67         FDRE                                         r  m_vc/sw_sync_r_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y67         FDRE (Prop_fdre_C_Q)         0.518    -0.403 r  m_vc/sw_sync_r_reg[2][3]/Q
                         net (fo=34, routed)          2.758     2.355    m_vc/sw_sync[3]
    SLICE_X13Y64         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     2.753 r  m_vc/_i_44/CO[3]
                         net (fo=1, routed)           0.000     2.753    m_vc/_i_44_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.867 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000     2.867    m_vc/_i_42_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.981 r  m_vc/_i_40/CO[3]
                         net (fo=1, routed)           0.000     2.981    m_vc/_i_40_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.294 r  m_vc/_i_38/O[3]
                         net (fo=5, routed)           1.284     4.578    m_vc/_i_38_n_4
    SLICE_X10Y66         LUT2 (Prop_lut2_I1_O)        0.306     4.884 r  m_vc/_i_87/O
                         net (fo=1, routed)           0.000     4.884    m_vc/_i_87_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.397 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000     5.397    m_vc/_i_73_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.514 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000     5.514    m_vc/_i_63_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.837 r  m_vc/_i_52/O[1]
                         net (fo=3, routed)           1.160     6.997    m_vc/_i_52_n_6
    SLICE_X14Y68         LUT2 (Prop_lut2_I0_O)        0.306     7.303 r  m_vc/_i_61/O
                         net (fo=1, routed)           0.000     7.303    m_vc/_i_61_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.836 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.836    m_vc/_i_45_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.065 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          0.837     8.902    m_vc/_i_34_n_1
    SLICE_X15Y70         LUT5 (Prop_lut5_I1_O)        0.310     9.212 r  m_vc/__1_i_2/O
                         net (fo=4, routed)           1.938    11.150    m_vc/__1_i_2_n_0
    DSP48_X0Y21          DSP48E1                                      r  m_vc/__6/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.527    42.843    m_vc/axis_clk
    DSP48_X0Y21          DSP48E1                                      r  m_vc/__6/CLK
                         clock pessimism              0.577    43.420    
                         clock uncertainty           -0.205    43.215    
    DSP48_X0Y21          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.450    42.765    m_vc/__6
  -------------------------------------------------------------------
                         required time                         42.765    
                         arrival time                         -11.150    
  -------------------------------------------------------------------
                         slack                                 31.615    

Slack (MET) :             31.615ns  (required time - arrival time)
  Source:                 m_vc/sw_sync_r_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/__6/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.071ns  (logic 4.094ns (33.917%)  route 7.977ns (66.083%))
  Logic Levels:           12  (CARRY4=9 LUT2=2 LUT5=1)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 42.843 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.546    -0.921    m_vc/axis_clk
    SLICE_X10Y67         FDRE                                         r  m_vc/sw_sync_r_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y67         FDRE (Prop_fdre_C_Q)         0.518    -0.403 r  m_vc/sw_sync_r_reg[2][3]/Q
                         net (fo=34, routed)          2.758     2.355    m_vc/sw_sync[3]
    SLICE_X13Y64         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     2.753 r  m_vc/_i_44/CO[3]
                         net (fo=1, routed)           0.000     2.753    m_vc/_i_44_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.867 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000     2.867    m_vc/_i_42_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.981 r  m_vc/_i_40/CO[3]
                         net (fo=1, routed)           0.000     2.981    m_vc/_i_40_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.294 r  m_vc/_i_38/O[3]
                         net (fo=5, routed)           1.284     4.578    m_vc/_i_38_n_4
    SLICE_X10Y66         LUT2 (Prop_lut2_I1_O)        0.306     4.884 r  m_vc/_i_87/O
                         net (fo=1, routed)           0.000     4.884    m_vc/_i_87_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.397 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000     5.397    m_vc/_i_73_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.514 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000     5.514    m_vc/_i_63_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.837 r  m_vc/_i_52/O[1]
                         net (fo=3, routed)           1.160     6.997    m_vc/_i_52_n_6
    SLICE_X14Y68         LUT2 (Prop_lut2_I0_O)        0.306     7.303 r  m_vc/_i_61/O
                         net (fo=1, routed)           0.000     7.303    m_vc/_i_61_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.836 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.836    m_vc/_i_45_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.065 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          0.923     8.988    m_vc/_i_34_n_1
    SLICE_X14Y70         LUT5 (Prop_lut5_I1_O)        0.310     9.298 r  m_vc/__1_i_3/O
                         net (fo=4, routed)           1.852    11.150    m_vc/__1_i_3_n_0
    DSP48_X0Y21          DSP48E1                                      r  m_vc/__6/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.527    42.843    m_vc/axis_clk
    DSP48_X0Y21          DSP48E1                                      r  m_vc/__6/CLK
                         clock pessimism              0.577    43.420    
                         clock uncertainty           -0.205    43.215    
    DSP48_X0Y21          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.450    42.765    m_vc/__6
  -------------------------------------------------------------------
                         required time                         42.765    
                         arrival time                         -11.150    
  -------------------------------------------------------------------
                         slack                                 31.615    

Slack (MET) :             31.683ns  (required time - arrival time)
  Source:                 m_vc/sw_sync_r_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/__0/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.988ns  (logic 4.094ns (34.151%)  route 7.894ns (65.849%))
  Logic Levels:           12  (CARRY4=9 LUT2=2 LUT5=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 42.828 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.546    -0.921    m_vc/axis_clk
    SLICE_X10Y67         FDRE                                         r  m_vc/sw_sync_r_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y67         FDRE (Prop_fdre_C_Q)         0.518    -0.403 r  m_vc/sw_sync_r_reg[2][3]/Q
                         net (fo=34, routed)          2.758     2.355    m_vc/sw_sync[3]
    SLICE_X13Y64         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     2.753 r  m_vc/_i_44/CO[3]
                         net (fo=1, routed)           0.000     2.753    m_vc/_i_44_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.867 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000     2.867    m_vc/_i_42_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.981 r  m_vc/_i_40/CO[3]
                         net (fo=1, routed)           0.000     2.981    m_vc/_i_40_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.294 r  m_vc/_i_38/O[3]
                         net (fo=5, routed)           1.284     4.578    m_vc/_i_38_n_4
    SLICE_X10Y66         LUT2 (Prop_lut2_I1_O)        0.306     4.884 r  m_vc/_i_87/O
                         net (fo=1, routed)           0.000     4.884    m_vc/_i_87_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.397 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000     5.397    m_vc/_i_73_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.514 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000     5.514    m_vc/_i_63_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.837 r  m_vc/_i_52/O[1]
                         net (fo=3, routed)           1.160     6.997    m_vc/_i_52_n_6
    SLICE_X14Y68         LUT2 (Prop_lut2_I0_O)        0.306     7.303 r  m_vc/_i_61/O
                         net (fo=1, routed)           0.000     7.303    m_vc/_i_61_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.836 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.836    m_vc/_i_45_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.065 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          1.479     9.544    m_vc/_i_34_n_1
    SLICE_X12Y64         LUT5 (Prop_lut5_I1_O)        0.310     9.854 r  m_vc/_i_32/O
                         net (fo=6, routed)           1.213    11.067    m_vc/B[0]
    DSP48_X0Y29          DSP48E1                                      r  m_vc/__0/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.512    42.828    m_vc/axis_clk
    DSP48_X0Y29          DSP48E1                                      r  m_vc/__0/CLK
                         clock pessimism              0.577    43.405    
                         clock uncertainty           -0.205    43.200    
    DSP48_X0Y29          DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -0.450    42.750    m_vc/__0
  -------------------------------------------------------------------
                         required time                         42.750    
                         arrival time                         -11.067    
  -------------------------------------------------------------------
                         slack                                 31.683    

Slack (MET) :             31.755ns  (required time - arrival time)
  Source:                 m_vc/sw_sync_r_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/__6/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.931ns  (logic 4.094ns (34.315%)  route 7.837ns (65.685%))
  Logic Levels:           12  (CARRY4=9 LUT2=2 LUT5=1)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 42.843 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.546    -0.921    m_vc/axis_clk
    SLICE_X10Y67         FDRE                                         r  m_vc/sw_sync_r_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y67         FDRE (Prop_fdre_C_Q)         0.518    -0.403 r  m_vc/sw_sync_r_reg[2][3]/Q
                         net (fo=34, routed)          2.758     2.355    m_vc/sw_sync[3]
    SLICE_X13Y64         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     2.753 r  m_vc/_i_44/CO[3]
                         net (fo=1, routed)           0.000     2.753    m_vc/_i_44_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.867 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000     2.867    m_vc/_i_42_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.981 r  m_vc/_i_40/CO[3]
                         net (fo=1, routed)           0.000     2.981    m_vc/_i_40_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.294 r  m_vc/_i_38/O[3]
                         net (fo=5, routed)           1.284     4.578    m_vc/_i_38_n_4
    SLICE_X10Y66         LUT2 (Prop_lut2_I1_O)        0.306     4.884 r  m_vc/_i_87/O
                         net (fo=1, routed)           0.000     4.884    m_vc/_i_87_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.397 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000     5.397    m_vc/_i_73_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.514 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000     5.514    m_vc/_i_63_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.837 r  m_vc/_i_52/O[1]
                         net (fo=3, routed)           1.160     6.997    m_vc/_i_52_n_6
    SLICE_X14Y68         LUT2 (Prop_lut2_I0_O)        0.306     7.303 r  m_vc/_i_61/O
                         net (fo=1, routed)           0.000     7.303    m_vc/_i_61_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.836 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.836    m_vc/_i_45_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.065 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          1.032     9.097    m_vc/_i_34_n_1
    SLICE_X13Y71         LUT5 (Prop_lut5_I1_O)        0.310     9.407 r  m_vc/__1_i_4/O
                         net (fo=4, routed)           1.603    11.010    m_vc/__1_i_4_n_0
    DSP48_X0Y21          DSP48E1                                      r  m_vc/__6/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.527    42.843    m_vc/axis_clk
    DSP48_X0Y21          DSP48E1                                      r  m_vc/__6/CLK
                         clock pessimism              0.577    43.420    
                         clock uncertainty           -0.205    43.215    
    DSP48_X0Y21          DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -0.450    42.765    m_vc/__6
  -------------------------------------------------------------------
                         required time                         42.765    
                         arrival time                         -11.010    
  -------------------------------------------------------------------
                         slack                                 31.755    

Slack (MET) :             31.792ns  (required time - arrival time)
  Source:                 m_vc/sw_sync_r_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/__5/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.894ns  (logic 4.094ns (34.420%)  route 7.800ns (65.580%))
  Logic Levels:           12  (CARRY4=9 LUT2=2 LUT5=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 42.844 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.546    -0.921    m_vc/axis_clk
    SLICE_X10Y67         FDRE                                         r  m_vc/sw_sync_r_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y67         FDRE (Prop_fdre_C_Q)         0.518    -0.403 r  m_vc/sw_sync_r_reg[2][3]/Q
                         net (fo=34, routed)          2.758     2.355    m_vc/sw_sync[3]
    SLICE_X13Y64         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     2.753 r  m_vc/_i_44/CO[3]
                         net (fo=1, routed)           0.000     2.753    m_vc/_i_44_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.867 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000     2.867    m_vc/_i_42_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.981 r  m_vc/_i_40/CO[3]
                         net (fo=1, routed)           0.000     2.981    m_vc/_i_40_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.294 r  m_vc/_i_38/O[3]
                         net (fo=5, routed)           1.284     4.578    m_vc/_i_38_n_4
    SLICE_X10Y66         LUT2 (Prop_lut2_I1_O)        0.306     4.884 r  m_vc/_i_87/O
                         net (fo=1, routed)           0.000     4.884    m_vc/_i_87_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.397 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000     5.397    m_vc/_i_73_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.514 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000     5.514    m_vc/_i_63_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.837 r  m_vc/_i_52/O[1]
                         net (fo=3, routed)           1.160     6.997    m_vc/_i_52_n_6
    SLICE_X14Y68         LUT2 (Prop_lut2_I0_O)        0.306     7.303 r  m_vc/_i_61/O
                         net (fo=1, routed)           0.000     7.303    m_vc/_i_61_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.836 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.836    m_vc/_i_45_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.065 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          1.031     9.096    m_vc/_i_34_n_1
    SLICE_X15Y66         LUT5 (Prop_lut5_I1_O)        0.310     9.406 r  m_vc/_i_28/O
                         net (fo=6, routed)           1.567    10.973    m_vc/B[4]
    DSP48_X0Y20          DSP48E1                                      r  m_vc/__5/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.528    42.844    m_vc/axis_clk
    DSP48_X0Y20          DSP48E1                                      r  m_vc/__5/CLK
                         clock pessimism              0.577    43.421    
                         clock uncertainty           -0.205    43.216    
    DSP48_X0Y20          DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -0.450    42.766    m_vc/__5
  -------------------------------------------------------------------
                         required time                         42.766    
                         arrival time                         -10.973    
  -------------------------------------------------------------------
                         slack                                 31.792    

Slack (MET) :             31.794ns  (required time - arrival time)
  Source:                 m_vc/sw_sync_r_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/__5/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.893ns  (logic 4.094ns (34.423%)  route 7.799ns (65.577%))
  Logic Levels:           12  (CARRY4=9 LUT2=2 LUT5=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 42.844 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.546    -0.921    m_vc/axis_clk
    SLICE_X10Y67         FDRE                                         r  m_vc/sw_sync_r_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y67         FDRE (Prop_fdre_C_Q)         0.518    -0.403 r  m_vc/sw_sync_r_reg[2][3]/Q
                         net (fo=34, routed)          2.758     2.355    m_vc/sw_sync[3]
    SLICE_X13Y64         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     2.753 r  m_vc/_i_44/CO[3]
                         net (fo=1, routed)           0.000     2.753    m_vc/_i_44_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.867 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000     2.867    m_vc/_i_42_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.981 r  m_vc/_i_40/CO[3]
                         net (fo=1, routed)           0.000     2.981    m_vc/_i_40_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.294 r  m_vc/_i_38/O[3]
                         net (fo=5, routed)           1.284     4.578    m_vc/_i_38_n_4
    SLICE_X10Y66         LUT2 (Prop_lut2_I1_O)        0.306     4.884 r  m_vc/_i_87/O
                         net (fo=1, routed)           0.000     4.884    m_vc/_i_87_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.397 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000     5.397    m_vc/_i_73_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.514 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000     5.514    m_vc/_i_63_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.837 r  m_vc/_i_52/O[1]
                         net (fo=3, routed)           1.160     6.997    m_vc/_i_52_n_6
    SLICE_X14Y68         LUT2 (Prop_lut2_I0_O)        0.306     7.303 r  m_vc/_i_61/O
                         net (fo=1, routed)           0.000     7.303    m_vc/_i_61_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.836 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.836    m_vc/_i_45_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.065 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          0.902     8.967    m_vc/_i_34_n_1
    SLICE_X15Y65         LUT5 (Prop_lut5_I1_O)        0.310     9.277 r  m_vc/_i_30/O
                         net (fo=6, routed)           1.695    10.972    m_vc/B[2]
    DSP48_X0Y20          DSP48E1                                      r  m_vc/__5/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.528    42.844    m_vc/axis_clk
    DSP48_X0Y20          DSP48E1                                      r  m_vc/__5/CLK
                         clock pessimism              0.577    43.421    
                         clock uncertainty           -0.205    43.216    
    DSP48_X0Y20          DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -0.450    42.766    m_vc/__5
  -------------------------------------------------------------------
                         required time                         42.766    
                         arrival time                         -10.972    
  -------------------------------------------------------------------
                         slack                                 31.794    

Slack (MET) :             31.828ns  (required time - arrival time)
  Source:                 m_vc/sw_sync_r_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/__6/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.858ns  (logic 4.094ns (34.526%)  route 7.764ns (65.474%))
  Logic Levels:           12  (CARRY4=9 LUT2=2 LUT5=1)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 42.843 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.546    -0.921    m_vc/axis_clk
    SLICE_X10Y67         FDRE                                         r  m_vc/sw_sync_r_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y67         FDRE (Prop_fdre_C_Q)         0.518    -0.403 r  m_vc/sw_sync_r_reg[2][3]/Q
                         net (fo=34, routed)          2.758     2.355    m_vc/sw_sync[3]
    SLICE_X13Y64         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     2.753 r  m_vc/_i_44/CO[3]
                         net (fo=1, routed)           0.000     2.753    m_vc/_i_44_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.867 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000     2.867    m_vc/_i_42_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.981 r  m_vc/_i_40/CO[3]
                         net (fo=1, routed)           0.000     2.981    m_vc/_i_40_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.294 r  m_vc/_i_38/O[3]
                         net (fo=5, routed)           1.284     4.578    m_vc/_i_38_n_4
    SLICE_X10Y66         LUT2 (Prop_lut2_I1_O)        0.306     4.884 r  m_vc/_i_87/O
                         net (fo=1, routed)           0.000     4.884    m_vc/_i_87_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.397 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000     5.397    m_vc/_i_73_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.514 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000     5.514    m_vc/_i_63_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.837 r  m_vc/_i_52/O[1]
                         net (fo=3, routed)           1.160     6.997    m_vc/_i_52_n_6
    SLICE_X14Y68         LUT2 (Prop_lut2_I0_O)        0.306     7.303 r  m_vc/_i_61/O
                         net (fo=1, routed)           0.000     7.303    m_vc/_i_61_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.836 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.836    m_vc/_i_45_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.065 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          1.033     9.098    m_vc/_i_34_n_1
    SLICE_X13Y71         LUT5 (Prop_lut5_I1_O)        0.310     9.408 r  m_vc/__1_i_1/O
                         net (fo=4, routed)           1.529    10.937    m_vc/__1_i_1_n_0
    DSP48_X0Y21          DSP48E1                                      r  m_vc/__6/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.527    42.843    m_vc/axis_clk
    DSP48_X0Y21          DSP48E1                                      r  m_vc/__6/CLK
                         clock pessimism              0.577    43.420    
                         clock uncertainty           -0.205    43.215    
    DSP48_X0Y21          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.450    42.765    m_vc/__6
  -------------------------------------------------------------------
                         required time                         42.765    
                         arrival time                         -10.937    
  -------------------------------------------------------------------
                         slack                                 31.828    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.581    -0.566    m_i2s2/axis_clk
    SLICE_X3Y71          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  m_i2s2/tx_data_r_shift_reg[10]/Q
                         net (fo=1, routed)           0.156    -0.269    m_i2s2/tx_data_r_shift_reg_n_0_[10]
    SLICE_X3Y71          LUT3 (Prop_lut3_I2_O)        0.042    -0.227 r  m_i2s2/tx_data_r_shift[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    m_i2s2/tx_data_r_shift[11]_i_1_n_0
    SLICE_X3Y71          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.850    -0.805    m_i2s2/axis_clk
    SLICE_X3Y71          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[11]/C
                         clock pessimism              0.239    -0.566    
    SLICE_X3Y71          FDRE (Hold_fdre_C_D)         0.107    -0.459    m_i2s2/tx_data_r_shift_reg[11]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.581    -0.566    m_i2s2/axis_clk
    SLICE_X5Y69          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  m_i2s2/tx_data_r_shift_reg[16]/Q
                         net (fo=1, routed)           0.156    -0.269    m_i2s2/tx_data_r_shift_reg_n_0_[16]
    SLICE_X5Y69          LUT3 (Prop_lut3_I2_O)        0.042    -0.227 r  m_i2s2/tx_data_r_shift[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    m_i2s2/tx_data_r_shift[17]_i_1_n_0
    SLICE_X5Y69          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.850    -0.805    m_i2s2/axis_clk
    SLICE_X5Y69          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[17]/C
                         clock pessimism              0.239    -0.566    
    SLICE_X5Y69          FDRE (Hold_fdre_C_D)         0.107    -0.459    m_i2s2/tx_data_r_shift_reg[17]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.579    -0.568    m_i2s2/axis_clk
    SLICE_X5Y71          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  m_i2s2/tx_data_r_shift_reg[20]/Q
                         net (fo=1, routed)           0.156    -0.271    m_i2s2/tx_data_r_shift_reg_n_0_[20]
    SLICE_X5Y71          LUT3 (Prop_lut3_I2_O)        0.042    -0.229 r  m_i2s2/tx_data_r_shift[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    m_i2s2/tx_data_r_shift[21]_i_1_n_0
    SLICE_X5Y71          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.848    -0.807    m_i2s2/axis_clk
    SLICE_X5Y71          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[21]/C
                         clock pessimism              0.239    -0.568    
    SLICE_X5Y71          FDRE (Hold_fdre_C_D)         0.107    -0.461    m_i2s2/tx_data_r_shift_reg[21]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.183ns (53.649%)  route 0.158ns (46.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.579    -0.568    m_i2s2/axis_clk
    SLICE_X5Y71          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  m_i2s2/tx_data_r_shift_reg[8]/Q
                         net (fo=1, routed)           0.158    -0.269    m_i2s2/tx_data_r_shift_reg_n_0_[8]
    SLICE_X5Y71          LUT3 (Prop_lut3_I2_O)        0.042    -0.227 r  m_i2s2/tx_data_r_shift[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    m_i2s2/tx_data_r_shift[9]_i_1_n_0
    SLICE_X5Y71          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.848    -0.807    m_i2s2/axis_clk
    SLICE_X5Y71          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[9]/C
                         clock pessimism              0.239    -0.568    
    SLICE_X5Y71          FDRE (Hold_fdre_C_D)         0.107    -0.461    m_i2s2/tx_data_r_shift_reg[9]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_r_shift_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_r_shift_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.164ns (51.400%)  route 0.155ns (48.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.585    -0.562    m_i2s2/axis_clk
    SLICE_X6Y64          FDRE                                         r  m_i2s2/rx_data_r_shift_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  m_i2s2/rx_data_r_shift_reg[14]/Q
                         net (fo=2, routed)           0.155    -0.243    m_i2s2/rx_data_r_shift[14]
    SLICE_X7Y64          FDRE                                         r  m_i2s2/rx_data_r_shift_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.855    -0.800    m_i2s2/axis_clk
    SLICE_X7Y64          FDRE                                         r  m_i2s2/rx_data_r_shift_reg[15]/C
                         clock pessimism              0.251    -0.549    
    SLICE_X7Y64          FDRE (Hold_fdre_C_D)         0.070    -0.479    m_i2s2/rx_data_r_shift_reg[15]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_shift_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.692%)  route 0.188ns (50.308%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.583    -0.564    m_i2s2/axis_clk
    SLICE_X1Y69          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  m_i2s2/tx_data_l_shift_reg[12]/Q
                         net (fo=1, routed)           0.188    -0.235    m_i2s2/tx_data_l_shift[12]
    SLICE_X2Y69          LUT3 (Prop_lut3_I2_O)        0.045    -0.190 r  m_i2s2/tx_data_l_shift[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    m_i2s2/p_1_in[13]
    SLICE_X2Y69          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.851    -0.803    m_i2s2/axis_clk
    SLICE_X2Y69          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[13]/C
                         clock pessimism              0.253    -0.550    
    SLICE_X2Y69          FDRE (Hold_fdre_C_D)         0.121    -0.429    m_i2s2/tx_data_l_shift_reg[13]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.226ns (60.915%)  route 0.145ns (39.085%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.579    -0.568    m_i2s2/axis_clk
    SLICE_X5Y71          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.128    -0.440 r  m_i2s2/tx_data_r_shift_reg[9]/Q
                         net (fo=1, routed)           0.145    -0.295    m_i2s2/tx_data_r_shift_reg_n_0_[9]
    SLICE_X3Y71          LUT3 (Prop_lut3_I2_O)        0.098    -0.197 r  m_i2s2/tx_data_r_shift[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.197    m_i2s2/tx_data_r_shift[10]_i_1_n_0
    SLICE_X3Y71          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.850    -0.805    m_i2s2/axis_clk
    SLICE_X3Y71          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[10]/C
                         clock pessimism              0.274    -0.531    
    SLICE_X3Y71          FDRE (Hold_fdre_C_D)         0.091    -0.440    m_i2s2/tx_data_r_shift_reg[10]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_l_shift_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_l_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.640%)  route 0.135ns (51.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.561    -0.586    m_i2s2/axis_clk
    SLICE_X9Y59          FDRE                                         r  m_i2s2/rx_data_l_shift_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDRE (Prop_fdre_C_Q)         0.128    -0.458 r  m_i2s2/rx_data_l_shift_reg[5]/Q
                         net (fo=2, routed)           0.135    -0.323    m_i2s2/rx_data_l_shift[5]
    SLICE_X8Y59          FDRE                                         r  m_i2s2/rx_data_l_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.831    -0.824    m_i2s2/axis_clk
    SLICE_X8Y59          FDRE                                         r  m_i2s2/rx_data_l_reg[5]/C
                         clock pessimism              0.251    -0.573    
    SLICE_X8Y59          FDRE (Hold_fdre_C_D)         0.005    -0.568    m_i2s2/rx_data_l_reg[5]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.215ns (53.684%)  route 0.185ns (46.316%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.579    -0.568    m_i2s2/axis_clk
    SLICE_X6Y71          FDRE                                         r  m_i2s2/tx_data_l_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  m_i2s2/tx_data_l_reg[8]/Q
                         net (fo=1, routed)           0.185    -0.219    m_i2s2/tx_data_l_reg_n_0_[8]
    SLICE_X3Y70          LUT3 (Prop_lut3_I0_O)        0.051    -0.168 r  m_i2s2/tx_data_l_shift[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.168    m_i2s2/p_1_in[8]
    SLICE_X3Y70          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.850    -0.804    m_i2s2/axis_clk
    SLICE_X3Y70          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[8]/C
                         clock pessimism              0.274    -0.530    
    SLICE_X3Y70          FDRE (Hold_fdre_C_D)         0.107    -0.423    m_i2s2/tx_data_l_shift_reg[8]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_l_shift_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_l_shift_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.148ns (54.750%)  route 0.122ns (45.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.586    -0.561    m_i2s2/axis_clk
    SLICE_X6Y62          FDRE                                         r  m_i2s2/rx_data_l_shift_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDRE (Prop_fdre_C_Q)         0.148    -0.413 r  m_i2s2/rx_data_l_shift_reg[21]/Q
                         net (fo=2, routed)           0.122    -0.291    m_i2s2/rx_data_l_shift[21]
    SLICE_X6Y62          FDRE                                         r  m_i2s2/rx_data_l_shift_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.856    -0.799    m_i2s2/axis_clk
    SLICE_X6Y62          FDRE                                         r  m_i2s2/rx_data_l_shift_reg[22]/C
                         clock pessimism              0.238    -0.561    
    SLICE_X6Y62          FDRE (Hold_fdre_C_D)         0.011    -0.550    m_i2s2/rx_data_l_shift_reg[22]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.259    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk_clk_wiz_0_1
Waveform(ns):       { 0.000 22.134 }
Period(ns):         44.267
Sources:            { m_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         44.267      42.112     BUFGCTRL_X0Y16   m_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         44.267      43.018     MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X2Y67      m_i2s2/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X2Y67      m_i2s2/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X3Y67      m_i2s2/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X5Y67      m_i2s2/count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X5Y67      m_i2s2/count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X5Y67      m_i2s2/count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X2Y67      m_i2s2/count_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X2Y67      m_i2s2/count_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       44.267      169.093    MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X7Y62      m_i2s2/rx_data_l_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X7Y62      m_i2s2/rx_data_l_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X7Y62      m_i2s2/rx_data_l_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X7Y62      m_i2s2/rx_data_l_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X7Y62      m_i2s2/rx_data_l_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X7Y62      m_i2s2/rx_data_l_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X6Y59      m_i2s2/rx_data_l_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X5Y62      m_i2s2/rx_data_l_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X4Y62      m_i2s2/rx_data_l_shift_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X6Y62      m_i2s2/rx_data_l_shift_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X2Y67      m_i2s2/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X2Y67      m_i2s2/count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X3Y67      m_i2s2/count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X5Y67      m_i2s2/count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X5Y67      m_i2s2/count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X5Y67      m_i2s2/count_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X2Y67      m_i2s2/count_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X2Y67      m_i2s2/count_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X4Y67      m_i2s2/count_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X2Y59      m_i2s2/din_sync_shift_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 30.000 }
Period(ns):         60.000
Sources:            { m_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         60.000      57.845     BUFGCTRL_X0Y17   m_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       60.000      40.000     MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       60.000      153.360    MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  axis_clk_clk_wiz_0_1
  To Clock:  axis_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.464ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.464ns  (required time - arrival time)
  Source:                 m_vc/sw_sync_r_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/__7/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.214ns  (logic 4.094ns (33.519%)  route 8.120ns (66.481%))
  Logic Levels:           12  (CARRY4=9 LUT2=2 LUT5=1)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 42.843 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.546    -0.921    m_vc/axis_clk
    SLICE_X10Y67         FDRE                                         r  m_vc/sw_sync_r_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y67         FDRE (Prop_fdre_C_Q)         0.518    -0.403 r  m_vc/sw_sync_r_reg[2][3]/Q
                         net (fo=34, routed)          2.758     2.355    m_vc/sw_sync[3]
    SLICE_X13Y64         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     2.753 r  m_vc/_i_44/CO[3]
                         net (fo=1, routed)           0.000     2.753    m_vc/_i_44_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.867 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000     2.867    m_vc/_i_42_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.981 r  m_vc/_i_40/CO[3]
                         net (fo=1, routed)           0.000     2.981    m_vc/_i_40_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.294 r  m_vc/_i_38/O[3]
                         net (fo=5, routed)           1.284     4.578    m_vc/_i_38_n_4
    SLICE_X10Y66         LUT2 (Prop_lut2_I1_O)        0.306     4.884 r  m_vc/_i_87/O
                         net (fo=1, routed)           0.000     4.884    m_vc/_i_87_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.397 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000     5.397    m_vc/_i_73_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.514 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000     5.514    m_vc/_i_63_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.837 r  m_vc/_i_52/O[1]
                         net (fo=3, routed)           1.160     6.997    m_vc/_i_52_n_6
    SLICE_X14Y68         LUT2 (Prop_lut2_I0_O)        0.306     7.303 r  m_vc/_i_61/O
                         net (fo=1, routed)           0.000     7.303    m_vc/_i_61_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.836 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.836    m_vc/_i_45_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.065 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          1.479     9.544    m_vc/_i_34_n_1
    SLICE_X12Y64         LUT5 (Prop_lut5_I1_O)        0.310     9.854 r  m_vc/_i_32/O
                         net (fo=6, routed)           1.439    11.293    m_vc/B[0]
    DSP48_X0Y22          DSP48E1                                      r  m_vc/__7/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.527    42.843    m_vc/axis_clk
    DSP48_X0Y22          DSP48E1                                      r  m_vc/__7/CLK
                         clock pessimism              0.577    43.420    
                         clock uncertainty           -0.213    43.207    
    DSP48_X0Y22          DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -0.450    42.757    m_vc/__7
  -------------------------------------------------------------------
                         required time                         42.757    
                         arrival time                         -11.293    
  -------------------------------------------------------------------
                         slack                                 31.464    

Slack (MET) :             31.525ns  (required time - arrival time)
  Source:                 m_vc/sw_sync_r_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/__5/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.153ns  (logic 4.094ns (33.686%)  route 8.059ns (66.314%))
  Logic Levels:           12  (CARRY4=9 LUT2=2 LUT5=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 42.844 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.546    -0.921    m_vc/axis_clk
    SLICE_X10Y67         FDRE                                         r  m_vc/sw_sync_r_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y67         FDRE (Prop_fdre_C_Q)         0.518    -0.403 r  m_vc/sw_sync_r_reg[2][3]/Q
                         net (fo=34, routed)          2.758     2.355    m_vc/sw_sync[3]
    SLICE_X13Y64         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     2.753 r  m_vc/_i_44/CO[3]
                         net (fo=1, routed)           0.000     2.753    m_vc/_i_44_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.867 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000     2.867    m_vc/_i_42_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.981 r  m_vc/_i_40/CO[3]
                         net (fo=1, routed)           0.000     2.981    m_vc/_i_40_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.294 r  m_vc/_i_38/O[3]
                         net (fo=5, routed)           1.284     4.578    m_vc/_i_38_n_4
    SLICE_X10Y66         LUT2 (Prop_lut2_I1_O)        0.306     4.884 r  m_vc/_i_87/O
                         net (fo=1, routed)           0.000     4.884    m_vc/_i_87_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.397 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000     5.397    m_vc/_i_73_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.514 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000     5.514    m_vc/_i_63_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.837 r  m_vc/_i_52/O[1]
                         net (fo=3, routed)           1.160     6.997    m_vc/_i_52_n_6
    SLICE_X14Y68         LUT2 (Prop_lut2_I0_O)        0.306     7.303 r  m_vc/_i_61/O
                         net (fo=1, routed)           0.000     7.303    m_vc/_i_61_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.836 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.836    m_vc/_i_45_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.065 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          1.195     9.260    m_vc/_i_34_n_1
    SLICE_X12Y64         LUT5 (Prop_lut5_I1_O)        0.310     9.570 r  m_vc/_i_29/O
                         net (fo=6, routed)           1.663    11.232    m_vc/B[3]
    DSP48_X0Y20          DSP48E1                                      r  m_vc/__5/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.528    42.844    m_vc/axis_clk
    DSP48_X0Y20          DSP48E1                                      r  m_vc/__5/CLK
                         clock pessimism              0.577    43.421    
                         clock uncertainty           -0.213    43.208    
    DSP48_X0Y20          DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -0.450    42.758    m_vc/__5
  -------------------------------------------------------------------
                         required time                         42.758    
                         arrival time                         -11.232    
  -------------------------------------------------------------------
                         slack                                 31.525    

Slack (MET) :             31.555ns  (required time - arrival time)
  Source:                 m_vc/sw_sync_r_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/__5/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.124ns  (logic 4.094ns (33.769%)  route 8.030ns (66.231%))
  Logic Levels:           12  (CARRY4=9 LUT2=2 LUT5=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 42.844 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.546    -0.921    m_vc/axis_clk
    SLICE_X10Y67         FDRE                                         r  m_vc/sw_sync_r_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y67         FDRE (Prop_fdre_C_Q)         0.518    -0.403 r  m_vc/sw_sync_r_reg[2][3]/Q
                         net (fo=34, routed)          2.758     2.355    m_vc/sw_sync[3]
    SLICE_X13Y64         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     2.753 r  m_vc/_i_44/CO[3]
                         net (fo=1, routed)           0.000     2.753    m_vc/_i_44_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.867 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000     2.867    m_vc/_i_42_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.981 r  m_vc/_i_40/CO[3]
                         net (fo=1, routed)           0.000     2.981    m_vc/_i_40_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.294 r  m_vc/_i_38/O[3]
                         net (fo=5, routed)           1.284     4.578    m_vc/_i_38_n_4
    SLICE_X10Y66         LUT2 (Prop_lut2_I1_O)        0.306     4.884 r  m_vc/_i_87/O
                         net (fo=1, routed)           0.000     4.884    m_vc/_i_87_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.397 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000     5.397    m_vc/_i_73_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.514 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000     5.514    m_vc/_i_63_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.837 r  m_vc/_i_52/O[1]
                         net (fo=3, routed)           1.160     6.997    m_vc/_i_52_n_6
    SLICE_X14Y68         LUT2 (Prop_lut2_I0_O)        0.306     7.303 r  m_vc/_i_61/O
                         net (fo=1, routed)           0.000     7.303    m_vc/_i_61_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.836 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.836    m_vc/_i_45_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.065 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          1.479     9.544    m_vc/_i_34_n_1
    SLICE_X12Y64         LUT5 (Prop_lut5_I1_O)        0.310     9.854 r  m_vc/_i_32/O
                         net (fo=6, routed)           1.349    11.203    m_vc/B[0]
    DSP48_X0Y20          DSP48E1                                      r  m_vc/__5/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.528    42.844    m_vc/axis_clk
    DSP48_X0Y20          DSP48E1                                      r  m_vc/__5/CLK
                         clock pessimism              0.577    43.421    
                         clock uncertainty           -0.213    43.208    
    DSP48_X0Y20          DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -0.450    42.758    m_vc/__5
  -------------------------------------------------------------------
                         required time                         42.758    
                         arrival time                         -11.203    
  -------------------------------------------------------------------
                         slack                                 31.555    

Slack (MET) :             31.607ns  (required time - arrival time)
  Source:                 m_vc/sw_sync_r_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/__6/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.071ns  (logic 4.094ns (33.917%)  route 7.977ns (66.083%))
  Logic Levels:           12  (CARRY4=9 LUT2=2 LUT5=1)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 42.843 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.546    -0.921    m_vc/axis_clk
    SLICE_X10Y67         FDRE                                         r  m_vc/sw_sync_r_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y67         FDRE (Prop_fdre_C_Q)         0.518    -0.403 r  m_vc/sw_sync_r_reg[2][3]/Q
                         net (fo=34, routed)          2.758     2.355    m_vc/sw_sync[3]
    SLICE_X13Y64         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     2.753 r  m_vc/_i_44/CO[3]
                         net (fo=1, routed)           0.000     2.753    m_vc/_i_44_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.867 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000     2.867    m_vc/_i_42_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.981 r  m_vc/_i_40/CO[3]
                         net (fo=1, routed)           0.000     2.981    m_vc/_i_40_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.294 r  m_vc/_i_38/O[3]
                         net (fo=5, routed)           1.284     4.578    m_vc/_i_38_n_4
    SLICE_X10Y66         LUT2 (Prop_lut2_I1_O)        0.306     4.884 r  m_vc/_i_87/O
                         net (fo=1, routed)           0.000     4.884    m_vc/_i_87_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.397 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000     5.397    m_vc/_i_73_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.514 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000     5.514    m_vc/_i_63_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.837 r  m_vc/_i_52/O[1]
                         net (fo=3, routed)           1.160     6.997    m_vc/_i_52_n_6
    SLICE_X14Y68         LUT2 (Prop_lut2_I0_O)        0.306     7.303 r  m_vc/_i_61/O
                         net (fo=1, routed)           0.000     7.303    m_vc/_i_61_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.836 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.836    m_vc/_i_45_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.065 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          0.837     8.902    m_vc/_i_34_n_1
    SLICE_X15Y70         LUT5 (Prop_lut5_I1_O)        0.310     9.212 r  m_vc/__1_i_2/O
                         net (fo=4, routed)           1.938    11.150    m_vc/__1_i_2_n_0
    DSP48_X0Y21          DSP48E1                                      r  m_vc/__6/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.527    42.843    m_vc/axis_clk
    DSP48_X0Y21          DSP48E1                                      r  m_vc/__6/CLK
                         clock pessimism              0.577    43.420    
                         clock uncertainty           -0.213    43.207    
    DSP48_X0Y21          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.450    42.757    m_vc/__6
  -------------------------------------------------------------------
                         required time                         42.757    
                         arrival time                         -11.150    
  -------------------------------------------------------------------
                         slack                                 31.607    

Slack (MET) :             31.607ns  (required time - arrival time)
  Source:                 m_vc/sw_sync_r_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/__6/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.071ns  (logic 4.094ns (33.917%)  route 7.977ns (66.083%))
  Logic Levels:           12  (CARRY4=9 LUT2=2 LUT5=1)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 42.843 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.546    -0.921    m_vc/axis_clk
    SLICE_X10Y67         FDRE                                         r  m_vc/sw_sync_r_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y67         FDRE (Prop_fdre_C_Q)         0.518    -0.403 r  m_vc/sw_sync_r_reg[2][3]/Q
                         net (fo=34, routed)          2.758     2.355    m_vc/sw_sync[3]
    SLICE_X13Y64         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     2.753 r  m_vc/_i_44/CO[3]
                         net (fo=1, routed)           0.000     2.753    m_vc/_i_44_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.867 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000     2.867    m_vc/_i_42_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.981 r  m_vc/_i_40/CO[3]
                         net (fo=1, routed)           0.000     2.981    m_vc/_i_40_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.294 r  m_vc/_i_38/O[3]
                         net (fo=5, routed)           1.284     4.578    m_vc/_i_38_n_4
    SLICE_X10Y66         LUT2 (Prop_lut2_I1_O)        0.306     4.884 r  m_vc/_i_87/O
                         net (fo=1, routed)           0.000     4.884    m_vc/_i_87_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.397 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000     5.397    m_vc/_i_73_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.514 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000     5.514    m_vc/_i_63_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.837 r  m_vc/_i_52/O[1]
                         net (fo=3, routed)           1.160     6.997    m_vc/_i_52_n_6
    SLICE_X14Y68         LUT2 (Prop_lut2_I0_O)        0.306     7.303 r  m_vc/_i_61/O
                         net (fo=1, routed)           0.000     7.303    m_vc/_i_61_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.836 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.836    m_vc/_i_45_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.065 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          0.923     8.988    m_vc/_i_34_n_1
    SLICE_X14Y70         LUT5 (Prop_lut5_I1_O)        0.310     9.298 r  m_vc/__1_i_3/O
                         net (fo=4, routed)           1.852    11.150    m_vc/__1_i_3_n_0
    DSP48_X0Y21          DSP48E1                                      r  m_vc/__6/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.527    42.843    m_vc/axis_clk
    DSP48_X0Y21          DSP48E1                                      r  m_vc/__6/CLK
                         clock pessimism              0.577    43.420    
                         clock uncertainty           -0.213    43.207    
    DSP48_X0Y21          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.450    42.757    m_vc/__6
  -------------------------------------------------------------------
                         required time                         42.757    
                         arrival time                         -11.150    
  -------------------------------------------------------------------
                         slack                                 31.607    

Slack (MET) :             31.675ns  (required time - arrival time)
  Source:                 m_vc/sw_sync_r_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/__0/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.988ns  (logic 4.094ns (34.151%)  route 7.894ns (65.849%))
  Logic Levels:           12  (CARRY4=9 LUT2=2 LUT5=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 42.828 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.546    -0.921    m_vc/axis_clk
    SLICE_X10Y67         FDRE                                         r  m_vc/sw_sync_r_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y67         FDRE (Prop_fdre_C_Q)         0.518    -0.403 r  m_vc/sw_sync_r_reg[2][3]/Q
                         net (fo=34, routed)          2.758     2.355    m_vc/sw_sync[3]
    SLICE_X13Y64         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     2.753 r  m_vc/_i_44/CO[3]
                         net (fo=1, routed)           0.000     2.753    m_vc/_i_44_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.867 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000     2.867    m_vc/_i_42_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.981 r  m_vc/_i_40/CO[3]
                         net (fo=1, routed)           0.000     2.981    m_vc/_i_40_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.294 r  m_vc/_i_38/O[3]
                         net (fo=5, routed)           1.284     4.578    m_vc/_i_38_n_4
    SLICE_X10Y66         LUT2 (Prop_lut2_I1_O)        0.306     4.884 r  m_vc/_i_87/O
                         net (fo=1, routed)           0.000     4.884    m_vc/_i_87_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.397 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000     5.397    m_vc/_i_73_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.514 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000     5.514    m_vc/_i_63_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.837 r  m_vc/_i_52/O[1]
                         net (fo=3, routed)           1.160     6.997    m_vc/_i_52_n_6
    SLICE_X14Y68         LUT2 (Prop_lut2_I0_O)        0.306     7.303 r  m_vc/_i_61/O
                         net (fo=1, routed)           0.000     7.303    m_vc/_i_61_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.836 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.836    m_vc/_i_45_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.065 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          1.479     9.544    m_vc/_i_34_n_1
    SLICE_X12Y64         LUT5 (Prop_lut5_I1_O)        0.310     9.854 r  m_vc/_i_32/O
                         net (fo=6, routed)           1.213    11.067    m_vc/B[0]
    DSP48_X0Y29          DSP48E1                                      r  m_vc/__0/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.512    42.828    m_vc/axis_clk
    DSP48_X0Y29          DSP48E1                                      r  m_vc/__0/CLK
                         clock pessimism              0.577    43.405    
                         clock uncertainty           -0.213    43.192    
    DSP48_X0Y29          DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -0.450    42.742    m_vc/__0
  -------------------------------------------------------------------
                         required time                         42.742    
                         arrival time                         -11.067    
  -------------------------------------------------------------------
                         slack                                 31.675    

Slack (MET) :             31.747ns  (required time - arrival time)
  Source:                 m_vc/sw_sync_r_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/__6/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.931ns  (logic 4.094ns (34.315%)  route 7.837ns (65.685%))
  Logic Levels:           12  (CARRY4=9 LUT2=2 LUT5=1)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 42.843 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.546    -0.921    m_vc/axis_clk
    SLICE_X10Y67         FDRE                                         r  m_vc/sw_sync_r_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y67         FDRE (Prop_fdre_C_Q)         0.518    -0.403 r  m_vc/sw_sync_r_reg[2][3]/Q
                         net (fo=34, routed)          2.758     2.355    m_vc/sw_sync[3]
    SLICE_X13Y64         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     2.753 r  m_vc/_i_44/CO[3]
                         net (fo=1, routed)           0.000     2.753    m_vc/_i_44_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.867 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000     2.867    m_vc/_i_42_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.981 r  m_vc/_i_40/CO[3]
                         net (fo=1, routed)           0.000     2.981    m_vc/_i_40_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.294 r  m_vc/_i_38/O[3]
                         net (fo=5, routed)           1.284     4.578    m_vc/_i_38_n_4
    SLICE_X10Y66         LUT2 (Prop_lut2_I1_O)        0.306     4.884 r  m_vc/_i_87/O
                         net (fo=1, routed)           0.000     4.884    m_vc/_i_87_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.397 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000     5.397    m_vc/_i_73_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.514 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000     5.514    m_vc/_i_63_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.837 r  m_vc/_i_52/O[1]
                         net (fo=3, routed)           1.160     6.997    m_vc/_i_52_n_6
    SLICE_X14Y68         LUT2 (Prop_lut2_I0_O)        0.306     7.303 r  m_vc/_i_61/O
                         net (fo=1, routed)           0.000     7.303    m_vc/_i_61_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.836 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.836    m_vc/_i_45_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.065 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          1.032     9.097    m_vc/_i_34_n_1
    SLICE_X13Y71         LUT5 (Prop_lut5_I1_O)        0.310     9.407 r  m_vc/__1_i_4/O
                         net (fo=4, routed)           1.603    11.010    m_vc/__1_i_4_n_0
    DSP48_X0Y21          DSP48E1                                      r  m_vc/__6/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.527    42.843    m_vc/axis_clk
    DSP48_X0Y21          DSP48E1                                      r  m_vc/__6/CLK
                         clock pessimism              0.577    43.420    
                         clock uncertainty           -0.213    43.207    
    DSP48_X0Y21          DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -0.450    42.757    m_vc/__6
  -------------------------------------------------------------------
                         required time                         42.757    
                         arrival time                         -11.010    
  -------------------------------------------------------------------
                         slack                                 31.747    

Slack (MET) :             31.784ns  (required time - arrival time)
  Source:                 m_vc/sw_sync_r_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/__5/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.894ns  (logic 4.094ns (34.420%)  route 7.800ns (65.580%))
  Logic Levels:           12  (CARRY4=9 LUT2=2 LUT5=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 42.844 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.546    -0.921    m_vc/axis_clk
    SLICE_X10Y67         FDRE                                         r  m_vc/sw_sync_r_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y67         FDRE (Prop_fdre_C_Q)         0.518    -0.403 r  m_vc/sw_sync_r_reg[2][3]/Q
                         net (fo=34, routed)          2.758     2.355    m_vc/sw_sync[3]
    SLICE_X13Y64         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     2.753 r  m_vc/_i_44/CO[3]
                         net (fo=1, routed)           0.000     2.753    m_vc/_i_44_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.867 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000     2.867    m_vc/_i_42_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.981 r  m_vc/_i_40/CO[3]
                         net (fo=1, routed)           0.000     2.981    m_vc/_i_40_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.294 r  m_vc/_i_38/O[3]
                         net (fo=5, routed)           1.284     4.578    m_vc/_i_38_n_4
    SLICE_X10Y66         LUT2 (Prop_lut2_I1_O)        0.306     4.884 r  m_vc/_i_87/O
                         net (fo=1, routed)           0.000     4.884    m_vc/_i_87_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.397 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000     5.397    m_vc/_i_73_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.514 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000     5.514    m_vc/_i_63_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.837 r  m_vc/_i_52/O[1]
                         net (fo=3, routed)           1.160     6.997    m_vc/_i_52_n_6
    SLICE_X14Y68         LUT2 (Prop_lut2_I0_O)        0.306     7.303 r  m_vc/_i_61/O
                         net (fo=1, routed)           0.000     7.303    m_vc/_i_61_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.836 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.836    m_vc/_i_45_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.065 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          1.031     9.096    m_vc/_i_34_n_1
    SLICE_X15Y66         LUT5 (Prop_lut5_I1_O)        0.310     9.406 r  m_vc/_i_28/O
                         net (fo=6, routed)           1.567    10.973    m_vc/B[4]
    DSP48_X0Y20          DSP48E1                                      r  m_vc/__5/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.528    42.844    m_vc/axis_clk
    DSP48_X0Y20          DSP48E1                                      r  m_vc/__5/CLK
                         clock pessimism              0.577    43.421    
                         clock uncertainty           -0.213    43.208    
    DSP48_X0Y20          DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -0.450    42.758    m_vc/__5
  -------------------------------------------------------------------
                         required time                         42.758    
                         arrival time                         -10.973    
  -------------------------------------------------------------------
                         slack                                 31.784    

Slack (MET) :             31.785ns  (required time - arrival time)
  Source:                 m_vc/sw_sync_r_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/__5/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.893ns  (logic 4.094ns (34.423%)  route 7.799ns (65.577%))
  Logic Levels:           12  (CARRY4=9 LUT2=2 LUT5=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 42.844 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.546    -0.921    m_vc/axis_clk
    SLICE_X10Y67         FDRE                                         r  m_vc/sw_sync_r_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y67         FDRE (Prop_fdre_C_Q)         0.518    -0.403 r  m_vc/sw_sync_r_reg[2][3]/Q
                         net (fo=34, routed)          2.758     2.355    m_vc/sw_sync[3]
    SLICE_X13Y64         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     2.753 r  m_vc/_i_44/CO[3]
                         net (fo=1, routed)           0.000     2.753    m_vc/_i_44_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.867 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000     2.867    m_vc/_i_42_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.981 r  m_vc/_i_40/CO[3]
                         net (fo=1, routed)           0.000     2.981    m_vc/_i_40_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.294 r  m_vc/_i_38/O[3]
                         net (fo=5, routed)           1.284     4.578    m_vc/_i_38_n_4
    SLICE_X10Y66         LUT2 (Prop_lut2_I1_O)        0.306     4.884 r  m_vc/_i_87/O
                         net (fo=1, routed)           0.000     4.884    m_vc/_i_87_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.397 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000     5.397    m_vc/_i_73_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.514 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000     5.514    m_vc/_i_63_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.837 r  m_vc/_i_52/O[1]
                         net (fo=3, routed)           1.160     6.997    m_vc/_i_52_n_6
    SLICE_X14Y68         LUT2 (Prop_lut2_I0_O)        0.306     7.303 r  m_vc/_i_61/O
                         net (fo=1, routed)           0.000     7.303    m_vc/_i_61_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.836 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.836    m_vc/_i_45_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.065 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          0.902     8.967    m_vc/_i_34_n_1
    SLICE_X15Y65         LUT5 (Prop_lut5_I1_O)        0.310     9.277 r  m_vc/_i_30/O
                         net (fo=6, routed)           1.695    10.972    m_vc/B[2]
    DSP48_X0Y20          DSP48E1                                      r  m_vc/__5/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.528    42.844    m_vc/axis_clk
    DSP48_X0Y20          DSP48E1                                      r  m_vc/__5/CLK
                         clock pessimism              0.577    43.421    
                         clock uncertainty           -0.213    43.208    
    DSP48_X0Y20          DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -0.450    42.758    m_vc/__5
  -------------------------------------------------------------------
                         required time                         42.758    
                         arrival time                         -10.972    
  -------------------------------------------------------------------
                         slack                                 31.785    

Slack (MET) :             31.820ns  (required time - arrival time)
  Source:                 m_vc/sw_sync_r_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/__6/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.858ns  (logic 4.094ns (34.526%)  route 7.764ns (65.474%))
  Logic Levels:           12  (CARRY4=9 LUT2=2 LUT5=1)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 42.843 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.546    -0.921    m_vc/axis_clk
    SLICE_X10Y67         FDRE                                         r  m_vc/sw_sync_r_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y67         FDRE (Prop_fdre_C_Q)         0.518    -0.403 r  m_vc/sw_sync_r_reg[2][3]/Q
                         net (fo=34, routed)          2.758     2.355    m_vc/sw_sync[3]
    SLICE_X13Y64         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     2.753 r  m_vc/_i_44/CO[3]
                         net (fo=1, routed)           0.000     2.753    m_vc/_i_44_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.867 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000     2.867    m_vc/_i_42_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.981 r  m_vc/_i_40/CO[3]
                         net (fo=1, routed)           0.000     2.981    m_vc/_i_40_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.294 r  m_vc/_i_38/O[3]
                         net (fo=5, routed)           1.284     4.578    m_vc/_i_38_n_4
    SLICE_X10Y66         LUT2 (Prop_lut2_I1_O)        0.306     4.884 r  m_vc/_i_87/O
                         net (fo=1, routed)           0.000     4.884    m_vc/_i_87_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.397 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000     5.397    m_vc/_i_73_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.514 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000     5.514    m_vc/_i_63_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.837 r  m_vc/_i_52/O[1]
                         net (fo=3, routed)           1.160     6.997    m_vc/_i_52_n_6
    SLICE_X14Y68         LUT2 (Prop_lut2_I0_O)        0.306     7.303 r  m_vc/_i_61/O
                         net (fo=1, routed)           0.000     7.303    m_vc/_i_61_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.836 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.836    m_vc/_i_45_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.065 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          1.033     9.098    m_vc/_i_34_n_1
    SLICE_X13Y71         LUT5 (Prop_lut5_I1_O)        0.310     9.408 r  m_vc/__1_i_1/O
                         net (fo=4, routed)           1.529    10.937    m_vc/__1_i_1_n_0
    DSP48_X0Y21          DSP48E1                                      r  m_vc/__6/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.527    42.843    m_vc/axis_clk
    DSP48_X0Y21          DSP48E1                                      r  m_vc/__6/CLK
                         clock pessimism              0.577    43.420    
                         clock uncertainty           -0.213    43.207    
    DSP48_X0Y21          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.450    42.757    m_vc/__6
  -------------------------------------------------------------------
                         required time                         42.757    
                         arrival time                         -10.937    
  -------------------------------------------------------------------
                         slack                                 31.820    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.581    -0.566    m_i2s2/axis_clk
    SLICE_X3Y71          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  m_i2s2/tx_data_r_shift_reg[10]/Q
                         net (fo=1, routed)           0.156    -0.269    m_i2s2/tx_data_r_shift_reg_n_0_[10]
    SLICE_X3Y71          LUT3 (Prop_lut3_I2_O)        0.042    -0.227 r  m_i2s2/tx_data_r_shift[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    m_i2s2/tx_data_r_shift[11]_i_1_n_0
    SLICE_X3Y71          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.850    -0.805    m_i2s2/axis_clk
    SLICE_X3Y71          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[11]/C
                         clock pessimism              0.239    -0.566    
                         clock uncertainty            0.213    -0.353    
    SLICE_X3Y71          FDRE (Hold_fdre_C_D)         0.107    -0.246    m_i2s2/tx_data_r_shift_reg[11]
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.581    -0.566    m_i2s2/axis_clk
    SLICE_X5Y69          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  m_i2s2/tx_data_r_shift_reg[16]/Q
                         net (fo=1, routed)           0.156    -0.269    m_i2s2/tx_data_r_shift_reg_n_0_[16]
    SLICE_X5Y69          LUT3 (Prop_lut3_I2_O)        0.042    -0.227 r  m_i2s2/tx_data_r_shift[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    m_i2s2/tx_data_r_shift[17]_i_1_n_0
    SLICE_X5Y69          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.850    -0.805    m_i2s2/axis_clk
    SLICE_X5Y69          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[17]/C
                         clock pessimism              0.239    -0.566    
                         clock uncertainty            0.213    -0.353    
    SLICE_X5Y69          FDRE (Hold_fdre_C_D)         0.107    -0.246    m_i2s2/tx_data_r_shift_reg[17]
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.579    -0.568    m_i2s2/axis_clk
    SLICE_X5Y71          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  m_i2s2/tx_data_r_shift_reg[20]/Q
                         net (fo=1, routed)           0.156    -0.271    m_i2s2/tx_data_r_shift_reg_n_0_[20]
    SLICE_X5Y71          LUT3 (Prop_lut3_I2_O)        0.042    -0.229 r  m_i2s2/tx_data_r_shift[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    m_i2s2/tx_data_r_shift[21]_i_1_n_0
    SLICE_X5Y71          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.848    -0.807    m_i2s2/axis_clk
    SLICE_X5Y71          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[21]/C
                         clock pessimism              0.239    -0.568    
                         clock uncertainty            0.213    -0.355    
    SLICE_X5Y71          FDRE (Hold_fdre_C_D)         0.107    -0.248    m_i2s2/tx_data_r_shift_reg[21]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.183ns (53.649%)  route 0.158ns (46.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.579    -0.568    m_i2s2/axis_clk
    SLICE_X5Y71          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  m_i2s2/tx_data_r_shift_reg[8]/Q
                         net (fo=1, routed)           0.158    -0.269    m_i2s2/tx_data_r_shift_reg_n_0_[8]
    SLICE_X5Y71          LUT3 (Prop_lut3_I2_O)        0.042    -0.227 r  m_i2s2/tx_data_r_shift[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    m_i2s2/tx_data_r_shift[9]_i_1_n_0
    SLICE_X5Y71          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.848    -0.807    m_i2s2/axis_clk
    SLICE_X5Y71          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[9]/C
                         clock pessimism              0.239    -0.568    
                         clock uncertainty            0.213    -0.355    
    SLICE_X5Y71          FDRE (Hold_fdre_C_D)         0.107    -0.248    m_i2s2/tx_data_r_shift_reg[9]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_r_shift_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_r_shift_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.164ns (51.400%)  route 0.155ns (48.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.585    -0.562    m_i2s2/axis_clk
    SLICE_X6Y64          FDRE                                         r  m_i2s2/rx_data_r_shift_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  m_i2s2/rx_data_r_shift_reg[14]/Q
                         net (fo=2, routed)           0.155    -0.243    m_i2s2/rx_data_r_shift[14]
    SLICE_X7Y64          FDRE                                         r  m_i2s2/rx_data_r_shift_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.855    -0.800    m_i2s2/axis_clk
    SLICE_X7Y64          FDRE                                         r  m_i2s2/rx_data_r_shift_reg[15]/C
                         clock pessimism              0.251    -0.549    
                         clock uncertainty            0.213    -0.336    
    SLICE_X7Y64          FDRE (Hold_fdre_C_D)         0.070    -0.266    m_i2s2/rx_data_r_shift_reg[15]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_shift_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.692%)  route 0.188ns (50.308%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.583    -0.564    m_i2s2/axis_clk
    SLICE_X1Y69          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  m_i2s2/tx_data_l_shift_reg[12]/Q
                         net (fo=1, routed)           0.188    -0.235    m_i2s2/tx_data_l_shift[12]
    SLICE_X2Y69          LUT3 (Prop_lut3_I2_O)        0.045    -0.190 r  m_i2s2/tx_data_l_shift[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    m_i2s2/p_1_in[13]
    SLICE_X2Y69          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.851    -0.803    m_i2s2/axis_clk
    SLICE_X2Y69          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[13]/C
                         clock pessimism              0.253    -0.550    
                         clock uncertainty            0.213    -0.337    
    SLICE_X2Y69          FDRE (Hold_fdre_C_D)         0.121    -0.216    m_i2s2/tx_data_l_shift_reg[13]
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.226ns (60.915%)  route 0.145ns (39.085%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.579    -0.568    m_i2s2/axis_clk
    SLICE_X5Y71          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.128    -0.440 r  m_i2s2/tx_data_r_shift_reg[9]/Q
                         net (fo=1, routed)           0.145    -0.295    m_i2s2/tx_data_r_shift_reg_n_0_[9]
    SLICE_X3Y71          LUT3 (Prop_lut3_I2_O)        0.098    -0.197 r  m_i2s2/tx_data_r_shift[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.197    m_i2s2/tx_data_r_shift[10]_i_1_n_0
    SLICE_X3Y71          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.850    -0.805    m_i2s2/axis_clk
    SLICE_X3Y71          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[10]/C
                         clock pessimism              0.274    -0.531    
                         clock uncertainty            0.213    -0.318    
    SLICE_X3Y71          FDRE (Hold_fdre_C_D)         0.091    -0.227    m_i2s2/tx_data_r_shift_reg[10]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_l_shift_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_l_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.640%)  route 0.135ns (51.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.561    -0.586    m_i2s2/axis_clk
    SLICE_X9Y59          FDRE                                         r  m_i2s2/rx_data_l_shift_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDRE (Prop_fdre_C_Q)         0.128    -0.458 r  m_i2s2/rx_data_l_shift_reg[5]/Q
                         net (fo=2, routed)           0.135    -0.323    m_i2s2/rx_data_l_shift[5]
    SLICE_X8Y59          FDRE                                         r  m_i2s2/rx_data_l_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.831    -0.824    m_i2s2/axis_clk
    SLICE_X8Y59          FDRE                                         r  m_i2s2/rx_data_l_reg[5]/C
                         clock pessimism              0.251    -0.573    
                         clock uncertainty            0.213    -0.360    
    SLICE_X8Y59          FDRE (Hold_fdre_C_D)         0.005    -0.355    m_i2s2/rx_data_l_reg[5]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.215ns (53.684%)  route 0.185ns (46.316%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.579    -0.568    m_i2s2/axis_clk
    SLICE_X6Y71          FDRE                                         r  m_i2s2/tx_data_l_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  m_i2s2/tx_data_l_reg[8]/Q
                         net (fo=1, routed)           0.185    -0.219    m_i2s2/tx_data_l_reg_n_0_[8]
    SLICE_X3Y70          LUT3 (Prop_lut3_I0_O)        0.051    -0.168 r  m_i2s2/tx_data_l_shift[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.168    m_i2s2/p_1_in[8]
    SLICE_X3Y70          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.850    -0.804    m_i2s2/axis_clk
    SLICE_X3Y70          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[8]/C
                         clock pessimism              0.274    -0.530    
                         clock uncertainty            0.213    -0.317    
    SLICE_X3Y70          FDRE (Hold_fdre_C_D)         0.107    -0.210    m_i2s2/tx_data_l_shift_reg[8]
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_l_shift_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_l_shift_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.148ns (54.750%)  route 0.122ns (45.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.586    -0.561    m_i2s2/axis_clk
    SLICE_X6Y62          FDRE                                         r  m_i2s2/rx_data_l_shift_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDRE (Prop_fdre_C_Q)         0.148    -0.413 r  m_i2s2/rx_data_l_shift_reg[21]/Q
                         net (fo=2, routed)           0.122    -0.291    m_i2s2/rx_data_l_shift[21]
    SLICE_X6Y62          FDRE                                         r  m_i2s2/rx_data_l_shift_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.856    -0.799    m_i2s2/axis_clk
    SLICE_X6Y62          FDRE                                         r  m_i2s2/rx_data_l_shift_reg[22]/C
                         clock pessimism              0.238    -0.561    
                         clock uncertainty            0.213    -0.348    
    SLICE_X6Y62          FDRE (Hold_fdre_C_D)         0.011    -0.337    m_i2s2/rx_data_l_shift_reg[22]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.046    





---------------------------------------------------------------------------------------------------
From Clock:  axis_clk_clk_wiz_0
  To Clock:  axis_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       31.464ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.464ns  (required time - arrival time)
  Source:                 m_vc/sw_sync_r_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/__7/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.214ns  (logic 4.094ns (33.519%)  route 8.120ns (66.481%))
  Logic Levels:           12  (CARRY4=9 LUT2=2 LUT5=1)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 42.843 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.546    -0.921    m_vc/axis_clk
    SLICE_X10Y67         FDRE                                         r  m_vc/sw_sync_r_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y67         FDRE (Prop_fdre_C_Q)         0.518    -0.403 r  m_vc/sw_sync_r_reg[2][3]/Q
                         net (fo=34, routed)          2.758     2.355    m_vc/sw_sync[3]
    SLICE_X13Y64         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     2.753 r  m_vc/_i_44/CO[3]
                         net (fo=1, routed)           0.000     2.753    m_vc/_i_44_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.867 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000     2.867    m_vc/_i_42_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.981 r  m_vc/_i_40/CO[3]
                         net (fo=1, routed)           0.000     2.981    m_vc/_i_40_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.294 r  m_vc/_i_38/O[3]
                         net (fo=5, routed)           1.284     4.578    m_vc/_i_38_n_4
    SLICE_X10Y66         LUT2 (Prop_lut2_I1_O)        0.306     4.884 r  m_vc/_i_87/O
                         net (fo=1, routed)           0.000     4.884    m_vc/_i_87_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.397 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000     5.397    m_vc/_i_73_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.514 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000     5.514    m_vc/_i_63_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.837 r  m_vc/_i_52/O[1]
                         net (fo=3, routed)           1.160     6.997    m_vc/_i_52_n_6
    SLICE_X14Y68         LUT2 (Prop_lut2_I0_O)        0.306     7.303 r  m_vc/_i_61/O
                         net (fo=1, routed)           0.000     7.303    m_vc/_i_61_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.836 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.836    m_vc/_i_45_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.065 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          1.479     9.544    m_vc/_i_34_n_1
    SLICE_X12Y64         LUT5 (Prop_lut5_I1_O)        0.310     9.854 r  m_vc/_i_32/O
                         net (fo=6, routed)           1.439    11.293    m_vc/B[0]
    DSP48_X0Y22          DSP48E1                                      r  m_vc/__7/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.527    42.843    m_vc/axis_clk
    DSP48_X0Y22          DSP48E1                                      r  m_vc/__7/CLK
                         clock pessimism              0.577    43.420    
                         clock uncertainty           -0.213    43.207    
    DSP48_X0Y22          DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -0.450    42.757    m_vc/__7
  -------------------------------------------------------------------
                         required time                         42.757    
                         arrival time                         -11.293    
  -------------------------------------------------------------------
                         slack                                 31.464    

Slack (MET) :             31.525ns  (required time - arrival time)
  Source:                 m_vc/sw_sync_r_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/__5/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.153ns  (logic 4.094ns (33.686%)  route 8.059ns (66.314%))
  Logic Levels:           12  (CARRY4=9 LUT2=2 LUT5=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 42.844 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.546    -0.921    m_vc/axis_clk
    SLICE_X10Y67         FDRE                                         r  m_vc/sw_sync_r_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y67         FDRE (Prop_fdre_C_Q)         0.518    -0.403 r  m_vc/sw_sync_r_reg[2][3]/Q
                         net (fo=34, routed)          2.758     2.355    m_vc/sw_sync[3]
    SLICE_X13Y64         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     2.753 r  m_vc/_i_44/CO[3]
                         net (fo=1, routed)           0.000     2.753    m_vc/_i_44_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.867 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000     2.867    m_vc/_i_42_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.981 r  m_vc/_i_40/CO[3]
                         net (fo=1, routed)           0.000     2.981    m_vc/_i_40_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.294 r  m_vc/_i_38/O[3]
                         net (fo=5, routed)           1.284     4.578    m_vc/_i_38_n_4
    SLICE_X10Y66         LUT2 (Prop_lut2_I1_O)        0.306     4.884 r  m_vc/_i_87/O
                         net (fo=1, routed)           0.000     4.884    m_vc/_i_87_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.397 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000     5.397    m_vc/_i_73_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.514 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000     5.514    m_vc/_i_63_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.837 r  m_vc/_i_52/O[1]
                         net (fo=3, routed)           1.160     6.997    m_vc/_i_52_n_6
    SLICE_X14Y68         LUT2 (Prop_lut2_I0_O)        0.306     7.303 r  m_vc/_i_61/O
                         net (fo=1, routed)           0.000     7.303    m_vc/_i_61_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.836 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.836    m_vc/_i_45_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.065 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          1.195     9.260    m_vc/_i_34_n_1
    SLICE_X12Y64         LUT5 (Prop_lut5_I1_O)        0.310     9.570 r  m_vc/_i_29/O
                         net (fo=6, routed)           1.663    11.232    m_vc/B[3]
    DSP48_X0Y20          DSP48E1                                      r  m_vc/__5/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.528    42.844    m_vc/axis_clk
    DSP48_X0Y20          DSP48E1                                      r  m_vc/__5/CLK
                         clock pessimism              0.577    43.421    
                         clock uncertainty           -0.213    43.208    
    DSP48_X0Y20          DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -0.450    42.758    m_vc/__5
  -------------------------------------------------------------------
                         required time                         42.758    
                         arrival time                         -11.232    
  -------------------------------------------------------------------
                         slack                                 31.525    

Slack (MET) :             31.555ns  (required time - arrival time)
  Source:                 m_vc/sw_sync_r_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/__5/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.124ns  (logic 4.094ns (33.769%)  route 8.030ns (66.231%))
  Logic Levels:           12  (CARRY4=9 LUT2=2 LUT5=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 42.844 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.546    -0.921    m_vc/axis_clk
    SLICE_X10Y67         FDRE                                         r  m_vc/sw_sync_r_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y67         FDRE (Prop_fdre_C_Q)         0.518    -0.403 r  m_vc/sw_sync_r_reg[2][3]/Q
                         net (fo=34, routed)          2.758     2.355    m_vc/sw_sync[3]
    SLICE_X13Y64         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     2.753 r  m_vc/_i_44/CO[3]
                         net (fo=1, routed)           0.000     2.753    m_vc/_i_44_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.867 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000     2.867    m_vc/_i_42_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.981 r  m_vc/_i_40/CO[3]
                         net (fo=1, routed)           0.000     2.981    m_vc/_i_40_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.294 r  m_vc/_i_38/O[3]
                         net (fo=5, routed)           1.284     4.578    m_vc/_i_38_n_4
    SLICE_X10Y66         LUT2 (Prop_lut2_I1_O)        0.306     4.884 r  m_vc/_i_87/O
                         net (fo=1, routed)           0.000     4.884    m_vc/_i_87_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.397 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000     5.397    m_vc/_i_73_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.514 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000     5.514    m_vc/_i_63_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.837 r  m_vc/_i_52/O[1]
                         net (fo=3, routed)           1.160     6.997    m_vc/_i_52_n_6
    SLICE_X14Y68         LUT2 (Prop_lut2_I0_O)        0.306     7.303 r  m_vc/_i_61/O
                         net (fo=1, routed)           0.000     7.303    m_vc/_i_61_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.836 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.836    m_vc/_i_45_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.065 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          1.479     9.544    m_vc/_i_34_n_1
    SLICE_X12Y64         LUT5 (Prop_lut5_I1_O)        0.310     9.854 r  m_vc/_i_32/O
                         net (fo=6, routed)           1.349    11.203    m_vc/B[0]
    DSP48_X0Y20          DSP48E1                                      r  m_vc/__5/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.528    42.844    m_vc/axis_clk
    DSP48_X0Y20          DSP48E1                                      r  m_vc/__5/CLK
                         clock pessimism              0.577    43.421    
                         clock uncertainty           -0.213    43.208    
    DSP48_X0Y20          DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -0.450    42.758    m_vc/__5
  -------------------------------------------------------------------
                         required time                         42.758    
                         arrival time                         -11.203    
  -------------------------------------------------------------------
                         slack                                 31.555    

Slack (MET) :             31.607ns  (required time - arrival time)
  Source:                 m_vc/sw_sync_r_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/__6/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.071ns  (logic 4.094ns (33.917%)  route 7.977ns (66.083%))
  Logic Levels:           12  (CARRY4=9 LUT2=2 LUT5=1)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 42.843 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.546    -0.921    m_vc/axis_clk
    SLICE_X10Y67         FDRE                                         r  m_vc/sw_sync_r_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y67         FDRE (Prop_fdre_C_Q)         0.518    -0.403 r  m_vc/sw_sync_r_reg[2][3]/Q
                         net (fo=34, routed)          2.758     2.355    m_vc/sw_sync[3]
    SLICE_X13Y64         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     2.753 r  m_vc/_i_44/CO[3]
                         net (fo=1, routed)           0.000     2.753    m_vc/_i_44_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.867 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000     2.867    m_vc/_i_42_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.981 r  m_vc/_i_40/CO[3]
                         net (fo=1, routed)           0.000     2.981    m_vc/_i_40_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.294 r  m_vc/_i_38/O[3]
                         net (fo=5, routed)           1.284     4.578    m_vc/_i_38_n_4
    SLICE_X10Y66         LUT2 (Prop_lut2_I1_O)        0.306     4.884 r  m_vc/_i_87/O
                         net (fo=1, routed)           0.000     4.884    m_vc/_i_87_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.397 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000     5.397    m_vc/_i_73_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.514 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000     5.514    m_vc/_i_63_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.837 r  m_vc/_i_52/O[1]
                         net (fo=3, routed)           1.160     6.997    m_vc/_i_52_n_6
    SLICE_X14Y68         LUT2 (Prop_lut2_I0_O)        0.306     7.303 r  m_vc/_i_61/O
                         net (fo=1, routed)           0.000     7.303    m_vc/_i_61_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.836 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.836    m_vc/_i_45_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.065 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          0.837     8.902    m_vc/_i_34_n_1
    SLICE_X15Y70         LUT5 (Prop_lut5_I1_O)        0.310     9.212 r  m_vc/__1_i_2/O
                         net (fo=4, routed)           1.938    11.150    m_vc/__1_i_2_n_0
    DSP48_X0Y21          DSP48E1                                      r  m_vc/__6/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.527    42.843    m_vc/axis_clk
    DSP48_X0Y21          DSP48E1                                      r  m_vc/__6/CLK
                         clock pessimism              0.577    43.420    
                         clock uncertainty           -0.213    43.207    
    DSP48_X0Y21          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.450    42.757    m_vc/__6
  -------------------------------------------------------------------
                         required time                         42.757    
                         arrival time                         -11.150    
  -------------------------------------------------------------------
                         slack                                 31.607    

Slack (MET) :             31.607ns  (required time - arrival time)
  Source:                 m_vc/sw_sync_r_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/__6/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.071ns  (logic 4.094ns (33.917%)  route 7.977ns (66.083%))
  Logic Levels:           12  (CARRY4=9 LUT2=2 LUT5=1)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 42.843 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.546    -0.921    m_vc/axis_clk
    SLICE_X10Y67         FDRE                                         r  m_vc/sw_sync_r_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y67         FDRE (Prop_fdre_C_Q)         0.518    -0.403 r  m_vc/sw_sync_r_reg[2][3]/Q
                         net (fo=34, routed)          2.758     2.355    m_vc/sw_sync[3]
    SLICE_X13Y64         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     2.753 r  m_vc/_i_44/CO[3]
                         net (fo=1, routed)           0.000     2.753    m_vc/_i_44_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.867 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000     2.867    m_vc/_i_42_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.981 r  m_vc/_i_40/CO[3]
                         net (fo=1, routed)           0.000     2.981    m_vc/_i_40_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.294 r  m_vc/_i_38/O[3]
                         net (fo=5, routed)           1.284     4.578    m_vc/_i_38_n_4
    SLICE_X10Y66         LUT2 (Prop_lut2_I1_O)        0.306     4.884 r  m_vc/_i_87/O
                         net (fo=1, routed)           0.000     4.884    m_vc/_i_87_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.397 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000     5.397    m_vc/_i_73_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.514 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000     5.514    m_vc/_i_63_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.837 r  m_vc/_i_52/O[1]
                         net (fo=3, routed)           1.160     6.997    m_vc/_i_52_n_6
    SLICE_X14Y68         LUT2 (Prop_lut2_I0_O)        0.306     7.303 r  m_vc/_i_61/O
                         net (fo=1, routed)           0.000     7.303    m_vc/_i_61_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.836 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.836    m_vc/_i_45_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.065 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          0.923     8.988    m_vc/_i_34_n_1
    SLICE_X14Y70         LUT5 (Prop_lut5_I1_O)        0.310     9.298 r  m_vc/__1_i_3/O
                         net (fo=4, routed)           1.852    11.150    m_vc/__1_i_3_n_0
    DSP48_X0Y21          DSP48E1                                      r  m_vc/__6/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.527    42.843    m_vc/axis_clk
    DSP48_X0Y21          DSP48E1                                      r  m_vc/__6/CLK
                         clock pessimism              0.577    43.420    
                         clock uncertainty           -0.213    43.207    
    DSP48_X0Y21          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.450    42.757    m_vc/__6
  -------------------------------------------------------------------
                         required time                         42.757    
                         arrival time                         -11.150    
  -------------------------------------------------------------------
                         slack                                 31.607    

Slack (MET) :             31.675ns  (required time - arrival time)
  Source:                 m_vc/sw_sync_r_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/__0/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.988ns  (logic 4.094ns (34.151%)  route 7.894ns (65.849%))
  Logic Levels:           12  (CARRY4=9 LUT2=2 LUT5=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 42.828 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.546    -0.921    m_vc/axis_clk
    SLICE_X10Y67         FDRE                                         r  m_vc/sw_sync_r_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y67         FDRE (Prop_fdre_C_Q)         0.518    -0.403 r  m_vc/sw_sync_r_reg[2][3]/Q
                         net (fo=34, routed)          2.758     2.355    m_vc/sw_sync[3]
    SLICE_X13Y64         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     2.753 r  m_vc/_i_44/CO[3]
                         net (fo=1, routed)           0.000     2.753    m_vc/_i_44_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.867 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000     2.867    m_vc/_i_42_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.981 r  m_vc/_i_40/CO[3]
                         net (fo=1, routed)           0.000     2.981    m_vc/_i_40_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.294 r  m_vc/_i_38/O[3]
                         net (fo=5, routed)           1.284     4.578    m_vc/_i_38_n_4
    SLICE_X10Y66         LUT2 (Prop_lut2_I1_O)        0.306     4.884 r  m_vc/_i_87/O
                         net (fo=1, routed)           0.000     4.884    m_vc/_i_87_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.397 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000     5.397    m_vc/_i_73_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.514 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000     5.514    m_vc/_i_63_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.837 r  m_vc/_i_52/O[1]
                         net (fo=3, routed)           1.160     6.997    m_vc/_i_52_n_6
    SLICE_X14Y68         LUT2 (Prop_lut2_I0_O)        0.306     7.303 r  m_vc/_i_61/O
                         net (fo=1, routed)           0.000     7.303    m_vc/_i_61_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.836 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.836    m_vc/_i_45_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.065 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          1.479     9.544    m_vc/_i_34_n_1
    SLICE_X12Y64         LUT5 (Prop_lut5_I1_O)        0.310     9.854 r  m_vc/_i_32/O
                         net (fo=6, routed)           1.213    11.067    m_vc/B[0]
    DSP48_X0Y29          DSP48E1                                      r  m_vc/__0/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.512    42.828    m_vc/axis_clk
    DSP48_X0Y29          DSP48E1                                      r  m_vc/__0/CLK
                         clock pessimism              0.577    43.405    
                         clock uncertainty           -0.213    43.192    
    DSP48_X0Y29          DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -0.450    42.742    m_vc/__0
  -------------------------------------------------------------------
                         required time                         42.742    
                         arrival time                         -11.067    
  -------------------------------------------------------------------
                         slack                                 31.675    

Slack (MET) :             31.747ns  (required time - arrival time)
  Source:                 m_vc/sw_sync_r_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/__6/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.931ns  (logic 4.094ns (34.315%)  route 7.837ns (65.685%))
  Logic Levels:           12  (CARRY4=9 LUT2=2 LUT5=1)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 42.843 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.546    -0.921    m_vc/axis_clk
    SLICE_X10Y67         FDRE                                         r  m_vc/sw_sync_r_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y67         FDRE (Prop_fdre_C_Q)         0.518    -0.403 r  m_vc/sw_sync_r_reg[2][3]/Q
                         net (fo=34, routed)          2.758     2.355    m_vc/sw_sync[3]
    SLICE_X13Y64         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     2.753 r  m_vc/_i_44/CO[3]
                         net (fo=1, routed)           0.000     2.753    m_vc/_i_44_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.867 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000     2.867    m_vc/_i_42_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.981 r  m_vc/_i_40/CO[3]
                         net (fo=1, routed)           0.000     2.981    m_vc/_i_40_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.294 r  m_vc/_i_38/O[3]
                         net (fo=5, routed)           1.284     4.578    m_vc/_i_38_n_4
    SLICE_X10Y66         LUT2 (Prop_lut2_I1_O)        0.306     4.884 r  m_vc/_i_87/O
                         net (fo=1, routed)           0.000     4.884    m_vc/_i_87_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.397 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000     5.397    m_vc/_i_73_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.514 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000     5.514    m_vc/_i_63_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.837 r  m_vc/_i_52/O[1]
                         net (fo=3, routed)           1.160     6.997    m_vc/_i_52_n_6
    SLICE_X14Y68         LUT2 (Prop_lut2_I0_O)        0.306     7.303 r  m_vc/_i_61/O
                         net (fo=1, routed)           0.000     7.303    m_vc/_i_61_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.836 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.836    m_vc/_i_45_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.065 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          1.032     9.097    m_vc/_i_34_n_1
    SLICE_X13Y71         LUT5 (Prop_lut5_I1_O)        0.310     9.407 r  m_vc/__1_i_4/O
                         net (fo=4, routed)           1.603    11.010    m_vc/__1_i_4_n_0
    DSP48_X0Y21          DSP48E1                                      r  m_vc/__6/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.527    42.843    m_vc/axis_clk
    DSP48_X0Y21          DSP48E1                                      r  m_vc/__6/CLK
                         clock pessimism              0.577    43.420    
                         clock uncertainty           -0.213    43.207    
    DSP48_X0Y21          DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -0.450    42.757    m_vc/__6
  -------------------------------------------------------------------
                         required time                         42.757    
                         arrival time                         -11.010    
  -------------------------------------------------------------------
                         slack                                 31.747    

Slack (MET) :             31.784ns  (required time - arrival time)
  Source:                 m_vc/sw_sync_r_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/__5/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.894ns  (logic 4.094ns (34.420%)  route 7.800ns (65.580%))
  Logic Levels:           12  (CARRY4=9 LUT2=2 LUT5=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 42.844 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.546    -0.921    m_vc/axis_clk
    SLICE_X10Y67         FDRE                                         r  m_vc/sw_sync_r_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y67         FDRE (Prop_fdre_C_Q)         0.518    -0.403 r  m_vc/sw_sync_r_reg[2][3]/Q
                         net (fo=34, routed)          2.758     2.355    m_vc/sw_sync[3]
    SLICE_X13Y64         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     2.753 r  m_vc/_i_44/CO[3]
                         net (fo=1, routed)           0.000     2.753    m_vc/_i_44_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.867 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000     2.867    m_vc/_i_42_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.981 r  m_vc/_i_40/CO[3]
                         net (fo=1, routed)           0.000     2.981    m_vc/_i_40_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.294 r  m_vc/_i_38/O[3]
                         net (fo=5, routed)           1.284     4.578    m_vc/_i_38_n_4
    SLICE_X10Y66         LUT2 (Prop_lut2_I1_O)        0.306     4.884 r  m_vc/_i_87/O
                         net (fo=1, routed)           0.000     4.884    m_vc/_i_87_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.397 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000     5.397    m_vc/_i_73_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.514 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000     5.514    m_vc/_i_63_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.837 r  m_vc/_i_52/O[1]
                         net (fo=3, routed)           1.160     6.997    m_vc/_i_52_n_6
    SLICE_X14Y68         LUT2 (Prop_lut2_I0_O)        0.306     7.303 r  m_vc/_i_61/O
                         net (fo=1, routed)           0.000     7.303    m_vc/_i_61_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.836 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.836    m_vc/_i_45_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.065 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          1.031     9.096    m_vc/_i_34_n_1
    SLICE_X15Y66         LUT5 (Prop_lut5_I1_O)        0.310     9.406 r  m_vc/_i_28/O
                         net (fo=6, routed)           1.567    10.973    m_vc/B[4]
    DSP48_X0Y20          DSP48E1                                      r  m_vc/__5/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.528    42.844    m_vc/axis_clk
    DSP48_X0Y20          DSP48E1                                      r  m_vc/__5/CLK
                         clock pessimism              0.577    43.421    
                         clock uncertainty           -0.213    43.208    
    DSP48_X0Y20          DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -0.450    42.758    m_vc/__5
  -------------------------------------------------------------------
                         required time                         42.758    
                         arrival time                         -10.973    
  -------------------------------------------------------------------
                         slack                                 31.784    

Slack (MET) :             31.785ns  (required time - arrival time)
  Source:                 m_vc/sw_sync_r_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/__5/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.893ns  (logic 4.094ns (34.423%)  route 7.799ns (65.577%))
  Logic Levels:           12  (CARRY4=9 LUT2=2 LUT5=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 42.844 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.546    -0.921    m_vc/axis_clk
    SLICE_X10Y67         FDRE                                         r  m_vc/sw_sync_r_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y67         FDRE (Prop_fdre_C_Q)         0.518    -0.403 r  m_vc/sw_sync_r_reg[2][3]/Q
                         net (fo=34, routed)          2.758     2.355    m_vc/sw_sync[3]
    SLICE_X13Y64         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     2.753 r  m_vc/_i_44/CO[3]
                         net (fo=1, routed)           0.000     2.753    m_vc/_i_44_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.867 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000     2.867    m_vc/_i_42_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.981 r  m_vc/_i_40/CO[3]
                         net (fo=1, routed)           0.000     2.981    m_vc/_i_40_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.294 r  m_vc/_i_38/O[3]
                         net (fo=5, routed)           1.284     4.578    m_vc/_i_38_n_4
    SLICE_X10Y66         LUT2 (Prop_lut2_I1_O)        0.306     4.884 r  m_vc/_i_87/O
                         net (fo=1, routed)           0.000     4.884    m_vc/_i_87_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.397 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000     5.397    m_vc/_i_73_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.514 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000     5.514    m_vc/_i_63_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.837 r  m_vc/_i_52/O[1]
                         net (fo=3, routed)           1.160     6.997    m_vc/_i_52_n_6
    SLICE_X14Y68         LUT2 (Prop_lut2_I0_O)        0.306     7.303 r  m_vc/_i_61/O
                         net (fo=1, routed)           0.000     7.303    m_vc/_i_61_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.836 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.836    m_vc/_i_45_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.065 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          0.902     8.967    m_vc/_i_34_n_1
    SLICE_X15Y65         LUT5 (Prop_lut5_I1_O)        0.310     9.277 r  m_vc/_i_30/O
                         net (fo=6, routed)           1.695    10.972    m_vc/B[2]
    DSP48_X0Y20          DSP48E1                                      r  m_vc/__5/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.528    42.844    m_vc/axis_clk
    DSP48_X0Y20          DSP48E1                                      r  m_vc/__5/CLK
                         clock pessimism              0.577    43.421    
                         clock uncertainty           -0.213    43.208    
    DSP48_X0Y20          DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -0.450    42.758    m_vc/__5
  -------------------------------------------------------------------
                         required time                         42.758    
                         arrival time                         -10.972    
  -------------------------------------------------------------------
                         slack                                 31.785    

Slack (MET) :             31.820ns  (required time - arrival time)
  Source:                 m_vc/sw_sync_r_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/__6/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.858ns  (logic 4.094ns (34.526%)  route 7.764ns (65.474%))
  Logic Levels:           12  (CARRY4=9 LUT2=2 LUT5=1)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 42.843 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.546    -0.921    m_vc/axis_clk
    SLICE_X10Y67         FDRE                                         r  m_vc/sw_sync_r_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y67         FDRE (Prop_fdre_C_Q)         0.518    -0.403 r  m_vc/sw_sync_r_reg[2][3]/Q
                         net (fo=34, routed)          2.758     2.355    m_vc/sw_sync[3]
    SLICE_X13Y64         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     2.753 r  m_vc/_i_44/CO[3]
                         net (fo=1, routed)           0.000     2.753    m_vc/_i_44_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.867 r  m_vc/_i_42/CO[3]
                         net (fo=1, routed)           0.000     2.867    m_vc/_i_42_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.981 r  m_vc/_i_40/CO[3]
                         net (fo=1, routed)           0.000     2.981    m_vc/_i_40_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.294 r  m_vc/_i_38/O[3]
                         net (fo=5, routed)           1.284     4.578    m_vc/_i_38_n_4
    SLICE_X10Y66         LUT2 (Prop_lut2_I1_O)        0.306     4.884 r  m_vc/_i_87/O
                         net (fo=1, routed)           0.000     4.884    m_vc/_i_87_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.397 r  m_vc/_i_73/CO[3]
                         net (fo=1, routed)           0.000     5.397    m_vc/_i_73_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.514 r  m_vc/_i_63/CO[3]
                         net (fo=1, routed)           0.000     5.514    m_vc/_i_63_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.837 r  m_vc/_i_52/O[1]
                         net (fo=3, routed)           1.160     6.997    m_vc/_i_52_n_6
    SLICE_X14Y68         LUT2 (Prop_lut2_I0_O)        0.306     7.303 r  m_vc/_i_61/O
                         net (fo=1, routed)           0.000     7.303    m_vc/_i_61_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.836 r  m_vc/_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.836    m_vc/_i_45_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.065 r  m_vc/_i_34/CO[2]
                         net (fo=25, routed)          1.033     9.098    m_vc/_i_34_n_1
    SLICE_X13Y71         LUT5 (Prop_lut5_I1_O)        0.310     9.408 r  m_vc/__1_i_1/O
                         net (fo=4, routed)           1.529    10.937    m_vc/__1_i_1_n_0
    DSP48_X0Y21          DSP48E1                                      r  m_vc/__6/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.527    42.843    m_vc/axis_clk
    DSP48_X0Y21          DSP48E1                                      r  m_vc/__6/CLK
                         clock pessimism              0.577    43.420    
                         clock uncertainty           -0.213    43.207    
    DSP48_X0Y21          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.450    42.757    m_vc/__6
  -------------------------------------------------------------------
                         required time                         42.757    
                         arrival time                         -10.937    
  -------------------------------------------------------------------
                         slack                                 31.820    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.581    -0.566    m_i2s2/axis_clk
    SLICE_X3Y71          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  m_i2s2/tx_data_r_shift_reg[10]/Q
                         net (fo=1, routed)           0.156    -0.269    m_i2s2/tx_data_r_shift_reg_n_0_[10]
    SLICE_X3Y71          LUT3 (Prop_lut3_I2_O)        0.042    -0.227 r  m_i2s2/tx_data_r_shift[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    m_i2s2/tx_data_r_shift[11]_i_1_n_0
    SLICE_X3Y71          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.850    -0.805    m_i2s2/axis_clk
    SLICE_X3Y71          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[11]/C
                         clock pessimism              0.239    -0.566    
                         clock uncertainty            0.213    -0.353    
    SLICE_X3Y71          FDRE (Hold_fdre_C_D)         0.107    -0.246    m_i2s2/tx_data_r_shift_reg[11]
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.581    -0.566    m_i2s2/axis_clk
    SLICE_X5Y69          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  m_i2s2/tx_data_r_shift_reg[16]/Q
                         net (fo=1, routed)           0.156    -0.269    m_i2s2/tx_data_r_shift_reg_n_0_[16]
    SLICE_X5Y69          LUT3 (Prop_lut3_I2_O)        0.042    -0.227 r  m_i2s2/tx_data_r_shift[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    m_i2s2/tx_data_r_shift[17]_i_1_n_0
    SLICE_X5Y69          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.850    -0.805    m_i2s2/axis_clk
    SLICE_X5Y69          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[17]/C
                         clock pessimism              0.239    -0.566    
                         clock uncertainty            0.213    -0.353    
    SLICE_X5Y69          FDRE (Hold_fdre_C_D)         0.107    -0.246    m_i2s2/tx_data_r_shift_reg[17]
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.579    -0.568    m_i2s2/axis_clk
    SLICE_X5Y71          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  m_i2s2/tx_data_r_shift_reg[20]/Q
                         net (fo=1, routed)           0.156    -0.271    m_i2s2/tx_data_r_shift_reg_n_0_[20]
    SLICE_X5Y71          LUT3 (Prop_lut3_I2_O)        0.042    -0.229 r  m_i2s2/tx_data_r_shift[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    m_i2s2/tx_data_r_shift[21]_i_1_n_0
    SLICE_X5Y71          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.848    -0.807    m_i2s2/axis_clk
    SLICE_X5Y71          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[21]/C
                         clock pessimism              0.239    -0.568    
                         clock uncertainty            0.213    -0.355    
    SLICE_X5Y71          FDRE (Hold_fdre_C_D)         0.107    -0.248    m_i2s2/tx_data_r_shift_reg[21]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.183ns (53.649%)  route 0.158ns (46.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.579    -0.568    m_i2s2/axis_clk
    SLICE_X5Y71          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  m_i2s2/tx_data_r_shift_reg[8]/Q
                         net (fo=1, routed)           0.158    -0.269    m_i2s2/tx_data_r_shift_reg_n_0_[8]
    SLICE_X5Y71          LUT3 (Prop_lut3_I2_O)        0.042    -0.227 r  m_i2s2/tx_data_r_shift[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    m_i2s2/tx_data_r_shift[9]_i_1_n_0
    SLICE_X5Y71          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.848    -0.807    m_i2s2/axis_clk
    SLICE_X5Y71          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[9]/C
                         clock pessimism              0.239    -0.568    
                         clock uncertainty            0.213    -0.355    
    SLICE_X5Y71          FDRE (Hold_fdre_C_D)         0.107    -0.248    m_i2s2/tx_data_r_shift_reg[9]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_r_shift_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_r_shift_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.164ns (51.400%)  route 0.155ns (48.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.585    -0.562    m_i2s2/axis_clk
    SLICE_X6Y64          FDRE                                         r  m_i2s2/rx_data_r_shift_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  m_i2s2/rx_data_r_shift_reg[14]/Q
                         net (fo=2, routed)           0.155    -0.243    m_i2s2/rx_data_r_shift[14]
    SLICE_X7Y64          FDRE                                         r  m_i2s2/rx_data_r_shift_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.855    -0.800    m_i2s2/axis_clk
    SLICE_X7Y64          FDRE                                         r  m_i2s2/rx_data_r_shift_reg[15]/C
                         clock pessimism              0.251    -0.549    
                         clock uncertainty            0.213    -0.336    
    SLICE_X7Y64          FDRE (Hold_fdre_C_D)         0.070    -0.266    m_i2s2/rx_data_r_shift_reg[15]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_shift_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.692%)  route 0.188ns (50.308%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.583    -0.564    m_i2s2/axis_clk
    SLICE_X1Y69          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  m_i2s2/tx_data_l_shift_reg[12]/Q
                         net (fo=1, routed)           0.188    -0.235    m_i2s2/tx_data_l_shift[12]
    SLICE_X2Y69          LUT3 (Prop_lut3_I2_O)        0.045    -0.190 r  m_i2s2/tx_data_l_shift[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    m_i2s2/p_1_in[13]
    SLICE_X2Y69          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.851    -0.803    m_i2s2/axis_clk
    SLICE_X2Y69          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[13]/C
                         clock pessimism              0.253    -0.550    
                         clock uncertainty            0.213    -0.337    
    SLICE_X2Y69          FDRE (Hold_fdre_C_D)         0.121    -0.216    m_i2s2/tx_data_l_shift_reg[13]
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.226ns (60.915%)  route 0.145ns (39.085%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.579    -0.568    m_i2s2/axis_clk
    SLICE_X5Y71          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.128    -0.440 r  m_i2s2/tx_data_r_shift_reg[9]/Q
                         net (fo=1, routed)           0.145    -0.295    m_i2s2/tx_data_r_shift_reg_n_0_[9]
    SLICE_X3Y71          LUT3 (Prop_lut3_I2_O)        0.098    -0.197 r  m_i2s2/tx_data_r_shift[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.197    m_i2s2/tx_data_r_shift[10]_i_1_n_0
    SLICE_X3Y71          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.850    -0.805    m_i2s2/axis_clk
    SLICE_X3Y71          FDRE                                         r  m_i2s2/tx_data_r_shift_reg[10]/C
                         clock pessimism              0.274    -0.531    
                         clock uncertainty            0.213    -0.318    
    SLICE_X3Y71          FDRE (Hold_fdre_C_D)         0.091    -0.227    m_i2s2/tx_data_r_shift_reg[10]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_l_shift_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_l_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.640%)  route 0.135ns (51.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.561    -0.586    m_i2s2/axis_clk
    SLICE_X9Y59          FDRE                                         r  m_i2s2/rx_data_l_shift_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDRE (Prop_fdre_C_Q)         0.128    -0.458 r  m_i2s2/rx_data_l_shift_reg[5]/Q
                         net (fo=2, routed)           0.135    -0.323    m_i2s2/rx_data_l_shift[5]
    SLICE_X8Y59          FDRE                                         r  m_i2s2/rx_data_l_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.831    -0.824    m_i2s2/axis_clk
    SLICE_X8Y59          FDRE                                         r  m_i2s2/rx_data_l_reg[5]/C
                         clock pessimism              0.251    -0.573    
                         clock uncertainty            0.213    -0.360    
    SLICE_X8Y59          FDRE (Hold_fdre_C_D)         0.005    -0.355    m_i2s2/rx_data_l_reg[5]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.215ns (53.684%)  route 0.185ns (46.316%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.579    -0.568    m_i2s2/axis_clk
    SLICE_X6Y71          FDRE                                         r  m_i2s2/tx_data_l_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  m_i2s2/tx_data_l_reg[8]/Q
                         net (fo=1, routed)           0.185    -0.219    m_i2s2/tx_data_l_reg_n_0_[8]
    SLICE_X3Y70          LUT3 (Prop_lut3_I0_O)        0.051    -0.168 r  m_i2s2/tx_data_l_shift[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.168    m_i2s2/p_1_in[8]
    SLICE_X3Y70          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.850    -0.804    m_i2s2/axis_clk
    SLICE_X3Y70          FDRE                                         r  m_i2s2/tx_data_l_shift_reg[8]/C
                         clock pessimism              0.274    -0.530    
                         clock uncertainty            0.213    -0.317    
    SLICE_X3Y70          FDRE (Hold_fdre_C_D)         0.107    -0.210    m_i2s2/tx_data_l_shift_reg[8]
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_l_shift_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_l_shift_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.148ns (54.750%)  route 0.122ns (45.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.586    -0.561    m_i2s2/axis_clk
    SLICE_X6Y62          FDRE                                         r  m_i2s2/rx_data_l_shift_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDRE (Prop_fdre_C_Q)         0.148    -0.413 r  m_i2s2/rx_data_l_shift_reg[21]/Q
                         net (fo=2, routed)           0.122    -0.291    m_i2s2/rx_data_l_shift[21]
    SLICE_X6Y62          FDRE                                         r  m_i2s2/rx_data_l_shift_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.856    -0.799    m_i2s2/axis_clk
    SLICE_X6Y62          FDRE                                         r  m_i2s2/rx_data_l_shift_reg[22]/C
                         clock pessimism              0.238    -0.561    
                         clock uncertainty            0.213    -0.348    
    SLICE_X6Y62          FDRE (Hold_fdre_C_D)         0.011    -0.337    m_i2s2/rx_data_l_shift_reg[22]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.046    





