# system info systema on 2020.05.21.15:37:01
system_info:
name,value
DEVICE,5CEBA2F17A7
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1590096982
#
#
# Files generated for systema on 2020.05.21.15:37:01
files:
filepath,kind,attributes,module,is_top
simulation/systema.v,VERILOG,,systema,true
simulation/submodules/systema_CPU.v,VERILOG,,systema_CPU,false
simulation/submodules/systema_RAM.hex,HEX,,systema_RAM,false
simulation/submodules/systema_RAM.v,VERILOG,,systema_RAM,false
simulation/submodules/systema_REG.v,VERILOG,,systema_REG,false
simulation/submodules/systema_REG_INPUT.v,VERILOG,,systema_REG_INPUT,false
simulation/submodules/systema_UART.v,VERILOG,,systema_UART,false
simulation/submodules/systema_mm_interconnect_0.v,VERILOG,,systema_mm_interconnect_0,false
simulation/submodules/systema_irq_mapper.sv,SYSTEM_VERILOG,,systema_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/systema_CPU_cpu.sdc,SDC,,systema_CPU_cpu,false
simulation/submodules/systema_CPU_cpu.v,VERILOG,,systema_CPU_cpu,false
simulation/submodules/systema_CPU_cpu_debug_slave_sysclk.v,VERILOG,,systema_CPU_cpu,false
simulation/submodules/systema_CPU_cpu_debug_slave_tck.v,VERILOG,,systema_CPU_cpu,false
simulation/submodules/systema_CPU_cpu_debug_slave_wrapper.v,VERILOG,,systema_CPU_cpu,false
simulation/submodules/systema_CPU_cpu_nios2_waves.do,OTHER,,systema_CPU_cpu,false
simulation/submodules/systema_CPU_cpu_ociram_default_contents.dat,DAT,,systema_CPU_cpu,false
simulation/submodules/systema_CPU_cpu_ociram_default_contents.hex,HEX,,systema_CPU_cpu,false
simulation/submodules/systema_CPU_cpu_ociram_default_contents.mif,MIF,,systema_CPU_cpu,false
simulation/submodules/systema_CPU_cpu_rf_ram_a.dat,DAT,,systema_CPU_cpu,false
simulation/submodules/systema_CPU_cpu_rf_ram_a.hex,HEX,,systema_CPU_cpu,false
simulation/submodules/systema_CPU_cpu_rf_ram_a.mif,MIF,,systema_CPU_cpu,false
simulation/submodules/systema_CPU_cpu_rf_ram_b.dat,DAT,,systema_CPU_cpu,false
simulation/submodules/systema_CPU_cpu_rf_ram_b.hex,HEX,,systema_CPU_cpu,false
simulation/submodules/systema_CPU_cpu_rf_ram_b.mif,MIF,,systema_CPU_cpu,false
simulation/submodules/systema_CPU_cpu_test_bench.v,VERILOG,,systema_CPU_cpu,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/systema_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,systema_mm_interconnect_0_router,false
simulation/submodules/systema_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,systema_mm_interconnect_0_router_001,false
simulation/submodules/systema_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,systema_mm_interconnect_0_router_002,false
simulation/submodules/systema_mm_interconnect_0_router_005.sv,SYSTEM_VERILOG,,systema_mm_interconnect_0_router_005,false
simulation/submodules/systema_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,systema_mm_interconnect_0_cmd_demux,false
simulation/submodules/systema_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,systema_mm_interconnect_0_cmd_demux_001,false
simulation/submodules/systema_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,systema_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,systema_mm_interconnect_0_cmd_mux,false
simulation/submodules/systema_mm_interconnect_0_cmd_mux_003.sv,SYSTEM_VERILOG,,systema_mm_interconnect_0_cmd_mux_003,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,systema_mm_interconnect_0_cmd_mux_003,false
simulation/submodules/systema_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,systema_mm_interconnect_0_rsp_demux,false
simulation/submodules/systema_mm_interconnect_0_rsp_demux_003.sv,SYSTEM_VERILOG,,systema_mm_interconnect_0_rsp_demux_003,false
simulation/submodules/systema_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,systema_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,systema_mm_interconnect_0_rsp_mux,false
simulation/submodules/systema_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,systema_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,systema_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/systema_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,systema_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/systema_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,systema_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
systema.CPU,systema_CPU
systema.CPU.cpu,systema_CPU_cpu
systema.RAM,systema_RAM
systema.REG,systema_REG
systema.REG_INPUT,systema_REG_INPUT
systema.UART,systema_UART
systema.mm_interconnect_0,systema_mm_interconnect_0
systema.mm_interconnect_0.CPU_data_master_translator,altera_merlin_master_translator
systema.mm_interconnect_0.CPU_instruction_master_translator,altera_merlin_master_translator
systema.mm_interconnect_0.UART_avalon_jtag_slave_translator,altera_merlin_slave_translator
systema.mm_interconnect_0.CPU_debug_mem_slave_translator,altera_merlin_slave_translator
systema.mm_interconnect_0.RAM_s1_translator,altera_merlin_slave_translator
systema.mm_interconnect_0.REG_s1_translator,altera_merlin_slave_translator
systema.mm_interconnect_0.REG_INPUT_s1_translator,altera_merlin_slave_translator
systema.mm_interconnect_0.CPU_data_master_agent,altera_merlin_master_agent
systema.mm_interconnect_0.CPU_instruction_master_agent,altera_merlin_master_agent
systema.mm_interconnect_0.UART_avalon_jtag_slave_agent,altera_merlin_slave_agent
systema.mm_interconnect_0.CPU_debug_mem_slave_agent,altera_merlin_slave_agent
systema.mm_interconnect_0.RAM_s1_agent,altera_merlin_slave_agent
systema.mm_interconnect_0.REG_s1_agent,altera_merlin_slave_agent
systema.mm_interconnect_0.REG_INPUT_s1_agent,altera_merlin_slave_agent
systema.mm_interconnect_0.UART_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
systema.mm_interconnect_0.CPU_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
systema.mm_interconnect_0.RAM_s1_agent_rsp_fifo,altera_avalon_sc_fifo
systema.mm_interconnect_0.REG_s1_agent_rsp_fifo,altera_avalon_sc_fifo
systema.mm_interconnect_0.REG_INPUT_s1_agent_rsp_fifo,altera_avalon_sc_fifo
systema.mm_interconnect_0.router,systema_mm_interconnect_0_router
systema.mm_interconnect_0.router_001,systema_mm_interconnect_0_router_001
systema.mm_interconnect_0.router_002,systema_mm_interconnect_0_router_002
systema.mm_interconnect_0.router_003,systema_mm_interconnect_0_router_002
systema.mm_interconnect_0.router_004,systema_mm_interconnect_0_router_002
systema.mm_interconnect_0.router_005,systema_mm_interconnect_0_router_005
systema.mm_interconnect_0.router_006,systema_mm_interconnect_0_router_005
systema.mm_interconnect_0.cmd_demux,systema_mm_interconnect_0_cmd_demux
systema.mm_interconnect_0.cmd_demux_001,systema_mm_interconnect_0_cmd_demux_001
systema.mm_interconnect_0.cmd_mux,systema_mm_interconnect_0_cmd_mux
systema.mm_interconnect_0.cmd_mux_001,systema_mm_interconnect_0_cmd_mux
systema.mm_interconnect_0.cmd_mux_002,systema_mm_interconnect_0_cmd_mux
systema.mm_interconnect_0.cmd_mux_003,systema_mm_interconnect_0_cmd_mux_003
systema.mm_interconnect_0.cmd_mux_004,systema_mm_interconnect_0_cmd_mux_003
systema.mm_interconnect_0.rsp_demux,systema_mm_interconnect_0_rsp_demux
systema.mm_interconnect_0.rsp_demux_001,systema_mm_interconnect_0_rsp_demux
systema.mm_interconnect_0.rsp_demux_002,systema_mm_interconnect_0_rsp_demux
systema.mm_interconnect_0.rsp_demux_003,systema_mm_interconnect_0_rsp_demux_003
systema.mm_interconnect_0.rsp_demux_004,systema_mm_interconnect_0_rsp_demux_003
systema.mm_interconnect_0.rsp_mux,systema_mm_interconnect_0_rsp_mux
systema.mm_interconnect_0.rsp_mux_001,systema_mm_interconnect_0_rsp_mux_001
systema.mm_interconnect_0.avalon_st_adapter,systema_mm_interconnect_0_avalon_st_adapter
systema.mm_interconnect_0.avalon_st_adapter.error_adapter_0,systema_mm_interconnect_0_avalon_st_adapter_error_adapter_0
systema.mm_interconnect_0.avalon_st_adapter_001,systema_mm_interconnect_0_avalon_st_adapter
systema.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,systema_mm_interconnect_0_avalon_st_adapter_error_adapter_0
systema.mm_interconnect_0.avalon_st_adapter_002,systema_mm_interconnect_0_avalon_st_adapter
systema.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,systema_mm_interconnect_0_avalon_st_adapter_error_adapter_0
systema.mm_interconnect_0.avalon_st_adapter_003,systema_mm_interconnect_0_avalon_st_adapter
systema.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,systema_mm_interconnect_0_avalon_st_adapter_error_adapter_0
systema.mm_interconnect_0.avalon_st_adapter_004,systema_mm_interconnect_0_avalon_st_adapter
systema.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,systema_mm_interconnect_0_avalon_st_adapter_error_adapter_0
systema.irq_mapper,systema_irq_mapper
systema.rst_controller,altera_reset_controller
