Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Jun 10 09:49:50 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file OV7670_VGA_Display_timing_summary_routed.rpt -pb OV7670_VGA_Display_timing_summary_routed.pb -rpx OV7670_VGA_Display_timing_summary_routed.rpx -warn_on_violation
| Design       : OV7670_VGA_Display
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (86)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (502)
5. checking no_input_delay (13)
6. checking no_output_delay (28)
7. checking multiple_clock (426)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (86)
-------------------------
 There are 86 register/latch pins with no clock driven by root clock pin: ov7670_pclk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (502)
--------------------------------------------------
 There are 502 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (426)
--------------------------------
 There are 426 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.418        0.000                      0                 1360        0.046        0.000                      0                 1360        3.000        0.000                       0                   434  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
clk                       {0.000 5.000}      10.000          100.000         
  clk_100Mhz_clk_wiz_2    {0.000 5.000}      10.000          100.000         
  clk_25Mhz_clk_wiz_2     {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_2      {0.000 5.000}      10.000          100.000         
sys_clk_pin               {0.000 5.000}      10.000          100.000         
  clk_100Mhz_clk_wiz_2_1  {0.000 5.000}      10.000          100.000         
  clk_25Mhz_clk_wiz_2_1   {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_2_1    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                         3.000        0.000                       0                     1  
  clk_100Mhz_clk_wiz_2          4.418        0.000                      0                  431        0.168        0.000                      0                  431        4.500        0.000                       0                   267  
  clk_25Mhz_clk_wiz_2          20.905        0.000                      0                  929        0.140        0.000                      0                  929       18.750        0.000                       0                   163  
  clkfbout_clk_wiz_2                                                                                                                                                        7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_100Mhz_clk_wiz_2_1        4.419        0.000                      0                  431        0.168        0.000                      0                  431        4.500        0.000                       0                   267  
  clk_25Mhz_clk_wiz_2_1        20.909        0.000                      0                  929        0.140        0.000                      0                  929       18.750        0.000                       0                   163  
  clkfbout_clk_wiz_2_1                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_25Mhz_clk_wiz_2     clk_100Mhz_clk_wiz_2          5.078        0.000                      0                   10        0.199        0.000                      0                   10  
clk_100Mhz_clk_wiz_2_1  clk_100Mhz_clk_wiz_2          4.418        0.000                      0                  431        0.094        0.000                      0                  431  
clk_25Mhz_clk_wiz_2_1   clk_100Mhz_clk_wiz_2          5.081        0.000                      0                   10        0.203        0.000                      0                   10  
clk_100Mhz_clk_wiz_2    clk_25Mhz_clk_wiz_2           4.539        0.000                      0                   40        0.293        0.000                      0                   40  
clk_100Mhz_clk_wiz_2_1  clk_25Mhz_clk_wiz_2           4.539        0.000                      0                   40        0.293        0.000                      0                   40  
clk_25Mhz_clk_wiz_2_1   clk_25Mhz_clk_wiz_2          20.905        0.000                      0                  929        0.046        0.000                      0                  929  
clk_100Mhz_clk_wiz_2    clk_100Mhz_clk_wiz_2_1        4.418        0.000                      0                  431        0.094        0.000                      0                  431  
clk_25Mhz_clk_wiz_2     clk_100Mhz_clk_wiz_2_1        5.078        0.000                      0                   10        0.199        0.000                      0                   10  
clk_25Mhz_clk_wiz_2_1   clk_100Mhz_clk_wiz_2_1        5.081        0.000                      0                   10        0.203        0.000                      0                   10  
clk_100Mhz_clk_wiz_2    clk_25Mhz_clk_wiz_2_1         4.542        0.000                      0                   40        0.296        0.000                      0                   40  
clk_25Mhz_clk_wiz_2     clk_25Mhz_clk_wiz_2_1        20.905        0.000                      0                  929        0.046        0.000                      0                  929  
clk_100Mhz_clk_wiz_2_1  clk_25Mhz_clk_wiz_2_1         4.542        0.000                      0                   40        0.296        0.000                      0                   40  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_wiz_2/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_wiz_2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_wiz_2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_wiz_2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_wiz_2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_wiz_2/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100Mhz_clk_wiz_2
  To Clock:  clk_100Mhz_clk_wiz_2

Setup :            0  Failing Endpoints,  Worst Slack        4.418ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.418ns  (required time - arrival time)
  Source:                 U_buzzer_PWM/note_index_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_buzzer_PWM/PWM_en_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2 rise@10.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        5.073ns  (logic 1.468ns (28.935%)  route 3.605ns (71.065%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.626    -0.886    U_buzzer_PWM/clk_100Mhz
    SLICE_X0Y56          FDCE                                         r  U_buzzer_PWM/note_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.456    -0.430 r  U_buzzer_PWM/note_index_reg[1]/Q
                         net (fo=31, routed)          1.362     0.932    U_buzzer_PWM/note_index_reg_n_0_[1]
    SLICE_X5Y58          LUT6 (Prop_lut6_I4_O)        0.124     1.056 r  U_buzzer_PWM/i__carry__0_i_3/O
                         net (fo=1, routed)           0.529     1.584    U_buzzer_PWM/i__carry__0_i_3_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.091 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.091    U_buzzer_PWM/play_state1_inferred__0/i__carry__0_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.205 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.205    U_buzzer_PWM/play_state1_inferred__0/i__carry__1_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.319 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__2/CO[3]
                         net (fo=36, routed)          1.317     3.637    U_buzzer_PWM/play_state1
    SLICE_X0Y57          LUT3 (Prop_lut3_I2_O)        0.153     3.790 r  U_buzzer_PWM/note_index[4]_i_1/O
                         net (fo=6, routed)           0.398     4.187    U_buzzer_PWM/note_index[4]_i_1_n_0
    SLICE_X0Y57          FDCE                                         r  U_buzzer_PWM/PWM_en_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.508     8.512    U_buzzer_PWM/clk_100Mhz
    SLICE_X0Y57          FDCE                                         r  U_buzzer_PWM/PWM_en_reg/C
                         clock pessimism              0.576     9.088    
                         clock uncertainty           -0.074     9.014    
    SLICE_X0Y57          FDCE (Setup_fdce_C_CE)      -0.408     8.606    U_buzzer_PWM/PWM_en_reg
  -------------------------------------------------------------------
                         required time                          8.606    
                         arrival time                          -4.187    
  -------------------------------------------------------------------
                         slack                                  4.418    

Slack (MET) :             4.493ns  (required time - arrival time)
  Source:                 U_buzzer_PWM/note_index_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_buzzer_PWM/note_index_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2 rise@10.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        5.025ns  (logic 1.468ns (29.214%)  route 3.557ns (70.786%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.626    -0.886    U_buzzer_PWM/clk_100Mhz
    SLICE_X0Y56          FDCE                                         r  U_buzzer_PWM/note_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.456    -0.430 r  U_buzzer_PWM/note_index_reg[1]/Q
                         net (fo=31, routed)          1.362     0.932    U_buzzer_PWM/note_index_reg_n_0_[1]
    SLICE_X5Y58          LUT6 (Prop_lut6_I4_O)        0.124     1.056 r  U_buzzer_PWM/i__carry__0_i_3/O
                         net (fo=1, routed)           0.529     1.584    U_buzzer_PWM/i__carry__0_i_3_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.091 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.091    U_buzzer_PWM/play_state1_inferred__0/i__carry__0_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.205 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.205    U_buzzer_PWM/play_state1_inferred__0/i__carry__1_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.319 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__2/CO[3]
                         net (fo=36, routed)          1.317     3.637    U_buzzer_PWM/play_state1
    SLICE_X0Y57          LUT3 (Prop_lut3_I2_O)        0.153     3.790 r  U_buzzer_PWM/note_index[4]_i_1/O
                         net (fo=6, routed)           0.349     4.139    U_buzzer_PWM/note_index[4]_i_1_n_0
    SLICE_X0Y56          FDCE                                         r  U_buzzer_PWM/note_index_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.509     8.513    U_buzzer_PWM/clk_100Mhz
    SLICE_X0Y56          FDCE                                         r  U_buzzer_PWM/note_index_reg[0]/C
                         clock pessimism              0.601     9.114    
                         clock uncertainty           -0.074     9.040    
    SLICE_X0Y56          FDCE (Setup_fdce_C_CE)      -0.408     8.632    U_buzzer_PWM/note_index_reg[0]
  -------------------------------------------------------------------
                         required time                          8.632    
                         arrival time                          -4.139    
  -------------------------------------------------------------------
                         slack                                  4.493    

Slack (MET) :             4.493ns  (required time - arrival time)
  Source:                 U_buzzer_PWM/note_index_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_buzzer_PWM/note_index_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2 rise@10.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        5.025ns  (logic 1.468ns (29.214%)  route 3.557ns (70.786%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.626    -0.886    U_buzzer_PWM/clk_100Mhz
    SLICE_X0Y56          FDCE                                         r  U_buzzer_PWM/note_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.456    -0.430 r  U_buzzer_PWM/note_index_reg[1]/Q
                         net (fo=31, routed)          1.362     0.932    U_buzzer_PWM/note_index_reg_n_0_[1]
    SLICE_X5Y58          LUT6 (Prop_lut6_I4_O)        0.124     1.056 r  U_buzzer_PWM/i__carry__0_i_3/O
                         net (fo=1, routed)           0.529     1.584    U_buzzer_PWM/i__carry__0_i_3_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.091 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.091    U_buzzer_PWM/play_state1_inferred__0/i__carry__0_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.205 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.205    U_buzzer_PWM/play_state1_inferred__0/i__carry__1_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.319 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__2/CO[3]
                         net (fo=36, routed)          1.317     3.637    U_buzzer_PWM/play_state1
    SLICE_X0Y57          LUT3 (Prop_lut3_I2_O)        0.153     3.790 r  U_buzzer_PWM/note_index[4]_i_1/O
                         net (fo=6, routed)           0.349     4.139    U_buzzer_PWM/note_index[4]_i_1_n_0
    SLICE_X0Y56          FDCE                                         r  U_buzzer_PWM/note_index_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.509     8.513    U_buzzer_PWM/clk_100Mhz
    SLICE_X0Y56          FDCE                                         r  U_buzzer_PWM/note_index_reg[1]/C
                         clock pessimism              0.601     9.114    
                         clock uncertainty           -0.074     9.040    
    SLICE_X0Y56          FDCE (Setup_fdce_C_CE)      -0.408     8.632    U_buzzer_PWM/note_index_reg[1]
  -------------------------------------------------------------------
                         required time                          8.632    
                         arrival time                          -4.139    
  -------------------------------------------------------------------
                         slack                                  4.493    

Slack (MET) :             4.493ns  (required time - arrival time)
  Source:                 U_buzzer_PWM/note_index_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_buzzer_PWM/note_index_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2 rise@10.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        5.025ns  (logic 1.468ns (29.214%)  route 3.557ns (70.786%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.626    -0.886    U_buzzer_PWM/clk_100Mhz
    SLICE_X0Y56          FDCE                                         r  U_buzzer_PWM/note_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.456    -0.430 r  U_buzzer_PWM/note_index_reg[1]/Q
                         net (fo=31, routed)          1.362     0.932    U_buzzer_PWM/note_index_reg_n_0_[1]
    SLICE_X5Y58          LUT6 (Prop_lut6_I4_O)        0.124     1.056 r  U_buzzer_PWM/i__carry__0_i_3/O
                         net (fo=1, routed)           0.529     1.584    U_buzzer_PWM/i__carry__0_i_3_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.091 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.091    U_buzzer_PWM/play_state1_inferred__0/i__carry__0_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.205 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.205    U_buzzer_PWM/play_state1_inferred__0/i__carry__1_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.319 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__2/CO[3]
                         net (fo=36, routed)          1.317     3.637    U_buzzer_PWM/play_state1
    SLICE_X0Y57          LUT3 (Prop_lut3_I2_O)        0.153     3.790 r  U_buzzer_PWM/note_index[4]_i_1/O
                         net (fo=6, routed)           0.349     4.139    U_buzzer_PWM/note_index[4]_i_1_n_0
    SLICE_X0Y56          FDCE                                         r  U_buzzer_PWM/note_index_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.509     8.513    U_buzzer_PWM/clk_100Mhz
    SLICE_X0Y56          FDCE                                         r  U_buzzer_PWM/note_index_reg[2]/C
                         clock pessimism              0.601     9.114    
                         clock uncertainty           -0.074     9.040    
    SLICE_X0Y56          FDCE (Setup_fdce_C_CE)      -0.408     8.632    U_buzzer_PWM/note_index_reg[2]
  -------------------------------------------------------------------
                         required time                          8.632    
                         arrival time                          -4.139    
  -------------------------------------------------------------------
                         slack                                  4.493    

Slack (MET) :             4.493ns  (required time - arrival time)
  Source:                 U_buzzer_PWM/note_index_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_buzzer_PWM/note_index_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2 rise@10.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        5.025ns  (logic 1.468ns (29.214%)  route 3.557ns (70.786%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.626    -0.886    U_buzzer_PWM/clk_100Mhz
    SLICE_X0Y56          FDCE                                         r  U_buzzer_PWM/note_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.456    -0.430 r  U_buzzer_PWM/note_index_reg[1]/Q
                         net (fo=31, routed)          1.362     0.932    U_buzzer_PWM/note_index_reg_n_0_[1]
    SLICE_X5Y58          LUT6 (Prop_lut6_I4_O)        0.124     1.056 r  U_buzzer_PWM/i__carry__0_i_3/O
                         net (fo=1, routed)           0.529     1.584    U_buzzer_PWM/i__carry__0_i_3_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.091 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.091    U_buzzer_PWM/play_state1_inferred__0/i__carry__0_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.205 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.205    U_buzzer_PWM/play_state1_inferred__0/i__carry__1_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.319 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__2/CO[3]
                         net (fo=36, routed)          1.317     3.637    U_buzzer_PWM/play_state1
    SLICE_X0Y57          LUT3 (Prop_lut3_I2_O)        0.153     3.790 r  U_buzzer_PWM/note_index[4]_i_1/O
                         net (fo=6, routed)           0.349     4.139    U_buzzer_PWM/note_index[4]_i_1_n_0
    SLICE_X0Y56          FDCE                                         r  U_buzzer_PWM/note_index_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.509     8.513    U_buzzer_PWM/clk_100Mhz
    SLICE_X0Y56          FDCE                                         r  U_buzzer_PWM/note_index_reg[3]/C
                         clock pessimism              0.601     9.114    
                         clock uncertainty           -0.074     9.040    
    SLICE_X0Y56          FDCE (Setup_fdce_C_CE)      -0.408     8.632    U_buzzer_PWM/note_index_reg[3]
  -------------------------------------------------------------------
                         required time                          8.632    
                         arrival time                          -4.139    
  -------------------------------------------------------------------
                         slack                                  4.493    

Slack (MET) :             4.493ns  (required time - arrival time)
  Source:                 U_buzzer_PWM/note_index_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_buzzer_PWM/note_index_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2 rise@10.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        5.025ns  (logic 1.468ns (29.214%)  route 3.557ns (70.786%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.626    -0.886    U_buzzer_PWM/clk_100Mhz
    SLICE_X0Y56          FDCE                                         r  U_buzzer_PWM/note_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.456    -0.430 r  U_buzzer_PWM/note_index_reg[1]/Q
                         net (fo=31, routed)          1.362     0.932    U_buzzer_PWM/note_index_reg_n_0_[1]
    SLICE_X5Y58          LUT6 (Prop_lut6_I4_O)        0.124     1.056 r  U_buzzer_PWM/i__carry__0_i_3/O
                         net (fo=1, routed)           0.529     1.584    U_buzzer_PWM/i__carry__0_i_3_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.091 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.091    U_buzzer_PWM/play_state1_inferred__0/i__carry__0_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.205 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.205    U_buzzer_PWM/play_state1_inferred__0/i__carry__1_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.319 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__2/CO[3]
                         net (fo=36, routed)          1.317     3.637    U_buzzer_PWM/play_state1
    SLICE_X0Y57          LUT3 (Prop_lut3_I2_O)        0.153     3.790 r  U_buzzer_PWM/note_index[4]_i_1/O
                         net (fo=6, routed)           0.349     4.139    U_buzzer_PWM/note_index[4]_i_1_n_0
    SLICE_X0Y56          FDCE                                         r  U_buzzer_PWM/note_index_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.509     8.513    U_buzzer_PWM/clk_100Mhz
    SLICE_X0Y56          FDCE                                         r  U_buzzer_PWM/note_index_reg[4]/C
                         clock pessimism              0.601     9.114    
                         clock uncertainty           -0.074     9.040    
    SLICE_X0Y56          FDCE (Setup_fdce_C_CE)      -0.408     8.632    U_buzzer_PWM/note_index_reg[4]
  -------------------------------------------------------------------
                         required time                          8.632    
                         arrival time                          -4.139    
  -------------------------------------------------------------------
                         slack                                  4.493    

Slack (MET) :             4.520ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_play_fsm2/text_en_over_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2 rise@10.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        5.104ns  (logic 1.104ns (21.632%)  route 4.000ns (78.368%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.626    -0.886    U_btn_debounce2/clk_100Mhz
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.456    -0.430 r  U_btn_debounce2/shift_reg_reg[5]/Q
                         net (fo=2, routed)           0.950     0.520    U_btn_debounce2/p_0_in[6]
    SLICE_X6Y53          LUT4 (Prop_lut4_I1_O)        0.124     0.644 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.464     1.108    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I1_O)        0.124     1.232 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=34, routed)          1.105     2.337    U_play_fsm2/score_reg_reg[1]_0
    SLICE_X7Y65          LUT5 (Prop_lut5_I0_O)        0.124     2.461 r  U_play_fsm2/FSM_sequential_state[2]_i_8/O
                         net (fo=2, routed)           0.296     2.757    U_play_fsm2/FSM_sequential_state[2]_i_8_n_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I0_O)        0.124     2.881 r  U_play_fsm2/text_en_over_reg_i_2/O
                         net (fo=2, routed)           0.679     3.560    U_play_fsm2/text_en_over_next
    SLICE_X5Y65          LUT5 (Prop_lut5_I3_O)        0.152     3.712 r  U_play_fsm2/text_en_over_reg_i_1__0/O
                         net (fo=1, routed)           0.506     4.218    U_play_fsm2/text_en_over_reg_i_1__0_n_0
    SLICE_X5Y65          FDCE                                         r  U_play_fsm2/text_en_over_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.501     8.505    U_play_fsm2/clk_100Mhz
    SLICE_X5Y65          FDCE                                         r  U_play_fsm2/text_en_over_reg_reg/C
                         clock pessimism              0.562     9.067    
                         clock uncertainty           -0.074     8.993    
    SLICE_X5Y65          FDCE (Setup_fdce_C_D)       -0.255     8.738    U_play_fsm2/text_en_over_reg_reg
  -------------------------------------------------------------------
                         required time                          8.738    
                         arrival time                          -4.218    
  -------------------------------------------------------------------
                         slack                                  4.520    

Slack (MET) :             4.675ns  (required time - arrival time)
  Source:                 U_buzzer_PWM/note_index_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_buzzer_PWM/half_cnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2 rise@10.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        5.021ns  (logic 1.439ns (28.659%)  route 3.582ns (71.341%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.626    -0.886    U_buzzer_PWM/clk_100Mhz
    SLICE_X0Y56          FDCE                                         r  U_buzzer_PWM/note_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.456    -0.430 r  U_buzzer_PWM/note_index_reg[1]/Q
                         net (fo=31, routed)          1.362     0.932    U_buzzer_PWM/note_index_reg_n_0_[1]
    SLICE_X5Y58          LUT6 (Prop_lut6_I4_O)        0.124     1.056 r  U_buzzer_PWM/i__carry__0_i_3/O
                         net (fo=1, routed)           0.529     1.584    U_buzzer_PWM/i__carry__0_i_3_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.091 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.091    U_buzzer_PWM/play_state1_inferred__0/i__carry__0_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.205 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.205    U_buzzer_PWM/play_state1_inferred__0/i__carry__1_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.319 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__2/CO[3]
                         net (fo=36, routed)          0.852     3.171    U_buzzer_PWM/play_state1
    SLICE_X0Y57          LUT5 (Prop_lut5_I4_O)        0.124     3.295 r  U_buzzer_PWM/freq_cnt[0]_i_1/O
                         net (fo=7, routed)           0.840     4.135    U_buzzer_PWM/freq_cnt[0]_i_1_n_0
    SLICE_X3Y52          FDRE                                         r  U_buzzer_PWM/half_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.510     8.514    U_buzzer_PWM/clk_100Mhz
    SLICE_X3Y52          FDRE                                         r  U_buzzer_PWM/half_cnt_reg[10]/C
                         clock pessimism              0.576     9.090    
                         clock uncertainty           -0.074     9.016    
    SLICE_X3Y52          FDRE (Setup_fdre_C_CE)      -0.205     8.811    U_buzzer_PWM/half_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          8.811    
                         arrival time                          -4.135    
  -------------------------------------------------------------------
                         slack                                  4.675    

Slack (MET) :             4.675ns  (required time - arrival time)
  Source:                 U_buzzer_PWM/note_index_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_buzzer_PWM/half_cnt_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2 rise@10.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        5.021ns  (logic 1.439ns (28.659%)  route 3.582ns (71.341%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.626    -0.886    U_buzzer_PWM/clk_100Mhz
    SLICE_X0Y56          FDCE                                         r  U_buzzer_PWM/note_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.456    -0.430 r  U_buzzer_PWM/note_index_reg[1]/Q
                         net (fo=31, routed)          1.362     0.932    U_buzzer_PWM/note_index_reg_n_0_[1]
    SLICE_X5Y58          LUT6 (Prop_lut6_I4_O)        0.124     1.056 r  U_buzzer_PWM/i__carry__0_i_3/O
                         net (fo=1, routed)           0.529     1.584    U_buzzer_PWM/i__carry__0_i_3_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.091 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.091    U_buzzer_PWM/play_state1_inferred__0/i__carry__0_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.205 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.205    U_buzzer_PWM/play_state1_inferred__0/i__carry__1_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.319 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__2/CO[3]
                         net (fo=36, routed)          0.852     3.171    U_buzzer_PWM/play_state1
    SLICE_X0Y57          LUT5 (Prop_lut5_I4_O)        0.124     3.295 r  U_buzzer_PWM/freq_cnt[0]_i_1/O
                         net (fo=7, routed)           0.840     4.135    U_buzzer_PWM/freq_cnt[0]_i_1_n_0
    SLICE_X3Y52          FDRE                                         r  U_buzzer_PWM/half_cnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.510     8.514    U_buzzer_PWM/clk_100Mhz
    SLICE_X3Y52          FDRE                                         r  U_buzzer_PWM/half_cnt_reg[15]/C
                         clock pessimism              0.576     9.090    
                         clock uncertainty           -0.074     9.016    
    SLICE_X3Y52          FDRE (Setup_fdre_C_CE)      -0.205     8.811    U_buzzer_PWM/half_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          8.811    
                         arrival time                          -4.135    
  -------------------------------------------------------------------
                         slack                                  4.675    

Slack (MET) :             4.675ns  (required time - arrival time)
  Source:                 U_buzzer_PWM/note_index_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_buzzer_PWM/half_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2 rise@10.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        5.021ns  (logic 1.439ns (28.659%)  route 3.582ns (71.341%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.626    -0.886    U_buzzer_PWM/clk_100Mhz
    SLICE_X0Y56          FDCE                                         r  U_buzzer_PWM/note_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.456    -0.430 r  U_buzzer_PWM/note_index_reg[1]/Q
                         net (fo=31, routed)          1.362     0.932    U_buzzer_PWM/note_index_reg_n_0_[1]
    SLICE_X5Y58          LUT6 (Prop_lut6_I4_O)        0.124     1.056 r  U_buzzer_PWM/i__carry__0_i_3/O
                         net (fo=1, routed)           0.529     1.584    U_buzzer_PWM/i__carry__0_i_3_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.091 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.091    U_buzzer_PWM/play_state1_inferred__0/i__carry__0_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.205 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.205    U_buzzer_PWM/play_state1_inferred__0/i__carry__1_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.319 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__2/CO[3]
                         net (fo=36, routed)          0.852     3.171    U_buzzer_PWM/play_state1
    SLICE_X0Y57          LUT5 (Prop_lut5_I4_O)        0.124     3.295 r  U_buzzer_PWM/freq_cnt[0]_i_1/O
                         net (fo=7, routed)           0.840     4.135    U_buzzer_PWM/freq_cnt[0]_i_1_n_0
    SLICE_X3Y52          FDRE                                         r  U_buzzer_PWM/half_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.510     8.514    U_buzzer_PWM/clk_100Mhz
    SLICE_X3Y52          FDRE                                         r  U_buzzer_PWM/half_cnt_reg[6]/C
                         clock pessimism              0.576     9.090    
                         clock uncertainty           -0.074     9.016    
    SLICE_X3Y52          FDRE (Setup_fdre_C_CE)      -0.205     8.811    U_buzzer_PWM/half_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          8.811    
                         arrival time                          -4.135    
  -------------------------------------------------------------------
                         slack                                  4.675    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/r_I2C_clk_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2 rise@0.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.058%)  route 0.087ns (31.942%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.591    -0.590    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X4Y94          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.449 f  U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[1]/Q
                         net (fo=13, routed)          0.087    -0.362    U_OV7670_Master/U_SCCB_controlUnit/scl_state[1]
    SLICE_X5Y94          LUT6 (Prop_lut6_I4_O)        0.045    -0.317 r  U_OV7670_Master/U_SCCB_controlUnit/r_I2C_clk_en_i_1/O
                         net (fo=1, routed)           0.000    -0.317    U_OV7670_Master/U_SCCB_controlUnit/r_I2C_clk_en_i_1_n_0
    SLICE_X5Y94          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_I2C_clk_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.861    -0.828    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X5Y94          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_I2C_clk_en_reg/C
                         clock pessimism              0.251    -0.577    
    SLICE_X5Y94          FDRE (Hold_fdre_C_D)         0.092    -0.485    U_OV7670_Master/U_SCCB_controlUnit/r_I2C_clk_en_reg
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 U_btn_debounce1/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_debounce1/shift_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2 rise@0.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.084%)  route 0.125ns (46.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.591    -0.590    U_btn_debounce1/clk_100Mhz
    SLICE_X0Y89          FDCE                                         r  U_btn_debounce1/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  U_btn_debounce1/shift_reg_reg[0]/Q
                         net (fo=2, routed)           0.125    -0.325    U_btn_debounce1/p_0_in[1]
    SLICE_X1Y90          FDCE                                         r  U_btn_debounce1/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.862    -0.827    U_btn_debounce1/clk_100Mhz
    SLICE_X1Y90          FDCE                                         r  U_btn_debounce1/shift_reg_reg[1]/C
                         clock pessimism              0.254    -0.573    
    SLICE_X1Y90          FDCE (Hold_fdce_C_D)         0.070    -0.503    U_btn_debounce1/shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/bitCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/bitCount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2 rise@0.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.458%)  route 0.143ns (43.542%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.564    -0.617    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X9Y93          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/bitCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  U_OV7670_Master/U_SCCB_controlUnit/bitCount_reg[0]/Q
                         net (fo=9, routed)           0.143    -0.333    U_OV7670_Master/U_SCCB_controlUnit/bitCount[0]
    SLICE_X8Y93          LUT6 (Prop_lut6_I4_O)        0.045    -0.288 r  U_OV7670_Master/U_SCCB_controlUnit/bitCount[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    U_OV7670_Master/U_SCCB_controlUnit/bitCount[1]_i_1_n_0
    SLICE_X8Y93          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/bitCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.833    -0.856    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X8Y93          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/bitCount_reg[1]/C
                         clock pessimism              0.252    -0.604    
    SLICE_X8Y93          FDRE (Hold_fdre_C_D)         0.120    -0.484    U_OV7670_Master/U_SCCB_controlUnit/bitCount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 U_btn_debounce2/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_debounce2/shift_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2 rise@0.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.708%)  route 0.125ns (43.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.593    -0.588    U_btn_debounce2/clk_100Mhz
    SLICE_X2Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDCE (Prop_fdce_C_Q)         0.164    -0.424 r  U_btn_debounce2/shift_reg_reg[3]/Q
                         net (fo=2, routed)           0.125    -0.299    U_btn_debounce2/p_0_in[4]
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.863    -0.826    U_btn_debounce2/clk_100Mhz
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[4]/C
                         clock pessimism              0.251    -0.575    
    SLICE_X3Y53          FDCE (Hold_fdce_C_D)         0.070    -0.505    U_btn_debounce2/shift_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2 rise@0.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.277%)  route 0.106ns (33.723%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.563    -0.618    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X8Y90          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[4]/Q
                         net (fo=5, routed)           0.106    -0.348    U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[4]
    SLICE_X9Y90          LUT6 (Prop_lut6_I4_O)        0.045    -0.303 r  U_OV7670_Master/U_SCCB_controlUnit/r_addr[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.303    U_OV7670_Master/U_SCCB_controlUnit/r_addr[5]_i_1_n_0
    SLICE_X9Y90          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.832    -0.857    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X9Y90          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[5]/C
                         clock pessimism              0.252    -0.605    
    SLICE_X9Y90          FDRE (Hold_fdre_C_D)         0.092    -0.513    U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_I2C_clk_gen/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_I2C_clk_gen/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2 rise@0.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.548%)  route 0.161ns (46.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.593    -0.588    U_OV7670_Master/U_I2C_clk_gen/CLK
    SLICE_X3Y93          FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[4]/Q
                         net (fo=8, routed)           0.161    -0.286    U_OV7670_Master/U_I2C_clk_gen/counter[4]
    SLICE_X2Y94          LUT6 (Prop_lut6_I4_O)        0.045    -0.241 r  U_OV7670_Master/U_I2C_clk_gen/counter[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.241    U_OV7670_Master/U_I2C_clk_gen/counter_0[8]
    SLICE_X2Y94          FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.863    -0.826    U_OV7670_Master/U_I2C_clk_gen/CLK
    SLICE_X2Y94          FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[8]/C
                         clock pessimism              0.254    -0.572    
    SLICE_X2Y94          FDRE (Hold_fdre_C_D)         0.121    -0.451    U_OV7670_Master/U_I2C_clk_gen/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_I2C_clk_gen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_I2C_clk_gen/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2 rise@0.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.156%)  route 0.083ns (26.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.593    -0.588    U_OV7670_Master/U_I2C_clk_gen/CLK
    SLICE_X3Y93          FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.128    -0.460 r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[2]/Q
                         net (fo=6, routed)           0.083    -0.377    U_OV7670_Master/U_I2C_clk_gen/counter[2]
    SLICE_X3Y93          LUT6 (Prop_lut6_I1_O)        0.099    -0.278 r  U_OV7670_Master/U_I2C_clk_gen/counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    U_OV7670_Master/U_I2C_clk_gen/counter_0[4]
    SLICE_X3Y93          FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.863    -0.826    U_OV7670_Master/U_I2C_clk_gen/CLK
    SLICE_X3Y93          FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[4]/C
                         clock pessimism              0.238    -0.588    
    SLICE_X3Y93          FDRE (Hold_fdre_C_D)         0.092    -0.496    U_OV7670_Master/U_I2C_clk_gen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/dataBit_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/dataBit_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2 rise@0.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.057%)  route 0.117ns (35.943%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.564    -0.617    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X8Y94          FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/dataBit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDSE (Prop_fdse_C_Q)         0.164    -0.453 r  U_OV7670_Master/U_SCCB_controlUnit/dataBit_reg[1]/Q
                         net (fo=10, routed)          0.117    -0.336    U_OV7670_Master/U_SCCB_controlUnit/dataBit_reg_n_0_[1]
    SLICE_X9Y94          LUT5 (Prop_lut5_I2_O)        0.045    -0.291 r  U_OV7670_Master/U_SCCB_controlUnit/dataBit[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    U_OV7670_Master/U_SCCB_controlUnit/dataBit[3]_i_1_n_0
    SLICE_X9Y94          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/dataBit_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.833    -0.856    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X9Y94          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/dataBit_reg[3]/C
                         clock pessimism              0.252    -0.604    
    SLICE_X9Y94          FDRE (Hold_fdre_C_D)         0.091    -0.513    U_OV7670_Master/U_SCCB_controlUnit/dataBit_reg[3]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2 rise@0.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.209ns (64.004%)  route 0.118ns (35.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.591    -0.590    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X6Y93          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[5]/Q
                         net (fo=8, routed)           0.118    -0.309    U_OV7670_Master/U_SCCB_controlUnit/sda_state[5]
    SLICE_X7Y93          LUT6 (Prop_lut6_I4_O)        0.045    -0.264 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_2/O
                         net (fo=1, routed)           0.000    -0.264    U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_2_n_0
    SLICE_X7Y93          FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.861    -0.828    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X7Y93          FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg/C
                         clock pessimism              0.251    -0.577    
    SLICE_X7Y93          FDSE (Hold_fdse_C_D)         0.091    -0.486    U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 U_play_fsm1/text_en_over_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_play_fsm1/text_en_over_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2 rise@0.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.663%)  route 0.131ns (41.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.587    -0.594    U_play_fsm1/clk_100Mhz
    SLICE_X4Y64          FDCE                                         r  U_play_fsm1/text_en_over_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  U_play_fsm1/text_en_over_reg_reg/Q
                         net (fo=2, routed)           0.131    -0.322    U_play_fsm1/text_en_over1
    SLICE_X4Y64          LUT6 (Prop_lut6_I5_O)        0.045    -0.277 r  U_play_fsm1/text_en_over_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.277    U_play_fsm1/text_en_over_reg_i_1_n_0
    SLICE_X4Y64          FDCE                                         r  U_play_fsm1/text_en_over_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.856    -0.833    U_play_fsm1/clk_100Mhz
    SLICE_X4Y64          FDCE                                         r  U_play_fsm1/text_en_over_reg_reg/C
                         clock pessimism              0.239    -0.594    
    SLICE_X4Y64          FDCE (Hold_fdce_C_D)         0.092    -0.502    U_play_fsm1/text_en_over_reg_reg
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.225    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100Mhz_clk_wiz_2
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y36     r_sda_reg_i_13/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    U_clk_wiz_2/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X5Y63      U_play_fsm1/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y63      U_play_fsm1/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X5Y63      U_play_fsm1/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y62      U_play_fsm1/count_3sec_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y60      U_play_fsm1/count_3sec_reg_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y60      U_play_fsm1/count_3sec_reg_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y60      U_play_fsm1/count_3sec_reg_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y60      U_play_fsm1/count_3sec_reg_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y60      U_play_fsm1/count_3sec_reg_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y60      U_play_fsm1/count_3sec_reg_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y61      U_play_fsm1/count_3sec_reg_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y61      U_play_fsm1/count_3sec_reg_reg[15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y61      U_play_fsm1/count_3sec_reg_reg[16]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y61      U_play_fsm1/count_3sec_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y61      U_play_fsm1/count_3sec_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y61      U_play_fsm1/count_3sec_reg_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y61      U_play_fsm1/count_3sec_reg_reg[9]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y63      U_play_fsm1/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y63      U_play_fsm1/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y63      U_play_fsm1/FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y62      U_play_fsm1/count_3sec_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y61      U_play_fsm1/count_3sec_reg_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y62      U_play_fsm1/count_3sec_reg_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y61      U_play_fsm1/count_3sec_reg_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y61      U_play_fsm1/count_3sec_reg_reg[16]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y62      U_play_fsm1/count_3sec_reg_reg[17]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y61      U_play_fsm1/count_3sec_reg_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_25Mhz_clk_wiz_2
  To Clock:  clk_25Mhz_clk_wiz_2

Setup :            0  Failing Endpoints,  Worst Slack       20.905ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.905ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_8/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_2 rise@40.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        18.378ns  (logic 2.497ns (13.587%)  route 15.881ns (86.413%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 38.487 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.545    -0.967    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X11Y69         FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/Q
                         net (fo=22, routed)          2.746     2.235    U_VGA_Controller/U_Pixel_Counter/y_pixel[4]
    SLICE_X10Y57         LUT2 (Prop_lut2_I1_O)        0.124     2.359 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_31/O
                         net (fo=1, routed)           0.000     2.359    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_31_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.937 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_22/O[2]
                         net (fo=1, routed)           0.488     3.425    U_VGA_Controller/U_Pixel_Counter/U_QVGA_MemController/cam_addr11[8]
    SLICE_X11Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     4.127 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.127    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_19_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.461 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_18/O[1]
                         net (fo=1, routed)           0.583     5.045    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_18_n_6
    SLICE_X9Y58          LUT5 (Prop_lut5_I4_O)        0.303     5.348 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_6/O
                         net (fo=371, routed)        12.064    17.412    U_frame_buffer_top/U_Frame_Buffer_real/ADDRBWRADDR[10]
    RAMB36_X2Y12         RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_8/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.482    38.487    U_frame_buffer_top/U_Frame_Buffer_real/clk_25Mhz
    RAMB36_X2Y12         RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_8/CLKBWRCLK
                         clock pessimism              0.491    38.977    
                         clock uncertainty           -0.095    38.883    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    38.317    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_8
  -------------------------------------------------------------------
                         required time                         38.317    
                         arrival time                         -17.412    
  -------------------------------------------------------------------
                         slack                                 20.905    

Slack (MET) :             22.797ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_5/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_2 rise@40.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        16.485ns  (logic 2.497ns (15.147%)  route 13.988ns (84.853%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.485 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.545    -0.967    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X11Y69         FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/Q
                         net (fo=22, routed)          2.746     2.235    U_VGA_Controller/U_Pixel_Counter/y_pixel[4]
    SLICE_X10Y57         LUT2 (Prop_lut2_I1_O)        0.124     2.359 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_31/O
                         net (fo=1, routed)           0.000     2.359    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_31_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.937 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_22/O[2]
                         net (fo=1, routed)           0.488     3.425    U_VGA_Controller/U_Pixel_Counter/U_QVGA_MemController/cam_addr11[8]
    SLICE_X11Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     4.127 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.127    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_19_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.461 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_18/O[1]
                         net (fo=1, routed)           0.583     5.045    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_18_n_6
    SLICE_X9Y58          LUT5 (Prop_lut5_I4_O)        0.303     5.348 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_6/O
                         net (fo=371, routed)        10.170    15.518    U_frame_buffer_top/U_Frame_Buffer_real/ADDRBWRADDR[10]
    RAMB36_X1Y12         RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_5/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.480    38.485    U_frame_buffer_top/U_Frame_Buffer_real/clk_25Mhz
    RAMB36_X1Y12         RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_5/CLKBWRCLK
                         clock pessimism              0.491    38.975    
                         clock uncertainty           -0.095    38.881    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    38.315    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_5
  -------------------------------------------------------------------
                         required time                         38.315    
                         arrival time                         -15.518    
  -------------------------------------------------------------------
                         slack                                 22.797    

Slack (MET) :             22.812ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_1/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_2 rise@40.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        16.478ns  (logic 2.497ns (15.154%)  route 13.981ns (84.846%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 38.500 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.545    -0.967    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X11Y69         FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/Q
                         net (fo=22, routed)          2.746     2.235    U_VGA_Controller/U_Pixel_Counter/y_pixel[4]
    SLICE_X10Y57         LUT2 (Prop_lut2_I1_O)        0.124     2.359 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_31/O
                         net (fo=1, routed)           0.000     2.359    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_31_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.937 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_22/O[2]
                         net (fo=1, routed)           0.488     3.425    U_VGA_Controller/U_Pixel_Counter/U_QVGA_MemController/cam_addr11[8]
    SLICE_X11Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     4.127 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.127    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_19_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.461 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_18/O[1]
                         net (fo=1, routed)           0.583     5.045    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_18_n_6
    SLICE_X9Y58          LUT5 (Prop_lut5_I4_O)        0.303     5.348 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_6/O
                         net (fo=371, routed)        10.163    15.511    U_frame_buffer_top/U_Frame_Buffer_real/ADDRBWRADDR[10]
    RAMB36_X2Y9          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_1/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.496    38.500    U_frame_buffer_top/U_Frame_Buffer_real/clk_25Mhz
    RAMB36_X2Y9          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_1/CLKBWRCLK
                         clock pessimism              0.484    38.984    
                         clock uncertainty           -0.095    38.889    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    38.323    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_1
  -------------------------------------------------------------------
                         required time                         38.323    
                         arrival time                         -15.511    
  -------------------------------------------------------------------
                         slack                                 22.812    

Slack (MET) :             23.109ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_2/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_2 rise@40.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        16.180ns  (logic 2.381ns (14.716%)  route 13.799ns (85.284%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 38.499 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.545    -0.967    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X11Y69         FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/Q
                         net (fo=22, routed)          2.746     2.235    U_VGA_Controller/U_Pixel_Counter/y_pixel[4]
    SLICE_X10Y57         LUT2 (Prop_lut2_I1_O)        0.124     2.359 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_31/O
                         net (fo=1, routed)           0.000     2.359    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_31_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.937 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_22/O[2]
                         net (fo=1, routed)           0.488     3.425    U_VGA_Controller/U_Pixel_Counter/U_QVGA_MemController/cam_addr11[8]
    SLICE_X11Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     4.127 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.127    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_19_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.349 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_18/O[0]
                         net (fo=1, routed)           0.585     4.934    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_18_n_7
    SLICE_X9Y58          LUT5 (Prop_lut5_I4_O)        0.299     5.233 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_7/O
                         net (fo=672, routed)         9.980    15.213    U_frame_buffer_top/U_Frame_Buffer_real/ADDRBWRADDR[9]
    RAMB36_X2Y8          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_2/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.495    38.499    U_frame_buffer_top/U_Frame_Buffer_real/clk_25Mhz
    RAMB36_X2Y8          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_2/CLKBWRCLK
                         clock pessimism              0.484    38.983    
                         clock uncertainty           -0.095    38.888    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    38.322    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_2
  -------------------------------------------------------------------
                         required time                         38.322    
                         arrival time                         -15.213    
  -------------------------------------------------------------------
                         slack                                 23.109    

Slack (MET) :             23.138ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_7/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_2 rise@40.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        16.147ns  (logic 2.497ns (15.464%)  route 13.650ns (84.536%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 38.488 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.545    -0.967    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X11Y69         FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/Q
                         net (fo=22, routed)          2.746     2.235    U_VGA_Controller/U_Pixel_Counter/y_pixel[4]
    SLICE_X10Y57         LUT2 (Prop_lut2_I1_O)        0.124     2.359 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_31/O
                         net (fo=1, routed)           0.000     2.359    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_31_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.937 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_22/O[2]
                         net (fo=1, routed)           0.488     3.425    U_VGA_Controller/U_Pixel_Counter/U_QVGA_MemController/cam_addr11[8]
    SLICE_X11Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     4.127 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.127    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_19_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.461 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_18/O[1]
                         net (fo=1, routed)           0.583     5.045    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_18_n_6
    SLICE_X9Y58          LUT5 (Prop_lut5_I4_O)        0.303     5.348 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_6/O
                         net (fo=371, routed)         9.832    15.180    U_frame_buffer_top/U_Frame_Buffer_real/ADDRBWRADDR[10]
    RAMB36_X1Y11         RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_7/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.483    38.488    U_frame_buffer_top/U_Frame_Buffer_real/clk_25Mhz
    RAMB36_X1Y11         RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_7/CLKBWRCLK
                         clock pessimism              0.491    38.978    
                         clock uncertainty           -0.095    38.884    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    38.318    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_7
  -------------------------------------------------------------------
                         required time                         38.318    
                         arrival time                         -15.180    
  -------------------------------------------------------------------
                         slack                                 23.138    

Slack (MET) :             23.149ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_2/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_2 rise@40.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        16.140ns  (logic 2.497ns (15.471%)  route 13.643ns (84.529%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 38.499 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.545    -0.967    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X11Y69         FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/Q
                         net (fo=22, routed)          2.746     2.235    U_VGA_Controller/U_Pixel_Counter/y_pixel[4]
    SLICE_X10Y57         LUT2 (Prop_lut2_I1_O)        0.124     2.359 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_31/O
                         net (fo=1, routed)           0.000     2.359    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_31_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.937 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_22/O[2]
                         net (fo=1, routed)           0.488     3.425    U_VGA_Controller/U_Pixel_Counter/U_QVGA_MemController/cam_addr11[8]
    SLICE_X11Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     4.127 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.127    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_19_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.461 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_18/O[1]
                         net (fo=1, routed)           0.583     5.045    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_18_n_6
    SLICE_X9Y58          LUT5 (Prop_lut5_I4_O)        0.303     5.348 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_6/O
                         net (fo=371, routed)         9.825    15.173    U_frame_buffer_top/U_Frame_Buffer_real/ADDRBWRADDR[10]
    RAMB36_X2Y8          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_2/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.495    38.499    U_frame_buffer_top/U_Frame_Buffer_real/clk_25Mhz
    RAMB36_X2Y8          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_2/CLKBWRCLK
                         clock pessimism              0.484    38.983    
                         clock uncertainty           -0.095    38.888    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    38.322    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_2
  -------------------------------------------------------------------
                         required time                         38.322    
                         arrival time                         -15.173    
  -------------------------------------------------------------------
                         slack                                 23.149    

Slack (MET) :             23.278ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_0/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_2 rise@40.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        16.008ns  (logic 2.497ns (15.598%)  route 13.511ns (84.402%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 38.490 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.545    -0.967    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X11Y69         FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/Q
                         net (fo=22, routed)          2.746     2.235    U_VGA_Controller/U_Pixel_Counter/y_pixel[4]
    SLICE_X10Y57         LUT2 (Prop_lut2_I1_O)        0.124     2.359 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_31/O
                         net (fo=1, routed)           0.000     2.359    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_31_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.937 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_22/O[2]
                         net (fo=1, routed)           0.488     3.425    U_VGA_Controller/U_Pixel_Counter/U_QVGA_MemController/cam_addr11[8]
    SLICE_X11Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     4.127 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.127    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_19_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.461 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_18/O[1]
                         net (fo=1, routed)           0.583     5.045    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_18_n_6
    SLICE_X9Y58          LUT5 (Prop_lut5_I4_O)        0.303     5.348 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_6/O
                         net (fo=371, routed)         9.694    15.041    U_frame_buffer_top/U_Frame_Buffer_real/ADDRBWRADDR[10]
    RAMB36_X2Y11         RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_0/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.485    38.490    U_frame_buffer_top/U_Frame_Buffer_real/clk_25Mhz
    RAMB36_X2Y11         RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_0/CLKBWRCLK
                         clock pessimism              0.491    38.980    
                         clock uncertainty           -0.095    38.886    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    38.320    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_0
  -------------------------------------------------------------------
                         required time                         38.320    
                         arrival time                         -15.041    
  -------------------------------------------------------------------
                         slack                                 23.278    

Slack (MET) :             23.448ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_1/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_2 rise@40.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        15.842ns  (logic 2.381ns (15.030%)  route 13.461ns (84.970%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 38.500 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.545    -0.967    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X11Y69         FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/Q
                         net (fo=22, routed)          2.746     2.235    U_VGA_Controller/U_Pixel_Counter/y_pixel[4]
    SLICE_X10Y57         LUT2 (Prop_lut2_I1_O)        0.124     2.359 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_31/O
                         net (fo=1, routed)           0.000     2.359    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_31_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.937 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_22/O[2]
                         net (fo=1, routed)           0.488     3.425    U_VGA_Controller/U_Pixel_Counter/U_QVGA_MemController/cam_addr11[8]
    SLICE_X11Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     4.127 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.127    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_19_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.349 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_18/O[0]
                         net (fo=1, routed)           0.585     4.934    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_18_n_7
    SLICE_X9Y58          LUT5 (Prop_lut5_I4_O)        0.299     5.233 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_7/O
                         net (fo=672, routed)         9.642    14.875    U_frame_buffer_top/U_Frame_Buffer_real/ADDRBWRADDR[9]
    RAMB36_X2Y9          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_1/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.496    38.500    U_frame_buffer_top/U_Frame_Buffer_real/clk_25Mhz
    RAMB36_X2Y9          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_1/CLKBWRCLK
                         clock pessimism              0.484    38.984    
                         clock uncertainty           -0.095    38.889    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    38.323    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_1
  -------------------------------------------------------------------
                         required time                         38.323    
                         arrival time                         -14.875    
  -------------------------------------------------------------------
                         slack                                 23.448    

Slack (MET) :             23.477ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_9/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_2 rise@40.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        15.809ns  (logic 2.497ns (15.795%)  route 13.312ns (84.205%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 38.489 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.545    -0.967    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X11Y69         FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/Q
                         net (fo=22, routed)          2.746     2.235    U_VGA_Controller/U_Pixel_Counter/y_pixel[4]
    SLICE_X10Y57         LUT2 (Prop_lut2_I1_O)        0.124     2.359 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_31/O
                         net (fo=1, routed)           0.000     2.359    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_31_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.937 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_22/O[2]
                         net (fo=1, routed)           0.488     3.425    U_VGA_Controller/U_Pixel_Counter/U_QVGA_MemController/cam_addr11[8]
    SLICE_X11Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     4.127 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.127    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_19_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.461 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_18/O[1]
                         net (fo=1, routed)           0.583     5.045    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_18_n_6
    SLICE_X9Y58          LUT5 (Prop_lut5_I4_O)        0.303     5.348 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_6/O
                         net (fo=371, routed)         9.494    14.842    U_frame_buffer_top/U_Frame_Buffer_real/ADDRBWRADDR[10]
    RAMB36_X1Y10         RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_9/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.484    38.489    U_frame_buffer_top/U_Frame_Buffer_real/clk_25Mhz
    RAMB36_X1Y10         RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_9/CLKBWRCLK
                         clock pessimism              0.491    38.979    
                         clock uncertainty           -0.095    38.885    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    38.319    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_9
  -------------------------------------------------------------------
                         required time                         38.319    
                         arrival time                         -14.842    
  -------------------------------------------------------------------
                         slack                                 23.477    

Slack (MET) :             23.478ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_10/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_2 rise@40.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        15.809ns  (logic 2.497ns (15.795%)  route 13.312ns (84.205%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 38.497 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.545    -0.967    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X11Y69         FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/Q
                         net (fo=22, routed)          2.746     2.235    U_VGA_Controller/U_Pixel_Counter/y_pixel[4]
    SLICE_X10Y57         LUT2 (Prop_lut2_I1_O)        0.124     2.359 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_31/O
                         net (fo=1, routed)           0.000     2.359    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_31_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.937 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_22/O[2]
                         net (fo=1, routed)           0.488     3.425    U_VGA_Controller/U_Pixel_Counter/U_QVGA_MemController/cam_addr11[8]
    SLICE_X11Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     4.127 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.127    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_19_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.461 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_18/O[1]
                         net (fo=1, routed)           0.583     5.045    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_18_n_6
    SLICE_X9Y58          LUT5 (Prop_lut5_I4_O)        0.303     5.348 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_6/O
                         net (fo=371, routed)         9.494    14.842    U_frame_buffer_top/U_Frame_Buffer_real/ADDRBWRADDR[10]
    RAMB36_X1Y8          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_10/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.493    38.497    U_frame_buffer_top/U_Frame_Buffer_real/clk_25Mhz
    RAMB36_X1Y8          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_10/CLKBWRCLK
                         clock pessimism              0.484    38.981    
                         clock uncertainty           -0.095    38.886    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    38.320    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_10
  -------------------------------------------------------------------
                         required time                         38.320    
                         arrival time                         -14.842    
  -------------------------------------------------------------------
                         slack                                 23.478    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_p11_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_o_data_internal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2 rise@0.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.582    -0.599    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X7Y70          FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_p11_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_p11_reg/Q
                         net (fo=1, routed)           0.087    -0.371    U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_p11
    SLICE_X6Y70          LUT5 (Prop_lut5_I2_O)        0.045    -0.326 r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_o_data_internal[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.326    U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_o_data_internal[0]_i_1_n_0
    SLICE_X6Y70          FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_o_data_internal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.850    -0.839    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X6Y70          FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_o_data_internal_reg[0]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X6Y70          FDRE (Hold_fdre_C_D)         0.120    -0.466    U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_o_data_internal_reg[0]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_p12_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_p11_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2 rise@0.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.583    -0.598    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X7Y69          FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_p12_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_p12_reg/Q
                         net (fo=2, routed)           0.122    -0.335    U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_p12
    SLICE_X7Y70          FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_p11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.850    -0.839    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X7Y70          FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_p11_reg/C
                         clock pessimism              0.254    -0.585    
    SLICE_X7Y70          FDRE (Hold_fdre_C_D)         0.070    -0.515    U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_p11_reg
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_A/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2 rise@0.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.164ns (34.719%)  route 0.308ns (65.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.555    -0.626    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X14Y70         FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[3]/Q
                         net (fo=140, routed)         0.308    -0.154    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/A3
    SLICE_X10Y70         RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_A/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.822    -0.867    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/WCLK
    SLICE_X10Y70         RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_A/CLK
                         clock pessimism              0.275    -0.592    
    SLICE_X10Y70         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240    -0.352    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_B/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2 rise@0.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.164ns (34.719%)  route 0.308ns (65.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.555    -0.626    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X14Y70         FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[3]/Q
                         net (fo=140, routed)         0.308    -0.154    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/A3
    SLICE_X10Y70         RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_B/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.822    -0.867    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/WCLK
    SLICE_X10Y70         RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_B/CLK
                         clock pessimism              0.275    -0.592    
    SLICE_X10Y70         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240    -0.352    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_C/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2 rise@0.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.164ns (34.719%)  route 0.308ns (65.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.555    -0.626    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X14Y70         FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[3]/Q
                         net (fo=140, routed)         0.308    -0.154    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/A3
    SLICE_X10Y70         RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_C/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.822    -0.867    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/WCLK
    SLICE_X10Y70         RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_C/CLK
                         clock pessimism              0.275    -0.592    
    SLICE_X10Y70         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240    -0.352    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_D/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2 rise@0.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.164ns (34.719%)  route 0.308ns (65.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.555    -0.626    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X14Y70         FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[3]/Q
                         net (fo=140, routed)         0.308    -0.154    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/A3
    SLICE_X10Y70         RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_D/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.822    -0.867    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/WCLK
    SLICE_X10Y70         RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_D/CLK
                         clock pessimism              0.275    -0.592    
    SLICE_X10Y70         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240    -0.352    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_A/ADR5
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2 rise@0.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.159%)  route 0.238ns (62.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.558    -0.623    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X11Y67         FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/Q
                         net (fo=136, routed)         0.238    -0.244    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/A5
    SLICE_X10Y70         RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_A/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.822    -0.867    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/WCLK
    SLICE_X10Y70         RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_A/CLK
                         clock pessimism              0.255    -0.612    
    SLICE_X10Y70         RAMS64E (Hold_rams64e_CLK_ADR5)
                                                      0.170    -0.442    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_B/ADR5
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2 rise@0.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.159%)  route 0.238ns (62.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.558    -0.623    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X11Y67         FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/Q
                         net (fo=136, routed)         0.238    -0.244    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/A5
    SLICE_X10Y70         RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_B/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.822    -0.867    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/WCLK
    SLICE_X10Y70         RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_B/CLK
                         clock pessimism              0.255    -0.612    
    SLICE_X10Y70         RAMS64E (Hold_rams64e_CLK_ADR5)
                                                      0.170    -0.442    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_C/ADR5
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2 rise@0.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.159%)  route 0.238ns (62.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.558    -0.623    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X11Y67         FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/Q
                         net (fo=136, routed)         0.238    -0.244    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/A5
    SLICE_X10Y70         RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_C/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.822    -0.867    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/WCLK
    SLICE_X10Y70         RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_C/CLK
                         clock pessimism              0.255    -0.612    
    SLICE_X10Y70         RAMS64E (Hold_rams64e_CLK_ADR5)
                                                      0.170    -0.442    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_D/ADR5
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2 rise@0.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.159%)  route 0.238ns (62.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.558    -0.623    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X11Y67         FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/Q
                         net (fo=136, routed)         0.238    -0.244    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/A5
    SLICE_X10Y70         RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_D/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.822    -0.867    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/WCLK
    SLICE_X10Y70         RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_D/CLK
                         clock pessimism              0.255    -0.612    
    SLICE_X10Y70         RAMS64E (Hold_rams64e_CLK_ADR5)
                                                      0.170    -0.442    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25Mhz_clk_wiz_2
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X0Y28     U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line2_ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X0Y26     U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line2_ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X0Y29     U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line2_ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X0Y27     U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line2_ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y5      U_frame_buffer_top/U_Frame_Buffer1/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y8      U_frame_buffer_top/U_Frame_Buffer2/mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y9      U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_11/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y12     U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_5/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y10     U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_9/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y7      U_frame_buffer_top/U_Frame_Buffer1/mem_reg_2/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X10Y70     U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X10Y70     U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X10Y70     U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X10Y70     U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X10Y66     U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line1_ram_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X10Y66     U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line1_ram_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X10Y69     U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X10Y69     U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X10Y69     U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X10Y69     U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X8Y70      U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X8Y70      U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X8Y70      U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X8Y70      U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X10Y71     U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X10Y71     U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X10Y71     U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X10Y71     U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X10Y71     U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X10Y71     U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_255_0_0/RAMS64E_C/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_2
  To Clock:  clkfbout_clk_wiz_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_2
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_clk_wiz_2/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    U_clk_wiz_2/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_wiz_2/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_wiz_2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_wiz_2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  U_clk_wiz_2/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_wiz_2/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_wiz_2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_wiz_2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_wiz_2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_wiz_2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_wiz_2/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100Mhz_clk_wiz_2_1
  To Clock:  clk_100Mhz_clk_wiz_2_1

Setup :            0  Failing Endpoints,  Worst Slack        4.419ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.419ns  (required time - arrival time)
  Source:                 U_buzzer_PWM/note_index_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_buzzer_PWM/PWM_en_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2_1 rise@10.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        5.073ns  (logic 1.468ns (28.935%)  route 3.605ns (71.065%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.626    -0.886    U_buzzer_PWM/clk_100Mhz
    SLICE_X0Y56          FDCE                                         r  U_buzzer_PWM/note_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.456    -0.430 r  U_buzzer_PWM/note_index_reg[1]/Q
                         net (fo=31, routed)          1.362     0.932    U_buzzer_PWM/note_index_reg_n_0_[1]
    SLICE_X5Y58          LUT6 (Prop_lut6_I4_O)        0.124     1.056 r  U_buzzer_PWM/i__carry__0_i_3/O
                         net (fo=1, routed)           0.529     1.584    U_buzzer_PWM/i__carry__0_i_3_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.091 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.091    U_buzzer_PWM/play_state1_inferred__0/i__carry__0_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.205 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.205    U_buzzer_PWM/play_state1_inferred__0/i__carry__1_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.319 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__2/CO[3]
                         net (fo=36, routed)          1.317     3.637    U_buzzer_PWM/play_state1
    SLICE_X0Y57          LUT3 (Prop_lut3_I2_O)        0.153     3.790 r  U_buzzer_PWM/note_index[4]_i_1/O
                         net (fo=6, routed)           0.398     4.187    U_buzzer_PWM/note_index[4]_i_1_n_0
    SLICE_X0Y57          FDCE                                         r  U_buzzer_PWM/PWM_en_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.508     8.512    U_buzzer_PWM/clk_100Mhz
    SLICE_X0Y57          FDCE                                         r  U_buzzer_PWM/PWM_en_reg/C
                         clock pessimism              0.576     9.088    
                         clock uncertainty           -0.074     9.015    
    SLICE_X0Y57          FDCE (Setup_fdce_C_CE)      -0.408     8.607    U_buzzer_PWM/PWM_en_reg
  -------------------------------------------------------------------
                         required time                          8.607    
                         arrival time                          -4.187    
  -------------------------------------------------------------------
                         slack                                  4.419    

Slack (MET) :             4.493ns  (required time - arrival time)
  Source:                 U_buzzer_PWM/note_index_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_buzzer_PWM/note_index_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2_1 rise@10.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        5.025ns  (logic 1.468ns (29.214%)  route 3.557ns (70.786%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.626    -0.886    U_buzzer_PWM/clk_100Mhz
    SLICE_X0Y56          FDCE                                         r  U_buzzer_PWM/note_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.456    -0.430 r  U_buzzer_PWM/note_index_reg[1]/Q
                         net (fo=31, routed)          1.362     0.932    U_buzzer_PWM/note_index_reg_n_0_[1]
    SLICE_X5Y58          LUT6 (Prop_lut6_I4_O)        0.124     1.056 r  U_buzzer_PWM/i__carry__0_i_3/O
                         net (fo=1, routed)           0.529     1.584    U_buzzer_PWM/i__carry__0_i_3_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.091 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.091    U_buzzer_PWM/play_state1_inferred__0/i__carry__0_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.205 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.205    U_buzzer_PWM/play_state1_inferred__0/i__carry__1_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.319 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__2/CO[3]
                         net (fo=36, routed)          1.317     3.637    U_buzzer_PWM/play_state1
    SLICE_X0Y57          LUT3 (Prop_lut3_I2_O)        0.153     3.790 r  U_buzzer_PWM/note_index[4]_i_1/O
                         net (fo=6, routed)           0.349     4.139    U_buzzer_PWM/note_index[4]_i_1_n_0
    SLICE_X0Y56          FDCE                                         r  U_buzzer_PWM/note_index_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.509     8.513    U_buzzer_PWM/clk_100Mhz
    SLICE_X0Y56          FDCE                                         r  U_buzzer_PWM/note_index_reg[0]/C
                         clock pessimism              0.601     9.114    
                         clock uncertainty           -0.074     9.041    
    SLICE_X0Y56          FDCE (Setup_fdce_C_CE)      -0.408     8.633    U_buzzer_PWM/note_index_reg[0]
  -------------------------------------------------------------------
                         required time                          8.633    
                         arrival time                          -4.139    
  -------------------------------------------------------------------
                         slack                                  4.493    

Slack (MET) :             4.493ns  (required time - arrival time)
  Source:                 U_buzzer_PWM/note_index_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_buzzer_PWM/note_index_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2_1 rise@10.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        5.025ns  (logic 1.468ns (29.214%)  route 3.557ns (70.786%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.626    -0.886    U_buzzer_PWM/clk_100Mhz
    SLICE_X0Y56          FDCE                                         r  U_buzzer_PWM/note_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.456    -0.430 r  U_buzzer_PWM/note_index_reg[1]/Q
                         net (fo=31, routed)          1.362     0.932    U_buzzer_PWM/note_index_reg_n_0_[1]
    SLICE_X5Y58          LUT6 (Prop_lut6_I4_O)        0.124     1.056 r  U_buzzer_PWM/i__carry__0_i_3/O
                         net (fo=1, routed)           0.529     1.584    U_buzzer_PWM/i__carry__0_i_3_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.091 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.091    U_buzzer_PWM/play_state1_inferred__0/i__carry__0_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.205 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.205    U_buzzer_PWM/play_state1_inferred__0/i__carry__1_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.319 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__2/CO[3]
                         net (fo=36, routed)          1.317     3.637    U_buzzer_PWM/play_state1
    SLICE_X0Y57          LUT3 (Prop_lut3_I2_O)        0.153     3.790 r  U_buzzer_PWM/note_index[4]_i_1/O
                         net (fo=6, routed)           0.349     4.139    U_buzzer_PWM/note_index[4]_i_1_n_0
    SLICE_X0Y56          FDCE                                         r  U_buzzer_PWM/note_index_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.509     8.513    U_buzzer_PWM/clk_100Mhz
    SLICE_X0Y56          FDCE                                         r  U_buzzer_PWM/note_index_reg[1]/C
                         clock pessimism              0.601     9.114    
                         clock uncertainty           -0.074     9.041    
    SLICE_X0Y56          FDCE (Setup_fdce_C_CE)      -0.408     8.633    U_buzzer_PWM/note_index_reg[1]
  -------------------------------------------------------------------
                         required time                          8.633    
                         arrival time                          -4.139    
  -------------------------------------------------------------------
                         slack                                  4.493    

Slack (MET) :             4.493ns  (required time - arrival time)
  Source:                 U_buzzer_PWM/note_index_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_buzzer_PWM/note_index_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2_1 rise@10.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        5.025ns  (logic 1.468ns (29.214%)  route 3.557ns (70.786%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.626    -0.886    U_buzzer_PWM/clk_100Mhz
    SLICE_X0Y56          FDCE                                         r  U_buzzer_PWM/note_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.456    -0.430 r  U_buzzer_PWM/note_index_reg[1]/Q
                         net (fo=31, routed)          1.362     0.932    U_buzzer_PWM/note_index_reg_n_0_[1]
    SLICE_X5Y58          LUT6 (Prop_lut6_I4_O)        0.124     1.056 r  U_buzzer_PWM/i__carry__0_i_3/O
                         net (fo=1, routed)           0.529     1.584    U_buzzer_PWM/i__carry__0_i_3_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.091 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.091    U_buzzer_PWM/play_state1_inferred__0/i__carry__0_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.205 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.205    U_buzzer_PWM/play_state1_inferred__0/i__carry__1_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.319 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__2/CO[3]
                         net (fo=36, routed)          1.317     3.637    U_buzzer_PWM/play_state1
    SLICE_X0Y57          LUT3 (Prop_lut3_I2_O)        0.153     3.790 r  U_buzzer_PWM/note_index[4]_i_1/O
                         net (fo=6, routed)           0.349     4.139    U_buzzer_PWM/note_index[4]_i_1_n_0
    SLICE_X0Y56          FDCE                                         r  U_buzzer_PWM/note_index_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.509     8.513    U_buzzer_PWM/clk_100Mhz
    SLICE_X0Y56          FDCE                                         r  U_buzzer_PWM/note_index_reg[2]/C
                         clock pessimism              0.601     9.114    
                         clock uncertainty           -0.074     9.041    
    SLICE_X0Y56          FDCE (Setup_fdce_C_CE)      -0.408     8.633    U_buzzer_PWM/note_index_reg[2]
  -------------------------------------------------------------------
                         required time                          8.633    
                         arrival time                          -4.139    
  -------------------------------------------------------------------
                         slack                                  4.493    

Slack (MET) :             4.493ns  (required time - arrival time)
  Source:                 U_buzzer_PWM/note_index_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_buzzer_PWM/note_index_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2_1 rise@10.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        5.025ns  (logic 1.468ns (29.214%)  route 3.557ns (70.786%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.626    -0.886    U_buzzer_PWM/clk_100Mhz
    SLICE_X0Y56          FDCE                                         r  U_buzzer_PWM/note_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.456    -0.430 r  U_buzzer_PWM/note_index_reg[1]/Q
                         net (fo=31, routed)          1.362     0.932    U_buzzer_PWM/note_index_reg_n_0_[1]
    SLICE_X5Y58          LUT6 (Prop_lut6_I4_O)        0.124     1.056 r  U_buzzer_PWM/i__carry__0_i_3/O
                         net (fo=1, routed)           0.529     1.584    U_buzzer_PWM/i__carry__0_i_3_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.091 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.091    U_buzzer_PWM/play_state1_inferred__0/i__carry__0_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.205 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.205    U_buzzer_PWM/play_state1_inferred__0/i__carry__1_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.319 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__2/CO[3]
                         net (fo=36, routed)          1.317     3.637    U_buzzer_PWM/play_state1
    SLICE_X0Y57          LUT3 (Prop_lut3_I2_O)        0.153     3.790 r  U_buzzer_PWM/note_index[4]_i_1/O
                         net (fo=6, routed)           0.349     4.139    U_buzzer_PWM/note_index[4]_i_1_n_0
    SLICE_X0Y56          FDCE                                         r  U_buzzer_PWM/note_index_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.509     8.513    U_buzzer_PWM/clk_100Mhz
    SLICE_X0Y56          FDCE                                         r  U_buzzer_PWM/note_index_reg[3]/C
                         clock pessimism              0.601     9.114    
                         clock uncertainty           -0.074     9.041    
    SLICE_X0Y56          FDCE (Setup_fdce_C_CE)      -0.408     8.633    U_buzzer_PWM/note_index_reg[3]
  -------------------------------------------------------------------
                         required time                          8.633    
                         arrival time                          -4.139    
  -------------------------------------------------------------------
                         slack                                  4.493    

Slack (MET) :             4.493ns  (required time - arrival time)
  Source:                 U_buzzer_PWM/note_index_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_buzzer_PWM/note_index_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2_1 rise@10.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        5.025ns  (logic 1.468ns (29.214%)  route 3.557ns (70.786%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.626    -0.886    U_buzzer_PWM/clk_100Mhz
    SLICE_X0Y56          FDCE                                         r  U_buzzer_PWM/note_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.456    -0.430 r  U_buzzer_PWM/note_index_reg[1]/Q
                         net (fo=31, routed)          1.362     0.932    U_buzzer_PWM/note_index_reg_n_0_[1]
    SLICE_X5Y58          LUT6 (Prop_lut6_I4_O)        0.124     1.056 r  U_buzzer_PWM/i__carry__0_i_3/O
                         net (fo=1, routed)           0.529     1.584    U_buzzer_PWM/i__carry__0_i_3_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.091 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.091    U_buzzer_PWM/play_state1_inferred__0/i__carry__0_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.205 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.205    U_buzzer_PWM/play_state1_inferred__0/i__carry__1_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.319 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__2/CO[3]
                         net (fo=36, routed)          1.317     3.637    U_buzzer_PWM/play_state1
    SLICE_X0Y57          LUT3 (Prop_lut3_I2_O)        0.153     3.790 r  U_buzzer_PWM/note_index[4]_i_1/O
                         net (fo=6, routed)           0.349     4.139    U_buzzer_PWM/note_index[4]_i_1_n_0
    SLICE_X0Y56          FDCE                                         r  U_buzzer_PWM/note_index_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.509     8.513    U_buzzer_PWM/clk_100Mhz
    SLICE_X0Y56          FDCE                                         r  U_buzzer_PWM/note_index_reg[4]/C
                         clock pessimism              0.601     9.114    
                         clock uncertainty           -0.074     9.041    
    SLICE_X0Y56          FDCE (Setup_fdce_C_CE)      -0.408     8.633    U_buzzer_PWM/note_index_reg[4]
  -------------------------------------------------------------------
                         required time                          8.633    
                         arrival time                          -4.139    
  -------------------------------------------------------------------
                         slack                                  4.493    

Slack (MET) :             4.521ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_play_fsm2/text_en_over_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2_1 rise@10.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        5.104ns  (logic 1.104ns (21.632%)  route 4.000ns (78.368%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.626    -0.886    U_btn_debounce2/clk_100Mhz
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.456    -0.430 r  U_btn_debounce2/shift_reg_reg[5]/Q
                         net (fo=2, routed)           0.950     0.520    U_btn_debounce2/p_0_in[6]
    SLICE_X6Y53          LUT4 (Prop_lut4_I1_O)        0.124     0.644 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.464     1.108    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I1_O)        0.124     1.232 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=34, routed)          1.105     2.337    U_play_fsm2/score_reg_reg[1]_0
    SLICE_X7Y65          LUT5 (Prop_lut5_I0_O)        0.124     2.461 r  U_play_fsm2/FSM_sequential_state[2]_i_8/O
                         net (fo=2, routed)           0.296     2.757    U_play_fsm2/FSM_sequential_state[2]_i_8_n_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I0_O)        0.124     2.881 r  U_play_fsm2/text_en_over_reg_i_2/O
                         net (fo=2, routed)           0.679     3.560    U_play_fsm2/text_en_over_next
    SLICE_X5Y65          LUT5 (Prop_lut5_I3_O)        0.152     3.712 r  U_play_fsm2/text_en_over_reg_i_1__0/O
                         net (fo=1, routed)           0.506     4.218    U_play_fsm2/text_en_over_reg_i_1__0_n_0
    SLICE_X5Y65          FDCE                                         r  U_play_fsm2/text_en_over_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.501     8.505    U_play_fsm2/clk_100Mhz
    SLICE_X5Y65          FDCE                                         r  U_play_fsm2/text_en_over_reg_reg/C
                         clock pessimism              0.562     9.067    
                         clock uncertainty           -0.074     8.994    
    SLICE_X5Y65          FDCE (Setup_fdce_C_D)       -0.255     8.739    U_play_fsm2/text_en_over_reg_reg
  -------------------------------------------------------------------
                         required time                          8.739    
                         arrival time                          -4.218    
  -------------------------------------------------------------------
                         slack                                  4.521    

Slack (MET) :             4.676ns  (required time - arrival time)
  Source:                 U_buzzer_PWM/note_index_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_buzzer_PWM/half_cnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2_1 rise@10.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        5.021ns  (logic 1.439ns (28.659%)  route 3.582ns (71.341%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.626    -0.886    U_buzzer_PWM/clk_100Mhz
    SLICE_X0Y56          FDCE                                         r  U_buzzer_PWM/note_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.456    -0.430 r  U_buzzer_PWM/note_index_reg[1]/Q
                         net (fo=31, routed)          1.362     0.932    U_buzzer_PWM/note_index_reg_n_0_[1]
    SLICE_X5Y58          LUT6 (Prop_lut6_I4_O)        0.124     1.056 r  U_buzzer_PWM/i__carry__0_i_3/O
                         net (fo=1, routed)           0.529     1.584    U_buzzer_PWM/i__carry__0_i_3_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.091 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.091    U_buzzer_PWM/play_state1_inferred__0/i__carry__0_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.205 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.205    U_buzzer_PWM/play_state1_inferred__0/i__carry__1_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.319 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__2/CO[3]
                         net (fo=36, routed)          0.852     3.171    U_buzzer_PWM/play_state1
    SLICE_X0Y57          LUT5 (Prop_lut5_I4_O)        0.124     3.295 r  U_buzzer_PWM/freq_cnt[0]_i_1/O
                         net (fo=7, routed)           0.840     4.135    U_buzzer_PWM/freq_cnt[0]_i_1_n_0
    SLICE_X3Y52          FDRE                                         r  U_buzzer_PWM/half_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.510     8.514    U_buzzer_PWM/clk_100Mhz
    SLICE_X3Y52          FDRE                                         r  U_buzzer_PWM/half_cnt_reg[10]/C
                         clock pessimism              0.576     9.090    
                         clock uncertainty           -0.074     9.017    
    SLICE_X3Y52          FDRE (Setup_fdre_C_CE)      -0.205     8.812    U_buzzer_PWM/half_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          8.812    
                         arrival time                          -4.135    
  -------------------------------------------------------------------
                         slack                                  4.676    

Slack (MET) :             4.676ns  (required time - arrival time)
  Source:                 U_buzzer_PWM/note_index_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_buzzer_PWM/half_cnt_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2_1 rise@10.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        5.021ns  (logic 1.439ns (28.659%)  route 3.582ns (71.341%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.626    -0.886    U_buzzer_PWM/clk_100Mhz
    SLICE_X0Y56          FDCE                                         r  U_buzzer_PWM/note_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.456    -0.430 r  U_buzzer_PWM/note_index_reg[1]/Q
                         net (fo=31, routed)          1.362     0.932    U_buzzer_PWM/note_index_reg_n_0_[1]
    SLICE_X5Y58          LUT6 (Prop_lut6_I4_O)        0.124     1.056 r  U_buzzer_PWM/i__carry__0_i_3/O
                         net (fo=1, routed)           0.529     1.584    U_buzzer_PWM/i__carry__0_i_3_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.091 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.091    U_buzzer_PWM/play_state1_inferred__0/i__carry__0_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.205 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.205    U_buzzer_PWM/play_state1_inferred__0/i__carry__1_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.319 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__2/CO[3]
                         net (fo=36, routed)          0.852     3.171    U_buzzer_PWM/play_state1
    SLICE_X0Y57          LUT5 (Prop_lut5_I4_O)        0.124     3.295 r  U_buzzer_PWM/freq_cnt[0]_i_1/O
                         net (fo=7, routed)           0.840     4.135    U_buzzer_PWM/freq_cnt[0]_i_1_n_0
    SLICE_X3Y52          FDRE                                         r  U_buzzer_PWM/half_cnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.510     8.514    U_buzzer_PWM/clk_100Mhz
    SLICE_X3Y52          FDRE                                         r  U_buzzer_PWM/half_cnt_reg[15]/C
                         clock pessimism              0.576     9.090    
                         clock uncertainty           -0.074     9.017    
    SLICE_X3Y52          FDRE (Setup_fdre_C_CE)      -0.205     8.812    U_buzzer_PWM/half_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          8.812    
                         arrival time                          -4.135    
  -------------------------------------------------------------------
                         slack                                  4.676    

Slack (MET) :             4.676ns  (required time - arrival time)
  Source:                 U_buzzer_PWM/note_index_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_buzzer_PWM/half_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2_1 rise@10.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        5.021ns  (logic 1.439ns (28.659%)  route 3.582ns (71.341%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.626    -0.886    U_buzzer_PWM/clk_100Mhz
    SLICE_X0Y56          FDCE                                         r  U_buzzer_PWM/note_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.456    -0.430 r  U_buzzer_PWM/note_index_reg[1]/Q
                         net (fo=31, routed)          1.362     0.932    U_buzzer_PWM/note_index_reg_n_0_[1]
    SLICE_X5Y58          LUT6 (Prop_lut6_I4_O)        0.124     1.056 r  U_buzzer_PWM/i__carry__0_i_3/O
                         net (fo=1, routed)           0.529     1.584    U_buzzer_PWM/i__carry__0_i_3_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.091 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.091    U_buzzer_PWM/play_state1_inferred__0/i__carry__0_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.205 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.205    U_buzzer_PWM/play_state1_inferred__0/i__carry__1_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.319 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__2/CO[3]
                         net (fo=36, routed)          0.852     3.171    U_buzzer_PWM/play_state1
    SLICE_X0Y57          LUT5 (Prop_lut5_I4_O)        0.124     3.295 r  U_buzzer_PWM/freq_cnt[0]_i_1/O
                         net (fo=7, routed)           0.840     4.135    U_buzzer_PWM/freq_cnt[0]_i_1_n_0
    SLICE_X3Y52          FDRE                                         r  U_buzzer_PWM/half_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.510     8.514    U_buzzer_PWM/clk_100Mhz
    SLICE_X3Y52          FDRE                                         r  U_buzzer_PWM/half_cnt_reg[6]/C
                         clock pessimism              0.576     9.090    
                         clock uncertainty           -0.074     9.017    
    SLICE_X3Y52          FDRE (Setup_fdre_C_CE)      -0.205     8.812    U_buzzer_PWM/half_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          8.812    
                         arrival time                          -4.135    
  -------------------------------------------------------------------
                         slack                                  4.676    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/r_I2C_clk_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2_1 rise@0.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.058%)  route 0.087ns (31.942%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.591    -0.590    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X4Y94          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.449 f  U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[1]/Q
                         net (fo=13, routed)          0.087    -0.362    U_OV7670_Master/U_SCCB_controlUnit/scl_state[1]
    SLICE_X5Y94          LUT6 (Prop_lut6_I4_O)        0.045    -0.317 r  U_OV7670_Master/U_SCCB_controlUnit/r_I2C_clk_en_i_1/O
                         net (fo=1, routed)           0.000    -0.317    U_OV7670_Master/U_SCCB_controlUnit/r_I2C_clk_en_i_1_n_0
    SLICE_X5Y94          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_I2C_clk_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.861    -0.828    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X5Y94          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_I2C_clk_en_reg/C
                         clock pessimism              0.251    -0.577    
    SLICE_X5Y94          FDRE (Hold_fdre_C_D)         0.092    -0.485    U_OV7670_Master/U_SCCB_controlUnit/r_I2C_clk_en_reg
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 U_btn_debounce1/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_debounce1/shift_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2_1 rise@0.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.084%)  route 0.125ns (46.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.591    -0.590    U_btn_debounce1/clk_100Mhz
    SLICE_X0Y89          FDCE                                         r  U_btn_debounce1/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  U_btn_debounce1/shift_reg_reg[0]/Q
                         net (fo=2, routed)           0.125    -0.325    U_btn_debounce1/p_0_in[1]
    SLICE_X1Y90          FDCE                                         r  U_btn_debounce1/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.862    -0.827    U_btn_debounce1/clk_100Mhz
    SLICE_X1Y90          FDCE                                         r  U_btn_debounce1/shift_reg_reg[1]/C
                         clock pessimism              0.254    -0.573    
    SLICE_X1Y90          FDCE (Hold_fdce_C_D)         0.070    -0.503    U_btn_debounce1/shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/bitCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/bitCount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2_1 rise@0.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.458%)  route 0.143ns (43.542%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.564    -0.617    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X9Y93          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/bitCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  U_OV7670_Master/U_SCCB_controlUnit/bitCount_reg[0]/Q
                         net (fo=9, routed)           0.143    -0.333    U_OV7670_Master/U_SCCB_controlUnit/bitCount[0]
    SLICE_X8Y93          LUT6 (Prop_lut6_I4_O)        0.045    -0.288 r  U_OV7670_Master/U_SCCB_controlUnit/bitCount[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    U_OV7670_Master/U_SCCB_controlUnit/bitCount[1]_i_1_n_0
    SLICE_X8Y93          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/bitCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.833    -0.856    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X8Y93          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/bitCount_reg[1]/C
                         clock pessimism              0.252    -0.604    
    SLICE_X8Y93          FDRE (Hold_fdre_C_D)         0.120    -0.484    U_OV7670_Master/U_SCCB_controlUnit/bitCount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 U_btn_debounce2/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_debounce2/shift_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2_1 rise@0.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.708%)  route 0.125ns (43.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.593    -0.588    U_btn_debounce2/clk_100Mhz
    SLICE_X2Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDCE (Prop_fdce_C_Q)         0.164    -0.424 r  U_btn_debounce2/shift_reg_reg[3]/Q
                         net (fo=2, routed)           0.125    -0.299    U_btn_debounce2/p_0_in[4]
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.863    -0.826    U_btn_debounce2/clk_100Mhz
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[4]/C
                         clock pessimism              0.251    -0.575    
    SLICE_X3Y53          FDCE (Hold_fdce_C_D)         0.070    -0.505    U_btn_debounce2/shift_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2_1 rise@0.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.277%)  route 0.106ns (33.723%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.563    -0.618    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X8Y90          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[4]/Q
                         net (fo=5, routed)           0.106    -0.348    U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[4]
    SLICE_X9Y90          LUT6 (Prop_lut6_I4_O)        0.045    -0.303 r  U_OV7670_Master/U_SCCB_controlUnit/r_addr[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.303    U_OV7670_Master/U_SCCB_controlUnit/r_addr[5]_i_1_n_0
    SLICE_X9Y90          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.832    -0.857    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X9Y90          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[5]/C
                         clock pessimism              0.252    -0.605    
    SLICE_X9Y90          FDRE (Hold_fdre_C_D)         0.092    -0.513    U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_I2C_clk_gen/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_I2C_clk_gen/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2_1 rise@0.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.548%)  route 0.161ns (46.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.593    -0.588    U_OV7670_Master/U_I2C_clk_gen/CLK
    SLICE_X3Y93          FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[4]/Q
                         net (fo=8, routed)           0.161    -0.286    U_OV7670_Master/U_I2C_clk_gen/counter[4]
    SLICE_X2Y94          LUT6 (Prop_lut6_I4_O)        0.045    -0.241 r  U_OV7670_Master/U_I2C_clk_gen/counter[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.241    U_OV7670_Master/U_I2C_clk_gen/counter_0[8]
    SLICE_X2Y94          FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.863    -0.826    U_OV7670_Master/U_I2C_clk_gen/CLK
    SLICE_X2Y94          FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[8]/C
                         clock pessimism              0.254    -0.572    
    SLICE_X2Y94          FDRE (Hold_fdre_C_D)         0.121    -0.451    U_OV7670_Master/U_I2C_clk_gen/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_I2C_clk_gen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_I2C_clk_gen/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2_1 rise@0.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.156%)  route 0.083ns (26.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.593    -0.588    U_OV7670_Master/U_I2C_clk_gen/CLK
    SLICE_X3Y93          FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.128    -0.460 r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[2]/Q
                         net (fo=6, routed)           0.083    -0.377    U_OV7670_Master/U_I2C_clk_gen/counter[2]
    SLICE_X3Y93          LUT6 (Prop_lut6_I1_O)        0.099    -0.278 r  U_OV7670_Master/U_I2C_clk_gen/counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    U_OV7670_Master/U_I2C_clk_gen/counter_0[4]
    SLICE_X3Y93          FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.863    -0.826    U_OV7670_Master/U_I2C_clk_gen/CLK
    SLICE_X3Y93          FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[4]/C
                         clock pessimism              0.238    -0.588    
    SLICE_X3Y93          FDRE (Hold_fdre_C_D)         0.092    -0.496    U_OV7670_Master/U_I2C_clk_gen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/dataBit_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/dataBit_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2_1 rise@0.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.057%)  route 0.117ns (35.943%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.564    -0.617    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X8Y94          FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/dataBit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDSE (Prop_fdse_C_Q)         0.164    -0.453 r  U_OV7670_Master/U_SCCB_controlUnit/dataBit_reg[1]/Q
                         net (fo=10, routed)          0.117    -0.336    U_OV7670_Master/U_SCCB_controlUnit/dataBit_reg_n_0_[1]
    SLICE_X9Y94          LUT5 (Prop_lut5_I2_O)        0.045    -0.291 r  U_OV7670_Master/U_SCCB_controlUnit/dataBit[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    U_OV7670_Master/U_SCCB_controlUnit/dataBit[3]_i_1_n_0
    SLICE_X9Y94          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/dataBit_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.833    -0.856    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X9Y94          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/dataBit_reg[3]/C
                         clock pessimism              0.252    -0.604    
    SLICE_X9Y94          FDRE (Hold_fdre_C_D)         0.091    -0.513    U_OV7670_Master/U_SCCB_controlUnit/dataBit_reg[3]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2_1 rise@0.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.209ns (64.004%)  route 0.118ns (35.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.591    -0.590    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X6Y93          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[5]/Q
                         net (fo=8, routed)           0.118    -0.309    U_OV7670_Master/U_SCCB_controlUnit/sda_state[5]
    SLICE_X7Y93          LUT6 (Prop_lut6_I4_O)        0.045    -0.264 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_2/O
                         net (fo=1, routed)           0.000    -0.264    U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_2_n_0
    SLICE_X7Y93          FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.861    -0.828    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X7Y93          FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg/C
                         clock pessimism              0.251    -0.577    
    SLICE_X7Y93          FDSE (Hold_fdse_C_D)         0.091    -0.486    U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 U_play_fsm1/text_en_over_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_play_fsm1/text_en_over_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2_1 rise@0.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.663%)  route 0.131ns (41.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.587    -0.594    U_play_fsm1/clk_100Mhz
    SLICE_X4Y64          FDCE                                         r  U_play_fsm1/text_en_over_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  U_play_fsm1/text_en_over_reg_reg/Q
                         net (fo=2, routed)           0.131    -0.322    U_play_fsm1/text_en_over1
    SLICE_X4Y64          LUT6 (Prop_lut6_I5_O)        0.045    -0.277 r  U_play_fsm1/text_en_over_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.277    U_play_fsm1/text_en_over_reg_i_1_n_0
    SLICE_X4Y64          FDCE                                         r  U_play_fsm1/text_en_over_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.856    -0.833    U_play_fsm1/clk_100Mhz
    SLICE_X4Y64          FDCE                                         r  U_play_fsm1/text_en_over_reg_reg/C
                         clock pessimism              0.239    -0.594    
    SLICE_X4Y64          FDCE (Hold_fdce_C_D)         0.092    -0.502    U_play_fsm1/text_en_over_reg_reg
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.225    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100Mhz_clk_wiz_2_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y36     r_sda_reg_i_13/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    U_clk_wiz_2/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X5Y63      U_play_fsm1/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y63      U_play_fsm1/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X5Y63      U_play_fsm1/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y62      U_play_fsm1/count_3sec_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y60      U_play_fsm1/count_3sec_reg_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y60      U_play_fsm1/count_3sec_reg_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y60      U_play_fsm1/count_3sec_reg_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y60      U_play_fsm1/count_3sec_reg_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y60      U_play_fsm1/count_3sec_reg_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y60      U_play_fsm1/count_3sec_reg_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y61      U_play_fsm1/count_3sec_reg_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y61      U_play_fsm1/count_3sec_reg_reg[15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y61      U_play_fsm1/count_3sec_reg_reg[16]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y61      U_play_fsm1/count_3sec_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y61      U_play_fsm1/count_3sec_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y61      U_play_fsm1/count_3sec_reg_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y61      U_play_fsm1/count_3sec_reg_reg[9]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y63      U_play_fsm1/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y63      U_play_fsm1/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y63      U_play_fsm1/FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y62      U_play_fsm1/count_3sec_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y61      U_play_fsm1/count_3sec_reg_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y62      U_play_fsm1/count_3sec_reg_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y61      U_play_fsm1/count_3sec_reg_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y61      U_play_fsm1/count_3sec_reg_reg[16]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y62      U_play_fsm1/count_3sec_reg_reg[17]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y61      U_play_fsm1/count_3sec_reg_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_25Mhz_clk_wiz_2_1
  To Clock:  clk_25Mhz_clk_wiz_2_1

Setup :            0  Failing Endpoints,  Worst Slack       20.909ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.909ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_8/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_2_1 rise@40.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        18.378ns  (logic 2.497ns (13.587%)  route 15.881ns (86.413%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 38.487 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.545    -0.967    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X11Y69         FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/Q
                         net (fo=22, routed)          2.746     2.235    U_VGA_Controller/U_Pixel_Counter/y_pixel[4]
    SLICE_X10Y57         LUT2 (Prop_lut2_I1_O)        0.124     2.359 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_31/O
                         net (fo=1, routed)           0.000     2.359    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_31_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.937 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_22/O[2]
                         net (fo=1, routed)           0.488     3.425    U_VGA_Controller/U_Pixel_Counter/U_QVGA_MemController/cam_addr11[8]
    SLICE_X11Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     4.127 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.127    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_19_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.461 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_18/O[1]
                         net (fo=1, routed)           0.583     5.045    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_18_n_6
    SLICE_X9Y58          LUT5 (Prop_lut5_I4_O)        0.303     5.348 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_6/O
                         net (fo=371, routed)        12.064    17.412    U_frame_buffer_top/U_Frame_Buffer_real/ADDRBWRADDR[10]
    RAMB36_X2Y12         RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_8/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.482    38.487    U_frame_buffer_top/U_Frame_Buffer_real/clk_25Mhz
    RAMB36_X2Y12         RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_8/CLKBWRCLK
                         clock pessimism              0.491    38.977    
                         clock uncertainty           -0.091    38.886    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    38.320    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_8
  -------------------------------------------------------------------
                         required time                         38.320    
                         arrival time                         -17.412    
  -------------------------------------------------------------------
                         slack                                 20.909    

Slack (MET) :             22.800ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_5/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_2_1 rise@40.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        16.485ns  (logic 2.497ns (15.147%)  route 13.988ns (84.853%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.485 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.545    -0.967    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X11Y69         FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/Q
                         net (fo=22, routed)          2.746     2.235    U_VGA_Controller/U_Pixel_Counter/y_pixel[4]
    SLICE_X10Y57         LUT2 (Prop_lut2_I1_O)        0.124     2.359 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_31/O
                         net (fo=1, routed)           0.000     2.359    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_31_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.937 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_22/O[2]
                         net (fo=1, routed)           0.488     3.425    U_VGA_Controller/U_Pixel_Counter/U_QVGA_MemController/cam_addr11[8]
    SLICE_X11Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     4.127 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.127    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_19_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.461 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_18/O[1]
                         net (fo=1, routed)           0.583     5.045    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_18_n_6
    SLICE_X9Y58          LUT5 (Prop_lut5_I4_O)        0.303     5.348 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_6/O
                         net (fo=371, routed)        10.170    15.518    U_frame_buffer_top/U_Frame_Buffer_real/ADDRBWRADDR[10]
    RAMB36_X1Y12         RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_5/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.480    38.485    U_frame_buffer_top/U_Frame_Buffer_real/clk_25Mhz
    RAMB36_X1Y12         RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_5/CLKBWRCLK
                         clock pessimism              0.491    38.975    
                         clock uncertainty           -0.091    38.884    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    38.318    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_5
  -------------------------------------------------------------------
                         required time                         38.318    
                         arrival time                         -15.518    
  -------------------------------------------------------------------
                         slack                                 22.800    

Slack (MET) :             22.816ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_1/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_2_1 rise@40.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        16.478ns  (logic 2.497ns (15.154%)  route 13.981ns (84.846%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 38.500 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.545    -0.967    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X11Y69         FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/Q
                         net (fo=22, routed)          2.746     2.235    U_VGA_Controller/U_Pixel_Counter/y_pixel[4]
    SLICE_X10Y57         LUT2 (Prop_lut2_I1_O)        0.124     2.359 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_31/O
                         net (fo=1, routed)           0.000     2.359    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_31_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.937 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_22/O[2]
                         net (fo=1, routed)           0.488     3.425    U_VGA_Controller/U_Pixel_Counter/U_QVGA_MemController/cam_addr11[8]
    SLICE_X11Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     4.127 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.127    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_19_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.461 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_18/O[1]
                         net (fo=1, routed)           0.583     5.045    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_18_n_6
    SLICE_X9Y58          LUT5 (Prop_lut5_I4_O)        0.303     5.348 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_6/O
                         net (fo=371, routed)        10.163    15.511    U_frame_buffer_top/U_Frame_Buffer_real/ADDRBWRADDR[10]
    RAMB36_X2Y9          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_1/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.496    38.500    U_frame_buffer_top/U_Frame_Buffer_real/clk_25Mhz
    RAMB36_X2Y9          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_1/CLKBWRCLK
                         clock pessimism              0.484    38.984    
                         clock uncertainty           -0.091    38.893    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    38.327    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_1
  -------------------------------------------------------------------
                         required time                         38.327    
                         arrival time                         -15.511    
  -------------------------------------------------------------------
                         slack                                 22.816    

Slack (MET) :             23.113ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_2/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_2_1 rise@40.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        16.180ns  (logic 2.381ns (14.716%)  route 13.799ns (85.284%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 38.499 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.545    -0.967    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X11Y69         FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/Q
                         net (fo=22, routed)          2.746     2.235    U_VGA_Controller/U_Pixel_Counter/y_pixel[4]
    SLICE_X10Y57         LUT2 (Prop_lut2_I1_O)        0.124     2.359 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_31/O
                         net (fo=1, routed)           0.000     2.359    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_31_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.937 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_22/O[2]
                         net (fo=1, routed)           0.488     3.425    U_VGA_Controller/U_Pixel_Counter/U_QVGA_MemController/cam_addr11[8]
    SLICE_X11Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     4.127 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.127    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_19_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.349 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_18/O[0]
                         net (fo=1, routed)           0.585     4.934    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_18_n_7
    SLICE_X9Y58          LUT5 (Prop_lut5_I4_O)        0.299     5.233 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_7/O
                         net (fo=672, routed)         9.980    15.213    U_frame_buffer_top/U_Frame_Buffer_real/ADDRBWRADDR[9]
    RAMB36_X2Y8          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_2/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.495    38.499    U_frame_buffer_top/U_Frame_Buffer_real/clk_25Mhz
    RAMB36_X2Y8          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_2/CLKBWRCLK
                         clock pessimism              0.484    38.983    
                         clock uncertainty           -0.091    38.892    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    38.326    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_2
  -------------------------------------------------------------------
                         required time                         38.326    
                         arrival time                         -15.213    
  -------------------------------------------------------------------
                         slack                                 23.113    

Slack (MET) :             23.141ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_7/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_2_1 rise@40.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        16.147ns  (logic 2.497ns (15.464%)  route 13.650ns (84.536%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 38.488 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.545    -0.967    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X11Y69         FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/Q
                         net (fo=22, routed)          2.746     2.235    U_VGA_Controller/U_Pixel_Counter/y_pixel[4]
    SLICE_X10Y57         LUT2 (Prop_lut2_I1_O)        0.124     2.359 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_31/O
                         net (fo=1, routed)           0.000     2.359    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_31_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.937 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_22/O[2]
                         net (fo=1, routed)           0.488     3.425    U_VGA_Controller/U_Pixel_Counter/U_QVGA_MemController/cam_addr11[8]
    SLICE_X11Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     4.127 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.127    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_19_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.461 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_18/O[1]
                         net (fo=1, routed)           0.583     5.045    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_18_n_6
    SLICE_X9Y58          LUT5 (Prop_lut5_I4_O)        0.303     5.348 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_6/O
                         net (fo=371, routed)         9.832    15.180    U_frame_buffer_top/U_Frame_Buffer_real/ADDRBWRADDR[10]
    RAMB36_X1Y11         RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_7/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.483    38.488    U_frame_buffer_top/U_Frame_Buffer_real/clk_25Mhz
    RAMB36_X1Y11         RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_7/CLKBWRCLK
                         clock pessimism              0.491    38.978    
                         clock uncertainty           -0.091    38.887    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    38.321    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_7
  -------------------------------------------------------------------
                         required time                         38.321    
                         arrival time                         -15.180    
  -------------------------------------------------------------------
                         slack                                 23.141    

Slack (MET) :             23.153ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_2/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_2_1 rise@40.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        16.140ns  (logic 2.497ns (15.471%)  route 13.643ns (84.529%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 38.499 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.545    -0.967    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X11Y69         FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/Q
                         net (fo=22, routed)          2.746     2.235    U_VGA_Controller/U_Pixel_Counter/y_pixel[4]
    SLICE_X10Y57         LUT2 (Prop_lut2_I1_O)        0.124     2.359 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_31/O
                         net (fo=1, routed)           0.000     2.359    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_31_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.937 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_22/O[2]
                         net (fo=1, routed)           0.488     3.425    U_VGA_Controller/U_Pixel_Counter/U_QVGA_MemController/cam_addr11[8]
    SLICE_X11Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     4.127 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.127    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_19_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.461 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_18/O[1]
                         net (fo=1, routed)           0.583     5.045    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_18_n_6
    SLICE_X9Y58          LUT5 (Prop_lut5_I4_O)        0.303     5.348 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_6/O
                         net (fo=371, routed)         9.825    15.173    U_frame_buffer_top/U_Frame_Buffer_real/ADDRBWRADDR[10]
    RAMB36_X2Y8          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_2/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.495    38.499    U_frame_buffer_top/U_Frame_Buffer_real/clk_25Mhz
    RAMB36_X2Y8          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_2/CLKBWRCLK
                         clock pessimism              0.484    38.983    
                         clock uncertainty           -0.091    38.892    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    38.326    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_2
  -------------------------------------------------------------------
                         required time                         38.326    
                         arrival time                         -15.173    
  -------------------------------------------------------------------
                         slack                                 23.153    

Slack (MET) :             23.282ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_0/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_2_1 rise@40.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        16.008ns  (logic 2.497ns (15.598%)  route 13.511ns (84.402%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 38.490 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.545    -0.967    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X11Y69         FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/Q
                         net (fo=22, routed)          2.746     2.235    U_VGA_Controller/U_Pixel_Counter/y_pixel[4]
    SLICE_X10Y57         LUT2 (Prop_lut2_I1_O)        0.124     2.359 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_31/O
                         net (fo=1, routed)           0.000     2.359    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_31_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.937 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_22/O[2]
                         net (fo=1, routed)           0.488     3.425    U_VGA_Controller/U_Pixel_Counter/U_QVGA_MemController/cam_addr11[8]
    SLICE_X11Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     4.127 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.127    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_19_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.461 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_18/O[1]
                         net (fo=1, routed)           0.583     5.045    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_18_n_6
    SLICE_X9Y58          LUT5 (Prop_lut5_I4_O)        0.303     5.348 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_6/O
                         net (fo=371, routed)         9.694    15.041    U_frame_buffer_top/U_Frame_Buffer_real/ADDRBWRADDR[10]
    RAMB36_X2Y11         RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_0/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.485    38.490    U_frame_buffer_top/U_Frame_Buffer_real/clk_25Mhz
    RAMB36_X2Y11         RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_0/CLKBWRCLK
                         clock pessimism              0.491    38.980    
                         clock uncertainty           -0.091    38.889    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    38.323    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_0
  -------------------------------------------------------------------
                         required time                         38.323    
                         arrival time                         -15.041    
  -------------------------------------------------------------------
                         slack                                 23.282    

Slack (MET) :             23.452ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_1/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_2_1 rise@40.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        15.842ns  (logic 2.381ns (15.030%)  route 13.461ns (84.970%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 38.500 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.545    -0.967    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X11Y69         FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/Q
                         net (fo=22, routed)          2.746     2.235    U_VGA_Controller/U_Pixel_Counter/y_pixel[4]
    SLICE_X10Y57         LUT2 (Prop_lut2_I1_O)        0.124     2.359 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_31/O
                         net (fo=1, routed)           0.000     2.359    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_31_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.937 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_22/O[2]
                         net (fo=1, routed)           0.488     3.425    U_VGA_Controller/U_Pixel_Counter/U_QVGA_MemController/cam_addr11[8]
    SLICE_X11Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     4.127 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.127    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_19_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.349 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_18/O[0]
                         net (fo=1, routed)           0.585     4.934    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_18_n_7
    SLICE_X9Y58          LUT5 (Prop_lut5_I4_O)        0.299     5.233 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_7/O
                         net (fo=672, routed)         9.642    14.875    U_frame_buffer_top/U_Frame_Buffer_real/ADDRBWRADDR[9]
    RAMB36_X2Y9          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_1/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.496    38.500    U_frame_buffer_top/U_Frame_Buffer_real/clk_25Mhz
    RAMB36_X2Y9          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_1/CLKBWRCLK
                         clock pessimism              0.484    38.984    
                         clock uncertainty           -0.091    38.893    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    38.327    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_1
  -------------------------------------------------------------------
                         required time                         38.327    
                         arrival time                         -14.875    
  -------------------------------------------------------------------
                         slack                                 23.452    

Slack (MET) :             23.480ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_9/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_2_1 rise@40.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        15.809ns  (logic 2.497ns (15.795%)  route 13.312ns (84.205%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 38.489 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.545    -0.967    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X11Y69         FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/Q
                         net (fo=22, routed)          2.746     2.235    U_VGA_Controller/U_Pixel_Counter/y_pixel[4]
    SLICE_X10Y57         LUT2 (Prop_lut2_I1_O)        0.124     2.359 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_31/O
                         net (fo=1, routed)           0.000     2.359    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_31_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.937 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_22/O[2]
                         net (fo=1, routed)           0.488     3.425    U_VGA_Controller/U_Pixel_Counter/U_QVGA_MemController/cam_addr11[8]
    SLICE_X11Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     4.127 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.127    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_19_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.461 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_18/O[1]
                         net (fo=1, routed)           0.583     5.045    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_18_n_6
    SLICE_X9Y58          LUT5 (Prop_lut5_I4_O)        0.303     5.348 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_6/O
                         net (fo=371, routed)         9.494    14.842    U_frame_buffer_top/U_Frame_Buffer_real/ADDRBWRADDR[10]
    RAMB36_X1Y10         RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_9/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.484    38.489    U_frame_buffer_top/U_Frame_Buffer_real/clk_25Mhz
    RAMB36_X1Y10         RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_9/CLKBWRCLK
                         clock pessimism              0.491    38.979    
                         clock uncertainty           -0.091    38.888    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    38.322    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_9
  -------------------------------------------------------------------
                         required time                         38.322    
                         arrival time                         -14.842    
  -------------------------------------------------------------------
                         slack                                 23.480    

Slack (MET) :             23.482ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_10/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_2_1 rise@40.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        15.809ns  (logic 2.497ns (15.795%)  route 13.312ns (84.205%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 38.497 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.545    -0.967    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X11Y69         FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/Q
                         net (fo=22, routed)          2.746     2.235    U_VGA_Controller/U_Pixel_Counter/y_pixel[4]
    SLICE_X10Y57         LUT2 (Prop_lut2_I1_O)        0.124     2.359 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_31/O
                         net (fo=1, routed)           0.000     2.359    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_31_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.937 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_22/O[2]
                         net (fo=1, routed)           0.488     3.425    U_VGA_Controller/U_Pixel_Counter/U_QVGA_MemController/cam_addr11[8]
    SLICE_X11Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     4.127 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.127    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_19_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.461 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_18/O[1]
                         net (fo=1, routed)           0.583     5.045    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_18_n_6
    SLICE_X9Y58          LUT5 (Prop_lut5_I4_O)        0.303     5.348 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_6/O
                         net (fo=371, routed)         9.494    14.842    U_frame_buffer_top/U_Frame_Buffer_real/ADDRBWRADDR[10]
    RAMB36_X1Y8          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_10/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.493    38.497    U_frame_buffer_top/U_Frame_Buffer_real/clk_25Mhz
    RAMB36_X1Y8          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_10/CLKBWRCLK
                         clock pessimism              0.484    38.981    
                         clock uncertainty           -0.091    38.890    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    38.324    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_10
  -------------------------------------------------------------------
                         required time                         38.324    
                         arrival time                         -14.842    
  -------------------------------------------------------------------
                         slack                                 23.482    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_p11_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_o_data_internal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2_1 rise@0.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.582    -0.599    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X7Y70          FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_p11_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_p11_reg/Q
                         net (fo=1, routed)           0.087    -0.371    U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_p11
    SLICE_X6Y70          LUT5 (Prop_lut5_I2_O)        0.045    -0.326 r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_o_data_internal[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.326    U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_o_data_internal[0]_i_1_n_0
    SLICE_X6Y70          FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_o_data_internal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.850    -0.839    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X6Y70          FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_o_data_internal_reg[0]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X6Y70          FDRE (Hold_fdre_C_D)         0.120    -0.466    U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_o_data_internal_reg[0]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_p12_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_p11_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2_1 rise@0.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.583    -0.598    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X7Y69          FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_p12_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_p12_reg/Q
                         net (fo=2, routed)           0.122    -0.335    U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_p12
    SLICE_X7Y70          FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_p11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.850    -0.839    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X7Y70          FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_p11_reg/C
                         clock pessimism              0.254    -0.585    
    SLICE_X7Y70          FDRE (Hold_fdre_C_D)         0.070    -0.515    U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_p11_reg
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_A/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2_1 rise@0.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.164ns (34.719%)  route 0.308ns (65.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.555    -0.626    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X14Y70         FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[3]/Q
                         net (fo=140, routed)         0.308    -0.154    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/A3
    SLICE_X10Y70         RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_A/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.822    -0.867    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/WCLK
    SLICE_X10Y70         RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_A/CLK
                         clock pessimism              0.275    -0.592    
    SLICE_X10Y70         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240    -0.352    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_B/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2_1 rise@0.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.164ns (34.719%)  route 0.308ns (65.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.555    -0.626    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X14Y70         FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[3]/Q
                         net (fo=140, routed)         0.308    -0.154    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/A3
    SLICE_X10Y70         RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_B/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.822    -0.867    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/WCLK
    SLICE_X10Y70         RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_B/CLK
                         clock pessimism              0.275    -0.592    
    SLICE_X10Y70         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240    -0.352    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_C/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2_1 rise@0.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.164ns (34.719%)  route 0.308ns (65.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.555    -0.626    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X14Y70         FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[3]/Q
                         net (fo=140, routed)         0.308    -0.154    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/A3
    SLICE_X10Y70         RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_C/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.822    -0.867    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/WCLK
    SLICE_X10Y70         RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_C/CLK
                         clock pessimism              0.275    -0.592    
    SLICE_X10Y70         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240    -0.352    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_D/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2_1 rise@0.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.164ns (34.719%)  route 0.308ns (65.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.555    -0.626    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X14Y70         FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[3]/Q
                         net (fo=140, routed)         0.308    -0.154    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/A3
    SLICE_X10Y70         RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_D/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.822    -0.867    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/WCLK
    SLICE_X10Y70         RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_D/CLK
                         clock pessimism              0.275    -0.592    
    SLICE_X10Y70         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240    -0.352    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_A/ADR5
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2_1 rise@0.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.159%)  route 0.238ns (62.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.558    -0.623    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X11Y67         FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/Q
                         net (fo=136, routed)         0.238    -0.244    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/A5
    SLICE_X10Y70         RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_A/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.822    -0.867    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/WCLK
    SLICE_X10Y70         RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_A/CLK
                         clock pessimism              0.255    -0.612    
    SLICE_X10Y70         RAMS64E (Hold_rams64e_CLK_ADR5)
                                                      0.170    -0.442    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_B/ADR5
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2_1 rise@0.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.159%)  route 0.238ns (62.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.558    -0.623    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X11Y67         FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/Q
                         net (fo=136, routed)         0.238    -0.244    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/A5
    SLICE_X10Y70         RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_B/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.822    -0.867    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/WCLK
    SLICE_X10Y70         RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_B/CLK
                         clock pessimism              0.255    -0.612    
    SLICE_X10Y70         RAMS64E (Hold_rams64e_CLK_ADR5)
                                                      0.170    -0.442    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_C/ADR5
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2_1 rise@0.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.159%)  route 0.238ns (62.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.558    -0.623    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X11Y67         FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/Q
                         net (fo=136, routed)         0.238    -0.244    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/A5
    SLICE_X10Y70         RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_C/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.822    -0.867    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/WCLK
    SLICE_X10Y70         RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_C/CLK
                         clock pessimism              0.255    -0.612    
    SLICE_X10Y70         RAMS64E (Hold_rams64e_CLK_ADR5)
                                                      0.170    -0.442    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_D/ADR5
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2_1 rise@0.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.159%)  route 0.238ns (62.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.558    -0.623    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X11Y67         FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/Q
                         net (fo=136, routed)         0.238    -0.244    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/A5
    SLICE_X10Y70         RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_D/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.822    -0.867    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/WCLK
    SLICE_X10Y70         RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_D/CLK
                         clock pessimism              0.255    -0.612    
    SLICE_X10Y70         RAMS64E (Hold_rams64e_CLK_ADR5)
                                                      0.170    -0.442    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25Mhz_clk_wiz_2_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X0Y28     U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line2_ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X0Y26     U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line2_ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X0Y29     U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line2_ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X0Y27     U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line2_ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y5      U_frame_buffer_top/U_Frame_Buffer1/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y8      U_frame_buffer_top/U_Frame_Buffer2/mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y9      U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_11/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y12     U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_5/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y10     U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_9/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y7      U_frame_buffer_top/U_Frame_Buffer1/mem_reg_2/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X10Y70     U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X10Y70     U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X10Y70     U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X10Y70     U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X10Y66     U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line1_ram_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X10Y66     U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line1_ram_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X10Y69     U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X10Y69     U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X10Y69     U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X10Y69     U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X8Y70      U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X8Y70      U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X8Y70      U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X8Y70      U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X10Y71     U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X10Y71     U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X10Y71     U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X10Y71     U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X10Y71     U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X10Y71     U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_255_0_0/RAMS64E_C/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_2_1
  To Clock:  clkfbout_clk_wiz_2_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_2_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_clk_wiz_2/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    U_clk_wiz_2/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_wiz_2/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_wiz_2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_wiz_2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  U_clk_wiz_2/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_25Mhz_clk_wiz_2
  To Clock:  clk_100Mhz_clk_wiz_2

Setup :            0  Failing Endpoints,  Worst Slack        5.078ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.078ns  (required time - arrival time)
  Source:                 U_Motion_Detector2/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm2/text_en_over_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2 rise@10.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        4.314ns  (logic 0.794ns (18.405%)  route 3.520ns (81.595%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.554    -0.958    U_Motion_Detector2/clk_25Mhz
    SLICE_X8Y61          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDCE (Prop_fdce_C_Q)         0.518    -0.440 r  U_Motion_Detector2/motion_detected_reg/Q
                         net (fo=6, routed)           2.336     1.896    U_play_fsm2/motion_detected2
    SLICE_X5Y65          LUT6 (Prop_lut6_I3_O)        0.124     2.020 r  U_play_fsm2/text_en_over_reg_i_2/O
                         net (fo=2, routed)           0.679     2.699    U_play_fsm2/text_en_over_next
    SLICE_X5Y65          LUT5 (Prop_lut5_I3_O)        0.152     2.851 r  U_play_fsm2/text_en_over_reg_i_1__0/O
                         net (fo=1, routed)           0.506     3.356    U_play_fsm2/text_en_over_reg_i_1__0_n_0
    SLICE_X5Y65          FDCE                                         r  U_play_fsm2/text_en_over_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.501     8.505    U_play_fsm2/clk_100Mhz
    SLICE_X5Y65          FDCE                                         r  U_play_fsm2/text_en_over_reg_reg/C
                         clock pessimism              0.398     8.903    
                         clock uncertainty           -0.215     8.689    
    SLICE_X5Y65          FDCE (Setup_fdce_C_D)       -0.255     8.434    U_play_fsm2/text_en_over_reg_reg
  -------------------------------------------------------------------
                         required time                          8.434    
                         arrival time                          -3.356    
  -------------------------------------------------------------------
                         slack                                  5.078    

Slack (MET) :             5.981ns  (required time - arrival time)
  Source:                 U_Motion_Detector1/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm1/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2 rise@10.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        3.634ns  (logic 0.704ns (19.374%)  route 2.930ns (80.626%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.616    -0.896    U_Motion_Detector1/clk_25Mhz
    SLICE_X4Y65          FDCE                                         r  U_Motion_Detector1/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDCE (Prop_fdce_C_Q)         0.456    -0.440 f  U_Motion_Detector1/motion_detected_reg/Q
                         net (fo=6, routed)           1.495     1.055    U_play_fsm1/motion_detected1
    SLICE_X4Y63          LUT2 (Prop_lut2_I1_O)        0.124     1.179 r  U_play_fsm1/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           1.435     2.614    U_play_fsm1/FSM_sequential_state[1]_i_3_n_0
    SLICE_X4Y63          LUT6 (Prop_lut6_I1_O)        0.124     2.738 r  U_play_fsm1/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.738    U_play_fsm1/FSM_sequential_state[1]_i_1_n_0
    SLICE_X4Y63          FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.502     8.506    U_play_fsm1/clk_100Mhz
    SLICE_X4Y63          FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398     8.904    
                         clock uncertainty           -0.215     8.690    
    SLICE_X4Y63          FDCE (Setup_fdce_C_D)        0.029     8.719    U_play_fsm1/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.719    
                         arrival time                          -2.738    
  -------------------------------------------------------------------
                         slack                                  5.981    

Slack (MET) :             6.225ns  (required time - arrival time)
  Source:                 U_Motion_Detector1/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm1/sel_text_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2 rise@10.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        3.393ns  (logic 0.704ns (20.747%)  route 2.689ns (79.253%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.616    -0.896    U_Motion_Detector1/clk_25Mhz
    SLICE_X4Y65          FDCE                                         r  U_Motion_Detector1/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDCE (Prop_fdce_C_Q)         0.456    -0.440 r  U_Motion_Detector1/motion_detected_reg/Q
                         net (fo=6, routed)           1.874     1.434    U_play_fsm1/motion_detected1
    SLICE_X4Y63          LUT6 (Prop_lut6_I4_O)        0.124     1.558 r  U_play_fsm1/sel_text_reg_i_2/O
                         net (fo=1, routed)           0.815     2.373    U_play_fsm1/text_en_over_next
    SLICE_X5Y62          LUT6 (Prop_lut6_I1_O)        0.124     2.497 r  U_play_fsm1/sel_text_reg_i_1/O
                         net (fo=1, routed)           0.000     2.497    U_play_fsm1/sel_text_reg_i_1_n_0
    SLICE_X5Y62          FDCE                                         r  U_play_fsm1/sel_text_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.503     8.507    U_play_fsm1/clk_100Mhz
    SLICE_X5Y62          FDCE                                         r  U_play_fsm1/sel_text_reg_reg/C
                         clock pessimism              0.398     8.905    
                         clock uncertainty           -0.215     8.691    
    SLICE_X5Y62          FDCE (Setup_fdce_C_D)        0.031     8.722    U_play_fsm1/sel_text_reg_reg
  -------------------------------------------------------------------
                         required time                          8.722    
                         arrival time                          -2.497    
  -------------------------------------------------------------------
                         slack                                  6.225    

Slack (MET) :             6.313ns  (required time - arrival time)
  Source:                 U_Motion_Detector2/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm2/sel_text_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2 rise@10.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        3.411ns  (logic 0.766ns (22.460%)  route 2.645ns (77.540%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.554    -0.958    U_Motion_Detector2/clk_25Mhz
    SLICE_X8Y61          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDCE (Prop_fdce_C_Q)         0.518    -0.440 r  U_Motion_Detector2/motion_detected_reg/Q
                         net (fo=6, routed)           2.336     1.896    U_play_fsm2/motion_detected2
    SLICE_X5Y65          LUT6 (Prop_lut6_I3_O)        0.124     2.020 r  U_play_fsm2/text_en_over_reg_i_2/O
                         net (fo=2, routed)           0.309     2.329    U_play_fsm2/text_en_over_next
    SLICE_X6Y65          LUT6 (Prop_lut6_I4_O)        0.124     2.453 r  U_play_fsm2/sel_text_reg_i_1__0/O
                         net (fo=1, routed)           0.000     2.453    U_play_fsm2/sel_text_reg_i_1__0_n_0
    SLICE_X6Y65          FDCE                                         r  U_play_fsm2/sel_text_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.501     8.505    U_play_fsm2/clk_100Mhz
    SLICE_X6Y65          FDCE                                         r  U_play_fsm2/sel_text_reg_reg/C
                         clock pessimism              0.398     8.903    
                         clock uncertainty           -0.215     8.689    
    SLICE_X6Y65          FDCE (Setup_fdce_C_D)        0.077     8.766    U_play_fsm2/sel_text_reg_reg
  -------------------------------------------------------------------
                         required time                          8.766    
                         arrival time                          -2.453    
  -------------------------------------------------------------------
                         slack                                  6.313    

Slack (MET) :             6.731ns  (required time - arrival time)
  Source:                 U_Motion_Detector1/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm1/text_en_over_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2 rise@10.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        2.886ns  (logic 0.580ns (20.100%)  route 2.306ns (79.900%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.616    -0.896    U_Motion_Detector1/clk_25Mhz
    SLICE_X4Y65          FDCE                                         r  U_Motion_Detector1/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDCE (Prop_fdce_C_Q)         0.456    -0.440 r  U_Motion_Detector1/motion_detected_reg/Q
                         net (fo=6, routed)           2.306     1.866    U_play_fsm1/motion_detected1
    SLICE_X4Y64          LUT6 (Prop_lut6_I2_O)        0.124     1.990 r  U_play_fsm1/text_en_over_reg_i_1/O
                         net (fo=1, routed)           0.000     1.990    U_play_fsm1/text_en_over_reg_i_1_n_0
    SLICE_X4Y64          FDCE                                         r  U_play_fsm1/text_en_over_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.502     8.506    U_play_fsm1/clk_100Mhz
    SLICE_X4Y64          FDCE                                         r  U_play_fsm1/text_en_over_reg_reg/C
                         clock pessimism              0.398     8.904    
                         clock uncertainty           -0.215     8.690    
    SLICE_X4Y64          FDCE (Setup_fdce_C_D)        0.031     8.721    U_play_fsm1/text_en_over_reg_reg
  -------------------------------------------------------------------
                         required time                          8.721    
                         arrival time                          -1.990    
  -------------------------------------------------------------------
                         slack                                  6.731    

Slack (MET) :             7.024ns  (required time - arrival time)
  Source:                 U_Motion_Detector2/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm2/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2 rise@10.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        2.652ns  (logic 0.642ns (24.212%)  route 2.010ns (75.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.554    -0.958    U_Motion_Detector2/clk_25Mhz
    SLICE_X8Y61          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDCE (Prop_fdce_C_Q)         0.518    -0.440 r  U_Motion_Detector2/motion_detected_reg/Q
                         net (fo=6, routed)           2.010     1.570    U_play_fsm2/motion_detected2
    SLICE_X5Y65          LUT6 (Prop_lut6_I1_O)        0.124     1.694 r  U_play_fsm2/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.694    U_play_fsm2/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X5Y65          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.501     8.505    U_play_fsm2/clk_100Mhz
    SLICE_X5Y65          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.398     8.903    
                         clock uncertainty           -0.215     8.689    
    SLICE_X5Y65          FDCE (Setup_fdce_C_D)        0.029     8.718    U_play_fsm2/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.718    
                         arrival time                          -1.694    
  -------------------------------------------------------------------
                         slack                                  7.024    

Slack (MET) :             7.317ns  (required time - arrival time)
  Source:                 U_Motion_Detector1/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm1/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2 rise@10.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 0.580ns (25.243%)  route 1.718ns (74.757%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.616    -0.896    U_Motion_Detector1/clk_25Mhz
    SLICE_X4Y65          FDCE                                         r  U_Motion_Detector1/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDCE (Prop_fdce_C_Q)         0.456    -0.440 r  U_Motion_Detector1/motion_detected_reg/Q
                         net (fo=6, routed)           1.718     1.278    U_play_fsm1/motion_detected1
    SLICE_X5Y63          LUT6 (Prop_lut6_I1_O)        0.124     1.402 r  U_play_fsm1/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.402    U_play_fsm1/FSM_sequential_state[0]_i_1_n_0
    SLICE_X5Y63          FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.502     8.506    U_play_fsm1/clk_100Mhz
    SLICE_X5Y63          FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.398     8.904    
                         clock uncertainty           -0.215     8.690    
    SLICE_X5Y63          FDCE (Setup_fdce_C_D)        0.029     8.719    U_play_fsm1/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.719    
                         arrival time                          -1.402    
  -------------------------------------------------------------------
                         slack                                  7.317    

Slack (MET) :             7.542ns  (required time - arrival time)
  Source:                 U_Motion_Detector2/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm2/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2 rise@10.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        2.135ns  (logic 0.642ns (30.066%)  route 1.493ns (69.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.554    -0.958    U_Motion_Detector2/clk_25Mhz
    SLICE_X8Y61          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDCE (Prop_fdce_C_Q)         0.518    -0.440 f  U_Motion_Detector2/motion_detected_reg/Q
                         net (fo=6, routed)           1.493     1.053    U_play_fsm2/motion_detected2
    SLICE_X5Y64          LUT6 (Prop_lut6_I0_O)        0.124     1.177 r  U_play_fsm2/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.177    U_play_fsm2/FSM_sequential_state[1]_i_1__0_n_0
    SLICE_X5Y64          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.502     8.506    U_play_fsm2/clk_100Mhz
    SLICE_X5Y64          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398     8.904    
                         clock uncertainty           -0.215     8.690    
    SLICE_X5Y64          FDCE (Setup_fdce_C_D)        0.029     8.719    U_play_fsm2/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.719    
                         arrival time                          -1.177    
  -------------------------------------------------------------------
                         slack                                  7.542    

Slack (MET) :             7.544ns  (required time - arrival time)
  Source:                 U_Motion_Detector1/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm1/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2 rise@10.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 0.580ns (27.983%)  route 1.493ns (72.017%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.616    -0.896    U_Motion_Detector1/clk_25Mhz
    SLICE_X4Y65          FDCE                                         r  U_Motion_Detector1/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDCE (Prop_fdce_C_Q)         0.456    -0.440 r  U_Motion_Detector1/motion_detected_reg/Q
                         net (fo=6, routed)           1.493     1.053    U_play_fsm1/motion_detected1
    SLICE_X5Y63          LUT6 (Prop_lut6_I0_O)        0.124     1.177 r  U_play_fsm1/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.177    U_play_fsm1/FSM_sequential_state[2]_i_1_n_0
    SLICE_X5Y63          FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.502     8.506    U_play_fsm1/clk_100Mhz
    SLICE_X5Y63          FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398     8.904    
                         clock uncertainty           -0.215     8.690    
    SLICE_X5Y63          FDCE (Setup_fdce_C_D)        0.031     8.721    U_play_fsm1/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.721    
                         arrival time                          -1.177    
  -------------------------------------------------------------------
                         slack                                  7.544    

Slack (MET) :             7.546ns  (required time - arrival time)
  Source:                 U_Motion_Detector2/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm2/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2 rise@10.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        2.133ns  (logic 0.642ns (30.094%)  route 1.491ns (69.906%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.554    -0.958    U_Motion_Detector2/clk_25Mhz
    SLICE_X8Y61          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDCE (Prop_fdce_C_Q)         0.518    -0.440 r  U_Motion_Detector2/motion_detected_reg/Q
                         net (fo=6, routed)           1.491     1.051    U_play_fsm2/motion_detected2
    SLICE_X5Y64          LUT6 (Prop_lut6_I0_O)        0.124     1.175 r  U_play_fsm2/FSM_sequential_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.175    U_play_fsm2/FSM_sequential_state[2]_i_1__0_n_0
    SLICE_X5Y64          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.502     8.506    U_play_fsm2/clk_100Mhz
    SLICE_X5Y64          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398     8.904    
                         clock uncertainty           -0.215     8.690    
    SLICE_X5Y64          FDCE (Setup_fdce_C_D)        0.031     8.721    U_play_fsm2/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.721    
                         arrival time                          -1.175    
  -------------------------------------------------------------------
                         slack                                  7.546    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 U_Motion_Detector2/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm2/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2 rise@0.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.209ns (24.667%)  route 0.638ns (75.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.562    -0.619    U_Motion_Detector2/clk_25Mhz
    SLICE_X8Y61          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDCE (Prop_fdce_C_Q)         0.164    -0.455 r  U_Motion_Detector2/motion_detected_reg/Q
                         net (fo=6, routed)           0.638     0.183    U_play_fsm2/motion_detected2
    SLICE_X5Y64          LUT6 (Prop_lut6_I0_O)        0.045     0.228 r  U_play_fsm2/FSM_sequential_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.228    U_play_fsm2/FSM_sequential_state[2]_i_1__0_n_0
    SLICE_X5Y64          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.856    -0.833    U_play_fsm2/clk_100Mhz
    SLICE_X5Y64          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.555    -0.278    
                         clock uncertainty            0.215    -0.063    
    SLICE_X5Y64          FDCE (Hold_fdce_C_D)         0.092     0.029    U_play_fsm2/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 U_Motion_Detector2/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm2/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2 rise@0.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.209ns (24.667%)  route 0.638ns (75.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.562    -0.619    U_Motion_Detector2/clk_25Mhz
    SLICE_X8Y61          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDCE (Prop_fdce_C_Q)         0.164    -0.455 f  U_Motion_Detector2/motion_detected_reg/Q
                         net (fo=6, routed)           0.638     0.183    U_play_fsm2/motion_detected2
    SLICE_X5Y64          LUT6 (Prop_lut6_I0_O)        0.045     0.228 r  U_play_fsm2/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.228    U_play_fsm2/FSM_sequential_state[1]_i_1__0_n_0
    SLICE_X5Y64          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.856    -0.833    U_play_fsm2/clk_100Mhz
    SLICE_X5Y64          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.555    -0.278    
                         clock uncertainty            0.215    -0.063    
    SLICE_X5Y64          FDCE (Hold_fdce_C_D)         0.091     0.028    U_play_fsm2/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.028    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 U_Motion_Detector1/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm1/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2 rise@0.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.186ns (21.485%)  route 0.680ns (78.515%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.587    -0.594    U_Motion_Detector1/clk_25Mhz
    SLICE_X4Y65          FDCE                                         r  U_Motion_Detector1/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  U_Motion_Detector1/motion_detected_reg/Q
                         net (fo=6, routed)           0.680     0.226    U_play_fsm1/motion_detected1
    SLICE_X5Y63          LUT6 (Prop_lut6_I0_O)        0.045     0.271 r  U_play_fsm1/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.271    U_play_fsm1/FSM_sequential_state[2]_i_1_n_0
    SLICE_X5Y63          FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.856    -0.833    U_play_fsm1/clk_100Mhz
    SLICE_X5Y63          FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.555    -0.278    
                         clock uncertainty            0.215    -0.063    
    SLICE_X5Y63          FDCE (Hold_fdce_C_D)         0.092     0.029    U_play_fsm1/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.271    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 U_Motion_Detector1/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm1/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2 rise@0.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.950ns  (logic 0.186ns (19.585%)  route 0.764ns (80.415%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.587    -0.594    U_Motion_Detector1/clk_25Mhz
    SLICE_X4Y65          FDCE                                         r  U_Motion_Detector1/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  U_Motion_Detector1/motion_detected_reg/Q
                         net (fo=6, routed)           0.764     0.310    U_play_fsm1/motion_detected1
    SLICE_X5Y63          LUT6 (Prop_lut6_I1_O)        0.045     0.355 r  U_play_fsm1/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.355    U_play_fsm1/FSM_sequential_state[0]_i_1_n_0
    SLICE_X5Y63          FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.856    -0.833    U_play_fsm1/clk_100Mhz
    SLICE_X5Y63          FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.555    -0.278    
                         clock uncertainty            0.215    -0.063    
    SLICE_X5Y63          FDCE (Hold_fdce_C_D)         0.091     0.028    U_play_fsm1/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.028    
                         arrival time                           0.355    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 U_Motion_Detector2/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm2/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2 rise@0.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.057ns  (logic 0.209ns (19.782%)  route 0.848ns (80.218%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.562    -0.619    U_Motion_Detector2/clk_25Mhz
    SLICE_X8Y61          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDCE (Prop_fdce_C_Q)         0.164    -0.455 r  U_Motion_Detector2/motion_detected_reg/Q
                         net (fo=6, routed)           0.848     0.392    U_play_fsm2/motion_detected2
    SLICE_X5Y65          LUT6 (Prop_lut6_I1_O)        0.045     0.437 r  U_play_fsm2/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.437    U_play_fsm2/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X5Y65          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.855    -0.834    U_play_fsm2/clk_100Mhz
    SLICE_X5Y65          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.555    -0.279    
                         clock uncertainty            0.215    -0.064    
    SLICE_X5Y65          FDCE (Hold_fdce_C_D)         0.091     0.027    U_play_fsm2/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.027    
                         arrival time                           0.437    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 U_Motion_Detector2/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm2/text_en_over_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2 rise@0.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.101ns  (logic 0.207ns (18.803%)  route 0.894ns (81.197%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.562    -0.619    U_Motion_Detector2/clk_25Mhz
    SLICE_X8Y61          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDCE (Prop_fdce_C_Q)         0.164    -0.455 r  U_Motion_Detector2/motion_detected_reg/Q
                         net (fo=6, routed)           0.714     0.259    U_play_fsm2/motion_detected2
    SLICE_X5Y65          LUT5 (Prop_lut5_I0_O)        0.043     0.302 r  U_play_fsm2/text_en_over_reg_i_1__0/O
                         net (fo=1, routed)           0.180     0.482    U_play_fsm2/text_en_over_reg_i_1__0_n_0
    SLICE_X5Y65          FDCE                                         r  U_play_fsm2/text_en_over_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.855    -0.834    U_play_fsm2/clk_100Mhz
    SLICE_X5Y65          FDCE                                         r  U_play_fsm2/text_en_over_reg_reg/C
                         clock pessimism              0.555    -0.279    
                         clock uncertainty            0.215    -0.064    
    SLICE_X5Y65          FDCE (Hold_fdce_C_D)         0.008    -0.056    U_play_fsm2/text_en_over_reg_reg
  -------------------------------------------------------------------
                         required time                          0.056    
                         arrival time                           0.482    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 U_Motion_Detector1/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm1/text_en_over_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2 rise@0.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.168ns  (logic 0.186ns (15.931%)  route 0.982ns (84.069%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.587    -0.594    U_Motion_Detector1/clk_25Mhz
    SLICE_X4Y65          FDCE                                         r  U_Motion_Detector1/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  U_Motion_Detector1/motion_detected_reg/Q
                         net (fo=6, routed)           0.982     0.528    U_play_fsm1/motion_detected1
    SLICE_X4Y64          LUT6 (Prop_lut6_I2_O)        0.045     0.573 r  U_play_fsm1/text_en_over_reg_i_1/O
                         net (fo=1, routed)           0.000     0.573    U_play_fsm1/text_en_over_reg_i_1_n_0
    SLICE_X4Y64          FDCE                                         r  U_play_fsm1/text_en_over_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.856    -0.833    U_play_fsm1/clk_100Mhz
    SLICE_X4Y64          FDCE                                         r  U_play_fsm1/text_en_over_reg_reg/C
                         clock pessimism              0.555    -0.278    
                         clock uncertainty            0.215    -0.063    
    SLICE_X4Y64          FDCE (Hold_fdce_C_D)         0.092     0.029    U_play_fsm1/text_en_over_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.573    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.662ns  (arrival time - required time)
  Source:                 U_Motion_Detector2/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm2/sel_text_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2 rise@0.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.338ns  (logic 0.254ns (18.991%)  route 1.084ns (81.009%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.562    -0.619    U_Motion_Detector2/clk_25Mhz
    SLICE_X8Y61          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDCE (Prop_fdce_C_Q)         0.164    -0.455 r  U_Motion_Detector2/motion_detected_reg/Q
                         net (fo=6, routed)           0.972     0.516    U_play_fsm2/motion_detected2
    SLICE_X5Y65          LUT6 (Prop_lut6_I3_O)        0.045     0.561 r  U_play_fsm2/text_en_over_reg_i_2/O
                         net (fo=2, routed)           0.112     0.673    U_play_fsm2/text_en_over_next
    SLICE_X6Y65          LUT6 (Prop_lut6_I4_O)        0.045     0.718 r  U_play_fsm2/sel_text_reg_i_1__0/O
                         net (fo=1, routed)           0.000     0.718    U_play_fsm2/sel_text_reg_i_1__0_n_0
    SLICE_X6Y65          FDCE                                         r  U_play_fsm2/sel_text_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.855    -0.834    U_play_fsm2/clk_100Mhz
    SLICE_X6Y65          FDCE                                         r  U_play_fsm2/sel_text_reg_reg/C
                         clock pessimism              0.555    -0.279    
                         clock uncertainty            0.215    -0.064    
    SLICE_X6Y65          FDCE (Hold_fdce_C_D)         0.120     0.056    U_play_fsm2/sel_text_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.718    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 U_Motion_Detector1/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm1/sel_text_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2 rise@0.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.337ns  (logic 0.231ns (17.275%)  route 1.106ns (82.725%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.587    -0.594    U_Motion_Detector1/clk_25Mhz
    SLICE_X4Y65          FDCE                                         r  U_Motion_Detector1/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  U_Motion_Detector1/motion_detected_reg/Q
                         net (fo=6, routed)           0.809     0.356    U_play_fsm1/motion_detected1
    SLICE_X4Y63          LUT6 (Prop_lut6_I4_O)        0.045     0.401 r  U_play_fsm1/sel_text_reg_i_2/O
                         net (fo=1, routed)           0.297     0.698    U_play_fsm1/text_en_over_next
    SLICE_X5Y62          LUT6 (Prop_lut6_I1_O)        0.045     0.743 r  U_play_fsm1/sel_text_reg_i_1/O
                         net (fo=1, routed)           0.000     0.743    U_play_fsm1/sel_text_reg_i_1_n_0
    SLICE_X5Y62          FDCE                                         r  U_play_fsm1/sel_text_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.858    -0.832    U_play_fsm1/clk_100Mhz
    SLICE_X5Y62          FDCE                                         r  U_play_fsm1/sel_text_reg_reg/C
                         clock pessimism              0.555    -0.277    
                         clock uncertainty            0.215    -0.062    
    SLICE_X5Y62          FDCE (Hold_fdce_C_D)         0.092     0.030    U_play_fsm1/sel_text_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.030    
                         arrival time                           0.743    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.882ns  (arrival time - required time)
  Source:                 U_Motion_Detector1/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm1/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2 rise@0.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.504ns  (logic 0.231ns (15.361%)  route 1.273ns (84.639%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.587    -0.594    U_Motion_Detector1/clk_25Mhz
    SLICE_X4Y65          FDCE                                         r  U_Motion_Detector1/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDCE (Prop_fdce_C_Q)         0.141    -0.453 f  U_Motion_Detector1/motion_detected_reg/Q
                         net (fo=6, routed)           0.682     0.228    U_play_fsm1/motion_detected1
    SLICE_X4Y63          LUT2 (Prop_lut2_I1_O)        0.045     0.273 r  U_play_fsm1/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.591     0.865    U_play_fsm1/FSM_sequential_state[1]_i_3_n_0
    SLICE_X4Y63          LUT6 (Prop_lut6_I1_O)        0.045     0.910 r  U_play_fsm1/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.910    U_play_fsm1/FSM_sequential_state[1]_i_1_n_0
    SLICE_X4Y63          FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.856    -0.833    U_play_fsm1/clk_100Mhz
    SLICE_X4Y63          FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.555    -0.278    
                         clock uncertainty            0.215    -0.063    
    SLICE_X4Y63          FDCE (Hold_fdce_C_D)         0.091     0.028    U_play_fsm1/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.028    
                         arrival time                           0.910    
  -------------------------------------------------------------------
                         slack                                  0.882    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100Mhz_clk_wiz_2_1
  To Clock:  clk_100Mhz_clk_wiz_2

Setup :            0  Failing Endpoints,  Worst Slack        4.418ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.418ns  (required time - arrival time)
  Source:                 U_buzzer_PWM/note_index_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_buzzer_PWM/PWM_en_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2 rise@10.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        5.073ns  (logic 1.468ns (28.935%)  route 3.605ns (71.065%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.626    -0.886    U_buzzer_PWM/clk_100Mhz
    SLICE_X0Y56          FDCE                                         r  U_buzzer_PWM/note_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.456    -0.430 r  U_buzzer_PWM/note_index_reg[1]/Q
                         net (fo=31, routed)          1.362     0.932    U_buzzer_PWM/note_index_reg_n_0_[1]
    SLICE_X5Y58          LUT6 (Prop_lut6_I4_O)        0.124     1.056 r  U_buzzer_PWM/i__carry__0_i_3/O
                         net (fo=1, routed)           0.529     1.584    U_buzzer_PWM/i__carry__0_i_3_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.091 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.091    U_buzzer_PWM/play_state1_inferred__0/i__carry__0_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.205 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.205    U_buzzer_PWM/play_state1_inferred__0/i__carry__1_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.319 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__2/CO[3]
                         net (fo=36, routed)          1.317     3.637    U_buzzer_PWM/play_state1
    SLICE_X0Y57          LUT3 (Prop_lut3_I2_O)        0.153     3.790 r  U_buzzer_PWM/note_index[4]_i_1/O
                         net (fo=6, routed)           0.398     4.187    U_buzzer_PWM/note_index[4]_i_1_n_0
    SLICE_X0Y57          FDCE                                         r  U_buzzer_PWM/PWM_en_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.508     8.512    U_buzzer_PWM/clk_100Mhz
    SLICE_X0Y57          FDCE                                         r  U_buzzer_PWM/PWM_en_reg/C
                         clock pessimism              0.576     9.088    
                         clock uncertainty           -0.074     9.014    
    SLICE_X0Y57          FDCE (Setup_fdce_C_CE)      -0.408     8.606    U_buzzer_PWM/PWM_en_reg
  -------------------------------------------------------------------
                         required time                          8.606    
                         arrival time                          -4.187    
  -------------------------------------------------------------------
                         slack                                  4.418    

Slack (MET) :             4.493ns  (required time - arrival time)
  Source:                 U_buzzer_PWM/note_index_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_buzzer_PWM/note_index_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2 rise@10.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        5.025ns  (logic 1.468ns (29.214%)  route 3.557ns (70.786%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.626    -0.886    U_buzzer_PWM/clk_100Mhz
    SLICE_X0Y56          FDCE                                         r  U_buzzer_PWM/note_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.456    -0.430 r  U_buzzer_PWM/note_index_reg[1]/Q
                         net (fo=31, routed)          1.362     0.932    U_buzzer_PWM/note_index_reg_n_0_[1]
    SLICE_X5Y58          LUT6 (Prop_lut6_I4_O)        0.124     1.056 r  U_buzzer_PWM/i__carry__0_i_3/O
                         net (fo=1, routed)           0.529     1.584    U_buzzer_PWM/i__carry__0_i_3_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.091 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.091    U_buzzer_PWM/play_state1_inferred__0/i__carry__0_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.205 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.205    U_buzzer_PWM/play_state1_inferred__0/i__carry__1_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.319 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__2/CO[3]
                         net (fo=36, routed)          1.317     3.637    U_buzzer_PWM/play_state1
    SLICE_X0Y57          LUT3 (Prop_lut3_I2_O)        0.153     3.790 r  U_buzzer_PWM/note_index[4]_i_1/O
                         net (fo=6, routed)           0.349     4.139    U_buzzer_PWM/note_index[4]_i_1_n_0
    SLICE_X0Y56          FDCE                                         r  U_buzzer_PWM/note_index_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.509     8.513    U_buzzer_PWM/clk_100Mhz
    SLICE_X0Y56          FDCE                                         r  U_buzzer_PWM/note_index_reg[0]/C
                         clock pessimism              0.601     9.114    
                         clock uncertainty           -0.074     9.040    
    SLICE_X0Y56          FDCE (Setup_fdce_C_CE)      -0.408     8.632    U_buzzer_PWM/note_index_reg[0]
  -------------------------------------------------------------------
                         required time                          8.632    
                         arrival time                          -4.139    
  -------------------------------------------------------------------
                         slack                                  4.493    

Slack (MET) :             4.493ns  (required time - arrival time)
  Source:                 U_buzzer_PWM/note_index_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_buzzer_PWM/note_index_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2 rise@10.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        5.025ns  (logic 1.468ns (29.214%)  route 3.557ns (70.786%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.626    -0.886    U_buzzer_PWM/clk_100Mhz
    SLICE_X0Y56          FDCE                                         r  U_buzzer_PWM/note_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.456    -0.430 r  U_buzzer_PWM/note_index_reg[1]/Q
                         net (fo=31, routed)          1.362     0.932    U_buzzer_PWM/note_index_reg_n_0_[1]
    SLICE_X5Y58          LUT6 (Prop_lut6_I4_O)        0.124     1.056 r  U_buzzer_PWM/i__carry__0_i_3/O
                         net (fo=1, routed)           0.529     1.584    U_buzzer_PWM/i__carry__0_i_3_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.091 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.091    U_buzzer_PWM/play_state1_inferred__0/i__carry__0_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.205 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.205    U_buzzer_PWM/play_state1_inferred__0/i__carry__1_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.319 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__2/CO[3]
                         net (fo=36, routed)          1.317     3.637    U_buzzer_PWM/play_state1
    SLICE_X0Y57          LUT3 (Prop_lut3_I2_O)        0.153     3.790 r  U_buzzer_PWM/note_index[4]_i_1/O
                         net (fo=6, routed)           0.349     4.139    U_buzzer_PWM/note_index[4]_i_1_n_0
    SLICE_X0Y56          FDCE                                         r  U_buzzer_PWM/note_index_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.509     8.513    U_buzzer_PWM/clk_100Mhz
    SLICE_X0Y56          FDCE                                         r  U_buzzer_PWM/note_index_reg[1]/C
                         clock pessimism              0.601     9.114    
                         clock uncertainty           -0.074     9.040    
    SLICE_X0Y56          FDCE (Setup_fdce_C_CE)      -0.408     8.632    U_buzzer_PWM/note_index_reg[1]
  -------------------------------------------------------------------
                         required time                          8.632    
                         arrival time                          -4.139    
  -------------------------------------------------------------------
                         slack                                  4.493    

Slack (MET) :             4.493ns  (required time - arrival time)
  Source:                 U_buzzer_PWM/note_index_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_buzzer_PWM/note_index_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2 rise@10.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        5.025ns  (logic 1.468ns (29.214%)  route 3.557ns (70.786%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.626    -0.886    U_buzzer_PWM/clk_100Mhz
    SLICE_X0Y56          FDCE                                         r  U_buzzer_PWM/note_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.456    -0.430 r  U_buzzer_PWM/note_index_reg[1]/Q
                         net (fo=31, routed)          1.362     0.932    U_buzzer_PWM/note_index_reg_n_0_[1]
    SLICE_X5Y58          LUT6 (Prop_lut6_I4_O)        0.124     1.056 r  U_buzzer_PWM/i__carry__0_i_3/O
                         net (fo=1, routed)           0.529     1.584    U_buzzer_PWM/i__carry__0_i_3_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.091 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.091    U_buzzer_PWM/play_state1_inferred__0/i__carry__0_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.205 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.205    U_buzzer_PWM/play_state1_inferred__0/i__carry__1_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.319 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__2/CO[3]
                         net (fo=36, routed)          1.317     3.637    U_buzzer_PWM/play_state1
    SLICE_X0Y57          LUT3 (Prop_lut3_I2_O)        0.153     3.790 r  U_buzzer_PWM/note_index[4]_i_1/O
                         net (fo=6, routed)           0.349     4.139    U_buzzer_PWM/note_index[4]_i_1_n_0
    SLICE_X0Y56          FDCE                                         r  U_buzzer_PWM/note_index_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.509     8.513    U_buzzer_PWM/clk_100Mhz
    SLICE_X0Y56          FDCE                                         r  U_buzzer_PWM/note_index_reg[2]/C
                         clock pessimism              0.601     9.114    
                         clock uncertainty           -0.074     9.040    
    SLICE_X0Y56          FDCE (Setup_fdce_C_CE)      -0.408     8.632    U_buzzer_PWM/note_index_reg[2]
  -------------------------------------------------------------------
                         required time                          8.632    
                         arrival time                          -4.139    
  -------------------------------------------------------------------
                         slack                                  4.493    

Slack (MET) :             4.493ns  (required time - arrival time)
  Source:                 U_buzzer_PWM/note_index_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_buzzer_PWM/note_index_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2 rise@10.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        5.025ns  (logic 1.468ns (29.214%)  route 3.557ns (70.786%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.626    -0.886    U_buzzer_PWM/clk_100Mhz
    SLICE_X0Y56          FDCE                                         r  U_buzzer_PWM/note_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.456    -0.430 r  U_buzzer_PWM/note_index_reg[1]/Q
                         net (fo=31, routed)          1.362     0.932    U_buzzer_PWM/note_index_reg_n_0_[1]
    SLICE_X5Y58          LUT6 (Prop_lut6_I4_O)        0.124     1.056 r  U_buzzer_PWM/i__carry__0_i_3/O
                         net (fo=1, routed)           0.529     1.584    U_buzzer_PWM/i__carry__0_i_3_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.091 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.091    U_buzzer_PWM/play_state1_inferred__0/i__carry__0_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.205 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.205    U_buzzer_PWM/play_state1_inferred__0/i__carry__1_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.319 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__2/CO[3]
                         net (fo=36, routed)          1.317     3.637    U_buzzer_PWM/play_state1
    SLICE_X0Y57          LUT3 (Prop_lut3_I2_O)        0.153     3.790 r  U_buzzer_PWM/note_index[4]_i_1/O
                         net (fo=6, routed)           0.349     4.139    U_buzzer_PWM/note_index[4]_i_1_n_0
    SLICE_X0Y56          FDCE                                         r  U_buzzer_PWM/note_index_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.509     8.513    U_buzzer_PWM/clk_100Mhz
    SLICE_X0Y56          FDCE                                         r  U_buzzer_PWM/note_index_reg[3]/C
                         clock pessimism              0.601     9.114    
                         clock uncertainty           -0.074     9.040    
    SLICE_X0Y56          FDCE (Setup_fdce_C_CE)      -0.408     8.632    U_buzzer_PWM/note_index_reg[3]
  -------------------------------------------------------------------
                         required time                          8.632    
                         arrival time                          -4.139    
  -------------------------------------------------------------------
                         slack                                  4.493    

Slack (MET) :             4.493ns  (required time - arrival time)
  Source:                 U_buzzer_PWM/note_index_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_buzzer_PWM/note_index_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2 rise@10.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        5.025ns  (logic 1.468ns (29.214%)  route 3.557ns (70.786%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.626    -0.886    U_buzzer_PWM/clk_100Mhz
    SLICE_X0Y56          FDCE                                         r  U_buzzer_PWM/note_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.456    -0.430 r  U_buzzer_PWM/note_index_reg[1]/Q
                         net (fo=31, routed)          1.362     0.932    U_buzzer_PWM/note_index_reg_n_0_[1]
    SLICE_X5Y58          LUT6 (Prop_lut6_I4_O)        0.124     1.056 r  U_buzzer_PWM/i__carry__0_i_3/O
                         net (fo=1, routed)           0.529     1.584    U_buzzer_PWM/i__carry__0_i_3_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.091 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.091    U_buzzer_PWM/play_state1_inferred__0/i__carry__0_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.205 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.205    U_buzzer_PWM/play_state1_inferred__0/i__carry__1_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.319 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__2/CO[3]
                         net (fo=36, routed)          1.317     3.637    U_buzzer_PWM/play_state1
    SLICE_X0Y57          LUT3 (Prop_lut3_I2_O)        0.153     3.790 r  U_buzzer_PWM/note_index[4]_i_1/O
                         net (fo=6, routed)           0.349     4.139    U_buzzer_PWM/note_index[4]_i_1_n_0
    SLICE_X0Y56          FDCE                                         r  U_buzzer_PWM/note_index_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.509     8.513    U_buzzer_PWM/clk_100Mhz
    SLICE_X0Y56          FDCE                                         r  U_buzzer_PWM/note_index_reg[4]/C
                         clock pessimism              0.601     9.114    
                         clock uncertainty           -0.074     9.040    
    SLICE_X0Y56          FDCE (Setup_fdce_C_CE)      -0.408     8.632    U_buzzer_PWM/note_index_reg[4]
  -------------------------------------------------------------------
                         required time                          8.632    
                         arrival time                          -4.139    
  -------------------------------------------------------------------
                         slack                                  4.493    

Slack (MET) :             4.520ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_play_fsm2/text_en_over_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2 rise@10.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        5.104ns  (logic 1.104ns (21.632%)  route 4.000ns (78.368%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.626    -0.886    U_btn_debounce2/clk_100Mhz
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.456    -0.430 r  U_btn_debounce2/shift_reg_reg[5]/Q
                         net (fo=2, routed)           0.950     0.520    U_btn_debounce2/p_0_in[6]
    SLICE_X6Y53          LUT4 (Prop_lut4_I1_O)        0.124     0.644 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.464     1.108    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I1_O)        0.124     1.232 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=34, routed)          1.105     2.337    U_play_fsm2/score_reg_reg[1]_0
    SLICE_X7Y65          LUT5 (Prop_lut5_I0_O)        0.124     2.461 r  U_play_fsm2/FSM_sequential_state[2]_i_8/O
                         net (fo=2, routed)           0.296     2.757    U_play_fsm2/FSM_sequential_state[2]_i_8_n_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I0_O)        0.124     2.881 r  U_play_fsm2/text_en_over_reg_i_2/O
                         net (fo=2, routed)           0.679     3.560    U_play_fsm2/text_en_over_next
    SLICE_X5Y65          LUT5 (Prop_lut5_I3_O)        0.152     3.712 r  U_play_fsm2/text_en_over_reg_i_1__0/O
                         net (fo=1, routed)           0.506     4.218    U_play_fsm2/text_en_over_reg_i_1__0_n_0
    SLICE_X5Y65          FDCE                                         r  U_play_fsm2/text_en_over_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.501     8.505    U_play_fsm2/clk_100Mhz
    SLICE_X5Y65          FDCE                                         r  U_play_fsm2/text_en_over_reg_reg/C
                         clock pessimism              0.562     9.067    
                         clock uncertainty           -0.074     8.993    
    SLICE_X5Y65          FDCE (Setup_fdce_C_D)       -0.255     8.738    U_play_fsm2/text_en_over_reg_reg
  -------------------------------------------------------------------
                         required time                          8.738    
                         arrival time                          -4.218    
  -------------------------------------------------------------------
                         slack                                  4.520    

Slack (MET) :             4.675ns  (required time - arrival time)
  Source:                 U_buzzer_PWM/note_index_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_buzzer_PWM/half_cnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2 rise@10.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        5.021ns  (logic 1.439ns (28.659%)  route 3.582ns (71.341%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.626    -0.886    U_buzzer_PWM/clk_100Mhz
    SLICE_X0Y56          FDCE                                         r  U_buzzer_PWM/note_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.456    -0.430 r  U_buzzer_PWM/note_index_reg[1]/Q
                         net (fo=31, routed)          1.362     0.932    U_buzzer_PWM/note_index_reg_n_0_[1]
    SLICE_X5Y58          LUT6 (Prop_lut6_I4_O)        0.124     1.056 r  U_buzzer_PWM/i__carry__0_i_3/O
                         net (fo=1, routed)           0.529     1.584    U_buzzer_PWM/i__carry__0_i_3_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.091 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.091    U_buzzer_PWM/play_state1_inferred__0/i__carry__0_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.205 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.205    U_buzzer_PWM/play_state1_inferred__0/i__carry__1_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.319 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__2/CO[3]
                         net (fo=36, routed)          0.852     3.171    U_buzzer_PWM/play_state1
    SLICE_X0Y57          LUT5 (Prop_lut5_I4_O)        0.124     3.295 r  U_buzzer_PWM/freq_cnt[0]_i_1/O
                         net (fo=7, routed)           0.840     4.135    U_buzzer_PWM/freq_cnt[0]_i_1_n_0
    SLICE_X3Y52          FDRE                                         r  U_buzzer_PWM/half_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.510     8.514    U_buzzer_PWM/clk_100Mhz
    SLICE_X3Y52          FDRE                                         r  U_buzzer_PWM/half_cnt_reg[10]/C
                         clock pessimism              0.576     9.090    
                         clock uncertainty           -0.074     9.016    
    SLICE_X3Y52          FDRE (Setup_fdre_C_CE)      -0.205     8.811    U_buzzer_PWM/half_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          8.811    
                         arrival time                          -4.135    
  -------------------------------------------------------------------
                         slack                                  4.675    

Slack (MET) :             4.675ns  (required time - arrival time)
  Source:                 U_buzzer_PWM/note_index_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_buzzer_PWM/half_cnt_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2 rise@10.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        5.021ns  (logic 1.439ns (28.659%)  route 3.582ns (71.341%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.626    -0.886    U_buzzer_PWM/clk_100Mhz
    SLICE_X0Y56          FDCE                                         r  U_buzzer_PWM/note_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.456    -0.430 r  U_buzzer_PWM/note_index_reg[1]/Q
                         net (fo=31, routed)          1.362     0.932    U_buzzer_PWM/note_index_reg_n_0_[1]
    SLICE_X5Y58          LUT6 (Prop_lut6_I4_O)        0.124     1.056 r  U_buzzer_PWM/i__carry__0_i_3/O
                         net (fo=1, routed)           0.529     1.584    U_buzzer_PWM/i__carry__0_i_3_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.091 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.091    U_buzzer_PWM/play_state1_inferred__0/i__carry__0_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.205 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.205    U_buzzer_PWM/play_state1_inferred__0/i__carry__1_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.319 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__2/CO[3]
                         net (fo=36, routed)          0.852     3.171    U_buzzer_PWM/play_state1
    SLICE_X0Y57          LUT5 (Prop_lut5_I4_O)        0.124     3.295 r  U_buzzer_PWM/freq_cnt[0]_i_1/O
                         net (fo=7, routed)           0.840     4.135    U_buzzer_PWM/freq_cnt[0]_i_1_n_0
    SLICE_X3Y52          FDRE                                         r  U_buzzer_PWM/half_cnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.510     8.514    U_buzzer_PWM/clk_100Mhz
    SLICE_X3Y52          FDRE                                         r  U_buzzer_PWM/half_cnt_reg[15]/C
                         clock pessimism              0.576     9.090    
                         clock uncertainty           -0.074     9.016    
    SLICE_X3Y52          FDRE (Setup_fdre_C_CE)      -0.205     8.811    U_buzzer_PWM/half_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          8.811    
                         arrival time                          -4.135    
  -------------------------------------------------------------------
                         slack                                  4.675    

Slack (MET) :             4.675ns  (required time - arrival time)
  Source:                 U_buzzer_PWM/note_index_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_buzzer_PWM/half_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2 rise@10.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        5.021ns  (logic 1.439ns (28.659%)  route 3.582ns (71.341%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.626    -0.886    U_buzzer_PWM/clk_100Mhz
    SLICE_X0Y56          FDCE                                         r  U_buzzer_PWM/note_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.456    -0.430 r  U_buzzer_PWM/note_index_reg[1]/Q
                         net (fo=31, routed)          1.362     0.932    U_buzzer_PWM/note_index_reg_n_0_[1]
    SLICE_X5Y58          LUT6 (Prop_lut6_I4_O)        0.124     1.056 r  U_buzzer_PWM/i__carry__0_i_3/O
                         net (fo=1, routed)           0.529     1.584    U_buzzer_PWM/i__carry__0_i_3_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.091 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.091    U_buzzer_PWM/play_state1_inferred__0/i__carry__0_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.205 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.205    U_buzzer_PWM/play_state1_inferred__0/i__carry__1_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.319 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__2/CO[3]
                         net (fo=36, routed)          0.852     3.171    U_buzzer_PWM/play_state1
    SLICE_X0Y57          LUT5 (Prop_lut5_I4_O)        0.124     3.295 r  U_buzzer_PWM/freq_cnt[0]_i_1/O
                         net (fo=7, routed)           0.840     4.135    U_buzzer_PWM/freq_cnt[0]_i_1_n_0
    SLICE_X3Y52          FDRE                                         r  U_buzzer_PWM/half_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.510     8.514    U_buzzer_PWM/clk_100Mhz
    SLICE_X3Y52          FDRE                                         r  U_buzzer_PWM/half_cnt_reg[6]/C
                         clock pessimism              0.576     9.090    
                         clock uncertainty           -0.074     9.016    
    SLICE_X3Y52          FDRE (Setup_fdre_C_CE)      -0.205     8.811    U_buzzer_PWM/half_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          8.811    
                         arrival time                          -4.135    
  -------------------------------------------------------------------
                         slack                                  4.675    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/r_I2C_clk_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2 rise@0.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.058%)  route 0.087ns (31.942%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.591    -0.590    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X4Y94          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.449 f  U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[1]/Q
                         net (fo=13, routed)          0.087    -0.362    U_OV7670_Master/U_SCCB_controlUnit/scl_state[1]
    SLICE_X5Y94          LUT6 (Prop_lut6_I4_O)        0.045    -0.317 r  U_OV7670_Master/U_SCCB_controlUnit/r_I2C_clk_en_i_1/O
                         net (fo=1, routed)           0.000    -0.317    U_OV7670_Master/U_SCCB_controlUnit/r_I2C_clk_en_i_1_n_0
    SLICE_X5Y94          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_I2C_clk_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.861    -0.828    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X5Y94          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_I2C_clk_en_reg/C
                         clock pessimism              0.251    -0.577    
                         clock uncertainty            0.074    -0.503    
    SLICE_X5Y94          FDRE (Hold_fdre_C_D)         0.092    -0.411    U_OV7670_Master/U_SCCB_controlUnit/r_I2C_clk_en_reg
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 U_btn_debounce1/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_debounce1/shift_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2 rise@0.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.084%)  route 0.125ns (46.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.591    -0.590    U_btn_debounce1/clk_100Mhz
    SLICE_X0Y89          FDCE                                         r  U_btn_debounce1/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  U_btn_debounce1/shift_reg_reg[0]/Q
                         net (fo=2, routed)           0.125    -0.325    U_btn_debounce1/p_0_in[1]
    SLICE_X1Y90          FDCE                                         r  U_btn_debounce1/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.862    -0.827    U_btn_debounce1/clk_100Mhz
    SLICE_X1Y90          FDCE                                         r  U_btn_debounce1/shift_reg_reg[1]/C
                         clock pessimism              0.254    -0.573    
                         clock uncertainty            0.074    -0.499    
    SLICE_X1Y90          FDCE (Hold_fdce_C_D)         0.070    -0.429    U_btn_debounce1/shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/bitCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/bitCount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2 rise@0.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.458%)  route 0.143ns (43.542%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.564    -0.617    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X9Y93          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/bitCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  U_OV7670_Master/U_SCCB_controlUnit/bitCount_reg[0]/Q
                         net (fo=9, routed)           0.143    -0.333    U_OV7670_Master/U_SCCB_controlUnit/bitCount[0]
    SLICE_X8Y93          LUT6 (Prop_lut6_I4_O)        0.045    -0.288 r  U_OV7670_Master/U_SCCB_controlUnit/bitCount[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    U_OV7670_Master/U_SCCB_controlUnit/bitCount[1]_i_1_n_0
    SLICE_X8Y93          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/bitCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.833    -0.856    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X8Y93          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/bitCount_reg[1]/C
                         clock pessimism              0.252    -0.604    
                         clock uncertainty            0.074    -0.530    
    SLICE_X8Y93          FDRE (Hold_fdre_C_D)         0.120    -0.410    U_OV7670_Master/U_SCCB_controlUnit/bitCount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 U_btn_debounce2/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_debounce2/shift_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2 rise@0.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.708%)  route 0.125ns (43.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.593    -0.588    U_btn_debounce2/clk_100Mhz
    SLICE_X2Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDCE (Prop_fdce_C_Q)         0.164    -0.424 r  U_btn_debounce2/shift_reg_reg[3]/Q
                         net (fo=2, routed)           0.125    -0.299    U_btn_debounce2/p_0_in[4]
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.863    -0.826    U_btn_debounce2/clk_100Mhz
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[4]/C
                         clock pessimism              0.251    -0.575    
                         clock uncertainty            0.074    -0.501    
    SLICE_X3Y53          FDCE (Hold_fdce_C_D)         0.070    -0.431    U_btn_debounce2/shift_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2 rise@0.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.277%)  route 0.106ns (33.723%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.563    -0.618    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X8Y90          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[4]/Q
                         net (fo=5, routed)           0.106    -0.348    U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[4]
    SLICE_X9Y90          LUT6 (Prop_lut6_I4_O)        0.045    -0.303 r  U_OV7670_Master/U_SCCB_controlUnit/r_addr[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.303    U_OV7670_Master/U_SCCB_controlUnit/r_addr[5]_i_1_n_0
    SLICE_X9Y90          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.832    -0.857    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X9Y90          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[5]/C
                         clock pessimism              0.252    -0.605    
                         clock uncertainty            0.074    -0.531    
    SLICE_X9Y90          FDRE (Hold_fdre_C_D)         0.092    -0.439    U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_I2C_clk_gen/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_I2C_clk_gen/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2 rise@0.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.548%)  route 0.161ns (46.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.593    -0.588    U_OV7670_Master/U_I2C_clk_gen/CLK
    SLICE_X3Y93          FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[4]/Q
                         net (fo=8, routed)           0.161    -0.286    U_OV7670_Master/U_I2C_clk_gen/counter[4]
    SLICE_X2Y94          LUT6 (Prop_lut6_I4_O)        0.045    -0.241 r  U_OV7670_Master/U_I2C_clk_gen/counter[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.241    U_OV7670_Master/U_I2C_clk_gen/counter_0[8]
    SLICE_X2Y94          FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.863    -0.826    U_OV7670_Master/U_I2C_clk_gen/CLK
    SLICE_X2Y94          FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[8]/C
                         clock pessimism              0.254    -0.572    
                         clock uncertainty            0.074    -0.498    
    SLICE_X2Y94          FDRE (Hold_fdre_C_D)         0.121    -0.377    U_OV7670_Master/U_I2C_clk_gen/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_I2C_clk_gen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_I2C_clk_gen/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2 rise@0.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.156%)  route 0.083ns (26.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.593    -0.588    U_OV7670_Master/U_I2C_clk_gen/CLK
    SLICE_X3Y93          FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.128    -0.460 r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[2]/Q
                         net (fo=6, routed)           0.083    -0.377    U_OV7670_Master/U_I2C_clk_gen/counter[2]
    SLICE_X3Y93          LUT6 (Prop_lut6_I1_O)        0.099    -0.278 r  U_OV7670_Master/U_I2C_clk_gen/counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    U_OV7670_Master/U_I2C_clk_gen/counter_0[4]
    SLICE_X3Y93          FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.863    -0.826    U_OV7670_Master/U_I2C_clk_gen/CLK
    SLICE_X3Y93          FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[4]/C
                         clock pessimism              0.238    -0.588    
                         clock uncertainty            0.074    -0.514    
    SLICE_X3Y93          FDRE (Hold_fdre_C_D)         0.092    -0.422    U_OV7670_Master/U_I2C_clk_gen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/dataBit_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/dataBit_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2 rise@0.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.057%)  route 0.117ns (35.943%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.564    -0.617    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X8Y94          FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/dataBit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDSE (Prop_fdse_C_Q)         0.164    -0.453 r  U_OV7670_Master/U_SCCB_controlUnit/dataBit_reg[1]/Q
                         net (fo=10, routed)          0.117    -0.336    U_OV7670_Master/U_SCCB_controlUnit/dataBit_reg_n_0_[1]
    SLICE_X9Y94          LUT5 (Prop_lut5_I2_O)        0.045    -0.291 r  U_OV7670_Master/U_SCCB_controlUnit/dataBit[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    U_OV7670_Master/U_SCCB_controlUnit/dataBit[3]_i_1_n_0
    SLICE_X9Y94          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/dataBit_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.833    -0.856    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X9Y94          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/dataBit_reg[3]/C
                         clock pessimism              0.252    -0.604    
                         clock uncertainty            0.074    -0.530    
    SLICE_X9Y94          FDRE (Hold_fdre_C_D)         0.091    -0.439    U_OV7670_Master/U_SCCB_controlUnit/dataBit_reg[3]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2 rise@0.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.209ns (64.004%)  route 0.118ns (35.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.591    -0.590    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X6Y93          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[5]/Q
                         net (fo=8, routed)           0.118    -0.309    U_OV7670_Master/U_SCCB_controlUnit/sda_state[5]
    SLICE_X7Y93          LUT6 (Prop_lut6_I4_O)        0.045    -0.264 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_2/O
                         net (fo=1, routed)           0.000    -0.264    U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_2_n_0
    SLICE_X7Y93          FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.861    -0.828    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X7Y93          FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg/C
                         clock pessimism              0.251    -0.577    
                         clock uncertainty            0.074    -0.503    
    SLICE_X7Y93          FDSE (Hold_fdse_C_D)         0.091    -0.412    U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 U_play_fsm1/text_en_over_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_play_fsm1/text_en_over_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2 rise@0.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.663%)  route 0.131ns (41.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.587    -0.594    U_play_fsm1/clk_100Mhz
    SLICE_X4Y64          FDCE                                         r  U_play_fsm1/text_en_over_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  U_play_fsm1/text_en_over_reg_reg/Q
                         net (fo=2, routed)           0.131    -0.322    U_play_fsm1/text_en_over1
    SLICE_X4Y64          LUT6 (Prop_lut6_I5_O)        0.045    -0.277 r  U_play_fsm1/text_en_over_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.277    U_play_fsm1/text_en_over_reg_i_1_n_0
    SLICE_X4Y64          FDCE                                         r  U_play_fsm1/text_en_over_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.856    -0.833    U_play_fsm1/clk_100Mhz
    SLICE_X4Y64          FDCE                                         r  U_play_fsm1/text_en_over_reg_reg/C
                         clock pessimism              0.239    -0.594    
                         clock uncertainty            0.074    -0.520    
    SLICE_X4Y64          FDCE (Hold_fdce_C_D)         0.092    -0.428    U_play_fsm1/text_en_over_reg_reg
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.151    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25Mhz_clk_wiz_2_1
  To Clock:  clk_100Mhz_clk_wiz_2

Setup :            0  Failing Endpoints,  Worst Slack        5.081ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.081ns  (required time - arrival time)
  Source:                 U_Motion_Detector2/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm2/text_en_over_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2 rise@10.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        4.314ns  (logic 0.794ns (18.405%)  route 3.520ns (81.595%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.554    -0.958    U_Motion_Detector2/clk_25Mhz
    SLICE_X8Y61          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDCE (Prop_fdce_C_Q)         0.518    -0.440 r  U_Motion_Detector2/motion_detected_reg/Q
                         net (fo=6, routed)           2.336     1.896    U_play_fsm2/motion_detected2
    SLICE_X5Y65          LUT6 (Prop_lut6_I3_O)        0.124     2.020 r  U_play_fsm2/text_en_over_reg_i_2/O
                         net (fo=2, routed)           0.679     2.699    U_play_fsm2/text_en_over_next
    SLICE_X5Y65          LUT5 (Prop_lut5_I3_O)        0.152     2.851 r  U_play_fsm2/text_en_over_reg_i_1__0/O
                         net (fo=1, routed)           0.506     3.356    U_play_fsm2/text_en_over_reg_i_1__0_n_0
    SLICE_X5Y65          FDCE                                         r  U_play_fsm2/text_en_over_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.501     8.505    U_play_fsm2/clk_100Mhz
    SLICE_X5Y65          FDCE                                         r  U_play_fsm2/text_en_over_reg_reg/C
                         clock pessimism              0.398     8.903    
                         clock uncertainty           -0.211     8.692    
    SLICE_X5Y65          FDCE (Setup_fdce_C_D)       -0.255     8.437    U_play_fsm2/text_en_over_reg_reg
  -------------------------------------------------------------------
                         required time                          8.437    
                         arrival time                          -3.356    
  -------------------------------------------------------------------
                         slack                                  5.081    

Slack (MET) :             5.985ns  (required time - arrival time)
  Source:                 U_Motion_Detector1/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm1/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2 rise@10.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        3.634ns  (logic 0.704ns (19.374%)  route 2.930ns (80.626%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.616    -0.896    U_Motion_Detector1/clk_25Mhz
    SLICE_X4Y65          FDCE                                         r  U_Motion_Detector1/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDCE (Prop_fdce_C_Q)         0.456    -0.440 f  U_Motion_Detector1/motion_detected_reg/Q
                         net (fo=6, routed)           1.495     1.055    U_play_fsm1/motion_detected1
    SLICE_X4Y63          LUT2 (Prop_lut2_I1_O)        0.124     1.179 r  U_play_fsm1/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           1.435     2.614    U_play_fsm1/FSM_sequential_state[1]_i_3_n_0
    SLICE_X4Y63          LUT6 (Prop_lut6_I1_O)        0.124     2.738 r  U_play_fsm1/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.738    U_play_fsm1/FSM_sequential_state[1]_i_1_n_0
    SLICE_X4Y63          FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.502     8.506    U_play_fsm1/clk_100Mhz
    SLICE_X4Y63          FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398     8.904    
                         clock uncertainty           -0.211     8.693    
    SLICE_X4Y63          FDCE (Setup_fdce_C_D)        0.029     8.722    U_play_fsm1/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.722    
                         arrival time                          -2.738    
  -------------------------------------------------------------------
                         slack                                  5.985    

Slack (MET) :             6.228ns  (required time - arrival time)
  Source:                 U_Motion_Detector1/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm1/sel_text_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2 rise@10.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        3.393ns  (logic 0.704ns (20.747%)  route 2.689ns (79.253%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.616    -0.896    U_Motion_Detector1/clk_25Mhz
    SLICE_X4Y65          FDCE                                         r  U_Motion_Detector1/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDCE (Prop_fdce_C_Q)         0.456    -0.440 r  U_Motion_Detector1/motion_detected_reg/Q
                         net (fo=6, routed)           1.874     1.434    U_play_fsm1/motion_detected1
    SLICE_X4Y63          LUT6 (Prop_lut6_I4_O)        0.124     1.558 r  U_play_fsm1/sel_text_reg_i_2/O
                         net (fo=1, routed)           0.815     2.373    U_play_fsm1/text_en_over_next
    SLICE_X5Y62          LUT6 (Prop_lut6_I1_O)        0.124     2.497 r  U_play_fsm1/sel_text_reg_i_1/O
                         net (fo=1, routed)           0.000     2.497    U_play_fsm1/sel_text_reg_i_1_n_0
    SLICE_X5Y62          FDCE                                         r  U_play_fsm1/sel_text_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.503     8.507    U_play_fsm1/clk_100Mhz
    SLICE_X5Y62          FDCE                                         r  U_play_fsm1/sel_text_reg_reg/C
                         clock pessimism              0.398     8.905    
                         clock uncertainty           -0.211     8.694    
    SLICE_X5Y62          FDCE (Setup_fdce_C_D)        0.031     8.725    U_play_fsm1/sel_text_reg_reg
  -------------------------------------------------------------------
                         required time                          8.725    
                         arrival time                          -2.497    
  -------------------------------------------------------------------
                         slack                                  6.228    

Slack (MET) :             6.317ns  (required time - arrival time)
  Source:                 U_Motion_Detector2/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm2/sel_text_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2 rise@10.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        3.411ns  (logic 0.766ns (22.460%)  route 2.645ns (77.540%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.554    -0.958    U_Motion_Detector2/clk_25Mhz
    SLICE_X8Y61          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDCE (Prop_fdce_C_Q)         0.518    -0.440 r  U_Motion_Detector2/motion_detected_reg/Q
                         net (fo=6, routed)           2.336     1.896    U_play_fsm2/motion_detected2
    SLICE_X5Y65          LUT6 (Prop_lut6_I3_O)        0.124     2.020 r  U_play_fsm2/text_en_over_reg_i_2/O
                         net (fo=2, routed)           0.309     2.329    U_play_fsm2/text_en_over_next
    SLICE_X6Y65          LUT6 (Prop_lut6_I4_O)        0.124     2.453 r  U_play_fsm2/sel_text_reg_i_1__0/O
                         net (fo=1, routed)           0.000     2.453    U_play_fsm2/sel_text_reg_i_1__0_n_0
    SLICE_X6Y65          FDCE                                         r  U_play_fsm2/sel_text_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.501     8.505    U_play_fsm2/clk_100Mhz
    SLICE_X6Y65          FDCE                                         r  U_play_fsm2/sel_text_reg_reg/C
                         clock pessimism              0.398     8.903    
                         clock uncertainty           -0.211     8.692    
    SLICE_X6Y65          FDCE (Setup_fdce_C_D)        0.077     8.769    U_play_fsm2/sel_text_reg_reg
  -------------------------------------------------------------------
                         required time                          8.769    
                         arrival time                          -2.453    
  -------------------------------------------------------------------
                         slack                                  6.317    

Slack (MET) :             6.735ns  (required time - arrival time)
  Source:                 U_Motion_Detector1/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm1/text_en_over_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2 rise@10.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        2.886ns  (logic 0.580ns (20.100%)  route 2.306ns (79.900%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.616    -0.896    U_Motion_Detector1/clk_25Mhz
    SLICE_X4Y65          FDCE                                         r  U_Motion_Detector1/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDCE (Prop_fdce_C_Q)         0.456    -0.440 r  U_Motion_Detector1/motion_detected_reg/Q
                         net (fo=6, routed)           2.306     1.866    U_play_fsm1/motion_detected1
    SLICE_X4Y64          LUT6 (Prop_lut6_I2_O)        0.124     1.990 r  U_play_fsm1/text_en_over_reg_i_1/O
                         net (fo=1, routed)           0.000     1.990    U_play_fsm1/text_en_over_reg_i_1_n_0
    SLICE_X4Y64          FDCE                                         r  U_play_fsm1/text_en_over_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.502     8.506    U_play_fsm1/clk_100Mhz
    SLICE_X4Y64          FDCE                                         r  U_play_fsm1/text_en_over_reg_reg/C
                         clock pessimism              0.398     8.904    
                         clock uncertainty           -0.211     8.693    
    SLICE_X4Y64          FDCE (Setup_fdce_C_D)        0.031     8.724    U_play_fsm1/text_en_over_reg_reg
  -------------------------------------------------------------------
                         required time                          8.724    
                         arrival time                          -1.990    
  -------------------------------------------------------------------
                         slack                                  6.735    

Slack (MET) :             7.028ns  (required time - arrival time)
  Source:                 U_Motion_Detector2/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm2/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2 rise@10.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        2.652ns  (logic 0.642ns (24.212%)  route 2.010ns (75.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.554    -0.958    U_Motion_Detector2/clk_25Mhz
    SLICE_X8Y61          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDCE (Prop_fdce_C_Q)         0.518    -0.440 r  U_Motion_Detector2/motion_detected_reg/Q
                         net (fo=6, routed)           2.010     1.570    U_play_fsm2/motion_detected2
    SLICE_X5Y65          LUT6 (Prop_lut6_I1_O)        0.124     1.694 r  U_play_fsm2/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.694    U_play_fsm2/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X5Y65          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.501     8.505    U_play_fsm2/clk_100Mhz
    SLICE_X5Y65          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.398     8.903    
                         clock uncertainty           -0.211     8.692    
    SLICE_X5Y65          FDCE (Setup_fdce_C_D)        0.029     8.721    U_play_fsm2/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.721    
                         arrival time                          -1.694    
  -------------------------------------------------------------------
                         slack                                  7.028    

Slack (MET) :             7.321ns  (required time - arrival time)
  Source:                 U_Motion_Detector1/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm1/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2 rise@10.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 0.580ns (25.243%)  route 1.718ns (74.757%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.616    -0.896    U_Motion_Detector1/clk_25Mhz
    SLICE_X4Y65          FDCE                                         r  U_Motion_Detector1/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDCE (Prop_fdce_C_Q)         0.456    -0.440 r  U_Motion_Detector1/motion_detected_reg/Q
                         net (fo=6, routed)           1.718     1.278    U_play_fsm1/motion_detected1
    SLICE_X5Y63          LUT6 (Prop_lut6_I1_O)        0.124     1.402 r  U_play_fsm1/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.402    U_play_fsm1/FSM_sequential_state[0]_i_1_n_0
    SLICE_X5Y63          FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.502     8.506    U_play_fsm1/clk_100Mhz
    SLICE_X5Y63          FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.398     8.904    
                         clock uncertainty           -0.211     8.693    
    SLICE_X5Y63          FDCE (Setup_fdce_C_D)        0.029     8.722    U_play_fsm1/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.722    
                         arrival time                          -1.402    
  -------------------------------------------------------------------
                         slack                                  7.321    

Slack (MET) :             7.545ns  (required time - arrival time)
  Source:                 U_Motion_Detector2/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm2/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2 rise@10.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        2.135ns  (logic 0.642ns (30.066%)  route 1.493ns (69.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.554    -0.958    U_Motion_Detector2/clk_25Mhz
    SLICE_X8Y61          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDCE (Prop_fdce_C_Q)         0.518    -0.440 f  U_Motion_Detector2/motion_detected_reg/Q
                         net (fo=6, routed)           1.493     1.053    U_play_fsm2/motion_detected2
    SLICE_X5Y64          LUT6 (Prop_lut6_I0_O)        0.124     1.177 r  U_play_fsm2/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.177    U_play_fsm2/FSM_sequential_state[1]_i_1__0_n_0
    SLICE_X5Y64          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.502     8.506    U_play_fsm2/clk_100Mhz
    SLICE_X5Y64          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398     8.904    
                         clock uncertainty           -0.211     8.693    
    SLICE_X5Y64          FDCE (Setup_fdce_C_D)        0.029     8.722    U_play_fsm2/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.722    
                         arrival time                          -1.177    
  -------------------------------------------------------------------
                         slack                                  7.545    

Slack (MET) :             7.548ns  (required time - arrival time)
  Source:                 U_Motion_Detector1/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm1/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2 rise@10.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 0.580ns (27.983%)  route 1.493ns (72.017%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.616    -0.896    U_Motion_Detector1/clk_25Mhz
    SLICE_X4Y65          FDCE                                         r  U_Motion_Detector1/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDCE (Prop_fdce_C_Q)         0.456    -0.440 r  U_Motion_Detector1/motion_detected_reg/Q
                         net (fo=6, routed)           1.493     1.053    U_play_fsm1/motion_detected1
    SLICE_X5Y63          LUT6 (Prop_lut6_I0_O)        0.124     1.177 r  U_play_fsm1/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.177    U_play_fsm1/FSM_sequential_state[2]_i_1_n_0
    SLICE_X5Y63          FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.502     8.506    U_play_fsm1/clk_100Mhz
    SLICE_X5Y63          FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398     8.904    
                         clock uncertainty           -0.211     8.693    
    SLICE_X5Y63          FDCE (Setup_fdce_C_D)        0.031     8.724    U_play_fsm1/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.724    
                         arrival time                          -1.177    
  -------------------------------------------------------------------
                         slack                                  7.548    

Slack (MET) :             7.549ns  (required time - arrival time)
  Source:                 U_Motion_Detector2/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm2/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2 rise@10.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        2.133ns  (logic 0.642ns (30.094%)  route 1.491ns (69.906%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.554    -0.958    U_Motion_Detector2/clk_25Mhz
    SLICE_X8Y61          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDCE (Prop_fdce_C_Q)         0.518    -0.440 r  U_Motion_Detector2/motion_detected_reg/Q
                         net (fo=6, routed)           1.491     1.051    U_play_fsm2/motion_detected2
    SLICE_X5Y64          LUT6 (Prop_lut6_I0_O)        0.124     1.175 r  U_play_fsm2/FSM_sequential_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.175    U_play_fsm2/FSM_sequential_state[2]_i_1__0_n_0
    SLICE_X5Y64          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.502     8.506    U_play_fsm2/clk_100Mhz
    SLICE_X5Y64          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398     8.904    
                         clock uncertainty           -0.211     8.693    
    SLICE_X5Y64          FDCE (Setup_fdce_C_D)        0.031     8.724    U_play_fsm2/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.724    
                         arrival time                          -1.175    
  -------------------------------------------------------------------
                         slack                                  7.549    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 U_Motion_Detector2/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm2/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2 rise@0.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.209ns (24.667%)  route 0.638ns (75.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.562    -0.619    U_Motion_Detector2/clk_25Mhz
    SLICE_X8Y61          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDCE (Prop_fdce_C_Q)         0.164    -0.455 r  U_Motion_Detector2/motion_detected_reg/Q
                         net (fo=6, routed)           0.638     0.183    U_play_fsm2/motion_detected2
    SLICE_X5Y64          LUT6 (Prop_lut6_I0_O)        0.045     0.228 r  U_play_fsm2/FSM_sequential_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.228    U_play_fsm2/FSM_sequential_state[2]_i_1__0_n_0
    SLICE_X5Y64          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.856    -0.833    U_play_fsm2/clk_100Mhz
    SLICE_X5Y64          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.555    -0.278    
                         clock uncertainty            0.211    -0.067    
    SLICE_X5Y64          FDCE (Hold_fdce_C_D)         0.092     0.025    U_play_fsm2/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 U_Motion_Detector2/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm2/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2 rise@0.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.209ns (24.667%)  route 0.638ns (75.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.562    -0.619    U_Motion_Detector2/clk_25Mhz
    SLICE_X8Y61          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDCE (Prop_fdce_C_Q)         0.164    -0.455 f  U_Motion_Detector2/motion_detected_reg/Q
                         net (fo=6, routed)           0.638     0.183    U_play_fsm2/motion_detected2
    SLICE_X5Y64          LUT6 (Prop_lut6_I0_O)        0.045     0.228 r  U_play_fsm2/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.228    U_play_fsm2/FSM_sequential_state[1]_i_1__0_n_0
    SLICE_X5Y64          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.856    -0.833    U_play_fsm2/clk_100Mhz
    SLICE_X5Y64          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.555    -0.278    
                         clock uncertainty            0.211    -0.067    
    SLICE_X5Y64          FDCE (Hold_fdce_C_D)         0.091     0.024    U_play_fsm2/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.024    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 U_Motion_Detector1/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm1/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2 rise@0.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.186ns (21.485%)  route 0.680ns (78.515%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.587    -0.594    U_Motion_Detector1/clk_25Mhz
    SLICE_X4Y65          FDCE                                         r  U_Motion_Detector1/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  U_Motion_Detector1/motion_detected_reg/Q
                         net (fo=6, routed)           0.680     0.226    U_play_fsm1/motion_detected1
    SLICE_X5Y63          LUT6 (Prop_lut6_I0_O)        0.045     0.271 r  U_play_fsm1/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.271    U_play_fsm1/FSM_sequential_state[2]_i_1_n_0
    SLICE_X5Y63          FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.856    -0.833    U_play_fsm1/clk_100Mhz
    SLICE_X5Y63          FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.555    -0.278    
                         clock uncertainty            0.211    -0.067    
    SLICE_X5Y63          FDCE (Hold_fdce_C_D)         0.092     0.025    U_play_fsm1/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           0.271    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 U_Motion_Detector1/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm1/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2 rise@0.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.950ns  (logic 0.186ns (19.585%)  route 0.764ns (80.415%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.587    -0.594    U_Motion_Detector1/clk_25Mhz
    SLICE_X4Y65          FDCE                                         r  U_Motion_Detector1/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  U_Motion_Detector1/motion_detected_reg/Q
                         net (fo=6, routed)           0.764     0.310    U_play_fsm1/motion_detected1
    SLICE_X5Y63          LUT6 (Prop_lut6_I1_O)        0.045     0.355 r  U_play_fsm1/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.355    U_play_fsm1/FSM_sequential_state[0]_i_1_n_0
    SLICE_X5Y63          FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.856    -0.833    U_play_fsm1/clk_100Mhz
    SLICE_X5Y63          FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.555    -0.278    
                         clock uncertainty            0.211    -0.067    
    SLICE_X5Y63          FDCE (Hold_fdce_C_D)         0.091     0.024    U_play_fsm1/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.024    
                         arrival time                           0.355    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 U_Motion_Detector2/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm2/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2 rise@0.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        1.057ns  (logic 0.209ns (19.782%)  route 0.848ns (80.218%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.562    -0.619    U_Motion_Detector2/clk_25Mhz
    SLICE_X8Y61          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDCE (Prop_fdce_C_Q)         0.164    -0.455 r  U_Motion_Detector2/motion_detected_reg/Q
                         net (fo=6, routed)           0.848     0.392    U_play_fsm2/motion_detected2
    SLICE_X5Y65          LUT6 (Prop_lut6_I1_O)        0.045     0.437 r  U_play_fsm2/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.437    U_play_fsm2/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X5Y65          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.855    -0.834    U_play_fsm2/clk_100Mhz
    SLICE_X5Y65          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.555    -0.279    
                         clock uncertainty            0.211    -0.068    
    SLICE_X5Y65          FDCE (Hold_fdce_C_D)         0.091     0.023    U_play_fsm2/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.023    
                         arrival time                           0.437    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 U_Motion_Detector2/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm2/text_en_over_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2 rise@0.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        1.101ns  (logic 0.207ns (18.803%)  route 0.894ns (81.197%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.562    -0.619    U_Motion_Detector2/clk_25Mhz
    SLICE_X8Y61          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDCE (Prop_fdce_C_Q)         0.164    -0.455 r  U_Motion_Detector2/motion_detected_reg/Q
                         net (fo=6, routed)           0.714     0.259    U_play_fsm2/motion_detected2
    SLICE_X5Y65          LUT5 (Prop_lut5_I0_O)        0.043     0.302 r  U_play_fsm2/text_en_over_reg_i_1__0/O
                         net (fo=1, routed)           0.180     0.482    U_play_fsm2/text_en_over_reg_i_1__0_n_0
    SLICE_X5Y65          FDCE                                         r  U_play_fsm2/text_en_over_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.855    -0.834    U_play_fsm2/clk_100Mhz
    SLICE_X5Y65          FDCE                                         r  U_play_fsm2/text_en_over_reg_reg/C
                         clock pessimism              0.555    -0.279    
                         clock uncertainty            0.211    -0.068    
    SLICE_X5Y65          FDCE (Hold_fdce_C_D)         0.008    -0.060    U_play_fsm2/text_en_over_reg_reg
  -------------------------------------------------------------------
                         required time                          0.060    
                         arrival time                           0.482    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 U_Motion_Detector1/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm1/text_en_over_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2 rise@0.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        1.168ns  (logic 0.186ns (15.931%)  route 0.982ns (84.069%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.587    -0.594    U_Motion_Detector1/clk_25Mhz
    SLICE_X4Y65          FDCE                                         r  U_Motion_Detector1/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  U_Motion_Detector1/motion_detected_reg/Q
                         net (fo=6, routed)           0.982     0.528    U_play_fsm1/motion_detected1
    SLICE_X4Y64          LUT6 (Prop_lut6_I2_O)        0.045     0.573 r  U_play_fsm1/text_en_over_reg_i_1/O
                         net (fo=1, routed)           0.000     0.573    U_play_fsm1/text_en_over_reg_i_1_n_0
    SLICE_X4Y64          FDCE                                         r  U_play_fsm1/text_en_over_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.856    -0.833    U_play_fsm1/clk_100Mhz
    SLICE_X4Y64          FDCE                                         r  U_play_fsm1/text_en_over_reg_reg/C
                         clock pessimism              0.555    -0.278    
                         clock uncertainty            0.211    -0.067    
    SLICE_X4Y64          FDCE (Hold_fdce_C_D)         0.092     0.025    U_play_fsm1/text_en_over_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           0.573    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 U_Motion_Detector2/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm2/sel_text_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2 rise@0.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        1.338ns  (logic 0.254ns (18.991%)  route 1.084ns (81.009%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.562    -0.619    U_Motion_Detector2/clk_25Mhz
    SLICE_X8Y61          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDCE (Prop_fdce_C_Q)         0.164    -0.455 r  U_Motion_Detector2/motion_detected_reg/Q
                         net (fo=6, routed)           0.972     0.516    U_play_fsm2/motion_detected2
    SLICE_X5Y65          LUT6 (Prop_lut6_I3_O)        0.045     0.561 r  U_play_fsm2/text_en_over_reg_i_2/O
                         net (fo=2, routed)           0.112     0.673    U_play_fsm2/text_en_over_next
    SLICE_X6Y65          LUT6 (Prop_lut6_I4_O)        0.045     0.718 r  U_play_fsm2/sel_text_reg_i_1__0/O
                         net (fo=1, routed)           0.000     0.718    U_play_fsm2/sel_text_reg_i_1__0_n_0
    SLICE_X6Y65          FDCE                                         r  U_play_fsm2/sel_text_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.855    -0.834    U_play_fsm2/clk_100Mhz
    SLICE_X6Y65          FDCE                                         r  U_play_fsm2/sel_text_reg_reg/C
                         clock pessimism              0.555    -0.279    
                         clock uncertainty            0.211    -0.068    
    SLICE_X6Y65          FDCE (Hold_fdce_C_D)         0.120     0.052    U_play_fsm2/sel_text_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.052    
                         arrival time                           0.718    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 U_Motion_Detector1/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm1/sel_text_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2 rise@0.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        1.337ns  (logic 0.231ns (17.275%)  route 1.106ns (82.725%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.587    -0.594    U_Motion_Detector1/clk_25Mhz
    SLICE_X4Y65          FDCE                                         r  U_Motion_Detector1/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  U_Motion_Detector1/motion_detected_reg/Q
                         net (fo=6, routed)           0.809     0.356    U_play_fsm1/motion_detected1
    SLICE_X4Y63          LUT6 (Prop_lut6_I4_O)        0.045     0.401 r  U_play_fsm1/sel_text_reg_i_2/O
                         net (fo=1, routed)           0.297     0.698    U_play_fsm1/text_en_over_next
    SLICE_X5Y62          LUT6 (Prop_lut6_I1_O)        0.045     0.743 r  U_play_fsm1/sel_text_reg_i_1/O
                         net (fo=1, routed)           0.000     0.743    U_play_fsm1/sel_text_reg_i_1_n_0
    SLICE_X5Y62          FDCE                                         r  U_play_fsm1/sel_text_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.858    -0.832    U_play_fsm1/clk_100Mhz
    SLICE_X5Y62          FDCE                                         r  U_play_fsm1/sel_text_reg_reg/C
                         clock pessimism              0.555    -0.277    
                         clock uncertainty            0.211    -0.066    
    SLICE_X5Y62          FDCE (Hold_fdce_C_D)         0.092     0.026    U_play_fsm1/sel_text_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           0.743    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 U_Motion_Detector1/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm1/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2 rise@0.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        1.504ns  (logic 0.231ns (15.361%)  route 1.273ns (84.639%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.587    -0.594    U_Motion_Detector1/clk_25Mhz
    SLICE_X4Y65          FDCE                                         r  U_Motion_Detector1/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDCE (Prop_fdce_C_Q)         0.141    -0.453 f  U_Motion_Detector1/motion_detected_reg/Q
                         net (fo=6, routed)           0.682     0.228    U_play_fsm1/motion_detected1
    SLICE_X4Y63          LUT2 (Prop_lut2_I1_O)        0.045     0.273 r  U_play_fsm1/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.591     0.865    U_play_fsm1/FSM_sequential_state[1]_i_3_n_0
    SLICE_X4Y63          LUT6 (Prop_lut6_I1_O)        0.045     0.910 r  U_play_fsm1/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.910    U_play_fsm1/FSM_sequential_state[1]_i_1_n_0
    SLICE_X4Y63          FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.856    -0.833    U_play_fsm1/clk_100Mhz
    SLICE_X4Y63          FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.555    -0.278    
                         clock uncertainty            0.211    -0.067    
    SLICE_X4Y63          FDCE (Hold_fdce_C_D)         0.091     0.024    U_play_fsm1/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.024    
                         arrival time                           0.910    
  -------------------------------------------------------------------
                         slack                                  0.885    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100Mhz_clk_wiz_2
  To Clock:  clk_25Mhz_clk_wiz_2

Setup :            0  Failing Endpoints,  Worst Slack        4.539ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.293ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.539ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25Mhz_clk_wiz_2 rise@40.000ns - clk_100Mhz_clk_wiz_2 rise@30.000ns)
  Data Path Delay:        4.611ns  (logic 0.854ns (18.521%)  route 3.757ns (81.479%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 29.114 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.626    29.114    U_btn_debounce2/clk_100Mhz
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.456    29.570 r  U_btn_debounce2/shift_reg_reg[5]/Q
                         net (fo=2, routed)           0.950    30.520    U_btn_debounce2/p_0_in[6]
    SLICE_X6Y53          LUT4 (Prop_lut4_I1_O)        0.124    30.644 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.464    31.108    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I1_O)        0.124    31.232 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=34, routed)          1.446    32.678    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[17]
    SLICE_X8Y61          LUT3 (Prop_lut3_I1_O)        0.150    32.828 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[17]_i_1/O
                         net (fo=18, routed)          0.897    33.725    U_Motion_Detector2/E[0]
    SLICE_X5Y59          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.505    38.509    U_Motion_Detector2/clk_25Mhz
    SLICE_X5Y59          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[2]/C
                         clock pessimism              0.398    38.907    
                         clock uncertainty           -0.215    38.693    
    SLICE_X5Y59          FDCE (Setup_fdce_C_CE)      -0.429    38.264    U_Motion_Detector2/motion_pixel_count_reg[2]
  -------------------------------------------------------------------
                         required time                         38.264    
                         arrival time                         -33.725    
  -------------------------------------------------------------------
                         slack                                  4.539    

Slack (MET) :             4.539ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25Mhz_clk_wiz_2 rise@40.000ns - clk_100Mhz_clk_wiz_2 rise@30.000ns)
  Data Path Delay:        4.611ns  (logic 0.854ns (18.521%)  route 3.757ns (81.479%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 29.114 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.626    29.114    U_btn_debounce2/clk_100Mhz
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.456    29.570 r  U_btn_debounce2/shift_reg_reg[5]/Q
                         net (fo=2, routed)           0.950    30.520    U_btn_debounce2/p_0_in[6]
    SLICE_X6Y53          LUT4 (Prop_lut4_I1_O)        0.124    30.644 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.464    31.108    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I1_O)        0.124    31.232 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=34, routed)          1.446    32.678    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[17]
    SLICE_X8Y61          LUT3 (Prop_lut3_I1_O)        0.150    32.828 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[17]_i_1/O
                         net (fo=18, routed)          0.897    33.725    U_Motion_Detector2/E[0]
    SLICE_X5Y59          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.505    38.509    U_Motion_Detector2/clk_25Mhz
    SLICE_X5Y59          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[3]/C
                         clock pessimism              0.398    38.907    
                         clock uncertainty           -0.215    38.693    
    SLICE_X5Y59          FDCE (Setup_fdce_C_CE)      -0.429    38.264    U_Motion_Detector2/motion_pixel_count_reg[3]
  -------------------------------------------------------------------
                         required time                         38.264    
                         arrival time                         -33.725    
  -------------------------------------------------------------------
                         slack                                  4.539    

Slack (MET) :             4.539ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25Mhz_clk_wiz_2 rise@40.000ns - clk_100Mhz_clk_wiz_2 rise@30.000ns)
  Data Path Delay:        4.611ns  (logic 0.854ns (18.521%)  route 3.757ns (81.479%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 29.114 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.626    29.114    U_btn_debounce2/clk_100Mhz
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.456    29.570 r  U_btn_debounce2/shift_reg_reg[5]/Q
                         net (fo=2, routed)           0.950    30.520    U_btn_debounce2/p_0_in[6]
    SLICE_X6Y53          LUT4 (Prop_lut4_I1_O)        0.124    30.644 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.464    31.108    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I1_O)        0.124    31.232 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=34, routed)          1.446    32.678    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[17]
    SLICE_X8Y61          LUT3 (Prop_lut3_I1_O)        0.150    32.828 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[17]_i_1/O
                         net (fo=18, routed)          0.897    33.725    U_Motion_Detector2/E[0]
    SLICE_X5Y59          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.505    38.509    U_Motion_Detector2/clk_25Mhz
    SLICE_X5Y59          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[4]/C
                         clock pessimism              0.398    38.907    
                         clock uncertainty           -0.215    38.693    
    SLICE_X5Y59          FDCE (Setup_fdce_C_CE)      -0.429    38.264    U_Motion_Detector2/motion_pixel_count_reg[4]
  -------------------------------------------------------------------
                         required time                         38.264    
                         arrival time                         -33.725    
  -------------------------------------------------------------------
                         slack                                  4.539    

Slack (MET) :             4.539ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25Mhz_clk_wiz_2 rise@40.000ns - clk_100Mhz_clk_wiz_2 rise@30.000ns)
  Data Path Delay:        4.611ns  (logic 0.854ns (18.521%)  route 3.757ns (81.479%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 29.114 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.626    29.114    U_btn_debounce2/clk_100Mhz
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.456    29.570 r  U_btn_debounce2/shift_reg_reg[5]/Q
                         net (fo=2, routed)           0.950    30.520    U_btn_debounce2/p_0_in[6]
    SLICE_X6Y53          LUT4 (Prop_lut4_I1_O)        0.124    30.644 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.464    31.108    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I1_O)        0.124    31.232 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=34, routed)          1.446    32.678    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[17]
    SLICE_X8Y61          LUT3 (Prop_lut3_I1_O)        0.150    32.828 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[17]_i_1/O
                         net (fo=18, routed)          0.897    33.725    U_Motion_Detector2/E[0]
    SLICE_X5Y59          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.505    38.509    U_Motion_Detector2/clk_25Mhz
    SLICE_X5Y59          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[5]/C
                         clock pessimism              0.398    38.907    
                         clock uncertainty           -0.215    38.693    
    SLICE_X5Y59          FDCE (Setup_fdce_C_CE)      -0.429    38.264    U_Motion_Detector2/motion_pixel_count_reg[5]
  -------------------------------------------------------------------
                         required time                         38.264    
                         arrival time                         -33.725    
  -------------------------------------------------------------------
                         slack                                  4.539    

Slack (MET) :             4.539ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25Mhz_clk_wiz_2 rise@40.000ns - clk_100Mhz_clk_wiz_2 rise@30.000ns)
  Data Path Delay:        4.611ns  (logic 0.854ns (18.521%)  route 3.757ns (81.479%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 29.114 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.626    29.114    U_btn_debounce2/clk_100Mhz
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.456    29.570 r  U_btn_debounce2/shift_reg_reg[5]/Q
                         net (fo=2, routed)           0.950    30.520    U_btn_debounce2/p_0_in[6]
    SLICE_X6Y53          LUT4 (Prop_lut4_I1_O)        0.124    30.644 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.464    31.108    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I1_O)        0.124    31.232 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=34, routed)          1.446    32.678    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[17]
    SLICE_X8Y61          LUT3 (Prop_lut3_I1_O)        0.150    32.828 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[17]_i_1/O
                         net (fo=18, routed)          0.897    33.725    U_Motion_Detector2/E[0]
    SLICE_X5Y59          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.505    38.509    U_Motion_Detector2/clk_25Mhz
    SLICE_X5Y59          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[6]/C
                         clock pessimism              0.398    38.907    
                         clock uncertainty           -0.215    38.693    
    SLICE_X5Y59          FDCE (Setup_fdce_C_CE)      -0.429    38.264    U_Motion_Detector2/motion_pixel_count_reg[6]
  -------------------------------------------------------------------
                         required time                         38.264    
                         arrival time                         -33.725    
  -------------------------------------------------------------------
                         slack                                  4.539    

Slack (MET) :             4.539ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_count_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25Mhz_clk_wiz_2 rise@40.000ns - clk_100Mhz_clk_wiz_2 rise@30.000ns)
  Data Path Delay:        4.611ns  (logic 0.854ns (18.521%)  route 3.757ns (81.479%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 29.114 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.626    29.114    U_btn_debounce2/clk_100Mhz
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.456    29.570 r  U_btn_debounce2/shift_reg_reg[5]/Q
                         net (fo=2, routed)           0.950    30.520    U_btn_debounce2/p_0_in[6]
    SLICE_X6Y53          LUT4 (Prop_lut4_I1_O)        0.124    30.644 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.464    31.108    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I1_O)        0.124    31.232 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=34, routed)          1.446    32.678    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[17]
    SLICE_X8Y61          LUT3 (Prop_lut3_I1_O)        0.150    32.828 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[17]_i_1/O
                         net (fo=18, routed)          0.897    33.725    U_Motion_Detector2/E[0]
    SLICE_X5Y59          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.505    38.509    U_Motion_Detector2/clk_25Mhz
    SLICE_X5Y59          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[7]/C
                         clock pessimism              0.398    38.907    
                         clock uncertainty           -0.215    38.693    
    SLICE_X5Y59          FDCE (Setup_fdce_C_CE)      -0.429    38.264    U_Motion_Detector2/motion_pixel_count_reg[7]
  -------------------------------------------------------------------
                         required time                         38.264    
                         arrival time                         -33.725    
  -------------------------------------------------------------------
                         slack                                  4.539    

Slack (MET) :             4.539ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_count_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25Mhz_clk_wiz_2 rise@40.000ns - clk_100Mhz_clk_wiz_2 rise@30.000ns)
  Data Path Delay:        4.611ns  (logic 0.854ns (18.521%)  route 3.757ns (81.479%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 29.114 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.626    29.114    U_btn_debounce2/clk_100Mhz
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.456    29.570 r  U_btn_debounce2/shift_reg_reg[5]/Q
                         net (fo=2, routed)           0.950    30.520    U_btn_debounce2/p_0_in[6]
    SLICE_X6Y53          LUT4 (Prop_lut4_I1_O)        0.124    30.644 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.464    31.108    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I1_O)        0.124    31.232 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=34, routed)          1.446    32.678    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[17]
    SLICE_X8Y61          LUT3 (Prop_lut3_I1_O)        0.150    32.828 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[17]_i_1/O
                         net (fo=18, routed)          0.897    33.725    U_Motion_Detector2/E[0]
    SLICE_X5Y59          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.505    38.509    U_Motion_Detector2/clk_25Mhz
    SLICE_X5Y59          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[8]/C
                         clock pessimism              0.398    38.907    
                         clock uncertainty           -0.215    38.693    
    SLICE_X5Y59          FDCE (Setup_fdce_C_CE)      -0.429    38.264    U_Motion_Detector2/motion_pixel_count_reg[8]
  -------------------------------------------------------------------
                         required time                         38.264    
                         arrival time                         -33.725    
  -------------------------------------------------------------------
                         slack                                  4.539    

Slack (MET) :             4.539ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_count_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25Mhz_clk_wiz_2 rise@40.000ns - clk_100Mhz_clk_wiz_2 rise@30.000ns)
  Data Path Delay:        4.611ns  (logic 0.854ns (18.521%)  route 3.757ns (81.479%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 29.114 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.626    29.114    U_btn_debounce2/clk_100Mhz
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.456    29.570 r  U_btn_debounce2/shift_reg_reg[5]/Q
                         net (fo=2, routed)           0.950    30.520    U_btn_debounce2/p_0_in[6]
    SLICE_X6Y53          LUT4 (Prop_lut4_I1_O)        0.124    30.644 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.464    31.108    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I1_O)        0.124    31.232 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=34, routed)          1.446    32.678    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[17]
    SLICE_X8Y61          LUT3 (Prop_lut3_I1_O)        0.150    32.828 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[17]_i_1/O
                         net (fo=18, routed)          0.897    33.725    U_Motion_Detector2/E[0]
    SLICE_X5Y59          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.505    38.509    U_Motion_Detector2/clk_25Mhz
    SLICE_X5Y59          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[9]/C
                         clock pessimism              0.398    38.907    
                         clock uncertainty           -0.215    38.693    
    SLICE_X5Y59          FDCE (Setup_fdce_C_CE)      -0.429    38.264    U_Motion_Detector2/motion_pixel_count_reg[9]
  -------------------------------------------------------------------
                         required time                         38.264    
                         arrival time                         -33.725    
  -------------------------------------------------------------------
                         slack                                  4.539    

Slack (MET) :             4.712ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_count_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25Mhz_clk_wiz_2 rise@40.000ns - clk_100Mhz_clk_wiz_2 rise@30.000ns)
  Data Path Delay:        4.437ns  (logic 0.854ns (19.248%)  route 3.583ns (80.752%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 29.114 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.626    29.114    U_btn_debounce2/clk_100Mhz
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.456    29.570 r  U_btn_debounce2/shift_reg_reg[5]/Q
                         net (fo=2, routed)           0.950    30.520    U_btn_debounce2/p_0_in[6]
    SLICE_X6Y53          LUT4 (Prop_lut4_I1_O)        0.124    30.644 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.464    31.108    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I1_O)        0.124    31.232 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=34, routed)          1.446    32.678    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[17]
    SLICE_X8Y61          LUT3 (Prop_lut3_I1_O)        0.150    32.828 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[17]_i_1/O
                         net (fo=18, routed)          0.723    33.551    U_Motion_Detector2/E[0]
    SLICE_X5Y61          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.504    38.508    U_Motion_Detector2/clk_25Mhz
    SLICE_X5Y61          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[12]/C
                         clock pessimism              0.398    38.906    
                         clock uncertainty           -0.215    38.692    
    SLICE_X5Y61          FDCE (Setup_fdce_C_CE)      -0.429    38.263    U_Motion_Detector2/motion_pixel_count_reg[12]
  -------------------------------------------------------------------
                         required time                         38.263    
                         arrival time                         -33.551    
  -------------------------------------------------------------------
                         slack                                  4.712    

Slack (MET) :             4.712ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_count_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25Mhz_clk_wiz_2 rise@40.000ns - clk_100Mhz_clk_wiz_2 rise@30.000ns)
  Data Path Delay:        4.437ns  (logic 0.854ns (19.248%)  route 3.583ns (80.752%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 29.114 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.626    29.114    U_btn_debounce2/clk_100Mhz
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.456    29.570 r  U_btn_debounce2/shift_reg_reg[5]/Q
                         net (fo=2, routed)           0.950    30.520    U_btn_debounce2/p_0_in[6]
    SLICE_X6Y53          LUT4 (Prop_lut4_I1_O)        0.124    30.644 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.464    31.108    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I1_O)        0.124    31.232 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=34, routed)          1.446    32.678    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[17]
    SLICE_X8Y61          LUT3 (Prop_lut3_I1_O)        0.150    32.828 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[17]_i_1/O
                         net (fo=18, routed)          0.723    33.551    U_Motion_Detector2/E[0]
    SLICE_X5Y61          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.504    38.508    U_Motion_Detector2/clk_25Mhz
    SLICE_X5Y61          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[13]/C
                         clock pessimism              0.398    38.906    
                         clock uncertainty           -0.215    38.692    
    SLICE_X5Y61          FDCE (Setup_fdce_C_CE)      -0.429    38.263    U_Motion_Detector2/motion_pixel_count_reg[13]
  -------------------------------------------------------------------
                         required time                         38.263    
                         arrival time                         -33.551    
  -------------------------------------------------------------------
                         slack                                  4.712    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 U_btn_debounce2/shift_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2 rise@0.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.234ns (25.307%)  route 0.691ns (74.693%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.593    -0.588    U_btn_debounce2/clk_100Mhz
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.141    -0.447 f  U_btn_debounce2/shift_reg_reg[7]/Q
                         net (fo=2, routed)           0.272    -0.175    U_btn_debounce2/shift_reg_reg_n_0_[7]
    SLICE_X7Y53          LUT6 (Prop_lut6_I2_O)        0.045    -0.130 f  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=34, routed)          0.418     0.288    U_btn_debounce2/btn_debounced_d_reg_0
    SLICE_X8Y59          LUT3 (Prop_lut3_I0_O)        0.048     0.336 r  U_btn_debounce2/motion_pixel_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.336    U_Motion_Detector2/D[1]
    SLICE_X8Y59          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.832    -0.857    U_Motion_Detector2/clk_25Mhz
    SLICE_X8Y59          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[1]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.215    -0.087    
    SLICE_X8Y59          FDCE (Hold_fdce_C_D)         0.131     0.044    U_Motion_Detector2/motion_pixel_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.336    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 U_btn_debounce2/shift_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2 rise@0.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.231ns (25.064%)  route 0.691ns (74.936%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.593    -0.588    U_btn_debounce2/clk_100Mhz
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.141    -0.447 f  U_btn_debounce2/shift_reg_reg[7]/Q
                         net (fo=2, routed)           0.272    -0.175    U_btn_debounce2/shift_reg_reg_n_0_[7]
    SLICE_X7Y53          LUT6 (Prop_lut6_I2_O)        0.045    -0.130 f  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=34, routed)          0.418     0.288    U_btn_debounce2/btn_debounced_d_reg_0
    SLICE_X8Y59          LUT3 (Prop_lut3_I0_O)        0.045     0.333 r  U_btn_debounce2/motion_pixel_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.333    U_Motion_Detector2/D[0]
    SLICE_X8Y59          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.832    -0.857    U_Motion_Detector2/clk_25Mhz
    SLICE_X8Y59          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[0]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.215    -0.087    
    SLICE_X8Y59          FDCE (Hold_fdce_C_D)         0.120     0.033    U_Motion_Detector2/motion_pixel_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.333    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 U_btn_debounce2/shift_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector1/motion_detected_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2 rise@0.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.231ns (23.352%)  route 0.758ns (76.648%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.593    -0.588    U_btn_debounce2/clk_100Mhz
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.141    -0.447 f  U_btn_debounce2/shift_reg_reg[7]/Q
                         net (fo=2, routed)           0.272    -0.175    U_btn_debounce2/shift_reg_reg_n_0_[7]
    SLICE_X7Y53          LUT6 (Prop_lut6_I2_O)        0.045    -0.130 f  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=34, routed)          0.486     0.356    U_btn_debounce2/btn_debounced_d_reg_0
    SLICE_X4Y65          LUT2 (Prop_lut2_I0_O)        0.045     0.401 r  U_btn_debounce2/motion_detected_i_1__0/O
                         net (fo=1, routed)           0.000     0.401    U_Motion_Detector1/motion_detected_reg_0
    SLICE_X4Y65          FDCE                                         r  U_Motion_Detector1/motion_detected_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.855    -0.834    U_Motion_Detector1/clk_25Mhz
    SLICE_X4Y65          FDCE                                         r  U_Motion_Detector1/motion_detected_reg/C
                         clock pessimism              0.555    -0.279    
                         clock uncertainty            0.215    -0.064    
    SLICE_X4Y65          FDCE (Hold_fdce_C_D)         0.091     0.027    U_Motion_Detector1/motion_detected_reg
  -------------------------------------------------------------------
                         required time                         -0.027    
                         arrival time                           0.401    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 U_btn_debounce2/shift_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2 rise@0.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.061ns  (logic 0.229ns (21.592%)  route 0.832ns (78.408%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.593    -0.588    U_btn_debounce2/clk_100Mhz
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.141    -0.447 f  U_btn_debounce2/shift_reg_reg[7]/Q
                         net (fo=2, routed)           0.272    -0.175    U_btn_debounce2/shift_reg_reg_n_0_[7]
    SLICE_X7Y53          LUT6 (Prop_lut6_I2_O)        0.045    -0.130 f  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=34, routed)          0.559     0.429    U_btn_debounce2/btn_debounced_d_reg_0
    SLICE_X8Y60          LUT3 (Prop_lut3_I0_O)        0.043     0.472 r  U_btn_debounce2/motion_pixel_count[11]_i_1/O
                         net (fo=1, routed)           0.000     0.472    U_Motion_Detector2/D[11]
    SLICE_X8Y60          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.831    -0.858    U_Motion_Detector2/clk_25Mhz
    SLICE_X8Y60          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[11]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.215    -0.088    
    SLICE_X8Y60          FDCE (Hold_fdce_C_D)         0.131     0.043    U_Motion_Detector2/motion_pixel_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.472    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 U_btn_debounce2/shift_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2 rise@0.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.231ns (21.740%)  route 0.832ns (78.260%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.593    -0.588    U_btn_debounce2/clk_100Mhz
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.141    -0.447 f  U_btn_debounce2/shift_reg_reg[7]/Q
                         net (fo=2, routed)           0.272    -0.175    U_btn_debounce2/shift_reg_reg_n_0_[7]
    SLICE_X7Y53          LUT6 (Prop_lut6_I2_O)        0.045    -0.130 f  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=34, routed)          0.559     0.429    U_btn_debounce2/btn_debounced_d_reg_0
    SLICE_X8Y60          LUT3 (Prop_lut3_I0_O)        0.045     0.474 r  U_btn_debounce2/motion_pixel_count[10]_i_1/O
                         net (fo=1, routed)           0.000     0.474    U_Motion_Detector2/D[10]
    SLICE_X8Y60          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.831    -0.858    U_Motion_Detector2/clk_25Mhz
    SLICE_X8Y60          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[10]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.215    -0.088    
    SLICE_X8Y60          FDCE (Hold_fdce_C_D)         0.120     0.032    U_Motion_Detector2/motion_pixel_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.474    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 U_btn_debounce2/shift_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_detected_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2 rise@0.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.231ns (21.154%)  route 0.861ns (78.846%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.593    -0.588    U_btn_debounce2/clk_100Mhz
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.141    -0.447 f  U_btn_debounce2/shift_reg_reg[7]/Q
                         net (fo=2, routed)           0.272    -0.175    U_btn_debounce2/shift_reg_reg_n_0_[7]
    SLICE_X7Y53          LUT6 (Prop_lut6_I2_O)        0.045    -0.130 f  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=34, routed)          0.589     0.459    U_Motion_Detector2/motion_detected_reg_0
    SLICE_X8Y61          LUT5 (Prop_lut5_I2_O)        0.045     0.504 r  U_Motion_Detector2/motion_detected_i_1/O
                         net (fo=1, routed)           0.000     0.504    U_Motion_Detector2/motion_detected_i_1_n_0
    SLICE_X8Y61          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.831    -0.858    U_Motion_Detector2/clk_25Mhz
    SLICE_X8Y61          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.215    -0.088    
    SLICE_X8Y61          FDCE (Hold_fdce_C_D)         0.120     0.032    U_Motion_Detector2/motion_detected_reg
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.504    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 U_btn_debounce2/shift_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2 rise@0.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.236ns  (logic 0.231ns (18.693%)  route 1.005ns (81.307%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.593    -0.588    U_btn_debounce2/clk_100Mhz
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  U_btn_debounce2/shift_reg_reg[7]/Q
                         net (fo=2, routed)           0.272    -0.175    U_btn_debounce2/shift_reg_reg_n_0_[7]
    SLICE_X7Y53          LUT6 (Prop_lut6_I2_O)        0.045    -0.130 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=34, routed)          0.732     0.602    U_Mopology_Filter_TOP/U_Mopology_Filter1/motion_pixel_out_reg[7]_0
    SLICE_X12Y56         LUT5 (Prop_lut5_I3_O)        0.045     0.647 r  U_Mopology_Filter_TOP/U_Mopology_Filter1/motion_pixel_out[7]_i_1/O
                         net (fo=1, routed)           0.000     0.647    U_Motion_Detector2/motion_pixel_out_reg[7]_0
    SLICE_X12Y56         FDRE                                         r  U_Motion_Detector2/motion_pixel_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.833    -0.856    U_Motion_Detector2/clk_25Mhz
    SLICE_X12Y56         FDRE                                         r  U_Motion_Detector2/motion_pixel_out_reg[7]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.215    -0.086    
    SLICE_X12Y56         FDRE (Hold_fdre_C_D)         0.121     0.035    U_Motion_Detector2/motion_pixel_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           0.647    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 U_btn_debounce2/shift_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2 rise@0.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.241ns  (logic 0.231ns (18.618%)  route 1.010ns (81.382%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.593    -0.588    U_btn_debounce2/clk_100Mhz
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  U_btn_debounce2/shift_reg_reg[7]/Q
                         net (fo=2, routed)           0.272    -0.175    U_btn_debounce2/shift_reg_reg_n_0_[7]
    SLICE_X7Y53          LUT6 (Prop_lut6_I2_O)        0.045    -0.130 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=34, routed)          0.737     0.607    U_Mopology_Filter_TOP/U_Mopology_Filter1/motion_pixel_out_reg[7]_0
    SLICE_X12Y56         LUT5 (Prop_lut5_I3_O)        0.045     0.652 r  U_Mopology_Filter_TOP/U_Mopology_Filter1/motion_pixel_out[11]_i_1/O
                         net (fo=1, routed)           0.000     0.652    U_Motion_Detector2/motion_pixel_out_reg[11]_0
    SLICE_X12Y56         FDRE                                         r  U_Motion_Detector2/motion_pixel_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.833    -0.856    U_Motion_Detector2/clk_25Mhz
    SLICE_X12Y56         FDRE                                         r  U_Motion_Detector2/motion_pixel_out_reg[11]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.215    -0.086    
    SLICE_X12Y56         FDRE (Hold_fdre_C_D)         0.120     0.034    U_Motion_Detector2/motion_pixel_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 U_btn_debounce2/shift_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2 rise@0.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.275ns  (logic 0.235ns (18.436%)  route 1.040ns (81.564%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.593    -0.588    U_btn_debounce2/clk_100Mhz
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.141    -0.447 f  U_btn_debounce2/shift_reg_reg[7]/Q
                         net (fo=2, routed)           0.272    -0.175    U_btn_debounce2/shift_reg_reg_n_0_[7]
    SLICE_X7Y53          LUT6 (Prop_lut6_I2_O)        0.045    -0.130 f  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=34, routed)          0.767     0.637    U_btn_debounce2/btn_debounced_d_reg_0
    SLICE_X5Y61          LUT3 (Prop_lut3_I0_O)        0.049     0.686 r  U_btn_debounce2/motion_pixel_count[15]_i_1/O
                         net (fo=1, routed)           0.000     0.686    U_Motion_Detector2/D[15]
    SLICE_X5Y61          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.860    -0.830    U_Motion_Detector2/clk_25Mhz
    SLICE_X5Y61          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[15]/C
                         clock pessimism              0.555    -0.275    
                         clock uncertainty            0.215    -0.060    
    SLICE_X5Y61          FDCE (Hold_fdce_C_D)         0.107     0.047    U_Motion_Detector2/motion_pixel_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.686    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 U_btn_debounce2/shift_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2 rise@0.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.271ns  (logic 0.231ns (18.179%)  route 1.040ns (81.821%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.593    -0.588    U_btn_debounce2/clk_100Mhz
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.141    -0.447 f  U_btn_debounce2/shift_reg_reg[7]/Q
                         net (fo=2, routed)           0.272    -0.175    U_btn_debounce2/shift_reg_reg_n_0_[7]
    SLICE_X7Y53          LUT6 (Prop_lut6_I2_O)        0.045    -0.130 f  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=34, routed)          0.767     0.637    U_btn_debounce2/btn_debounced_d_reg_0
    SLICE_X5Y61          LUT3 (Prop_lut3_I0_O)        0.045     0.682 r  U_btn_debounce2/motion_pixel_count[14]_i_1/O
                         net (fo=1, routed)           0.000     0.682    U_Motion_Detector2/D[14]
    SLICE_X5Y61          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.860    -0.830    U_Motion_Detector2/clk_25Mhz
    SLICE_X5Y61          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[14]/C
                         clock pessimism              0.555    -0.275    
                         clock uncertainty            0.215    -0.060    
    SLICE_X5Y61          FDCE (Hold_fdce_C_D)         0.092     0.032    U_Motion_Detector2/motion_pixel_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.682    
  -------------------------------------------------------------------
                         slack                                  0.651    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100Mhz_clk_wiz_2_1
  To Clock:  clk_25Mhz_clk_wiz_2

Setup :            0  Failing Endpoints,  Worst Slack        4.539ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.293ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.539ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25Mhz_clk_wiz_2 rise@40.000ns - clk_100Mhz_clk_wiz_2_1 rise@30.000ns)
  Data Path Delay:        4.611ns  (logic 0.854ns (18.521%)  route 3.757ns (81.479%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 29.114 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.626    29.114    U_btn_debounce2/clk_100Mhz
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.456    29.570 r  U_btn_debounce2/shift_reg_reg[5]/Q
                         net (fo=2, routed)           0.950    30.520    U_btn_debounce2/p_0_in[6]
    SLICE_X6Y53          LUT4 (Prop_lut4_I1_O)        0.124    30.644 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.464    31.108    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I1_O)        0.124    31.232 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=34, routed)          1.446    32.678    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[17]
    SLICE_X8Y61          LUT3 (Prop_lut3_I1_O)        0.150    32.828 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[17]_i_1/O
                         net (fo=18, routed)          0.897    33.725    U_Motion_Detector2/E[0]
    SLICE_X5Y59          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.505    38.509    U_Motion_Detector2/clk_25Mhz
    SLICE_X5Y59          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[2]/C
                         clock pessimism              0.398    38.907    
                         clock uncertainty           -0.215    38.693    
    SLICE_X5Y59          FDCE (Setup_fdce_C_CE)      -0.429    38.264    U_Motion_Detector2/motion_pixel_count_reg[2]
  -------------------------------------------------------------------
                         required time                         38.264    
                         arrival time                         -33.725    
  -------------------------------------------------------------------
                         slack                                  4.539    

Slack (MET) :             4.539ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25Mhz_clk_wiz_2 rise@40.000ns - clk_100Mhz_clk_wiz_2_1 rise@30.000ns)
  Data Path Delay:        4.611ns  (logic 0.854ns (18.521%)  route 3.757ns (81.479%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 29.114 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.626    29.114    U_btn_debounce2/clk_100Mhz
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.456    29.570 r  U_btn_debounce2/shift_reg_reg[5]/Q
                         net (fo=2, routed)           0.950    30.520    U_btn_debounce2/p_0_in[6]
    SLICE_X6Y53          LUT4 (Prop_lut4_I1_O)        0.124    30.644 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.464    31.108    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I1_O)        0.124    31.232 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=34, routed)          1.446    32.678    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[17]
    SLICE_X8Y61          LUT3 (Prop_lut3_I1_O)        0.150    32.828 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[17]_i_1/O
                         net (fo=18, routed)          0.897    33.725    U_Motion_Detector2/E[0]
    SLICE_X5Y59          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.505    38.509    U_Motion_Detector2/clk_25Mhz
    SLICE_X5Y59          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[3]/C
                         clock pessimism              0.398    38.907    
                         clock uncertainty           -0.215    38.693    
    SLICE_X5Y59          FDCE (Setup_fdce_C_CE)      -0.429    38.264    U_Motion_Detector2/motion_pixel_count_reg[3]
  -------------------------------------------------------------------
                         required time                         38.264    
                         arrival time                         -33.725    
  -------------------------------------------------------------------
                         slack                                  4.539    

Slack (MET) :             4.539ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25Mhz_clk_wiz_2 rise@40.000ns - clk_100Mhz_clk_wiz_2_1 rise@30.000ns)
  Data Path Delay:        4.611ns  (logic 0.854ns (18.521%)  route 3.757ns (81.479%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 29.114 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.626    29.114    U_btn_debounce2/clk_100Mhz
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.456    29.570 r  U_btn_debounce2/shift_reg_reg[5]/Q
                         net (fo=2, routed)           0.950    30.520    U_btn_debounce2/p_0_in[6]
    SLICE_X6Y53          LUT4 (Prop_lut4_I1_O)        0.124    30.644 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.464    31.108    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I1_O)        0.124    31.232 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=34, routed)          1.446    32.678    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[17]
    SLICE_X8Y61          LUT3 (Prop_lut3_I1_O)        0.150    32.828 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[17]_i_1/O
                         net (fo=18, routed)          0.897    33.725    U_Motion_Detector2/E[0]
    SLICE_X5Y59          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.505    38.509    U_Motion_Detector2/clk_25Mhz
    SLICE_X5Y59          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[4]/C
                         clock pessimism              0.398    38.907    
                         clock uncertainty           -0.215    38.693    
    SLICE_X5Y59          FDCE (Setup_fdce_C_CE)      -0.429    38.264    U_Motion_Detector2/motion_pixel_count_reg[4]
  -------------------------------------------------------------------
                         required time                         38.264    
                         arrival time                         -33.725    
  -------------------------------------------------------------------
                         slack                                  4.539    

Slack (MET) :             4.539ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25Mhz_clk_wiz_2 rise@40.000ns - clk_100Mhz_clk_wiz_2_1 rise@30.000ns)
  Data Path Delay:        4.611ns  (logic 0.854ns (18.521%)  route 3.757ns (81.479%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 29.114 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.626    29.114    U_btn_debounce2/clk_100Mhz
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.456    29.570 r  U_btn_debounce2/shift_reg_reg[5]/Q
                         net (fo=2, routed)           0.950    30.520    U_btn_debounce2/p_0_in[6]
    SLICE_X6Y53          LUT4 (Prop_lut4_I1_O)        0.124    30.644 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.464    31.108    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I1_O)        0.124    31.232 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=34, routed)          1.446    32.678    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[17]
    SLICE_X8Y61          LUT3 (Prop_lut3_I1_O)        0.150    32.828 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[17]_i_1/O
                         net (fo=18, routed)          0.897    33.725    U_Motion_Detector2/E[0]
    SLICE_X5Y59          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.505    38.509    U_Motion_Detector2/clk_25Mhz
    SLICE_X5Y59          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[5]/C
                         clock pessimism              0.398    38.907    
                         clock uncertainty           -0.215    38.693    
    SLICE_X5Y59          FDCE (Setup_fdce_C_CE)      -0.429    38.264    U_Motion_Detector2/motion_pixel_count_reg[5]
  -------------------------------------------------------------------
                         required time                         38.264    
                         arrival time                         -33.725    
  -------------------------------------------------------------------
                         slack                                  4.539    

Slack (MET) :             4.539ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25Mhz_clk_wiz_2 rise@40.000ns - clk_100Mhz_clk_wiz_2_1 rise@30.000ns)
  Data Path Delay:        4.611ns  (logic 0.854ns (18.521%)  route 3.757ns (81.479%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 29.114 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.626    29.114    U_btn_debounce2/clk_100Mhz
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.456    29.570 r  U_btn_debounce2/shift_reg_reg[5]/Q
                         net (fo=2, routed)           0.950    30.520    U_btn_debounce2/p_0_in[6]
    SLICE_X6Y53          LUT4 (Prop_lut4_I1_O)        0.124    30.644 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.464    31.108    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I1_O)        0.124    31.232 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=34, routed)          1.446    32.678    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[17]
    SLICE_X8Y61          LUT3 (Prop_lut3_I1_O)        0.150    32.828 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[17]_i_1/O
                         net (fo=18, routed)          0.897    33.725    U_Motion_Detector2/E[0]
    SLICE_X5Y59          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.505    38.509    U_Motion_Detector2/clk_25Mhz
    SLICE_X5Y59          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[6]/C
                         clock pessimism              0.398    38.907    
                         clock uncertainty           -0.215    38.693    
    SLICE_X5Y59          FDCE (Setup_fdce_C_CE)      -0.429    38.264    U_Motion_Detector2/motion_pixel_count_reg[6]
  -------------------------------------------------------------------
                         required time                         38.264    
                         arrival time                         -33.725    
  -------------------------------------------------------------------
                         slack                                  4.539    

Slack (MET) :             4.539ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_count_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25Mhz_clk_wiz_2 rise@40.000ns - clk_100Mhz_clk_wiz_2_1 rise@30.000ns)
  Data Path Delay:        4.611ns  (logic 0.854ns (18.521%)  route 3.757ns (81.479%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 29.114 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.626    29.114    U_btn_debounce2/clk_100Mhz
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.456    29.570 r  U_btn_debounce2/shift_reg_reg[5]/Q
                         net (fo=2, routed)           0.950    30.520    U_btn_debounce2/p_0_in[6]
    SLICE_X6Y53          LUT4 (Prop_lut4_I1_O)        0.124    30.644 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.464    31.108    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I1_O)        0.124    31.232 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=34, routed)          1.446    32.678    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[17]
    SLICE_X8Y61          LUT3 (Prop_lut3_I1_O)        0.150    32.828 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[17]_i_1/O
                         net (fo=18, routed)          0.897    33.725    U_Motion_Detector2/E[0]
    SLICE_X5Y59          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.505    38.509    U_Motion_Detector2/clk_25Mhz
    SLICE_X5Y59          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[7]/C
                         clock pessimism              0.398    38.907    
                         clock uncertainty           -0.215    38.693    
    SLICE_X5Y59          FDCE (Setup_fdce_C_CE)      -0.429    38.264    U_Motion_Detector2/motion_pixel_count_reg[7]
  -------------------------------------------------------------------
                         required time                         38.264    
                         arrival time                         -33.725    
  -------------------------------------------------------------------
                         slack                                  4.539    

Slack (MET) :             4.539ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_count_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25Mhz_clk_wiz_2 rise@40.000ns - clk_100Mhz_clk_wiz_2_1 rise@30.000ns)
  Data Path Delay:        4.611ns  (logic 0.854ns (18.521%)  route 3.757ns (81.479%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 29.114 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.626    29.114    U_btn_debounce2/clk_100Mhz
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.456    29.570 r  U_btn_debounce2/shift_reg_reg[5]/Q
                         net (fo=2, routed)           0.950    30.520    U_btn_debounce2/p_0_in[6]
    SLICE_X6Y53          LUT4 (Prop_lut4_I1_O)        0.124    30.644 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.464    31.108    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I1_O)        0.124    31.232 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=34, routed)          1.446    32.678    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[17]
    SLICE_X8Y61          LUT3 (Prop_lut3_I1_O)        0.150    32.828 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[17]_i_1/O
                         net (fo=18, routed)          0.897    33.725    U_Motion_Detector2/E[0]
    SLICE_X5Y59          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.505    38.509    U_Motion_Detector2/clk_25Mhz
    SLICE_X5Y59          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[8]/C
                         clock pessimism              0.398    38.907    
                         clock uncertainty           -0.215    38.693    
    SLICE_X5Y59          FDCE (Setup_fdce_C_CE)      -0.429    38.264    U_Motion_Detector2/motion_pixel_count_reg[8]
  -------------------------------------------------------------------
                         required time                         38.264    
                         arrival time                         -33.725    
  -------------------------------------------------------------------
                         slack                                  4.539    

Slack (MET) :             4.539ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_count_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25Mhz_clk_wiz_2 rise@40.000ns - clk_100Mhz_clk_wiz_2_1 rise@30.000ns)
  Data Path Delay:        4.611ns  (logic 0.854ns (18.521%)  route 3.757ns (81.479%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 29.114 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.626    29.114    U_btn_debounce2/clk_100Mhz
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.456    29.570 r  U_btn_debounce2/shift_reg_reg[5]/Q
                         net (fo=2, routed)           0.950    30.520    U_btn_debounce2/p_0_in[6]
    SLICE_X6Y53          LUT4 (Prop_lut4_I1_O)        0.124    30.644 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.464    31.108    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I1_O)        0.124    31.232 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=34, routed)          1.446    32.678    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[17]
    SLICE_X8Y61          LUT3 (Prop_lut3_I1_O)        0.150    32.828 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[17]_i_1/O
                         net (fo=18, routed)          0.897    33.725    U_Motion_Detector2/E[0]
    SLICE_X5Y59          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.505    38.509    U_Motion_Detector2/clk_25Mhz
    SLICE_X5Y59          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[9]/C
                         clock pessimism              0.398    38.907    
                         clock uncertainty           -0.215    38.693    
    SLICE_X5Y59          FDCE (Setup_fdce_C_CE)      -0.429    38.264    U_Motion_Detector2/motion_pixel_count_reg[9]
  -------------------------------------------------------------------
                         required time                         38.264    
                         arrival time                         -33.725    
  -------------------------------------------------------------------
                         slack                                  4.539    

Slack (MET) :             4.712ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_count_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25Mhz_clk_wiz_2 rise@40.000ns - clk_100Mhz_clk_wiz_2_1 rise@30.000ns)
  Data Path Delay:        4.437ns  (logic 0.854ns (19.248%)  route 3.583ns (80.752%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 29.114 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.626    29.114    U_btn_debounce2/clk_100Mhz
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.456    29.570 r  U_btn_debounce2/shift_reg_reg[5]/Q
                         net (fo=2, routed)           0.950    30.520    U_btn_debounce2/p_0_in[6]
    SLICE_X6Y53          LUT4 (Prop_lut4_I1_O)        0.124    30.644 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.464    31.108    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I1_O)        0.124    31.232 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=34, routed)          1.446    32.678    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[17]
    SLICE_X8Y61          LUT3 (Prop_lut3_I1_O)        0.150    32.828 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[17]_i_1/O
                         net (fo=18, routed)          0.723    33.551    U_Motion_Detector2/E[0]
    SLICE_X5Y61          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.504    38.508    U_Motion_Detector2/clk_25Mhz
    SLICE_X5Y61          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[12]/C
                         clock pessimism              0.398    38.906    
                         clock uncertainty           -0.215    38.692    
    SLICE_X5Y61          FDCE (Setup_fdce_C_CE)      -0.429    38.263    U_Motion_Detector2/motion_pixel_count_reg[12]
  -------------------------------------------------------------------
                         required time                         38.263    
                         arrival time                         -33.551    
  -------------------------------------------------------------------
                         slack                                  4.712    

Slack (MET) :             4.712ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_count_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25Mhz_clk_wiz_2 rise@40.000ns - clk_100Mhz_clk_wiz_2_1 rise@30.000ns)
  Data Path Delay:        4.437ns  (logic 0.854ns (19.248%)  route 3.583ns (80.752%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 29.114 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.626    29.114    U_btn_debounce2/clk_100Mhz
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.456    29.570 r  U_btn_debounce2/shift_reg_reg[5]/Q
                         net (fo=2, routed)           0.950    30.520    U_btn_debounce2/p_0_in[6]
    SLICE_X6Y53          LUT4 (Prop_lut4_I1_O)        0.124    30.644 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.464    31.108    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I1_O)        0.124    31.232 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=34, routed)          1.446    32.678    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[17]
    SLICE_X8Y61          LUT3 (Prop_lut3_I1_O)        0.150    32.828 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[17]_i_1/O
                         net (fo=18, routed)          0.723    33.551    U_Motion_Detector2/E[0]
    SLICE_X5Y61          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.504    38.508    U_Motion_Detector2/clk_25Mhz
    SLICE_X5Y61          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[13]/C
                         clock pessimism              0.398    38.906    
                         clock uncertainty           -0.215    38.692    
    SLICE_X5Y61          FDCE (Setup_fdce_C_CE)      -0.429    38.263    U_Motion_Detector2/motion_pixel_count_reg[13]
  -------------------------------------------------------------------
                         required time                         38.263    
                         arrival time                         -33.551    
  -------------------------------------------------------------------
                         slack                                  4.712    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 U_btn_debounce2/shift_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2 rise@0.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.234ns (25.307%)  route 0.691ns (74.693%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.593    -0.588    U_btn_debounce2/clk_100Mhz
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.141    -0.447 f  U_btn_debounce2/shift_reg_reg[7]/Q
                         net (fo=2, routed)           0.272    -0.175    U_btn_debounce2/shift_reg_reg_n_0_[7]
    SLICE_X7Y53          LUT6 (Prop_lut6_I2_O)        0.045    -0.130 f  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=34, routed)          0.418     0.288    U_btn_debounce2/btn_debounced_d_reg_0
    SLICE_X8Y59          LUT3 (Prop_lut3_I0_O)        0.048     0.336 r  U_btn_debounce2/motion_pixel_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.336    U_Motion_Detector2/D[1]
    SLICE_X8Y59          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.832    -0.857    U_Motion_Detector2/clk_25Mhz
    SLICE_X8Y59          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[1]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.215    -0.087    
    SLICE_X8Y59          FDCE (Hold_fdce_C_D)         0.131     0.044    U_Motion_Detector2/motion_pixel_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.336    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 U_btn_debounce2/shift_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2 rise@0.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.231ns (25.064%)  route 0.691ns (74.936%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.593    -0.588    U_btn_debounce2/clk_100Mhz
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.141    -0.447 f  U_btn_debounce2/shift_reg_reg[7]/Q
                         net (fo=2, routed)           0.272    -0.175    U_btn_debounce2/shift_reg_reg_n_0_[7]
    SLICE_X7Y53          LUT6 (Prop_lut6_I2_O)        0.045    -0.130 f  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=34, routed)          0.418     0.288    U_btn_debounce2/btn_debounced_d_reg_0
    SLICE_X8Y59          LUT3 (Prop_lut3_I0_O)        0.045     0.333 r  U_btn_debounce2/motion_pixel_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.333    U_Motion_Detector2/D[0]
    SLICE_X8Y59          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.832    -0.857    U_Motion_Detector2/clk_25Mhz
    SLICE_X8Y59          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[0]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.215    -0.087    
    SLICE_X8Y59          FDCE (Hold_fdce_C_D)         0.120     0.033    U_Motion_Detector2/motion_pixel_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.333    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 U_btn_debounce2/shift_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector1/motion_detected_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2 rise@0.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.231ns (23.352%)  route 0.758ns (76.648%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.593    -0.588    U_btn_debounce2/clk_100Mhz
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.141    -0.447 f  U_btn_debounce2/shift_reg_reg[7]/Q
                         net (fo=2, routed)           0.272    -0.175    U_btn_debounce2/shift_reg_reg_n_0_[7]
    SLICE_X7Y53          LUT6 (Prop_lut6_I2_O)        0.045    -0.130 f  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=34, routed)          0.486     0.356    U_btn_debounce2/btn_debounced_d_reg_0
    SLICE_X4Y65          LUT2 (Prop_lut2_I0_O)        0.045     0.401 r  U_btn_debounce2/motion_detected_i_1__0/O
                         net (fo=1, routed)           0.000     0.401    U_Motion_Detector1/motion_detected_reg_0
    SLICE_X4Y65          FDCE                                         r  U_Motion_Detector1/motion_detected_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.855    -0.834    U_Motion_Detector1/clk_25Mhz
    SLICE_X4Y65          FDCE                                         r  U_Motion_Detector1/motion_detected_reg/C
                         clock pessimism              0.555    -0.279    
                         clock uncertainty            0.215    -0.064    
    SLICE_X4Y65          FDCE (Hold_fdce_C_D)         0.091     0.027    U_Motion_Detector1/motion_detected_reg
  -------------------------------------------------------------------
                         required time                         -0.027    
                         arrival time                           0.401    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 U_btn_debounce2/shift_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2 rise@0.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        1.061ns  (logic 0.229ns (21.592%)  route 0.832ns (78.408%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.593    -0.588    U_btn_debounce2/clk_100Mhz
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.141    -0.447 f  U_btn_debounce2/shift_reg_reg[7]/Q
                         net (fo=2, routed)           0.272    -0.175    U_btn_debounce2/shift_reg_reg_n_0_[7]
    SLICE_X7Y53          LUT6 (Prop_lut6_I2_O)        0.045    -0.130 f  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=34, routed)          0.559     0.429    U_btn_debounce2/btn_debounced_d_reg_0
    SLICE_X8Y60          LUT3 (Prop_lut3_I0_O)        0.043     0.472 r  U_btn_debounce2/motion_pixel_count[11]_i_1/O
                         net (fo=1, routed)           0.000     0.472    U_Motion_Detector2/D[11]
    SLICE_X8Y60          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.831    -0.858    U_Motion_Detector2/clk_25Mhz
    SLICE_X8Y60          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[11]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.215    -0.088    
    SLICE_X8Y60          FDCE (Hold_fdce_C_D)         0.131     0.043    U_Motion_Detector2/motion_pixel_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.472    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 U_btn_debounce2/shift_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2 rise@0.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.231ns (21.740%)  route 0.832ns (78.260%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.593    -0.588    U_btn_debounce2/clk_100Mhz
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.141    -0.447 f  U_btn_debounce2/shift_reg_reg[7]/Q
                         net (fo=2, routed)           0.272    -0.175    U_btn_debounce2/shift_reg_reg_n_0_[7]
    SLICE_X7Y53          LUT6 (Prop_lut6_I2_O)        0.045    -0.130 f  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=34, routed)          0.559     0.429    U_btn_debounce2/btn_debounced_d_reg_0
    SLICE_X8Y60          LUT3 (Prop_lut3_I0_O)        0.045     0.474 r  U_btn_debounce2/motion_pixel_count[10]_i_1/O
                         net (fo=1, routed)           0.000     0.474    U_Motion_Detector2/D[10]
    SLICE_X8Y60          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.831    -0.858    U_Motion_Detector2/clk_25Mhz
    SLICE_X8Y60          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[10]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.215    -0.088    
    SLICE_X8Y60          FDCE (Hold_fdce_C_D)         0.120     0.032    U_Motion_Detector2/motion_pixel_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.474    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 U_btn_debounce2/shift_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_detected_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2 rise@0.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.231ns (21.154%)  route 0.861ns (78.846%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.593    -0.588    U_btn_debounce2/clk_100Mhz
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.141    -0.447 f  U_btn_debounce2/shift_reg_reg[7]/Q
                         net (fo=2, routed)           0.272    -0.175    U_btn_debounce2/shift_reg_reg_n_0_[7]
    SLICE_X7Y53          LUT6 (Prop_lut6_I2_O)        0.045    -0.130 f  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=34, routed)          0.589     0.459    U_Motion_Detector2/motion_detected_reg_0
    SLICE_X8Y61          LUT5 (Prop_lut5_I2_O)        0.045     0.504 r  U_Motion_Detector2/motion_detected_i_1/O
                         net (fo=1, routed)           0.000     0.504    U_Motion_Detector2/motion_detected_i_1_n_0
    SLICE_X8Y61          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.831    -0.858    U_Motion_Detector2/clk_25Mhz
    SLICE_X8Y61          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.215    -0.088    
    SLICE_X8Y61          FDCE (Hold_fdce_C_D)         0.120     0.032    U_Motion_Detector2/motion_detected_reg
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.504    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 U_btn_debounce2/shift_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2 rise@0.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        1.236ns  (logic 0.231ns (18.693%)  route 1.005ns (81.307%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.593    -0.588    U_btn_debounce2/clk_100Mhz
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  U_btn_debounce2/shift_reg_reg[7]/Q
                         net (fo=2, routed)           0.272    -0.175    U_btn_debounce2/shift_reg_reg_n_0_[7]
    SLICE_X7Y53          LUT6 (Prop_lut6_I2_O)        0.045    -0.130 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=34, routed)          0.732     0.602    U_Mopology_Filter_TOP/U_Mopology_Filter1/motion_pixel_out_reg[7]_0
    SLICE_X12Y56         LUT5 (Prop_lut5_I3_O)        0.045     0.647 r  U_Mopology_Filter_TOP/U_Mopology_Filter1/motion_pixel_out[7]_i_1/O
                         net (fo=1, routed)           0.000     0.647    U_Motion_Detector2/motion_pixel_out_reg[7]_0
    SLICE_X12Y56         FDRE                                         r  U_Motion_Detector2/motion_pixel_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.833    -0.856    U_Motion_Detector2/clk_25Mhz
    SLICE_X12Y56         FDRE                                         r  U_Motion_Detector2/motion_pixel_out_reg[7]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.215    -0.086    
    SLICE_X12Y56         FDRE (Hold_fdre_C_D)         0.121     0.035    U_Motion_Detector2/motion_pixel_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           0.647    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 U_btn_debounce2/shift_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2 rise@0.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        1.241ns  (logic 0.231ns (18.618%)  route 1.010ns (81.382%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.593    -0.588    U_btn_debounce2/clk_100Mhz
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  U_btn_debounce2/shift_reg_reg[7]/Q
                         net (fo=2, routed)           0.272    -0.175    U_btn_debounce2/shift_reg_reg_n_0_[7]
    SLICE_X7Y53          LUT6 (Prop_lut6_I2_O)        0.045    -0.130 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=34, routed)          0.737     0.607    U_Mopology_Filter_TOP/U_Mopology_Filter1/motion_pixel_out_reg[7]_0
    SLICE_X12Y56         LUT5 (Prop_lut5_I3_O)        0.045     0.652 r  U_Mopology_Filter_TOP/U_Mopology_Filter1/motion_pixel_out[11]_i_1/O
                         net (fo=1, routed)           0.000     0.652    U_Motion_Detector2/motion_pixel_out_reg[11]_0
    SLICE_X12Y56         FDRE                                         r  U_Motion_Detector2/motion_pixel_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.833    -0.856    U_Motion_Detector2/clk_25Mhz
    SLICE_X12Y56         FDRE                                         r  U_Motion_Detector2/motion_pixel_out_reg[11]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.215    -0.086    
    SLICE_X12Y56         FDRE (Hold_fdre_C_D)         0.120     0.034    U_Motion_Detector2/motion_pixel_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 U_btn_debounce2/shift_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2 rise@0.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        1.275ns  (logic 0.235ns (18.436%)  route 1.040ns (81.564%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.593    -0.588    U_btn_debounce2/clk_100Mhz
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.141    -0.447 f  U_btn_debounce2/shift_reg_reg[7]/Q
                         net (fo=2, routed)           0.272    -0.175    U_btn_debounce2/shift_reg_reg_n_0_[7]
    SLICE_X7Y53          LUT6 (Prop_lut6_I2_O)        0.045    -0.130 f  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=34, routed)          0.767     0.637    U_btn_debounce2/btn_debounced_d_reg_0
    SLICE_X5Y61          LUT3 (Prop_lut3_I0_O)        0.049     0.686 r  U_btn_debounce2/motion_pixel_count[15]_i_1/O
                         net (fo=1, routed)           0.000     0.686    U_Motion_Detector2/D[15]
    SLICE_X5Y61          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.860    -0.830    U_Motion_Detector2/clk_25Mhz
    SLICE_X5Y61          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[15]/C
                         clock pessimism              0.555    -0.275    
                         clock uncertainty            0.215    -0.060    
    SLICE_X5Y61          FDCE (Hold_fdce_C_D)         0.107     0.047    U_Motion_Detector2/motion_pixel_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.686    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 U_btn_debounce2/shift_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2 rise@0.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        1.271ns  (logic 0.231ns (18.179%)  route 1.040ns (81.821%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.593    -0.588    U_btn_debounce2/clk_100Mhz
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.141    -0.447 f  U_btn_debounce2/shift_reg_reg[7]/Q
                         net (fo=2, routed)           0.272    -0.175    U_btn_debounce2/shift_reg_reg_n_0_[7]
    SLICE_X7Y53          LUT6 (Prop_lut6_I2_O)        0.045    -0.130 f  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=34, routed)          0.767     0.637    U_btn_debounce2/btn_debounced_d_reg_0
    SLICE_X5Y61          LUT3 (Prop_lut3_I0_O)        0.045     0.682 r  U_btn_debounce2/motion_pixel_count[14]_i_1/O
                         net (fo=1, routed)           0.000     0.682    U_Motion_Detector2/D[14]
    SLICE_X5Y61          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.860    -0.830    U_Motion_Detector2/clk_25Mhz
    SLICE_X5Y61          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[14]/C
                         clock pessimism              0.555    -0.275    
                         clock uncertainty            0.215    -0.060    
    SLICE_X5Y61          FDCE (Hold_fdce_C_D)         0.092     0.032    U_Motion_Detector2/motion_pixel_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.682    
  -------------------------------------------------------------------
                         slack                                  0.651    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25Mhz_clk_wiz_2_1
  To Clock:  clk_25Mhz_clk_wiz_2

Setup :            0  Failing Endpoints,  Worst Slack       20.905ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.905ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_8/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_2 rise@40.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        18.378ns  (logic 2.497ns (13.587%)  route 15.881ns (86.413%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 38.487 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.545    -0.967    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X11Y69         FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/Q
                         net (fo=22, routed)          2.746     2.235    U_VGA_Controller/U_Pixel_Counter/y_pixel[4]
    SLICE_X10Y57         LUT2 (Prop_lut2_I1_O)        0.124     2.359 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_31/O
                         net (fo=1, routed)           0.000     2.359    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_31_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.937 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_22/O[2]
                         net (fo=1, routed)           0.488     3.425    U_VGA_Controller/U_Pixel_Counter/U_QVGA_MemController/cam_addr11[8]
    SLICE_X11Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     4.127 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.127    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_19_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.461 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_18/O[1]
                         net (fo=1, routed)           0.583     5.045    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_18_n_6
    SLICE_X9Y58          LUT5 (Prop_lut5_I4_O)        0.303     5.348 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_6/O
                         net (fo=371, routed)        12.064    17.412    U_frame_buffer_top/U_Frame_Buffer_real/ADDRBWRADDR[10]
    RAMB36_X2Y12         RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_8/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.482    38.487    U_frame_buffer_top/U_Frame_Buffer_real/clk_25Mhz
    RAMB36_X2Y12         RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_8/CLKBWRCLK
                         clock pessimism              0.491    38.977    
                         clock uncertainty           -0.095    38.883    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    38.317    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_8
  -------------------------------------------------------------------
                         required time                         38.317    
                         arrival time                         -17.412    
  -------------------------------------------------------------------
                         slack                                 20.905    

Slack (MET) :             22.797ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_5/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_2 rise@40.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        16.485ns  (logic 2.497ns (15.147%)  route 13.988ns (84.853%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.485 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.545    -0.967    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X11Y69         FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/Q
                         net (fo=22, routed)          2.746     2.235    U_VGA_Controller/U_Pixel_Counter/y_pixel[4]
    SLICE_X10Y57         LUT2 (Prop_lut2_I1_O)        0.124     2.359 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_31/O
                         net (fo=1, routed)           0.000     2.359    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_31_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.937 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_22/O[2]
                         net (fo=1, routed)           0.488     3.425    U_VGA_Controller/U_Pixel_Counter/U_QVGA_MemController/cam_addr11[8]
    SLICE_X11Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     4.127 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.127    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_19_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.461 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_18/O[1]
                         net (fo=1, routed)           0.583     5.045    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_18_n_6
    SLICE_X9Y58          LUT5 (Prop_lut5_I4_O)        0.303     5.348 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_6/O
                         net (fo=371, routed)        10.170    15.518    U_frame_buffer_top/U_Frame_Buffer_real/ADDRBWRADDR[10]
    RAMB36_X1Y12         RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_5/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.480    38.485    U_frame_buffer_top/U_Frame_Buffer_real/clk_25Mhz
    RAMB36_X1Y12         RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_5/CLKBWRCLK
                         clock pessimism              0.491    38.975    
                         clock uncertainty           -0.095    38.881    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    38.315    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_5
  -------------------------------------------------------------------
                         required time                         38.315    
                         arrival time                         -15.518    
  -------------------------------------------------------------------
                         slack                                 22.797    

Slack (MET) :             22.812ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_1/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_2 rise@40.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        16.478ns  (logic 2.497ns (15.154%)  route 13.981ns (84.846%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 38.500 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.545    -0.967    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X11Y69         FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/Q
                         net (fo=22, routed)          2.746     2.235    U_VGA_Controller/U_Pixel_Counter/y_pixel[4]
    SLICE_X10Y57         LUT2 (Prop_lut2_I1_O)        0.124     2.359 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_31/O
                         net (fo=1, routed)           0.000     2.359    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_31_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.937 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_22/O[2]
                         net (fo=1, routed)           0.488     3.425    U_VGA_Controller/U_Pixel_Counter/U_QVGA_MemController/cam_addr11[8]
    SLICE_X11Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     4.127 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.127    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_19_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.461 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_18/O[1]
                         net (fo=1, routed)           0.583     5.045    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_18_n_6
    SLICE_X9Y58          LUT5 (Prop_lut5_I4_O)        0.303     5.348 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_6/O
                         net (fo=371, routed)        10.163    15.511    U_frame_buffer_top/U_Frame_Buffer_real/ADDRBWRADDR[10]
    RAMB36_X2Y9          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_1/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.496    38.500    U_frame_buffer_top/U_Frame_Buffer_real/clk_25Mhz
    RAMB36_X2Y9          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_1/CLKBWRCLK
                         clock pessimism              0.484    38.984    
                         clock uncertainty           -0.095    38.889    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    38.323    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_1
  -------------------------------------------------------------------
                         required time                         38.323    
                         arrival time                         -15.511    
  -------------------------------------------------------------------
                         slack                                 22.812    

Slack (MET) :             23.109ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_2/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_2 rise@40.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        16.180ns  (logic 2.381ns (14.716%)  route 13.799ns (85.284%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 38.499 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.545    -0.967    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X11Y69         FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/Q
                         net (fo=22, routed)          2.746     2.235    U_VGA_Controller/U_Pixel_Counter/y_pixel[4]
    SLICE_X10Y57         LUT2 (Prop_lut2_I1_O)        0.124     2.359 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_31/O
                         net (fo=1, routed)           0.000     2.359    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_31_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.937 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_22/O[2]
                         net (fo=1, routed)           0.488     3.425    U_VGA_Controller/U_Pixel_Counter/U_QVGA_MemController/cam_addr11[8]
    SLICE_X11Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     4.127 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.127    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_19_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.349 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_18/O[0]
                         net (fo=1, routed)           0.585     4.934    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_18_n_7
    SLICE_X9Y58          LUT5 (Prop_lut5_I4_O)        0.299     5.233 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_7/O
                         net (fo=672, routed)         9.980    15.213    U_frame_buffer_top/U_Frame_Buffer_real/ADDRBWRADDR[9]
    RAMB36_X2Y8          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_2/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.495    38.499    U_frame_buffer_top/U_Frame_Buffer_real/clk_25Mhz
    RAMB36_X2Y8          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_2/CLKBWRCLK
                         clock pessimism              0.484    38.983    
                         clock uncertainty           -0.095    38.888    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    38.322    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_2
  -------------------------------------------------------------------
                         required time                         38.322    
                         arrival time                         -15.213    
  -------------------------------------------------------------------
                         slack                                 23.109    

Slack (MET) :             23.138ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_7/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_2 rise@40.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        16.147ns  (logic 2.497ns (15.464%)  route 13.650ns (84.536%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 38.488 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.545    -0.967    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X11Y69         FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/Q
                         net (fo=22, routed)          2.746     2.235    U_VGA_Controller/U_Pixel_Counter/y_pixel[4]
    SLICE_X10Y57         LUT2 (Prop_lut2_I1_O)        0.124     2.359 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_31/O
                         net (fo=1, routed)           0.000     2.359    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_31_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.937 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_22/O[2]
                         net (fo=1, routed)           0.488     3.425    U_VGA_Controller/U_Pixel_Counter/U_QVGA_MemController/cam_addr11[8]
    SLICE_X11Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     4.127 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.127    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_19_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.461 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_18/O[1]
                         net (fo=1, routed)           0.583     5.045    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_18_n_6
    SLICE_X9Y58          LUT5 (Prop_lut5_I4_O)        0.303     5.348 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_6/O
                         net (fo=371, routed)         9.832    15.180    U_frame_buffer_top/U_Frame_Buffer_real/ADDRBWRADDR[10]
    RAMB36_X1Y11         RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_7/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.483    38.488    U_frame_buffer_top/U_Frame_Buffer_real/clk_25Mhz
    RAMB36_X1Y11         RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_7/CLKBWRCLK
                         clock pessimism              0.491    38.978    
                         clock uncertainty           -0.095    38.884    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    38.318    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_7
  -------------------------------------------------------------------
                         required time                         38.318    
                         arrival time                         -15.180    
  -------------------------------------------------------------------
                         slack                                 23.138    

Slack (MET) :             23.149ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_2/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_2 rise@40.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        16.140ns  (logic 2.497ns (15.471%)  route 13.643ns (84.529%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 38.499 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.545    -0.967    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X11Y69         FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/Q
                         net (fo=22, routed)          2.746     2.235    U_VGA_Controller/U_Pixel_Counter/y_pixel[4]
    SLICE_X10Y57         LUT2 (Prop_lut2_I1_O)        0.124     2.359 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_31/O
                         net (fo=1, routed)           0.000     2.359    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_31_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.937 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_22/O[2]
                         net (fo=1, routed)           0.488     3.425    U_VGA_Controller/U_Pixel_Counter/U_QVGA_MemController/cam_addr11[8]
    SLICE_X11Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     4.127 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.127    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_19_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.461 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_18/O[1]
                         net (fo=1, routed)           0.583     5.045    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_18_n_6
    SLICE_X9Y58          LUT5 (Prop_lut5_I4_O)        0.303     5.348 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_6/O
                         net (fo=371, routed)         9.825    15.173    U_frame_buffer_top/U_Frame_Buffer_real/ADDRBWRADDR[10]
    RAMB36_X2Y8          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_2/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.495    38.499    U_frame_buffer_top/U_Frame_Buffer_real/clk_25Mhz
    RAMB36_X2Y8          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_2/CLKBWRCLK
                         clock pessimism              0.484    38.983    
                         clock uncertainty           -0.095    38.888    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    38.322    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_2
  -------------------------------------------------------------------
                         required time                         38.322    
                         arrival time                         -15.173    
  -------------------------------------------------------------------
                         slack                                 23.149    

Slack (MET) :             23.278ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_0/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_2 rise@40.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        16.008ns  (logic 2.497ns (15.598%)  route 13.511ns (84.402%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 38.490 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.545    -0.967    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X11Y69         FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/Q
                         net (fo=22, routed)          2.746     2.235    U_VGA_Controller/U_Pixel_Counter/y_pixel[4]
    SLICE_X10Y57         LUT2 (Prop_lut2_I1_O)        0.124     2.359 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_31/O
                         net (fo=1, routed)           0.000     2.359    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_31_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.937 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_22/O[2]
                         net (fo=1, routed)           0.488     3.425    U_VGA_Controller/U_Pixel_Counter/U_QVGA_MemController/cam_addr11[8]
    SLICE_X11Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     4.127 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.127    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_19_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.461 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_18/O[1]
                         net (fo=1, routed)           0.583     5.045    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_18_n_6
    SLICE_X9Y58          LUT5 (Prop_lut5_I4_O)        0.303     5.348 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_6/O
                         net (fo=371, routed)         9.694    15.041    U_frame_buffer_top/U_Frame_Buffer_real/ADDRBWRADDR[10]
    RAMB36_X2Y11         RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_0/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.485    38.490    U_frame_buffer_top/U_Frame_Buffer_real/clk_25Mhz
    RAMB36_X2Y11         RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_0/CLKBWRCLK
                         clock pessimism              0.491    38.980    
                         clock uncertainty           -0.095    38.886    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    38.320    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_0
  -------------------------------------------------------------------
                         required time                         38.320    
                         arrival time                         -15.041    
  -------------------------------------------------------------------
                         slack                                 23.278    

Slack (MET) :             23.448ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_1/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_2 rise@40.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        15.842ns  (logic 2.381ns (15.030%)  route 13.461ns (84.970%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 38.500 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.545    -0.967    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X11Y69         FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/Q
                         net (fo=22, routed)          2.746     2.235    U_VGA_Controller/U_Pixel_Counter/y_pixel[4]
    SLICE_X10Y57         LUT2 (Prop_lut2_I1_O)        0.124     2.359 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_31/O
                         net (fo=1, routed)           0.000     2.359    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_31_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.937 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_22/O[2]
                         net (fo=1, routed)           0.488     3.425    U_VGA_Controller/U_Pixel_Counter/U_QVGA_MemController/cam_addr11[8]
    SLICE_X11Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     4.127 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.127    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_19_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.349 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_18/O[0]
                         net (fo=1, routed)           0.585     4.934    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_18_n_7
    SLICE_X9Y58          LUT5 (Prop_lut5_I4_O)        0.299     5.233 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_7/O
                         net (fo=672, routed)         9.642    14.875    U_frame_buffer_top/U_Frame_Buffer_real/ADDRBWRADDR[9]
    RAMB36_X2Y9          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_1/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.496    38.500    U_frame_buffer_top/U_Frame_Buffer_real/clk_25Mhz
    RAMB36_X2Y9          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_1/CLKBWRCLK
                         clock pessimism              0.484    38.984    
                         clock uncertainty           -0.095    38.889    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    38.323    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_1
  -------------------------------------------------------------------
                         required time                         38.323    
                         arrival time                         -14.875    
  -------------------------------------------------------------------
                         slack                                 23.448    

Slack (MET) :             23.477ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_9/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_2 rise@40.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        15.809ns  (logic 2.497ns (15.795%)  route 13.312ns (84.205%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 38.489 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.545    -0.967    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X11Y69         FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/Q
                         net (fo=22, routed)          2.746     2.235    U_VGA_Controller/U_Pixel_Counter/y_pixel[4]
    SLICE_X10Y57         LUT2 (Prop_lut2_I1_O)        0.124     2.359 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_31/O
                         net (fo=1, routed)           0.000     2.359    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_31_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.937 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_22/O[2]
                         net (fo=1, routed)           0.488     3.425    U_VGA_Controller/U_Pixel_Counter/U_QVGA_MemController/cam_addr11[8]
    SLICE_X11Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     4.127 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.127    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_19_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.461 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_18/O[1]
                         net (fo=1, routed)           0.583     5.045    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_18_n_6
    SLICE_X9Y58          LUT5 (Prop_lut5_I4_O)        0.303     5.348 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_6/O
                         net (fo=371, routed)         9.494    14.842    U_frame_buffer_top/U_Frame_Buffer_real/ADDRBWRADDR[10]
    RAMB36_X1Y10         RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_9/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.484    38.489    U_frame_buffer_top/U_Frame_Buffer_real/clk_25Mhz
    RAMB36_X1Y10         RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_9/CLKBWRCLK
                         clock pessimism              0.491    38.979    
                         clock uncertainty           -0.095    38.885    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    38.319    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_9
  -------------------------------------------------------------------
                         required time                         38.319    
                         arrival time                         -14.842    
  -------------------------------------------------------------------
                         slack                                 23.477    

Slack (MET) :             23.478ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_10/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_2 rise@40.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        15.809ns  (logic 2.497ns (15.795%)  route 13.312ns (84.205%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 38.497 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.545    -0.967    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X11Y69         FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/Q
                         net (fo=22, routed)          2.746     2.235    U_VGA_Controller/U_Pixel_Counter/y_pixel[4]
    SLICE_X10Y57         LUT2 (Prop_lut2_I1_O)        0.124     2.359 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_31/O
                         net (fo=1, routed)           0.000     2.359    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_31_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.937 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_22/O[2]
                         net (fo=1, routed)           0.488     3.425    U_VGA_Controller/U_Pixel_Counter/U_QVGA_MemController/cam_addr11[8]
    SLICE_X11Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     4.127 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.127    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_19_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.461 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_18/O[1]
                         net (fo=1, routed)           0.583     5.045    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_18_n_6
    SLICE_X9Y58          LUT5 (Prop_lut5_I4_O)        0.303     5.348 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_6/O
                         net (fo=371, routed)         9.494    14.842    U_frame_buffer_top/U_Frame_Buffer_real/ADDRBWRADDR[10]
    RAMB36_X1Y8          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_10/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.493    38.497    U_frame_buffer_top/U_Frame_Buffer_real/clk_25Mhz
    RAMB36_X1Y8          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_10/CLKBWRCLK
                         clock pessimism              0.484    38.981    
                         clock uncertainty           -0.095    38.886    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    38.320    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_10
  -------------------------------------------------------------------
                         required time                         38.320    
                         arrival time                         -14.842    
  -------------------------------------------------------------------
                         slack                                 23.478    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_p11_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_o_data_internal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2 rise@0.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.582    -0.599    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X7Y70          FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_p11_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_p11_reg/Q
                         net (fo=1, routed)           0.087    -0.371    U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_p11
    SLICE_X6Y70          LUT5 (Prop_lut5_I2_O)        0.045    -0.326 r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_o_data_internal[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.326    U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_o_data_internal[0]_i_1_n_0
    SLICE_X6Y70          FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_o_data_internal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.850    -0.839    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X6Y70          FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_o_data_internal_reg[0]/C
                         clock pessimism              0.253    -0.586    
                         clock uncertainty            0.095    -0.492    
    SLICE_X6Y70          FDRE (Hold_fdre_C_D)         0.120    -0.372    U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_o_data_internal_reg[0]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_p12_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_p11_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2 rise@0.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.583    -0.598    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X7Y69          FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_p12_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_p12_reg/Q
                         net (fo=2, routed)           0.122    -0.335    U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_p12
    SLICE_X7Y70          FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_p11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.850    -0.839    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X7Y70          FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_p11_reg/C
                         clock pessimism              0.254    -0.585    
                         clock uncertainty            0.095    -0.491    
    SLICE_X7Y70          FDRE (Hold_fdre_C_D)         0.070    -0.421    U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_p11_reg
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_A/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2 rise@0.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.164ns (34.719%)  route 0.308ns (65.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.555    -0.626    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X14Y70         FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[3]/Q
                         net (fo=140, routed)         0.308    -0.154    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/A3
    SLICE_X10Y70         RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_A/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.822    -0.867    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/WCLK
    SLICE_X10Y70         RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_A/CLK
                         clock pessimism              0.275    -0.592    
                         clock uncertainty            0.095    -0.498    
    SLICE_X10Y70         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240    -0.258    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_B/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2 rise@0.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.164ns (34.719%)  route 0.308ns (65.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.555    -0.626    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X14Y70         FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[3]/Q
                         net (fo=140, routed)         0.308    -0.154    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/A3
    SLICE_X10Y70         RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_B/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.822    -0.867    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/WCLK
    SLICE_X10Y70         RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_B/CLK
                         clock pessimism              0.275    -0.592    
                         clock uncertainty            0.095    -0.498    
    SLICE_X10Y70         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240    -0.258    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_C/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2 rise@0.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.164ns (34.719%)  route 0.308ns (65.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.555    -0.626    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X14Y70         FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[3]/Q
                         net (fo=140, routed)         0.308    -0.154    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/A3
    SLICE_X10Y70         RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_C/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.822    -0.867    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/WCLK
    SLICE_X10Y70         RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_C/CLK
                         clock pessimism              0.275    -0.592    
                         clock uncertainty            0.095    -0.498    
    SLICE_X10Y70         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240    -0.258    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_D/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2 rise@0.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.164ns (34.719%)  route 0.308ns (65.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.555    -0.626    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X14Y70         FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[3]/Q
                         net (fo=140, routed)         0.308    -0.154    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/A3
    SLICE_X10Y70         RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_D/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.822    -0.867    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/WCLK
    SLICE_X10Y70         RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_D/CLK
                         clock pessimism              0.275    -0.592    
                         clock uncertainty            0.095    -0.498    
    SLICE_X10Y70         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240    -0.258    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_A/ADR5
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2 rise@0.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.159%)  route 0.238ns (62.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.558    -0.623    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X11Y67         FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/Q
                         net (fo=136, routed)         0.238    -0.244    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/A5
    SLICE_X10Y70         RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_A/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.822    -0.867    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/WCLK
    SLICE_X10Y70         RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_A/CLK
                         clock pessimism              0.255    -0.612    
                         clock uncertainty            0.095    -0.518    
    SLICE_X10Y70         RAMS64E (Hold_rams64e_CLK_ADR5)
                                                      0.170    -0.348    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_B/ADR5
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2 rise@0.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.159%)  route 0.238ns (62.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.558    -0.623    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X11Y67         FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/Q
                         net (fo=136, routed)         0.238    -0.244    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/A5
    SLICE_X10Y70         RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_B/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.822    -0.867    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/WCLK
    SLICE_X10Y70         RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_B/CLK
                         clock pessimism              0.255    -0.612    
                         clock uncertainty            0.095    -0.518    
    SLICE_X10Y70         RAMS64E (Hold_rams64e_CLK_ADR5)
                                                      0.170    -0.348    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_C/ADR5
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2 rise@0.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.159%)  route 0.238ns (62.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.558    -0.623    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X11Y67         FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/Q
                         net (fo=136, routed)         0.238    -0.244    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/A5
    SLICE_X10Y70         RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_C/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.822    -0.867    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/WCLK
    SLICE_X10Y70         RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_C/CLK
                         clock pessimism              0.255    -0.612    
                         clock uncertainty            0.095    -0.518    
    SLICE_X10Y70         RAMS64E (Hold_rams64e_CLK_ADR5)
                                                      0.170    -0.348    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_D/ADR5
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2 rise@0.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.159%)  route 0.238ns (62.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.558    -0.623    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X11Y67         FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/Q
                         net (fo=136, routed)         0.238    -0.244    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/A5
    SLICE_X10Y70         RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_D/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.822    -0.867    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/WCLK
    SLICE_X10Y70         RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_D/CLK
                         clock pessimism              0.255    -0.612    
                         clock uncertainty            0.095    -0.518    
    SLICE_X10Y70         RAMS64E (Hold_rams64e_CLK_ADR5)
                                                      0.170    -0.348    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.104    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100Mhz_clk_wiz_2
  To Clock:  clk_100Mhz_clk_wiz_2_1

Setup :            0  Failing Endpoints,  Worst Slack        4.418ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.418ns  (required time - arrival time)
  Source:                 U_buzzer_PWM/note_index_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_buzzer_PWM/PWM_en_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2_1 rise@10.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        5.073ns  (logic 1.468ns (28.935%)  route 3.605ns (71.065%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.626    -0.886    U_buzzer_PWM/clk_100Mhz
    SLICE_X0Y56          FDCE                                         r  U_buzzer_PWM/note_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.456    -0.430 r  U_buzzer_PWM/note_index_reg[1]/Q
                         net (fo=31, routed)          1.362     0.932    U_buzzer_PWM/note_index_reg_n_0_[1]
    SLICE_X5Y58          LUT6 (Prop_lut6_I4_O)        0.124     1.056 r  U_buzzer_PWM/i__carry__0_i_3/O
                         net (fo=1, routed)           0.529     1.584    U_buzzer_PWM/i__carry__0_i_3_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.091 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.091    U_buzzer_PWM/play_state1_inferred__0/i__carry__0_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.205 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.205    U_buzzer_PWM/play_state1_inferred__0/i__carry__1_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.319 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__2/CO[3]
                         net (fo=36, routed)          1.317     3.637    U_buzzer_PWM/play_state1
    SLICE_X0Y57          LUT3 (Prop_lut3_I2_O)        0.153     3.790 r  U_buzzer_PWM/note_index[4]_i_1/O
                         net (fo=6, routed)           0.398     4.187    U_buzzer_PWM/note_index[4]_i_1_n_0
    SLICE_X0Y57          FDCE                                         r  U_buzzer_PWM/PWM_en_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.508     8.512    U_buzzer_PWM/clk_100Mhz
    SLICE_X0Y57          FDCE                                         r  U_buzzer_PWM/PWM_en_reg/C
                         clock pessimism              0.576     9.088    
                         clock uncertainty           -0.074     9.014    
    SLICE_X0Y57          FDCE (Setup_fdce_C_CE)      -0.408     8.606    U_buzzer_PWM/PWM_en_reg
  -------------------------------------------------------------------
                         required time                          8.606    
                         arrival time                          -4.187    
  -------------------------------------------------------------------
                         slack                                  4.418    

Slack (MET) :             4.493ns  (required time - arrival time)
  Source:                 U_buzzer_PWM/note_index_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_buzzer_PWM/note_index_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2_1 rise@10.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        5.025ns  (logic 1.468ns (29.214%)  route 3.557ns (70.786%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.626    -0.886    U_buzzer_PWM/clk_100Mhz
    SLICE_X0Y56          FDCE                                         r  U_buzzer_PWM/note_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.456    -0.430 r  U_buzzer_PWM/note_index_reg[1]/Q
                         net (fo=31, routed)          1.362     0.932    U_buzzer_PWM/note_index_reg_n_0_[1]
    SLICE_X5Y58          LUT6 (Prop_lut6_I4_O)        0.124     1.056 r  U_buzzer_PWM/i__carry__0_i_3/O
                         net (fo=1, routed)           0.529     1.584    U_buzzer_PWM/i__carry__0_i_3_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.091 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.091    U_buzzer_PWM/play_state1_inferred__0/i__carry__0_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.205 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.205    U_buzzer_PWM/play_state1_inferred__0/i__carry__1_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.319 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__2/CO[3]
                         net (fo=36, routed)          1.317     3.637    U_buzzer_PWM/play_state1
    SLICE_X0Y57          LUT3 (Prop_lut3_I2_O)        0.153     3.790 r  U_buzzer_PWM/note_index[4]_i_1/O
                         net (fo=6, routed)           0.349     4.139    U_buzzer_PWM/note_index[4]_i_1_n_0
    SLICE_X0Y56          FDCE                                         r  U_buzzer_PWM/note_index_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.509     8.513    U_buzzer_PWM/clk_100Mhz
    SLICE_X0Y56          FDCE                                         r  U_buzzer_PWM/note_index_reg[0]/C
                         clock pessimism              0.601     9.114    
                         clock uncertainty           -0.074     9.040    
    SLICE_X0Y56          FDCE (Setup_fdce_C_CE)      -0.408     8.632    U_buzzer_PWM/note_index_reg[0]
  -------------------------------------------------------------------
                         required time                          8.632    
                         arrival time                          -4.139    
  -------------------------------------------------------------------
                         slack                                  4.493    

Slack (MET) :             4.493ns  (required time - arrival time)
  Source:                 U_buzzer_PWM/note_index_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_buzzer_PWM/note_index_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2_1 rise@10.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        5.025ns  (logic 1.468ns (29.214%)  route 3.557ns (70.786%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.626    -0.886    U_buzzer_PWM/clk_100Mhz
    SLICE_X0Y56          FDCE                                         r  U_buzzer_PWM/note_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.456    -0.430 r  U_buzzer_PWM/note_index_reg[1]/Q
                         net (fo=31, routed)          1.362     0.932    U_buzzer_PWM/note_index_reg_n_0_[1]
    SLICE_X5Y58          LUT6 (Prop_lut6_I4_O)        0.124     1.056 r  U_buzzer_PWM/i__carry__0_i_3/O
                         net (fo=1, routed)           0.529     1.584    U_buzzer_PWM/i__carry__0_i_3_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.091 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.091    U_buzzer_PWM/play_state1_inferred__0/i__carry__0_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.205 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.205    U_buzzer_PWM/play_state1_inferred__0/i__carry__1_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.319 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__2/CO[3]
                         net (fo=36, routed)          1.317     3.637    U_buzzer_PWM/play_state1
    SLICE_X0Y57          LUT3 (Prop_lut3_I2_O)        0.153     3.790 r  U_buzzer_PWM/note_index[4]_i_1/O
                         net (fo=6, routed)           0.349     4.139    U_buzzer_PWM/note_index[4]_i_1_n_0
    SLICE_X0Y56          FDCE                                         r  U_buzzer_PWM/note_index_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.509     8.513    U_buzzer_PWM/clk_100Mhz
    SLICE_X0Y56          FDCE                                         r  U_buzzer_PWM/note_index_reg[1]/C
                         clock pessimism              0.601     9.114    
                         clock uncertainty           -0.074     9.040    
    SLICE_X0Y56          FDCE (Setup_fdce_C_CE)      -0.408     8.632    U_buzzer_PWM/note_index_reg[1]
  -------------------------------------------------------------------
                         required time                          8.632    
                         arrival time                          -4.139    
  -------------------------------------------------------------------
                         slack                                  4.493    

Slack (MET) :             4.493ns  (required time - arrival time)
  Source:                 U_buzzer_PWM/note_index_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_buzzer_PWM/note_index_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2_1 rise@10.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        5.025ns  (logic 1.468ns (29.214%)  route 3.557ns (70.786%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.626    -0.886    U_buzzer_PWM/clk_100Mhz
    SLICE_X0Y56          FDCE                                         r  U_buzzer_PWM/note_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.456    -0.430 r  U_buzzer_PWM/note_index_reg[1]/Q
                         net (fo=31, routed)          1.362     0.932    U_buzzer_PWM/note_index_reg_n_0_[1]
    SLICE_X5Y58          LUT6 (Prop_lut6_I4_O)        0.124     1.056 r  U_buzzer_PWM/i__carry__0_i_3/O
                         net (fo=1, routed)           0.529     1.584    U_buzzer_PWM/i__carry__0_i_3_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.091 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.091    U_buzzer_PWM/play_state1_inferred__0/i__carry__0_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.205 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.205    U_buzzer_PWM/play_state1_inferred__0/i__carry__1_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.319 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__2/CO[3]
                         net (fo=36, routed)          1.317     3.637    U_buzzer_PWM/play_state1
    SLICE_X0Y57          LUT3 (Prop_lut3_I2_O)        0.153     3.790 r  U_buzzer_PWM/note_index[4]_i_1/O
                         net (fo=6, routed)           0.349     4.139    U_buzzer_PWM/note_index[4]_i_1_n_0
    SLICE_X0Y56          FDCE                                         r  U_buzzer_PWM/note_index_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.509     8.513    U_buzzer_PWM/clk_100Mhz
    SLICE_X0Y56          FDCE                                         r  U_buzzer_PWM/note_index_reg[2]/C
                         clock pessimism              0.601     9.114    
                         clock uncertainty           -0.074     9.040    
    SLICE_X0Y56          FDCE (Setup_fdce_C_CE)      -0.408     8.632    U_buzzer_PWM/note_index_reg[2]
  -------------------------------------------------------------------
                         required time                          8.632    
                         arrival time                          -4.139    
  -------------------------------------------------------------------
                         slack                                  4.493    

Slack (MET) :             4.493ns  (required time - arrival time)
  Source:                 U_buzzer_PWM/note_index_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_buzzer_PWM/note_index_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2_1 rise@10.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        5.025ns  (logic 1.468ns (29.214%)  route 3.557ns (70.786%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.626    -0.886    U_buzzer_PWM/clk_100Mhz
    SLICE_X0Y56          FDCE                                         r  U_buzzer_PWM/note_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.456    -0.430 r  U_buzzer_PWM/note_index_reg[1]/Q
                         net (fo=31, routed)          1.362     0.932    U_buzzer_PWM/note_index_reg_n_0_[1]
    SLICE_X5Y58          LUT6 (Prop_lut6_I4_O)        0.124     1.056 r  U_buzzer_PWM/i__carry__0_i_3/O
                         net (fo=1, routed)           0.529     1.584    U_buzzer_PWM/i__carry__0_i_3_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.091 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.091    U_buzzer_PWM/play_state1_inferred__0/i__carry__0_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.205 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.205    U_buzzer_PWM/play_state1_inferred__0/i__carry__1_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.319 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__2/CO[3]
                         net (fo=36, routed)          1.317     3.637    U_buzzer_PWM/play_state1
    SLICE_X0Y57          LUT3 (Prop_lut3_I2_O)        0.153     3.790 r  U_buzzer_PWM/note_index[4]_i_1/O
                         net (fo=6, routed)           0.349     4.139    U_buzzer_PWM/note_index[4]_i_1_n_0
    SLICE_X0Y56          FDCE                                         r  U_buzzer_PWM/note_index_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.509     8.513    U_buzzer_PWM/clk_100Mhz
    SLICE_X0Y56          FDCE                                         r  U_buzzer_PWM/note_index_reg[3]/C
                         clock pessimism              0.601     9.114    
                         clock uncertainty           -0.074     9.040    
    SLICE_X0Y56          FDCE (Setup_fdce_C_CE)      -0.408     8.632    U_buzzer_PWM/note_index_reg[3]
  -------------------------------------------------------------------
                         required time                          8.632    
                         arrival time                          -4.139    
  -------------------------------------------------------------------
                         slack                                  4.493    

Slack (MET) :             4.493ns  (required time - arrival time)
  Source:                 U_buzzer_PWM/note_index_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_buzzer_PWM/note_index_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2_1 rise@10.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        5.025ns  (logic 1.468ns (29.214%)  route 3.557ns (70.786%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.626    -0.886    U_buzzer_PWM/clk_100Mhz
    SLICE_X0Y56          FDCE                                         r  U_buzzer_PWM/note_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.456    -0.430 r  U_buzzer_PWM/note_index_reg[1]/Q
                         net (fo=31, routed)          1.362     0.932    U_buzzer_PWM/note_index_reg_n_0_[1]
    SLICE_X5Y58          LUT6 (Prop_lut6_I4_O)        0.124     1.056 r  U_buzzer_PWM/i__carry__0_i_3/O
                         net (fo=1, routed)           0.529     1.584    U_buzzer_PWM/i__carry__0_i_3_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.091 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.091    U_buzzer_PWM/play_state1_inferred__0/i__carry__0_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.205 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.205    U_buzzer_PWM/play_state1_inferred__0/i__carry__1_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.319 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__2/CO[3]
                         net (fo=36, routed)          1.317     3.637    U_buzzer_PWM/play_state1
    SLICE_X0Y57          LUT3 (Prop_lut3_I2_O)        0.153     3.790 r  U_buzzer_PWM/note_index[4]_i_1/O
                         net (fo=6, routed)           0.349     4.139    U_buzzer_PWM/note_index[4]_i_1_n_0
    SLICE_X0Y56          FDCE                                         r  U_buzzer_PWM/note_index_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.509     8.513    U_buzzer_PWM/clk_100Mhz
    SLICE_X0Y56          FDCE                                         r  U_buzzer_PWM/note_index_reg[4]/C
                         clock pessimism              0.601     9.114    
                         clock uncertainty           -0.074     9.040    
    SLICE_X0Y56          FDCE (Setup_fdce_C_CE)      -0.408     8.632    U_buzzer_PWM/note_index_reg[4]
  -------------------------------------------------------------------
                         required time                          8.632    
                         arrival time                          -4.139    
  -------------------------------------------------------------------
                         slack                                  4.493    

Slack (MET) :             4.520ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_play_fsm2/text_en_over_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2_1 rise@10.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        5.104ns  (logic 1.104ns (21.632%)  route 4.000ns (78.368%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.626    -0.886    U_btn_debounce2/clk_100Mhz
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.456    -0.430 r  U_btn_debounce2/shift_reg_reg[5]/Q
                         net (fo=2, routed)           0.950     0.520    U_btn_debounce2/p_0_in[6]
    SLICE_X6Y53          LUT4 (Prop_lut4_I1_O)        0.124     0.644 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.464     1.108    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I1_O)        0.124     1.232 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=34, routed)          1.105     2.337    U_play_fsm2/score_reg_reg[1]_0
    SLICE_X7Y65          LUT5 (Prop_lut5_I0_O)        0.124     2.461 r  U_play_fsm2/FSM_sequential_state[2]_i_8/O
                         net (fo=2, routed)           0.296     2.757    U_play_fsm2/FSM_sequential_state[2]_i_8_n_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I0_O)        0.124     2.881 r  U_play_fsm2/text_en_over_reg_i_2/O
                         net (fo=2, routed)           0.679     3.560    U_play_fsm2/text_en_over_next
    SLICE_X5Y65          LUT5 (Prop_lut5_I3_O)        0.152     3.712 r  U_play_fsm2/text_en_over_reg_i_1__0/O
                         net (fo=1, routed)           0.506     4.218    U_play_fsm2/text_en_over_reg_i_1__0_n_0
    SLICE_X5Y65          FDCE                                         r  U_play_fsm2/text_en_over_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.501     8.505    U_play_fsm2/clk_100Mhz
    SLICE_X5Y65          FDCE                                         r  U_play_fsm2/text_en_over_reg_reg/C
                         clock pessimism              0.562     9.067    
                         clock uncertainty           -0.074     8.993    
    SLICE_X5Y65          FDCE (Setup_fdce_C_D)       -0.255     8.738    U_play_fsm2/text_en_over_reg_reg
  -------------------------------------------------------------------
                         required time                          8.738    
                         arrival time                          -4.218    
  -------------------------------------------------------------------
                         slack                                  4.520    

Slack (MET) :             4.675ns  (required time - arrival time)
  Source:                 U_buzzer_PWM/note_index_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_buzzer_PWM/half_cnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2_1 rise@10.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        5.021ns  (logic 1.439ns (28.659%)  route 3.582ns (71.341%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.626    -0.886    U_buzzer_PWM/clk_100Mhz
    SLICE_X0Y56          FDCE                                         r  U_buzzer_PWM/note_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.456    -0.430 r  U_buzzer_PWM/note_index_reg[1]/Q
                         net (fo=31, routed)          1.362     0.932    U_buzzer_PWM/note_index_reg_n_0_[1]
    SLICE_X5Y58          LUT6 (Prop_lut6_I4_O)        0.124     1.056 r  U_buzzer_PWM/i__carry__0_i_3/O
                         net (fo=1, routed)           0.529     1.584    U_buzzer_PWM/i__carry__0_i_3_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.091 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.091    U_buzzer_PWM/play_state1_inferred__0/i__carry__0_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.205 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.205    U_buzzer_PWM/play_state1_inferred__0/i__carry__1_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.319 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__2/CO[3]
                         net (fo=36, routed)          0.852     3.171    U_buzzer_PWM/play_state1
    SLICE_X0Y57          LUT5 (Prop_lut5_I4_O)        0.124     3.295 r  U_buzzer_PWM/freq_cnt[0]_i_1/O
                         net (fo=7, routed)           0.840     4.135    U_buzzer_PWM/freq_cnt[0]_i_1_n_0
    SLICE_X3Y52          FDRE                                         r  U_buzzer_PWM/half_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.510     8.514    U_buzzer_PWM/clk_100Mhz
    SLICE_X3Y52          FDRE                                         r  U_buzzer_PWM/half_cnt_reg[10]/C
                         clock pessimism              0.576     9.090    
                         clock uncertainty           -0.074     9.016    
    SLICE_X3Y52          FDRE (Setup_fdre_C_CE)      -0.205     8.811    U_buzzer_PWM/half_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          8.811    
                         arrival time                          -4.135    
  -------------------------------------------------------------------
                         slack                                  4.675    

Slack (MET) :             4.675ns  (required time - arrival time)
  Source:                 U_buzzer_PWM/note_index_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_buzzer_PWM/half_cnt_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2_1 rise@10.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        5.021ns  (logic 1.439ns (28.659%)  route 3.582ns (71.341%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.626    -0.886    U_buzzer_PWM/clk_100Mhz
    SLICE_X0Y56          FDCE                                         r  U_buzzer_PWM/note_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.456    -0.430 r  U_buzzer_PWM/note_index_reg[1]/Q
                         net (fo=31, routed)          1.362     0.932    U_buzzer_PWM/note_index_reg_n_0_[1]
    SLICE_X5Y58          LUT6 (Prop_lut6_I4_O)        0.124     1.056 r  U_buzzer_PWM/i__carry__0_i_3/O
                         net (fo=1, routed)           0.529     1.584    U_buzzer_PWM/i__carry__0_i_3_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.091 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.091    U_buzzer_PWM/play_state1_inferred__0/i__carry__0_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.205 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.205    U_buzzer_PWM/play_state1_inferred__0/i__carry__1_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.319 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__2/CO[3]
                         net (fo=36, routed)          0.852     3.171    U_buzzer_PWM/play_state1
    SLICE_X0Y57          LUT5 (Prop_lut5_I4_O)        0.124     3.295 r  U_buzzer_PWM/freq_cnt[0]_i_1/O
                         net (fo=7, routed)           0.840     4.135    U_buzzer_PWM/freq_cnt[0]_i_1_n_0
    SLICE_X3Y52          FDRE                                         r  U_buzzer_PWM/half_cnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.510     8.514    U_buzzer_PWM/clk_100Mhz
    SLICE_X3Y52          FDRE                                         r  U_buzzer_PWM/half_cnt_reg[15]/C
                         clock pessimism              0.576     9.090    
                         clock uncertainty           -0.074     9.016    
    SLICE_X3Y52          FDRE (Setup_fdre_C_CE)      -0.205     8.811    U_buzzer_PWM/half_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          8.811    
                         arrival time                          -4.135    
  -------------------------------------------------------------------
                         slack                                  4.675    

Slack (MET) :             4.675ns  (required time - arrival time)
  Source:                 U_buzzer_PWM/note_index_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_buzzer_PWM/half_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2_1 rise@10.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        5.021ns  (logic 1.439ns (28.659%)  route 3.582ns (71.341%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.626    -0.886    U_buzzer_PWM/clk_100Mhz
    SLICE_X0Y56          FDCE                                         r  U_buzzer_PWM/note_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.456    -0.430 r  U_buzzer_PWM/note_index_reg[1]/Q
                         net (fo=31, routed)          1.362     0.932    U_buzzer_PWM/note_index_reg_n_0_[1]
    SLICE_X5Y58          LUT6 (Prop_lut6_I4_O)        0.124     1.056 r  U_buzzer_PWM/i__carry__0_i_3/O
                         net (fo=1, routed)           0.529     1.584    U_buzzer_PWM/i__carry__0_i_3_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.091 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.091    U_buzzer_PWM/play_state1_inferred__0/i__carry__0_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.205 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.205    U_buzzer_PWM/play_state1_inferred__0/i__carry__1_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.319 r  U_buzzer_PWM/play_state1_inferred__0/i__carry__2/CO[3]
                         net (fo=36, routed)          0.852     3.171    U_buzzer_PWM/play_state1
    SLICE_X0Y57          LUT5 (Prop_lut5_I4_O)        0.124     3.295 r  U_buzzer_PWM/freq_cnt[0]_i_1/O
                         net (fo=7, routed)           0.840     4.135    U_buzzer_PWM/freq_cnt[0]_i_1_n_0
    SLICE_X3Y52          FDRE                                         r  U_buzzer_PWM/half_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.510     8.514    U_buzzer_PWM/clk_100Mhz
    SLICE_X3Y52          FDRE                                         r  U_buzzer_PWM/half_cnt_reg[6]/C
                         clock pessimism              0.576     9.090    
                         clock uncertainty           -0.074     9.016    
    SLICE_X3Y52          FDRE (Setup_fdre_C_CE)      -0.205     8.811    U_buzzer_PWM/half_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          8.811    
                         arrival time                          -4.135    
  -------------------------------------------------------------------
                         slack                                  4.675    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/r_I2C_clk_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2_1 rise@0.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.058%)  route 0.087ns (31.942%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.591    -0.590    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X4Y94          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.449 f  U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[1]/Q
                         net (fo=13, routed)          0.087    -0.362    U_OV7670_Master/U_SCCB_controlUnit/scl_state[1]
    SLICE_X5Y94          LUT6 (Prop_lut6_I4_O)        0.045    -0.317 r  U_OV7670_Master/U_SCCB_controlUnit/r_I2C_clk_en_i_1/O
                         net (fo=1, routed)           0.000    -0.317    U_OV7670_Master/U_SCCB_controlUnit/r_I2C_clk_en_i_1_n_0
    SLICE_X5Y94          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_I2C_clk_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.861    -0.828    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X5Y94          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_I2C_clk_en_reg/C
                         clock pessimism              0.251    -0.577    
                         clock uncertainty            0.074    -0.503    
    SLICE_X5Y94          FDRE (Hold_fdre_C_D)         0.092    -0.411    U_OV7670_Master/U_SCCB_controlUnit/r_I2C_clk_en_reg
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 U_btn_debounce1/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_debounce1/shift_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2_1 rise@0.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.084%)  route 0.125ns (46.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.591    -0.590    U_btn_debounce1/clk_100Mhz
    SLICE_X0Y89          FDCE                                         r  U_btn_debounce1/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  U_btn_debounce1/shift_reg_reg[0]/Q
                         net (fo=2, routed)           0.125    -0.325    U_btn_debounce1/p_0_in[1]
    SLICE_X1Y90          FDCE                                         r  U_btn_debounce1/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.862    -0.827    U_btn_debounce1/clk_100Mhz
    SLICE_X1Y90          FDCE                                         r  U_btn_debounce1/shift_reg_reg[1]/C
                         clock pessimism              0.254    -0.573    
                         clock uncertainty            0.074    -0.499    
    SLICE_X1Y90          FDCE (Hold_fdce_C_D)         0.070    -0.429    U_btn_debounce1/shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/bitCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/bitCount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2_1 rise@0.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.458%)  route 0.143ns (43.542%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.564    -0.617    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X9Y93          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/bitCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  U_OV7670_Master/U_SCCB_controlUnit/bitCount_reg[0]/Q
                         net (fo=9, routed)           0.143    -0.333    U_OV7670_Master/U_SCCB_controlUnit/bitCount[0]
    SLICE_X8Y93          LUT6 (Prop_lut6_I4_O)        0.045    -0.288 r  U_OV7670_Master/U_SCCB_controlUnit/bitCount[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    U_OV7670_Master/U_SCCB_controlUnit/bitCount[1]_i_1_n_0
    SLICE_X8Y93          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/bitCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.833    -0.856    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X8Y93          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/bitCount_reg[1]/C
                         clock pessimism              0.252    -0.604    
                         clock uncertainty            0.074    -0.530    
    SLICE_X8Y93          FDRE (Hold_fdre_C_D)         0.120    -0.410    U_OV7670_Master/U_SCCB_controlUnit/bitCount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 U_btn_debounce2/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_debounce2/shift_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2_1 rise@0.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.708%)  route 0.125ns (43.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.593    -0.588    U_btn_debounce2/clk_100Mhz
    SLICE_X2Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDCE (Prop_fdce_C_Q)         0.164    -0.424 r  U_btn_debounce2/shift_reg_reg[3]/Q
                         net (fo=2, routed)           0.125    -0.299    U_btn_debounce2/p_0_in[4]
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.863    -0.826    U_btn_debounce2/clk_100Mhz
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[4]/C
                         clock pessimism              0.251    -0.575    
                         clock uncertainty            0.074    -0.501    
    SLICE_X3Y53          FDCE (Hold_fdce_C_D)         0.070    -0.431    U_btn_debounce2/shift_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2_1 rise@0.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.277%)  route 0.106ns (33.723%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.563    -0.618    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X8Y90          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[4]/Q
                         net (fo=5, routed)           0.106    -0.348    U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[4]
    SLICE_X9Y90          LUT6 (Prop_lut6_I4_O)        0.045    -0.303 r  U_OV7670_Master/U_SCCB_controlUnit/r_addr[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.303    U_OV7670_Master/U_SCCB_controlUnit/r_addr[5]_i_1_n_0
    SLICE_X9Y90          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.832    -0.857    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X9Y90          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[5]/C
                         clock pessimism              0.252    -0.605    
                         clock uncertainty            0.074    -0.531    
    SLICE_X9Y90          FDRE (Hold_fdre_C_D)         0.092    -0.439    U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_I2C_clk_gen/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_I2C_clk_gen/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2_1 rise@0.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.548%)  route 0.161ns (46.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.593    -0.588    U_OV7670_Master/U_I2C_clk_gen/CLK
    SLICE_X3Y93          FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[4]/Q
                         net (fo=8, routed)           0.161    -0.286    U_OV7670_Master/U_I2C_clk_gen/counter[4]
    SLICE_X2Y94          LUT6 (Prop_lut6_I4_O)        0.045    -0.241 r  U_OV7670_Master/U_I2C_clk_gen/counter[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.241    U_OV7670_Master/U_I2C_clk_gen/counter_0[8]
    SLICE_X2Y94          FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.863    -0.826    U_OV7670_Master/U_I2C_clk_gen/CLK
    SLICE_X2Y94          FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[8]/C
                         clock pessimism              0.254    -0.572    
                         clock uncertainty            0.074    -0.498    
    SLICE_X2Y94          FDRE (Hold_fdre_C_D)         0.121    -0.377    U_OV7670_Master/U_I2C_clk_gen/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_I2C_clk_gen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_I2C_clk_gen/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2_1 rise@0.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.156%)  route 0.083ns (26.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.593    -0.588    U_OV7670_Master/U_I2C_clk_gen/CLK
    SLICE_X3Y93          FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.128    -0.460 r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[2]/Q
                         net (fo=6, routed)           0.083    -0.377    U_OV7670_Master/U_I2C_clk_gen/counter[2]
    SLICE_X3Y93          LUT6 (Prop_lut6_I1_O)        0.099    -0.278 r  U_OV7670_Master/U_I2C_clk_gen/counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    U_OV7670_Master/U_I2C_clk_gen/counter_0[4]
    SLICE_X3Y93          FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.863    -0.826    U_OV7670_Master/U_I2C_clk_gen/CLK
    SLICE_X3Y93          FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[4]/C
                         clock pessimism              0.238    -0.588    
                         clock uncertainty            0.074    -0.514    
    SLICE_X3Y93          FDRE (Hold_fdre_C_D)         0.092    -0.422    U_OV7670_Master/U_I2C_clk_gen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/dataBit_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/dataBit_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2_1 rise@0.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.057%)  route 0.117ns (35.943%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.564    -0.617    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X8Y94          FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/dataBit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDSE (Prop_fdse_C_Q)         0.164    -0.453 r  U_OV7670_Master/U_SCCB_controlUnit/dataBit_reg[1]/Q
                         net (fo=10, routed)          0.117    -0.336    U_OV7670_Master/U_SCCB_controlUnit/dataBit_reg_n_0_[1]
    SLICE_X9Y94          LUT5 (Prop_lut5_I2_O)        0.045    -0.291 r  U_OV7670_Master/U_SCCB_controlUnit/dataBit[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    U_OV7670_Master/U_SCCB_controlUnit/dataBit[3]_i_1_n_0
    SLICE_X9Y94          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/dataBit_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.833    -0.856    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X9Y94          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/dataBit_reg[3]/C
                         clock pessimism              0.252    -0.604    
                         clock uncertainty            0.074    -0.530    
    SLICE_X9Y94          FDRE (Hold_fdre_C_D)         0.091    -0.439    U_OV7670_Master/U_SCCB_controlUnit/dataBit_reg[3]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2_1 rise@0.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.209ns (64.004%)  route 0.118ns (35.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.591    -0.590    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X6Y93          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[5]/Q
                         net (fo=8, routed)           0.118    -0.309    U_OV7670_Master/U_SCCB_controlUnit/sda_state[5]
    SLICE_X7Y93          LUT6 (Prop_lut6_I4_O)        0.045    -0.264 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_2/O
                         net (fo=1, routed)           0.000    -0.264    U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_2_n_0
    SLICE_X7Y93          FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.861    -0.828    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X7Y93          FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg/C
                         clock pessimism              0.251    -0.577    
                         clock uncertainty            0.074    -0.503    
    SLICE_X7Y93          FDSE (Hold_fdse_C_D)         0.091    -0.412    U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 U_play_fsm1/text_en_over_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_play_fsm1/text_en_over_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2_1 rise@0.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.663%)  route 0.131ns (41.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.587    -0.594    U_play_fsm1/clk_100Mhz
    SLICE_X4Y64          FDCE                                         r  U_play_fsm1/text_en_over_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  U_play_fsm1/text_en_over_reg_reg/Q
                         net (fo=2, routed)           0.131    -0.322    U_play_fsm1/text_en_over1
    SLICE_X4Y64          LUT6 (Prop_lut6_I5_O)        0.045    -0.277 r  U_play_fsm1/text_en_over_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.277    U_play_fsm1/text_en_over_reg_i_1_n_0
    SLICE_X4Y64          FDCE                                         r  U_play_fsm1/text_en_over_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.856    -0.833    U_play_fsm1/clk_100Mhz
    SLICE_X4Y64          FDCE                                         r  U_play_fsm1/text_en_over_reg_reg/C
                         clock pessimism              0.239    -0.594    
                         clock uncertainty            0.074    -0.520    
    SLICE_X4Y64          FDCE (Hold_fdce_C_D)         0.092    -0.428    U_play_fsm1/text_en_over_reg_reg
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.151    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25Mhz_clk_wiz_2
  To Clock:  clk_100Mhz_clk_wiz_2_1

Setup :            0  Failing Endpoints,  Worst Slack        5.078ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.078ns  (required time - arrival time)
  Source:                 U_Motion_Detector2/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm2/text_en_over_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2_1 rise@10.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        4.314ns  (logic 0.794ns (18.405%)  route 3.520ns (81.595%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.554    -0.958    U_Motion_Detector2/clk_25Mhz
    SLICE_X8Y61          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDCE (Prop_fdce_C_Q)         0.518    -0.440 r  U_Motion_Detector2/motion_detected_reg/Q
                         net (fo=6, routed)           2.336     1.896    U_play_fsm2/motion_detected2
    SLICE_X5Y65          LUT6 (Prop_lut6_I3_O)        0.124     2.020 r  U_play_fsm2/text_en_over_reg_i_2/O
                         net (fo=2, routed)           0.679     2.699    U_play_fsm2/text_en_over_next
    SLICE_X5Y65          LUT5 (Prop_lut5_I3_O)        0.152     2.851 r  U_play_fsm2/text_en_over_reg_i_1__0/O
                         net (fo=1, routed)           0.506     3.356    U_play_fsm2/text_en_over_reg_i_1__0_n_0
    SLICE_X5Y65          FDCE                                         r  U_play_fsm2/text_en_over_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.501     8.505    U_play_fsm2/clk_100Mhz
    SLICE_X5Y65          FDCE                                         r  U_play_fsm2/text_en_over_reg_reg/C
                         clock pessimism              0.398     8.903    
                         clock uncertainty           -0.215     8.689    
    SLICE_X5Y65          FDCE (Setup_fdce_C_D)       -0.255     8.434    U_play_fsm2/text_en_over_reg_reg
  -------------------------------------------------------------------
                         required time                          8.434    
                         arrival time                          -3.356    
  -------------------------------------------------------------------
                         slack                                  5.078    

Slack (MET) :             5.981ns  (required time - arrival time)
  Source:                 U_Motion_Detector1/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm1/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2_1 rise@10.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        3.634ns  (logic 0.704ns (19.374%)  route 2.930ns (80.626%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.616    -0.896    U_Motion_Detector1/clk_25Mhz
    SLICE_X4Y65          FDCE                                         r  U_Motion_Detector1/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDCE (Prop_fdce_C_Q)         0.456    -0.440 f  U_Motion_Detector1/motion_detected_reg/Q
                         net (fo=6, routed)           1.495     1.055    U_play_fsm1/motion_detected1
    SLICE_X4Y63          LUT2 (Prop_lut2_I1_O)        0.124     1.179 r  U_play_fsm1/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           1.435     2.614    U_play_fsm1/FSM_sequential_state[1]_i_3_n_0
    SLICE_X4Y63          LUT6 (Prop_lut6_I1_O)        0.124     2.738 r  U_play_fsm1/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.738    U_play_fsm1/FSM_sequential_state[1]_i_1_n_0
    SLICE_X4Y63          FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.502     8.506    U_play_fsm1/clk_100Mhz
    SLICE_X4Y63          FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398     8.904    
                         clock uncertainty           -0.215     8.690    
    SLICE_X4Y63          FDCE (Setup_fdce_C_D)        0.029     8.719    U_play_fsm1/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.719    
                         arrival time                          -2.738    
  -------------------------------------------------------------------
                         slack                                  5.981    

Slack (MET) :             6.225ns  (required time - arrival time)
  Source:                 U_Motion_Detector1/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm1/sel_text_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2_1 rise@10.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        3.393ns  (logic 0.704ns (20.747%)  route 2.689ns (79.253%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.616    -0.896    U_Motion_Detector1/clk_25Mhz
    SLICE_X4Y65          FDCE                                         r  U_Motion_Detector1/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDCE (Prop_fdce_C_Q)         0.456    -0.440 r  U_Motion_Detector1/motion_detected_reg/Q
                         net (fo=6, routed)           1.874     1.434    U_play_fsm1/motion_detected1
    SLICE_X4Y63          LUT6 (Prop_lut6_I4_O)        0.124     1.558 r  U_play_fsm1/sel_text_reg_i_2/O
                         net (fo=1, routed)           0.815     2.373    U_play_fsm1/text_en_over_next
    SLICE_X5Y62          LUT6 (Prop_lut6_I1_O)        0.124     2.497 r  U_play_fsm1/sel_text_reg_i_1/O
                         net (fo=1, routed)           0.000     2.497    U_play_fsm1/sel_text_reg_i_1_n_0
    SLICE_X5Y62          FDCE                                         r  U_play_fsm1/sel_text_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.503     8.507    U_play_fsm1/clk_100Mhz
    SLICE_X5Y62          FDCE                                         r  U_play_fsm1/sel_text_reg_reg/C
                         clock pessimism              0.398     8.905    
                         clock uncertainty           -0.215     8.691    
    SLICE_X5Y62          FDCE (Setup_fdce_C_D)        0.031     8.722    U_play_fsm1/sel_text_reg_reg
  -------------------------------------------------------------------
                         required time                          8.722    
                         arrival time                          -2.497    
  -------------------------------------------------------------------
                         slack                                  6.225    

Slack (MET) :             6.313ns  (required time - arrival time)
  Source:                 U_Motion_Detector2/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm2/sel_text_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2_1 rise@10.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        3.411ns  (logic 0.766ns (22.460%)  route 2.645ns (77.540%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.554    -0.958    U_Motion_Detector2/clk_25Mhz
    SLICE_X8Y61          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDCE (Prop_fdce_C_Q)         0.518    -0.440 r  U_Motion_Detector2/motion_detected_reg/Q
                         net (fo=6, routed)           2.336     1.896    U_play_fsm2/motion_detected2
    SLICE_X5Y65          LUT6 (Prop_lut6_I3_O)        0.124     2.020 r  U_play_fsm2/text_en_over_reg_i_2/O
                         net (fo=2, routed)           0.309     2.329    U_play_fsm2/text_en_over_next
    SLICE_X6Y65          LUT6 (Prop_lut6_I4_O)        0.124     2.453 r  U_play_fsm2/sel_text_reg_i_1__0/O
                         net (fo=1, routed)           0.000     2.453    U_play_fsm2/sel_text_reg_i_1__0_n_0
    SLICE_X6Y65          FDCE                                         r  U_play_fsm2/sel_text_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.501     8.505    U_play_fsm2/clk_100Mhz
    SLICE_X6Y65          FDCE                                         r  U_play_fsm2/sel_text_reg_reg/C
                         clock pessimism              0.398     8.903    
                         clock uncertainty           -0.215     8.689    
    SLICE_X6Y65          FDCE (Setup_fdce_C_D)        0.077     8.766    U_play_fsm2/sel_text_reg_reg
  -------------------------------------------------------------------
                         required time                          8.766    
                         arrival time                          -2.453    
  -------------------------------------------------------------------
                         slack                                  6.313    

Slack (MET) :             6.731ns  (required time - arrival time)
  Source:                 U_Motion_Detector1/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm1/text_en_over_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2_1 rise@10.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        2.886ns  (logic 0.580ns (20.100%)  route 2.306ns (79.900%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.616    -0.896    U_Motion_Detector1/clk_25Mhz
    SLICE_X4Y65          FDCE                                         r  U_Motion_Detector1/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDCE (Prop_fdce_C_Q)         0.456    -0.440 r  U_Motion_Detector1/motion_detected_reg/Q
                         net (fo=6, routed)           2.306     1.866    U_play_fsm1/motion_detected1
    SLICE_X4Y64          LUT6 (Prop_lut6_I2_O)        0.124     1.990 r  U_play_fsm1/text_en_over_reg_i_1/O
                         net (fo=1, routed)           0.000     1.990    U_play_fsm1/text_en_over_reg_i_1_n_0
    SLICE_X4Y64          FDCE                                         r  U_play_fsm1/text_en_over_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.502     8.506    U_play_fsm1/clk_100Mhz
    SLICE_X4Y64          FDCE                                         r  U_play_fsm1/text_en_over_reg_reg/C
                         clock pessimism              0.398     8.904    
                         clock uncertainty           -0.215     8.690    
    SLICE_X4Y64          FDCE (Setup_fdce_C_D)        0.031     8.721    U_play_fsm1/text_en_over_reg_reg
  -------------------------------------------------------------------
                         required time                          8.721    
                         arrival time                          -1.990    
  -------------------------------------------------------------------
                         slack                                  6.731    

Slack (MET) :             7.024ns  (required time - arrival time)
  Source:                 U_Motion_Detector2/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm2/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2_1 rise@10.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        2.652ns  (logic 0.642ns (24.212%)  route 2.010ns (75.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.554    -0.958    U_Motion_Detector2/clk_25Mhz
    SLICE_X8Y61          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDCE (Prop_fdce_C_Q)         0.518    -0.440 r  U_Motion_Detector2/motion_detected_reg/Q
                         net (fo=6, routed)           2.010     1.570    U_play_fsm2/motion_detected2
    SLICE_X5Y65          LUT6 (Prop_lut6_I1_O)        0.124     1.694 r  U_play_fsm2/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.694    U_play_fsm2/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X5Y65          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.501     8.505    U_play_fsm2/clk_100Mhz
    SLICE_X5Y65          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.398     8.903    
                         clock uncertainty           -0.215     8.689    
    SLICE_X5Y65          FDCE (Setup_fdce_C_D)        0.029     8.718    U_play_fsm2/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.718    
                         arrival time                          -1.694    
  -------------------------------------------------------------------
                         slack                                  7.024    

Slack (MET) :             7.317ns  (required time - arrival time)
  Source:                 U_Motion_Detector1/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm1/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2_1 rise@10.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 0.580ns (25.243%)  route 1.718ns (74.757%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.616    -0.896    U_Motion_Detector1/clk_25Mhz
    SLICE_X4Y65          FDCE                                         r  U_Motion_Detector1/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDCE (Prop_fdce_C_Q)         0.456    -0.440 r  U_Motion_Detector1/motion_detected_reg/Q
                         net (fo=6, routed)           1.718     1.278    U_play_fsm1/motion_detected1
    SLICE_X5Y63          LUT6 (Prop_lut6_I1_O)        0.124     1.402 r  U_play_fsm1/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.402    U_play_fsm1/FSM_sequential_state[0]_i_1_n_0
    SLICE_X5Y63          FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.502     8.506    U_play_fsm1/clk_100Mhz
    SLICE_X5Y63          FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.398     8.904    
                         clock uncertainty           -0.215     8.690    
    SLICE_X5Y63          FDCE (Setup_fdce_C_D)        0.029     8.719    U_play_fsm1/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.719    
                         arrival time                          -1.402    
  -------------------------------------------------------------------
                         slack                                  7.317    

Slack (MET) :             7.542ns  (required time - arrival time)
  Source:                 U_Motion_Detector2/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm2/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2_1 rise@10.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        2.135ns  (logic 0.642ns (30.066%)  route 1.493ns (69.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.554    -0.958    U_Motion_Detector2/clk_25Mhz
    SLICE_X8Y61          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDCE (Prop_fdce_C_Q)         0.518    -0.440 f  U_Motion_Detector2/motion_detected_reg/Q
                         net (fo=6, routed)           1.493     1.053    U_play_fsm2/motion_detected2
    SLICE_X5Y64          LUT6 (Prop_lut6_I0_O)        0.124     1.177 r  U_play_fsm2/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.177    U_play_fsm2/FSM_sequential_state[1]_i_1__0_n_0
    SLICE_X5Y64          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.502     8.506    U_play_fsm2/clk_100Mhz
    SLICE_X5Y64          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398     8.904    
                         clock uncertainty           -0.215     8.690    
    SLICE_X5Y64          FDCE (Setup_fdce_C_D)        0.029     8.719    U_play_fsm2/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.719    
                         arrival time                          -1.177    
  -------------------------------------------------------------------
                         slack                                  7.542    

Slack (MET) :             7.544ns  (required time - arrival time)
  Source:                 U_Motion_Detector1/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm1/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2_1 rise@10.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 0.580ns (27.983%)  route 1.493ns (72.017%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.616    -0.896    U_Motion_Detector1/clk_25Mhz
    SLICE_X4Y65          FDCE                                         r  U_Motion_Detector1/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDCE (Prop_fdce_C_Q)         0.456    -0.440 r  U_Motion_Detector1/motion_detected_reg/Q
                         net (fo=6, routed)           1.493     1.053    U_play_fsm1/motion_detected1
    SLICE_X5Y63          LUT6 (Prop_lut6_I0_O)        0.124     1.177 r  U_play_fsm1/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.177    U_play_fsm1/FSM_sequential_state[2]_i_1_n_0
    SLICE_X5Y63          FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.502     8.506    U_play_fsm1/clk_100Mhz
    SLICE_X5Y63          FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398     8.904    
                         clock uncertainty           -0.215     8.690    
    SLICE_X5Y63          FDCE (Setup_fdce_C_D)        0.031     8.721    U_play_fsm1/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.721    
                         arrival time                          -1.177    
  -------------------------------------------------------------------
                         slack                                  7.544    

Slack (MET) :             7.546ns  (required time - arrival time)
  Source:                 U_Motion_Detector2/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm2/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2_1 rise@10.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        2.133ns  (logic 0.642ns (30.094%)  route 1.491ns (69.906%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.554    -0.958    U_Motion_Detector2/clk_25Mhz
    SLICE_X8Y61          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDCE (Prop_fdce_C_Q)         0.518    -0.440 r  U_Motion_Detector2/motion_detected_reg/Q
                         net (fo=6, routed)           1.491     1.051    U_play_fsm2/motion_detected2
    SLICE_X5Y64          LUT6 (Prop_lut6_I0_O)        0.124     1.175 r  U_play_fsm2/FSM_sequential_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.175    U_play_fsm2/FSM_sequential_state[2]_i_1__0_n_0
    SLICE_X5Y64          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.502     8.506    U_play_fsm2/clk_100Mhz
    SLICE_X5Y64          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398     8.904    
                         clock uncertainty           -0.215     8.690    
    SLICE_X5Y64          FDCE (Setup_fdce_C_D)        0.031     8.721    U_play_fsm2/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.721    
                         arrival time                          -1.175    
  -------------------------------------------------------------------
                         slack                                  7.546    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 U_Motion_Detector2/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm2/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2_1 rise@0.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.209ns (24.667%)  route 0.638ns (75.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.562    -0.619    U_Motion_Detector2/clk_25Mhz
    SLICE_X8Y61          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDCE (Prop_fdce_C_Q)         0.164    -0.455 r  U_Motion_Detector2/motion_detected_reg/Q
                         net (fo=6, routed)           0.638     0.183    U_play_fsm2/motion_detected2
    SLICE_X5Y64          LUT6 (Prop_lut6_I0_O)        0.045     0.228 r  U_play_fsm2/FSM_sequential_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.228    U_play_fsm2/FSM_sequential_state[2]_i_1__0_n_0
    SLICE_X5Y64          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.856    -0.833    U_play_fsm2/clk_100Mhz
    SLICE_X5Y64          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.555    -0.278    
                         clock uncertainty            0.215    -0.063    
    SLICE_X5Y64          FDCE (Hold_fdce_C_D)         0.092     0.029    U_play_fsm2/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 U_Motion_Detector2/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm2/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2_1 rise@0.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.209ns (24.667%)  route 0.638ns (75.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.562    -0.619    U_Motion_Detector2/clk_25Mhz
    SLICE_X8Y61          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDCE (Prop_fdce_C_Q)         0.164    -0.455 f  U_Motion_Detector2/motion_detected_reg/Q
                         net (fo=6, routed)           0.638     0.183    U_play_fsm2/motion_detected2
    SLICE_X5Y64          LUT6 (Prop_lut6_I0_O)        0.045     0.228 r  U_play_fsm2/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.228    U_play_fsm2/FSM_sequential_state[1]_i_1__0_n_0
    SLICE_X5Y64          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.856    -0.833    U_play_fsm2/clk_100Mhz
    SLICE_X5Y64          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.555    -0.278    
                         clock uncertainty            0.215    -0.063    
    SLICE_X5Y64          FDCE (Hold_fdce_C_D)         0.091     0.028    U_play_fsm2/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.028    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 U_Motion_Detector1/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm1/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2_1 rise@0.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.186ns (21.485%)  route 0.680ns (78.515%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.587    -0.594    U_Motion_Detector1/clk_25Mhz
    SLICE_X4Y65          FDCE                                         r  U_Motion_Detector1/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  U_Motion_Detector1/motion_detected_reg/Q
                         net (fo=6, routed)           0.680     0.226    U_play_fsm1/motion_detected1
    SLICE_X5Y63          LUT6 (Prop_lut6_I0_O)        0.045     0.271 r  U_play_fsm1/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.271    U_play_fsm1/FSM_sequential_state[2]_i_1_n_0
    SLICE_X5Y63          FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.856    -0.833    U_play_fsm1/clk_100Mhz
    SLICE_X5Y63          FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.555    -0.278    
                         clock uncertainty            0.215    -0.063    
    SLICE_X5Y63          FDCE (Hold_fdce_C_D)         0.092     0.029    U_play_fsm1/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.271    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 U_Motion_Detector1/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm1/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2_1 rise@0.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.950ns  (logic 0.186ns (19.585%)  route 0.764ns (80.415%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.587    -0.594    U_Motion_Detector1/clk_25Mhz
    SLICE_X4Y65          FDCE                                         r  U_Motion_Detector1/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  U_Motion_Detector1/motion_detected_reg/Q
                         net (fo=6, routed)           0.764     0.310    U_play_fsm1/motion_detected1
    SLICE_X5Y63          LUT6 (Prop_lut6_I1_O)        0.045     0.355 r  U_play_fsm1/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.355    U_play_fsm1/FSM_sequential_state[0]_i_1_n_0
    SLICE_X5Y63          FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.856    -0.833    U_play_fsm1/clk_100Mhz
    SLICE_X5Y63          FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.555    -0.278    
                         clock uncertainty            0.215    -0.063    
    SLICE_X5Y63          FDCE (Hold_fdce_C_D)         0.091     0.028    U_play_fsm1/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.028    
                         arrival time                           0.355    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 U_Motion_Detector2/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm2/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2_1 rise@0.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.057ns  (logic 0.209ns (19.782%)  route 0.848ns (80.218%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.562    -0.619    U_Motion_Detector2/clk_25Mhz
    SLICE_X8Y61          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDCE (Prop_fdce_C_Q)         0.164    -0.455 r  U_Motion_Detector2/motion_detected_reg/Q
                         net (fo=6, routed)           0.848     0.392    U_play_fsm2/motion_detected2
    SLICE_X5Y65          LUT6 (Prop_lut6_I1_O)        0.045     0.437 r  U_play_fsm2/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.437    U_play_fsm2/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X5Y65          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.855    -0.834    U_play_fsm2/clk_100Mhz
    SLICE_X5Y65          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.555    -0.279    
                         clock uncertainty            0.215    -0.064    
    SLICE_X5Y65          FDCE (Hold_fdce_C_D)         0.091     0.027    U_play_fsm2/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.027    
                         arrival time                           0.437    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 U_Motion_Detector2/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm2/text_en_over_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2_1 rise@0.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.101ns  (logic 0.207ns (18.803%)  route 0.894ns (81.197%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.562    -0.619    U_Motion_Detector2/clk_25Mhz
    SLICE_X8Y61          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDCE (Prop_fdce_C_Q)         0.164    -0.455 r  U_Motion_Detector2/motion_detected_reg/Q
                         net (fo=6, routed)           0.714     0.259    U_play_fsm2/motion_detected2
    SLICE_X5Y65          LUT5 (Prop_lut5_I0_O)        0.043     0.302 r  U_play_fsm2/text_en_over_reg_i_1__0/O
                         net (fo=1, routed)           0.180     0.482    U_play_fsm2/text_en_over_reg_i_1__0_n_0
    SLICE_X5Y65          FDCE                                         r  U_play_fsm2/text_en_over_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.855    -0.834    U_play_fsm2/clk_100Mhz
    SLICE_X5Y65          FDCE                                         r  U_play_fsm2/text_en_over_reg_reg/C
                         clock pessimism              0.555    -0.279    
                         clock uncertainty            0.215    -0.064    
    SLICE_X5Y65          FDCE (Hold_fdce_C_D)         0.008    -0.056    U_play_fsm2/text_en_over_reg_reg
  -------------------------------------------------------------------
                         required time                          0.056    
                         arrival time                           0.482    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 U_Motion_Detector1/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm1/text_en_over_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2_1 rise@0.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.168ns  (logic 0.186ns (15.931%)  route 0.982ns (84.069%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.587    -0.594    U_Motion_Detector1/clk_25Mhz
    SLICE_X4Y65          FDCE                                         r  U_Motion_Detector1/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  U_Motion_Detector1/motion_detected_reg/Q
                         net (fo=6, routed)           0.982     0.528    U_play_fsm1/motion_detected1
    SLICE_X4Y64          LUT6 (Prop_lut6_I2_O)        0.045     0.573 r  U_play_fsm1/text_en_over_reg_i_1/O
                         net (fo=1, routed)           0.000     0.573    U_play_fsm1/text_en_over_reg_i_1_n_0
    SLICE_X4Y64          FDCE                                         r  U_play_fsm1/text_en_over_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.856    -0.833    U_play_fsm1/clk_100Mhz
    SLICE_X4Y64          FDCE                                         r  U_play_fsm1/text_en_over_reg_reg/C
                         clock pessimism              0.555    -0.278    
                         clock uncertainty            0.215    -0.063    
    SLICE_X4Y64          FDCE (Hold_fdce_C_D)         0.092     0.029    U_play_fsm1/text_en_over_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.573    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.662ns  (arrival time - required time)
  Source:                 U_Motion_Detector2/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm2/sel_text_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2_1 rise@0.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.338ns  (logic 0.254ns (18.991%)  route 1.084ns (81.009%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.562    -0.619    U_Motion_Detector2/clk_25Mhz
    SLICE_X8Y61          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDCE (Prop_fdce_C_Q)         0.164    -0.455 r  U_Motion_Detector2/motion_detected_reg/Q
                         net (fo=6, routed)           0.972     0.516    U_play_fsm2/motion_detected2
    SLICE_X5Y65          LUT6 (Prop_lut6_I3_O)        0.045     0.561 r  U_play_fsm2/text_en_over_reg_i_2/O
                         net (fo=2, routed)           0.112     0.673    U_play_fsm2/text_en_over_next
    SLICE_X6Y65          LUT6 (Prop_lut6_I4_O)        0.045     0.718 r  U_play_fsm2/sel_text_reg_i_1__0/O
                         net (fo=1, routed)           0.000     0.718    U_play_fsm2/sel_text_reg_i_1__0_n_0
    SLICE_X6Y65          FDCE                                         r  U_play_fsm2/sel_text_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.855    -0.834    U_play_fsm2/clk_100Mhz
    SLICE_X6Y65          FDCE                                         r  U_play_fsm2/sel_text_reg_reg/C
                         clock pessimism              0.555    -0.279    
                         clock uncertainty            0.215    -0.064    
    SLICE_X6Y65          FDCE (Hold_fdce_C_D)         0.120     0.056    U_play_fsm2/sel_text_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.718    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 U_Motion_Detector1/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm1/sel_text_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2_1 rise@0.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.337ns  (logic 0.231ns (17.275%)  route 1.106ns (82.725%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.587    -0.594    U_Motion_Detector1/clk_25Mhz
    SLICE_X4Y65          FDCE                                         r  U_Motion_Detector1/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  U_Motion_Detector1/motion_detected_reg/Q
                         net (fo=6, routed)           0.809     0.356    U_play_fsm1/motion_detected1
    SLICE_X4Y63          LUT6 (Prop_lut6_I4_O)        0.045     0.401 r  U_play_fsm1/sel_text_reg_i_2/O
                         net (fo=1, routed)           0.297     0.698    U_play_fsm1/text_en_over_next
    SLICE_X5Y62          LUT6 (Prop_lut6_I1_O)        0.045     0.743 r  U_play_fsm1/sel_text_reg_i_1/O
                         net (fo=1, routed)           0.000     0.743    U_play_fsm1/sel_text_reg_i_1_n_0
    SLICE_X5Y62          FDCE                                         r  U_play_fsm1/sel_text_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.858    -0.832    U_play_fsm1/clk_100Mhz
    SLICE_X5Y62          FDCE                                         r  U_play_fsm1/sel_text_reg_reg/C
                         clock pessimism              0.555    -0.277    
                         clock uncertainty            0.215    -0.062    
    SLICE_X5Y62          FDCE (Hold_fdce_C_D)         0.092     0.030    U_play_fsm1/sel_text_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.030    
                         arrival time                           0.743    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.882ns  (arrival time - required time)
  Source:                 U_Motion_Detector1/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm1/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2_1 rise@0.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.504ns  (logic 0.231ns (15.361%)  route 1.273ns (84.639%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.587    -0.594    U_Motion_Detector1/clk_25Mhz
    SLICE_X4Y65          FDCE                                         r  U_Motion_Detector1/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDCE (Prop_fdce_C_Q)         0.141    -0.453 f  U_Motion_Detector1/motion_detected_reg/Q
                         net (fo=6, routed)           0.682     0.228    U_play_fsm1/motion_detected1
    SLICE_X4Y63          LUT2 (Prop_lut2_I1_O)        0.045     0.273 r  U_play_fsm1/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.591     0.865    U_play_fsm1/FSM_sequential_state[1]_i_3_n_0
    SLICE_X4Y63          LUT6 (Prop_lut6_I1_O)        0.045     0.910 r  U_play_fsm1/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.910    U_play_fsm1/FSM_sequential_state[1]_i_1_n_0
    SLICE_X4Y63          FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.856    -0.833    U_play_fsm1/clk_100Mhz
    SLICE_X4Y63          FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.555    -0.278    
                         clock uncertainty            0.215    -0.063    
    SLICE_X4Y63          FDCE (Hold_fdce_C_D)         0.091     0.028    U_play_fsm1/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.028    
                         arrival time                           0.910    
  -------------------------------------------------------------------
                         slack                                  0.882    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25Mhz_clk_wiz_2_1
  To Clock:  clk_100Mhz_clk_wiz_2_1

Setup :            0  Failing Endpoints,  Worst Slack        5.081ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.081ns  (required time - arrival time)
  Source:                 U_Motion_Detector2/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm2/text_en_over_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2_1 rise@10.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        4.314ns  (logic 0.794ns (18.405%)  route 3.520ns (81.595%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.554    -0.958    U_Motion_Detector2/clk_25Mhz
    SLICE_X8Y61          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDCE (Prop_fdce_C_Q)         0.518    -0.440 r  U_Motion_Detector2/motion_detected_reg/Q
                         net (fo=6, routed)           2.336     1.896    U_play_fsm2/motion_detected2
    SLICE_X5Y65          LUT6 (Prop_lut6_I3_O)        0.124     2.020 r  U_play_fsm2/text_en_over_reg_i_2/O
                         net (fo=2, routed)           0.679     2.699    U_play_fsm2/text_en_over_next
    SLICE_X5Y65          LUT5 (Prop_lut5_I3_O)        0.152     2.851 r  U_play_fsm2/text_en_over_reg_i_1__0/O
                         net (fo=1, routed)           0.506     3.356    U_play_fsm2/text_en_over_reg_i_1__0_n_0
    SLICE_X5Y65          FDCE                                         r  U_play_fsm2/text_en_over_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.501     8.505    U_play_fsm2/clk_100Mhz
    SLICE_X5Y65          FDCE                                         r  U_play_fsm2/text_en_over_reg_reg/C
                         clock pessimism              0.398     8.903    
                         clock uncertainty           -0.211     8.692    
    SLICE_X5Y65          FDCE (Setup_fdce_C_D)       -0.255     8.437    U_play_fsm2/text_en_over_reg_reg
  -------------------------------------------------------------------
                         required time                          8.437    
                         arrival time                          -3.356    
  -------------------------------------------------------------------
                         slack                                  5.081    

Slack (MET) :             5.985ns  (required time - arrival time)
  Source:                 U_Motion_Detector1/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm1/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2_1 rise@10.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        3.634ns  (logic 0.704ns (19.374%)  route 2.930ns (80.626%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.616    -0.896    U_Motion_Detector1/clk_25Mhz
    SLICE_X4Y65          FDCE                                         r  U_Motion_Detector1/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDCE (Prop_fdce_C_Q)         0.456    -0.440 f  U_Motion_Detector1/motion_detected_reg/Q
                         net (fo=6, routed)           1.495     1.055    U_play_fsm1/motion_detected1
    SLICE_X4Y63          LUT2 (Prop_lut2_I1_O)        0.124     1.179 r  U_play_fsm1/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           1.435     2.614    U_play_fsm1/FSM_sequential_state[1]_i_3_n_0
    SLICE_X4Y63          LUT6 (Prop_lut6_I1_O)        0.124     2.738 r  U_play_fsm1/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.738    U_play_fsm1/FSM_sequential_state[1]_i_1_n_0
    SLICE_X4Y63          FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.502     8.506    U_play_fsm1/clk_100Mhz
    SLICE_X4Y63          FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398     8.904    
                         clock uncertainty           -0.211     8.693    
    SLICE_X4Y63          FDCE (Setup_fdce_C_D)        0.029     8.722    U_play_fsm1/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.722    
                         arrival time                          -2.738    
  -------------------------------------------------------------------
                         slack                                  5.985    

Slack (MET) :             6.228ns  (required time - arrival time)
  Source:                 U_Motion_Detector1/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm1/sel_text_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2_1 rise@10.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        3.393ns  (logic 0.704ns (20.747%)  route 2.689ns (79.253%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.616    -0.896    U_Motion_Detector1/clk_25Mhz
    SLICE_X4Y65          FDCE                                         r  U_Motion_Detector1/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDCE (Prop_fdce_C_Q)         0.456    -0.440 r  U_Motion_Detector1/motion_detected_reg/Q
                         net (fo=6, routed)           1.874     1.434    U_play_fsm1/motion_detected1
    SLICE_X4Y63          LUT6 (Prop_lut6_I4_O)        0.124     1.558 r  U_play_fsm1/sel_text_reg_i_2/O
                         net (fo=1, routed)           0.815     2.373    U_play_fsm1/text_en_over_next
    SLICE_X5Y62          LUT6 (Prop_lut6_I1_O)        0.124     2.497 r  U_play_fsm1/sel_text_reg_i_1/O
                         net (fo=1, routed)           0.000     2.497    U_play_fsm1/sel_text_reg_i_1_n_0
    SLICE_X5Y62          FDCE                                         r  U_play_fsm1/sel_text_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.503     8.507    U_play_fsm1/clk_100Mhz
    SLICE_X5Y62          FDCE                                         r  U_play_fsm1/sel_text_reg_reg/C
                         clock pessimism              0.398     8.905    
                         clock uncertainty           -0.211     8.694    
    SLICE_X5Y62          FDCE (Setup_fdce_C_D)        0.031     8.725    U_play_fsm1/sel_text_reg_reg
  -------------------------------------------------------------------
                         required time                          8.725    
                         arrival time                          -2.497    
  -------------------------------------------------------------------
                         slack                                  6.228    

Slack (MET) :             6.317ns  (required time - arrival time)
  Source:                 U_Motion_Detector2/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm2/sel_text_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2_1 rise@10.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        3.411ns  (logic 0.766ns (22.460%)  route 2.645ns (77.540%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.554    -0.958    U_Motion_Detector2/clk_25Mhz
    SLICE_X8Y61          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDCE (Prop_fdce_C_Q)         0.518    -0.440 r  U_Motion_Detector2/motion_detected_reg/Q
                         net (fo=6, routed)           2.336     1.896    U_play_fsm2/motion_detected2
    SLICE_X5Y65          LUT6 (Prop_lut6_I3_O)        0.124     2.020 r  U_play_fsm2/text_en_over_reg_i_2/O
                         net (fo=2, routed)           0.309     2.329    U_play_fsm2/text_en_over_next
    SLICE_X6Y65          LUT6 (Prop_lut6_I4_O)        0.124     2.453 r  U_play_fsm2/sel_text_reg_i_1__0/O
                         net (fo=1, routed)           0.000     2.453    U_play_fsm2/sel_text_reg_i_1__0_n_0
    SLICE_X6Y65          FDCE                                         r  U_play_fsm2/sel_text_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.501     8.505    U_play_fsm2/clk_100Mhz
    SLICE_X6Y65          FDCE                                         r  U_play_fsm2/sel_text_reg_reg/C
                         clock pessimism              0.398     8.903    
                         clock uncertainty           -0.211     8.692    
    SLICE_X6Y65          FDCE (Setup_fdce_C_D)        0.077     8.769    U_play_fsm2/sel_text_reg_reg
  -------------------------------------------------------------------
                         required time                          8.769    
                         arrival time                          -2.453    
  -------------------------------------------------------------------
                         slack                                  6.317    

Slack (MET) :             6.735ns  (required time - arrival time)
  Source:                 U_Motion_Detector1/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm1/text_en_over_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2_1 rise@10.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        2.886ns  (logic 0.580ns (20.100%)  route 2.306ns (79.900%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.616    -0.896    U_Motion_Detector1/clk_25Mhz
    SLICE_X4Y65          FDCE                                         r  U_Motion_Detector1/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDCE (Prop_fdce_C_Q)         0.456    -0.440 r  U_Motion_Detector1/motion_detected_reg/Q
                         net (fo=6, routed)           2.306     1.866    U_play_fsm1/motion_detected1
    SLICE_X4Y64          LUT6 (Prop_lut6_I2_O)        0.124     1.990 r  U_play_fsm1/text_en_over_reg_i_1/O
                         net (fo=1, routed)           0.000     1.990    U_play_fsm1/text_en_over_reg_i_1_n_0
    SLICE_X4Y64          FDCE                                         r  U_play_fsm1/text_en_over_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.502     8.506    U_play_fsm1/clk_100Mhz
    SLICE_X4Y64          FDCE                                         r  U_play_fsm1/text_en_over_reg_reg/C
                         clock pessimism              0.398     8.904    
                         clock uncertainty           -0.211     8.693    
    SLICE_X4Y64          FDCE (Setup_fdce_C_D)        0.031     8.724    U_play_fsm1/text_en_over_reg_reg
  -------------------------------------------------------------------
                         required time                          8.724    
                         arrival time                          -1.990    
  -------------------------------------------------------------------
                         slack                                  6.735    

Slack (MET) :             7.028ns  (required time - arrival time)
  Source:                 U_Motion_Detector2/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm2/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2_1 rise@10.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        2.652ns  (logic 0.642ns (24.212%)  route 2.010ns (75.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.554    -0.958    U_Motion_Detector2/clk_25Mhz
    SLICE_X8Y61          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDCE (Prop_fdce_C_Q)         0.518    -0.440 r  U_Motion_Detector2/motion_detected_reg/Q
                         net (fo=6, routed)           2.010     1.570    U_play_fsm2/motion_detected2
    SLICE_X5Y65          LUT6 (Prop_lut6_I1_O)        0.124     1.694 r  U_play_fsm2/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.694    U_play_fsm2/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X5Y65          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.501     8.505    U_play_fsm2/clk_100Mhz
    SLICE_X5Y65          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.398     8.903    
                         clock uncertainty           -0.211     8.692    
    SLICE_X5Y65          FDCE (Setup_fdce_C_D)        0.029     8.721    U_play_fsm2/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.721    
                         arrival time                          -1.694    
  -------------------------------------------------------------------
                         slack                                  7.028    

Slack (MET) :             7.321ns  (required time - arrival time)
  Source:                 U_Motion_Detector1/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm1/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2_1 rise@10.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 0.580ns (25.243%)  route 1.718ns (74.757%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.616    -0.896    U_Motion_Detector1/clk_25Mhz
    SLICE_X4Y65          FDCE                                         r  U_Motion_Detector1/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDCE (Prop_fdce_C_Q)         0.456    -0.440 r  U_Motion_Detector1/motion_detected_reg/Q
                         net (fo=6, routed)           1.718     1.278    U_play_fsm1/motion_detected1
    SLICE_X5Y63          LUT6 (Prop_lut6_I1_O)        0.124     1.402 r  U_play_fsm1/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.402    U_play_fsm1/FSM_sequential_state[0]_i_1_n_0
    SLICE_X5Y63          FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.502     8.506    U_play_fsm1/clk_100Mhz
    SLICE_X5Y63          FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.398     8.904    
                         clock uncertainty           -0.211     8.693    
    SLICE_X5Y63          FDCE (Setup_fdce_C_D)        0.029     8.722    U_play_fsm1/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.722    
                         arrival time                          -1.402    
  -------------------------------------------------------------------
                         slack                                  7.321    

Slack (MET) :             7.545ns  (required time - arrival time)
  Source:                 U_Motion_Detector2/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm2/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2_1 rise@10.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        2.135ns  (logic 0.642ns (30.066%)  route 1.493ns (69.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.554    -0.958    U_Motion_Detector2/clk_25Mhz
    SLICE_X8Y61          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDCE (Prop_fdce_C_Q)         0.518    -0.440 f  U_Motion_Detector2/motion_detected_reg/Q
                         net (fo=6, routed)           1.493     1.053    U_play_fsm2/motion_detected2
    SLICE_X5Y64          LUT6 (Prop_lut6_I0_O)        0.124     1.177 r  U_play_fsm2/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.177    U_play_fsm2/FSM_sequential_state[1]_i_1__0_n_0
    SLICE_X5Y64          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.502     8.506    U_play_fsm2/clk_100Mhz
    SLICE_X5Y64          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398     8.904    
                         clock uncertainty           -0.211     8.693    
    SLICE_X5Y64          FDCE (Setup_fdce_C_D)        0.029     8.722    U_play_fsm2/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.722    
                         arrival time                          -1.177    
  -------------------------------------------------------------------
                         slack                                  7.545    

Slack (MET) :             7.548ns  (required time - arrival time)
  Source:                 U_Motion_Detector1/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm1/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2_1 rise@10.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 0.580ns (27.983%)  route 1.493ns (72.017%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.616    -0.896    U_Motion_Detector1/clk_25Mhz
    SLICE_X4Y65          FDCE                                         r  U_Motion_Detector1/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDCE (Prop_fdce_C_Q)         0.456    -0.440 r  U_Motion_Detector1/motion_detected_reg/Q
                         net (fo=6, routed)           1.493     1.053    U_play_fsm1/motion_detected1
    SLICE_X5Y63          LUT6 (Prop_lut6_I0_O)        0.124     1.177 r  U_play_fsm1/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.177    U_play_fsm1/FSM_sequential_state[2]_i_1_n_0
    SLICE_X5Y63          FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.502     8.506    U_play_fsm1/clk_100Mhz
    SLICE_X5Y63          FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398     8.904    
                         clock uncertainty           -0.211     8.693    
    SLICE_X5Y63          FDCE (Setup_fdce_C_D)        0.031     8.724    U_play_fsm1/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.724    
                         arrival time                          -1.177    
  -------------------------------------------------------------------
                         slack                                  7.548    

Slack (MET) :             7.549ns  (required time - arrival time)
  Source:                 U_Motion_Detector2/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm2/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2_1 rise@10.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        2.133ns  (logic 0.642ns (30.094%)  route 1.491ns (69.906%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.554    -0.958    U_Motion_Detector2/clk_25Mhz
    SLICE_X8Y61          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDCE (Prop_fdce_C_Q)         0.518    -0.440 r  U_Motion_Detector2/motion_detected_reg/Q
                         net (fo=6, routed)           1.491     1.051    U_play_fsm2/motion_detected2
    SLICE_X5Y64          LUT6 (Prop_lut6_I0_O)        0.124     1.175 r  U_play_fsm2/FSM_sequential_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.175    U_play_fsm2/FSM_sequential_state[2]_i_1__0_n_0
    SLICE_X5Y64          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.502     8.506    U_play_fsm2/clk_100Mhz
    SLICE_X5Y64          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398     8.904    
                         clock uncertainty           -0.211     8.693    
    SLICE_X5Y64          FDCE (Setup_fdce_C_D)        0.031     8.724    U_play_fsm2/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.724    
                         arrival time                          -1.175    
  -------------------------------------------------------------------
                         slack                                  7.549    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 U_Motion_Detector2/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm2/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2_1 rise@0.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.209ns (24.667%)  route 0.638ns (75.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.562    -0.619    U_Motion_Detector2/clk_25Mhz
    SLICE_X8Y61          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDCE (Prop_fdce_C_Q)         0.164    -0.455 r  U_Motion_Detector2/motion_detected_reg/Q
                         net (fo=6, routed)           0.638     0.183    U_play_fsm2/motion_detected2
    SLICE_X5Y64          LUT6 (Prop_lut6_I0_O)        0.045     0.228 r  U_play_fsm2/FSM_sequential_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.228    U_play_fsm2/FSM_sequential_state[2]_i_1__0_n_0
    SLICE_X5Y64          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.856    -0.833    U_play_fsm2/clk_100Mhz
    SLICE_X5Y64          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.555    -0.278    
                         clock uncertainty            0.211    -0.067    
    SLICE_X5Y64          FDCE (Hold_fdce_C_D)         0.092     0.025    U_play_fsm2/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 U_Motion_Detector2/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm2/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2_1 rise@0.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.209ns (24.667%)  route 0.638ns (75.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.562    -0.619    U_Motion_Detector2/clk_25Mhz
    SLICE_X8Y61          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDCE (Prop_fdce_C_Q)         0.164    -0.455 f  U_Motion_Detector2/motion_detected_reg/Q
                         net (fo=6, routed)           0.638     0.183    U_play_fsm2/motion_detected2
    SLICE_X5Y64          LUT6 (Prop_lut6_I0_O)        0.045     0.228 r  U_play_fsm2/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.228    U_play_fsm2/FSM_sequential_state[1]_i_1__0_n_0
    SLICE_X5Y64          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.856    -0.833    U_play_fsm2/clk_100Mhz
    SLICE_X5Y64          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.555    -0.278    
                         clock uncertainty            0.211    -0.067    
    SLICE_X5Y64          FDCE (Hold_fdce_C_D)         0.091     0.024    U_play_fsm2/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.024    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 U_Motion_Detector1/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm1/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2_1 rise@0.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.186ns (21.485%)  route 0.680ns (78.515%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.587    -0.594    U_Motion_Detector1/clk_25Mhz
    SLICE_X4Y65          FDCE                                         r  U_Motion_Detector1/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  U_Motion_Detector1/motion_detected_reg/Q
                         net (fo=6, routed)           0.680     0.226    U_play_fsm1/motion_detected1
    SLICE_X5Y63          LUT6 (Prop_lut6_I0_O)        0.045     0.271 r  U_play_fsm1/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.271    U_play_fsm1/FSM_sequential_state[2]_i_1_n_0
    SLICE_X5Y63          FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.856    -0.833    U_play_fsm1/clk_100Mhz
    SLICE_X5Y63          FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.555    -0.278    
                         clock uncertainty            0.211    -0.067    
    SLICE_X5Y63          FDCE (Hold_fdce_C_D)         0.092     0.025    U_play_fsm1/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           0.271    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 U_Motion_Detector1/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm1/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2_1 rise@0.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.950ns  (logic 0.186ns (19.585%)  route 0.764ns (80.415%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.587    -0.594    U_Motion_Detector1/clk_25Mhz
    SLICE_X4Y65          FDCE                                         r  U_Motion_Detector1/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  U_Motion_Detector1/motion_detected_reg/Q
                         net (fo=6, routed)           0.764     0.310    U_play_fsm1/motion_detected1
    SLICE_X5Y63          LUT6 (Prop_lut6_I1_O)        0.045     0.355 r  U_play_fsm1/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.355    U_play_fsm1/FSM_sequential_state[0]_i_1_n_0
    SLICE_X5Y63          FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.856    -0.833    U_play_fsm1/clk_100Mhz
    SLICE_X5Y63          FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.555    -0.278    
                         clock uncertainty            0.211    -0.067    
    SLICE_X5Y63          FDCE (Hold_fdce_C_D)         0.091     0.024    U_play_fsm1/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.024    
                         arrival time                           0.355    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 U_Motion_Detector2/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm2/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2_1 rise@0.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        1.057ns  (logic 0.209ns (19.782%)  route 0.848ns (80.218%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.562    -0.619    U_Motion_Detector2/clk_25Mhz
    SLICE_X8Y61          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDCE (Prop_fdce_C_Q)         0.164    -0.455 r  U_Motion_Detector2/motion_detected_reg/Q
                         net (fo=6, routed)           0.848     0.392    U_play_fsm2/motion_detected2
    SLICE_X5Y65          LUT6 (Prop_lut6_I1_O)        0.045     0.437 r  U_play_fsm2/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.437    U_play_fsm2/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X5Y65          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.855    -0.834    U_play_fsm2/clk_100Mhz
    SLICE_X5Y65          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.555    -0.279    
                         clock uncertainty            0.211    -0.068    
    SLICE_X5Y65          FDCE (Hold_fdce_C_D)         0.091     0.023    U_play_fsm2/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.023    
                         arrival time                           0.437    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 U_Motion_Detector2/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm2/text_en_over_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2_1 rise@0.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        1.101ns  (logic 0.207ns (18.803%)  route 0.894ns (81.197%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.562    -0.619    U_Motion_Detector2/clk_25Mhz
    SLICE_X8Y61          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDCE (Prop_fdce_C_Q)         0.164    -0.455 r  U_Motion_Detector2/motion_detected_reg/Q
                         net (fo=6, routed)           0.714     0.259    U_play_fsm2/motion_detected2
    SLICE_X5Y65          LUT5 (Prop_lut5_I0_O)        0.043     0.302 r  U_play_fsm2/text_en_over_reg_i_1__0/O
                         net (fo=1, routed)           0.180     0.482    U_play_fsm2/text_en_over_reg_i_1__0_n_0
    SLICE_X5Y65          FDCE                                         r  U_play_fsm2/text_en_over_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.855    -0.834    U_play_fsm2/clk_100Mhz
    SLICE_X5Y65          FDCE                                         r  U_play_fsm2/text_en_over_reg_reg/C
                         clock pessimism              0.555    -0.279    
                         clock uncertainty            0.211    -0.068    
    SLICE_X5Y65          FDCE (Hold_fdce_C_D)         0.008    -0.060    U_play_fsm2/text_en_over_reg_reg
  -------------------------------------------------------------------
                         required time                          0.060    
                         arrival time                           0.482    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 U_Motion_Detector1/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm1/text_en_over_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2_1 rise@0.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        1.168ns  (logic 0.186ns (15.931%)  route 0.982ns (84.069%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.587    -0.594    U_Motion_Detector1/clk_25Mhz
    SLICE_X4Y65          FDCE                                         r  U_Motion_Detector1/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  U_Motion_Detector1/motion_detected_reg/Q
                         net (fo=6, routed)           0.982     0.528    U_play_fsm1/motion_detected1
    SLICE_X4Y64          LUT6 (Prop_lut6_I2_O)        0.045     0.573 r  U_play_fsm1/text_en_over_reg_i_1/O
                         net (fo=1, routed)           0.000     0.573    U_play_fsm1/text_en_over_reg_i_1_n_0
    SLICE_X4Y64          FDCE                                         r  U_play_fsm1/text_en_over_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.856    -0.833    U_play_fsm1/clk_100Mhz
    SLICE_X4Y64          FDCE                                         r  U_play_fsm1/text_en_over_reg_reg/C
                         clock pessimism              0.555    -0.278    
                         clock uncertainty            0.211    -0.067    
    SLICE_X4Y64          FDCE (Hold_fdce_C_D)         0.092     0.025    U_play_fsm1/text_en_over_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           0.573    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 U_Motion_Detector2/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm2/sel_text_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2_1 rise@0.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        1.338ns  (logic 0.254ns (18.991%)  route 1.084ns (81.009%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.562    -0.619    U_Motion_Detector2/clk_25Mhz
    SLICE_X8Y61          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDCE (Prop_fdce_C_Q)         0.164    -0.455 r  U_Motion_Detector2/motion_detected_reg/Q
                         net (fo=6, routed)           0.972     0.516    U_play_fsm2/motion_detected2
    SLICE_X5Y65          LUT6 (Prop_lut6_I3_O)        0.045     0.561 r  U_play_fsm2/text_en_over_reg_i_2/O
                         net (fo=2, routed)           0.112     0.673    U_play_fsm2/text_en_over_next
    SLICE_X6Y65          LUT6 (Prop_lut6_I4_O)        0.045     0.718 r  U_play_fsm2/sel_text_reg_i_1__0/O
                         net (fo=1, routed)           0.000     0.718    U_play_fsm2/sel_text_reg_i_1__0_n_0
    SLICE_X6Y65          FDCE                                         r  U_play_fsm2/sel_text_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.855    -0.834    U_play_fsm2/clk_100Mhz
    SLICE_X6Y65          FDCE                                         r  U_play_fsm2/sel_text_reg_reg/C
                         clock pessimism              0.555    -0.279    
                         clock uncertainty            0.211    -0.068    
    SLICE_X6Y65          FDCE (Hold_fdce_C_D)         0.120     0.052    U_play_fsm2/sel_text_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.052    
                         arrival time                           0.718    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 U_Motion_Detector1/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm1/sel_text_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2_1 rise@0.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        1.337ns  (logic 0.231ns (17.275%)  route 1.106ns (82.725%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.587    -0.594    U_Motion_Detector1/clk_25Mhz
    SLICE_X4Y65          FDCE                                         r  U_Motion_Detector1/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  U_Motion_Detector1/motion_detected_reg/Q
                         net (fo=6, routed)           0.809     0.356    U_play_fsm1/motion_detected1
    SLICE_X4Y63          LUT6 (Prop_lut6_I4_O)        0.045     0.401 r  U_play_fsm1/sel_text_reg_i_2/O
                         net (fo=1, routed)           0.297     0.698    U_play_fsm1/text_en_over_next
    SLICE_X5Y62          LUT6 (Prop_lut6_I1_O)        0.045     0.743 r  U_play_fsm1/sel_text_reg_i_1/O
                         net (fo=1, routed)           0.000     0.743    U_play_fsm1/sel_text_reg_i_1_n_0
    SLICE_X5Y62          FDCE                                         r  U_play_fsm1/sel_text_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.858    -0.832    U_play_fsm1/clk_100Mhz
    SLICE_X5Y62          FDCE                                         r  U_play_fsm1/sel_text_reg_reg/C
                         clock pessimism              0.555    -0.277    
                         clock uncertainty            0.211    -0.066    
    SLICE_X5Y62          FDCE (Hold_fdce_C_D)         0.092     0.026    U_play_fsm1/sel_text_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           0.743    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 U_Motion_Detector1/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm1/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2_1 rise@0.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        1.504ns  (logic 0.231ns (15.361%)  route 1.273ns (84.639%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.587    -0.594    U_Motion_Detector1/clk_25Mhz
    SLICE_X4Y65          FDCE                                         r  U_Motion_Detector1/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDCE (Prop_fdce_C_Q)         0.141    -0.453 f  U_Motion_Detector1/motion_detected_reg/Q
                         net (fo=6, routed)           0.682     0.228    U_play_fsm1/motion_detected1
    SLICE_X4Y63          LUT2 (Prop_lut2_I1_O)        0.045     0.273 r  U_play_fsm1/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.591     0.865    U_play_fsm1/FSM_sequential_state[1]_i_3_n_0
    SLICE_X4Y63          LUT6 (Prop_lut6_I1_O)        0.045     0.910 r  U_play_fsm1/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.910    U_play_fsm1/FSM_sequential_state[1]_i_1_n_0
    SLICE_X4Y63          FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.856    -0.833    U_play_fsm1/clk_100Mhz
    SLICE_X4Y63          FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.555    -0.278    
                         clock uncertainty            0.211    -0.067    
    SLICE_X4Y63          FDCE (Hold_fdce_C_D)         0.091     0.024    U_play_fsm1/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.024    
                         arrival time                           0.910    
  -------------------------------------------------------------------
                         slack                                  0.885    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100Mhz_clk_wiz_2
  To Clock:  clk_25Mhz_clk_wiz_2_1

Setup :            0  Failing Endpoints,  Worst Slack        4.542ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.296ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.542ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25Mhz_clk_wiz_2_1 rise@40.000ns - clk_100Mhz_clk_wiz_2 rise@30.000ns)
  Data Path Delay:        4.611ns  (logic 0.854ns (18.521%)  route 3.757ns (81.479%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 29.114 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.626    29.114    U_btn_debounce2/clk_100Mhz
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.456    29.570 r  U_btn_debounce2/shift_reg_reg[5]/Q
                         net (fo=2, routed)           0.950    30.520    U_btn_debounce2/p_0_in[6]
    SLICE_X6Y53          LUT4 (Prop_lut4_I1_O)        0.124    30.644 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.464    31.108    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I1_O)        0.124    31.232 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=34, routed)          1.446    32.678    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[17]
    SLICE_X8Y61          LUT3 (Prop_lut3_I1_O)        0.150    32.828 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[17]_i_1/O
                         net (fo=18, routed)          0.897    33.725    U_Motion_Detector2/E[0]
    SLICE_X5Y59          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.505    38.509    U_Motion_Detector2/clk_25Mhz
    SLICE_X5Y59          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[2]/C
                         clock pessimism              0.398    38.907    
                         clock uncertainty           -0.211    38.696    
    SLICE_X5Y59          FDCE (Setup_fdce_C_CE)      -0.429    38.267    U_Motion_Detector2/motion_pixel_count_reg[2]
  -------------------------------------------------------------------
                         required time                         38.267    
                         arrival time                         -33.725    
  -------------------------------------------------------------------
                         slack                                  4.542    

Slack (MET) :             4.542ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25Mhz_clk_wiz_2_1 rise@40.000ns - clk_100Mhz_clk_wiz_2 rise@30.000ns)
  Data Path Delay:        4.611ns  (logic 0.854ns (18.521%)  route 3.757ns (81.479%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 29.114 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.626    29.114    U_btn_debounce2/clk_100Mhz
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.456    29.570 r  U_btn_debounce2/shift_reg_reg[5]/Q
                         net (fo=2, routed)           0.950    30.520    U_btn_debounce2/p_0_in[6]
    SLICE_X6Y53          LUT4 (Prop_lut4_I1_O)        0.124    30.644 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.464    31.108    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I1_O)        0.124    31.232 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=34, routed)          1.446    32.678    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[17]
    SLICE_X8Y61          LUT3 (Prop_lut3_I1_O)        0.150    32.828 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[17]_i_1/O
                         net (fo=18, routed)          0.897    33.725    U_Motion_Detector2/E[0]
    SLICE_X5Y59          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.505    38.509    U_Motion_Detector2/clk_25Mhz
    SLICE_X5Y59          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[3]/C
                         clock pessimism              0.398    38.907    
                         clock uncertainty           -0.211    38.696    
    SLICE_X5Y59          FDCE (Setup_fdce_C_CE)      -0.429    38.267    U_Motion_Detector2/motion_pixel_count_reg[3]
  -------------------------------------------------------------------
                         required time                         38.267    
                         arrival time                         -33.725    
  -------------------------------------------------------------------
                         slack                                  4.542    

Slack (MET) :             4.542ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25Mhz_clk_wiz_2_1 rise@40.000ns - clk_100Mhz_clk_wiz_2 rise@30.000ns)
  Data Path Delay:        4.611ns  (logic 0.854ns (18.521%)  route 3.757ns (81.479%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 29.114 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.626    29.114    U_btn_debounce2/clk_100Mhz
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.456    29.570 r  U_btn_debounce2/shift_reg_reg[5]/Q
                         net (fo=2, routed)           0.950    30.520    U_btn_debounce2/p_0_in[6]
    SLICE_X6Y53          LUT4 (Prop_lut4_I1_O)        0.124    30.644 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.464    31.108    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I1_O)        0.124    31.232 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=34, routed)          1.446    32.678    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[17]
    SLICE_X8Y61          LUT3 (Prop_lut3_I1_O)        0.150    32.828 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[17]_i_1/O
                         net (fo=18, routed)          0.897    33.725    U_Motion_Detector2/E[0]
    SLICE_X5Y59          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.505    38.509    U_Motion_Detector2/clk_25Mhz
    SLICE_X5Y59          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[4]/C
                         clock pessimism              0.398    38.907    
                         clock uncertainty           -0.211    38.696    
    SLICE_X5Y59          FDCE (Setup_fdce_C_CE)      -0.429    38.267    U_Motion_Detector2/motion_pixel_count_reg[4]
  -------------------------------------------------------------------
                         required time                         38.267    
                         arrival time                         -33.725    
  -------------------------------------------------------------------
                         slack                                  4.542    

Slack (MET) :             4.542ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25Mhz_clk_wiz_2_1 rise@40.000ns - clk_100Mhz_clk_wiz_2 rise@30.000ns)
  Data Path Delay:        4.611ns  (logic 0.854ns (18.521%)  route 3.757ns (81.479%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 29.114 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.626    29.114    U_btn_debounce2/clk_100Mhz
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.456    29.570 r  U_btn_debounce2/shift_reg_reg[5]/Q
                         net (fo=2, routed)           0.950    30.520    U_btn_debounce2/p_0_in[6]
    SLICE_X6Y53          LUT4 (Prop_lut4_I1_O)        0.124    30.644 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.464    31.108    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I1_O)        0.124    31.232 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=34, routed)          1.446    32.678    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[17]
    SLICE_X8Y61          LUT3 (Prop_lut3_I1_O)        0.150    32.828 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[17]_i_1/O
                         net (fo=18, routed)          0.897    33.725    U_Motion_Detector2/E[0]
    SLICE_X5Y59          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.505    38.509    U_Motion_Detector2/clk_25Mhz
    SLICE_X5Y59          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[5]/C
                         clock pessimism              0.398    38.907    
                         clock uncertainty           -0.211    38.696    
    SLICE_X5Y59          FDCE (Setup_fdce_C_CE)      -0.429    38.267    U_Motion_Detector2/motion_pixel_count_reg[5]
  -------------------------------------------------------------------
                         required time                         38.267    
                         arrival time                         -33.725    
  -------------------------------------------------------------------
                         slack                                  4.542    

Slack (MET) :             4.542ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25Mhz_clk_wiz_2_1 rise@40.000ns - clk_100Mhz_clk_wiz_2 rise@30.000ns)
  Data Path Delay:        4.611ns  (logic 0.854ns (18.521%)  route 3.757ns (81.479%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 29.114 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.626    29.114    U_btn_debounce2/clk_100Mhz
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.456    29.570 r  U_btn_debounce2/shift_reg_reg[5]/Q
                         net (fo=2, routed)           0.950    30.520    U_btn_debounce2/p_0_in[6]
    SLICE_X6Y53          LUT4 (Prop_lut4_I1_O)        0.124    30.644 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.464    31.108    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I1_O)        0.124    31.232 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=34, routed)          1.446    32.678    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[17]
    SLICE_X8Y61          LUT3 (Prop_lut3_I1_O)        0.150    32.828 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[17]_i_1/O
                         net (fo=18, routed)          0.897    33.725    U_Motion_Detector2/E[0]
    SLICE_X5Y59          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.505    38.509    U_Motion_Detector2/clk_25Mhz
    SLICE_X5Y59          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[6]/C
                         clock pessimism              0.398    38.907    
                         clock uncertainty           -0.211    38.696    
    SLICE_X5Y59          FDCE (Setup_fdce_C_CE)      -0.429    38.267    U_Motion_Detector2/motion_pixel_count_reg[6]
  -------------------------------------------------------------------
                         required time                         38.267    
                         arrival time                         -33.725    
  -------------------------------------------------------------------
                         slack                                  4.542    

Slack (MET) :             4.542ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_count_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25Mhz_clk_wiz_2_1 rise@40.000ns - clk_100Mhz_clk_wiz_2 rise@30.000ns)
  Data Path Delay:        4.611ns  (logic 0.854ns (18.521%)  route 3.757ns (81.479%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 29.114 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.626    29.114    U_btn_debounce2/clk_100Mhz
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.456    29.570 r  U_btn_debounce2/shift_reg_reg[5]/Q
                         net (fo=2, routed)           0.950    30.520    U_btn_debounce2/p_0_in[6]
    SLICE_X6Y53          LUT4 (Prop_lut4_I1_O)        0.124    30.644 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.464    31.108    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I1_O)        0.124    31.232 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=34, routed)          1.446    32.678    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[17]
    SLICE_X8Y61          LUT3 (Prop_lut3_I1_O)        0.150    32.828 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[17]_i_1/O
                         net (fo=18, routed)          0.897    33.725    U_Motion_Detector2/E[0]
    SLICE_X5Y59          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.505    38.509    U_Motion_Detector2/clk_25Mhz
    SLICE_X5Y59          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[7]/C
                         clock pessimism              0.398    38.907    
                         clock uncertainty           -0.211    38.696    
    SLICE_X5Y59          FDCE (Setup_fdce_C_CE)      -0.429    38.267    U_Motion_Detector2/motion_pixel_count_reg[7]
  -------------------------------------------------------------------
                         required time                         38.267    
                         arrival time                         -33.725    
  -------------------------------------------------------------------
                         slack                                  4.542    

Slack (MET) :             4.542ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_count_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25Mhz_clk_wiz_2_1 rise@40.000ns - clk_100Mhz_clk_wiz_2 rise@30.000ns)
  Data Path Delay:        4.611ns  (logic 0.854ns (18.521%)  route 3.757ns (81.479%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 29.114 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.626    29.114    U_btn_debounce2/clk_100Mhz
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.456    29.570 r  U_btn_debounce2/shift_reg_reg[5]/Q
                         net (fo=2, routed)           0.950    30.520    U_btn_debounce2/p_0_in[6]
    SLICE_X6Y53          LUT4 (Prop_lut4_I1_O)        0.124    30.644 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.464    31.108    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I1_O)        0.124    31.232 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=34, routed)          1.446    32.678    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[17]
    SLICE_X8Y61          LUT3 (Prop_lut3_I1_O)        0.150    32.828 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[17]_i_1/O
                         net (fo=18, routed)          0.897    33.725    U_Motion_Detector2/E[0]
    SLICE_X5Y59          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.505    38.509    U_Motion_Detector2/clk_25Mhz
    SLICE_X5Y59          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[8]/C
                         clock pessimism              0.398    38.907    
                         clock uncertainty           -0.211    38.696    
    SLICE_X5Y59          FDCE (Setup_fdce_C_CE)      -0.429    38.267    U_Motion_Detector2/motion_pixel_count_reg[8]
  -------------------------------------------------------------------
                         required time                         38.267    
                         arrival time                         -33.725    
  -------------------------------------------------------------------
                         slack                                  4.542    

Slack (MET) :             4.542ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_count_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25Mhz_clk_wiz_2_1 rise@40.000ns - clk_100Mhz_clk_wiz_2 rise@30.000ns)
  Data Path Delay:        4.611ns  (logic 0.854ns (18.521%)  route 3.757ns (81.479%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 29.114 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.626    29.114    U_btn_debounce2/clk_100Mhz
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.456    29.570 r  U_btn_debounce2/shift_reg_reg[5]/Q
                         net (fo=2, routed)           0.950    30.520    U_btn_debounce2/p_0_in[6]
    SLICE_X6Y53          LUT4 (Prop_lut4_I1_O)        0.124    30.644 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.464    31.108    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I1_O)        0.124    31.232 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=34, routed)          1.446    32.678    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[17]
    SLICE_X8Y61          LUT3 (Prop_lut3_I1_O)        0.150    32.828 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[17]_i_1/O
                         net (fo=18, routed)          0.897    33.725    U_Motion_Detector2/E[0]
    SLICE_X5Y59          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.505    38.509    U_Motion_Detector2/clk_25Mhz
    SLICE_X5Y59          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[9]/C
                         clock pessimism              0.398    38.907    
                         clock uncertainty           -0.211    38.696    
    SLICE_X5Y59          FDCE (Setup_fdce_C_CE)      -0.429    38.267    U_Motion_Detector2/motion_pixel_count_reg[9]
  -------------------------------------------------------------------
                         required time                         38.267    
                         arrival time                         -33.725    
  -------------------------------------------------------------------
                         slack                                  4.542    

Slack (MET) :             4.716ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_count_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25Mhz_clk_wiz_2_1 rise@40.000ns - clk_100Mhz_clk_wiz_2 rise@30.000ns)
  Data Path Delay:        4.437ns  (logic 0.854ns (19.248%)  route 3.583ns (80.752%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 29.114 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.626    29.114    U_btn_debounce2/clk_100Mhz
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.456    29.570 r  U_btn_debounce2/shift_reg_reg[5]/Q
                         net (fo=2, routed)           0.950    30.520    U_btn_debounce2/p_0_in[6]
    SLICE_X6Y53          LUT4 (Prop_lut4_I1_O)        0.124    30.644 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.464    31.108    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I1_O)        0.124    31.232 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=34, routed)          1.446    32.678    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[17]
    SLICE_X8Y61          LUT3 (Prop_lut3_I1_O)        0.150    32.828 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[17]_i_1/O
                         net (fo=18, routed)          0.723    33.551    U_Motion_Detector2/E[0]
    SLICE_X5Y61          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.504    38.508    U_Motion_Detector2/clk_25Mhz
    SLICE_X5Y61          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[12]/C
                         clock pessimism              0.398    38.906    
                         clock uncertainty           -0.211    38.695    
    SLICE_X5Y61          FDCE (Setup_fdce_C_CE)      -0.429    38.266    U_Motion_Detector2/motion_pixel_count_reg[12]
  -------------------------------------------------------------------
                         required time                         38.266    
                         arrival time                         -33.551    
  -------------------------------------------------------------------
                         slack                                  4.716    

Slack (MET) :             4.716ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_count_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25Mhz_clk_wiz_2_1 rise@40.000ns - clk_100Mhz_clk_wiz_2 rise@30.000ns)
  Data Path Delay:        4.437ns  (logic 0.854ns (19.248%)  route 3.583ns (80.752%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 29.114 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.626    29.114    U_btn_debounce2/clk_100Mhz
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.456    29.570 r  U_btn_debounce2/shift_reg_reg[5]/Q
                         net (fo=2, routed)           0.950    30.520    U_btn_debounce2/p_0_in[6]
    SLICE_X6Y53          LUT4 (Prop_lut4_I1_O)        0.124    30.644 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.464    31.108    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I1_O)        0.124    31.232 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=34, routed)          1.446    32.678    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[17]
    SLICE_X8Y61          LUT3 (Prop_lut3_I1_O)        0.150    32.828 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[17]_i_1/O
                         net (fo=18, routed)          0.723    33.551    U_Motion_Detector2/E[0]
    SLICE_X5Y61          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.504    38.508    U_Motion_Detector2/clk_25Mhz
    SLICE_X5Y61          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[13]/C
                         clock pessimism              0.398    38.906    
                         clock uncertainty           -0.211    38.695    
    SLICE_X5Y61          FDCE (Setup_fdce_C_CE)      -0.429    38.266    U_Motion_Detector2/motion_pixel_count_reg[13]
  -------------------------------------------------------------------
                         required time                         38.266    
                         arrival time                         -33.551    
  -------------------------------------------------------------------
                         slack                                  4.716    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 U_btn_debounce2/shift_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2_1 rise@0.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.234ns (25.307%)  route 0.691ns (74.693%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.593    -0.588    U_btn_debounce2/clk_100Mhz
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.141    -0.447 f  U_btn_debounce2/shift_reg_reg[7]/Q
                         net (fo=2, routed)           0.272    -0.175    U_btn_debounce2/shift_reg_reg_n_0_[7]
    SLICE_X7Y53          LUT6 (Prop_lut6_I2_O)        0.045    -0.130 f  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=34, routed)          0.418     0.288    U_btn_debounce2/btn_debounced_d_reg_0
    SLICE_X8Y59          LUT3 (Prop_lut3_I0_O)        0.048     0.336 r  U_btn_debounce2/motion_pixel_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.336    U_Motion_Detector2/D[1]
    SLICE_X8Y59          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.832    -0.857    U_Motion_Detector2/clk_25Mhz
    SLICE_X8Y59          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[1]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.211    -0.091    
    SLICE_X8Y59          FDCE (Hold_fdce_C_D)         0.131     0.040    U_Motion_Detector2/motion_pixel_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           0.336    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 U_btn_debounce2/shift_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2_1 rise@0.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.231ns (25.064%)  route 0.691ns (74.936%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.593    -0.588    U_btn_debounce2/clk_100Mhz
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.141    -0.447 f  U_btn_debounce2/shift_reg_reg[7]/Q
                         net (fo=2, routed)           0.272    -0.175    U_btn_debounce2/shift_reg_reg_n_0_[7]
    SLICE_X7Y53          LUT6 (Prop_lut6_I2_O)        0.045    -0.130 f  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=34, routed)          0.418     0.288    U_btn_debounce2/btn_debounced_d_reg_0
    SLICE_X8Y59          LUT3 (Prop_lut3_I0_O)        0.045     0.333 r  U_btn_debounce2/motion_pixel_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.333    U_Motion_Detector2/D[0]
    SLICE_X8Y59          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.832    -0.857    U_Motion_Detector2/clk_25Mhz
    SLICE_X8Y59          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[0]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.211    -0.091    
    SLICE_X8Y59          FDCE (Hold_fdce_C_D)         0.120     0.029    U_Motion_Detector2/motion_pixel_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.333    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 U_btn_debounce2/shift_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector1/motion_detected_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2_1 rise@0.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.231ns (23.352%)  route 0.758ns (76.648%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.593    -0.588    U_btn_debounce2/clk_100Mhz
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.141    -0.447 f  U_btn_debounce2/shift_reg_reg[7]/Q
                         net (fo=2, routed)           0.272    -0.175    U_btn_debounce2/shift_reg_reg_n_0_[7]
    SLICE_X7Y53          LUT6 (Prop_lut6_I2_O)        0.045    -0.130 f  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=34, routed)          0.486     0.356    U_btn_debounce2/btn_debounced_d_reg_0
    SLICE_X4Y65          LUT2 (Prop_lut2_I0_O)        0.045     0.401 r  U_btn_debounce2/motion_detected_i_1__0/O
                         net (fo=1, routed)           0.000     0.401    U_Motion_Detector1/motion_detected_reg_0
    SLICE_X4Y65          FDCE                                         r  U_Motion_Detector1/motion_detected_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.855    -0.834    U_Motion_Detector1/clk_25Mhz
    SLICE_X4Y65          FDCE                                         r  U_Motion_Detector1/motion_detected_reg/C
                         clock pessimism              0.555    -0.279    
                         clock uncertainty            0.211    -0.068    
    SLICE_X4Y65          FDCE (Hold_fdce_C_D)         0.091     0.023    U_Motion_Detector1/motion_detected_reg
  -------------------------------------------------------------------
                         required time                         -0.023    
                         arrival time                           0.401    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 U_btn_debounce2/shift_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2_1 rise@0.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.061ns  (logic 0.229ns (21.592%)  route 0.832ns (78.408%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.593    -0.588    U_btn_debounce2/clk_100Mhz
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.141    -0.447 f  U_btn_debounce2/shift_reg_reg[7]/Q
                         net (fo=2, routed)           0.272    -0.175    U_btn_debounce2/shift_reg_reg_n_0_[7]
    SLICE_X7Y53          LUT6 (Prop_lut6_I2_O)        0.045    -0.130 f  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=34, routed)          0.559     0.429    U_btn_debounce2/btn_debounced_d_reg_0
    SLICE_X8Y60          LUT3 (Prop_lut3_I0_O)        0.043     0.472 r  U_btn_debounce2/motion_pixel_count[11]_i_1/O
                         net (fo=1, routed)           0.000     0.472    U_Motion_Detector2/D[11]
    SLICE_X8Y60          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.831    -0.858    U_Motion_Detector2/clk_25Mhz
    SLICE_X8Y60          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[11]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.211    -0.092    
    SLICE_X8Y60          FDCE (Hold_fdce_C_D)         0.131     0.039    U_Motion_Detector2/motion_pixel_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.039    
                         arrival time                           0.472    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 U_btn_debounce2/shift_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2_1 rise@0.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.231ns (21.740%)  route 0.832ns (78.260%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.593    -0.588    U_btn_debounce2/clk_100Mhz
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.141    -0.447 f  U_btn_debounce2/shift_reg_reg[7]/Q
                         net (fo=2, routed)           0.272    -0.175    U_btn_debounce2/shift_reg_reg_n_0_[7]
    SLICE_X7Y53          LUT6 (Prop_lut6_I2_O)        0.045    -0.130 f  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=34, routed)          0.559     0.429    U_btn_debounce2/btn_debounced_d_reg_0
    SLICE_X8Y60          LUT3 (Prop_lut3_I0_O)        0.045     0.474 r  U_btn_debounce2/motion_pixel_count[10]_i_1/O
                         net (fo=1, routed)           0.000     0.474    U_Motion_Detector2/D[10]
    SLICE_X8Y60          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.831    -0.858    U_Motion_Detector2/clk_25Mhz
    SLICE_X8Y60          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[10]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.211    -0.092    
    SLICE_X8Y60          FDCE (Hold_fdce_C_D)         0.120     0.028    U_Motion_Detector2/motion_pixel_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.028    
                         arrival time                           0.474    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 U_btn_debounce2/shift_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_detected_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2_1 rise@0.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.231ns (21.154%)  route 0.861ns (78.846%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.593    -0.588    U_btn_debounce2/clk_100Mhz
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.141    -0.447 f  U_btn_debounce2/shift_reg_reg[7]/Q
                         net (fo=2, routed)           0.272    -0.175    U_btn_debounce2/shift_reg_reg_n_0_[7]
    SLICE_X7Y53          LUT6 (Prop_lut6_I2_O)        0.045    -0.130 f  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=34, routed)          0.589     0.459    U_Motion_Detector2/motion_detected_reg_0
    SLICE_X8Y61          LUT5 (Prop_lut5_I2_O)        0.045     0.504 r  U_Motion_Detector2/motion_detected_i_1/O
                         net (fo=1, routed)           0.000     0.504    U_Motion_Detector2/motion_detected_i_1_n_0
    SLICE_X8Y61          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.831    -0.858    U_Motion_Detector2/clk_25Mhz
    SLICE_X8Y61          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.211    -0.092    
    SLICE_X8Y61          FDCE (Hold_fdce_C_D)         0.120     0.028    U_Motion_Detector2/motion_detected_reg
  -------------------------------------------------------------------
                         required time                         -0.028    
                         arrival time                           0.504    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.616ns  (arrival time - required time)
  Source:                 U_btn_debounce2/shift_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2_1 rise@0.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.236ns  (logic 0.231ns (18.693%)  route 1.005ns (81.307%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.593    -0.588    U_btn_debounce2/clk_100Mhz
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  U_btn_debounce2/shift_reg_reg[7]/Q
                         net (fo=2, routed)           0.272    -0.175    U_btn_debounce2/shift_reg_reg_n_0_[7]
    SLICE_X7Y53          LUT6 (Prop_lut6_I2_O)        0.045    -0.130 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=34, routed)          0.732     0.602    U_Mopology_Filter_TOP/U_Mopology_Filter1/motion_pixel_out_reg[7]_0
    SLICE_X12Y56         LUT5 (Prop_lut5_I3_O)        0.045     0.647 r  U_Mopology_Filter_TOP/U_Mopology_Filter1/motion_pixel_out[7]_i_1/O
                         net (fo=1, routed)           0.000     0.647    U_Motion_Detector2/motion_pixel_out_reg[7]_0
    SLICE_X12Y56         FDRE                                         r  U_Motion_Detector2/motion_pixel_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.833    -0.856    U_Motion_Detector2/clk_25Mhz
    SLICE_X12Y56         FDRE                                         r  U_Motion_Detector2/motion_pixel_out_reg[7]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.211    -0.090    
    SLICE_X12Y56         FDRE (Hold_fdre_C_D)         0.121     0.031    U_Motion_Detector2/motion_pixel_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.031    
                         arrival time                           0.647    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.622ns  (arrival time - required time)
  Source:                 U_btn_debounce2/shift_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2_1 rise@0.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.241ns  (logic 0.231ns (18.618%)  route 1.010ns (81.382%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.593    -0.588    U_btn_debounce2/clk_100Mhz
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  U_btn_debounce2/shift_reg_reg[7]/Q
                         net (fo=2, routed)           0.272    -0.175    U_btn_debounce2/shift_reg_reg_n_0_[7]
    SLICE_X7Y53          LUT6 (Prop_lut6_I2_O)        0.045    -0.130 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=34, routed)          0.737     0.607    U_Mopology_Filter_TOP/U_Mopology_Filter1/motion_pixel_out_reg[7]_0
    SLICE_X12Y56         LUT5 (Prop_lut5_I3_O)        0.045     0.652 r  U_Mopology_Filter_TOP/U_Mopology_Filter1/motion_pixel_out[11]_i_1/O
                         net (fo=1, routed)           0.000     0.652    U_Motion_Detector2/motion_pixel_out_reg[11]_0
    SLICE_X12Y56         FDRE                                         r  U_Motion_Detector2/motion_pixel_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.833    -0.856    U_Motion_Detector2/clk_25Mhz
    SLICE_X12Y56         FDRE                                         r  U_Motion_Detector2/motion_pixel_out_reg[11]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.211    -0.090    
    SLICE_X12Y56         FDRE (Hold_fdre_C_D)         0.120     0.030    U_Motion_Detector2/motion_pixel_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.030    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 U_btn_debounce2/shift_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2_1 rise@0.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.275ns  (logic 0.235ns (18.436%)  route 1.040ns (81.564%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.593    -0.588    U_btn_debounce2/clk_100Mhz
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.141    -0.447 f  U_btn_debounce2/shift_reg_reg[7]/Q
                         net (fo=2, routed)           0.272    -0.175    U_btn_debounce2/shift_reg_reg_n_0_[7]
    SLICE_X7Y53          LUT6 (Prop_lut6_I2_O)        0.045    -0.130 f  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=34, routed)          0.767     0.637    U_btn_debounce2/btn_debounced_d_reg_0
    SLICE_X5Y61          LUT3 (Prop_lut3_I0_O)        0.049     0.686 r  U_btn_debounce2/motion_pixel_count[15]_i_1/O
                         net (fo=1, routed)           0.000     0.686    U_Motion_Detector2/D[15]
    SLICE_X5Y61          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.860    -0.830    U_Motion_Detector2/clk_25Mhz
    SLICE_X5Y61          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[15]/C
                         clock pessimism              0.555    -0.275    
                         clock uncertainty            0.211    -0.064    
    SLICE_X5Y61          FDCE (Hold_fdce_C_D)         0.107     0.043    U_Motion_Detector2/motion_pixel_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.686    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 U_btn_debounce2/shift_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2_1 rise@0.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.271ns  (logic 0.231ns (18.179%)  route 1.040ns (81.821%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.593    -0.588    U_btn_debounce2/clk_100Mhz
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.141    -0.447 f  U_btn_debounce2/shift_reg_reg[7]/Q
                         net (fo=2, routed)           0.272    -0.175    U_btn_debounce2/shift_reg_reg_n_0_[7]
    SLICE_X7Y53          LUT6 (Prop_lut6_I2_O)        0.045    -0.130 f  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=34, routed)          0.767     0.637    U_btn_debounce2/btn_debounced_d_reg_0
    SLICE_X5Y61          LUT3 (Prop_lut3_I0_O)        0.045     0.682 r  U_btn_debounce2/motion_pixel_count[14]_i_1/O
                         net (fo=1, routed)           0.000     0.682    U_Motion_Detector2/D[14]
    SLICE_X5Y61          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.860    -0.830    U_Motion_Detector2/clk_25Mhz
    SLICE_X5Y61          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[14]/C
                         clock pessimism              0.555    -0.275    
                         clock uncertainty            0.211    -0.064    
    SLICE_X5Y61          FDCE (Hold_fdce_C_D)         0.092     0.028    U_Motion_Detector2/motion_pixel_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.028    
                         arrival time                           0.682    
  -------------------------------------------------------------------
                         slack                                  0.654    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25Mhz_clk_wiz_2
  To Clock:  clk_25Mhz_clk_wiz_2_1

Setup :            0  Failing Endpoints,  Worst Slack       20.905ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.905ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_8/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_2_1 rise@40.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        18.378ns  (logic 2.497ns (13.587%)  route 15.881ns (86.413%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 38.487 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.545    -0.967    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X11Y69         FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/Q
                         net (fo=22, routed)          2.746     2.235    U_VGA_Controller/U_Pixel_Counter/y_pixel[4]
    SLICE_X10Y57         LUT2 (Prop_lut2_I1_O)        0.124     2.359 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_31/O
                         net (fo=1, routed)           0.000     2.359    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_31_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.937 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_22/O[2]
                         net (fo=1, routed)           0.488     3.425    U_VGA_Controller/U_Pixel_Counter/U_QVGA_MemController/cam_addr11[8]
    SLICE_X11Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     4.127 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.127    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_19_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.461 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_18/O[1]
                         net (fo=1, routed)           0.583     5.045    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_18_n_6
    SLICE_X9Y58          LUT5 (Prop_lut5_I4_O)        0.303     5.348 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_6/O
                         net (fo=371, routed)        12.064    17.412    U_frame_buffer_top/U_Frame_Buffer_real/ADDRBWRADDR[10]
    RAMB36_X2Y12         RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_8/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.482    38.487    U_frame_buffer_top/U_Frame_Buffer_real/clk_25Mhz
    RAMB36_X2Y12         RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_8/CLKBWRCLK
                         clock pessimism              0.491    38.977    
                         clock uncertainty           -0.095    38.883    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    38.317    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_8
  -------------------------------------------------------------------
                         required time                         38.317    
                         arrival time                         -17.412    
  -------------------------------------------------------------------
                         slack                                 20.905    

Slack (MET) :             22.797ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_5/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_2_1 rise@40.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        16.485ns  (logic 2.497ns (15.147%)  route 13.988ns (84.853%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.485 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.545    -0.967    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X11Y69         FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/Q
                         net (fo=22, routed)          2.746     2.235    U_VGA_Controller/U_Pixel_Counter/y_pixel[4]
    SLICE_X10Y57         LUT2 (Prop_lut2_I1_O)        0.124     2.359 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_31/O
                         net (fo=1, routed)           0.000     2.359    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_31_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.937 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_22/O[2]
                         net (fo=1, routed)           0.488     3.425    U_VGA_Controller/U_Pixel_Counter/U_QVGA_MemController/cam_addr11[8]
    SLICE_X11Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     4.127 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.127    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_19_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.461 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_18/O[1]
                         net (fo=1, routed)           0.583     5.045    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_18_n_6
    SLICE_X9Y58          LUT5 (Prop_lut5_I4_O)        0.303     5.348 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_6/O
                         net (fo=371, routed)        10.170    15.518    U_frame_buffer_top/U_Frame_Buffer_real/ADDRBWRADDR[10]
    RAMB36_X1Y12         RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_5/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.480    38.485    U_frame_buffer_top/U_Frame_Buffer_real/clk_25Mhz
    RAMB36_X1Y12         RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_5/CLKBWRCLK
                         clock pessimism              0.491    38.975    
                         clock uncertainty           -0.095    38.881    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    38.315    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_5
  -------------------------------------------------------------------
                         required time                         38.315    
                         arrival time                         -15.518    
  -------------------------------------------------------------------
                         slack                                 22.797    

Slack (MET) :             22.812ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_1/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_2_1 rise@40.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        16.478ns  (logic 2.497ns (15.154%)  route 13.981ns (84.846%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 38.500 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.545    -0.967    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X11Y69         FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/Q
                         net (fo=22, routed)          2.746     2.235    U_VGA_Controller/U_Pixel_Counter/y_pixel[4]
    SLICE_X10Y57         LUT2 (Prop_lut2_I1_O)        0.124     2.359 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_31/O
                         net (fo=1, routed)           0.000     2.359    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_31_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.937 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_22/O[2]
                         net (fo=1, routed)           0.488     3.425    U_VGA_Controller/U_Pixel_Counter/U_QVGA_MemController/cam_addr11[8]
    SLICE_X11Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     4.127 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.127    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_19_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.461 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_18/O[1]
                         net (fo=1, routed)           0.583     5.045    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_18_n_6
    SLICE_X9Y58          LUT5 (Prop_lut5_I4_O)        0.303     5.348 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_6/O
                         net (fo=371, routed)        10.163    15.511    U_frame_buffer_top/U_Frame_Buffer_real/ADDRBWRADDR[10]
    RAMB36_X2Y9          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_1/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.496    38.500    U_frame_buffer_top/U_Frame_Buffer_real/clk_25Mhz
    RAMB36_X2Y9          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_1/CLKBWRCLK
                         clock pessimism              0.484    38.984    
                         clock uncertainty           -0.095    38.889    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    38.323    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_1
  -------------------------------------------------------------------
                         required time                         38.323    
                         arrival time                         -15.511    
  -------------------------------------------------------------------
                         slack                                 22.812    

Slack (MET) :             23.109ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_2/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_2_1 rise@40.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        16.180ns  (logic 2.381ns (14.716%)  route 13.799ns (85.284%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 38.499 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.545    -0.967    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X11Y69         FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/Q
                         net (fo=22, routed)          2.746     2.235    U_VGA_Controller/U_Pixel_Counter/y_pixel[4]
    SLICE_X10Y57         LUT2 (Prop_lut2_I1_O)        0.124     2.359 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_31/O
                         net (fo=1, routed)           0.000     2.359    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_31_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.937 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_22/O[2]
                         net (fo=1, routed)           0.488     3.425    U_VGA_Controller/U_Pixel_Counter/U_QVGA_MemController/cam_addr11[8]
    SLICE_X11Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     4.127 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.127    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_19_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.349 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_18/O[0]
                         net (fo=1, routed)           0.585     4.934    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_18_n_7
    SLICE_X9Y58          LUT5 (Prop_lut5_I4_O)        0.299     5.233 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_7/O
                         net (fo=672, routed)         9.980    15.213    U_frame_buffer_top/U_Frame_Buffer_real/ADDRBWRADDR[9]
    RAMB36_X2Y8          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_2/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.495    38.499    U_frame_buffer_top/U_Frame_Buffer_real/clk_25Mhz
    RAMB36_X2Y8          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_2/CLKBWRCLK
                         clock pessimism              0.484    38.983    
                         clock uncertainty           -0.095    38.888    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    38.322    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_2
  -------------------------------------------------------------------
                         required time                         38.322    
                         arrival time                         -15.213    
  -------------------------------------------------------------------
                         slack                                 23.109    

Slack (MET) :             23.138ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_7/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_2_1 rise@40.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        16.147ns  (logic 2.497ns (15.464%)  route 13.650ns (84.536%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 38.488 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.545    -0.967    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X11Y69         FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/Q
                         net (fo=22, routed)          2.746     2.235    U_VGA_Controller/U_Pixel_Counter/y_pixel[4]
    SLICE_X10Y57         LUT2 (Prop_lut2_I1_O)        0.124     2.359 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_31/O
                         net (fo=1, routed)           0.000     2.359    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_31_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.937 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_22/O[2]
                         net (fo=1, routed)           0.488     3.425    U_VGA_Controller/U_Pixel_Counter/U_QVGA_MemController/cam_addr11[8]
    SLICE_X11Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     4.127 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.127    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_19_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.461 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_18/O[1]
                         net (fo=1, routed)           0.583     5.045    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_18_n_6
    SLICE_X9Y58          LUT5 (Prop_lut5_I4_O)        0.303     5.348 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_6/O
                         net (fo=371, routed)         9.832    15.180    U_frame_buffer_top/U_Frame_Buffer_real/ADDRBWRADDR[10]
    RAMB36_X1Y11         RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_7/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.483    38.488    U_frame_buffer_top/U_Frame_Buffer_real/clk_25Mhz
    RAMB36_X1Y11         RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_7/CLKBWRCLK
                         clock pessimism              0.491    38.978    
                         clock uncertainty           -0.095    38.884    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    38.318    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_7
  -------------------------------------------------------------------
                         required time                         38.318    
                         arrival time                         -15.180    
  -------------------------------------------------------------------
                         slack                                 23.138    

Slack (MET) :             23.149ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_2/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_2_1 rise@40.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        16.140ns  (logic 2.497ns (15.471%)  route 13.643ns (84.529%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 38.499 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.545    -0.967    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X11Y69         FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/Q
                         net (fo=22, routed)          2.746     2.235    U_VGA_Controller/U_Pixel_Counter/y_pixel[4]
    SLICE_X10Y57         LUT2 (Prop_lut2_I1_O)        0.124     2.359 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_31/O
                         net (fo=1, routed)           0.000     2.359    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_31_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.937 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_22/O[2]
                         net (fo=1, routed)           0.488     3.425    U_VGA_Controller/U_Pixel_Counter/U_QVGA_MemController/cam_addr11[8]
    SLICE_X11Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     4.127 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.127    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_19_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.461 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_18/O[1]
                         net (fo=1, routed)           0.583     5.045    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_18_n_6
    SLICE_X9Y58          LUT5 (Prop_lut5_I4_O)        0.303     5.348 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_6/O
                         net (fo=371, routed)         9.825    15.173    U_frame_buffer_top/U_Frame_Buffer_real/ADDRBWRADDR[10]
    RAMB36_X2Y8          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_2/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.495    38.499    U_frame_buffer_top/U_Frame_Buffer_real/clk_25Mhz
    RAMB36_X2Y8          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_2/CLKBWRCLK
                         clock pessimism              0.484    38.983    
                         clock uncertainty           -0.095    38.888    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    38.322    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_2
  -------------------------------------------------------------------
                         required time                         38.322    
                         arrival time                         -15.173    
  -------------------------------------------------------------------
                         slack                                 23.149    

Slack (MET) :             23.278ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_0/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_2_1 rise@40.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        16.008ns  (logic 2.497ns (15.598%)  route 13.511ns (84.402%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 38.490 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.545    -0.967    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X11Y69         FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/Q
                         net (fo=22, routed)          2.746     2.235    U_VGA_Controller/U_Pixel_Counter/y_pixel[4]
    SLICE_X10Y57         LUT2 (Prop_lut2_I1_O)        0.124     2.359 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_31/O
                         net (fo=1, routed)           0.000     2.359    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_31_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.937 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_22/O[2]
                         net (fo=1, routed)           0.488     3.425    U_VGA_Controller/U_Pixel_Counter/U_QVGA_MemController/cam_addr11[8]
    SLICE_X11Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     4.127 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.127    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_19_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.461 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_18/O[1]
                         net (fo=1, routed)           0.583     5.045    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_18_n_6
    SLICE_X9Y58          LUT5 (Prop_lut5_I4_O)        0.303     5.348 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_6/O
                         net (fo=371, routed)         9.694    15.041    U_frame_buffer_top/U_Frame_Buffer_real/ADDRBWRADDR[10]
    RAMB36_X2Y11         RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_0/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.485    38.490    U_frame_buffer_top/U_Frame_Buffer_real/clk_25Mhz
    RAMB36_X2Y11         RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_0/CLKBWRCLK
                         clock pessimism              0.491    38.980    
                         clock uncertainty           -0.095    38.886    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    38.320    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_0
  -------------------------------------------------------------------
                         required time                         38.320    
                         arrival time                         -15.041    
  -------------------------------------------------------------------
                         slack                                 23.278    

Slack (MET) :             23.448ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_1/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_2_1 rise@40.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        15.842ns  (logic 2.381ns (15.030%)  route 13.461ns (84.970%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 38.500 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.545    -0.967    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X11Y69         FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/Q
                         net (fo=22, routed)          2.746     2.235    U_VGA_Controller/U_Pixel_Counter/y_pixel[4]
    SLICE_X10Y57         LUT2 (Prop_lut2_I1_O)        0.124     2.359 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_31/O
                         net (fo=1, routed)           0.000     2.359    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_31_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.937 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_22/O[2]
                         net (fo=1, routed)           0.488     3.425    U_VGA_Controller/U_Pixel_Counter/U_QVGA_MemController/cam_addr11[8]
    SLICE_X11Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     4.127 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.127    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_19_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.349 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_18/O[0]
                         net (fo=1, routed)           0.585     4.934    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_18_n_7
    SLICE_X9Y58          LUT5 (Prop_lut5_I4_O)        0.299     5.233 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_7/O
                         net (fo=672, routed)         9.642    14.875    U_frame_buffer_top/U_Frame_Buffer_real/ADDRBWRADDR[9]
    RAMB36_X2Y9          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_1/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.496    38.500    U_frame_buffer_top/U_Frame_Buffer_real/clk_25Mhz
    RAMB36_X2Y9          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_1/CLKBWRCLK
                         clock pessimism              0.484    38.984    
                         clock uncertainty           -0.095    38.889    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    38.323    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_1
  -------------------------------------------------------------------
                         required time                         38.323    
                         arrival time                         -14.875    
  -------------------------------------------------------------------
                         slack                                 23.448    

Slack (MET) :             23.477ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_9/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_2_1 rise@40.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        15.809ns  (logic 2.497ns (15.795%)  route 13.312ns (84.205%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 38.489 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.545    -0.967    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X11Y69         FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/Q
                         net (fo=22, routed)          2.746     2.235    U_VGA_Controller/U_Pixel_Counter/y_pixel[4]
    SLICE_X10Y57         LUT2 (Prop_lut2_I1_O)        0.124     2.359 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_31/O
                         net (fo=1, routed)           0.000     2.359    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_31_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.937 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_22/O[2]
                         net (fo=1, routed)           0.488     3.425    U_VGA_Controller/U_Pixel_Counter/U_QVGA_MemController/cam_addr11[8]
    SLICE_X11Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     4.127 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.127    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_19_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.461 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_18/O[1]
                         net (fo=1, routed)           0.583     5.045    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_18_n_6
    SLICE_X9Y58          LUT5 (Prop_lut5_I4_O)        0.303     5.348 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_6/O
                         net (fo=371, routed)         9.494    14.842    U_frame_buffer_top/U_Frame_Buffer_real/ADDRBWRADDR[10]
    RAMB36_X1Y10         RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_9/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.484    38.489    U_frame_buffer_top/U_Frame_Buffer_real/clk_25Mhz
    RAMB36_X1Y10         RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_9/CLKBWRCLK
                         clock pessimism              0.491    38.979    
                         clock uncertainty           -0.095    38.885    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    38.319    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_9
  -------------------------------------------------------------------
                         required time                         38.319    
                         arrival time                         -14.842    
  -------------------------------------------------------------------
                         slack                                 23.477    

Slack (MET) :             23.478ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_10/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_2_1 rise@40.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        15.809ns  (logic 2.497ns (15.795%)  route 13.312ns (84.205%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 38.497 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.545    -0.967    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X11Y69         FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/Q
                         net (fo=22, routed)          2.746     2.235    U_VGA_Controller/U_Pixel_Counter/y_pixel[4]
    SLICE_X10Y57         LUT2 (Prop_lut2_I1_O)        0.124     2.359 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_31/O
                         net (fo=1, routed)           0.000     2.359    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_31_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.937 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_22/O[2]
                         net (fo=1, routed)           0.488     3.425    U_VGA_Controller/U_Pixel_Counter/U_QVGA_MemController/cam_addr11[8]
    SLICE_X11Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     4.127 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.127    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_19_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.461 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_18/O[1]
                         net (fo=1, routed)           0.583     5.045    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_18_n_6
    SLICE_X9Y58          LUT5 (Prop_lut5_I4_O)        0.303     5.348 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_6/O
                         net (fo=371, routed)         9.494    14.842    U_frame_buffer_top/U_Frame_Buffer_real/ADDRBWRADDR[10]
    RAMB36_X1Y8          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_10/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.493    38.497    U_frame_buffer_top/U_Frame_Buffer_real/clk_25Mhz
    RAMB36_X1Y8          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_10/CLKBWRCLK
                         clock pessimism              0.484    38.981    
                         clock uncertainty           -0.095    38.886    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    38.320    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_10
  -------------------------------------------------------------------
                         required time                         38.320    
                         arrival time                         -14.842    
  -------------------------------------------------------------------
                         slack                                 23.478    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_p11_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_o_data_internal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2_1 rise@0.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.582    -0.599    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X7Y70          FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_p11_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_p11_reg/Q
                         net (fo=1, routed)           0.087    -0.371    U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_p11
    SLICE_X6Y70          LUT5 (Prop_lut5_I2_O)        0.045    -0.326 r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_o_data_internal[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.326    U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_o_data_internal[0]_i_1_n_0
    SLICE_X6Y70          FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_o_data_internal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.850    -0.839    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X6Y70          FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_o_data_internal_reg[0]/C
                         clock pessimism              0.253    -0.586    
                         clock uncertainty            0.095    -0.492    
    SLICE_X6Y70          FDRE (Hold_fdre_C_D)         0.120    -0.372    U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_o_data_internal_reg[0]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_p12_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_p11_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2_1 rise@0.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.583    -0.598    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X7Y69          FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_p12_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_p12_reg/Q
                         net (fo=2, routed)           0.122    -0.335    U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_p12
    SLICE_X7Y70          FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_p11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.850    -0.839    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X7Y70          FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_p11_reg/C
                         clock pessimism              0.254    -0.585    
                         clock uncertainty            0.095    -0.491    
    SLICE_X7Y70          FDRE (Hold_fdre_C_D)         0.070    -0.421    U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_p11_reg
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_A/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2_1 rise@0.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.164ns (34.719%)  route 0.308ns (65.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.555    -0.626    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X14Y70         FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[3]/Q
                         net (fo=140, routed)         0.308    -0.154    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/A3
    SLICE_X10Y70         RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_A/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.822    -0.867    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/WCLK
    SLICE_X10Y70         RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_A/CLK
                         clock pessimism              0.275    -0.592    
                         clock uncertainty            0.095    -0.498    
    SLICE_X10Y70         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240    -0.258    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_B/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2_1 rise@0.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.164ns (34.719%)  route 0.308ns (65.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.555    -0.626    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X14Y70         FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[3]/Q
                         net (fo=140, routed)         0.308    -0.154    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/A3
    SLICE_X10Y70         RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_B/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.822    -0.867    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/WCLK
    SLICE_X10Y70         RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_B/CLK
                         clock pessimism              0.275    -0.592    
                         clock uncertainty            0.095    -0.498    
    SLICE_X10Y70         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240    -0.258    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_C/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2_1 rise@0.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.164ns (34.719%)  route 0.308ns (65.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.555    -0.626    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X14Y70         FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[3]/Q
                         net (fo=140, routed)         0.308    -0.154    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/A3
    SLICE_X10Y70         RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_C/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.822    -0.867    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/WCLK
    SLICE_X10Y70         RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_C/CLK
                         clock pessimism              0.275    -0.592    
                         clock uncertainty            0.095    -0.498    
    SLICE_X10Y70         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240    -0.258    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_D/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2_1 rise@0.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.164ns (34.719%)  route 0.308ns (65.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.555    -0.626    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X14Y70         FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[3]/Q
                         net (fo=140, routed)         0.308    -0.154    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/A3
    SLICE_X10Y70         RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_D/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.822    -0.867    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/WCLK
    SLICE_X10Y70         RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_D/CLK
                         clock pessimism              0.275    -0.592    
                         clock uncertainty            0.095    -0.498    
    SLICE_X10Y70         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240    -0.258    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_A/ADR5
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2_1 rise@0.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.159%)  route 0.238ns (62.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.558    -0.623    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X11Y67         FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/Q
                         net (fo=136, routed)         0.238    -0.244    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/A5
    SLICE_X10Y70         RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_A/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.822    -0.867    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/WCLK
    SLICE_X10Y70         RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_A/CLK
                         clock pessimism              0.255    -0.612    
                         clock uncertainty            0.095    -0.518    
    SLICE_X10Y70         RAMS64E (Hold_rams64e_CLK_ADR5)
                                                      0.170    -0.348    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_B/ADR5
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2_1 rise@0.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.159%)  route 0.238ns (62.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.558    -0.623    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X11Y67         FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/Q
                         net (fo=136, routed)         0.238    -0.244    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/A5
    SLICE_X10Y70         RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_B/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.822    -0.867    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/WCLK
    SLICE_X10Y70         RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_B/CLK
                         clock pessimism              0.255    -0.612    
                         clock uncertainty            0.095    -0.518    
    SLICE_X10Y70         RAMS64E (Hold_rams64e_CLK_ADR5)
                                                      0.170    -0.348    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_C/ADR5
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2_1 rise@0.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.159%)  route 0.238ns (62.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.558    -0.623    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X11Y67         FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/Q
                         net (fo=136, routed)         0.238    -0.244    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/A5
    SLICE_X10Y70         RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_C/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.822    -0.867    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/WCLK
    SLICE_X10Y70         RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_C/CLK
                         clock pessimism              0.255    -0.612    
                         clock uncertainty            0.095    -0.518    
    SLICE_X10Y70         RAMS64E (Hold_rams64e_CLK_ADR5)
                                                      0.170    -0.348    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_D/ADR5
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2_1 rise@0.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.159%)  route 0.238ns (62.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.558    -0.623    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X11Y67         FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/Q
                         net (fo=136, routed)         0.238    -0.244    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/A5
    SLICE_X10Y70         RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_D/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.822    -0.867    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/WCLK
    SLICE_X10Y70         RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_D/CLK
                         clock pessimism              0.255    -0.612    
                         clock uncertainty            0.095    -0.518    
    SLICE_X10Y70         RAMS64E (Hold_rams64e_CLK_ADR5)
                                                      0.170    -0.348    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.104    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100Mhz_clk_wiz_2_1
  To Clock:  clk_25Mhz_clk_wiz_2_1

Setup :            0  Failing Endpoints,  Worst Slack        4.542ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.296ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.542ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25Mhz_clk_wiz_2_1 rise@40.000ns - clk_100Mhz_clk_wiz_2_1 rise@30.000ns)
  Data Path Delay:        4.611ns  (logic 0.854ns (18.521%)  route 3.757ns (81.479%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 29.114 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.626    29.114    U_btn_debounce2/clk_100Mhz
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.456    29.570 r  U_btn_debounce2/shift_reg_reg[5]/Q
                         net (fo=2, routed)           0.950    30.520    U_btn_debounce2/p_0_in[6]
    SLICE_X6Y53          LUT4 (Prop_lut4_I1_O)        0.124    30.644 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.464    31.108    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I1_O)        0.124    31.232 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=34, routed)          1.446    32.678    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[17]
    SLICE_X8Y61          LUT3 (Prop_lut3_I1_O)        0.150    32.828 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[17]_i_1/O
                         net (fo=18, routed)          0.897    33.725    U_Motion_Detector2/E[0]
    SLICE_X5Y59          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.505    38.509    U_Motion_Detector2/clk_25Mhz
    SLICE_X5Y59          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[2]/C
                         clock pessimism              0.398    38.907    
                         clock uncertainty           -0.211    38.696    
    SLICE_X5Y59          FDCE (Setup_fdce_C_CE)      -0.429    38.267    U_Motion_Detector2/motion_pixel_count_reg[2]
  -------------------------------------------------------------------
                         required time                         38.267    
                         arrival time                         -33.725    
  -------------------------------------------------------------------
                         slack                                  4.542    

Slack (MET) :             4.542ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25Mhz_clk_wiz_2_1 rise@40.000ns - clk_100Mhz_clk_wiz_2_1 rise@30.000ns)
  Data Path Delay:        4.611ns  (logic 0.854ns (18.521%)  route 3.757ns (81.479%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 29.114 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.626    29.114    U_btn_debounce2/clk_100Mhz
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.456    29.570 r  U_btn_debounce2/shift_reg_reg[5]/Q
                         net (fo=2, routed)           0.950    30.520    U_btn_debounce2/p_0_in[6]
    SLICE_X6Y53          LUT4 (Prop_lut4_I1_O)        0.124    30.644 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.464    31.108    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I1_O)        0.124    31.232 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=34, routed)          1.446    32.678    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[17]
    SLICE_X8Y61          LUT3 (Prop_lut3_I1_O)        0.150    32.828 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[17]_i_1/O
                         net (fo=18, routed)          0.897    33.725    U_Motion_Detector2/E[0]
    SLICE_X5Y59          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.505    38.509    U_Motion_Detector2/clk_25Mhz
    SLICE_X5Y59          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[3]/C
                         clock pessimism              0.398    38.907    
                         clock uncertainty           -0.211    38.696    
    SLICE_X5Y59          FDCE (Setup_fdce_C_CE)      -0.429    38.267    U_Motion_Detector2/motion_pixel_count_reg[3]
  -------------------------------------------------------------------
                         required time                         38.267    
                         arrival time                         -33.725    
  -------------------------------------------------------------------
                         slack                                  4.542    

Slack (MET) :             4.542ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25Mhz_clk_wiz_2_1 rise@40.000ns - clk_100Mhz_clk_wiz_2_1 rise@30.000ns)
  Data Path Delay:        4.611ns  (logic 0.854ns (18.521%)  route 3.757ns (81.479%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 29.114 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.626    29.114    U_btn_debounce2/clk_100Mhz
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.456    29.570 r  U_btn_debounce2/shift_reg_reg[5]/Q
                         net (fo=2, routed)           0.950    30.520    U_btn_debounce2/p_0_in[6]
    SLICE_X6Y53          LUT4 (Prop_lut4_I1_O)        0.124    30.644 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.464    31.108    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I1_O)        0.124    31.232 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=34, routed)          1.446    32.678    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[17]
    SLICE_X8Y61          LUT3 (Prop_lut3_I1_O)        0.150    32.828 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[17]_i_1/O
                         net (fo=18, routed)          0.897    33.725    U_Motion_Detector2/E[0]
    SLICE_X5Y59          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.505    38.509    U_Motion_Detector2/clk_25Mhz
    SLICE_X5Y59          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[4]/C
                         clock pessimism              0.398    38.907    
                         clock uncertainty           -0.211    38.696    
    SLICE_X5Y59          FDCE (Setup_fdce_C_CE)      -0.429    38.267    U_Motion_Detector2/motion_pixel_count_reg[4]
  -------------------------------------------------------------------
                         required time                         38.267    
                         arrival time                         -33.725    
  -------------------------------------------------------------------
                         slack                                  4.542    

Slack (MET) :             4.542ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25Mhz_clk_wiz_2_1 rise@40.000ns - clk_100Mhz_clk_wiz_2_1 rise@30.000ns)
  Data Path Delay:        4.611ns  (logic 0.854ns (18.521%)  route 3.757ns (81.479%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 29.114 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.626    29.114    U_btn_debounce2/clk_100Mhz
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.456    29.570 r  U_btn_debounce2/shift_reg_reg[5]/Q
                         net (fo=2, routed)           0.950    30.520    U_btn_debounce2/p_0_in[6]
    SLICE_X6Y53          LUT4 (Prop_lut4_I1_O)        0.124    30.644 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.464    31.108    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I1_O)        0.124    31.232 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=34, routed)          1.446    32.678    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[17]
    SLICE_X8Y61          LUT3 (Prop_lut3_I1_O)        0.150    32.828 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[17]_i_1/O
                         net (fo=18, routed)          0.897    33.725    U_Motion_Detector2/E[0]
    SLICE_X5Y59          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.505    38.509    U_Motion_Detector2/clk_25Mhz
    SLICE_X5Y59          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[5]/C
                         clock pessimism              0.398    38.907    
                         clock uncertainty           -0.211    38.696    
    SLICE_X5Y59          FDCE (Setup_fdce_C_CE)      -0.429    38.267    U_Motion_Detector2/motion_pixel_count_reg[5]
  -------------------------------------------------------------------
                         required time                         38.267    
                         arrival time                         -33.725    
  -------------------------------------------------------------------
                         slack                                  4.542    

Slack (MET) :             4.542ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25Mhz_clk_wiz_2_1 rise@40.000ns - clk_100Mhz_clk_wiz_2_1 rise@30.000ns)
  Data Path Delay:        4.611ns  (logic 0.854ns (18.521%)  route 3.757ns (81.479%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 29.114 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.626    29.114    U_btn_debounce2/clk_100Mhz
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.456    29.570 r  U_btn_debounce2/shift_reg_reg[5]/Q
                         net (fo=2, routed)           0.950    30.520    U_btn_debounce2/p_0_in[6]
    SLICE_X6Y53          LUT4 (Prop_lut4_I1_O)        0.124    30.644 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.464    31.108    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I1_O)        0.124    31.232 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=34, routed)          1.446    32.678    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[17]
    SLICE_X8Y61          LUT3 (Prop_lut3_I1_O)        0.150    32.828 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[17]_i_1/O
                         net (fo=18, routed)          0.897    33.725    U_Motion_Detector2/E[0]
    SLICE_X5Y59          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.505    38.509    U_Motion_Detector2/clk_25Mhz
    SLICE_X5Y59          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[6]/C
                         clock pessimism              0.398    38.907    
                         clock uncertainty           -0.211    38.696    
    SLICE_X5Y59          FDCE (Setup_fdce_C_CE)      -0.429    38.267    U_Motion_Detector2/motion_pixel_count_reg[6]
  -------------------------------------------------------------------
                         required time                         38.267    
                         arrival time                         -33.725    
  -------------------------------------------------------------------
                         slack                                  4.542    

Slack (MET) :             4.542ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_count_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25Mhz_clk_wiz_2_1 rise@40.000ns - clk_100Mhz_clk_wiz_2_1 rise@30.000ns)
  Data Path Delay:        4.611ns  (logic 0.854ns (18.521%)  route 3.757ns (81.479%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 29.114 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.626    29.114    U_btn_debounce2/clk_100Mhz
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.456    29.570 r  U_btn_debounce2/shift_reg_reg[5]/Q
                         net (fo=2, routed)           0.950    30.520    U_btn_debounce2/p_0_in[6]
    SLICE_X6Y53          LUT4 (Prop_lut4_I1_O)        0.124    30.644 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.464    31.108    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I1_O)        0.124    31.232 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=34, routed)          1.446    32.678    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[17]
    SLICE_X8Y61          LUT3 (Prop_lut3_I1_O)        0.150    32.828 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[17]_i_1/O
                         net (fo=18, routed)          0.897    33.725    U_Motion_Detector2/E[0]
    SLICE_X5Y59          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.505    38.509    U_Motion_Detector2/clk_25Mhz
    SLICE_X5Y59          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[7]/C
                         clock pessimism              0.398    38.907    
                         clock uncertainty           -0.211    38.696    
    SLICE_X5Y59          FDCE (Setup_fdce_C_CE)      -0.429    38.267    U_Motion_Detector2/motion_pixel_count_reg[7]
  -------------------------------------------------------------------
                         required time                         38.267    
                         arrival time                         -33.725    
  -------------------------------------------------------------------
                         slack                                  4.542    

Slack (MET) :             4.542ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_count_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25Mhz_clk_wiz_2_1 rise@40.000ns - clk_100Mhz_clk_wiz_2_1 rise@30.000ns)
  Data Path Delay:        4.611ns  (logic 0.854ns (18.521%)  route 3.757ns (81.479%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 29.114 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.626    29.114    U_btn_debounce2/clk_100Mhz
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.456    29.570 r  U_btn_debounce2/shift_reg_reg[5]/Q
                         net (fo=2, routed)           0.950    30.520    U_btn_debounce2/p_0_in[6]
    SLICE_X6Y53          LUT4 (Prop_lut4_I1_O)        0.124    30.644 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.464    31.108    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I1_O)        0.124    31.232 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=34, routed)          1.446    32.678    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[17]
    SLICE_X8Y61          LUT3 (Prop_lut3_I1_O)        0.150    32.828 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[17]_i_1/O
                         net (fo=18, routed)          0.897    33.725    U_Motion_Detector2/E[0]
    SLICE_X5Y59          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.505    38.509    U_Motion_Detector2/clk_25Mhz
    SLICE_X5Y59          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[8]/C
                         clock pessimism              0.398    38.907    
                         clock uncertainty           -0.211    38.696    
    SLICE_X5Y59          FDCE (Setup_fdce_C_CE)      -0.429    38.267    U_Motion_Detector2/motion_pixel_count_reg[8]
  -------------------------------------------------------------------
                         required time                         38.267    
                         arrival time                         -33.725    
  -------------------------------------------------------------------
                         slack                                  4.542    

Slack (MET) :             4.542ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_count_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25Mhz_clk_wiz_2_1 rise@40.000ns - clk_100Mhz_clk_wiz_2_1 rise@30.000ns)
  Data Path Delay:        4.611ns  (logic 0.854ns (18.521%)  route 3.757ns (81.479%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 29.114 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.626    29.114    U_btn_debounce2/clk_100Mhz
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.456    29.570 r  U_btn_debounce2/shift_reg_reg[5]/Q
                         net (fo=2, routed)           0.950    30.520    U_btn_debounce2/p_0_in[6]
    SLICE_X6Y53          LUT4 (Prop_lut4_I1_O)        0.124    30.644 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.464    31.108    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I1_O)        0.124    31.232 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=34, routed)          1.446    32.678    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[17]
    SLICE_X8Y61          LUT3 (Prop_lut3_I1_O)        0.150    32.828 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[17]_i_1/O
                         net (fo=18, routed)          0.897    33.725    U_Motion_Detector2/E[0]
    SLICE_X5Y59          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.505    38.509    U_Motion_Detector2/clk_25Mhz
    SLICE_X5Y59          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[9]/C
                         clock pessimism              0.398    38.907    
                         clock uncertainty           -0.211    38.696    
    SLICE_X5Y59          FDCE (Setup_fdce_C_CE)      -0.429    38.267    U_Motion_Detector2/motion_pixel_count_reg[9]
  -------------------------------------------------------------------
                         required time                         38.267    
                         arrival time                         -33.725    
  -------------------------------------------------------------------
                         slack                                  4.542    

Slack (MET) :             4.716ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_count_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25Mhz_clk_wiz_2_1 rise@40.000ns - clk_100Mhz_clk_wiz_2_1 rise@30.000ns)
  Data Path Delay:        4.437ns  (logic 0.854ns (19.248%)  route 3.583ns (80.752%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 29.114 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.626    29.114    U_btn_debounce2/clk_100Mhz
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.456    29.570 r  U_btn_debounce2/shift_reg_reg[5]/Q
                         net (fo=2, routed)           0.950    30.520    U_btn_debounce2/p_0_in[6]
    SLICE_X6Y53          LUT4 (Prop_lut4_I1_O)        0.124    30.644 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.464    31.108    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I1_O)        0.124    31.232 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=34, routed)          1.446    32.678    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[17]
    SLICE_X8Y61          LUT3 (Prop_lut3_I1_O)        0.150    32.828 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[17]_i_1/O
                         net (fo=18, routed)          0.723    33.551    U_Motion_Detector2/E[0]
    SLICE_X5Y61          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.504    38.508    U_Motion_Detector2/clk_25Mhz
    SLICE_X5Y61          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[12]/C
                         clock pessimism              0.398    38.906    
                         clock uncertainty           -0.211    38.695    
    SLICE_X5Y61          FDCE (Setup_fdce_C_CE)      -0.429    38.266    U_Motion_Detector2/motion_pixel_count_reg[12]
  -------------------------------------------------------------------
                         required time                         38.266    
                         arrival time                         -33.551    
  -------------------------------------------------------------------
                         slack                                  4.716    

Slack (MET) :             4.716ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_count_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25Mhz_clk_wiz_2_1 rise@40.000ns - clk_100Mhz_clk_wiz_2_1 rise@30.000ns)
  Data Path Delay:        4.437ns  (logic 0.854ns (19.248%)  route 3.583ns (80.752%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 29.114 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.626    29.114    U_btn_debounce2/clk_100Mhz
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.456    29.570 r  U_btn_debounce2/shift_reg_reg[5]/Q
                         net (fo=2, routed)           0.950    30.520    U_btn_debounce2/p_0_in[6]
    SLICE_X6Y53          LUT4 (Prop_lut4_I1_O)        0.124    30.644 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.464    31.108    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I1_O)        0.124    31.232 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=34, routed)          1.446    32.678    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[17]
    SLICE_X8Y61          LUT3 (Prop_lut3_I1_O)        0.150    32.828 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[17]_i_1/O
                         net (fo=18, routed)          0.723    33.551    U_Motion_Detector2/E[0]
    SLICE_X5Y61          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         1.504    38.508    U_Motion_Detector2/clk_25Mhz
    SLICE_X5Y61          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[13]/C
                         clock pessimism              0.398    38.906    
                         clock uncertainty           -0.211    38.695    
    SLICE_X5Y61          FDCE (Setup_fdce_C_CE)      -0.429    38.266    U_Motion_Detector2/motion_pixel_count_reg[13]
  -------------------------------------------------------------------
                         required time                         38.266    
                         arrival time                         -33.551    
  -------------------------------------------------------------------
                         slack                                  4.716    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 U_btn_debounce2/shift_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2_1 rise@0.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.234ns (25.307%)  route 0.691ns (74.693%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.593    -0.588    U_btn_debounce2/clk_100Mhz
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.141    -0.447 f  U_btn_debounce2/shift_reg_reg[7]/Q
                         net (fo=2, routed)           0.272    -0.175    U_btn_debounce2/shift_reg_reg_n_0_[7]
    SLICE_X7Y53          LUT6 (Prop_lut6_I2_O)        0.045    -0.130 f  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=34, routed)          0.418     0.288    U_btn_debounce2/btn_debounced_d_reg_0
    SLICE_X8Y59          LUT3 (Prop_lut3_I0_O)        0.048     0.336 r  U_btn_debounce2/motion_pixel_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.336    U_Motion_Detector2/D[1]
    SLICE_X8Y59          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.832    -0.857    U_Motion_Detector2/clk_25Mhz
    SLICE_X8Y59          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[1]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.211    -0.091    
    SLICE_X8Y59          FDCE (Hold_fdce_C_D)         0.131     0.040    U_Motion_Detector2/motion_pixel_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           0.336    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 U_btn_debounce2/shift_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2_1 rise@0.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.231ns (25.064%)  route 0.691ns (74.936%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.593    -0.588    U_btn_debounce2/clk_100Mhz
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.141    -0.447 f  U_btn_debounce2/shift_reg_reg[7]/Q
                         net (fo=2, routed)           0.272    -0.175    U_btn_debounce2/shift_reg_reg_n_0_[7]
    SLICE_X7Y53          LUT6 (Prop_lut6_I2_O)        0.045    -0.130 f  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=34, routed)          0.418     0.288    U_btn_debounce2/btn_debounced_d_reg_0
    SLICE_X8Y59          LUT3 (Prop_lut3_I0_O)        0.045     0.333 r  U_btn_debounce2/motion_pixel_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.333    U_Motion_Detector2/D[0]
    SLICE_X8Y59          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.832    -0.857    U_Motion_Detector2/clk_25Mhz
    SLICE_X8Y59          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[0]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.211    -0.091    
    SLICE_X8Y59          FDCE (Hold_fdce_C_D)         0.120     0.029    U_Motion_Detector2/motion_pixel_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.333    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 U_btn_debounce2/shift_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector1/motion_detected_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2_1 rise@0.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.231ns (23.352%)  route 0.758ns (76.648%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.593    -0.588    U_btn_debounce2/clk_100Mhz
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.141    -0.447 f  U_btn_debounce2/shift_reg_reg[7]/Q
                         net (fo=2, routed)           0.272    -0.175    U_btn_debounce2/shift_reg_reg_n_0_[7]
    SLICE_X7Y53          LUT6 (Prop_lut6_I2_O)        0.045    -0.130 f  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=34, routed)          0.486     0.356    U_btn_debounce2/btn_debounced_d_reg_0
    SLICE_X4Y65          LUT2 (Prop_lut2_I0_O)        0.045     0.401 r  U_btn_debounce2/motion_detected_i_1__0/O
                         net (fo=1, routed)           0.000     0.401    U_Motion_Detector1/motion_detected_reg_0
    SLICE_X4Y65          FDCE                                         r  U_Motion_Detector1/motion_detected_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.855    -0.834    U_Motion_Detector1/clk_25Mhz
    SLICE_X4Y65          FDCE                                         r  U_Motion_Detector1/motion_detected_reg/C
                         clock pessimism              0.555    -0.279    
                         clock uncertainty            0.211    -0.068    
    SLICE_X4Y65          FDCE (Hold_fdce_C_D)         0.091     0.023    U_Motion_Detector1/motion_detected_reg
  -------------------------------------------------------------------
                         required time                         -0.023    
                         arrival time                           0.401    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 U_btn_debounce2/shift_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2_1 rise@0.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        1.061ns  (logic 0.229ns (21.592%)  route 0.832ns (78.408%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.593    -0.588    U_btn_debounce2/clk_100Mhz
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.141    -0.447 f  U_btn_debounce2/shift_reg_reg[7]/Q
                         net (fo=2, routed)           0.272    -0.175    U_btn_debounce2/shift_reg_reg_n_0_[7]
    SLICE_X7Y53          LUT6 (Prop_lut6_I2_O)        0.045    -0.130 f  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=34, routed)          0.559     0.429    U_btn_debounce2/btn_debounced_d_reg_0
    SLICE_X8Y60          LUT3 (Prop_lut3_I0_O)        0.043     0.472 r  U_btn_debounce2/motion_pixel_count[11]_i_1/O
                         net (fo=1, routed)           0.000     0.472    U_Motion_Detector2/D[11]
    SLICE_X8Y60          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.831    -0.858    U_Motion_Detector2/clk_25Mhz
    SLICE_X8Y60          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[11]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.211    -0.092    
    SLICE_X8Y60          FDCE (Hold_fdce_C_D)         0.131     0.039    U_Motion_Detector2/motion_pixel_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.039    
                         arrival time                           0.472    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 U_btn_debounce2/shift_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2_1 rise@0.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.231ns (21.740%)  route 0.832ns (78.260%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.593    -0.588    U_btn_debounce2/clk_100Mhz
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.141    -0.447 f  U_btn_debounce2/shift_reg_reg[7]/Q
                         net (fo=2, routed)           0.272    -0.175    U_btn_debounce2/shift_reg_reg_n_0_[7]
    SLICE_X7Y53          LUT6 (Prop_lut6_I2_O)        0.045    -0.130 f  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=34, routed)          0.559     0.429    U_btn_debounce2/btn_debounced_d_reg_0
    SLICE_X8Y60          LUT3 (Prop_lut3_I0_O)        0.045     0.474 r  U_btn_debounce2/motion_pixel_count[10]_i_1/O
                         net (fo=1, routed)           0.000     0.474    U_Motion_Detector2/D[10]
    SLICE_X8Y60          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.831    -0.858    U_Motion_Detector2/clk_25Mhz
    SLICE_X8Y60          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[10]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.211    -0.092    
    SLICE_X8Y60          FDCE (Hold_fdce_C_D)         0.120     0.028    U_Motion_Detector2/motion_pixel_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.028    
                         arrival time                           0.474    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 U_btn_debounce2/shift_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_detected_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2_1 rise@0.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.231ns (21.154%)  route 0.861ns (78.846%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.593    -0.588    U_btn_debounce2/clk_100Mhz
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.141    -0.447 f  U_btn_debounce2/shift_reg_reg[7]/Q
                         net (fo=2, routed)           0.272    -0.175    U_btn_debounce2/shift_reg_reg_n_0_[7]
    SLICE_X7Y53          LUT6 (Prop_lut6_I2_O)        0.045    -0.130 f  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=34, routed)          0.589     0.459    U_Motion_Detector2/motion_detected_reg_0
    SLICE_X8Y61          LUT5 (Prop_lut5_I2_O)        0.045     0.504 r  U_Motion_Detector2/motion_detected_i_1/O
                         net (fo=1, routed)           0.000     0.504    U_Motion_Detector2/motion_detected_i_1_n_0
    SLICE_X8Y61          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.831    -0.858    U_Motion_Detector2/clk_25Mhz
    SLICE_X8Y61          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.211    -0.092    
    SLICE_X8Y61          FDCE (Hold_fdce_C_D)         0.120     0.028    U_Motion_Detector2/motion_detected_reg
  -------------------------------------------------------------------
                         required time                         -0.028    
                         arrival time                           0.504    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.616ns  (arrival time - required time)
  Source:                 U_btn_debounce2/shift_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2_1 rise@0.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        1.236ns  (logic 0.231ns (18.693%)  route 1.005ns (81.307%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.593    -0.588    U_btn_debounce2/clk_100Mhz
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  U_btn_debounce2/shift_reg_reg[7]/Q
                         net (fo=2, routed)           0.272    -0.175    U_btn_debounce2/shift_reg_reg_n_0_[7]
    SLICE_X7Y53          LUT6 (Prop_lut6_I2_O)        0.045    -0.130 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=34, routed)          0.732     0.602    U_Mopology_Filter_TOP/U_Mopology_Filter1/motion_pixel_out_reg[7]_0
    SLICE_X12Y56         LUT5 (Prop_lut5_I3_O)        0.045     0.647 r  U_Mopology_Filter_TOP/U_Mopology_Filter1/motion_pixel_out[7]_i_1/O
                         net (fo=1, routed)           0.000     0.647    U_Motion_Detector2/motion_pixel_out_reg[7]_0
    SLICE_X12Y56         FDRE                                         r  U_Motion_Detector2/motion_pixel_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.833    -0.856    U_Motion_Detector2/clk_25Mhz
    SLICE_X12Y56         FDRE                                         r  U_Motion_Detector2/motion_pixel_out_reg[7]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.211    -0.090    
    SLICE_X12Y56         FDRE (Hold_fdre_C_D)         0.121     0.031    U_Motion_Detector2/motion_pixel_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.031    
                         arrival time                           0.647    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.622ns  (arrival time - required time)
  Source:                 U_btn_debounce2/shift_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2_1 rise@0.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        1.241ns  (logic 0.231ns (18.618%)  route 1.010ns (81.382%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.593    -0.588    U_btn_debounce2/clk_100Mhz
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  U_btn_debounce2/shift_reg_reg[7]/Q
                         net (fo=2, routed)           0.272    -0.175    U_btn_debounce2/shift_reg_reg_n_0_[7]
    SLICE_X7Y53          LUT6 (Prop_lut6_I2_O)        0.045    -0.130 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=34, routed)          0.737     0.607    U_Mopology_Filter_TOP/U_Mopology_Filter1/motion_pixel_out_reg[7]_0
    SLICE_X12Y56         LUT5 (Prop_lut5_I3_O)        0.045     0.652 r  U_Mopology_Filter_TOP/U_Mopology_Filter1/motion_pixel_out[11]_i_1/O
                         net (fo=1, routed)           0.000     0.652    U_Motion_Detector2/motion_pixel_out_reg[11]_0
    SLICE_X12Y56         FDRE                                         r  U_Motion_Detector2/motion_pixel_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.833    -0.856    U_Motion_Detector2/clk_25Mhz
    SLICE_X12Y56         FDRE                                         r  U_Motion_Detector2/motion_pixel_out_reg[11]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.211    -0.090    
    SLICE_X12Y56         FDRE (Hold_fdre_C_D)         0.120     0.030    U_Motion_Detector2/motion_pixel_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.030    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 U_btn_debounce2/shift_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2_1 rise@0.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        1.275ns  (logic 0.235ns (18.436%)  route 1.040ns (81.564%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.593    -0.588    U_btn_debounce2/clk_100Mhz
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.141    -0.447 f  U_btn_debounce2/shift_reg_reg[7]/Q
                         net (fo=2, routed)           0.272    -0.175    U_btn_debounce2/shift_reg_reg_n_0_[7]
    SLICE_X7Y53          LUT6 (Prop_lut6_I2_O)        0.045    -0.130 f  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=34, routed)          0.767     0.637    U_btn_debounce2/btn_debounced_d_reg_0
    SLICE_X5Y61          LUT3 (Prop_lut3_I0_O)        0.049     0.686 r  U_btn_debounce2/motion_pixel_count[15]_i_1/O
                         net (fo=1, routed)           0.000     0.686    U_Motion_Detector2/D[15]
    SLICE_X5Y61          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.860    -0.830    U_Motion_Detector2/clk_25Mhz
    SLICE_X5Y61          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[15]/C
                         clock pessimism              0.555    -0.275    
                         clock uncertainty            0.211    -0.064    
    SLICE_X5Y61          FDCE (Hold_fdce_C_D)         0.107     0.043    U_Motion_Detector2/motion_pixel_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.686    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 U_btn_debounce2/shift_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2_1 rise@0.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        1.271ns  (logic 0.231ns (18.179%)  route 1.040ns (81.821%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.593    -0.588    U_btn_debounce2/clk_100Mhz
    SLICE_X3Y53          FDCE                                         r  U_btn_debounce2/shift_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.141    -0.447 f  U_btn_debounce2/shift_reg_reg[7]/Q
                         net (fo=2, routed)           0.272    -0.175    U_btn_debounce2/shift_reg_reg_n_0_[7]
    SLICE_X7Y53          LUT6 (Prop_lut6_I2_O)        0.045    -0.130 f  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=34, routed)          0.767     0.637    U_btn_debounce2/btn_debounced_d_reg_0
    SLICE_X5Y61          LUT3 (Prop_lut3_I0_O)        0.045     0.682 r  U_btn_debounce2/motion_pixel_count[14]_i_1/O
                         net (fo=1, routed)           0.000     0.682    U_Motion_Detector2/D[14]
    SLICE_X5Y61          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=162, routed)         0.860    -0.830    U_Motion_Detector2/clk_25Mhz
    SLICE_X5Y61          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[14]/C
                         clock pessimism              0.555    -0.275    
                         clock uncertainty            0.211    -0.064    
    SLICE_X5Y61          FDCE (Hold_fdce_C_D)         0.092     0.028    U_Motion_Detector2/motion_pixel_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.028    
                         arrival time                           0.682    
  -------------------------------------------------------------------
                         slack                                  0.654    





