{
  "module_name": "gxbb.h",
  "hash_id": "2ef010a05267244c841e407d89fab4e1ef57b5bdde25c570c220e69b300c49d6",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/meson/gxbb.h",
  "human_readable_source": " \n \n\n#ifndef __GXBB_H\n#define __GXBB_H\n\n \n#define SCR\t\t\t\t0x2C  \n#define TIMEOUT_VALUE\t\t\t0x3c  \n\n#define HHI_GP0_PLL_CNTL\t\t0x40  \n#define HHI_GP0_PLL_CNTL2\t\t0x44  \n#define HHI_GP0_PLL_CNTL3\t\t0x48  \n#define HHI_GP0_PLL_CNTL4\t\t0x4c  \n#define\tHHI_GP0_PLL_CNTL5\t\t0x50  \n#define\tHHI_GP0_PLL_CNTL1\t\t0x58  \n\n#define HHI_XTAL_DIVN_CNTL\t\t0xbc  \n#define HHI_TIMER90K\t\t\t0xec  \n\n#define HHI_MEM_PD_REG0\t\t\t0x100  \n#define HHI_MEM_PD_REG1\t\t\t0x104  \n#define HHI_VPU_MEM_PD_REG1\t\t0x108  \n#define HHI_VIID_CLK_DIV\t\t0x128  \n#define HHI_VIID_CLK_CNTL\t\t0x12c  \n\n#define HHI_GCLK_MPEG0\t\t\t0x140  \n#define HHI_GCLK_MPEG1\t\t\t0x144  \n#define HHI_GCLK_MPEG2\t\t\t0x148  \n#define HHI_GCLK_OTHER\t\t\t0x150  \n#define HHI_GCLK_AO\t\t\t0x154  \n#define HHI_SYS_OSCIN_CNTL\t\t0x158  \n#define HHI_SYS_CPU_CLK_CNTL1\t\t0x15c  \n#define HHI_SYS_CPU_RESET_CNTL\t\t0x160  \n#define HHI_VID_CLK_DIV\t\t\t0x164  \n\n#define HHI_MPEG_CLK_CNTL\t\t0x174  \n#define HHI_AUD_CLK_CNTL\t\t0x178  \n#define HHI_VID_CLK_CNTL\t\t0x17c  \n#define HHI_AUD_CLK_CNTL2\t\t0x190  \n#define HHI_VID_CLK_CNTL2\t\t0x194  \n#define HHI_SYS_CPU_CLK_CNTL0\t\t0x19c  \n#define HHI_VID_PLL_CLK_DIV\t\t0x1a0  \n#define HHI_AUD_CLK_CNTL3\t\t0x1a4  \n#define HHI_MALI_CLK_CNTL\t\t0x1b0  \n#define HHI_VPU_CLK_CNTL\t\t0x1bC  \n\n#define HHI_HDMI_CLK_CNTL\t\t0x1CC  \n#define HHI_VDEC_CLK_CNTL\t\t0x1E0  \n#define HHI_VDEC2_CLK_CNTL\t\t0x1E4  \n#define HHI_VDEC3_CLK_CNTL\t\t0x1E8  \n#define HHI_VDEC4_CLK_CNTL\t\t0x1EC  \n#define HHI_HDCP22_CLK_CNTL\t\t0x1F0  \n#define HHI_VAPBCLK_CNTL\t\t0x1F4  \n\n#define HHI_VPU_CLKB_CNTL\t\t0x20C  \n#define HHI_USB_CLK_CNTL\t\t0x220  \n#define HHI_32K_CLK_CNTL\t\t0x224  \n#define HHI_GEN_CLK_CNTL\t\t0x228  \n\n#define HHI_PCM_CLK_CNTL\t\t0x258  \n#define HHI_NAND_CLK_CNTL\t\t0x25C  \n#define HHI_SD_EMMC_CLK_CNTL\t\t0x264  \n\n#define HHI_MPLL_CNTL\t\t\t0x280  \n#define HHI_MPLL_CNTL2\t\t\t0x284  \n#define HHI_MPLL_CNTL3\t\t\t0x288  \n#define HHI_MPLL_CNTL4\t\t\t0x28C  \n#define HHI_MPLL_CNTL5\t\t\t0x290  \n#define HHI_MPLL_CNTL6\t\t\t0x294  \n#define HHI_MPLL_CNTL7\t\t\t0x298  \n#define HHI_MPLL_CNTL8\t\t\t0x29C  \n#define HHI_MPLL_CNTL9\t\t\t0x2A0  \n#define HHI_MPLL_CNTL10\t\t\t0x2A4  \n\n#define HHI_MPLL3_CNTL0\t\t\t0x2E0  \n#define HHI_MPLL3_CNTL1\t\t\t0x2E4  \n#define HHI_VDAC_CNTL0\t\t\t0x2F4  \n#define HHI_VDAC_CNTL1\t\t\t0x2F8  \n\n#define HHI_SYS_PLL_CNTL\t\t0x300  \n#define HHI_SYS_PLL_CNTL2\t\t0x304  \n#define HHI_SYS_PLL_CNTL3\t\t0x308  \n#define HHI_SYS_PLL_CNTL4\t\t0x30c  \n#define HHI_SYS_PLL_CNTL5\t\t0x310  \n#define HHI_DPLL_TOP_I\t\t\t0x318  \n#define HHI_DPLL_TOP2_I\t\t\t0x31C  \n#define HHI_HDMI_PLL_CNTL\t\t0x320  \n#define HHI_HDMI_PLL_CNTL2\t\t0x324  \n#define HHI_HDMI_PLL_CNTL3\t\t0x328  \n#define HHI_HDMI_PLL_CNTL4\t\t0x32C  \n#define HHI_HDMI_PLL_CNTL5\t\t0x330  \n#define HHI_HDMI_PLL_CNTL6\t\t0x334  \n#define HHI_HDMI_PLL_CNTL_I\t\t0x338  \n#define HHI_HDMI_PLL_CNTL7\t\t0x33C  \n\n#define HHI_HDMI_PHY_CNTL0\t\t0x3A0  \n#define HHI_HDMI_PHY_CNTL1\t\t0x3A4  \n#define HHI_HDMI_PHY_CNTL2\t\t0x3A8  \n#define HHI_HDMI_PHY_CNTL3\t\t0x3AC  \n\n#define HHI_VID_LOCK_CLK_CNTL\t\t0x3C8  \n#define HHI_BT656_CLK_CNTL\t\t0x3D4  \n#define HHI_SAR_CLK_CNTL\t\t0x3D8  \n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}