{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572404067542 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572404067545 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 30 02:54:27 2019 " "Processing started: Wed Oct 30 02:54:27 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572404067545 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572404067545 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PC_32 -c PC_32 " "Command: quartus_map --read_settings_files=on --write_settings_files=off PC_32 -c PC_32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572404067545 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572404068151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FA_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FA_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FA_1bit-logic " "Found design unit 1: FA_1bit-logic" {  } { { "FA_1bit.vhd" "" { Text "/home/gabriel/UA/4Ano/ACA/A6/PC_32/FA_1bit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572404099805 ""} { "Info" "ISGN_ENTITY_NAME" "1 FA_1bit " "Found entity 1: FA_1bit" {  } { { "FA_1bit.vhd" "" { Text "/home/gabriel/UA/4Ano/ACA/A6/PC_32/FA_1bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572404099805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572404099805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FA_2bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FA_2bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FA_2bit-structure " "Found design unit 1: FA_2bit-structure" {  } { { "FA_2bit.vhd" "" { Text "/home/gabriel/UA/4Ano/ACA/A6/PC_32/FA_2bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572404099807 ""} { "Info" "ISGN_ENTITY_NAME" "1 FA_2bit " "Found entity 1: FA_2bit" {  } { { "FA_2bit.vhd" "" { Text "/home/gabriel/UA/4Ano/ACA/A6/PC_32/FA_2bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572404099807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572404099807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FA_3bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FA_3bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FA_3bit-structure " "Found design unit 1: FA_3bit-structure" {  } { { "FA_3bit.vhd" "" { Text "/home/gabriel/UA/4Ano/ACA/A6/PC_32/FA_3bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572404099809 ""} { "Info" "ISGN_ENTITY_NAME" "1 FA_3bit " "Found entity 1: FA_3bit" {  } { { "FA_3bit.vhd" "" { Text "/home/gabriel/UA/4Ano/ACA/A6/PC_32/FA_3bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572404099809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572404099809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FA_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FA_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FA_4bit-structure " "Found design unit 1: FA_4bit-structure" {  } { { "FA_4bit.vhd" "" { Text "/home/gabriel/UA/4Ano/ACA/A6/PC_32/FA_4bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572404099810 ""} { "Info" "ISGN_ENTITY_NAME" "1 FA_4bit " "Found entity 1: FA_4bit" {  } { { "FA_4bit.vhd" "" { Text "/home/gabriel/UA/4Ano/ACA/A6/PC_32/FA_4bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572404099810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572404099810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FA_5bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FA_5bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FA_5bit-structure " "Found design unit 1: FA_5bit-structure" {  } { { "FA_5bit.vhd" "" { Text "/home/gabriel/UA/4Ano/ACA/A6/PC_32/FA_5bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572404099814 ""} { "Info" "ISGN_ENTITY_NAME" "1 FA_5bit " "Found entity 1: FA_5bit" {  } { { "FA_5bit.vhd" "" { Text "/home/gabriel/UA/4Ano/ACA/A6/PC_32/FA_5bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572404099814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572404099814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PC_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC_4-logic " "Found design unit 1: PC_4-logic" {  } { { "PC_4.vhd" "" { Text "/home/gabriel/UA/4Ano/ACA/A6/PC_32/PC_4.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572404099817 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC_4 " "Found entity 1: PC_4" {  } { { "PC_4.vhd" "" { Text "/home/gabriel/UA/4Ano/ACA/A6/PC_32/PC_4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572404099817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572404099817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PC_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC_4-structure " "Found design unit 1: PC_4-structure" {  } { { "PC_32.vhd" "" { Text "/home/gabriel/UA/4Ano/ACA/A6/PC_32/PC_32.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572404099819 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC_32 " "Found entity 1: PC_32" {  } { { "PC_32.vhd" "" { Text "/home/gabriel/UA/4Ano/ACA/A6/PC_32/PC_32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572404099819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572404099819 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PC_32 " "Elaborating entity \"PC_32\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572404100067 ""}
{ "Error" "EVRFX_VHDL_1404_UNCONVERTED" "PC_32 PC_32.vhd(4) " "VHDL error at PC_32.vhd(4): entity PC_32 does not have an architecture" {  } { { "PC_32.vhd" "" { Text "/home/gabriel/UA/4Ano/ACA/A6/PC_32/PC_32.vhd" 4 0 0 } }  } 0 10793 "VHDL error at %2!s!: entity %1!s! does not have an architecture" 0 0 "Analysis & Synthesis" 0 -1 1572404100090 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572404100090 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "995 " "Peak virtual memory: 995 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572404100285 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 30 02:55:00 2019 " "Processing ended: Wed Oct 30 02:55:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572404100285 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572404100285 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572404100285 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572404100285 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 0 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 0 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572404100656 ""}
