<?xml version="1.0" encoding="utf-8"?><html><head><link rel="stylesheet" href="./assets/css/intelltr.css" /><link rel="stylesheet" href="./assets/css/styles.css" /></head><body><h1>NVL-HX 1.2 - Platform Design Guideline</h1><h2>Revision History</h2><table><tr><th>External Rev</th><th>Internal Rev</th><th>Document</th><th>Description</th><th>Date</th><th>Owner</th></tr><tr><td /><td>1.0</td><td><a href="content.html#0039ED0A-8377-4B57-90C2-2F3FA5AD0A52" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2-Load Branch (PCH.IOE to Flash and TPM) MAF Topology</a></td><td>Added MRTS for MAF (50 MHz) 2 Load (PCH to flash, TPM) topology.</td><td>06/03/25 08:46 PM</td><td>Castillo Sequeira, Alejandro</td></tr><tr><td /><td>0.6</td><td><a href="content.html#0039ED0A-8377-4B57-90C2-2F3FA5AD0A52" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2-Load Branch (PCH.IOE to Flash and TPM) MAF Topology</a></td><td>Added diagram on topology naming</td><td>03/10/25 08:47 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#0039ED0A-8377-4B57-90C2-2F3FA5AD0A52" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2-Load Branch (PCH.IOE to Flash and TPM) MAF Topology</a></td><td>Added 50MHz MAF topology for PCH.IOE support</td><td>02/14/25 02:57 PM</td><td>Yong, Wai Ning</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#003C40F4-679E-48DB-8FB5-D9D19F36CAAB" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen2 Internal Cable Topology</a></td><td>Removed Breakout length and spacing note</td><td>07/14/25 10:56 PM</td><td>Tran, Tan V</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#003C40F4-679E-48DB-8FB5-D9D19F36CAAB" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen2 Internal Cable Topology</a></td><td>updating</td><td>07/11/25 05:26 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#003C40F4-679E-48DB-8FB5-D9D19F36CAAB" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen2 Internal Cable Topology</a></td><td>updating</td><td>07/11/25 05:25 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>1.0</td><td><a href="content.html#003C40F4-679E-48DB-8FB5-D9D19F36CAAB" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen2 Internal Cable Topology</a></td><td>MRTS</td><td>05/22/25 09:42 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#003C40F4-679E-48DB-8FB5-D9D19F36CAAB" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen2 Internal Cable Topology</a></td><td>Updated AC cap note</td><td>03/15/25 12:31 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#003C40F4-679E-48DB-8FB5-D9D19F36CAAB" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen2 Internal Cable Topology</a></td><td>Updated diagram name and moved number of vias to Via section</td><td>03/14/25 04:16 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.4</td><td><a href="content.html#003C40F4-679E-48DB-8FB5-D9D19F36CAAB" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen2 Internal Cable Topology</a></td><td>Add interleave requirement</td><td>10/17/24 05:45 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#003C40F4-679E-48DB-8FB5-D9D19F36CAAB" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen2 Internal Cable Topology</a></td><td>Renamed to PCIe Gen2 Internal Cable Topology</td><td>05/16/24 03:59 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.7</td><td><a href="content.html#009D1E76-B6BC-4E6C-B3E2-B777D81DDF33" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-4 - Signals - Mainstream, Premium Mid Loss (PML), CLK, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>Updated max channel length reduction</td><td>05/02/25 06:03 AM</td><td>Chen, Qinghua</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#00E53658-F6CE-4D22-8D5C-B4F130E30A2B" target="contentwin">High Speed I/O - TCP TBT5 - TCP AUX With Retimer Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Post-Channel</a></td><td>updating</td><td>07/11/25 06:51 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#00E53658-F6CE-4D22-8D5C-B4F130E30A2B" target="contentwin">High Speed I/O - TCP TBT5 - TCP AUX With Retimer Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Post-Channel</a></td><td>Document moved</td><td>04/16/25 08:02 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#00E53658-F6CE-4D22-8D5C-B4F130E30A2B" target="contentwin">High Speed I/O - TCP TBT5 - TCP AUX With Retimer Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Post-Channel</a></td><td>Updating lengths</td><td>03/27/25 10:52 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#00E53658-F6CE-4D22-8D5C-B4F130E30A2B" target="contentwin">High Speed I/O - TCP TBT5 - TCP AUX With Retimer Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Post-Channel</a></td><td>Updating</td><td>03/27/25 10:37 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#010CF7F5-D449-4D51-BF40-A5A0F8E8FCAF" target="contentwin">High Speed I/O - CSI DPHY - CSI DPHY Main Link Up To 2.0 Gbps Topology</a></td><td>Updated Total insertion loss note to indicate "Cable" instead of "Mcable</td><td>07/14/25 10:08 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.0</td><td><a href="content.html#010CF7F5-D449-4D51-BF40-A5A0F8E8FCAF" target="contentwin">High Speed I/O - CSI DPHY - CSI DPHY Main Link Up To 2.0 Gbps Topology</a></td><td>MRTS</td><td>05/22/25 09:14 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#010CF7F5-D449-4D51-BF40-A5A0F8E8FCAF" target="contentwin">High Speed I/O - CSI DPHY - CSI DPHY Main Link Up To 2.0 Gbps Topology</a></td><td>update name</td><td>03/14/25 10:55 PM</td><td>Nguyen, Kevin H</td></tr><tr><td /><td>0.2</td><td><a href="content.html#010CF7F5-D449-4D51-BF40-A5A0F8E8FCAF" target="contentwin">High Speed I/O - CSI DPHY - CSI DPHY Main Link Up To 2.0 Gbps Topology</a></td><td>Renamed to CSI DPHY Main Link Up To 2.0 Gbps Topology</td><td>04/24/24 06:54 PM</td><td>Tran, Tan V</td></tr><tr><td>0.6</td><td>1.1</td><td><a href="content.html#01145305-985E-47DB-93C1-30BADF0D7FBE" target="contentwin">High Speed I/O - USB2.0 - USB2.0 M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updating Category to Mainstream from None.</td><td>07/29/25 07:30 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#01145305-985E-47DB-93C1-30BADF0D7FBE" target="contentwin">High Speed I/O - USB2.0 - USB2.0 M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Added min length and updated Tline Type BO&amp;M1+M2 to support MS,DSL,SL</td><td>03/15/25 01:02 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#01145305-985E-47DB-93C1-30BADF0D7FBE" target="contentwin">High Speed I/O - USB2.0 - USB2.0 M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:48 PM</td><td>Tran, Tan V</td></tr><tr><td>0.6</td><td>1.1</td><td><a href="content.html#028E5220-D516-4855-97F2-A632A641F800" target="contentwin">High Speed I/O - TCP DP - TCP DP UHBR20 Retimer MUX With Barlow Ridge Topology - Mainstream, Premium Mid Loss (PML), Tx, Pre-Channel</a></td><td>updating material to PML from none.</td><td>07/29/25 07:34 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#028E5220-D516-4855-97F2-A632A641F800" target="contentwin">High Speed I/O - TCP DP - TCP DP UHBR20 Retimer MUX With Barlow Ridge Topology - Mainstream, Premium Mid Loss (PML), Tx, Pre-Channel</a></td><td>Updating</td><td>04/11/25 12:13 AM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#028E5220-D516-4855-97F2-A632A641F800" target="contentwin">High Speed I/O - TCP DP - TCP DP UHBR20 Retimer MUX With Barlow Ridge Topology - Mainstream, Premium Mid Loss (PML), Tx, Pre-Channel</a></td><td>Updating</td><td>04/10/25 04:08 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#028E5220-D516-4855-97F2-A632A641F800" target="contentwin">High Speed I/O - TCP DP - TCP DP UHBR20 Retimer MUX With Barlow Ridge Topology - Mainstream, Premium Mid Loss (PML), Tx, Pre-Channel</a></td><td>Updating</td><td>04/01/25 03:46 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.5</td><td><a href="content.html#02EDF847-CB88-46E2-B075-0E35B885A316" target="contentwin">System Memory - DDR5 - SODIMM 1DPC - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-0/CH-2, Outer</a></td><td>Updated signal group as CA/CS</td><td>02/12/25 09:03 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.5</td><td><a href="content.html#02EDF847-CB88-46E2-B075-0E35B885A316" target="contentwin">System Memory - DDR5 - SODIMM 1DPC - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-0/CH-2, Outer</a></td><td>Updated signal group as CA/CS</td><td>02/12/25 09:03 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.5</td><td><a href="content.html#02EDF847-CB88-46E2-B075-0E35B885A316" target="contentwin">System Memory - DDR5 - SODIMM 1DPC - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-0/CH-2, Outer</a></td><td>Update SODIMM 1DPC guidelines</td><td>02/12/25 08:56 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.5</td><td><a href="content.html#02EDF847-CB88-46E2-B075-0E35B885A316" target="contentwin">System Memory - DDR5 - SODIMM 1DPC - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-0/CH-2, Outer</a></td><td>Update SODIMM 1DPC guidelines</td><td>02/12/25 08:56 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.2</td><td><a href="content.html#02EDF847-CB88-46E2-B075-0E35B885A316" target="contentwin">System Memory - DDR5 - SODIMM 1DPC - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-0/CH-2, Outer</a></td><td>Change to Mid Loss material</td><td>09/25/24 06:01 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.2</td><td><a href="content.html#02EDF847-CB88-46E2-B075-0E35B885A316" target="contentwin">System Memory - DDR5 - SODIMM 1DPC - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-0/CH-2, Outer</a></td><td>Change to Mid Loss material</td><td>09/25/24 06:01 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.2</td><td><a href="content.html#02EDF847-CB88-46E2-B075-0E35B885A316" target="contentwin">System Memory - DDR5 - SODIMM 1DPC - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-0/CH-2, Outer</a></td><td>Updated for NVL-Hx SODIMM 1DPC</td><td>09/24/24 11:29 PM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.2</td><td><a href="content.html#02EDF847-CB88-46E2-B075-0E35B885A316" target="contentwin">System Memory - DDR5 - SODIMM 1DPC - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-0/CH-2, Outer</a></td><td>Updated for NVL-Hx SODIMM 1DPC</td><td>09/24/24 11:29 PM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.6</td><td><a href="content.html#03065729-097F-40FB-A099-0DBD9BBB12F4" target="contentwin">High Speed I/O - (Internal) eUSB2V2 - eUSB2V2 Native Camera Topology Up to 3.84Gbps</a></td><td>Updated diagram name</td><td>03/15/25 01:10 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#03065729-097F-40FB-A099-0DBD9BBB12F4" target="contentwin">High Speed I/O - (Internal) eUSB2V2 - eUSB2V2 Native Camera Topology Up to 3.84Gbps</a></td><td>Added topology for 3.84Gbps. Update notes</td><td>03/14/25 02:19 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0</td><td><a href="content.html#0315E07C-487D-4563-800F-4906CAE61E80" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 1 to 3-Load Branch (Device Down) MAF Topology - Segment Lengths for Maximum 76.8MHz</a></td><td>Updated max length total</td><td>06/05/25 01:27 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.2</td><td><a href="content.html#0358B468-F946-4CCA-9845-48FDA3BEE0B6" target="contentwin">High Speed I/O - Differential Clock (Gen3 and below support)</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:26 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#0358B468-F946-4CCA-9845-48FDA3BEE0B6" target="contentwin">High Speed I/O - Differential Clock (Gen3 and below support)</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:26 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#0358B468-F946-4CCA-9845-48FDA3BEE0B6" target="contentwin">High Speed I/O - Differential Clock (Gen3 and below support)</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:26 PM</td><td>Tran, Tan V</td></tr><tr><td>0.6</td><td>1.1</td><td><a href="content.html#04794BA2-78C6-4D40-A75A-BA8165EA8303" target="contentwin">High Speed I/O - (Internal) eUSB2V2 - eUSB2V2 Native Camera Topology Up to 3.84Gbps - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updating Category to Mainstream from None.</td><td>07/29/25 07:32 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#04794BA2-78C6-4D40-A75A-BA8165EA8303" target="contentwin">High Speed I/O - (Internal) eUSB2V2 - eUSB2V2 Native Camera Topology Up to 3.84Gbps - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Update segment length details.</td><td>03/14/25 02:31 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.2</td><td><a href="content.html#04A96788-3A66-4369-A270-763FD12536AB" target="contentwin">Low Speed I/O - (Validation) UFS Reference Clock</a></td><td>updating topology name</td><td>09/25/24 08:57 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.2</td><td><a href="content.html#04A96788-3A66-4369-A270-763FD12536AB" target="contentwin">Low Speed I/O - (Validation) UFS Reference Clock</a></td><td>Updating UFS CLK Copy</td><td>09/25/24 08:55 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#04CACC48-3900-4E13-88B2-7280D7B332D3" target="contentwin">High Speed I/O - eDP - eDP HBR3 Main Link MUX CTLE Topology - Mainstream, Premium Mid Loss (PML), Tx</a></td><td>Updating lengths</td><td>04/14/25 04:14 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#04CACC48-3900-4E13-88B2-7280D7B332D3" target="contentwin">High Speed I/O - eDP - eDP HBR3 Main Link MUX CTLE Topology - Mainstream, Premium Mid Loss (PML), Tx</a></td><td>Updated Tline Type to include DSL</td><td>03/14/25 06:45 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#04CACC48-3900-4E13-88B2-7280D7B332D3" target="contentwin">High Speed I/O - eDP - eDP HBR3 Main Link MUX CTLE Topology - Mainstream, Premium Mid Loss (PML), Tx</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:29 PM</td><td>Tran, Tan V</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#055FDED2-9FB5-4184-84F4-E0DBA58F3EAA" target="contentwin">Low Speed I/O - SPI0 Flash - [For Internal Validation] SPI0 Flash 100MHz 4-Load Branch (Device Down) with G3 Isolation FET Topology - Segment Lengths for Maximum 100MHz</a></td><td>Update M10, M12 and M14 length</td><td>07/07/25 02:15 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.7</td><td><a href="content.html#06029399-D9CC-4CB8-8045-91D6F6FCACA0" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT (Type4 PCB)</a></td><td>T4 config add</td><td>04/30/25 06:50 AM</td><td>Lohani, Jagdish</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#063E4FA7-A392-4CE9-A064-4E368E9B943B" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen3 M.2 Topology</a></td><td>Added Fiberweave note</td><td>07/14/25 11:04 PM</td><td>Tran, Tan V</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#063E4FA7-A392-4CE9-A064-4E368E9B943B" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen3 M.2 Topology</a></td><td>Removed Breakout length and spacing note</td><td>07/14/25 10:59 PM</td><td>Tran, Tan V</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#063E4FA7-A392-4CE9-A064-4E368E9B943B" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen3 M.2 Topology</a></td><td>Add-in Card Connector</td><td>07/11/25 05:43 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>1.0</td><td><a href="content.html#063E4FA7-A392-4CE9-A064-4E368E9B943B" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen3 M.2 Topology</a></td><td>MRTS</td><td>05/22/25 09:30 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#063E4FA7-A392-4CE9-A064-4E368E9B943B" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen3 M.2 Topology</a></td><td>Delete SATA requirements</td><td>04/24/25 06:07 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.7</td><td><a href="content.html#063E4FA7-A392-4CE9-A064-4E368E9B943B" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen3 M.2 Topology</a></td><td>Delete "SATA"</td><td>04/24/25 05:39 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.6</td><td><a href="content.html#063E4FA7-A392-4CE9-A064-4E368E9B943B" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen3 M.2 Topology</a></td><td>Updated AC cap note</td><td>03/15/25 12:35 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#063E4FA7-A392-4CE9-A064-4E368E9B943B" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen3 M.2 Topology</a></td><td>Updated diagram name and moved number of vias to Via section</td><td>03/14/25 04:27 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.4</td><td><a href="content.html#063E4FA7-A392-4CE9-A064-4E368E9B943B" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen3 M.2 Topology</a></td><td>Add interleave requirement</td><td>10/17/24 05:48 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#063E4FA7-A392-4CE9-A064-4E368E9B943B" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen3 M.2 Topology</a></td><td>Renamed to PCIe Gen3 M.2 Topology</td><td>05/16/24 04:00 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#06415874-7336-4DF6-B413-B8721B8E875B" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x</a></td><td>Updated for NVL-Hx</td><td>09/25/24 06:51 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>1.0</td><td><a href="content.html#06607229-80F4-4AB6-8A5A-7F4682B45828" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 1 to 3-Load Branch (Device Down) MAF Topology - Segment Lengths for Maximum 100MHz</a></td><td>Updated max length total</td><td>06/05/25 01:27 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#06B76413-7B92-41F8-BC99-012B953A9D9F" target="contentwin">High Speed I/O - DMI Gen5 - (Internal Validation) DMI Gen5 Main Link Topology</a></td><td>Revert back to AC coupled DMI</td><td>07/14/25 11:39 PM</td><td>Tran, Tan V</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#06B76413-7B92-41F8-BC99-012B953A9D9F" target="contentwin">High Speed I/O - DMI Gen5 - (Internal Validation) DMI Gen5 Main Link Topology</a></td><td>Updated DMI diagram and removed AC cap value note</td><td>07/14/25 11:32 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#06B76413-7B92-41F8-BC99-012B953A9D9F" target="contentwin">High Speed I/O - DMI Gen5 - (Internal Validation) DMI Gen5 Main Link Topology</a></td><td>update name</td><td>03/14/25 11:00 PM</td><td>Nguyen, Kevin H</td></tr><tr><td /><td>0.6</td><td><a href="content.html#06B76413-7B92-41F8-BC99-012B953A9D9F" target="contentwin">High Speed I/O - DMI Gen5 - (Internal Validation) DMI Gen5 Main Link Topology</a></td><td>Updated diagram name and moved number of vias to Via section</td><td>03/14/25 05:49 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#06B76413-7B92-41F8-BC99-012B953A9D9F" target="contentwin">High Speed I/O - DMI Gen5 - (Internal Validation) DMI Gen5 Main Link Topology</a></td><td>Updated diagram</td><td>02/19/25 04:49 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#06B76413-7B92-41F8-BC99-012B953A9D9F" target="contentwin">High Speed I/O - DMI Gen5 - (Internal Validation) DMI Gen5 Main Link Topology</a></td><td>Updated as internal validation topology and notes</td><td>02/19/25 04:32 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.0</td><td><a href="content.html#08596444-0EF9-4A09-A945-E924B35FDD56" target="contentwin">Low Speed I/O - eSPI - eSPI 2-Load Branch (Device Down) Topology</a></td><td>Removed min length notes as covered in segment length section.</td><td>06/04/25 05:34 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#08596444-0EF9-4A09-A945-E924B35FDD56" target="contentwin">Low Speed I/O - eSPI - eSPI 2-Load Branch (Device Down) Topology</a></td><td>re-arrange notes sequence</td><td>06/04/25 01:49 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>1.0</td><td><a href="content.html#08596444-0EF9-4A09-A945-E924B35FDD56" target="contentwin">Low Speed I/O - eSPI - eSPI 2-Load Branch (Device Down) Topology</a></td><td>notes update</td><td>06/03/25 12:45 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>1.0</td><td><a href="content.html#08596444-0EF9-4A09-A945-E924B35FDD56" target="contentwin">Low Speed I/O - eSPI - eSPI 2-Load Branch (Device Down) Topology</a></td><td>MRTS update</td><td>05/28/25 03:33 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.7</td><td><a href="content.html#08596444-0EF9-4A09-A945-E924B35FDD56" target="contentwin">Low Speed I/O - eSPI - eSPI 2-Load Branch (Device Down) Topology</a></td><td>new topology for POR</td><td>04/23/25 01:30 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.7</td><td><a href="content.html#0859C71A-7571-4699-B58E-AA2A391406C4" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Create LPCAMM2 PCB Design Guidelines subsection</td><td>04/28/25 10:14 PM</td><td>Gonzalez Quiros, Fabian</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#087F2F1D-BC52-4270-935E-FA9A6E7A037A" target="contentwin">Power Integrity - Memory Device Decoupling - LPDDR5/x Device Decoupling</a></td><td>removed text in description</td><td>06/18/25 10:56 PM</td><td>Kamisetty, Kirankumar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#087F2F1D-BC52-4270-935E-FA9A6E7A037A" target="contentwin">Power Integrity - Memory Device Decoupling - LPDDR5/x Device Decoupling</a></td><td>Renaming document</td><td>04/18/24 07:25 PM</td><td>Astua Moya, Andrea</td></tr><tr><td /><td>0.2</td><td><a href="content.html#096190E9-6369-46F5-8F6F-B0422E8AB085" target="contentwin">Electromagnetic Compatibility - EMC Component Selection - Other Component Selection</a></td><td>update table for other component selection in EMC guidelines</td><td>09/26/24 05:58 PM</td><td>Paniagua Acuna, Luis Carlos</td></tr><tr><td /><td>0.2</td><td><a href="content.html#096190E9-6369-46F5-8F6F-B0422E8AB085" target="contentwin">Electromagnetic Compatibility - EMC Component Selection - Other Component Selection</a></td><td>update of other component selection sub-section from EMC guidelines</td><td>09/26/24 05:56 PM</td><td>Paniagua Acuna, Luis Carlos</td></tr><tr><td /><td>0.7</td><td><a href="content.html#097C917A-D730-4C1B-8609-2ED2D673E26A" target="contentwin">System Memory - LPDDR5/x - CAMM2 x128 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>Stackup material updated</td><td>04/30/25 10:56 AM</td><td>Govind, Greeshmaja</td></tr><tr><td /><td>0.7</td><td><a href="content.html#097C917A-D730-4C1B-8609-2ED2D673E26A" target="contentwin">System Memory - LPDDR5/x - CAMM2 x128 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>Segment lengths updated.</td><td>04/30/25 09:57 AM</td><td>Govind, Greeshmaja</td></tr><tr><td /><td>0.7</td><td><a href="content.html#097C917A-D730-4C1B-8609-2ED2D673E26A" target="contentwin">System Memory - LPDDR5/x - CAMM2 x128 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>Segment lengths updated</td><td>04/30/25 07:43 AM</td><td>Govind, Greeshmaja</td></tr><tr><td /><td>0.2</td><td><a href="content.html#097C917A-D730-4C1B-8609-2ED2D673E26A" target="contentwin">System Memory - LPDDR5/x - CAMM2 x128 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>Change to Mid Loss material</td><td>09/25/24 06:48 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.2</td><td><a href="content.html#097C917A-D730-4C1B-8609-2ED2D673E26A" target="contentwin">System Memory - LPDDR5/x - CAMM2 x128 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>Updated for NVL-Hx</td><td>09/25/24 06:42 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.5</td><td><a href="content.html#0A184ED8-3769-4892-87D2-9E9FBB451A70" target="contentwin">High Speed I/O - HDMI - HDMI Hot Plug Detect Implementation</a></td><td>adding ESD part selection note as per discussion with EMC team</td><td>02/11/25 09:00 PM</td><td>Fong Chen, Kaseng</td></tr><tr><td /><td>1.0</td><td><a href="content.html#0B5320E8-2624-44BF-A451-A6A4376641BA" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 1-Load (Add-In Card) Topology - Segment Lengths</a></td><td>added min length info</td><td>06/06/25 08:31 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.2</td><td><a href="content.html#0B736A12-966D-46B2-A42C-159D111D2A93" target="contentwin">High Speed I/O - Differential Clock (Gen3 and below support)</a></td><td>updating pin list.</td><td>06/18/24 08:42 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.2</td><td><a href="content.html#0B736A12-966D-46B2-A42C-159D111D2A93" target="contentwin">High Speed I/O - Differential Clock (Gen3 and below support)</a></td><td>updating topology name</td><td>06/18/24 08:17 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.2</td><td><a href="content.html#0B736A12-966D-46B2-A42C-159D111D2A93" target="contentwin">High Speed I/O - Differential Clock (Gen3 and below support)</a></td><td>updating topology name</td><td>06/18/24 08:17 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.2</td><td><a href="content.html#0B736A12-966D-46B2-A42C-159D111D2A93" target="contentwin">High Speed I/O - Differential Clock (Gen3 and below support)</a></td><td>Renamed to PCH to CPU Clock Topology</td><td>04/25/24 06:30 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#0B736A12-966D-46B2-A42C-159D111D2A93" target="contentwin">High Speed I/O - Differential Clock (Gen3 and below support)</a></td><td>Renamed to PCH to CPU Clock Topology</td><td>04/25/24 06:30 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#0D2567A7-00B5-48F8-BA9C-4B330204A25B" target="contentwin">System Memory - DDR5</a></td><td>Updated for NVL-Hx</td><td>09/25/24 06:19 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>1.0</td><td><a href="content.html#0D5A15E5-B893-4104-A860-99BF06CFBF1E" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 2 to 4-Load Branch (Device Down) with G3 Flash Sharing Topology</a></td><td>Added MRTS for G3 flash sharing 2-4 Load topologies (76.8 and 100 MHz)</td><td>06/03/25 08:24 PM</td><td>Castillo Sequeira, Alejandro</td></tr><tr><td /><td>0.7</td><td><a href="content.html#0D5A15E5-B893-4104-A860-99BF06CFBF1E" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 2 to 4-Load Branch (Device Down) with G3 Flash Sharing Topology</a></td><td>Renamed</td><td>04/25/25 06:02 PM</td><td>Rojas Murillo, Kevin</td></tr><tr><td /><td>1.0</td><td><a href="content.html#0DB1E982-73F9-4B35-8D91-45AEC9F7D212" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO (Type4 PCB)</a></td><td>notes</td><td>06/11/25 09:45 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>0.7</td><td><a href="content.html#0DB1E982-73F9-4B35-8D91-45AEC9F7D212" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO (Type4 PCB)</a></td><td>name</td><td>05/05/25 05:28 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>0.7</td><td><a href="content.html#0DB1E982-73F9-4B35-8D91-45AEC9F7D212" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO (Type4 PCB)</a></td><td>name</td><td>05/05/25 05:28 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>1.0</td><td><a href="content.html#0E6170F6-9CCC-4A76-B709-AFB505A8FBE1" target="contentwin">High Speed I/O - Differential Clock (Gen4 support) - CLK PCIe Gen4 Device Down Clock Topology</a></td><td>MRTS</td><td>05/26/25 06:13 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#0E6170F6-9CCC-4A76-B709-AFB505A8FBE1" target="contentwin">High Speed I/O - Differential Clock (Gen4 support) - CLK PCIe Gen4 Device Down Clock Topology</a></td><td>Remove mil from the content</td><td>04/04/25 05:38 AM</td><td>Chen, Chi-te</td></tr><tr><td /><td>0.7</td><td><a href="content.html#0E6170F6-9CCC-4A76-B709-AFB505A8FBE1" target="contentwin">High Speed I/O - Differential Clock (Gen4 support) - CLK PCIe Gen4 Device Down Clock Topology</a></td><td>Updating</td><td>03/24/25 05:14 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.5</td><td><a href="content.html#0E6170F6-9CCC-4A76-B709-AFB505A8FBE1" target="contentwin">High Speed I/O - Differential Clock (Gen4 support) - CLK PCIe Gen4 Device Down Clock Topology</a></td><td>Removing mismatch info</td><td>01/22/25 06:16 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>1.0</td><td><a href="content.html#0E74C01A-9218-4141-AC91-618A6592681D" target="contentwin">High Speed I/O - CPU USB3.2 Gen2 - USB3.2 Gen2x1 Type-A Internal Cable Topology</a></td><td>Updating MRTS</td><td>05/26/25 06:02 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#0E74C01A-9218-4141-AC91-618A6592681D" target="contentwin">High Speed I/O - CPU USB3.2 Gen2 - USB3.2 Gen2x1 Type-A Internal Cable Topology</a></td><td>Add allowed via number</td><td>03/17/25 06:20 PM</td><td>Jimenez Arias, Jean</td></tr><tr><td /><td>0.6</td><td><a href="content.html#0E74C01A-9218-4141-AC91-618A6592681D" target="contentwin">High Speed I/O - CPU USB3.2 Gen2 - USB3.2 Gen2x1 Type-A Internal Cable Topology</a></td><td>Updating</td><td>03/14/25 10:16 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.2</td><td><a href="content.html#0E74C01A-9218-4141-AC91-618A6592681D" target="contentwin">High Speed I/O - CPU USB3.2 Gen2 - USB3.2 Gen2x1 Type-A Internal Cable Topology</a></td><td>Renamed to USB3.2 Gen2 Internal Cable Topology</td><td>04/27/24 06:28 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#0E74C01A-9218-4141-AC91-618A6592681D" target="contentwin">High Speed I/O - CPU USB3.2 Gen2 - USB3.2 Gen2x1 Type-A Internal Cable Topology</a></td><td>Renamed to USB3.2 Gen2 Type-A Internal Cable Topology</td><td>04/25/24 06:14 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.7</td><td><a href="content.html#0EBDCFCC-1374-46EE-842A-748F2B90ED07" target="contentwin">Low Speed I/O - CPU and PCH GPIO - CPU and PCH GPIO CMOS Buffer Type Topology</a></td><td>Updated Note 6</td><td>04/09/25 03:28 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.2</td><td><a href="content.html#0EC5C173-D1AD-4696-A724-FE604A6033A4" target="contentwin">Electromagnetic Compatibility - EMC Component Selection - Other Component Selection - Ferrite Bead for Power and Ground Pins of AC Jack</a></td><td>Edit of Ferrite Bead sub-section in EMC guidelines</td><td>09/26/24 05:51 PM</td><td>Paniagua Acuna, Luis Carlos</td></tr><tr><td /><td>0.7</td><td><a href="content.html#0ECBEF8D-22CF-492F-B6C3-55B2337B3F02" target="contentwin">System Memory - LPDDR5/x - CAMM2 x128 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), CLK, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>Stackup material updated.</td><td>04/30/25 10:57 AM</td><td>Govind, Greeshmaja</td></tr><tr><td /><td>0.7</td><td><a href="content.html#0ECBEF8D-22CF-492F-B6C3-55B2337B3F02" target="contentwin">System Memory - LPDDR5/x - CAMM2 x128 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), CLK, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>Segment lengths updated</td><td>04/30/25 07:52 AM</td><td>Govind, Greeshmaja</td></tr><tr><td /><td>0.2</td><td><a href="content.html#0ECBEF8D-22CF-492F-B6C3-55B2337B3F02" target="contentwin">System Memory - LPDDR5/x - CAMM2 x128 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), CLK, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>Change to Mid Loss material</td><td>09/25/24 06:49 AM</td><td>Chen, Qinghua</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#0F200DAD-91FE-4429-A853-0B3A6AC6E8E7" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen2 Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed BO length to 12.7mm from 15.2mm</td><td>07/14/25 10:56 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#0F200DAD-91FE-4429-A853-0B3A6AC6E8E7" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen2 Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updated Tline Type to include DSL and SL</td><td>03/14/25 04:17 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.4</td><td><a href="content.html#0F200DAD-91FE-4429-A853-0B3A6AC6E8E7" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen2 Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updated internal cable table</td><td>11/20/24 05:06 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#0F200DAD-91FE-4429-A853-0B3A6AC6E8E7" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen2 Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:32 PM</td><td>Tran, Tan V</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#0F721A94-B676-4B73-8371-70D7A922F843" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen2 M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed BO length to 12.7mm from 15.2mm</td><td>07/14/25 10:57 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#0F721A94-B676-4B73-8371-70D7A922F843" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen2 M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updated Tline Type to include DSL and SL</td><td>03/14/25 04:20 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#0F721A94-B676-4B73-8371-70D7A922F843" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen2 M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:33 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.0</td><td><a href="content.html#0FD048BD-701B-45B8-9517-F1DB44DB7039" target="contentwin">Low Speed I/O - eSPI - eSPI 2-Load Branch (Device Down) Topology - Segment Lengths</a></td><td>Updated min length notes</td><td>06/04/25 05:34 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.7</td><td><a href="content.html#0FD048BD-701B-45B8-9517-F1DB44DB7039" target="contentwin">Low Speed I/O - eSPI - eSPI 2-Load Branch (Device Down) Topology - Segment Lengths</a></td><td>Updated max total length</td><td>05/05/25 12:58 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.7</td><td><a href="content.html#0FD048BD-701B-45B8-9517-F1DB44DB7039" target="contentwin">Low Speed I/O - eSPI - eSPI 2-Load Branch (Device Down) Topology - Segment Lengths</a></td><td>2load branch device down</td><td>04/23/25 01:41 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>1.0</td><td><a href="content.html#1010F0F8-30AC-4131-B9C2-35AF4BF520F6" target="contentwin">High Speed I/O - Differential Clock (Gen5 support) - CLK PCIe Gen5 Add-in Card Clock Topology</a></td><td>MRTS</td><td>05/26/25 06:10 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#1010F0F8-30AC-4131-B9C2-35AF4BF520F6" target="contentwin">High Speed I/O - Differential Clock (Gen5 support) - CLK PCIe Gen5 Add-in Card Clock Topology</a></td><td>Remove mil from the content</td><td>04/04/25 05:39 AM</td><td>Chen, Chi-te</td></tr><tr><td /><td>0.7</td><td><a href="content.html#1010F0F8-30AC-4131-B9C2-35AF4BF520F6" target="contentwin">High Speed I/O - Differential Clock (Gen5 support) - CLK PCIe Gen5 Add-in Card Clock Topology</a></td><td>Updating Diagrams</td><td>03/24/25 05:17 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.5</td><td><a href="content.html#1010F0F8-30AC-4131-B9C2-35AF4BF520F6" target="contentwin">High Speed I/O - Differential Clock (Gen5 support) - CLK PCIe Gen5 Add-in Card Clock Topology</a></td><td>Removing mismatch info</td><td>01/22/25 06:15 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#1027B96E-D0B3-4E41-8C5B-1840E87402A5" target="contentwin">High Speed I/O - CPU USB3.2 Gen1</a></td><td>Removed P-N length matching duplication</td><td>07/15/25 11:41 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.7</td><td><a href="content.html#1027B96E-D0B3-4E41-8C5B-1840E87402A5" target="contentwin">High Speed I/O - CPU USB3.2 Gen1</a></td><td>Remove mil from the content</td><td>04/04/25 07:52 PM</td><td>Chen, Chi-te</td></tr><tr><td /><td>0.2</td><td><a href="content.html#1027B96E-D0B3-4E41-8C5B-1840E87402A5" target="contentwin">High Speed I/O - CPU USB3.2 Gen1</a></td><td>Renamed to CPU USB3.2 Gen1</td><td>05/16/24 03:51 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#1027B96E-D0B3-4E41-8C5B-1840E87402A5" target="contentwin">High Speed I/O - CPU USB3.2 Gen1</a></td><td>Changed to USB3.2 Gen1 SOC</td><td>04/27/24 12:19 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#1027B96E-D0B3-4E41-8C5B-1840E87402A5" target="contentwin">High Speed I/O - CPU USB3.2 Gen1</a></td><td>Changed to USB3.2 Gen1</td><td>04/24/24 05:57 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#1027B96E-D0B3-4E41-8C5B-1840E87402A5" target="contentwin">High Speed I/O - CPU USB3.2 Gen1</a></td><td>Changed to USB3.2 Gen1</td><td>04/24/24 05:57 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.5</td><td><a href="content.html#108695AD-C054-4172-8B68-0513CFFD46A6" target="contentwin">Electromagnetic Compatibility - NPU and GPU Power Planes RFI Design Guidelines</a></td><td>removing &amp;</td><td>02/14/25 07:59 PM</td><td>Paniagua Acuna, Luis Carlos</td></tr><tr><td /><td>0.5</td><td><a href="content.html#108695AD-C054-4172-8B68-0513CFFD46A6" target="contentwin">Electromagnetic Compatibility - NPU and GPU Power Planes RFI Design Guidelines</a></td><td>adding "power planes" to better reflect the purpose of this guideline</td><td>02/14/25 05:54 PM</td><td>Paniagua Acuna, Luis Carlos</td></tr><tr><td /><td>0.5</td><td><a href="content.html#108695AD-C054-4172-8B68-0513CFFD46A6" target="contentwin">Electromagnetic Compatibility - NPU and GPU Power Planes RFI Design Guidelines</a></td><td>Updating name of title to reflect power plane RFI mitigation</td><td>02/14/25 05:53 PM</td><td>Paniagua Acuna, Luis Carlos</td></tr><tr><td /><td>0.5</td><td><a href="content.html#108695AD-C054-4172-8B68-0513CFFD46A6" target="contentwin">Electromagnetic Compatibility - NPU and GPU Power Planes RFI Design Guidelines</a></td><td>minor parragraph change</td><td>02/11/25 03:10 PM</td><td>Paniagua Acuna, Luis Carlos</td></tr><tr><td /><td>0.5</td><td><a href="content.html#108695AD-C054-4172-8B68-0513CFFD46A6" target="contentwin">Electromagnetic Compatibility - NPU and GPU Power Planes RFI Design Guidelines</a></td><td>Changing graphic for GPU in section's title</td><td>02/11/25 02:50 PM</td><td>Paniagua Acuna, Luis Carlos</td></tr><tr><td /><td>0.5</td><td><a href="content.html#108695AD-C054-4172-8B68-0513CFFD46A6" target="contentwin">Electromagnetic Compatibility - NPU and GPU Power Planes RFI Design Guidelines</a></td><td>Adding new NVPU and GPU RFI recommendations section</td><td>02/11/25 02:47 PM</td><td>Paniagua Acuna, Luis Carlos</td></tr><tr><td>0.6</td><td>1.1</td><td><a href="content.html#10A58D4C-5828-482B-95E3-76B9AD8A05A5" target="contentwin">High Speed I/O - CPU USB3.2 Gen1 - USB3.2 Gen1x1 Type-A Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updating Category to Mainstream from None.</td><td>07/29/25 07:31 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#10A58D4C-5828-482B-95E3-76B9AD8A05A5" target="contentwin">High Speed I/O - CPU USB3.2 Gen1 - USB3.2 Gen1x1 Type-A Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Adding DSL as TLine Type</td><td>05/03/25 04:32 AM</td><td>Jimenez Arias, Jean</td></tr><tr><td /><td>0.2</td><td><a href="content.html#10A58D4C-5828-482B-95E3-76B9AD8A05A5" target="contentwin">High Speed I/O - CPU USB3.2 Gen1 - USB3.2 Gen1x1 Type-A Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changing the Total length to match the LZ</td><td>09/27/24 12:30 AM</td><td>Jimenez Arias, Jean</td></tr><tr><td /><td>0.2</td><td><a href="content.html#10A58D4C-5828-482B-95E3-76B9AD8A05A5" target="contentwin">High Speed I/O - CPU USB3.2 Gen1 - USB3.2 Gen1x1 Type-A Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:52 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#10FBDF1C-B19A-4A22-8F8E-AB2049A4326B" target="contentwin">High Speed I/O - Differential Clock (Gen3 and below support)</a></td><td>adding dedicated topology for DMI CLK</td><td>06/18/24 08:26 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#111E142E-84ED-47BA-89CD-8C83967F5038" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDDQ LPDDR5x LPCAMM2</a></td><td>NC</td><td>05/02/25 12:32 AM</td><td>Kamisetty, Kirankumar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#111E142E-84ED-47BA-89CD-8C83967F5038" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDDQ LPDDR5x LPCAMM2</a></td><td>asdf</td><td>09/27/24 05:56 PM</td><td>Kamisetty, Kirankumar</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#1173EB0B-2DF3-41EE-A36D-41E7BB516590" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology</a></td><td>Moved note to new location</td><td>06/18/25 11:21 PM</td><td>Ke, Mengkun</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#1173EB0B-2DF3-41EE-A36D-41E7BB516590" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology</a></td><td>Added Retimer placement note</td><td>06/18/25 11:14 PM</td><td>Ke, Mengkun</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#1173EB0B-2DF3-41EE-A36D-41E7BB516590" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology</a></td><td>Updated June bridge info to replace Rood Bridge</td><td>06/17/25 10:32 PM</td><td>Ke, Mengkun</td></tr><tr><td /><td>1.0</td><td><a href="content.html#1173EB0B-2DF3-41EE-A36D-41E7BB516590" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology</a></td><td>MRTS</td><td>05/22/25 10:02 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#1173EB0B-2DF3-41EE-A36D-41E7BB516590" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology</a></td><td>Updated via notes</td><td>03/15/25 12:03 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#1173EB0B-2DF3-41EE-A36D-41E7BB516590" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology</a></td><td>Updated diagram name and moved vias to Via section</td><td>03/14/25 10:35 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#1173EB0B-2DF3-41EE-A36D-41E7BB516590" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology</a></td><td>Added back EPR support notes</td><td>02/18/25 06:11 PM</td><td>Ke, Mengkun</td></tr><tr><td /><td>0.5</td><td><a href="content.html#1173EB0B-2DF3-41EE-A36D-41E7BB516590" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology</a></td><td>Cleaning empty row </td><td>02/14/25 10:35 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.5</td><td><a href="content.html#1173EB0B-2DF3-41EE-A36D-41E7BB516590" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology</a></td><td>Updated Nites</td><td>02/14/25 12:27 AM</td><td>Ke, Mengkun</td></tr><tr><td /><td>0.5</td><td><a href="content.html#1173EB0B-2DF3-41EE-A36D-41E7BB516590" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology</a></td><td>Update diagram title</td><td>02/11/25 07:08 PM</td><td>Ke, Mengkun</td></tr><tr><td /><td>0.5</td><td><a href="content.html#1173EB0B-2DF3-41EE-A36D-41E7BB516590" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology</a></td><td>Remove IL</td><td>02/11/25 07:06 PM</td><td>Ke, Mengkun</td></tr><tr><td /><td>0.2</td><td><a href="content.html#1173EB0B-2DF3-41EE-A36D-41E7BB516590" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology</a></td><td>PostChannel changes</td><td>09/27/24 04:47 PM</td><td>Ke, Mengkun</td></tr><tr><td /><td>0.2</td><td><a href="content.html#1173EB0B-2DF3-41EE-A36D-41E7BB516590" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology</a></td><td>Renamed to TCP TBT5 Retimer Topology</td><td>05/13/24 08:51 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#1173EB0B-2DF3-41EE-A36D-41E7BB516590" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology</a></td><td>Renamed to TCP TBT5+DP Retimer Topology</td><td>04/27/24 06:03 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#1173EB0B-2DF3-41EE-A36D-41E7BB516590" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology</a></td><td>Renamed to TCSS TBT5+DP Retimer Topology</td><td>04/26/24 06:15 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#1173EB0B-2DF3-41EE-A36D-41E7BB516590" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology</a></td><td>Renamed to TBT5 Retimer Topology</td><td>04/24/24 05:06 PM</td><td>Tran, Tan V</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#1176CC0D-7401-4DFE-A0C1-E58A9D0ED8F0" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - (Internal) PCIe Gen3 Add-in Card Topology</a></td><td>Added Fiberweave note</td><td>07/14/25 11:05 PM</td><td>Tran, Tan V</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#1176CC0D-7401-4DFE-A0C1-E58A9D0ED8F0" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - (Internal) PCIe Gen3 Add-in Card Topology</a></td><td>Removed Breakout length and spacing note</td><td>07/14/25 10:57 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#1176CC0D-7401-4DFE-A0C1-E58A9D0ED8F0" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - (Internal) PCIe Gen3 Add-in Card Topology</a></td><td>Updated AC cap note</td><td>03/15/25 12:32 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#1176CC0D-7401-4DFE-A0C1-E58A9D0ED8F0" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - (Internal) PCIe Gen3 Add-in Card Topology</a></td><td>Updated diagram name and moved number of vias to Via section</td><td>03/14/25 04:22 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.4</td><td><a href="content.html#1176CC0D-7401-4DFE-A0C1-E58A9D0ED8F0" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - (Internal) PCIe Gen3 Add-in Card Topology</a></td><td>Renamed to (Internal) PCIe Gen3 Add-in Card Topology</td><td>10/18/24 03:17 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.4</td><td><a href="content.html#1176CC0D-7401-4DFE-A0C1-E58A9D0ED8F0" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - (Internal) PCIe Gen3 Add-in Card Topology</a></td><td>Add interleave requirement</td><td>10/17/24 05:47 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#1176CC0D-7401-4DFE-A0C1-E58A9D0ED8F0" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - (Internal) PCIe Gen3 Add-in Card Topology</a></td><td>Renamed to PCIe Gen3 Add-in Card Topology</td><td>05/16/24 03:59 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.0</td><td><a href="content.html#11A14C0E-2E19-4E14-B338-13C0B328BC7B" target="contentwin">High Speed I/O - HDMI - HDMI Limiting Redriver 12G Topology</a></td><td>removing db loss recomendation </td><td>05/27/25 10:58 PM</td><td>Fong Chen, Kaseng</td></tr><tr><td /><td>1.0</td><td><a href="content.html#11A14C0E-2E19-4E14-B338-13C0B328BC7B" target="contentwin">High Speed I/O - HDMI - HDMI Limiting Redriver 12G Topology</a></td><td>MRTS</td><td>05/22/25 09:57 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>1.0</td><td><a href="content.html#11A14C0E-2E19-4E14-B338-13C0B328BC7B" target="contentwin">High Speed I/O - HDMI - HDMI Limiting Redriver 12G Topology</a></td><td>MRTS</td><td>05/22/25 09:57 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#11A14C0E-2E19-4E14-B338-13C0B328BC7B" target="contentwin">High Speed I/O - HDMI - HDMI Limiting Redriver 12G Topology</a></td><td>Updated via stub length note (no free text)</td><td>03/14/25 06:18 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#11A14C0E-2E19-4E14-B338-13C0B328BC7B" target="contentwin">High Speed I/O - HDMI - HDMI Limiting Redriver 12G Topology</a></td><td>Updated via stub length note (no free text)</td><td>03/14/25 06:18 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#11A14C0E-2E19-4E14-B338-13C0B328BC7B" target="contentwin">High Speed I/O - HDMI - HDMI Limiting Redriver 12G Topology</a></td><td>Fixing typo in ESD notes</td><td>03/14/25 05:51 PM</td><td>Fong Chen, Kaseng</td></tr><tr><td /><td>0.6</td><td><a href="content.html#11A14C0E-2E19-4E14-B338-13C0B328BC7B" target="contentwin">High Speed I/O - HDMI - HDMI Limiting Redriver 12G Topology</a></td><td>Fixing typo in ESD notes</td><td>03/14/25 05:51 PM</td><td>Fong Chen, Kaseng</td></tr><tr><td /><td>0.5</td><td><a href="content.html#11A14C0E-2E19-4E14-B338-13C0B328BC7B" target="contentwin">High Speed I/O - HDMI - HDMI Limiting Redriver 12G Topology</a></td><td>Removing "Optional" note in CMC part selection as per discussion with EMC team</td><td>02/11/25 08:36 PM</td><td>Fong Chen, Kaseng</td></tr><tr><td /><td>0.5</td><td><a href="content.html#11A14C0E-2E19-4E14-B338-13C0B328BC7B" target="contentwin">High Speed I/O - HDMI - HDMI Limiting Redriver 12G Topology</a></td><td>Removing "Optional" note in CMC part selection as per discussion with EMC team</td><td>02/11/25 08:36 PM</td><td>Fong Chen, Kaseng</td></tr><tr><td /><td>0.5</td><td><a href="content.html#11A14C0E-2E19-4E14-B338-13C0B328BC7B" target="contentwin">High Speed I/O - HDMI - HDMI Limiting Redriver 12G Topology</a></td><td>Changed wording on the ESD/CMC selection to align with the EMC team recommendation </td><td>02/10/25 04:54 PM</td><td>Fong Chen, Kaseng</td></tr><tr><td /><td>0.5</td><td><a href="content.html#11A14C0E-2E19-4E14-B338-13C0B328BC7B" target="contentwin">High Speed I/O - HDMI - HDMI Limiting Redriver 12G Topology</a></td><td>Changed wording on the ESD/CMC selection to align with the EMC team recommendation </td><td>02/10/25 04:54 PM</td><td>Fong Chen, Kaseng</td></tr><tr><td /><td>0.5</td><td><a href="content.html#11A14C0E-2E19-4E14-B338-13C0B328BC7B" target="contentwin">High Speed I/O - HDMI - HDMI Limiting Redriver 12G Topology</a></td><td>Adding specific notes on the performance of the redriver used in our analysis</td><td>02/05/25 09:54 PM</td><td>Fong Chen, Kaseng</td></tr><tr><td /><td>0.5</td><td><a href="content.html#11A14C0E-2E19-4E14-B338-13C0B328BC7B" target="contentwin">High Speed I/O - HDMI - HDMI Limiting Redriver 12G Topology</a></td><td>Adding specific notes on the performance of the redriver used in our analysis</td><td>02/05/25 09:54 PM</td><td>Fong Chen, Kaseng</td></tr><tr><td /><td>0.5</td><td><a href="content.html#11A14C0E-2E19-4E14-B338-13C0B328BC7B" target="contentwin">High Speed I/O - HDMI - HDMI Limiting Redriver 12G Topology</a></td><td>update diagram</td><td>01/17/25 12:29 AM</td><td>Fong Chen, Kaseng</td></tr><tr><td /><td>0.5</td><td><a href="content.html#11A14C0E-2E19-4E14-B338-13C0B328BC7B" target="contentwin">High Speed I/O - HDMI - HDMI Limiting Redriver 12G Topology</a></td><td>update diagram</td><td>01/17/25 12:29 AM</td><td>Fong Chen, Kaseng</td></tr><tr><td /><td>0.4</td><td><a href="content.html#11A14C0E-2E19-4E14-B338-13C0B328BC7B" target="contentwin">High Speed I/O - HDMI - HDMI Limiting Redriver 12G Topology</a></td><td>Redriver note updated</td><td>11/22/24 08:52 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.4</td><td><a href="content.html#11A14C0E-2E19-4E14-B338-13C0B328BC7B" target="contentwin">High Speed I/O - HDMI - HDMI Limiting Redriver 12G Topology</a></td><td>Redriver note updated</td><td>11/22/24 08:52 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.4</td><td><a href="content.html#11A14C0E-2E19-4E14-B338-13C0B328BC7B" target="contentwin">High Speed I/O - HDMI - HDMI Limiting Redriver 12G Topology</a></td><td>Updating VIA count</td><td>11/22/24 08:28 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.4</td><td><a href="content.html#11A14C0E-2E19-4E14-B338-13C0B328BC7B" target="contentwin">High Speed I/O - HDMI - HDMI Limiting Redriver 12G Topology</a></td><td>Updating VIA count</td><td>11/22/24 08:28 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.4</td><td><a href="content.html#11A14C0E-2E19-4E14-B338-13C0B328BC7B" target="contentwin">High Speed I/O - HDMI - HDMI Limiting Redriver 12G Topology</a></td><td>Updating ESD/CMD and moving number of VIAs to table.</td><td>11/22/24 06:33 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.4</td><td><a href="content.html#11A14C0E-2E19-4E14-B338-13C0B328BC7B" target="contentwin">High Speed I/O - HDMI - HDMI Limiting Redriver 12G Topology</a></td><td>Updating ESD/CMD and moving number of VIAs to table.</td><td>11/22/24 06:33 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.2</td><td><a href="content.html#11A14C0E-2E19-4E14-B338-13C0B328BC7B" target="contentwin">High Speed I/O - HDMI - HDMI Limiting Redriver 12G Topology</a></td><td>Renamed to HDMI Limiting Redriver 12G Topology</td><td>05/10/24 10:19 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#11A14C0E-2E19-4E14-B338-13C0B328BC7B" target="contentwin">High Speed I/O - HDMI - HDMI Limiting Redriver 12G Topology</a></td><td>Renamed to HDMI Limiting Redriver 12G Topology</td><td>05/10/24 10:19 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#11A14C0E-2E19-4E14-B338-13C0B328BC7B" target="contentwin">High Speed I/O - HDMI - HDMI Limiting Redriver 12G Topology</a></td><td>Renamed to HDMI Limiting Redriver 12G Topology</td><td>05/10/24 10:19 PM</td><td>Tran, Tan V</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#11B02308-7AC8-440F-8501-C90BBCB8DD4F" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen1 M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed BO length to 12.7mm from 15.2mm</td><td>07/14/25 10:54 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#11B02308-7AC8-440F-8501-C90BBCB8DD4F" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen1 M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updated Tline Type to include DSL and SL</td><td>03/14/25 04:05 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#11B02308-7AC8-440F-8501-C90BBCB8DD4F" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen1 M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:32 PM</td><td>Tran, Tan V</td></tr><tr><td>0.6</td><td>1.1</td><td><a href="content.html#12E930D1-2F95-47F5-8655-F08742AF936E" target="contentwin">High Speed I/O - CPU USB3.2 Gen2 - USB3.2 Gen2x1 Type-A Internal Cable With Redriver Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updating Category</td><td>07/29/25 05:27 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#12E930D1-2F95-47F5-8655-F08742AF936E" target="contentwin">High Speed I/O - CPU USB3.2 Gen2 - USB3.2 Gen2x1 Type-A Internal Cable With Redriver Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed Max Length Total Note to CPU instead of PCH</td><td>07/15/25 11:58 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.7</td><td><a href="content.html#12E930D1-2F95-47F5-8655-F08742AF936E" target="contentwin">High Speed I/O - CPU USB3.2 Gen2 - USB3.2 Gen2x1 Type-A Internal Cable With Redriver Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Adding DSL as TLine Type</td><td>05/03/25 04:34 AM</td><td>Jimenez Arias, Jean</td></tr><tr><td /><td>0.6</td><td><a href="content.html#12E930D1-2F95-47F5-8655-F08742AF936E" target="contentwin">High Speed I/O - CPU USB3.2 Gen2 - USB3.2 Gen2x1 Type-A Internal Cable With Redriver Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updating</td><td>03/14/25 10:19 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.2</td><td><a href="content.html#12E930D1-2F95-47F5-8655-F08742AF936E" target="contentwin">High Speed I/O - CPU USB3.2 Gen2 - USB3.2 Gen2x1 Type-A Internal Cable With Redriver Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:56 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#12E930D1-2F95-47F5-8655-F08742AF936E" target="contentwin">High Speed I/O - CPU USB3.2 Gen2 - USB3.2 Gen2x1 Type-A Internal Cable With Redriver Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:56 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#12E930D1-2F95-47F5-8655-F08742AF936E" target="contentwin">High Speed I/O - CPU USB3.2 Gen2 - USB3.2 Gen2x1 Type-A Internal Cable With Redriver Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:56 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#12E930D1-2F95-47F5-8655-F08742AF936E" target="contentwin">High Speed I/O - CPU USB3.2 Gen2 - USB3.2 Gen2x1 Type-A Internal Cable With Redriver Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:56 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.0</td><td><a href="content.html#13F6B392-8CD8-4203-8116-7F57EBA440E4" target="contentwin">Low Speed I/O - EIO Flexi-PDG for I2C, SMLink</a></td><td>Add EIO I2C and SMLink Flexi-PDG chapter</td><td>06/06/25 12:40 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.7</td><td><a href="content.html#13FF42E1-ACD2-4364-A1E1-9A25A5D75852" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Copy from NVL-H 0.7. Updated sub-section title, content, and figures for “Avoid exposed power planes under the LPCAMM2 connector region”. Also added figure for “LPCAMM2 back plate grounding and module retention screws” </td><td>04/28/25 09:47 PM</td><td>Paniagua Acuna, Luis Carlos</td></tr><tr><td /><td>0.4</td><td><a href="content.html#145AE4EB-48C6-43AE-A453-80B4B244BBA3" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCHSIO_0P85</a></td><td>Update power rail name for NVL</td><td>11/21/24 12:02 AM</td><td>Chen, Chi-te</td></tr><tr><td /><td>1.0</td><td><a href="content.html#1585714F-E520-4EBF-B6C1-9BA9DC78EEB7" target="contentwin">High Speed I/O - PCH USB3.2 Gen2 - USB3.2 Gen2x1 Type-A External Topology</a></td><td>MRTS</td><td>05/26/25 05:35 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#1585714F-E520-4EBF-B6C1-9BA9DC78EEB7" target="contentwin">High Speed I/O - PCH USB3.2 Gen2 - USB3.2 Gen2x1 Type-A External Topology</a></td><td>Adding allowed via number</td><td>03/17/25 05:45 PM</td><td>Jimenez Arias, Jean</td></tr><tr><td /><td>0.6</td><td><a href="content.html#1585714F-E520-4EBF-B6C1-9BA9DC78EEB7" target="contentwin">High Speed I/O - PCH USB3.2 Gen2 - USB3.2 Gen2x1 Type-A External Topology</a></td><td>Updating</td><td>03/14/25 10:44 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#159A64C4-8D90-40B2-86CB-8894581C79AF" target="contentwin">High Speed I/O - eDP - eDP HBR2 Main Link Topology</a></td><td>update</td><td>07/15/25 05:20 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>1.0</td><td><a href="content.html#159A64C4-8D90-40B2-86CB-8894581C79AF" target="contentwin">High Speed I/O - eDP - eDP HBR2 Main Link Topology</a></td><td>MRTS</td><td>05/22/25 09:58 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#159A64C4-8D90-40B2-86CB-8894581C79AF" target="contentwin">High Speed I/O - eDP - eDP HBR2 Main Link Topology</a></td><td>Updating Diagram</td><td>04/09/25 04:39 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#159A64C4-8D90-40B2-86CB-8894581C79AF" target="contentwin">High Speed I/O - eDP - eDP HBR2 Main Link Topology</a></td><td>Updated diagram name, removed eDP HBR2 max length note, updated via stub length note (no free text)</td><td>03/14/25 06:38 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.5</td><td><a href="content.html#159A64C4-8D90-40B2-86CB-8894581C79AF" target="contentwin">High Speed I/O - eDP - eDP HBR2 Main Link Topology</a></td><td>Updating CMC note to remove Optional.</td><td>02/12/25 11:00 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.4</td><td><a href="content.html#159A64C4-8D90-40B2-86CB-8894581C79AF" target="contentwin">High Speed I/O - eDP - eDP HBR2 Main Link Topology</a></td><td>Updating ESD/CMD and moving number of VIAs to table.</td><td>11/22/24 06:36 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.2</td><td><a href="content.html#159A64C4-8D90-40B2-86CB-8894581C79AF" target="contentwin">High Speed I/O - eDP - eDP HBR2 Main Link Topology</a></td><td>Renamed to eDP HBR2 Main Link Topology</td><td>04/24/24 10:42 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.4</td><td><a href="content.html#15BC31DC-743B-47CE-A7ED-E75462C3E470" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCA_PLL_1P25</a></td><td>Try to refresh title</td><td>11/20/24 10:17 PM</td><td>Chen, Chi-te</td></tr><tr><td /><td>0.7</td><td><a href="content.html#15BF55C9-001E-46AB-A0E5-3F8C4C8F9A8A" target="contentwin">Low Speed I/O - CATERR#</a></td><td>Updated chapter naming</td><td>04/23/25 05:49 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.7</td><td><a href="content.html#167C9C9B-BDEF-4B29-92CA-1F6572B39ED5" target="contentwin">Low Speed I/O - EPD_ON - EPD_ON Topology</a></td><td>Updated topology diagram and routing restriction notes</td><td>04/23/25 04:53 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#16A878DE-437A-43DD-A945-EBB3DABA5025" target="contentwin">High Speed I/O - USB2.0 - USB2.0 M.2 Topology</a></td><td>MRTS</td><td>05/22/25 08:23 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#16A878DE-437A-43DD-A945-EBB3DABA5025" target="contentwin">High Speed I/O - USB2.0 - USB2.0 M.2 Topology</a></td><td>CMC in M.2 USB2 topology is not compulsory. </td><td>04/23/25 08:35 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.6</td><td><a href="content.html#16A878DE-437A-43DD-A945-EBB3DABA5025" target="contentwin">High Speed I/O - USB2.0 - USB2.0 M.2 Topology</a></td><td>Moved min length to length section</td><td>03/15/25 01:01 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#16A878DE-437A-43DD-A945-EBB3DABA5025" target="contentwin">High Speed I/O - USB2.0 - USB2.0 M.2 Topology</a></td><td>Update diagram name. move via count to via table. remove length matching info in topology</td><td>03/14/25 02:53 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.6</td><td><a href="content.html#16A878DE-437A-43DD-A945-EBB3DABA5025" target="contentwin">High Speed I/O - USB2.0 - USB2.0 M.2 Topology</a></td><td>Added CMC note</td><td>02/25/25 02:37 AM</td><td>Vargas, Marcos</td></tr><tr><td /><td>1.0</td><td><a href="content.html#16D2B32C-C61F-4914-BBCB-F176C2EA52B1" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE (Type3 PCB)</a></td><td>Config name change</td><td>06/05/25 08:12 AM</td><td>Lohani, Jagdish</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#17A5715D-D4DB-45F2-93FC-C5946754AA05" target="contentwin">Low Speed I/O - I2C - I2C Topology - Pull-up and Pull-down Strength - I2C High Speed Mode (3.4 MHz) - SDA</a></td><td>Updated SI unit from kohm to ohm for 55pF to 100pF bus capacitance</td><td>06/18/25 01:38 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.4</td><td><a href="content.html#1819E6C0-8F4D-4250-8446-E2EB80195D64" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCPRIM_1P25</a></td><td>Added rail for NVL PCH</td><td>11/21/24 12:22 AM</td><td>Chen, Chi-te</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#183DE287-C60C-427F-88A1-DAE0DB85A8C0" target="contentwin">High Speed I/O - TCP TBT5 - TCP AUX With Retimer Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Post-Channel</a></td><td>Update</td><td>07/11/25 06:51 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#183DE287-C60C-427F-88A1-DAE0DB85A8C0" target="contentwin">High Speed I/O - TCP TBT5 - TCP AUX With Retimer Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Post-Channel</a></td><td>Document moved</td><td>04/16/25 08:01 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#183DE287-C60C-427F-88A1-DAE0DB85A8C0" target="contentwin">High Speed I/O - TCP TBT5 - TCP AUX With Retimer Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Post-Channel</a></td><td>updating</td><td>03/27/25 10:52 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#183DE287-C60C-427F-88A1-DAE0DB85A8C0" target="contentwin">High Speed I/O - TCP TBT5 - TCP AUX With Retimer Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Post-Channel</a></td><td>Updating</td><td>03/27/25 10:34 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>1.0</td><td><a href="content.html#187D58D4-632D-44D1-A533-4CE4A8F8CE7C" target="contentwin">High Speed I/O - Differential Clock (Gen3 and below support) - CLK PCIe Gen1-3 Device Down Clock Topology</a></td><td>Updating Diagram</td><td>05/26/25 06:12 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#187D58D4-632D-44D1-A533-4CE4A8F8CE7C" target="contentwin">High Speed I/O - Differential Clock (Gen3 and below support) - CLK PCIe Gen1-3 Device Down Clock Topology</a></td><td>Updating diagram</td><td>03/24/25 05:13 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.5</td><td><a href="content.html#187D58D4-632D-44D1-A533-4CE4A8F8CE7C" target="contentwin">High Speed I/O - Differential Clock (Gen3 and below support) - CLK PCIe Gen1-3 Device Down Clock Topology</a></td><td>Removing mismatch info</td><td>01/22/25 06:16 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.2</td><td><a href="content.html#187D58D4-632D-44D1-A533-4CE4A8F8CE7C" target="contentwin">High Speed I/O - Differential Clock (Gen3 and below support) - CLK PCIe Gen1-3 Device Down Clock Topology</a></td><td>Renamed to CLK PCIe Gen1-3 Device Down Clock Topology</td><td>05/10/24 10:04 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.0</td><td><a href="content.html#197B17F5-0D4C-49C2-BEF2-671C3C0A0DB7" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 3-Load Cable Stick (Add-In Card) Topology</a></td><td>Added MRTS</td><td>06/09/25 04:52 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td>0.6</td><td>1.1</td><td><a href="content.html#1A4DF1E6-F4F5-45CB-AB33-459AE428880F" target="contentwin">High Speed I/O - TCP DP - TCP DP UHBR20 Retimer MUX With Barlow Ridge Topology - Mainstream, Premium Mid Loss (PML), Tx, Pre-Channel 2</a></td><td>updating material to PML from none.</td><td>07/29/25 07:34 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#1A4DF1E6-F4F5-45CB-AB33-459AE428880F" target="contentwin">High Speed I/O - TCP DP - TCP DP UHBR20 Retimer MUX With Barlow Ridge Topology - Mainstream, Premium Mid Loss (PML), Tx, Pre-Channel 2</a></td><td>Updating guidelines</td><td>04/11/25 12:16 AM</td><td>Moraga Mora, Rolando</td></tr><tr><td>0.4</td><td>0.7.2</td><td><a href="content.html#1AA28EF5-D9D3-4181-B9F9-57A900863510" target="contentwin">Low Speed I/O - eSPI</a></td><td>Updated topology diagram and signal netname</td><td>05/23/25 04:54 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.7</td><td><a href="content.html#1AA28EF5-D9D3-4181-B9F9-57A900863510" target="contentwin">Low Speed I/O - eSPI</a></td><td>remove SIO in notes</td><td>04/23/25 01:43 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#1AA28EF5-D9D3-4181-B9F9-57A900863510" target="contentwin">Low Speed I/O - eSPI</a></td><td>UPDATE NOTES</td><td>03/17/25 05:32 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#1AA28EF5-D9D3-4181-B9F9-57A900863510" target="contentwin">Low Speed I/O - eSPI</a></td><td>update note and R back to 100</td><td>03/17/25 05:21 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#1AA28EF5-D9D3-4181-B9F9-57A900863510" target="contentwin">Low Speed I/O - eSPI</a></td><td>R2 update to zero due to base die update</td><td>03/15/25 05:18 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#1AA28EF5-D9D3-4181-B9F9-57A900863510" target="contentwin">Low Speed I/O - eSPI</a></td><td>all content same as previous</td><td>03/13/25 06:16 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#1AA28EF5-D9D3-4181-B9F9-57A900863510" target="contentwin">Low Speed I/O - eSPI</a></td><td>re-arrange all topology by good sequence</td><td>03/13/25 06:06 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#1B5BE169-C3C3-45B8-82D4-5666CAD02F6F" target="contentwin">System Memory - DDR5 - SODIMM 1DPC - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-1/CH-3, Inner</a></td><td>Updated signal group as CA/CS</td><td>02/12/25 09:04 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.5</td><td><a href="content.html#1B5BE169-C3C3-45B8-82D4-5666CAD02F6F" target="contentwin">System Memory - DDR5 - SODIMM 1DPC - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-1/CH-3, Inner</a></td><td>Updated SODIMM 1DPC guidelines</td><td>02/12/25 08:59 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.2</td><td><a href="content.html#1B5BE169-C3C3-45B8-82D4-5666CAD02F6F" target="contentwin">System Memory - DDR5 - SODIMM 1DPC - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-1/CH-3, Inner</a></td><td>Change to Mid Loss material</td><td>09/25/24 06:01 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.2</td><td><a href="content.html#1B5BE169-C3C3-45B8-82D4-5666CAD02F6F" target="contentwin">System Memory - DDR5 - SODIMM 1DPC - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-1/CH-3, Inner</a></td><td>Updated for NVL-Hx SODIMM 1DPC</td><td>09/24/24 11:29 PM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.2</td><td><a href="content.html#1B801531-8ABA-4DE5-911E-DAC7E0E845D6" target="contentwin">High Speed I/O - Differential Clock (Gen3 and below support)</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:26 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#1B801531-8ABA-4DE5-911E-DAC7E0E845D6" target="contentwin">High Speed I/O - Differential Clock (Gen3 and below support)</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:26 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.0</td><td><a href="content.html#1CF29F67-842B-4B95-A590-4641D234E1DD" target="contentwin">Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology - Segment Lengths</a></td><td>Updated THC 1-Load (for Touch Panel) Topology M_cable and CPU Duty Cycle Guideline Table on duty cycle for 36MHz and removed timing spec as already covered in THC IG</td><td>06/04/25 04:06 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#1CF29F67-842B-4B95-A590-4641D234E1DD" target="contentwin">Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology - Segment Lengths</a></td><td>update THC 1-Load (for Touch Panel) Topology M_cable and CPU Duty Cycle Guideline Table </td><td>06/03/25 01:17 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>1.0</td><td><a href="content.html#1CF29F67-842B-4B95-A590-4641D234E1DD" target="contentwin">Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology - Segment Lengths</a></td><td>update duty cycle cable guideline for 36MHz</td><td>06/03/25 07:06 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.7</td><td><a href="content.html#1CF29F67-842B-4B95-A590-4641D234E1DD" target="contentwin">Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology - Segment Lengths</a></td><td>atatchment</td><td>04/23/25 03:36 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#1CF29F67-842B-4B95-A590-4641D234E1DD" target="contentwin">Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology - Segment Lengths</a></td><td>typo</td><td>03/13/25 08:29 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#1CF29F67-842B-4B95-A590-4641D234E1DD" target="contentwin">Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology - Segment Lengths</a></td><td>update notes and csv </td><td>03/13/25 08:29 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#1CF29F67-842B-4B95-A590-4641D234E1DD" target="contentwin">Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology - Segment Lengths</a></td><td>add note for M_Cable</td><td>01/16/25 11:07 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#1CF29F67-842B-4B95-A590-4641D234E1DD" target="contentwin">Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology - Segment Lengths</a></td><td>update typo</td><td>01/16/25 10:28 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#1CF29F67-842B-4B95-A590-4641D234E1DD" target="contentwin">Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology - Segment Lengths</a></td><td>update content; major</td><td>01/09/25 08:53 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#1CF29F67-842B-4B95-A590-4641D234E1DD" target="contentwin">Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology - Segment Lengths</a></td><td>update</td><td>12/13/24 08:57 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#1CF29F67-842B-4B95-A590-4641D234E1DD" target="contentwin">Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology - Segment Lengths</a></td><td>update Tline type</td><td>12/12/24 01:15 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#1CF29F67-842B-4B95-A590-4641D234E1DD" target="contentwin">Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology - Segment Lengths</a></td><td>add 50MHz, update cable tables</td><td>09/20/24 10:18 PM</td><td>Ke, Mengkun</td></tr><tr><td /><td>0.7</td><td><a href="content.html#1D13BBE2-8A4E-4F10-8613-FF46BBDA6CCC" target="contentwin">Low Speed I/O - Imaging Clock - Imaging Clock 1-Load (Add-In Card) Topology - Segment Lengths</a></td><td>Updated M1 length</td><td>03/19/25 06:10 PM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>0.2</td><td><a href="content.html#1D13BBE2-8A4E-4F10-8613-FF46BBDA6CCC" target="contentwin">Low Speed I/O - Imaging Clock - Imaging Clock 1-Load (Add-In Card) Topology - Segment Lengths</a></td><td>M1 Length change</td><td>09/27/24 06:39 PM</td><td>Ke, Mengkun</td></tr><tr><td /><td>0.7</td><td><a href="content.html#1D3E07B0-EB5C-460A-BEF3-176840E858AC" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-4 - Signals - Mainstream, Premium Mid Loss (PML), DQ, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>Updated max channel length reduction</td><td>05/02/25 06:03 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.6</td><td><a href="content.html#1DE2168A-5A6D-43A9-9544-7B3086DC633B" target="contentwin">System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), CLK, CH-0/CH-2, Outer</a></td><td>Segment length updated</td><td>03/13/25 06:26 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#1DE2168A-5A6D-43A9-9544-7B3086DC633B" target="contentwin">System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), CLK, CH-0/CH-2, Outer</a></td><td>Category Update</td><td>03/13/25 02:37 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#1DE2168A-5A6D-43A9-9544-7B3086DC633B" target="contentwin">System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), CLK, CH-0/CH-2, Outer</a></td><td>Stackup Material Update</td><td>03/10/25 11:43 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#1DE2168A-5A6D-43A9-9544-7B3086DC633B" target="contentwin">System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), CLK, CH-0/CH-2, Outer</a></td><td>Change to Mid Loss material</td><td>09/25/24 05:47 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.2</td><td><a href="content.html#1DE2168A-5A6D-43A9-9544-7B3086DC633B" target="contentwin">System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), CLK, CH-0/CH-2, Outer</a></td><td>Updated for NVL-Hx SODIMM 2DPC</td><td>09/25/24 05:43 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.2</td><td><a href="content.html#1E1C93E2-5EA4-4FB8-939C-8FEFBA414392" target="contentwin">High Speed I/O - DMI Gen5</a></td><td>Changed TX-RX length matching to 0 from 25um since it's not required.</td><td>08/13/24 03:21 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#1E1C93E2-5EA4-4FB8-939C-8FEFBA414392" target="contentwin">High Speed I/O - DMI Gen5</a></td><td>Added Reference plane notes for microstrip, stripline, dual stripline</td><td>05/08/24 08:50 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#1E1C93E2-5EA4-4FB8-939C-8FEFBA414392" target="contentwin">High Speed I/O - DMI Gen5</a></td><td>Renamed to DMI Gen5</td><td>04/24/24 03:23 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.0</td><td><a href="content.html#1E33E81F-8EE0-48ED-9428-7CFA75D392FD" target="contentwin">High Speed I/O - CPU USB3.2 Gen1 - USB3.2 Gen1x1 Type-A Internal Cable Topology</a></td><td>MRTS</td><td>05/22/25 08:51 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#1E33E81F-8EE0-48ED-9428-7CFA75D392FD" target="contentwin">High Speed I/O - CPU USB3.2 Gen1 - USB3.2 Gen1x1 Type-A Internal Cable Topology</a></td><td>Adding Allowed via number</td><td>03/17/25 06:14 PM</td><td>Jimenez Arias, Jean</td></tr><tr><td /><td>0.6</td><td><a href="content.html#1E33E81F-8EE0-48ED-9428-7CFA75D392FD" target="contentwin">High Speed I/O - CPU USB3.2 Gen1 - USB3.2 Gen1x1 Type-A Internal Cable Topology</a></td><td>Updating name</td><td>03/14/25 10:12 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.2</td><td><a href="content.html#1E33E81F-8EE0-48ED-9428-7CFA75D392FD" target="contentwin">High Speed I/O - CPU USB3.2 Gen1 - USB3.2 Gen1x1 Type-A Internal Cable Topology</a></td><td>Renamed to USB3.2 Gen1 Internal Cable Topology</td><td>04/27/24 06:24 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#1E33E81F-8EE0-48ED-9428-7CFA75D392FD" target="contentwin">High Speed I/O - CPU USB3.2 Gen1 - USB3.2 Gen1x1 Type-A Internal Cable Topology</a></td><td>Renamed to USB3.2 Gen1 Type-A Internal Cable Topology</td><td>04/24/24 06:13 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.7</td><td><a href="content.html#1FA84EC8-FEBA-4CA3-A4B8-15D717D86E39" target="contentwin">Low Speed I/O - THERMTRIP#</a></td><td>Updated chapter naming</td><td>04/23/25 05:49 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.7</td><td><a href="content.html#2037F4B4-E41D-444D-84C4-B005C32C7784" target="contentwin">High Speed I/O - PCH USB3.2 Gen2 - USB3.2 Gen2x1 Type-A Retimer Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Adding SL as TLine Type</td><td>05/03/25 04:40 AM</td><td>Jimenez Arias, Jean</td></tr><tr><td /><td>0.6</td><td><a href="content.html#2037F4B4-E41D-444D-84C4-B005C32C7784" target="contentwin">High Speed I/O - PCH USB3.2 Gen2 - USB3.2 Gen2x1 Type-A Retimer Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updating</td><td>03/14/25 10:56 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.2</td><td><a href="content.html#2037F4B4-E41D-444D-84C4-B005C32C7784" target="contentwin">High Speed I/O - PCH USB3.2 Gen2 - USB3.2 Gen2x1 Type-A Retimer Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed to Premium Mid Loss (PML)</td><td>04/27/24 06:37 AM</td><td>Tran, Tan V</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#209FB733-C837-4F91-87F2-B8D4CD82B52E" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen2 Device Down Topology</a></td><td>Removed Breakout length and spacing note</td><td>07/14/25 10:55 PM</td><td>Tran, Tan V</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#209FB733-C837-4F91-87F2-B8D4CD82B52E" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen2 Device Down Topology</a></td><td>Device</td><td>07/11/25 05:18 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>1.0</td><td><a href="content.html#209FB733-C837-4F91-87F2-B8D4CD82B52E" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen2 Device Down Topology</a></td><td>MRTS</td><td>05/22/25 09:33 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#209FB733-C837-4F91-87F2-B8D4CD82B52E" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen2 Device Down Topology</a></td><td>Updated AC cap note</td><td>03/15/25 12:30 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#209FB733-C837-4F91-87F2-B8D4CD82B52E" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen2 Device Down Topology</a></td><td>Updated diagram name and moved number of vias to Via section</td><td>03/14/25 04:13 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.4</td><td><a href="content.html#209FB733-C837-4F91-87F2-B8D4CD82B52E" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen2 Device Down Topology</a></td><td>Add interleave requirement</td><td>10/17/24 05:45 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#209FB733-C837-4F91-87F2-B8D4CD82B52E" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen2 Device Down Topology</a></td><td>Renamed to PCIe Gen2 Device Down Topology</td><td>05/16/24 03:58 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.7</td><td><a href="content.html#20E696DC-CC75-44C4-A06D-324D6144C699" target="contentwin">Low Speed I/O - EPD_ON</a></td><td>Updated title</td><td>03/26/25 01:20 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.7</td><td><a href="content.html#20E696DC-CC75-44C4-A06D-324D6144C699" target="contentwin">Low Speed I/O - EPD_ON</a></td><td>Updated title</td><td>03/26/25 01:20 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#2182AC1F-795A-4647-84DE-4EA81642B472" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 2 to 4-Load Branch (Device Down) with G3 Flash Sharing Topology - Segment Lengths for Maximum 76.8MHz</a></td><td>Updated max length total</td><td>06/05/25 01:23 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#227EC212-51BE-44F5-AC82-BF6F723FA37E" target="contentwin">Low Speed I/O - I3C - I3C 2-Island Daisy Chain (Device Down) Topology</a></td><td>Added MRTS</td><td>06/09/25 04:41 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#227EC212-51BE-44F5-AC82-BF6F723FA37E" target="contentwin">Low Speed I/O - I3C - I3C 2-Island Daisy Chain (Device Down) Topology</a></td><td>Updated signal netname</td><td>06/04/25 08:44 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.6</td><td><a href="content.html#227EC212-51BE-44F5-AC82-BF6F723FA37E" target="contentwin">Low Speed I/O - I3C - I3C 2-Island Daisy Chain (Device Down) Topology</a></td><td>Updated typo on Island note</td><td>03/10/25 07:43 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.6</td><td><a href="content.html#227EC212-51BE-44F5-AC82-BF6F723FA37E" target="contentwin">Low Speed I/O - I3C - I3C 2-Island Daisy Chain (Device Down) Topology</a></td><td>Added CPU drive strength and corrected typo for R1 notes</td><td>03/10/25 07:12 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#227EC212-51BE-44F5-AC82-BF6F723FA37E" target="contentwin">Low Speed I/O - I3C - I3C 2-Island Daisy Chain (Device Down) Topology</a></td><td>Updated topology diagram and notes</td><td>02/14/25 11:16 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>0.2</td><td><a href="content.html#22B48664-DCD6-47D4-95B5-AF4B537F00CA" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT</a></td><td>name change</td><td>09/27/24 10:24 AM</td><td>Parekh, Pratik N</td></tr><tr><td /><td>0.2</td><td><a href="content.html#22B48664-DCD6-47D4-95B5-AF4B537F00CA" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT</a></td><td>name change</td><td>09/27/24 10:24 AM</td><td>Parekh, Pratik N</td></tr><tr><td /><td>0.2</td><td><a href="content.html#22B48664-DCD6-47D4-95B5-AF4B537F00CA" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT</a></td><td>name change</td><td>09/27/24 10:24 AM</td><td>Parekh, Pratik N</td></tr><tr><td /><td>1.0</td><td><a href="content.html#25114F7C-1454-42CC-BC08-DEB3442EF45C" target="contentwin">High Speed I/O - CNVIO3 - CNVIO3 M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>removing table</td><td>05/28/25 05:00 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#25114F7C-1454-42CC-BC08-DEB3442EF45C" target="contentwin">High Speed I/O - CNVIO3 - CNVIO3 M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>update internal </td><td>04/25/25 06:28 PM</td><td>Nguyen, Kevin H</td></tr><tr><td /><td>0.7</td><td><a href="content.html#25114F7C-1454-42CC-BC08-DEB3442EF45C" target="contentwin">High Speed I/O - CNVIO3 - CNVIO3 M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>update total length and routing layer</td><td>04/25/25 06:26 PM</td><td>Nguyen, Kevin H</td></tr><tr><td /><td>0.6</td><td><a href="content.html#25114F7C-1454-42CC-BC08-DEB3442EF45C" target="contentwin">High Speed I/O - CNVIO3 - CNVIO3 M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updated Tline Type</td><td>03/14/25 05:58 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#25114F7C-1454-42CC-BC08-DEB3442EF45C" target="contentwin">High Speed I/O - CNVIO3 - CNVIO3 M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updated Tline Type to DSL,SL for BO and M1</td><td>03/13/25 11:48 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.5</td><td><a href="content.html#25114F7C-1454-42CC-BC08-DEB3442EF45C" target="contentwin">High Speed I/O - CNVIO3 - CNVIO3 M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>update total length</td><td>02/13/25 10:40 PM</td><td>Nguyen, Kevin H</td></tr><tr><td /><td>0.5</td><td><a href="content.html#25114F7C-1454-42CC-BC08-DEB3442EF45C" target="contentwin">High Speed I/O - CNVIO3 - CNVIO3 M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Update total length</td><td>02/13/25 10:39 PM</td><td>Nguyen, Kevin H</td></tr><tr><td /><td>0.5</td><td><a href="content.html#25114F7C-1454-42CC-BC08-DEB3442EF45C" target="contentwin">High Speed I/O - CNVIO3 - CNVIO3 M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>update total length</td><td>02/13/25 10:38 PM</td><td>Nguyen, Kevin H</td></tr><tr><td /><td>0.4</td><td><a href="content.html#25114F7C-1454-42CC-BC08-DEB3442EF45C" target="contentwin">High Speed I/O - CNVIO3 - CNVIO3 M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Update total length to 7 inches</td><td>11/22/24 08:35 PM</td><td>Nguyen, Kevin H</td></tr><tr><td /><td>0.2</td><td><a href="content.html#25114F7C-1454-42CC-BC08-DEB3442EF45C" target="contentwin">High Speed I/O - CNVIO3 - CNVIO3 M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 10:26 PM</td><td>Tran, Tan V</td></tr><tr><td>0.6</td><td>1.1</td><td><a href="content.html#254112B7-9B54-4C74-86CD-E3710FC900C0" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Type-C Flex or Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updating Category to Mainstream from None.</td><td>07/29/25 07:30 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#254112B7-9B54-4C74-86CD-E3710FC900C0" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Type-C Flex or Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Added min length and updated Tline Type BO&amp;M1+M2 to support MS,DSL,SL</td><td>03/15/25 01:07 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#254112B7-9B54-4C74-86CD-E3710FC900C0" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Type-C Flex or Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:48 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.7</td><td><a href="content.html#2566BF78-A74D-4BB0-A5B7-008E72BD7A51" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-4 - Signals - Mainstream, Premium Mid Loss (PML), DQ, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>Updated max channel length reduction</td><td>05/02/25 06:03 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.5</td><td><a href="content.html#2566BF78-A74D-4BB0-A5B7-008E72BD7A51" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-4 - Signals - Mainstream, Premium Mid Loss (PML), DQ, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>Add max BO segment length note</td><td>02/13/25 12:58 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>1.0</td><td><a href="content.html#2830425A-DFDC-4549-B44F-4380213D9B53" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 1 to 4-Load Daisy Chain Topology</a></td><td>Added MRTS</td><td>06/09/25 04:51 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.6</td><td><a href="content.html#2830425A-DFDC-4549-B44F-4380213D9B53" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 1 to 4-Load Daisy Chain Topology</a></td><td>Added diagram on topology naming</td><td>03/10/25 05:31 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#297E90BF-F1C2-4DAE-9A73-D12A56F67B7F" target="contentwin">Low Speed I/O - SPI0 Flash</a></td><td>Updated chapter naming</td><td>01/23/25 05:39 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.7</td><td><a href="content.html#29EC3DEF-D4BA-42B5-A6DC-1F9009395D25" target="contentwin">High Speed I/O - TCP DP</a></td><td>Updating names</td><td>03/25/25 10:39 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.2</td><td><a href="content.html#29EC3DEF-D4BA-42B5-A6DC-1F9009395D25" target="contentwin">High Speed I/O - TCP DP</a></td><td>Renamed to DP</td><td>04/24/24 03:28 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.0</td><td><a href="content.html#2AA99C31-77AB-4B77-9E5D-203D8B4644B5" target="contentwin">Electromagnetic Compatibility - EMC/ RF Reference Documents</a></td><td>Removed 564413 (Crystal Layout Guideline) as the document no longer available in RDC   Renamed the document’s name for 640438, 816192, 602554,608288 &amp; 611571 to align with the document’s name shown in RDC   Included “(1) Crystal RF Immunity” under PDG Sub-section(s) for document “602554 </td><td>06/03/25 06:41 PM</td><td>Paniagua Acuna, Luis Carlos</td></tr><tr><td /><td>1.0</td><td><a href="content.html#2AA99C31-77AB-4B77-9E5D-203D8B4644B5" target="contentwin">Electromagnetic Compatibility - EMC/ RF Reference Documents</a></td><td>Included Crystal RF Immunity sub-section reference to 602554 document in table</td><td>06/03/25 06:29 PM</td><td>Paniagua Acuna, Luis Carlos</td></tr><tr><td /><td>0.5</td><td><a href="content.html#2AA99C31-77AB-4B77-9E5D-203D8B4644B5" target="contentwin">Electromagnetic Compatibility - EMC/ RF Reference Documents</a></td><td>updated table format</td><td>01/03/25 05:12 PM</td><td>Paniagua Acuna, Luis Carlos</td></tr><tr><td /><td>0.5</td><td><a href="content.html#2AA99C31-77AB-4B77-9E5D-203D8B4644B5" target="contentwin">Electromagnetic Compatibility - EMC/ RF Reference Documents</a></td><td>updated section column into TBT ref doc</td><td>12/27/24 09:25 PM</td><td>Paniagua Acuna, Luis Carlos</td></tr><tr><td /><td>0.5</td><td><a href="content.html#2AA99C31-77AB-4B77-9E5D-203D8B4644B5" target="contentwin">Electromagnetic Compatibility - EMC/ RF Reference Documents</a></td><td>udpated table with section names</td><td>12/26/24 08:27 PM</td><td>Paniagua Acuna, Luis Carlos</td></tr><tr><td /><td>0.2</td><td><a href="content.html#2AA99C31-77AB-4B77-9E5D-203D8B4644B5" target="contentwin">Electromagnetic Compatibility - EMC/ RF Reference Documents</a></td><td>Updating reference documents table for EMC guidelines</td><td>09/26/24 06:36 PM</td><td>Paniagua Acuna, Luis Carlos</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#2AFFEFAA-7998-4947-85C9-E4663991FD8B" target="contentwin">High Speed I/O - TCP DP - TCP DP AUX Retimer MUX With Barlow Ridge Topology - Mainstream, Premium Mid Loss (PML), Tx, Pre-Channel</a></td><td>removed 'RX'</td><td>07/03/25 05:11 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>0.7</td><td><a href="content.html#2AFFEFAA-7998-4947-85C9-E4663991FD8B" target="contentwin">High Speed I/O - TCP DP - TCP DP AUX Retimer MUX With Barlow Ridge Topology - Mainstream, Premium Mid Loss (PML), Tx, Pre-Channel</a></td><td>Document moved</td><td>04/16/25 08:00 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#2AFFEFAA-7998-4947-85C9-E4663991FD8B" target="contentwin">High Speed I/O - TCP DP - TCP DP AUX Retimer MUX With Barlow Ridge Topology - Mainstream, Premium Mid Loss (PML), Tx, Pre-Channel</a></td><td>Updating</td><td>04/01/25 03:46 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#2AFFEFAA-7998-4947-85C9-E4663991FD8B" target="contentwin">High Speed I/O - TCP DP - TCP DP AUX Retimer MUX With Barlow Ridge Topology - Mainstream, Premium Mid Loss (PML), Tx, Pre-Channel</a></td><td>Updating length</td><td>03/27/25 08:47 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#2AFFEFAA-7998-4947-85C9-E4663991FD8B" target="contentwin">High Speed I/O - TCP DP - TCP DP AUX Retimer MUX With Barlow Ridge Topology - Mainstream, Premium Mid Loss (PML), Tx, Pre-Channel</a></td><td>Updating</td><td>03/27/25 02:40 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>1.0</td><td><a href="content.html#2B55B657-0F3A-4D5C-B92B-C5673956F18C" target="contentwin">High Speed I/O - Differential Clock (Gen5 support) - CLK PCIe Gen5 Device Down Clock Topology</a></td><td>MRTS</td><td>05/26/25 06:13 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#2B55B657-0F3A-4D5C-B92B-C5673956F18C" target="contentwin">High Speed I/O - Differential Clock (Gen5 support) - CLK PCIe Gen5 Device Down Clock Topology</a></td><td>Remove mil from the content</td><td>04/04/25 05:39 AM</td><td>Chen, Chi-te</td></tr><tr><td /><td>0.7</td><td><a href="content.html#2B55B657-0F3A-4D5C-B92B-C5673956F18C" target="contentwin">High Speed I/O - Differential Clock (Gen5 support) - CLK PCIe Gen5 Device Down Clock Topology</a></td><td>Updating Diagrams</td><td>03/24/25 05:19 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#2B55B657-0F3A-4D5C-B92B-C5673956F18C" target="contentwin">High Speed I/O - Differential Clock (Gen5 support) - CLK PCIe Gen5 Device Down Clock Topology</a></td><td>Updating Lengths</td><td>03/24/25 05:18 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.5</td><td><a href="content.html#2B55B657-0F3A-4D5C-B92B-C5673956F18C" target="contentwin">High Speed I/O - Differential Clock (Gen5 support) - CLK PCIe Gen5 Device Down Clock Topology</a></td><td>Removing mismatch info</td><td>01/22/25 06:16 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#2B6A8927-01D9-45F7-9BD4-66C94C9064AC" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - (Internal) PCIe Gen4 Add-in Card Topology</a></td><td>Added Fiberweave note</td><td>07/14/25 11:03 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.0</td><td><a href="content.html#2B6A8927-01D9-45F7-9BD4-66C94C9064AC" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - (Internal) PCIe Gen4 Add-in Card Topology</a></td><td>Update AIC to include total length matching requirements</td><td>06/13/25 07:31 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.7</td><td><a href="content.html#2B6A8927-01D9-45F7-9BD4-66C94C9064AC" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - (Internal) PCIe Gen4 Add-in Card Topology</a></td><td>Diagrams update</td><td>04/30/25 07:26 PM</td><td>Chowdhury, Brinta</td></tr><tr><td /><td>0.6</td><td><a href="content.html#2B6A8927-01D9-45F7-9BD4-66C94C9064AC" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - (Internal) PCIe Gen4 Add-in Card Topology</a></td><td>Updated AC cap note</td><td>03/15/25 12:38 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#2B6A8927-01D9-45F7-9BD4-66C94C9064AC" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - (Internal) PCIe Gen4 Add-in Card Topology</a></td><td>Updated diagram name and moved number of vias to Via section</td><td>03/14/25 04:32 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.4</td><td><a href="content.html#2B6A8927-01D9-45F7-9BD4-66C94C9064AC" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - (Internal) PCIe Gen4 Add-in Card Topology</a></td><td>Renamed to (Internal) PCIe Gen4 Add-in Card Topology</td><td>10/18/24 03:14 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.4</td><td><a href="content.html#2B6A8927-01D9-45F7-9BD4-66C94C9064AC" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - (Internal) PCIe Gen4 Add-in Card Topology</a></td><td>Add interleave requirement</td><td>10/17/24 05:49 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#2B6A8927-01D9-45F7-9BD4-66C94C9064AC" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - (Internal) PCIe Gen4 Add-in Card Topology</a></td><td>Renamed to PCIe Gen4 Add-in Card Topology</td><td>05/16/24 04:00 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#2B6A8927-01D9-45F7-9BD4-66C94C9064AC" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - (Internal) PCIe Gen4 Add-in Card Topology</a></td><td>Document moved</td><td>04/24/24 03:57 PM</td><td>Tran, Tan V</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#2C03B4B7-E9BC-4AF8-80A1-E66DE3F4DAD9" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen4 M.2 Topology</a></td><td>Updating</td><td>07/11/25 05:54 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>1.0</td><td><a href="content.html#2C03B4B7-E9BC-4AF8-80A1-E66DE3F4DAD9" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen4 M.2 Topology</a></td><td>Update AIC to include total length matching requirements</td><td>06/13/25 07:29 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.0</td><td><a href="content.html#2C03B4B7-E9BC-4AF8-80A1-E66DE3F4DAD9" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen4 M.2 Topology</a></td><td>MRTS</td><td>05/22/25 09:29 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#2C03B4B7-E9BC-4AF8-80A1-E66DE3F4DAD9" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen4 M.2 Topology</a></td><td>Diagrams</td><td>04/30/25 07:28 PM</td><td>Chowdhury, Brinta</td></tr><tr><td /><td>0.7</td><td><a href="content.html#2C03B4B7-E9BC-4AF8-80A1-E66DE3F4DAD9" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen4 M.2 Topology</a></td><td>Remove mil from the content</td><td>04/04/25 05:29 AM</td><td>Chen, Chi-te</td></tr><tr><td /><td>0.6</td><td><a href="content.html#2C03B4B7-E9BC-4AF8-80A1-E66DE3F4DAD9" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen4 M.2 Topology</a></td><td>Updated AC cap note</td><td>03/15/25 12:39 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#2C03B4B7-E9BC-4AF8-80A1-E66DE3F4DAD9" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen4 M.2 Topology</a></td><td>Updated diagram name and moved number of vias to Via section</td><td>03/14/25 04:36 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.4</td><td><a href="content.html#2C03B4B7-E9BC-4AF8-80A1-E66DE3F4DAD9" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen4 M.2 Topology</a></td><td>Add interleave requirement</td><td>10/17/24 05:50 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.4</td><td><a href="content.html#2C03B4B7-E9BC-4AF8-80A1-E66DE3F4DAD9" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen4 M.2 Topology</a></td><td>Standardize connector to vss via distance</td><td>10/14/24 01:43 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#2C03B4B7-E9BC-4AF8-80A1-E66DE3F4DAD9" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen4 M.2 Topology</a></td><td>Updated M.2 connector note to indicate 255 um instead of 255 mm</td><td>08/27/24 02:59 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#2C03B4B7-E9BC-4AF8-80A1-E66DE3F4DAD9" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen4 M.2 Topology</a></td><td>Renamed to PCIe Gen4 M.2 Topology</td><td>05/16/24 04:01 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#2C03B4B7-E9BC-4AF8-80A1-E66DE3F4DAD9" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen4 M.2 Topology</a></td><td>Document moved</td><td>04/24/24 03:59 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.7</td><td><a href="content.html#2C4AED3B-5382-4048-81E8-B66C197CAE03" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Power Plane Routing Guidelines</a></td><td>Copied from NVL-H 0.7</td><td>04/28/25 09:38 PM</td><td>Paniagua Acuna, Luis Carlos</td></tr><tr><td /><td>1.0</td><td><a href="content.html#2D1D7BA9-E8DC-4E4B-8F90-BD6A9D0551A9" target="contentwin">High Speed I/O - TCP DP - TCP DP AUX Retimer MUX With Barlow Ridge Topology</a></td><td>MRTS</td><td>05/22/25 09:57 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#2D1D7BA9-E8DC-4E4B-8F90-BD6A9D0551A9" target="contentwin">High Speed I/O - TCP DP - TCP DP AUX Retimer MUX With Barlow Ridge Topology</a></td><td>Document moved</td><td>04/16/25 08:00 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#2D1D7BA9-E8DC-4E4B-8F90-BD6A9D0551A9" target="contentwin">High Speed I/O - TCP DP - TCP DP AUX Retimer MUX With Barlow Ridge Topology</a></td><td>Updating diagram</td><td>03/31/25 05:53 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#2D1D7BA9-E8DC-4E4B-8F90-BD6A9D0551A9" target="contentwin">High Speed I/O - TCP DP - TCP DP AUX Retimer MUX With Barlow Ridge Topology</a></td><td>Updating</td><td>03/27/25 12:36 AM</td><td>Moraga Mora, Rolando</td></tr><tr><td>0.6</td><td>1.1</td><td><a href="content.html#2DA3B276-73D6-40CF-A6E6-896A50AB3FE3" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Type-C Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updating Category to Mainstream from None.</td><td>07/29/25 07:30 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#2DA3B276-73D6-40CF-A6E6-896A50AB3FE3" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Type-C Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Added min length and updated Tline Type BO&amp;M1+M2 to support MS,DSL,SL and M7 DSL,SL</td><td>03/15/25 01:06 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#2DA3B276-73D6-40CF-A6E6-896A50AB3FE3" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Type-C Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:49 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.4</td><td><a href="content.html#2E676B40-AD0C-46C9-AD10-90A6702B2648" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCPRIM_1P05_1P25</a></td><td>Add rail for NVL PCH</td><td>11/21/24 12:21 AM</td><td>Chen, Chi-te</td></tr><tr><td /><td>1.0</td><td><a href="content.html#2EB9B58B-BB28-4DF9-BEA5-B47EF7D56FC9" target="contentwin">High Speed I/O - Differential Clock (PCH-CPU Support) - CPU XTAL CLK to PCH Topology</a></td><td>Updating MRTS</td><td>05/26/25 06:15 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#2EB9B58B-BB28-4DF9-BEA5-B47EF7D56FC9" target="contentwin">High Speed I/O - Differential Clock (PCH-CPU Support) - CPU XTAL CLK to PCH Topology</a></td><td>Remove mil from the content</td><td>04/04/25 05:41 AM</td><td>Chen, Chi-te</td></tr><tr><td /><td>0.7</td><td><a href="content.html#2EB9B58B-BB28-4DF9-BEA5-B47EF7D56FC9" target="contentwin">High Speed I/O - Differential Clock (PCH-CPU Support) - CPU XTAL CLK to PCH Topology</a></td><td>Updating diagrams</td><td>03/24/25 05:33 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.5</td><td><a href="content.html#2EB9B58B-BB28-4DF9-BEA5-B47EF7D56FC9" target="contentwin">High Speed I/O - Differential Clock (PCH-CPU Support) - CPU XTAL CLK to PCH Topology</a></td><td>Removing mismatch info</td><td>01/22/25 06:15 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>1.0</td><td><a href="content.html#2FF355D1-7DF4-4E51-B009-EF3FDAFB2E33" target="contentwin">Low Speed I/O - SVID - SVID 1-Load (Device Down) Topology</a></td><td>Changes on the MRTS</td><td>05/21/25 08:11 PM</td><td>Salinas Gomez, Jose</td></tr><tr><td /><td>0.7</td><td><a href="content.html#2FF355D1-7DF4-4E51-B009-EF3FDAFB2E33" target="contentwin">Low Speed I/O - SVID - SVID 1-Load (Device Down) Topology</a></td><td>Removed via count in notes and updated it in via count section</td><td>05/05/25 07:36 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.7</td><td><a href="content.html#2FF672A4-0E5B-493D-831A-D1ADB53D2627" target="contentwin">Electromagnetic Compatibility - EMC ESD Considerations - ESD Sensitive Net Mitigation</a></td><td>Added FORCEPR# into sensitive nets and removed PROCHOT. Added RTC under Crystal list + added reference to SI PDG.  Added the word “Cystal:” for crystal category </td><td>04/28/25 09:57 PM</td><td>Paniagua Acuna, Luis Carlos</td></tr><tr><td /><td>0.6</td><td><a href="content.html#2FF672A4-0E5B-493D-831A-D1ADB53D2627" target="contentwin">Electromagnetic Compatibility - EMC ESD Considerations - ESD Sensitive Net Mitigation</a></td><td>changing &amp; to and</td><td>03/05/25 05:15 PM</td><td>Paniagua Acuna, Luis Carlos</td></tr><tr><td /><td>0.2</td><td><a href="content.html#2FF672A4-0E5B-493D-831A-D1ADB53D2627" target="contentwin">Electromagnetic Compatibility - EMC ESD Considerations - ESD Sensitive Net Mitigation</a></td><td>Update contents for ESD Sensitive Net Mitigation sub-section from EMC ESD Considerations in EMC Guidelines</td><td>09/24/24 09:47 PM</td><td>Paniagua Acuna, Luis Carlos</td></tr><tr><td /><td>0.6</td><td><a href="content.html#3071DBAF-A78E-4234-AD5E-8FA50335F28F" target="contentwin">High Speed I/O - CSI CPHY - CSI CPHY Main Link Up To 1.0 Gsps Topology - Mainstream, Premium Mid Loss (PML), Rx</a></td><td>Updated Tline Type to support MS,SL</td><td>03/15/25 01:17 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#3071DBAF-A78E-4234-AD5E-8FA50335F28F" target="contentwin">High Speed I/O - CSI CPHY - CSI CPHY Main Link Up To 1.0 Gsps Topology - Mainstream, Premium Mid Loss (PML), Rx</a></td><td>Updated Tline Type</td><td>03/14/25 09:40 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#3071DBAF-A78E-4234-AD5E-8FA50335F28F" target="contentwin">High Speed I/O - CSI CPHY - CSI CPHY Main Link Up To 1.0 Gsps Topology - Mainstream, Premium Mid Loss (PML), Rx</a></td><td>Added Mainstream category</td><td>09/20/24 04:37 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.0</td><td><a href="content.html#315BEB55-9169-4696-96C5-772C8B2A9592" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML), For LPDDR5/x Memory Down</a></td><td>Updated Notes</td><td>06/06/25 04:44 PM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#315BEB55-9169-4696-96C5-772C8B2A9592" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML), For LPDDR5/x Memory Down</a></td><td>Added T4 2x2+ PCB stackup</td><td>09/22/24 04:58 AM</td><td>Davuluri, Pujitha</td></tr><tr><td /><td>0.6</td><td><a href="content.html#32082F36-E5E5-4630-A6C1-52CE6D4338EB" target="contentwin">High Speed I/O - TCP DP - DP_PWR Pin Back Drive Protection Circuit</a></td><td>Updated diagram name</td><td>03/14/25 06:15 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.0</td><td><a href="content.html#326D0381-7494-48BA-86E2-7767BB3D4A12" target="contentwin">Low Speed I/O - (Validation) UFS Reference Clock - (Validation) UFS Reference Clock Topology - Segment Lengths</a></td><td>updated segment lengths to match NVL-H</td><td>06/04/25 12:47 AM</td><td>Nik Zurin, Nik Mohamed Azeim</td></tr><tr><td /><td>1.0</td><td><a href="content.html#32EF385C-2554-4550-94BD-E7D88EF72D65" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Back Panel or External Topology</a></td><td>fixing MRTS</td><td>05/27/25 05:31 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>1.0</td><td><a href="content.html#32EF385C-2554-4550-94BD-E7D88EF72D65" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Back Panel or External Topology</a></td><td>MRts</td><td>05/22/25 05:26 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#32EF385C-2554-4550-94BD-E7D88EF72D65" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Back Panel or External Topology</a></td><td>Moved min length requirement to length section</td><td>03/15/25 12:55 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#32EF385C-2554-4550-94BD-E7D88EF72D65" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Back Panel or External Topology</a></td><td>Update diagram name. move via count to via table. remove length matching info in topology</td><td>03/14/25 02:50 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.6</td><td><a href="content.html#32EF385C-2554-4550-94BD-E7D88EF72D65" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Back Panel or External Topology</a></td><td>Added CMC and ESD note</td><td>02/25/25 01:55 AM</td><td>Vargas, Marcos</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#331B668F-D27B-431D-BD4E-6BBC01446358" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen2 M.2 Topology</a></td><td>Removed Breakout length and spacing note</td><td>07/14/25 10:57 PM</td><td>Tran, Tan V</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#331B668F-D27B-431D-BD4E-6BBC01446358" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen2 M.2 Topology</a></td><td>updating</td><td>07/11/25 05:28 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>1.0</td><td><a href="content.html#331B668F-D27B-431D-BD4E-6BBC01446358" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen2 M.2 Topology</a></td><td>MRTS</td><td>05/22/25 09:30 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#331B668F-D27B-431D-BD4E-6BBC01446358" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen2 M.2 Topology</a></td><td>Delete SATA requirements</td><td>04/24/25 06:06 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.7</td><td><a href="content.html#331B668F-D27B-431D-BD4E-6BBC01446358" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen2 M.2 Topology</a></td><td>Delete "SATA"</td><td>04/24/25 05:39 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.6</td><td><a href="content.html#331B668F-D27B-431D-BD4E-6BBC01446358" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen2 M.2 Topology</a></td><td>Updated AC cap note</td><td>03/15/25 12:35 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#331B668F-D27B-431D-BD4E-6BBC01446358" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen2 M.2 Topology</a></td><td>Updated AC cap note</td><td>03/15/25 12:32 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#331B668F-D27B-431D-BD4E-6BBC01446358" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen2 M.2 Topology</a></td><td>Updated diagram name and moved number of vias to Via section</td><td>03/14/25 04:19 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.4</td><td><a href="content.html#331B668F-D27B-431D-BD4E-6BBC01446358" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen2 M.2 Topology</a></td><td>Add interleave requirement</td><td>10/17/24 05:46 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#331B668F-D27B-431D-BD4E-6BBC01446358" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen2 M.2 Topology</a></td><td>Renamed to PCIe Gen2 M.2 Topology</td><td>05/16/24 03:59 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#33E9CF4D-101C-411F-99C2-AA2C42D6263E" target="contentwin">High Speed I/O - PCH USB3.2 Gen1 - (Internal Validation) USB3.2 Gen1x1 Type-A Redriver Topology</a></td><td>Adding allowed via number</td><td>03/17/25 06:06 PM</td><td>Jimenez Arias, Jean</td></tr><tr><td /><td>0.6</td><td><a href="content.html#33E9CF4D-101C-411F-99C2-AA2C42D6263E" target="contentwin">High Speed I/O - PCH USB3.2 Gen1 - (Internal Validation) USB3.2 Gen1x1 Type-A Redriver Topology</a></td><td>Updating</td><td>03/14/25 11:01 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#33E9CF4D-101C-411F-99C2-AA2C42D6263E" target="contentwin">High Speed I/O - PCH USB3.2 Gen1 - (Internal Validation) USB3.2 Gen1x1 Type-A Redriver Topology</a></td><td>Updating name</td><td>03/14/25 10:38 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.2</td><td><a href="content.html#33E9CF4D-101C-411F-99C2-AA2C42D6263E" target="contentwin">High Speed I/O - PCH USB3.2 Gen1 - (Internal Validation) USB3.2 Gen1x1 Type-A Redriver Topology</a></td><td>Name changed to match LZ</td><td>09/27/24 01:17 AM</td><td>Jimenez Arias, Jean</td></tr><tr><td /><td>1.0</td><td><a href="content.html#343F5E54-7BC1-448F-8B04-1CE027DC24E2" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON(Type3 PCB)</a></td><td>v</td><td>06/12/25 06:27 AM</td><td>Qian, Wei</td></tr><tr><td /><td>1.0</td><td><a href="content.html#343F5E54-7BC1-448F-8B04-1CE027DC24E2" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON(Type3 PCB)</a></td><td>M</td><td>06/12/25 06:26 AM</td><td>Qian, Wei</td></tr><tr><td /><td>0.2</td><td><a href="content.html#343F5E54-7BC1-448F-8B04-1CE027DC24E2" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON(Type3 PCB)</a></td><td>name</td><td>09/26/24 10:30 PM</td><td>Qian, Wei</td></tr><tr><td /><td>0.2</td><td><a href="content.html#343F5E54-7BC1-448F-8B04-1CE027DC24E2" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON(Type3 PCB)</a></td><td>name</td><td>09/26/24 10:30 PM</td><td>Qian, Wei</td></tr><tr><td /><td>0.2</td><td><a href="content.html#343F5E54-7BC1-448F-8B04-1CE027DC24E2" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON(Type3 PCB)</a></td><td>name</td><td>09/26/24 10:30 PM</td><td>Qian, Wei</td></tr><tr><td /><td>0.5</td><td><a href="content.html#3445C1D3-0288-4ECE-A849-A394F7C51782" target="contentwin">Electromagnetic Compatibility - Wi-Fi/WWAN Radios Performance vs. Platform Noise - Platform Noise Threshold Recommendation</a></td><td>updating table from figure format to table format</td><td>12/23/24 05:35 PM</td><td>Paniagua Acuna, Luis Carlos</td></tr><tr><td /><td>0.2</td><td><a href="content.html#3445C1D3-0288-4ECE-A849-A394F7C51782" target="contentwin">Electromagnetic Compatibility - Wi-Fi/WWAN Radios Performance vs. Platform Noise - Platform Noise Threshold Recommendation</a></td><td>Updating thorughput vs nois section in EMC guidelines</td><td>09/26/24 05:00 PM</td><td>Paniagua Acuna, Luis Carlos</td></tr><tr><td /><td>0.5</td><td><a href="content.html#347118E3-5254-47BB-AD8F-19E66C0639A7" target="contentwin">Low Speed I/O - SVID - SVID 1-Load (Device Down) Topology - Segment Lengths</a></td><td>Length correction</td><td>01/14/25 02:06 AM</td><td>Ke, Mengkun</td></tr><tr><td /><td>0.2</td><td><a href="content.html#347118E3-5254-47BB-AD8F-19E66C0639A7" target="contentwin">Low Speed I/O - SVID - SVID 1-Load (Device Down) Topology - Segment Lengths</a></td><td>Add M2 length</td><td>09/27/24 06:35 PM</td><td>Ke, Mengkun</td></tr><tr><td /><td>1.0</td><td><a href="content.html#347C93CC-78D7-4F99-B64B-1D63766B3D41" target="contentwin">Low Speed I/O - Imaging Clock - Imaging Clock 1-Load (Add-In Card) Topology</a></td><td>Added MRTS</td><td>06/09/25 04:37 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.6</td><td><a href="content.html#347C93CC-78D7-4F99-B64B-1D63766B3D41" target="contentwin">Low Speed I/O - Imaging Clock - Imaging Clock 1-Load (Add-In Card) Topology</a></td><td>Added space on SI unit</td><td>03/10/25 07:45 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#348B68E3-84ED-424F-8D31-9D75505372A6" target="contentwin">Electromagnetic Compatibility - HSIO RFI Mitigation</a></td><td>minor wording update</td><td>12/26/24 10:02 PM</td><td>Paniagua Acuna, Luis Carlos</td></tr><tr><td /><td>0.2</td><td><a href="content.html#348B68E3-84ED-424F-8D31-9D75505372A6" target="contentwin">Electromagnetic Compatibility - HSIO RFI Mitigation</a></td><td>update HSIO RFI Mitigation section from EMC Guidelines</td><td>09/26/24 04:49 PM</td><td>Paniagua Acuna, Luis Carlos</td></tr><tr><td /><td>0.7</td><td><a href="content.html#34F2B6DF-BEBB-4F90-8596-8ED5E3CB6F72" target="contentwin">Low Speed I/O - CNVi BRI and RGI - CNVi BRI and RGI 1-Load Topology - Segment Lengths for BRI_RSP signal</a></td><td>Updated max length notes</td><td>04/23/25 05:56 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.6</td><td><a href="content.html#34F2B6DF-BEBB-4F90-8596-8ED5E3CB6F72" target="contentwin">Low Speed I/O - CNVi BRI and RGI - CNVi BRI and RGI 1-Load Topology - Segment Lengths for BRI_RSP signal</a></td><td>Added specific BRI_RSP segment length</td><td>03/17/25 02:36 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#35214580-10FE-40B0-9217-AEE9F7181C22" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 66MHz and 100MHz 2-Load Branch (PCH.IOE to Flash and TPM) MAF Topology</a></td><td>Removed min length notes as covered in segment length section.</td><td>06/05/25 02:23 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#35214580-10FE-40B0-9217-AEE9F7181C22" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 66MHz and 100MHz 2-Load Branch (PCH.IOE to Flash and TPM) MAF Topology</a></td><td>Added MRTS for MAF (66 and 100 MHz) 2 Load topology (PCH to flash, TPM)</td><td>06/03/25 08:52 PM</td><td>Castillo Sequeira, Alejandro</td></tr><tr><td /><td>0.6</td><td><a href="content.html#35214580-10FE-40B0-9217-AEE9F7181C22" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 66MHz and 100MHz 2-Load Branch (PCH.IOE to Flash and TPM) MAF Topology</a></td><td>Updated device freq</td><td>03/10/25 08:53 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.6</td><td><a href="content.html#35214580-10FE-40B0-9217-AEE9F7181C22" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 66MHz and 100MHz 2-Load Branch (PCH.IOE to Flash and TPM) MAF Topology</a></td><td>Added diagram on topology naming</td><td>03/10/25 08:47 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#35214580-10FE-40B0-9217-AEE9F7181C22" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 66MHz and 100MHz 2-Load Branch (PCH.IOE to Flash and TPM) MAF Topology</a></td><td>Added 66MHz and 100MHz SPI0 PCH.IOE topology</td><td>02/14/25 02:31 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.2</td><td><a href="content.html#353EAFC7-FAEF-4CFC-9BCE-0A6C08E9BEDB" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A with Power Switch / BC1.2 Charger Module / MUX Topology</a></td><td>Update Note</td><td>08/29/25 07:55 PM</td><td>Foroughian, Farnaz</td></tr><tr><td /><td>1.0</td><td><a href="content.html#353EAFC7-FAEF-4CFC-9BCE-0A6C08E9BEDB" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A with Power Switch / BC1.2 Charger Module / MUX Topology</a></td><td>Updating MRTS</td><td>05/22/25 04:27 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#353EAFC7-FAEF-4CFC-9BCE-0A6C08E9BEDB" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A with Power Switch / BC1.2 Charger Module / MUX Topology</a></td><td>Added CMC note</td><td>03/14/25 11:52 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#353EAFC7-FAEF-4CFC-9BCE-0A6C08E9BEDB" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A with Power Switch / BC1.2 Charger Module / MUX Topology</a></td><td>Updated diagram name and added ESD note</td><td>03/14/25 11:49 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#353EAFC7-FAEF-4CFC-9BCE-0A6C08E9BEDB" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A with Power Switch / BC1.2 Charger Module / MUX Topology</a></td><td>Update diagram name. move via count to via table. remove length matching info in topology</td><td>03/14/25 02:42 PM</td><td>Yong, Wai Ning</td></tr><tr><td>0.6</td><td>1.1</td><td><a href="content.html#3651F346-B8F4-4B2E-803C-2F5299EF31CD" target="contentwin">High Speed I/O - USB2.0 - USB2.0 External / Back Panel with Power Switch / BC1.2 Charger Module / MUX Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updating Category to Mainstream from None.</td><td>07/29/25 07:30 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#3651F346-B8F4-4B2E-803C-2F5299EF31CD" target="contentwin">High Speed I/O - USB2.0 - USB2.0 External / Back Panel with Power Switch / BC1.2 Charger Module / MUX Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updating</td><td>05/07/25 12:45 AM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#3651F346-B8F4-4B2E-803C-2F5299EF31CD" target="contentwin">High Speed I/O - USB2.0 - USB2.0 External / Back Panel with Power Switch / BC1.2 Charger Module / MUX Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Added M5 to Simulated Segments table</td><td>05/06/25 03:19 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#3651F346-B8F4-4B2E-803C-2F5299EF31CD" target="contentwin">High Speed I/O - USB2.0 - USB2.0 External / Back Panel with Power Switch / BC1.2 Charger Module / MUX Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Moved M8_CHARGER_LEN min length to Min Length Total Note</td><td>05/06/25 03:09 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#3651F346-B8F4-4B2E-803C-2F5299EF31CD" target="contentwin">High Speed I/O - USB2.0 - USB2.0 External / Back Panel with Power Switch / BC1.2 Charger Module / MUX Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Added min length requirement and updated Tline Type B0&amp;M1+M2 to support MS,DSL,SL</td><td>03/15/25 12:58 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#3651F346-B8F4-4B2E-803C-2F5299EF31CD" target="contentwin">High Speed I/O - USB2.0 - USB2.0 External / Back Panel with Power Switch / BC1.2 Charger Module / MUX Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:44 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.7</td><td><a href="content.html#36B7546C-FB38-4BC0-94CE-769686D5D490" target="contentwin">High Speed I/O - PCH USB3.2 Gen2 - (Internal Validation) USB3.2 Gen2x1 Type-A Redriver Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Adding SL as TLine Type</td><td>05/03/25 04:40 AM</td><td>Jimenez Arias, Jean</td></tr><tr><td /><td>0.2</td><td><a href="content.html#36B7546C-FB38-4BC0-94CE-769686D5D490" target="contentwin">High Speed I/O - PCH USB3.2 Gen2 - (Internal Validation) USB3.2 Gen2x1 Type-A Redriver Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed to Premium Mid Loss (PML)</td><td>04/27/24 06:36 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.7</td><td><a href="content.html#36DECB94-17F3-448F-907B-4014E24E445F" target="contentwin">Low Speed I/O - I2C</a></td><td>Updated section naming</td><td>03/27/25 02:09 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#37CC9C81-2CA8-4087-8336-38B79D9F5ED9" target="contentwin">High Speed I/O - USB2.0 - USB2.0 External / Back Panel with Power Switch / BC1.2 Charger Module / MUX Topology</a></td><td>Updating MRTS</td><td>05/22/25 05:45 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#37CC9C81-2CA8-4087-8336-38B79D9F5ED9" target="contentwin">High Speed I/O - USB2.0 - USB2.0 External / Back Panel with Power Switch / BC1.2 Charger Module / MUX Topology</a></td><td>Updating Diagram</td><td>05/07/25 12:44 AM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#37CC9C81-2CA8-4087-8336-38B79D9F5ED9" target="contentwin">High Speed I/O - USB2.0 - USB2.0 External / Back Panel with Power Switch / BC1.2 Charger Module / MUX Topology</a></td><td>Moved min length to length section</td><td>03/15/25 12:57 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#37CC9C81-2CA8-4087-8336-38B79D9F5ED9" target="contentwin">High Speed I/O - USB2.0 - USB2.0 External / Back Panel with Power Switch / BC1.2 Charger Module / MUX Topology</a></td><td>Update diagram name. move via count to via table. remove length matching info in topology</td><td>03/14/25 02:51 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.6</td><td><a href="content.html#37CC9C81-2CA8-4087-8336-38B79D9F5ED9" target="contentwin">High Speed I/O - USB2.0 - USB2.0 External / Back Panel with Power Switch / BC1.2 Charger Module / MUX Topology</a></td><td>Added CMC and ESD note</td><td>02/25/25 02:20 AM</td><td>Vargas, Marcos</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#37F2A775-981D-4188-BB1B-05EC4E12CA22" target="contentwin">High Speed I/O - Differential Clock (Gen4 support) - (Internal) CLK PCIe4 and USB4 RefCLK Topology - Mainstream, Premium Mid Loss (PML), Rx</a></td><td>updating diagram and segments information.</td><td>07/02/25 10:13 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.5</td><td><a href="content.html#38C144B4-55D4-4D6E-8879-9A3316B4B716" target="contentwin">Electromagnetic Compatibility - HSIO RFI Mitigation</a></td><td>updated figure size</td><td>01/23/25 08:56 PM</td><td>Paniagua Acuna, Luis Carlos</td></tr><tr><td /><td>0.2</td><td><a href="content.html#38C144B4-55D4-4D6E-8879-9A3316B4B716" target="contentwin">Electromagnetic Compatibility - HSIO RFI Mitigation</a></td><td>creating new subsection for eDP RFI mitigation</td><td>09/26/24 06:26 PM</td><td>Paniagua Acuna, Luis Carlos</td></tr><tr><td /><td>0.7</td><td><a href="content.html#3934867C-BBBE-462D-B522-7FB63B626104" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 2-Load Star Topology - Segment Lengths</a></td><td>Updated PCH to CPU</td><td>03/19/25 05:39 PM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>0.5</td><td><a href="content.html#3934867C-BBBE-462D-B522-7FB63B626104" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 2-Load Star Topology - Segment Lengths</a></td><td>Updated segment length and min length</td><td>01/21/25 02:23 PM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#395D48AE-F378-4ADC-9C2D-2F4320908FD0" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Flex or Internal Cable without Daughter Card Topology</a></td><td>adding MRTS</td><td>06/19/25 12:00 AM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>1.0</td><td><a href="content.html#395D48AE-F378-4ADC-9C2D-2F4320908FD0" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Flex or Internal Cable without Daughter Card Topology</a></td><td>MRTS</td><td>05/22/25 08:22 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#395D48AE-F378-4ADC-9C2D-2F4320908FD0" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Flex or Internal Cable without Daughter Card Topology</a></td><td>Moved min length to length section</td><td>03/15/25 01:00 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#395D48AE-F378-4ADC-9C2D-2F4320908FD0" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Flex or Internal Cable without Daughter Card Topology</a></td><td>Update diagram name. move via count to via table. remove length matching info in topology</td><td>03/14/25 02:52 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.6</td><td><a href="content.html#395D48AE-F378-4ADC-9C2D-2F4320908FD0" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Flex or Internal Cable without Daughter Card Topology</a></td><td>Added CMC and ESD note</td><td>02/25/25 02:36 AM</td><td>Vargas, Marcos</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#3A04B0D6-E4AC-439C-BF58-BC2E792A8F56" target="contentwin">High Speed I/O - Differential Clock (PCH-CPU Support) - (Internal) DMI RefCLK Topology</a></td><td>Updating diagram and name</td><td>07/02/25 10:25 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>1.2</td><td><a href="content.html#3A4F2502-AA0A-43D2-833F-0912DB32F74E" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Device Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Update lengths based on updated topology view</td><td>08/29/25 07:25 PM</td><td>Foroughian, Farnaz</td></tr><tr><td>0.6</td><td>1.1</td><td><a href="content.html#3A4F2502-AA0A-43D2-833F-0912DB32F74E" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Device Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updating category</td><td>07/29/25 05:50 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#3A4F2502-AA0A-43D2-833F-0912DB32F74E" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Device Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updated Tline Type to include DSL and SL</td><td>03/14/25 06:56 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.5</td><td><a href="content.html#3A4F2502-AA0A-43D2-833F-0912DB32F74E" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Device Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Update MAX length </td><td>02/14/25 08:00 PM</td><td>Foroughian, Farnaz</td></tr><tr><td /><td>0.2</td><td><a href="content.html#3A4F2502-AA0A-43D2-833F-0912DB32F74E" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Device Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Increase max length to 47mm (18.5")</td><td>08/19/24 08:57 PM</td><td>Law, Raymond R</td></tr><tr><td /><td>0.2</td><td><a href="content.html#3A4F2502-AA0A-43D2-833F-0912DB32F74E" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Device Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Increase max length to 47mm (18.5")</td><td>08/19/24 08:57 PM</td><td>Law, Raymond R</td></tr><tr><td /><td>0.2</td><td><a href="content.html#3A4F2502-AA0A-43D2-833F-0912DB32F74E" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Device Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:49 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#3A4F2502-AA0A-43D2-833F-0912DB32F74E" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Device Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:49 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#3ADE8C59-9443-404C-A6C8-258EF6E62F0D" target="contentwin">Electromagnetic Compatibility - HSIO RFI Mitigation</a></td><td>Updated csv file</td><td>09/30/24 06:18 PM</td><td>Gonzalez Quiros, Fabian</td></tr><tr><td /><td>0.2</td><td><a href="content.html#3ADE8C59-9443-404C-A6C8-258EF6E62F0D" target="contentwin">Electromagnetic Compatibility - HSIO RFI Mitigation</a></td><td>Updated csv file</td><td>09/30/24 06:02 PM</td><td>Gonzalez Quiros, Fabian</td></tr><tr><td /><td>0.2</td><td><a href="content.html#3ADE8C59-9443-404C-A6C8-258EF6E62F0D" target="contentwin">Electromagnetic Compatibility - HSIO RFI Mitigation</a></td><td>Updated CSV File</td><td>09/28/24 05:43 AM</td><td>Gonzalez Quiros, Fabian</td></tr><tr><td /><td>0.2</td><td><a href="content.html#3ADE8C59-9443-404C-A6C8-258EF6E62F0D" target="contentwin">Electromagnetic Compatibility - HSIO RFI Mitigation</a></td><td>update HSIO RFI Mitigation section from EMC Guidelines</td><td>09/26/24 04:48 PM</td><td>Paniagua Acuna, Luis Carlos</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#3AE6A9B7-C5D3-497C-9E3A-1C11499AE0C4" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 4-Load Branch (Device Down) with G3 Wired-OR Topology</a></td><td>Corrected R2 notes</td><td>07/11/25 12:57 AM</td><td>Yong, Wai Ning</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#3AE6A9B7-C5D3-497C-9E3A-1C11499AE0C4" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 4-Load Branch (Device Down) with G3 Wired-OR Topology</a></td><td>Update R2 and add option 2 for flash device recommendation.</td><td>07/10/25 09:39 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0</td><td><a href="content.html#3AE6A9B7-C5D3-497C-9E3A-1C11499AE0C4" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 4-Load Branch (Device Down) with G3 Wired-OR Topology</a></td><td>Removed semicolon on "Flash device electrical characteristics recommendation for 50MHz support:"</td><td>06/05/25 02:07 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#3AE6A9B7-C5D3-497C-9E3A-1C11499AE0C4" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 4-Load Branch (Device Down) with G3 Wired-OR Topology</a></td><td>Update name</td><td>06/04/25 12:41 AM</td><td>Rojas Murillo, Kevin</td></tr><tr><td /><td>0.2</td><td><a href="content.html#3AEC322A-EA8D-4B55-90DD-ECD2487F1FEA" target="contentwin">High Speed I/O - Differential Clock (Gen3 and below support)</a></td><td>Renamed to CLK PCIe Gen5 Add-in Card Clock Topology</td><td>05/10/24 10:05 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.7</td><td><a href="content.html#3B2A8CE6-76FC-4215-ADC4-D2A9EBA2F44F" target="contentwin">High Speed I/O - CPU PCIe Gen5 - (Internal) PCIe Gen5 Add-in Card Topology</a></td><td>Added images for SMT footprint voiding</td><td>04/30/25 11:43 PM</td><td>Dsouza, Ryan K</td></tr><tr><td /><td>0.6</td><td><a href="content.html#3B2A8CE6-76FC-4215-ADC4-D2A9EBA2F44F" target="contentwin">High Speed I/O - CPU PCIe Gen5 - (Internal) PCIe Gen5 Add-in Card Topology</a></td><td>Updated diagram name and AC cap note</td><td>03/15/25 12:21 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#3B2A8CE6-76FC-4215-ADC4-D2A9EBA2F44F" target="contentwin">High Speed I/O - CPU PCIe Gen5 - (Internal) PCIe Gen5 Add-in Card Topology</a></td><td>Updated diagram name and moved number of vias to Via section</td><td>03/14/25 03:44 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#3B2A8CE6-76FC-4215-ADC4-D2A9EBA2F44F" target="contentwin">High Speed I/O - CPU PCIe Gen5 - (Internal) PCIe Gen5 Add-in Card Topology</a></td><td>Renamed to (Internal) PCIe Gen5 Add-in Card Topology</td><td>05/16/24 03:57 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#3B2A8CE6-76FC-4215-ADC4-D2A9EBA2F44F" target="contentwin">High Speed I/O - CPU PCIe Gen5 - (Internal) PCIe Gen5 Add-in Card Topology</a></td><td>Renamed to (Internal) SOC PCIe Gen5 Add-in Card Topology</td><td>05/13/24 08:56 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#3B2A8CE6-76FC-4215-ADC4-D2A9EBA2F44F" target="contentwin">High Speed I/O - CPU PCIe Gen5 - (Internal) PCIe Gen5 Add-in Card Topology</a></td><td>Removed Reference plane notes.  Added to General Notes section at IO level.</td><td>05/08/24 08:41 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#3B2A8CE6-76FC-4215-ADC4-D2A9EBA2F44F" target="contentwin">High Speed I/O - CPU PCIe Gen5 - (Internal) PCIe Gen5 Add-in Card Topology</a></td><td>Renamed to SOC PCIe Gen5 Add-in Card Topology</td><td>04/29/24 05:07 PM</td><td>Tran, Tan V</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#3B617BEF-0493-483D-B737-5E429879CC31" target="contentwin">High Speed I/O - TCP USB3.2 - TCP USB3.2 Gen2x1 Type-A Redriver Topology</a></td><td>updating diagram</td><td>07/15/25 08:33 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#3B617BEF-0493-483D-B737-5E429879CC31" target="contentwin">High Speed I/O - TCP USB3.2 - TCP USB3.2 Gen2x1 Type-A Redriver Topology</a></td><td>Changed to CPU instead of PCH</td><td>07/15/25 08:28 PM</td><td>Tran, Tan V</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#3B617BEF-0493-483D-B737-5E429879CC31" target="contentwin">High Speed I/O - TCP USB3.2 - TCP USB3.2 Gen2x1 Type-A Redriver Topology</a></td><td>Updating</td><td>07/15/25 08:24 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#3B617BEF-0493-483D-B737-5E429879CC31" target="contentwin">High Speed I/O - TCP USB3.2 - TCP USB3.2 Gen2x1 Type-A Redriver Topology</a></td><td>updating</td><td>07/15/25 06:18 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>1.0</td><td><a href="content.html#3B617BEF-0493-483D-B737-5E429879CC31" target="contentwin">High Speed I/O - TCP USB3.2 - TCP USB3.2 Gen2x1 Type-A Redriver Topology</a></td><td>MRTS</td><td>05/22/25 02:37 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#3B617BEF-0493-483D-B737-5E429879CC31" target="contentwin">High Speed I/O - TCP USB3.2 - TCP USB3.2 Gen2x1 Type-A Redriver Topology</a></td><td>Converted to POR topology based on CCB approval</td><td>05/12/25 02:54 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#3B617BEF-0493-483D-B737-5E429879CC31" target="contentwin">High Speed I/O - TCP USB3.2 - TCP USB3.2 Gen2x1 Type-A Redriver Topology</a></td><td>Updating</td><td>03/14/25 08:39 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#3B617BEF-0493-483D-B737-5E429879CC31" target="contentwin">High Speed I/O - TCP USB3.2 - TCP USB3.2 Gen2x1 Type-A Redriver Topology</a></td><td>Updating</td><td>03/14/25 08:39 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.4</td><td><a href="content.html#3B617BEF-0493-483D-B737-5E429879CC31" target="contentwin">High Speed I/O - TCP USB3.2 - TCP USB3.2 Gen2x1 Type-A Redriver Topology</a></td><td>Added topology diagram</td><td>11/22/24 09:55 PM</td><td>Jimenez Arias, Jean</td></tr><tr><td /><td>0.4</td><td><a href="content.html#3B617BEF-0493-483D-B737-5E429879CC31" target="contentwin">High Speed I/O - TCP USB3.2 - TCP USB3.2 Gen2x1 Type-A Redriver Topology</a></td><td>Added topology diagram</td><td>11/22/24 09:55 PM</td><td>Jimenez Arias, Jean</td></tr><tr><td /><td>0.4</td><td><a href="content.html#3B617BEF-0493-483D-B737-5E429879CC31" target="contentwin">High Speed I/O - TCP USB3.2 - TCP USB3.2 Gen2x1 Type-A Redriver Topology</a></td><td>Renamed to (internal) TCP USB3.2 Gen2 Redriver Topology (Type-A)</td><td>11/21/24 11:54 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.4</td><td><a href="content.html#3B617BEF-0493-483D-B737-5E429879CC31" target="contentwin">High Speed I/O - TCP USB3.2 - TCP USB3.2 Gen2x1 Type-A Redriver Topology</a></td><td>Renamed to (internal) TCP USB3.2 Gen2 Redriver Topology (Type-A)</td><td>11/21/24 11:54 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.0</td><td><a href="content.html#3B8A0D2C-23BD-4068-BEE7-EE24F8BAB48C" target="contentwin">System Memory - DDR5 - SODIMM 1DPC - Signals - Mainstream, Premium Mid Loss (PML), DQ, CH-1/CH-3, Inner</a></td><td>pin group update</td><td>06/06/25 02:38 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>1.0</td><td><a href="content.html#3B8A0D2C-23BD-4068-BEE7-EE24F8BAB48C" target="contentwin">System Memory - DDR5 - SODIMM 1DPC - Signals - Mainstream, Premium Mid Loss (PML), DQ, CH-1/CH-3, Inner</a></td><td>pin group update</td><td>06/05/25 02:39 PM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#3B8A0D2C-23BD-4068-BEE7-EE24F8BAB48C" target="contentwin">System Memory - DDR5 - SODIMM 1DPC - Signals - Mainstream, Premium Mid Loss (PML), DQ, CH-1/CH-3, Inner</a></td><td>Updated SODIMM 1DPC guidelines</td><td>02/12/25 09:07 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.2</td><td><a href="content.html#3B8A0D2C-23BD-4068-BEE7-EE24F8BAB48C" target="contentwin">System Memory - DDR5 - SODIMM 1DPC - Signals - Mainstream, Premium Mid Loss (PML), DQ, CH-1/CH-3, Inner</a></td><td>Change to Mid Loss material</td><td>09/25/24 06:04 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.2</td><td><a href="content.html#3B8A0D2C-23BD-4068-BEE7-EE24F8BAB48C" target="contentwin">System Memory - DDR5 - SODIMM 1DPC - Signals - Mainstream, Premium Mid Loss (PML), DQ, CH-1/CH-3, Inner</a></td><td>Updated for NVL-Hx SODIMM 1DPC</td><td>09/24/24 11:44 PM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.7</td><td><a href="content.html#3B8A2216-89C3-4019-B2FE-96686C279D7D" target="contentwin">System Memory - LPDDR5/x - CAMM2 x128 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), WCK, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>Stackup material updated.</td><td>04/30/25 11:02 AM</td><td>Govind, Greeshmaja</td></tr><tr><td /><td>0.7</td><td><a href="content.html#3B8A2216-89C3-4019-B2FE-96686C279D7D" target="contentwin">System Memory - LPDDR5/x - CAMM2 x128 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), WCK, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>Segment lengths updated.</td><td>04/30/25 10:13 AM</td><td>Govind, Greeshmaja</td></tr><tr><td /><td>0.7</td><td><a href="content.html#3B8A2216-89C3-4019-B2FE-96686C279D7D" target="contentwin">System Memory - LPDDR5/x - CAMM2 x128 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), WCK, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>Segment lengths updated</td><td>04/30/25 09:36 AM</td><td>Govind, Greeshmaja</td></tr><tr><td /><td>0.2</td><td><a href="content.html#3B8A2216-89C3-4019-B2FE-96686C279D7D" target="contentwin">System Memory - LPDDR5/x - CAMM2 x128 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), WCK, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>Change to Mid Loss material</td><td>09/25/24 06:50 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.5</td><td><a href="content.html#3C553D3C-11A8-41FD-B00F-4E833AB20632" target="contentwin">Electromagnetic Compatibility - HSIO RFI Mitigation - eDP RFI Mitigation</a></td><td>Removing back DP from this section as it won't support 2.43 Gbps</td><td>02/11/25 03:42 PM</td><td>Paniagua Acuna, Luis Carlos</td></tr><tr><td /><td>0.5</td><td><a href="content.html#3C553D3C-11A8-41FD-B00F-4E833AB20632" target="contentwin">Electromagnetic Compatibility - HSIO RFI Mitigation - eDP RFI Mitigation</a></td><td>Removing to update section copied from NVL-S 0.91. This includes now DP into recommendations and recommendation for panel selection supporting 2.7/8.1Gbps</td><td>02/04/25 07:43 PM</td><td>Paniagua Acuna, Luis Carlos</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#3CE3D6F0-6582-418D-952D-2DF6059F9037" target="contentwin">System Memory - LPDDR5/x - CAMM2 x128 Type-3</a></td><td>Updates notes on the layer assignment rules</td><td>07/18/25 10:16 PM</td><td>Davuluri, Pujitha</td></tr><tr><td /><td>0.7</td><td><a href="content.html#3CE3D6F0-6582-418D-952D-2DF6059F9037" target="contentwin">System Memory - LPDDR5/x - CAMM2 x128 Type-3</a></td><td>Updated Block Diagram</td><td>04/30/25 11:58 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#3CE3D6F0-6582-418D-952D-2DF6059F9037" target="contentwin">System Memory - LPDDR5/x - CAMM2 x128 Type-3</a></td><td>Updated topology naming convention</td><td>02/12/25 08:43 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.2</td><td><a href="content.html#3CE3D6F0-6582-418D-952D-2DF6059F9037" target="contentwin">System Memory - LPDDR5/x - CAMM2 x128 Type-3</a></td><td>Updated for NVL-Hx</td><td>09/25/24 06:38 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>1.0</td><td><a href="content.html#3D6064E5-0860-465A-AB80-512791D1F886" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 1-Load (Device Down) Topology</a></td><td>Removed as covered in main section.</td><td>06/06/25 08:27 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.7</td><td><a href="content.html#3D6064E5-0860-465A-AB80-512791D1F886" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 1-Load (Device Down) Topology</a></td><td>Copy over guideline from NVL-H</td><td>04/25/25 09:37 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.7</td><td><a href="content.html#3DD4CBAF-B0AA-4F38-BDD8-09E22ACC0769" target="contentwin">High Speed I/O - eDP - (Internal) eDP HBR3 Main Link M.2 Modular Topology - Mainstream, Premium Mid Loss (PML), Tx</a></td><td>Updating lengths</td><td>04/15/25 08:39 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#3DD4CBAF-B0AA-4F38-BDD8-09E22ACC0769" target="contentwin">High Speed I/O - eDP - (Internal) eDP HBR3 Main Link M.2 Modular Topology - Mainstream, Premium Mid Loss (PML), Tx</a></td><td>Updating lengths</td><td>04/15/25 08:38 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#3DD4CBAF-B0AA-4F38-BDD8-09E22ACC0769" target="contentwin">High Speed I/O - eDP - (Internal) eDP HBR3 Main Link M.2 Modular Topology - Mainstream, Premium Mid Loss (PML), Tx</a></td><td>Updating lengths</td><td>04/15/25 08:35 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#3DD4CBAF-B0AA-4F38-BDD8-09E22ACC0769" target="contentwin">High Speed I/O - eDP - (Internal) eDP HBR3 Main Link M.2 Modular Topology - Mainstream, Premium Mid Loss (PML), Tx</a></td><td>Updating lengths</td><td>04/15/25 08:07 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.2</td><td><a href="content.html#3DD4CBAF-B0AA-4F38-BDD8-09E22ACC0769" target="contentwin">High Speed I/O - eDP - (Internal) eDP HBR3 Main Link M.2 Modular Topology - Mainstream, Premium Mid Loss (PML), Tx</a></td><td>Added Category and Material</td><td>08/16/24 04:08 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.4</td><td><a href="content.html#3DDEB636-1344-4FA7-AD33-522D59B3FF0F" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCA_XTAL_PLL_0P85</a></td><td>Update rail name for NVL</td><td>11/20/24 10:18 PM</td><td>Chen, Chi-te</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#3E9958CB-1580-4768-BE8D-AF10FFB18C58" target="contentwin">High Speed I/O - TCP DP - (Internal only) TCP DP UHBR20 Retimer MUX M.2 Modular Topology</a></td><td>removing note</td><td>07/15/25 03:14 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>1.0</td><td><a href="content.html#3E9958CB-1580-4768-BE8D-AF10FFB18C58" target="contentwin">High Speed I/O - TCP DP - (Internal only) TCP DP UHBR20 Retimer MUX M.2 Modular Topology</a></td><td>updating module information</td><td>06/09/25 10:51 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>1.0</td><td><a href="content.html#3E9958CB-1580-4768-BE8D-AF10FFB18C58" target="contentwin">High Speed I/O - TCP DP - (Internal only) TCP DP UHBR20 Retimer MUX M.2 Modular Topology</a></td><td>delete note</td><td>06/09/25 07:52 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>1.0</td><td><a href="content.html#3E9958CB-1580-4768-BE8D-AF10FFB18C58" target="contentwin">High Speed I/O - TCP DP - (Internal only) TCP DP UHBR20 Retimer MUX M.2 Modular Topology</a></td><td>fixing IO name</td><td>06/09/25 07:50 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#3E9958CB-1580-4768-BE8D-AF10FFB18C58" target="contentwin">High Speed I/O - TCP DP - (Internal only) TCP DP UHBR20 Retimer MUX M.2 Modular Topology</a></td><td>adding module information</td><td>04/30/25 08:57 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#3E9958CB-1580-4768-BE8D-AF10FFB18C58" target="contentwin">High Speed I/O - TCP DP - (Internal only) TCP DP UHBR20 Retimer MUX M.2 Modular Topology</a></td><td>Updating Diagrams</td><td>03/26/25 12:45 AM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>1.2</td><td><a href="content.html#3F474354-C4F3-4829-B3E6-5D2AB178A0AF" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Update Note</td><td>08/29/25 08:03 PM</td><td>Foroughian, Farnaz</td></tr><tr><td>0.6</td><td>1.1</td><td><a href="content.html#3F474354-C4F3-4829-B3E6-5D2AB178A0AF" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updating category</td><td>07/29/25 05:51 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.5</td><td><a href="content.html#3F474354-C4F3-4829-B3E6-5D2AB178A0AF" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Update note</td><td>02/14/25 07:33 PM</td><td>Foroughian, Farnaz</td></tr><tr><td /><td>0.5</td><td><a href="content.html#3F474354-C4F3-4829-B3E6-5D2AB178A0AF" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Update note</td><td>02/14/25 07:33 PM</td><td>Foroughian, Farnaz</td></tr><tr><td /><td>0.5</td><td><a href="content.html#3F474354-C4F3-4829-B3E6-5D2AB178A0AF" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Update the length and separate the lengths</td><td>02/14/25 07:32 PM</td><td>Foroughian, Farnaz</td></tr><tr><td /><td>0.5</td><td><a href="content.html#3F474354-C4F3-4829-B3E6-5D2AB178A0AF" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Update the length and separate the lengths</td><td>02/14/25 07:32 PM</td><td>Foroughian, Farnaz</td></tr><tr><td /><td>0.2</td><td><a href="content.html#3F474354-C4F3-4829-B3E6-5D2AB178A0AF" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Update segment length</td><td>08/22/24 10:12 PM</td><td>Law, Raymond R</td></tr><tr><td /><td>0.2</td><td><a href="content.html#3F474354-C4F3-4829-B3E6-5D2AB178A0AF" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Update segment length</td><td>08/22/24 10:12 PM</td><td>Law, Raymond R</td></tr><tr><td /><td>0.2</td><td><a href="content.html#3F474354-C4F3-4829-B3E6-5D2AB178A0AF" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:50 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#3F474354-C4F3-4829-B3E6-5D2AB178A0AF" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:50 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#40673A14-33FC-4EE8-9F9E-020CE1B48E01" target="contentwin">High Speed I/O - CSI CPHY - CSI CPHY Main Link Up To 2.0 Gsps Topology - Mainstream, Premium Mid Loss (PML), Rx</a></td><td>Updated Tline Type to support MS,SL</td><td>03/15/25 01:17 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#40673A14-33FC-4EE8-9F9E-020CE1B48E01" target="contentwin">High Speed I/O - CSI CPHY - CSI CPHY Main Link Up To 2.0 Gsps Topology - Mainstream, Premium Mid Loss (PML), Rx</a></td><td>Updated Tline Type</td><td>03/14/25 09:42 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#40673A14-33FC-4EE8-9F9E-020CE1B48E01" target="contentwin">High Speed I/O - CSI CPHY - CSI CPHY Main Link Up To 2.0 Gsps Topology - Mainstream, Premium Mid Loss (PML), Rx</a></td><td>Added Mainstream category</td><td>09/20/24 04:37 PM</td><td>Tran, Tan V</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#4137ED73-DDDF-4525-8E4F-9E437B4BF11F" target="contentwin">High Speed I/O - CPU PCIe Gen5 - PCIe Gen5 Device Down Topology</a></td><td>updating</td><td>07/11/25 04:44 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>1.0</td><td><a href="content.html#4137ED73-DDDF-4525-8E4F-9E437B4BF11F" target="contentwin">High Speed I/O - CPU PCIe Gen5 - PCIe Gen5 Device Down Topology</a></td><td>mrts</td><td>05/22/25 09:23 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#4137ED73-DDDF-4525-8E4F-9E437B4BF11F" target="contentwin">High Speed I/O - CPU PCIe Gen5 - PCIe Gen5 Device Down Topology</a></td><td>Updated diagram name and moved vias to Via section</td><td>03/15/25 12:16 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#4137ED73-DDDF-4525-8E4F-9E437B4BF11F" target="contentwin">High Speed I/O - CPU PCIe Gen5 - PCIe Gen5 Device Down Topology</a></td><td>Renamed to PCIe Gen5 Device Down Topology</td><td>05/16/24 03:55 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#4137ED73-DDDF-4525-8E4F-9E437B4BF11F" target="contentwin">High Speed I/O - CPU PCIe Gen5 - PCIe Gen5 Device Down Topology</a></td><td>Removed Reference plane notes.  Added to General Notes section at IO level.</td><td>05/08/24 08:41 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#4137ED73-DDDF-4525-8E4F-9E437B4BF11F" target="contentwin">High Speed I/O - CPU PCIe Gen5 - PCIe Gen5 Device Down Topology</a></td><td>Renamed to SOC PCIe Gen5 Device Down Topology</td><td>04/29/24 05:08 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.4</td><td><a href="content.html#41DB6D50-4679-4D0F-8DA0-20DFCB99331B" target="contentwin">High Speed I/O - TCP USB3.2</a></td><td>Renamed to TCP USB3.2 Gen1 Internal Cable Topology (Type-C)</td><td>11/21/24 11:50 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#41DB6D50-4679-4D0F-8DA0-20DFCB99331B" target="contentwin">High Speed I/O - TCP USB3.2</a></td><td>Removed Reference plane notes.  Added in General Notes section at IO level.</td><td>05/08/24 09:00 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#41DB6D50-4679-4D0F-8DA0-20DFCB99331B" target="contentwin">High Speed I/O - TCP USB3.2</a></td><td>Renamed to TCP USB3.2 Gen1 Internal Cable Topology</td><td>04/27/24 06:21 AM</td><td>Tran, Tan V</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#426F8B19-0485-4D6E-8623-0736D0357C3E" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen3 Device Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed BO length to 12.7mm from 15.2mm</td><td>07/14/25 10:58 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#426F8B19-0485-4D6E-8623-0736D0357C3E" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen3 Device Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updated Tline Type to include DSL and SL</td><td>03/14/25 04:24 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#426F8B19-0485-4D6E-8623-0736D0357C3E" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen3 Device Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:33 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.0</td><td><a href="content.html#42DDD3C2-94E1-4BD4-B7F8-40BABF922D54" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 3-Load Daisy Chain (Device Down and Add-In Card) Topology</a></td><td>Removed min length notes as covered in segment length section.</td><td>06/04/25 05:52 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#42DDD3C2-94E1-4BD4-B7F8-40BABF922D54" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 3-Load Daisy Chain (Device Down and Add-In Card) Topology</a></td><td>update diagram naming correctly</td><td>06/04/25 01:12 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>1.0</td><td><a href="content.html#42DDD3C2-94E1-4BD4-B7F8-40BABF922D54" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 3-Load Daisy Chain (Device Down and Add-In Card) Topology</a></td><td>Notes update</td><td>06/03/25 02:17 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>1.0</td><td><a href="content.html#42DDD3C2-94E1-4BD4-B7F8-40BABF922D54" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 3-Load Daisy Chain (Device Down and Add-In Card) Topology</a></td><td>MRTS update</td><td>06/03/25 02:15 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>1.0</td><td><a href="content.html#42DDD3C2-94E1-4BD4-B7F8-40BABF922D54" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 3-Load Daisy Chain (Device Down and Add-In Card) Topology</a></td><td>Notes and diagram updates</td><td>06/03/25 02:11 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>1.0</td><td><a href="content.html#42DDD3C2-94E1-4BD4-B7F8-40BABF922D54" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 3-Load Daisy Chain (Device Down and Add-In Card) Topology</a></td><td>notes update</td><td>06/03/25 01:02 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>1.0</td><td><a href="content.html#42DDD3C2-94E1-4BD4-B7F8-40BABF922D54" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 3-Load Daisy Chain (Device Down and Add-In Card) Topology</a></td><td>MRTS Update</td><td>05/28/25 06:03 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.7</td><td><a href="content.html#42DDD3C2-94E1-4BD4-B7F8-40BABF922D54" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 3-Load Daisy Chain (Device Down and Add-In Card) Topology</a></td><td>Updated signal netname</td><td>05/05/25 01:31 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.7</td><td><a href="content.html#42DDD3C2-94E1-4BD4-B7F8-40BABF922D54" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 3-Load Daisy Chain (Device Down and Add-In Card) Topology</a></td><td>Updated topology diagram and max freq notes</td><td>05/05/25 01:27 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.7</td><td><a href="content.html#42DDD3C2-94E1-4BD4-B7F8-40BABF922D54" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 3-Load Daisy Chain (Device Down and Add-In Card) Topology</a></td><td>remove trace stub guide due to this is from actual  design simulation</td><td>04/24/25 02:17 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.7</td><td><a href="content.html#42DDD3C2-94E1-4BD4-B7F8-40BABF922D54" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 3-Load Daisy Chain (Device Down and Add-In Card) Topology</a></td><td>update R3&amp;4</td><td>04/23/25 02:41 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.7</td><td><a href="content.html#42DDD3C2-94E1-4BD4-B7F8-40BABF922D54" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 3-Load Daisy Chain (Device Down and Add-In Card) Topology</a></td><td>add topology diagram</td><td>04/07/25 08:15 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.7</td><td><a href="content.html#42DDD3C2-94E1-4BD4-B7F8-40BABF922D54" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 3-Load Daisy Chain (Device Down and Add-In Card) Topology</a></td><td>add topology diagram</td><td>04/07/25 08:13 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.7</td><td><a href="content.html#42DDD3C2-94E1-4BD4-B7F8-40BABF922D54" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 3-Load Daisy Chain (Device Down and Add-In Card) Topology</a></td><td>add R4 for RVP 1p0 design</td><td>04/07/25 07:38 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.7</td><td><a href="content.html#42DDD3C2-94E1-4BD4-B7F8-40BABF922D54" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 3-Load Daisy Chain (Device Down and Add-In Card) Topology</a></td><td>R3=180 from 100 based on new BD and Prod ibis</td><td>04/07/25 01:16 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#42DDD3C2-94E1-4BD4-B7F8-40BABF922D54" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 3-Load Daisy Chain (Device Down and Add-In Card) Topology</a></td><td>update notes</td><td>03/17/25 06:27 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#42DDD3C2-94E1-4BD4-B7F8-40BABF922D54" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 3-Load Daisy Chain (Device Down and Add-In Card) Topology</a></td><td>update Notes</td><td>03/17/25 05:36 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#42DDD3C2-94E1-4BD4-B7F8-40BABF922D54" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 3-Load Daisy Chain (Device Down and Add-In Card) Topology</a></td><td>R2 update to zero due to base die update</td><td>03/15/25 05:19 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#42DDD3C2-94E1-4BD4-B7F8-40BABF922D54" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 3-Load Daisy Chain (Device Down and Add-In Card) Topology</a></td><td>update R3</td><td>03/13/25 05:31 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#42DDD3C2-94E1-4BD4-B7F8-40BABF922D54" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 3-Load Daisy Chain (Device Down and Add-In Card) Topology</a></td><td>Added diagram on topology naming and updated device drive strength notes</td><td>03/10/25 04:10 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.6</td><td><a href="content.html#42DDD3C2-94E1-4BD4-B7F8-40BABF922D54" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 3-Load Daisy Chain (Device Down and Add-In Card) Topology</a></td><td>update M7 len to 2inch</td><td>02/23/25 11:28 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#42DDD3C2-94E1-4BD4-B7F8-40BABF922D54" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 3-Load Daisy Chain (Device Down and Add-In Card) Topology</a></td><td>change notes</td><td>02/23/25 11:13 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#42DDD3C2-94E1-4BD4-B7F8-40BABF922D54" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 3-Load Daisy Chain (Device Down and Add-In Card) Topology</a></td><td>update diagram</td><td>02/18/25 05:00 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#42DDD3C2-94E1-4BD4-B7F8-40BABF922D54" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 3-Load Daisy Chain (Device Down and Add-In Card) Topology</a></td><td>update R value for different CPU to PCH length, 11.5inch</td><td>02/18/25 04:40 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#42DDD3C2-94E1-4BD4-B7F8-40BABF922D54" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 3-Load Daisy Chain (Device Down and Add-In Card) Topology</a></td><td>update diagram</td><td>01/30/25 08:54 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#42DDD3C2-94E1-4BD4-B7F8-40BABF922D54" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 3-Load Daisy Chain (Device Down and Add-In Card) Topology</a></td><td>update R value</td><td>01/09/25 03:28 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#42DDD3C2-94E1-4BD4-B7F8-40BABF922D54" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 3-Load Daisy Chain (Device Down and Add-In Card) Topology</a></td><td>update duplicated note</td><td>01/09/25 03:05 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#42DDD3C2-94E1-4BD4-B7F8-40BABF922D54" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 3-Load Daisy Chain (Device Down and Add-In Card) Topology</a></td><td>update notes</td><td>01/09/25 02:45 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#42DDD3C2-94E1-4BD4-B7F8-40BABF922D54" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 3-Load Daisy Chain (Device Down and Add-In Card) Topology</a></td><td>update</td><td>12/06/24 07:25 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#42DDD3C2-94E1-4BD4-B7F8-40BABF922D54" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 3-Load Daisy Chain (Device Down and Add-In Card) Topology</a></td><td>update picture</td><td>12/06/24 07:19 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#42DDD3C2-94E1-4BD4-B7F8-40BABF922D54" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 3-Load Daisy Chain (Device Down and Add-In Card) Topology</a></td><td>update</td><td>12/06/24 07:17 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.7</td><td><a href="content.html#42E8F4FE-7B1E-4309-A6BE-4B78B43718CD" target="contentwin">Low Speed I/O - eSPI</a></td><td>Updated max total length</td><td>05/05/25 01:05 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.7</td><td><a href="content.html#42E8F4FE-7B1E-4309-A6BE-4B78B43718CD" target="contentwin">Low Speed I/O - eSPI</a></td><td>remove SIO</td><td>04/23/25 01:45 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.7</td><td><a href="content.html#42E8F4FE-7B1E-4309-A6BE-4B78B43718CD" target="contentwin">Low Speed I/O - eSPI</a></td><td>update Len </td><td>04/23/25 02:37 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#42E8F4FE-7B1E-4309-A6BE-4B78B43718CD" target="contentwin">Low Speed I/O - eSPI</a></td><td>update note</td><td>03/17/25 05:20 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#42E8F4FE-7B1E-4309-A6BE-4B78B43718CD" target="contentwin">Low Speed I/O - eSPI</a></td><td>UPDATE CONTENT IN ORDER TO ARRANGE THE SEQUENCING</td><td>03/13/25 06:10 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>1.0</td><td><a href="content.html#43824826-ED1A-489A-8F15-608388F4A1B5" target="contentwin">High Speed I/O - PCH USB3.2 Gen2 - USB3.2 Gen2x1 Type-A Internal Cable with Daughter Card Topology</a></td><td>MRTS</td><td>05/26/25 05:42 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#43824826-ED1A-489A-8F15-608388F4A1B5" target="contentwin">High Speed I/O - PCH USB3.2 Gen2 - USB3.2 Gen2x1 Type-A Internal Cable with Daughter Card Topology</a></td><td>Adding allowed via number</td><td>03/17/25 05:49 PM</td><td>Jimenez Arias, Jean</td></tr><tr><td /><td>0.6</td><td><a href="content.html#43824826-ED1A-489A-8F15-608388F4A1B5" target="contentwin">High Speed I/O - PCH USB3.2 Gen2 - USB3.2 Gen2x1 Type-A Internal Cable with Daughter Card Topology</a></td><td>Updating</td><td>03/14/25 10:47 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#438E868F-E5AB-4CD9-A579-05A56C4D83EA" target="contentwin">High Speed I/O - PCH USB3.2 Gen1 - USB3.2 Gen1x1 Type-A External Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Adding SL as TLine Type</td><td>05/03/25 04:36 AM</td><td>Jimenez Arias, Jean</td></tr><tr><td /><td>0.2</td><td><a href="content.html#438E868F-E5AB-4CD9-A579-05A56C4D83EA" target="contentwin">High Speed I/O - PCH USB3.2 Gen1 - USB3.2 Gen1x1 Type-A External Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed to Premium Mid Loss (PML)</td><td>04/27/24 06:31 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.0</td><td><a href="content.html#43B520BF-4B03-4907-81D6-BF34324893BD" target="contentwin">Low Speed I/O - GSPI - GSPI 1-Load (Add-In Card) Topology - Segment Lengths</a></td><td>Added min length total</td><td>06/04/25 06:59 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.2</td><td><a href="content.html#4465B434-B61B-4878-94AC-304F15BD355B" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable without Daughter Card Topology</a></td><td>Update Note</td><td>08/29/25 08:13 PM</td><td>Foroughian, Farnaz</td></tr><tr><td /><td>1.0</td><td><a href="content.html#4465B434-B61B-4878-94AC-304F15BD355B" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable without Daughter Card Topology</a></td><td>MRTS</td><td>05/22/25 04:38 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#4465B434-B61B-4878-94AC-304F15BD355B" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable without Daughter Card Topology</a></td><td>Updated diagram name and added CMC,ESD notes</td><td>03/14/25 11:56 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#4465B434-B61B-4878-94AC-304F15BD355B" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable without Daughter Card Topology</a></td><td>Update diagram name. move via count to via table. remove length matching info in topology</td><td>03/14/25 02:45 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.2</td><td><a href="content.html#4465B434-B61B-4878-94AC-304F15BD355B" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable without Daughter Card Topology</a></td><td>Remove min length requirement</td><td>09/25/24 09:16 PM</td><td>Law, Raymond R</td></tr><tr><td /><td>0.2</td><td><a href="content.html#4465B434-B61B-4878-94AC-304F15BD355B" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable without Daughter Card Topology</a></td><td>Update topology</td><td>08/22/24 10:24 PM</td><td>Law, Raymond R</td></tr><tr><td /><td>0.2</td><td><a href="content.html#4465B434-B61B-4878-94AC-304F15BD355B" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable without Daughter Card Topology</a></td><td>Renamed to eUSB2 Repeater Flex or Internal Cable without Daughter Card Topology</td><td>04/24/24 07:01 PM</td><td>Tran, Tan V</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#4562219A-6AFF-46FE-BCDA-F23EB355928A" target="contentwin">High Speed I/O - CPU PCIe Gen4</a></td><td>Updated PCI4 AC cap notes to indicate "0402 or smaller component sizes".</td><td>07/14/25 10:14 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.7</td><td><a href="content.html#4562219A-6AFF-46FE-BCDA-F23EB355928A" target="contentwin">High Speed I/O - CPU PCIe Gen4</a></td><td>Changed TX-TX and RX-RX length matching to required</td><td>03/27/25 03:04 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#4562219A-6AFF-46FE-BCDA-F23EB355928A" target="contentwin">High Speed I/O - CPU PCIe Gen4</a></td><td>Added TX-TX and RX-RX length matching of 25mm</td><td>03/14/25 05:46 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#4562219A-6AFF-46FE-BCDA-F23EB355928A" target="contentwin">High Speed I/O - CPU PCIe Gen4</a></td><td>Removed MS Interleaved requirement note</td><td>03/14/25 03:24 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#4562219A-6AFF-46FE-BCDA-F23EB355928A" target="contentwin">High Speed I/O - CPU PCIe Gen4</a></td><td>Changed to No length matching requirement for TX-TX and RX-RX</td><td>08/16/24 04:17 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#4562219A-6AFF-46FE-BCDA-F23EB355928A" target="contentwin">High Speed I/O - CPU PCIe Gen4</a></td><td>Renamed to CPU PCIe Gen4</td><td>05/16/24 03:49 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#4562219A-6AFF-46FE-BCDA-F23EB355928A" target="contentwin">High Speed I/O - CPU PCIe Gen4</a></td><td>Added Reference plane notes for microstrip, stripline, dual stripline</td><td>05/08/24 08:37 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#4562219A-6AFF-46FE-BCDA-F23EB355928A" target="contentwin">High Speed I/O - CPU PCIe Gen4</a></td><td>Renamed to SOC PCIe Gen 4</td><td>04/29/24 05:04 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#4562219A-6AFF-46FE-BCDA-F23EB355928A" target="contentwin">High Speed I/O - CPU PCIe Gen4</a></td><td>Fixing Length Matching after upgrade to schema pdg-1.6</td><td>04/12/24 09:05 PM</td><td>Chaves Munoz, Fernanda</td></tr><tr><td /><td>1.2</td><td><a href="content.html#4614F606-9430-4CE1-8790-A94455A4DAB6" target="contentwin">High Speed I/O - Differential Clock (PCH-CPU Support) - CPU DMI CLK to PCH Topology - Mainstream, Premium Mid Loss (PML), Tx</a></td><td>length segment notes</td><td>09/03/25 09:08 PM</td><td>Chowdhury, Brinta</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#4614F606-9430-4CE1-8790-A94455A4DAB6" target="contentwin">High Speed I/O - Differential Clock (PCH-CPU Support) - CPU DMI CLK to PCH Topology - Mainstream, Premium Mid Loss (PML), Tx</a></td><td>segment tline</td><td>07/03/25 05:56 PM</td><td>Chowdhury, Brinta</td></tr><tr><td /><td>0.7</td><td><a href="content.html#4614F606-9430-4CE1-8790-A94455A4DAB6" target="contentwin">High Speed I/O - Differential Clock (PCH-CPU Support) - CPU DMI CLK to PCH Topology - Mainstream, Premium Mid Loss (PML), Tx</a></td><td>Updating Table</td><td>03/24/25 05:32 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.5</td><td><a href="content.html#4614F606-9430-4CE1-8790-A94455A4DAB6" target="contentwin">High Speed I/O - Differential Clock (PCH-CPU Support) - CPU DMI CLK to PCH Topology - Mainstream, Premium Mid Loss (PML), Tx</a></td><td>Minimum length required for this clock has been updated.</td><td>02/14/25 07:45 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.5</td><td><a href="content.html#4620F592-95DF-4034-936A-433BCFE0B38F" target="contentwin">Low Speed I/O - SPI0 Flash</a></td><td>Rename</td><td>02/14/25 04:15 AM</td><td>Rojas Murillo, Kevin</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#46C5B23D-55D9-4682-837B-A2DD918A1CF4" target="contentwin">High Speed I/O - TCP TBT5 - TCP AUX With Retimer Topology</a></td><td>updating name</td><td>07/15/25 04:33 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#46C5B23D-55D9-4682-837B-A2DD918A1CF4" target="contentwin">High Speed I/O - TCP TBT5 - TCP AUX With Retimer Topology</a></td><td>updated rood bridge</td><td>07/11/25 06:46 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#46C5B23D-55D9-4682-837B-A2DD918A1CF4" target="contentwin">High Speed I/O - TCP TBT5 - TCP AUX With Retimer Topology</a></td><td>fixing MRTS</td><td>06/18/25 11:57 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>1.0</td><td><a href="content.html#46C5B23D-55D9-4682-837B-A2DD918A1CF4" target="contentwin">High Speed I/O - TCP TBT5 - TCP AUX With Retimer Topology</a></td><td>MRTS</td><td>05/22/25 10:04 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#46C5B23D-55D9-4682-837B-A2DD918A1CF4" target="contentwin">High Speed I/O - TCP TBT5 - TCP AUX With Retimer Topology</a></td><td>Document moved</td><td>04/16/25 08:01 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#46C5B23D-55D9-4682-837B-A2DD918A1CF4" target="contentwin">High Speed I/O - TCP TBT5 - TCP AUX With Retimer Topology</a></td><td>Updating</td><td>03/27/25 09:52 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#46C5B23D-55D9-4682-837B-A2DD918A1CF4" target="contentwin">High Speed I/O - TCP TBT5 - TCP AUX With Retimer Topology</a></td><td>Updating</td><td>03/27/25 12:31 AM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#46C5B23D-55D9-4682-837B-A2DD918A1CF4" target="contentwin">High Speed I/O - TCP TBT5 - TCP AUX With Retimer Topology</a></td><td>Updating AUX</td><td>03/17/25 06:53 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#46C5B23D-55D9-4682-837B-A2DD918A1CF4" target="contentwin">High Speed I/O - TCP TBT5 - TCP AUX With Retimer Topology</a></td><td>Updating Aux Diagram</td><td>03/17/25 06:16 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#46C5B23D-55D9-4682-837B-A2DD918A1CF4" target="contentwin">High Speed I/O - TCP TBT5 - TCP AUX With Retimer Topology</a></td><td>Updated diagram name</td><td>03/14/25 06:03 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.5</td><td><a href="content.html#46C5B23D-55D9-4682-837B-A2DD918A1CF4" target="contentwin">High Speed I/O - TCP TBT5 - TCP AUX With Retimer Topology</a></td><td>Updating ESD Note.</td><td>02/12/25 11:15 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.5</td><td><a href="content.html#46C5B23D-55D9-4682-837B-A2DD918A1CF4" target="contentwin">High Speed I/O - TCP TBT5 - TCP AUX With Retimer Topology</a></td><td>Removing ESD recommendation as it is optional.</td><td>02/12/25 10:25 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#47D42A42-86FE-49D3-988F-98DE461FD722" target="contentwin">System Memory - LPDDR5/x - CAMM2 x128 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>Stackup material updated.</td><td>04/30/25 10:54 AM</td><td>Govind, Greeshmaja</td></tr><tr><td /><td>0.7</td><td><a href="content.html#47D42A42-86FE-49D3-988F-98DE461FD722" target="contentwin">System Memory - LPDDR5/x - CAMM2 x128 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>Segment lengths updated.</td><td>04/30/25 09:55 AM</td><td>Govind, Greeshmaja</td></tr><tr><td /><td>0.7</td><td><a href="content.html#47D42A42-86FE-49D3-988F-98DE461FD722" target="contentwin">System Memory - LPDDR5/x - CAMM2 x128 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>Segment lengths updated</td><td>04/30/25 07:12 AM</td><td>Govind, Greeshmaja</td></tr><tr><td /><td>0.2</td><td><a href="content.html#47D42A42-86FE-49D3-988F-98DE461FD722" target="contentwin">System Memory - LPDDR5/x - CAMM2 x128 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>Change to Mid Loss material</td><td>09/25/24 06:48 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.2</td><td><a href="content.html#47D42A42-86FE-49D3-988F-98DE461FD722" target="contentwin">System Memory - LPDDR5/x - CAMM2 x128 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>Updated for NVL-Hx</td><td>09/25/24 06:40 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.5</td><td><a href="content.html#47EA7D2E-67CB-4C2A-BD8D-0C6F6F6E5E5F" target="contentwin">Electromagnetic Compatibility - Crystal RF Immunity - Crystal Ground Ring Requirements</a></td><td>update figure title</td><td>12/26/24 09:47 PM</td><td>Paniagua Acuna, Luis Carlos</td></tr><tr><td /><td>0.2</td><td><a href="content.html#47EA7D2E-67CB-4C2A-BD8D-0C6F6F6E5E5F" target="contentwin">Electromagnetic Compatibility - Crystal RF Immunity - Crystal Ground Ring Requirements</a></td><td>Updating Crystal RF immunity XTAL Ground ring requirement section from EMC guidelines</td><td>09/26/24 04:22 PM</td><td>Paniagua Acuna, Luis Carlos</td></tr><tr><td /><td>1.2</td><td><a href="content.html#48015FC4-A0A2-4F03-B005-DEAA68933E55" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable without Daughter Card Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Update Note</td><td>08/29/25 08:14 PM</td><td>Foroughian, Farnaz</td></tr><tr><td>0.6</td><td>1.1</td><td><a href="content.html#48015FC4-A0A2-4F03-B005-DEAA68933E55" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable without Daughter Card Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updating category</td><td>07/29/25 05:51 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#48015FC4-A0A2-4F03-B005-DEAA68933E55" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable without Daughter Card Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updated Tline Type to support MS,DSL,SL</td><td>03/14/25 11:56 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.5</td><td><a href="content.html#48015FC4-A0A2-4F03-B005-DEAA68933E55" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable without Daughter Card Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Split cable and update MAX length</td><td>02/14/25 07:42 PM</td><td>Foroughian, Farnaz</td></tr><tr><td /><td>0.2</td><td><a href="content.html#48015FC4-A0A2-4F03-B005-DEAA68933E55" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable without Daughter Card Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Update segment lengths</td><td>08/22/24 10:30 PM</td><td>Law, Raymond R</td></tr><tr><td /><td>0.2</td><td><a href="content.html#48015FC4-A0A2-4F03-B005-DEAA68933E55" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable without Daughter Card Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:50 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.0</td><td><a href="content.html#4829DEAA-E1C2-43A1-BE52-6D7CEE49A7FD" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 3-Load Branch (Device Down) with G3 Wired-OR Topology - Segment Lengths for Maximum 50MHz</a></td><td>Updated tline type and M6 segment length notes</td><td>06/05/25 02:06 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#486CE450-B54A-4D44-AC62-0F6141C5BECB" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 66MHz and 100MHz 2-Load Branch (PCH.IOE to Flash and TPM) MAF Topology - Segment Lengths for Maximum 66MHz</a></td><td>Update Min length to 50.8mm. Increase max length to 139.7mm.</td><td>05/09/25 02:29 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.5</td><td><a href="content.html#486CE450-B54A-4D44-AC62-0F6141C5BECB" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 66MHz and 100MHz 2-Load Branch (PCH.IOE to Flash and TPM) MAF Topology - Segment Lengths for Maximum 66MHz</a></td><td>Update length for 66MHz</td><td>02/14/25 02:50 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0</td><td><a href="content.html#48C0863F-CB49-45AA-86FA-FB5E2F9A490E" target="contentwin">Low Speed I/O - HDA - HDA 1-Load (Device Down) Topology</a></td><td>Updated MRTS TX config</td><td>06/10/25 01:35 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#48C0863F-CB49-45AA-86FA-FB5E2F9A490E" target="contentwin">Low Speed I/O - HDA - HDA 1-Load (Device Down) Topology</a></td><td>Added MRTS</td><td>06/09/25 04:34 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.7</td><td><a href="content.html#48C0863F-CB49-45AA-86FA-FB5E2F9A490E" target="contentwin">Low Speed I/O - HDA - HDA 1-Load (Device Down) Topology</a></td><td>Removed via count notes</td><td>05/05/25 04:45 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.7</td><td><a href="content.html#48C0863F-CB49-45AA-86FA-FB5E2F9A490E" target="contentwin">Low Speed I/O - HDA - HDA 1-Load (Device Down) Topology</a></td><td>Updated diagram naming</td><td>04/09/25 04:51 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#48C0863F-CB49-45AA-86FA-FB5E2F9A490E" target="contentwin">Low Speed I/O - HDA - HDA 1-Load (Device Down) Topology</a></td><td>Update reference plane notes</td><td>02/14/25 03:21 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.5</td><td><a href="content.html#48C0863F-CB49-45AA-86FA-FB5E2F9A490E" target="contentwin">Low Speed I/O - HDA - HDA 1-Load (Device Down) Topology</a></td><td>update pic</td><td>12/05/24 02:16 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#48C0863F-CB49-45AA-86FA-FB5E2F9A490E" target="contentwin">Low Speed I/O - HDA - HDA 1-Load (Device Down) Topology</a></td><td>update</td><td>12/05/24 01:38 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.7</td><td><a href="content.html#48E6E9FB-12BD-4D90-B1D9-6EB9C9BFCED7" target="contentwin">Electromagnetic Compatibility - HSIO RFI Mitigation - Minimize Exposed High Speed I/O Channel Routing</a></td><td>ew interfaces added into list:   eUSB2     UFS 4.0 Gear 5   UFS Reference Clock </td><td>04/28/25 10:06 PM</td><td>Paniagua Acuna, Luis Carlos</td></tr><tr><td /><td>0.6</td><td><a href="content.html#48E6E9FB-12BD-4D90-B1D9-6EB9C9BFCED7" target="contentwin">Electromagnetic Compatibility - HSIO RFI Mitigation - Minimize Exposed High Speed I/O Channel Routing</a></td><td>removing "please"</td><td>03/05/25 05:19 PM</td><td>Paniagua Acuna, Luis Carlos</td></tr><tr><td /><td>0.5</td><td><a href="content.html#48E6E9FB-12BD-4D90-B1D9-6EB9C9BFCED7" target="contentwin">Electromagnetic Compatibility - HSIO RFI Mitigation - Minimize Exposed High Speed I/O Channel Routing</a></td><td>Remove SATA from the table as it's not supported in NVL-Hx</td><td>02/12/25 10:34 PM</td><td>Paniagua Acuna, Luis Carlos</td></tr><tr><td /><td>0.5</td><td><a href="content.html#48E6E9FB-12BD-4D90-B1D9-6EB9C9BFCED7" target="contentwin">Electromagnetic Compatibility - HSIO RFI Mitigation - Minimize Exposed High Speed I/O Channel Routing</a></td><td>udpated table with interfaces naming and new note for PCIe</td><td>12/26/24 03:45 PM</td><td>Paniagua Acuna, Luis Carlos</td></tr><tr><td /><td>0.5</td><td><a href="content.html#48E6E9FB-12BD-4D90-B1D9-6EB9C9BFCED7" target="contentwin">Electromagnetic Compatibility - HSIO RFI Mitigation - Minimize Exposed High Speed I/O Channel Routing</a></td><td>updated title from copied section</td><td>12/26/24 03:33 PM</td><td>Paniagua Acuna, Luis Carlos</td></tr><tr><td /><td>0.5</td><td><a href="content.html#48F31913-082F-4036-8B06-C4091F71A357" target="contentwin">System Memory - DDR5 - SODIMM 1DPC - Signals - Mainstream, Premium Mid Loss (PML), RESET, MISC, All</a></td><td>Updated SODIMM 1DPC guidelines</td><td>02/12/25 09:16 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.5</td><td><a href="content.html#48F31913-082F-4036-8B06-C4091F71A357" target="contentwin">System Memory - DDR5 - SODIMM 1DPC - Signals - Mainstream, Premium Mid Loss (PML), RESET, MISC, All</a></td><td>Deleted RCOMP</td><td>12/12/24 03:00 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.4</td><td><a href="content.html#48F31913-082F-4036-8B06-C4091F71A357" target="contentwin">System Memory - DDR5 - SODIMM 1DPC - Signals - Mainstream, Premium Mid Loss (PML), RESET, MISC, All</a></td><td>typo error</td><td>10/14/24 01:15 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#48F31913-082F-4036-8B06-C4091F71A357" target="contentwin">System Memory - DDR5 - SODIMM 1DPC - Signals - Mainstream, Premium Mid Loss (PML), RESET, MISC, All</a></td><td>Change to Mid Loss material</td><td>09/25/24 06:06 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.2</td><td><a href="content.html#48F31913-082F-4036-8B06-C4091F71A357" target="contentwin">System Memory - DDR5 - SODIMM 1DPC - Signals - Mainstream, Premium Mid Loss (PML), RESET, MISC, All</a></td><td>Updated to follow standard signals trace width</td><td>09/11/24 01:42 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#48F31913-082F-4036-8B06-C4091F71A357" target="contentwin">System Memory - DDR5 - SODIMM 1DPC - Signals - Mainstream, Premium Mid Loss (PML), RESET, MISC, All</a></td><td>Update RCOMP spec</td><td>09/04/24 06:13 AM</td><td>TAN, Stephen</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#4BF2EF5D-357E-423E-A26B-842FD71BE5F3" target="contentwin">High Speed I/O - CNVIO3 - CNVIO3 M.2 Topology</a></td><td>updating</td><td>07/14/25 09:39 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>1.0</td><td><a href="content.html#4BF2EF5D-357E-423E-A26B-842FD71BE5F3" target="contentwin">High Speed I/O - CNVIO3 - CNVIO3 M.2 Topology</a></td><td>MRTS</td><td>05/22/25 09:09 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#4BF2EF5D-357E-423E-A26B-842FD71BE5F3" target="contentwin">High Speed I/O - CNVIO3 - CNVIO3 M.2 Topology</a></td><td>Updated diagram name</td><td>03/14/25 05:54 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#4BF2EF5D-357E-423E-A26B-842FD71BE5F3" target="contentwin">High Speed I/O - CNVIO3 - CNVIO3 M.2 Topology</a></td><td>Reordered Notes</td><td>03/13/25 11:43 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.5</td><td><a href="content.html#4BF2EF5D-357E-423E-A26B-842FD71BE5F3" target="contentwin">High Speed I/O - CNVIO3 - CNVIO3 M.2 Topology</a></td><td>Removed CNVio2 signal list</td><td>02/14/25 11:39 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#4BF2EF5D-357E-423E-A26B-842FD71BE5F3" target="contentwin">High Speed I/O - CNVIO3 - CNVIO3 M.2 Topology</a></td><td>Renamed to CNVIO3 M.2 Topology</td><td>04/24/24 10:35 PM</td><td>Tran, Tan V</td></tr><tr><td>0.6</td><td>1.1</td><td><a href="content.html#4CDC3632-361E-4C61-AB4A-CF0B6720F855" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Back Panel or External Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updating Category to Mainstream from None.</td><td>07/29/25 07:31 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#4CDC3632-361E-4C61-AB4A-CF0B6720F855" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Back Panel or External Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Added min length and update Tline Type to support BO&amp;M1+M2 MS,DSL,SL</td><td>03/15/25 12:54 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#4CDC3632-361E-4C61-AB4A-CF0B6720F855" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Back Panel or External Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:43 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.0</td><td><a href="content.html#4CE6766A-09BC-4FE7-9559-AE35B3133458" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 4-Load Branch (Device Down) with G3 Wired-OR Topology - Segment Lengths for Maximum 50MHz</a></td><td>Updated tline type</td><td>06/05/25 02:08 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#4CFDD687-1882-4218-A363-87AA13CAEBA6" target="contentwin">High Speed I/O - TCP USB3.2 - (Internal) TCP USB3.2 Gen2x1 Type-A Redriver M.2 Modular Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>adding lengths</td><td>07/15/25 08:38 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#4CFDD687-1882-4218-A363-87AA13CAEBA6" target="contentwin">High Speed I/O - TCP USB3.2 - (Internal) TCP USB3.2 Gen2x1 Type-A Redriver M.2 Modular Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updating lengths</td><td>07/15/25 07:37 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#4D3E1E87-5178-4915-97BD-0155BCDE924D" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDDQ LPDDR5x MEMORY DOWN (Type4 PCB)</a></td><td>update title</td><td>05/05/25 04:35 PM</td><td>Chen, Chi-te</td></tr><tr><td /><td>0.7</td><td><a href="content.html#4D3E1E87-5178-4915-97BD-0155BCDE924D" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDDQ LPDDR5x MEMORY DOWN (Type4 PCB)</a></td><td>NC</td><td>05/02/25 12:33 AM</td><td>Kamisetty, Kirankumar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#4D3E1E87-5178-4915-97BD-0155BCDE924D" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDDQ LPDDR5x MEMORY DOWN (Type4 PCB)</a></td><td>name change</td><td>09/27/24 08:54 PM</td><td>Kamisetty, Kirankumar</td></tr><tr><td /><td>1.0</td><td><a href="content.html#4E47A92C-B801-4BC5-BFC4-08C9D03B9ED0" target="contentwin">System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), DQS, CH-1/CH-3, Inner</a></td><td>Notes typo corrected</td><td>06/06/25 02:42 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#4E47A92C-B801-4BC5-BFC4-08C9D03B9ED0" target="contentwin">System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), DQS, CH-1/CH-3, Inner</a></td><td>Updated Segments</td><td>03/14/25 05:29 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#4E47A92C-B801-4BC5-BFC4-08C9D03B9ED0" target="contentwin">System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), DQS, CH-1/CH-3, Inner</a></td><td>Segment length updated</td><td>03/13/25 04:54 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#4E47A92C-B801-4BC5-BFC4-08C9D03B9ED0" target="contentwin">System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), DQS, CH-1/CH-3, Inner</a></td><td>Category Update</td><td>03/13/25 02:39 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#4E47A92C-B801-4BC5-BFC4-08C9D03B9ED0" target="contentwin">System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), DQS, CH-1/CH-3, Inner</a></td><td>Stackup Material Update</td><td>03/10/25 12:15 PM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#4E47A92C-B801-4BC5-BFC4-08C9D03B9ED0" target="contentwin">System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), DQS, CH-1/CH-3, Inner</a></td><td>Updated for NVL-Hx SODIMM 2DPC</td><td>09/25/24 05:57 AM</td><td>Chen, Qinghua</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#4E4CC657-8F01-4A7C-8424-B085777E59A0" target="contentwin">High Speed I/O - TCP TBT5 - TCP AUX With Retimer Internal Cable Topology</a></td><td>updated rood bridge</td><td>07/11/25 06:47 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>1.0</td><td><a href="content.html#4E4CC657-8F01-4A7C-8424-B085777E59A0" target="contentwin">High Speed I/O - TCP TBT5 - TCP AUX With Retimer Internal Cable Topology</a></td><td>MRTS</td><td>05/22/25 10:03 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#4E4CC657-8F01-4A7C-8424-B085777E59A0" target="contentwin">High Speed I/O - TCP TBT5 - TCP AUX With Retimer Internal Cable Topology</a></td><td>Document moved</td><td>04/16/25 08:02 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#4E4CC657-8F01-4A7C-8424-B085777E59A0" target="contentwin">High Speed I/O - TCP TBT5 - TCP AUX With Retimer Internal Cable Topology</a></td><td>ac cap</td><td>03/27/25 10:50 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#4E4CC657-8F01-4A7C-8424-B085777E59A0" target="contentwin">High Speed I/O - TCP TBT5 - TCP AUX With Retimer Internal Cable Topology</a></td><td>Updating Diagram</td><td>03/27/25 10:50 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#4E4CC657-8F01-4A7C-8424-B085777E59A0" target="contentwin">High Speed I/O - TCP TBT5 - TCP AUX With Retimer Internal Cable Topology</a></td><td>Updating</td><td>03/27/25 12:31 AM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#4E4CC657-8F01-4A7C-8424-B085777E59A0" target="contentwin">High Speed I/O - TCP TBT5 - TCP AUX With Retimer Internal Cable Topology</a></td><td>Updating AUX</td><td>03/17/25 06:53 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#4E4CC657-8F01-4A7C-8424-B085777E59A0" target="contentwin">High Speed I/O - TCP TBT5 - TCP AUX With Retimer Internal Cable Topology</a></td><td>Updating Diagram</td><td>03/17/25 06:23 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#4E4CC657-8F01-4A7C-8424-B085777E59A0" target="contentwin">High Speed I/O - TCP TBT5 - TCP AUX With Retimer Internal Cable Topology</a></td><td>Updated diagram name</td><td>03/14/25 06:02 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#4E4CC657-8F01-4A7C-8424-B085777E59A0" target="contentwin">High Speed I/O - TCP TBT5 - TCP AUX With Retimer Internal Cable Topology</a></td><td>Document moved</td><td>04/24/24 06:23 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.2</td><td><a href="content.html#4EAFAB39-F276-43C1-B18C-3D4209A4F417" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer with Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</a></td><td>Updated maximum length note</td><td>08/26/25 06:30 PM</td><td>Ke, Mengkun</td></tr><tr><td /><td>1.0</td><td><a href="content.html#4EAFAB39-F276-43C1-B18C-3D4209A4F417" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer with Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</a></td><td>Added DSL Tline, and via note</td><td>06/04/25 06:21 PM</td><td>Ke, Mengkun</td></tr><tr><td /><td>1.0</td><td><a href="content.html#4EAFAB39-F276-43C1-B18C-3D4209A4F417" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer with Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</a></td><td>Correct ST line length to total of 135mm </td><td>06/04/25 05:14 PM</td><td>Ke, Mengkun</td></tr><tr><td /><td>1.0</td><td><a href="content.html#4EAFAB39-F276-43C1-B18C-3D4209A4F417" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer with Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</a></td><td>PCB length increased 19mm to total of 135mm</td><td>06/04/25 05:02 PM</td><td>Ke, Mengkun</td></tr><tr><td /><td>0.6</td><td><a href="content.html#4EAFAB39-F276-43C1-B18C-3D4209A4F417" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer with Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</a></td><td>Reduce maximum MS BO length to 2mm </td><td>03/05/25 04:07 AM</td><td>Ke, Mengkun</td></tr><tr><td /><td>0.5</td><td><a href="content.html#4EAFAB39-F276-43C1-B18C-3D4209A4F417" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer with Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</a></td><td>Length changes</td><td>02/11/25 07:12 PM</td><td>Ke, Mengkun</td></tr><tr><td /><td>0.2</td><td><a href="content.html#4EAFAB39-F276-43C1-B18C-3D4209A4F417" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer with Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:42 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.5</td><td><a href="content.html#4FAC6177-10FF-4678-B320-9484BE53392C" target="contentwin">Electromagnetic Compatibility - HSIO RFI Mitigation - eDP RFI Mitigation - RF Interference from Embedded Display Port (eDP) Interface and TCON</a></td><td>Removing back DP as it won't support 2.43Gbps</td><td>02/11/25 03:45 PM</td><td>Paniagua Acuna, Luis Carlos</td></tr><tr><td /><td>0.7</td><td><a href="content.html#4FE9C320-044A-4124-8672-1E80668496B7" target="contentwin">High Speed I/O - PCH USB3.2 Gen2 - USB3.2 Gen2x1 Type-A Internal Cable with Daughter Card Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Adding SL as TLine Type</td><td>05/03/25 04:39 AM</td><td>Jimenez Arias, Jean</td></tr><tr><td /><td>0.2</td><td><a href="content.html#4FE9C320-044A-4124-8672-1E80668496B7" target="contentwin">High Speed I/O - PCH USB3.2 Gen2 - USB3.2 Gen2x1 Type-A Internal Cable with Daughter Card Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed to Premium Mid Loss (PML)</td><td>04/27/24 06:37 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#51D889EA-159D-4D31-8924-3BB92A8F0F0B" target="contentwin">High Speed I/O - (Validation) UFS4.0 - (Internal Validation) UFS4.0 Gear5 M.2 Topology</a></td><td>Update notes</td><td>05/06/25 05:07 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#51D889EA-159D-4D31-8924-3BB92A8F0F0B" target="contentwin">High Speed I/O - (Validation) UFS4.0 - (Internal Validation) UFS4.0 Gear5 M.2 Topology</a></td><td>Update Diagram</td><td>05/06/25 05:06 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#51D889EA-159D-4D31-8924-3BB92A8F0F0B" target="contentwin">High Speed I/O - (Validation) UFS4.0 - (Internal Validation) UFS4.0 Gear5 M.2 Topology</a></td><td>update note</td><td>01/17/25 09:43 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#51D889EA-159D-4D31-8924-3BB92A8F0F0B" target="contentwin">High Speed I/O - (Validation) UFS4.0 - (Internal Validation) UFS4.0 Gear5 M.2 Topology</a></td><td>Update note</td><td>01/17/25 09:42 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#51D889EA-159D-4D31-8924-3BB92A8F0F0B" target="contentwin">High Speed I/O - (Validation) UFS4.0 - (Internal Validation) UFS4.0 Gear5 M.2 Topology</a></td><td>Updated UFS naming</td><td>01/16/25 12:32 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.5</td><td><a href="content.html#51D889EA-159D-4D31-8924-3BB92A8F0F0B" target="contentwin">High Speed I/O - (Validation) UFS4.0 - (Internal Validation) UFS4.0 Gear5 M.2 Topology</a></td><td>Updated UFS topology naming</td><td>01/16/25 12:29 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#51D889EA-159D-4D31-8924-3BB92A8F0F0B" target="contentwin">High Speed I/O - (Validation) UFS4.0 - (Internal Validation) UFS4.0 Gear5 M.2 Topology</a></td><td>Updated Notes, Vias, MRTS</td><td>09/25/24 05:18 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#51D889EA-159D-4D31-8924-3BB92A8F0F0B" target="contentwin">High Speed I/O - (Validation) UFS4.0 - (Internal Validation) UFS4.0 Gear5 M.2 Topology</a></td><td>Added (Internal Validation) UFS M.2 Topology</td><td>09/25/24 05:13 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.0</td><td><a href="content.html#51DE325B-FA4A-4933-8B0A-44442778ABDF" target="contentwin">High Speed I/O - eDP - eDP Auxiliary Main Link Topology</a></td><td>MRTS</td><td>05/22/25 10:00 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.4</td><td><a href="content.html#51DE325B-FA4A-4933-8B0A-44442778ABDF" target="contentwin">High Speed I/O - eDP - eDP Auxiliary Main Link Topology</a></td><td>Moving number of VIAs to table.</td><td>11/22/24 06:42 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#5222E2C8-7F0D-4303-AA08-3F145593C0EE" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-4 - Signals - Mainstream, Premium Mid Loss (PML), WCK, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>Updated max channel length reduction</td><td>05/02/25 06:04 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>1.2</td><td><a href="content.html#52530E6F-784D-4304-AECF-EFE69EE51DBF" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-C Port Topology</a></td><td>Update Note</td><td>08/29/25 08:18 PM</td><td>Foroughian, Farnaz</td></tr><tr><td /><td>1.0</td><td><a href="content.html#52530E6F-784D-4304-AECF-EFE69EE51DBF" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-C Port Topology</a></td><td>MRTS</td><td>05/22/25 04:46 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#52530E6F-784D-4304-AECF-EFE69EE51DBF" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-C Port Topology</a></td><td>Added CMC, ESD notes</td><td>03/14/25 11:58 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#52530E6F-784D-4304-AECF-EFE69EE51DBF" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-C Port Topology</a></td><td>Update diagram name. move via count to via table. remove length matching info in topology</td><td>03/14/25 02:46 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.5</td><td><a href="content.html#52530E6F-784D-4304-AECF-EFE69EE51DBF" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-C Port Topology</a></td><td>Update Topology</td><td>02/14/25 08:25 PM</td><td>Foroughian, Farnaz</td></tr><tr><td /><td>0.2</td><td><a href="content.html#52530E6F-784D-4304-AECF-EFE69EE51DBF" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-C Port Topology</a></td><td>Remove min length requirement</td><td>09/25/24 09:17 PM</td><td>Law, Raymond R</td></tr><tr><td /><td>0.2</td><td><a href="content.html#52530E6F-784D-4304-AECF-EFE69EE51DBF" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-C Port Topology</a></td><td>Remove min length requirement</td><td>09/25/24 09:17 PM</td><td>Law, Raymond R</td></tr><tr><td /><td>0.2</td><td><a href="content.html#52530E6F-784D-4304-AECF-EFE69EE51DBF" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-C Port Topology</a></td><td>Updated topology</td><td>08/22/24 08:39 PM</td><td>Law, Raymond R</td></tr><tr><td /><td>0.2</td><td><a href="content.html#52530E6F-784D-4304-AECF-EFE69EE51DBF" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-C Port Topology</a></td><td>Updated topology</td><td>08/22/24 08:39 PM</td><td>Law, Raymond R</td></tr><tr><td /><td>0.2</td><td><a href="content.html#52530E6F-784D-4304-AECF-EFE69EE51DBF" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-C Port Topology</a></td><td>Renamed to eUSB2 Repeater Type-C Port with BC1.2 Charger Module / MUX / Power Switch Topology</td><td>04/24/24 07:03 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#52530E6F-784D-4304-AECF-EFE69EE51DBF" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-C Port Topology</a></td><td>Renamed to eUSB2 Repeater Type-C Port with BC1.2 Charger Module / MUX / Power Switch Topology</td><td>04/24/24 07:03 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.0</td><td><a href="content.html#5254AFD7-F590-4343-9817-C28EA7518858" target="contentwin">System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), CA, CH-1/CH-3, Inner</a></td><td>Notes typo corrected</td><td>06/06/25 02:43 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#5254AFD7-F590-4343-9817-C28EA7518858" target="contentwin">System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), CA, CH-1/CH-3, Inner</a></td><td>Segment updated</td><td>03/14/25 05:23 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#5254AFD7-F590-4343-9817-C28EA7518858" target="contentwin">System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), CA, CH-1/CH-3, Inner</a></td><td>Segment length updated</td><td>03/13/25 06:00 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#5254AFD7-F590-4343-9817-C28EA7518858" target="contentwin">System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), CA, CH-1/CH-3, Inner</a></td><td>Category Update</td><td>03/13/25 02:36 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#5254AFD7-F590-4343-9817-C28EA7518858" target="contentwin">System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), CA, CH-1/CH-3, Inner</a></td><td>Stackup Material Update</td><td>03/10/25 11:43 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#5254AFD7-F590-4343-9817-C28EA7518858" target="contentwin">System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), CA, CH-1/CH-3, Inner</a></td><td>Change to Mid Loss material</td><td>09/25/24 05:46 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.2</td><td><a href="content.html#5254AFD7-F590-4343-9817-C28EA7518858" target="contentwin">System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), CA, CH-1/CH-3, Inner</a></td><td>Updated for NVL-Hx SODIMM 2DPC</td><td>09/25/24 05:39 AM</td><td>Chen, Qinghua</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#533974E3-EA09-4B70-8ADA-6D0309B1062F" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - (Internal) PCIe Gen4 Add-in Card Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed BO length to 12.7mm from 15mm</td><td>07/14/25 11:01 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#533974E3-EA09-4B70-8ADA-6D0309B1062F" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - (Internal) PCIe Gen4 Add-in Card Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updated Tline Type to include DSL and SL</td><td>03/14/25 04:33 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#533974E3-EA09-4B70-8ADA-6D0309B1062F" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - (Internal) PCIe Gen4 Add-in Card Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:34 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#533974E3-EA09-4B70-8ADA-6D0309B1062F" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - (Internal) PCIe Gen4 Add-in Card Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Document moved</td><td>04/24/24 03:57 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.4</td><td><a href="content.html#53A823AF-31A0-4917-8A8E-D434FDA5EF0F" target="contentwin">High Speed I/O - TCP USB3.2</a></td><td>Renamed to TCP USB3.2 Gen2 Internal Cable Topology (Type-C)</td><td>11/21/24 11:52 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#53A823AF-31A0-4917-8A8E-D434FDA5EF0F" target="contentwin">High Speed I/O - TCP USB3.2</a></td><td>Removed Reference plane notes.  Added in General Notes section at IO level.</td><td>05/08/24 09:00 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#53A823AF-31A0-4917-8A8E-D434FDA5EF0F" target="contentwin">High Speed I/O - TCP USB3.2</a></td><td>Renamed to TCP USB3.2 Gen2 Internal Cable Topology</td><td>04/27/24 06:20 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#53A823AF-31A0-4917-8A8E-D434FDA5EF0F" target="contentwin">High Speed I/O - TCP USB3.2</a></td><td>Renamed to TCP USB3.2 Gen2 Internal Cable Topology</td><td>04/27/24 06:20 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#53A823AF-31A0-4917-8A8E-D434FDA5EF0F" target="contentwin">High Speed I/O - TCP USB3.2</a></td><td>Renamed to (Internal) TCP USB3.2 Gen2 Main Link Internal Cable Topology</td><td>04/27/24 06:05 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#53A823AF-31A0-4917-8A8E-D434FDA5EF0F" target="contentwin">High Speed I/O - TCP USB3.2</a></td><td>Renamed to (Internal) TCP USB3.2 Gen2 Main Link Internal Cable Topology</td><td>04/27/24 06:05 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#53A823AF-31A0-4917-8A8E-D434FDA5EF0F" target="contentwin">High Speed I/O - TCP USB3.2</a></td><td>Renamed to (Internal) TCSS USB3.2 Gen2 Type-A Main Link Internal Cable Topology</td><td>04/25/24 05:35 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#53A823AF-31A0-4917-8A8E-D434FDA5EF0F" target="contentwin">High Speed I/O - TCP USB3.2</a></td><td>Renamed to (Internal) TCSS USB3.2 Gen2 Type-A Main Link Internal Cable Topology</td><td>04/25/24 05:35 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#53A823AF-31A0-4917-8A8E-D434FDA5EF0F" target="contentwin">High Speed I/O - TCP USB3.2</a></td><td>Renamed to (Internal) TCSS USB3.2 Type-A Main Link Internal Cable Topology</td><td>04/24/24 05:55 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#53A823AF-31A0-4917-8A8E-D434FDA5EF0F" target="contentwin">High Speed I/O - TCP USB3.2</a></td><td>Renamed to (Internal) TCSS USB3.2 Type-A Main Link Internal Cable Topology</td><td>04/24/24 05:55 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.7</td><td><a href="content.html#53CA4A50-D301-4C5A-AB2B-1BEACD31A388" target="contentwin">System Memory - LPDDR5/x - CAMM2 x128 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), RDQS, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>Stackup material updated.</td><td>04/30/25 11:00 AM</td><td>Govind, Greeshmaja</td></tr><tr><td /><td>0.7</td><td><a href="content.html#53CA4A50-D301-4C5A-AB2B-1BEACD31A388" target="contentwin">System Memory - LPDDR5/x - CAMM2 x128 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), RDQS, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>Updated Notes</td><td>04/30/25 04:43 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.7</td><td><a href="content.html#53CA4A50-D301-4C5A-AB2B-1BEACD31A388" target="contentwin">System Memory - LPDDR5/x - CAMM2 x128 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), RDQS, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>Updated Segment length</td><td>04/30/25 04:35 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#53CA4A50-D301-4C5A-AB2B-1BEACD31A388" target="contentwin">System Memory - LPDDR5/x - CAMM2 x128 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), RDQS, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>Change to Mid Loss material</td><td>09/25/24 06:50 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.7</td><td><a href="content.html#54551108-8460-49C1-BE9D-D4047BFFB156" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD2 LPDDR5x MEMORY DOWN (Type4 PCB)</a></td><td>update title</td><td>05/05/25 04:33 PM</td><td>Chen, Chi-te</td></tr><tr><td /><td>0.7</td><td><a href="content.html#54551108-8460-49C1-BE9D-D4047BFFB156" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD2 LPDDR5x MEMORY DOWN (Type4 PCB)</a></td><td>NC</td><td>05/02/25 12:29 AM</td><td>Kamisetty, Kirankumar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#54551108-8460-49C1-BE9D-D4047BFFB156" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD2 LPDDR5x MEMORY DOWN (Type4 PCB)</a></td><td>asdf</td><td>09/27/24 05:55 PM</td><td>Kamisetty, Kirankumar</td></tr><tr><td /><td>1.2</td><td><a href="content.html#5455FFC1-9141-49ED-8C1C-A5102FEC3D42" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel M.2 Topology</a></td><td>Update Note</td><td>08/29/25 07:41 PM</td><td>Foroughian, Farnaz</td></tr><tr><td /><td>1.0</td><td><a href="content.html#5455FFC1-9141-49ED-8C1C-A5102FEC3D42" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel M.2 Topology</a></td><td>MRTS</td><td>05/22/25 04:07 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#5455FFC1-9141-49ED-8C1C-A5102FEC3D42" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel M.2 Topology</a></td><td>Update CMC requirement to optional</td><td>04/24/25 12:58 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.6</td><td><a href="content.html#5455FFC1-9141-49ED-8C1C-A5102FEC3D42" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel M.2 Topology</a></td><td>Added CMC note</td><td>03/14/25 11:53 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#5455FFC1-9141-49ED-8C1C-A5102FEC3D42" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel M.2 Topology</a></td><td>Update diagram name. move via count to via table. remove length matching info in topology</td><td>03/14/25 02:40 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.2</td><td><a href="content.html#5455FFC1-9141-49ED-8C1C-A5102FEC3D42" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel M.2 Topology</a></td><td>Remove min length requirement</td><td>09/25/24 09:12 PM</td><td>Law, Raymond R</td></tr><tr><td /><td>0.2</td><td><a href="content.html#5455FFC1-9141-49ED-8C1C-A5102FEC3D42" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel M.2 Topology</a></td><td>Update topology</td><td>08/22/24 09:27 PM</td><td>Law, Raymond R</td></tr><tr><td /><td>0.2</td><td><a href="content.html#5455FFC1-9141-49ED-8C1C-A5102FEC3D42" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel M.2 Topology</a></td><td>Update topology</td><td>08/22/24 09:27 PM</td><td>Law, Raymond R</td></tr><tr><td /><td>0.2</td><td><a href="content.html#5455FFC1-9141-49ED-8C1C-A5102FEC3D42" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel M.2 Topology</a></td><td>Renamed to eUSB2 Repeater M.2 Topology</td><td>04/24/24 07:02 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#54948D25-216A-4651-B318-1AFDE1E9072F" target="contentwin">Electromagnetic Compatibility - HSIO RFI Mitigation</a></td><td>creating new subsection for eDP RFI mitigation</td><td>09/26/24 06:24 PM</td><td>Paniagua Acuna, Luis Carlos</td></tr><tr><td /><td>0.7</td><td><a href="content.html#555410AA-CACB-4168-BF86-857D2CE165F8" target="contentwin">Low Speed I/O - FORCEPR#</a></td><td>Updated chapter naming</td><td>04/23/25 05:49 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#556BA2A7-D61C-4B42-9417-272E98D5F47E" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - (Internal) PCIe Gen1 Add-in Card Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed BO length to 12.7mm from 15mm</td><td>07/14/25 10:52 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#556BA2A7-D61C-4B42-9417-272E98D5F47E" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - (Internal) PCIe Gen1 Add-in Card Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updated Tline Type to include DSL and SL</td><td>03/14/25 03:52 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#556BA2A7-D61C-4B42-9417-272E98D5F47E" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - (Internal) PCIe Gen1 Add-in Card Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:31 PM</td><td>Tran, Tan V</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#55BF0022-81B1-484C-974E-4D1A5E0CE74A" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen1 Internal Cable Topology</a></td><td>Removed Breakout length and spacing note</td><td>07/14/25 10:53 PM</td><td>Tran, Tan V</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#55BF0022-81B1-484C-974E-4D1A5E0CE74A" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen1 Internal Cable Topology</a></td><td>updating</td><td>07/11/25 05:29 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#55BF0022-81B1-484C-974E-4D1A5E0CE74A" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen1 Internal Cable Topology</a></td><td>updating</td><td>07/11/25 05:11 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>1.0</td><td><a href="content.html#55BF0022-81B1-484C-974E-4D1A5E0CE74A" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen1 Internal Cable Topology</a></td><td>MRTS</td><td>05/22/25 09:41 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#55BF0022-81B1-484C-974E-4D1A5E0CE74A" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen1 Internal Cable Topology</a></td><td>Updated AC cap note and remove Gen2/3 via notes</td><td>03/15/25 12:27 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#55BF0022-81B1-484C-974E-4D1A5E0CE74A" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen1 Internal Cable Topology</a></td><td>Updated diagram name and moved number of vias to Via section</td><td>03/14/25 03:58 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.4</td><td><a href="content.html#55BF0022-81B1-484C-974E-4D1A5E0CE74A" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen1 Internal Cable Topology</a></td><td>Add interleave requirement</td><td>10/17/24 05:42 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#55BF0022-81B1-484C-974E-4D1A5E0CE74A" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen1 Internal Cable Topology</a></td><td>Renamed to PCIe Gen1 Internal Cable Topology</td><td>05/16/24 03:58 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.0</td><td><a href="content.html#56F702FC-3AF2-4FE2-90DB-6654245D8DFA" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 1-Load (Device Down) Topology - Segment Lengths</a></td><td>added min length info</td><td>06/06/25 08:30 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#576388F3-5857-4E27-AAE0-8581AC6540DA" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2-Load Branch (PCH.IOE to Flash and TPM) MAF Topology - Segment Lengths for Maximum 50MHz</a></td><td>Update segment length info</td><td>02/14/25 03:04 PM</td><td>Yong, Wai Ning</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#57993CE5-8FC3-4753-86F8-4B45D7AF6354" target="contentwin">Low Speed I/O - SPI0 Flash - [For Internal Validation] SPI0 Flash 100MHz 4-Load Branch (Device Down) with G3 Isolation FET Topology</a></td><td>Update R4 and R5.</td><td>07/07/25 02:14 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0</td><td><a href="content.html#57993CE5-8FC3-4753-86F8-4B45D7AF6354" target="contentwin">Low Speed I/O - SPI0 Flash - [For Internal Validation] SPI0 Flash 100MHz 4-Load Branch (Device Down) with G3 Isolation FET Topology</a></td><td>Updated R1 notes and Flash device electrical characteristics recommendation for 100MHz support notes</td><td>06/05/25 02:19 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#57993CE5-8FC3-4753-86F8-4B45D7AF6354" target="contentwin">Low Speed I/O - SPI0 Flash - [For Internal Validation] SPI0 Flash 100MHz 4-Load Branch (Device Down) with G3 Isolation FET Topology</a></td><td>Added MRTS for 100 MHz internal topology.</td><td>06/03/25 08:27 PM</td><td>Castillo Sequeira, Alejandro</td></tr><tr><td /><td>0.7</td><td><a href="content.html#57993CE5-8FC3-4753-86F8-4B45D7AF6354" target="contentwin">Low Speed I/O - SPI0 Flash - [For Internal Validation] SPI0 Flash 100MHz 4-Load Branch (Device Down) with G3 Isolation FET Topology</a></td><td>Rs adjusted </td><td>04/25/25 06:08 PM</td><td>Rojas Murillo, Kevin</td></tr><tr><td /><td>0.7</td><td><a href="content.html#57993CE5-8FC3-4753-86F8-4B45D7AF6354" target="contentwin">Low Speed I/O - SPI0 Flash - [For Internal Validation] SPI0 Flash 100MHz 4-Load Branch (Device Down) with G3 Isolation FET Topology</a></td><td>Copy over guideline from NVL-H</td><td>04/25/25 09:35 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#580748BB-472C-4F08-B2C3-36B677E05E8B" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Device Down Topology</a></td><td>Updating</td><td>05/22/25 08:33 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>1.0</td><td><a href="content.html#580748BB-472C-4F08-B2C3-36B677E05E8B" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Device Down Topology</a></td><td>MRTS</td><td>05/22/25 05:29 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#580748BB-472C-4F08-B2C3-36B677E05E8B" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Device Down Topology</a></td><td>Update CMC note</td><td>04/24/25 12:08 AM</td><td>Foroughian, Farnaz</td></tr><tr><td /><td>0.6</td><td><a href="content.html#580748BB-472C-4F08-B2C3-36B677E05E8B" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Device Down Topology</a></td><td>Moved min length to length section</td><td>03/15/25 12:56 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#580748BB-472C-4F08-B2C3-36B677E05E8B" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Device Down Topology</a></td><td>Update diagram name. move via count to via table. remove length matching info in topology</td><td>03/14/25 02:51 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.6</td><td><a href="content.html#580748BB-472C-4F08-B2C3-36B677E05E8B" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Device Down Topology</a></td><td>Added CMC note</td><td>02/25/25 02:14 AM</td><td>Vargas, Marcos</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#5824275B-27E7-46EC-8385-31714EDB4F2A" target="contentwin">High Speed I/O - TCP USB3.2 - TCP USB3.2 Gen2x1 Type-A Main Link Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>adding missing segments</td><td>07/15/25 07:40 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#5824275B-27E7-46EC-8385-31714EDB4F2A" target="contentwin">High Speed I/O - TCP USB3.2 - TCP USB3.2 Gen2x1 Type-A Main Link Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Adding DSL as TLine Type</td><td>05/03/25 04:27 AM</td><td>Jimenez Arias, Jean</td></tr><tr><td /><td>0.4</td><td><a href="content.html#5824275B-27E7-46EC-8385-31714EDB4F2A" target="contentwin">High Speed I/O - TCP USB3.2 - TCP USB3.2 Gen2x1 Type-A Main Link Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Fixing lengths</td><td>11/22/24 09:51 PM</td><td>Jimenez Arias, Jean</td></tr><tr><td /><td>0.4</td><td><a href="content.html#5824275B-27E7-46EC-8385-31714EDB4F2A" target="contentwin">High Speed I/O - TCP USB3.2 - TCP USB3.2 Gen2x1 Type-A Main Link Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Fixing lengths</td><td>11/22/24 09:51 PM</td><td>Jimenez Arias, Jean</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#5836E512-EB6E-43CB-86E8-D5454364791B" target="contentwin">High Speed I/O - Differential Clock (Gen4 support) - CLK PCIe Gen4 Add-in Card Clock Topology - Mainstream, Premium Mid Loss (PML), Tx</a></td><td>segment tline</td><td>07/03/25 06:01 PM</td><td>Chowdhury, Brinta</td></tr><tr><td /><td>0.7</td><td><a href="content.html#5836E512-EB6E-43CB-86E8-D5454364791B" target="contentwin">High Speed I/O - Differential Clock (Gen4 support) - CLK PCIe Gen4 Add-in Card Clock Topology - Mainstream, Premium Mid Loss (PML), Tx</a></td><td>Updating length</td><td>03/24/25 05:15 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.5</td><td><a href="content.html#5836E512-EB6E-43CB-86E8-D5454364791B" target="contentwin">High Speed I/O - Differential Clock (Gen4 support) - CLK PCIe Gen4 Add-in Card Clock Topology - Mainstream, Premium Mid Loss (PML), Tx</a></td><td>Updating min length requirement.</td><td>02/14/25 07:41 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#583E3D9E-186C-4514-87AF-E304D2A39FD8" target="contentwin">High Speed I/O - TCP DP - TCP DP AUX Retimer MUX With Barlow Ridge Topology - Mainstream, Premium Mid Loss (PML), Tx, Post-Channel</a></td><td>removed 'RX'</td><td>07/03/25 05:12 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>0.7</td><td><a href="content.html#583E3D9E-186C-4514-87AF-E304D2A39FD8" target="contentwin">High Speed I/O - TCP DP - TCP DP AUX Retimer MUX With Barlow Ridge Topology - Mainstream, Premium Mid Loss (PML), Tx, Post-Channel</a></td><td>Document moved</td><td>04/16/25 08:00 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#583E3D9E-186C-4514-87AF-E304D2A39FD8" target="contentwin">High Speed I/O - TCP DP - TCP DP AUX Retimer MUX With Barlow Ridge Topology - Mainstream, Premium Mid Loss (PML), Tx, Post-Channel</a></td><td>Updating</td><td>03/27/25 09:36 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#583E3D9E-186C-4514-87AF-E304D2A39FD8" target="contentwin">High Speed I/O - TCP DP - TCP DP AUX Retimer MUX With Barlow Ridge Topology - Mainstream, Premium Mid Loss (PML), Tx, Post-Channel</a></td><td>Adding length</td><td>03/27/25 08:52 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>1.0</td><td><a href="content.html#58EDFAA8-6110-4575-A42D-7AE59A048572" target="contentwin">Low Speed I/O - eSPI - eSPI 1-Load (Device Down) Topology - Segment Lengths</a></td><td>update M1&amp;M2 length equally</td><td>06/04/25 03:10 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.7</td><td><a href="content.html#58EDFAA8-6110-4575-A42D-7AE59A048572" target="contentwin">Low Speed I/O - eSPI - eSPI 1-Load (Device Down) Topology - Segment Lengths</a></td><td>change M1 &amp; M2 value based on R placement optimization</td><td>03/27/25 11:34 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#58EDFAA8-6110-4575-A42D-7AE59A048572" target="contentwin">Low Speed I/O - eSPI - eSPI 1-Load (Device Down) Topology - Segment Lengths</a></td><td>update min len</td><td>03/13/25 04:13 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#58EDFAA8-6110-4575-A42D-7AE59A048572" target="contentwin">Low Speed I/O - eSPI - eSPI 1-Load (Device Down) Topology - Segment Lengths</a></td><td>change R location closer to dev</td><td>01/22/25 03:39 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#58EDFAA8-6110-4575-A42D-7AE59A048572" target="contentwin">Low Speed I/O - eSPI - eSPI 1-Load (Device Down) Topology - Segment Lengths</a></td><td>update max len</td><td>01/22/25 03:37 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#58EDFAA8-6110-4575-A42D-7AE59A048572" target="contentwin">Low Speed I/O - eSPI - eSPI 1-Load (Device Down) Topology - Segment Lengths</a></td><td>change segmentation according to latest format</td><td>01/08/25 08:00 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#58EDFAA8-6110-4575-A42D-7AE59A048572" target="contentwin">Low Speed I/O - eSPI - eSPI 1-Load (Device Down) Topology - Segment Lengths</a></td><td>update</td><td>11/28/24 11:48 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.4</td><td><a href="content.html#58EDFAA8-6110-4575-A42D-7AE59A048572" target="contentwin">Low Speed I/O - eSPI - eSPI 1-Load (Device Down) Topology - Segment Lengths</a></td><td>update for segments</td><td>11/12/24 08:27 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#59B34B5B-4E5A-4F24-9377-781848F1A5D5" target="contentwin">High Speed I/O - HDMI - HDMI Retimer 12G Topology - Mainstream, Premium Mid Loss (PML), Tx, Pre-Channel</a></td><td>Updated Tline Type to include DSL</td><td>03/14/25 06:25 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.0</td><td><a href="content.html#5A180F6C-2053-4FB8-9B6C-160D5BC97883" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 1-Load (Cable and Add-In Card) Topology - Segment Lengths</a></td><td>added min length info</td><td>06/06/25 08:32 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#5A76C809-A0EB-4C58-8633-BF4E148BADE3" target="contentwin">Power Integrity - Memory Device Decoupling - LPCAMM2 E1 Connector - LPCAMM2 E1 Module</a></td><td>Updated configuration diagram</td><td>07/10/25 06:32 PM</td><td>Kamisetty, Kirankumar</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#5A76C809-A0EB-4C58-8633-BF4E148BADE3" target="contentwin">Power Integrity - Memory Device Decoupling - LPCAMM2 E1 Connector - LPCAMM2 E1 Module</a></td><td>Updated the decoupling solution from 0603 47uf to 0603 PH. </td><td>07/10/25 06:32 PM</td><td>Kamisetty, Kirankumar</td></tr><tr><td /><td>0.7</td><td><a href="content.html#5A76C809-A0EB-4C58-8633-BF4E148BADE3" target="contentwin">Power Integrity - Memory Device Decoupling - LPCAMM2 E1 Connector - LPCAMM2 E1 Module</a></td><td>images updated</td><td>05/02/25 05:24 AM</td><td>Kamisetty, Kirankumar</td></tr><tr><td /><td>1.0</td><td><a href="content.html#5AD026DD-CA47-450A-BCEA-FEAA55D02A98" target="contentwin">Low Speed I/O - I2S - I2S Device Mode: 1-Load (Add-In Card) Topology</a></td><td>Removed min length notes</td><td>06/06/25 08:33 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.7</td><td><a href="content.html#5AD026DD-CA47-450A-BCEA-FEAA55D02A98" target="contentwin">Low Speed I/O - I2S - I2S Device Mode: 1-Load (Add-In Card) Topology</a></td><td>Copy over guideline from NVL-H</td><td>04/25/25 09:45 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#5AFB2208-7109-448F-AB2B-F899A2B2512A" target="contentwin">Low Speed I/O - SoundWire - SoundWire Small System: 1 to 4-Load Daisy Chain (Device Down) Topology</a></td><td>Added MRTS</td><td>06/09/25 04:53 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#5AFB2208-7109-448F-AB2B-F899A2B2512A" target="contentwin">Low Speed I/O - SoundWire - SoundWire Small System: 1 to 4-Load Daisy Chain (Device Down) Topology</a></td><td>Updated signal netname</td><td>06/04/25 08:55 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.7</td><td><a href="content.html#5B3CCCBF-B95D-41A3-B7E1-D9074F9EA2B5" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCRTC_PROC</a></td><td>net name</td><td>04/18/25 06:30 AM</td><td>Qian, Wei</td></tr><tr><td /><td>0.6</td><td><a href="content.html#5B3CCCBF-B95D-41A3-B7E1-D9074F9EA2B5" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCRTC_PROC</a></td><td>minor</td><td>03/14/25 05:43 AM</td><td>Qian, Wei</td></tr><tr><td /><td>0.6</td><td><a href="content.html#5B3CCCBF-B95D-41A3-B7E1-D9074F9EA2B5" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCRTC_PROC</a></td><td>new rail</td><td>03/14/25 05:40 AM</td><td>Qian, Wei</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#5BEA96A8-E828-4ABD-8D7D-6E5D152AC1AF" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen2 Device Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed BO length to 12.7mm from 15mm</td><td>07/14/25 10:56 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#5BEA96A8-E828-4ABD-8D7D-6E5D152AC1AF" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen2 Device Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updated Tline Type to include DSL and SL</td><td>03/14/25 04:13 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#5BEA96A8-E828-4ABD-8D7D-6E5D152AC1AF" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen2 Device Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:32 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.0</td><td><a href="content.html#5BF0CCFD-A34B-4D40-AA04-025602B13BDA" target="contentwin">Low Speed I/O - SMLink - SMLink Topology - Pull-up and Pull-down Strength - SMLink Standard Mode (100 kHz)</a></td><td>Updated topology naming</td><td>06/04/25 02:44 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.2</td><td><a href="content.html#5D58263B-D6FF-4CF7-881C-3439F673CC02" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-C Port with Power Switch BC1.2/ Charger Module/ MUX Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Update Note</td><td>08/29/25 08:24 PM</td><td>Foroughian, Farnaz</td></tr><tr><td>0.6</td><td>1.1</td><td><a href="content.html#5D58263B-D6FF-4CF7-881C-3439F673CC02" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-C Port with Power Switch BC1.2/ Charger Module/ MUX Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updating category</td><td>07/29/25 05:51 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#5D58263B-D6FF-4CF7-881C-3439F673CC02" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-C Port with Power Switch BC1.2/ Charger Module/ MUX Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updated Tline Type to support MS,DSL,SL</td><td>03/15/25 12:02 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.5</td><td><a href="content.html#5D58263B-D6FF-4CF7-881C-3439F673CC02" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-C Port with Power Switch BC1.2/ Charger Module/ MUX Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Update Category and Material</td><td>02/14/25 08:47 PM</td><td>Foroughian, Farnaz</td></tr><tr><td /><td>0.7</td><td><a href="content.html#5D9077DF-D82F-4A55-BF62-CA3F1A489CC7" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCRTC_PCH</a></td><td>name</td><td>05/02/25 04:39 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#5ECC6A72-D21E-4E8D-9FC8-445697AFCD9F" target="contentwin">High Speed I/O - CPU PCIe Gen5 - PCIe Gen5 M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Removed BO note to allow 325um S-Non-ES</td><td>07/14/25 10:34 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#5ECC6A72-D21E-4E8D-9FC8-445697AFCD9F" target="contentwin">High Speed I/O - CPU PCIe Gen5 - PCIe Gen5 M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updated Tline Type to include DSL and SL</td><td>03/14/25 03:34 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#5ECC6A72-D21E-4E8D-9FC8-445697AFCD9F" target="contentwin">High Speed I/O - CPU PCIe Gen5 - PCIe Gen5 M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:22 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#5ECC6A72-D21E-4E8D-9FC8-445697AFCD9F" target="contentwin">High Speed I/O - CPU PCIe Gen5 - PCIe Gen5 M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:22 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#5EE7611E-ADAB-46DA-8D12-99E698D623F8" target="contentwin">High Speed I/O - CPU PCIe Gen4 - (Internal) PCIe Gen4 CEM with FFC Cable Topology</a></td><td>Updated diagram name and moved number of vias to Via section</td><td>03/14/25 05:41 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#5EE7611E-ADAB-46DA-8D12-99E698D623F8" target="contentwin">High Speed I/O - CPU PCIe Gen4 - (Internal) PCIe Gen4 CEM with FFC Cable Topology</a></td><td>Renamed to (Internal) PCIe Gen4 CEM with FFC Cable</td><td>05/16/24 03:54 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.7</td><td><a href="content.html#5F5C1DC7-82F7-4800-9AFF-87C1105B3697" target="contentwin">High Speed I/O - PCH USB3.2 Gen1 - USB3.2 Gen1x1 Type-A Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Adding SL as TLine Type</td><td>05/03/25 04:37 AM</td><td>Jimenez Arias, Jean</td></tr><tr><td /><td>0.2</td><td><a href="content.html#5F5C1DC7-82F7-4800-9AFF-87C1105B3697" target="contentwin">High Speed I/O - PCH USB3.2 Gen1 - USB3.2 Gen1x1 Type-A Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed to Premium Mid Loss (PML)</td><td>04/27/24 06:31 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#608E6A1F-2EC3-4EA2-8369-2351ECE7F04B" target="contentwin">Electromagnetic Compatibility - HSIO RFI Mitigation</a></td><td>Creating new section for eDP RFI mitigation</td><td>09/26/24 06:24 PM</td><td>Paniagua Acuna, Luis Carlos</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#61099475-F009-471A-897C-927C16286E54" target="contentwin">High Speed I/O - HDMI - HDMI DDC Topology - Mainstream, Premium Mid Loss (PML), Tx</a></td><td>removing cable.</td><td>07/15/25 05:58 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#61099475-F009-471A-897C-927C16286E54" target="contentwin">High Speed I/O - HDMI - HDMI DDC Topology - Mainstream, Premium Mid Loss (PML), Tx</a></td><td>Updated Tline Type to include DSL</td><td>03/14/25 06:27 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#61099475-F009-471A-897C-927C16286E54" target="contentwin">High Speed I/O - HDMI - HDMI DDC Topology - Mainstream, Premium Mid Loss (PML), Tx</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:30 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.0</td><td><a href="content.html#610CF0BD-ECED-4F15-90BC-7E3C20C7EC4C" target="contentwin">Low Speed I/O - DMIC - DMIC 2-Load Branch Topology</a></td><td>Added MRTS</td><td>06/09/25 04:29 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.6</td><td><a href="content.html#610CF0BD-ECED-4F15-90BC-7E3C20C7EC4C" target="contentwin">Low Speed I/O - DMIC - DMIC 2-Load Branch Topology</a></td><td>Updated CPU buffer drive strength notes and signal netname</td><td>03/17/25 02:44 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#610CF0BD-ECED-4F15-90BC-7E3C20C7EC4C" target="contentwin">Low Speed I/O - DMIC - DMIC 2-Load Branch Topology</a></td><td>Updated PCH to CPU</td><td>02/14/25 10:38 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>0.5</td><td><a href="content.html#610CF0BD-ECED-4F15-90BC-7E3C20C7EC4C" target="contentwin">Low Speed I/O - DMIC - DMIC 2-Load Branch Topology</a></td><td>Updated CPU buffer drive strength</td><td>02/13/25 08:19 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>1.0</td><td><a href="content.html#61BDE592-CBC5-471D-A5BA-EFF187763803" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO (Type3 PCB)</a></td><td>notes</td><td>06/11/25 09:44 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>1.0</td><td><a href="content.html#61BDE592-CBC5-471D-A5BA-EFF187763803" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO (Type3 PCB)</a></td><td>notes</td><td>06/11/25 09:44 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#61F7608B-2F18-4908-82FD-56D6CE54EEB7" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen1 Device Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed BO length to 12.7mm from 15.2mm</td><td>07/14/25 10:53 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#61F7608B-2F18-4908-82FD-56D6CE54EEB7" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen1 Device Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updated Tline Type to include DSL and SL</td><td>03/14/25 03:54 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#61F7608B-2F18-4908-82FD-56D6CE54EEB7" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen1 Device Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:31 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.7</td><td><a href="content.html#624F7B84-8311-487E-9B56-4ED1DA8BD0AC" target="contentwin">High Speed I/O - HDMI - HDMI Limiting Redriver 12G Topology - Mainstream, Premium Mid Loss (PML), Tx, Pre-Channel</a></td><td>Changing length notes to non simulated</td><td>04/21/25 08:54 PM</td><td>Fong Chen, Kaseng</td></tr><tr><td /><td>0.7</td><td><a href="content.html#624F7B84-8311-487E-9B56-4ED1DA8BD0AC" target="contentwin">High Speed I/O - HDMI - HDMI Limiting Redriver 12G Topology - Mainstream, Premium Mid Loss (PML), Tx, Pre-Channel</a></td><td>Changing length notes to non simulated</td><td>04/21/25 08:54 PM</td><td>Fong Chen, Kaseng</td></tr><tr><td /><td>0.7</td><td><a href="content.html#624F7B84-8311-487E-9B56-4ED1DA8BD0AC" target="contentwin">High Speed I/O - HDMI - HDMI Limiting Redriver 12G Topology - Mainstream, Premium Mid Loss (PML), Tx, Pre-Channel</a></td><td>Updating length due to new analysis results with new PKG extraction model</td><td>03/19/25 08:14 PM</td><td>Fong Chen, Kaseng</td></tr><tr><td /><td>0.7</td><td><a href="content.html#624F7B84-8311-487E-9B56-4ED1DA8BD0AC" target="contentwin">High Speed I/O - HDMI - HDMI Limiting Redriver 12G Topology - Mainstream, Premium Mid Loss (PML), Tx, Pre-Channel</a></td><td>Updating length due to new analysis results with new PKG extraction model</td><td>03/19/25 08:14 PM</td><td>Fong Chen, Kaseng</td></tr><tr><td /><td>0.6</td><td><a href="content.html#624F7B84-8311-487E-9B56-4ED1DA8BD0AC" target="contentwin">High Speed I/O - HDMI - HDMI Limiting Redriver 12G Topology - Mainstream, Premium Mid Loss (PML), Tx, Pre-Channel</a></td><td>Updated Tline Type to include DSL</td><td>03/14/25 06:23 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#624F7B84-8311-487E-9B56-4ED1DA8BD0AC" target="contentwin">High Speed I/O - HDMI - HDMI Limiting Redriver 12G Topology - Mainstream, Premium Mid Loss (PML), Tx, Pre-Channel</a></td><td>Updated Tline Type to include DSL</td><td>03/14/25 06:23 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.5</td><td><a href="content.html#624F7B84-8311-487E-9B56-4ED1DA8BD0AC" target="contentwin">High Speed I/O - HDMI - HDMI Limiting Redriver 12G Topology - Mainstream, Premium Mid Loss (PML), Tx, Pre-Channel</a></td><td>changing channel length</td><td>01/17/25 12:34 AM</td><td>Fong Chen, Kaseng</td></tr><tr><td /><td>0.5</td><td><a href="content.html#624F7B84-8311-487E-9B56-4ED1DA8BD0AC" target="contentwin">High Speed I/O - HDMI - HDMI Limiting Redriver 12G Topology - Mainstream, Premium Mid Loss (PML), Tx, Pre-Channel</a></td><td>changing channel length</td><td>01/17/25 12:34 AM</td><td>Fong Chen, Kaseng</td></tr><tr><td /><td>0.2</td><td><a href="content.html#624F7B84-8311-487E-9B56-4ED1DA8BD0AC" target="contentwin">High Speed I/O - HDMI - HDMI Limiting Redriver 12G Topology - Mainstream, Premium Mid Loss (PML), Tx, Pre-Channel</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:31 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#624F7B84-8311-487E-9B56-4ED1DA8BD0AC" target="contentwin">High Speed I/O - HDMI - HDMI Limiting Redriver 12G Topology - Mainstream, Premium Mid Loss (PML), Tx, Pre-Channel</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:31 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#624F7B84-8311-487E-9B56-4ED1DA8BD0AC" target="contentwin">High Speed I/O - HDMI - HDMI Limiting Redriver 12G Topology - Mainstream, Premium Mid Loss (PML), Tx, Pre-Channel</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:31 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#63F0B29C-843D-4AEB-9FEA-30C3C6A32F4B" target="contentwin">High Speed I/O - (Validation) UFS4.0</a></td><td>Remove CMC from general guidelines and Update PN matching requirement</td><td>05/06/25 05:09 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.7</td><td><a href="content.html#63F0B29C-843D-4AEB-9FEA-30C3C6A32F4B" target="contentwin">High Speed I/O - (Validation) UFS4.0</a></td><td>Remove mil from the content</td><td>04/04/25 07:55 PM</td><td>Chen, Chi-te</td></tr><tr><td /><td>0.5</td><td><a href="content.html#63F0B29C-843D-4AEB-9FEA-30C3C6A32F4B" target="contentwin">High Speed I/O - (Validation) UFS4.0</a></td><td>Updated naming</td><td>01/16/25 12:58 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.5</td><td><a href="content.html#63F0B29C-843D-4AEB-9FEA-30C3C6A32F4B" target="contentwin">High Speed I/O - (Validation) UFS4.0</a></td><td>try</td><td>01/16/25 12:58 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.5</td><td><a href="content.html#63F0B29C-843D-4AEB-9FEA-30C3C6A32F4B" target="contentwin">High Speed I/O - (Validation) UFS4.0</a></td><td>Updated UFS naming</td><td>01/16/25 12:57 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.5</td><td><a href="content.html#63F0B29C-843D-4AEB-9FEA-30C3C6A32F4B" target="contentwin">High Speed I/O - (Validation) UFS4.0</a></td><td>Updated UFS naming to follow NVL-H</td><td>01/16/25 12:22 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#63F0B29C-843D-4AEB-9FEA-30C3C6A32F4B" target="contentwin">High Speed I/O - (Validation) UFS4.0</a></td><td>Added General Guideline notes and length matching</td><td>09/27/24 03:14 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#63F0B29C-843D-4AEB-9FEA-30C3C6A32F4B" target="contentwin">High Speed I/O - (Validation) UFS4.0</a></td><td>Change to (Validation) UFS</td><td>09/25/24 05:12 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#63F0B29C-843D-4AEB-9FEA-30C3C6A32F4B" target="contentwin">High Speed I/O - (Validation) UFS4.0</a></td><td>Added UFS</td><td>09/25/24 05:11 PM</td><td>Tran, Tan V</td></tr><tr><td>0.6</td><td>1.1</td><td><a href="content.html#6476DAFA-0946-4D16-93CE-9FBC617F5AA4" target="contentwin">High Speed I/O - CPU USB3.2 Gen1 - USB3.2 Gen1x1 Type-A Internal Cable With Redriver Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updating Category to Mainstream from None.</td><td>07/29/25 07:31 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#6476DAFA-0946-4D16-93CE-9FBC617F5AA4" target="contentwin">High Speed I/O - CPU USB3.2 Gen1 - USB3.2 Gen1x1 Type-A Internal Cable With Redriver Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Adding DSL as TLine Type</td><td>05/03/25 04:32 AM</td><td>Jimenez Arias, Jean</td></tr><tr><td /><td>0.2</td><td><a href="content.html#6476DAFA-0946-4D16-93CE-9FBC617F5AA4" target="contentwin">High Speed I/O - CPU USB3.2 Gen1 - USB3.2 Gen1x1 Type-A Internal Cable With Redriver Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Document moved</td><td>04/25/24 06:18 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#65007FDF-3554-48B8-92EB-C5CDC57276E0" target="contentwin">High Speed I/O</a></td><td>Renamed to TBT4</td><td>04/24/24 05:03 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#65007FDF-3554-48B8-92EB-C5CDC57276E0" target="contentwin">High Speed I/O</a></td><td>Changed to TBT5</td><td>04/24/24 05:03 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.7</td><td><a href="content.html#65EC7299-A5EE-4100-B065-0860BE1553CF" target="contentwin">Electromagnetic Compatibility - EMC Component Selection - Common Mode Choke Selection</a></td><td>Included eUSB2.0 CMC recommendations</td><td>04/28/25 09:18 PM</td><td>Paniagua Acuna, Luis Carlos</td></tr><tr><td /><td>0.5</td><td><a href="content.html#65EC7299-A5EE-4100-B065-0860BE1553CF" target="contentwin">Electromagnetic Compatibility - EMC Component Selection - Common Mode Choke Selection</a></td><td>Removed TCP USB + DP from the table as it's not supported in NVL-Hx SI</td><td>02/12/25 10:36 PM</td><td>Paniagua Acuna, Luis Carlos</td></tr><tr><td /><td>0.5</td><td><a href="content.html#65EC7299-A5EE-4100-B065-0860BE1553CF" target="contentwin">Electromagnetic Compatibility - EMC Component Selection - Common Mode Choke Selection</a></td><td>updating to newest section updates from NVL-S 0.7. Updated hsio naming and few CMCs</td><td>12/26/24 03:59 PM</td><td>Paniagua Acuna, Luis Carlos</td></tr><tr><td /><td>0.2</td><td><a href="content.html#667D74F0-5231-4318-BD5C-1A10AFC3BCA5" target="contentwin">High Speed I/O - CSI DPHY - CSI DPHY Main Link Up To 2.0 Gbps Topology - Mainstream, Premium Mid Loss (PML), Rx</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 10:27 PM</td><td>Tran, Tan V</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#66F5FF32-7E88-4CFB-963F-ABE38E799625" target="contentwin">High Speed I/O - TCP USB3.2 - (Internal) TCP USB3.2 Gen2x1 Type-A Main Link M.2 Modular Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>updating length</td><td>07/15/25 07:35 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#66F5FF32-7E88-4CFB-963F-ABE38E799625" target="contentwin">High Speed I/O - TCP USB3.2 - (Internal) TCP USB3.2 Gen2x1 Type-A Main Link M.2 Modular Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Adding DSL as TLine Type</td><td>05/03/25 04:30 AM</td><td>Jimenez Arias, Jean</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#6778B16A-3DC8-476B-A8FC-F203A683006C" target="contentwin">Low Speed I/O - GSPI - GSPI 1-Load (for Touch Panel) Topology</a></td><td>Updated series resistor value recommendation for this topology</td><td>07/04/25 08:59 AM</td><td>Nor Adil, Azhad Hariz</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#6778B16A-3DC8-476B-A8FC-F203A683006C" target="contentwin">Low Speed I/O - GSPI - GSPI 1-Load (for Touch Panel) Topology</a></td><td>Added resistor placeholder to CLK signal </td><td>06/26/25 08:15 AM</td><td>Nor Adil, Azhad Hariz</td></tr><tr><td /><td>1.0</td><td><a href="content.html#6778B16A-3DC8-476B-A8FC-F203A683006C" target="contentwin">Low Speed I/O - GSPI - GSPI 1-Load (for Touch Panel) Topology</a></td><td>Removed min length notes as covered in segment length section.</td><td>06/04/25 06:55 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#6778B16A-3DC8-476B-A8FC-F203A683006C" target="contentwin">Low Speed I/O - GSPI - GSPI 1-Load (for Touch Panel) Topology</a></td><td>Updated series resistor R1 value suggestion and added signal MRTS for this topology</td><td>06/04/25 02:15 AM</td><td>Nor Adil, Azhad Hariz</td></tr><tr><td /><td>0.2</td><td><a href="content.html#680017EE-419C-422C-9FEA-CFED48176996" target="contentwin">Low Speed I/O - SoundWire</a></td><td>Rename</td><td>09/20/24 11:23 PM</td><td>Ke, Mengkun</td></tr><tr><td /><td>0.2</td><td><a href="content.html#6895396B-2FF4-4BFB-A99E-D4C873CF8DF4" target="contentwin">Electromagnetic Compatibility - EMC Component Selection</a></td><td>Updated the CMC selection table and notes</td><td>09/25/24 08:52 AM</td><td>Koh, Boon Ping</td></tr><tr><td /><td>0.2</td><td><a href="content.html#690C2D6C-C587-4A97-8B28-ECB686D25DCB" target="contentwin">High Speed I/O - eUSB2</a></td><td>Renamed to eUSB2 Repeater Device Down Topology</td><td>04/24/24 07:00 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#690C2D6C-C587-4A97-8B28-ECB686D25DCB" target="contentwin">High Speed I/O - eUSB2</a></td><td>Renamed to eUSB2 Repeater Device Down Topology</td><td>04/24/24 07:00 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#690C2D6C-C587-4A97-8B28-ECB686D25DCB" target="contentwin">High Speed I/O - eUSB2</a></td><td>Renamed to eUSB2 Repeater Device Down Topology</td><td>04/24/24 07:00 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#690C2D6C-C587-4A97-8B28-ECB686D25DCB" target="contentwin">High Speed I/O - eUSB2</a></td><td>Renamed to eUSB2 Repeater Device Down Topology</td><td>04/24/24 07:00 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#690C2D6C-C587-4A97-8B28-ECB686D25DCB" target="contentwin">High Speed I/O - eUSB2</a></td><td>Renamed to eUSB2 Repeater Device Down Topology</td><td>04/24/24 07:00 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.0</td><td><a href="content.html#69948BA4-7444-42D0-92B7-038209DD6FD8" target="contentwin">Low Speed I/O - HDA - [For Internal Validation] HDA 1-Load (Add-In Card) Topology</a></td><td>Added MRTS</td><td>06/09/25 04:36 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#69948BA4-7444-42D0-92B7-038209DD6FD8" target="contentwin">Low Speed I/O - HDA - [For Internal Validation] HDA 1-Load (Add-In Card) Topology</a></td><td>Update diagram. rename PCH to CPU</td><td>06/04/25 03:33 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0</td><td><a href="content.html#69948BA4-7444-42D0-92B7-038209DD6FD8" target="contentwin">Low Speed I/O - HDA - [For Internal Validation] HDA 1-Load (Add-In Card) Topology</a></td><td>Remove AIC (w/o cable) topology diagram which is not supported. </td><td>06/04/25 01:00 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.7</td><td><a href="content.html#69948BA4-7444-42D0-92B7-038209DD6FD8" target="contentwin">Low Speed I/O - HDA - [For Internal Validation] HDA 1-Load (Add-In Card) Topology</a></td><td>Updated R1 notes and change to internal only</td><td>05/05/25 04:35 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.7</td><td><a href="content.html#69948BA4-7444-42D0-92B7-038209DD6FD8" target="contentwin">Low Speed I/O - HDA - [For Internal Validation] HDA 1-Load (Add-In Card) Topology</a></td><td>Update R1 to 10ohm</td><td>03/19/25 08:41 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.5</td><td><a href="content.html#69948BA4-7444-42D0-92B7-038209DD6FD8" target="contentwin">Low Speed I/O - HDA - [For Internal Validation] HDA 1-Load (Add-In Card) Topology</a></td><td>Update HDA internal topology info</td><td>02/14/25 03:20 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.5</td><td><a href="content.html#69948BA4-7444-42D0-92B7-038209DD6FD8" target="contentwin">Low Speed I/O - HDA - [For Internal Validation] HDA 1-Load (Add-In Card) Topology</a></td><td>update</td><td>12/18/24 06:22 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#69948BA4-7444-42D0-92B7-038209DD6FD8" target="contentwin">Low Speed I/O - HDA - [For Internal Validation] HDA 1-Load (Add-In Card) Topology</a></td><td>update</td><td>12/06/24 12:40 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#69948BA4-7444-42D0-92B7-038209DD6FD8" target="contentwin">Low Speed I/O - HDA - [For Internal Validation] HDA 1-Load (Add-In Card) Topology</a></td><td>update</td><td>12/05/24 09:48 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#69948BA4-7444-42D0-92B7-038209DD6FD8" target="contentwin">Low Speed I/O - HDA - [For Internal Validation] HDA 1-Load (Add-In Card) Topology</a></td><td>update</td><td>12/05/24 02:40 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#69948BA4-7444-42D0-92B7-038209DD6FD8" target="contentwin">Low Speed I/O - HDA - [For Internal Validation] HDA 1-Load (Add-In Card) Topology</a></td><td>update</td><td>12/05/24 02:31 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#69948BA4-7444-42D0-92B7-038209DD6FD8" target="contentwin">Low Speed I/O - HDA - [For Internal Validation] HDA 1-Load (Add-In Card) Topology</a></td><td>update</td><td>12/05/24 02:15 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.7</td><td><a href="content.html#6A3E516D-7215-45F7-B53E-28580185C20D" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8_PROC</a></td><td>net name change</td><td>04/18/25 06:30 AM</td><td>Qian, Wei</td></tr><tr><td /><td>0.5</td><td><a href="content.html#6A3E516D-7215-45F7-B53E-28580185C20D" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8_PROC</a></td><td>minor</td><td>02/14/25 08:53 PM</td><td>Qian, Wei</td></tr><tr><td /><td>0.2</td><td><a href="content.html#6A3E516D-7215-45F7-B53E-28580185C20D" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8_PROC</a></td><td>name</td><td>09/26/24 10:33 PM</td><td>Qian, Wei</td></tr><tr><td /><td>0.5</td><td><a href="content.html#6AAA8C15-D7BF-4B4E-A351-396594318476" target="contentwin">Low Speed I/O - I3C - I3C 1-Island (Device Down) Topology - Segment Lengths For Mixed I3C/I2C Bus, Up To I2C Fast Mode </a></td><td>Updated DSL in segment length table</td><td>02/14/25 11:03 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td>0.6</td><td>1.1</td><td><a href="content.html#6ACEF118-EDB0-4F13-8CA6-C334E190AB90" target="contentwin">High Speed I/O - (Internal) eUSB2V2 - eUSB2V2 Native Camera Topology Up to 4.8Gbps - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updating Category to Mainstream from None.</td><td>07/29/25 07:32 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#6ACEF118-EDB0-4F13-8CA6-C334E190AB90" target="contentwin">High Speed I/O - (Internal) eUSB2V2 - eUSB2V2 Native Camera Topology Up to 4.8Gbps - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Update length details</td><td>03/14/25 02:30 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.6</td><td><a href="content.html#6ACEF118-EDB0-4F13-8CA6-C334E190AB90" target="contentwin">High Speed I/O - (Internal) eUSB2V2 - eUSB2V2 Native Camera Topology Up to 4.8Gbps - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Added eUSB2V2 internal guideline for 4.8Gbps</td><td>03/14/25 02:08 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.6</td><td><a href="content.html#6ACEF118-EDB0-4F13-8CA6-C334E190AB90" target="contentwin">High Speed I/O - (Internal) eUSB2V2 - eUSB2V2 Native Camera Topology Up to 4.8Gbps - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Added eUSB2V2 internal guideline for 4.8Gbps</td><td>03/14/25 02:08 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0</td><td><a href="content.html#6B574B67-9C43-4B42-8F28-3CEEF1E861C0" target="contentwin">Low Speed I/O - SMLink - SMLink Topology - Pull-up and Pull-down Strength - SMLink Fast Mode (400 kHz)</a></td><td>Updated topology naming</td><td>06/04/25 02:44 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#6B75556C-7709-432C-8BE8-AAD313DDDF7B" target="contentwin">High Speed I/O - CSI CPHY - CSI CPHY Main Link Up To 1.0 Gsps Topology</a></td><td>Updated Total insertion loss note to indicate "Cable" instead of "Mcable"</td><td>07/14/25 09:53 PM</td><td>Tran, Tan V</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#6B75556C-7709-432C-8BE8-AAD313DDDF7B" target="contentwin">High Speed I/O - CSI CPHY - CSI CPHY Main Link Up To 1.0 Gsps Topology</a></td><td>Updated Total insertion loss note to indicate "BO" instead of "BO1"</td><td>07/14/25 09:51 PM</td><td>Tran, Tan V</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#6B75556C-7709-432C-8BE8-AAD313DDDF7B" target="contentwin">High Speed I/O - CSI CPHY - CSI CPHY Main Link Up To 1.0 Gsps Topology</a></td><td>Updated MS reference plane note to Gnd Ref.</td><td>07/14/25 09:46 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.0</td><td><a href="content.html#6B75556C-7709-432C-8BE8-AAD313DDDF7B" target="contentwin">High Speed I/O - CSI CPHY - CSI CPHY Main Link Up To 1.0 Gsps Topology</a></td><td>MRTS</td><td>05/22/25 09:10 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#6B75556C-7709-432C-8BE8-AAD313DDDF7B" target="contentwin">High Speed I/O - CSI CPHY - CSI CPHY Main Link Up To 1.0 Gsps Topology</a></td><td>Moved via to Via section</td><td>03/15/25 01:12 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#6B75556C-7709-432C-8BE8-AAD313DDDF7B" target="contentwin">High Speed I/O - CSI CPHY - CSI CPHY Main Link Up To 1.0 Gsps Topology</a></td><td>Updated Notes on loss</td><td>03/14/25 09:42 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#6B75556C-7709-432C-8BE8-AAD313DDDF7B" target="contentwin">High Speed I/O - CSI CPHY - CSI CPHY Main Link Up To 1.0 Gsps Topology</a></td><td>Updated diagram name and Notes</td><td>03/14/25 09:38 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#6B75556C-7709-432C-8BE8-AAD313DDDF7B" target="contentwin">High Speed I/O - CSI CPHY - CSI CPHY Main Link Up To 1.0 Gsps Topology</a></td><td>Renamed to CSI CPHY Main Link Up To 1.0 Gsps Topology</td><td>05/30/24 04:57 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#6B75556C-7709-432C-8BE8-AAD313DDDF7B" target="contentwin">High Speed I/O - CSI CPHY - CSI CPHY Main Link Up To 1.0 Gsps Topology</a></td><td>Renamed to CSI CPHY Main Link Up To 1.0 Gbps Topology</td><td>04/24/24 06:51 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.5</td><td><a href="content.html#6C94B1BC-AF72-4C72-BAA6-7BB13B39132A" target="contentwin">High Speed I/O - Differential Clock (Gen3 and below support)</a></td><td>fixing diff io clock section</td><td>11/28/24 06:44 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>1.2</td><td><a href="content.html#6D7AA34C-CDB6-43FF-A3D0-3573E9B0A8BF" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Update Note</td><td>08/29/25 08:16 PM</td><td>Foroughian, Farnaz</td></tr><tr><td /><td>1.2</td><td><a href="content.html#6D7AA34C-CDB6-43FF-A3D0-3573E9B0A8BF" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Update Notes</td><td>08/29/25 07:43 PM</td><td>Foroughian, Farnaz</td></tr><tr><td>0.6</td><td>1.1</td><td><a href="content.html#6D7AA34C-CDB6-43FF-A3D0-3573E9B0A8BF" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updating category</td><td>07/29/25 05:50 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#6D7AA34C-CDB6-43FF-A3D0-3573E9B0A8BF" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updated Tline Type to include MS,DSL,SL</td><td>03/14/25 11:24 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#6D7AA34C-CDB6-43FF-A3D0-3573E9B0A8BF" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Remove min length requirement</td><td>09/25/24 09:15 PM</td><td>Law, Raymond R</td></tr><tr><td /><td>0.2</td><td><a href="content.html#6D7AA34C-CDB6-43FF-A3D0-3573E9B0A8BF" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Update segment length</td><td>08/22/24 09:31 PM</td><td>Law, Raymond R</td></tr><tr><td /><td>0.2</td><td><a href="content.html#6D7AA34C-CDB6-43FF-A3D0-3573E9B0A8BF" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:51 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.2</td><td><a href="content.html#6DA3F051-3317-41BA-91B2-14CB5892D49B" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Camera Topology</a></td><td>Topology View Update</td><td>08/29/25 07:32 PM</td><td>Foroughian, Farnaz</td></tr><tr><td /><td>1.0</td><td><a href="content.html#6DA3F051-3317-41BA-91B2-14CB5892D49B" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Camera Topology</a></td><td>Updating MRTS</td><td>05/23/25 04:57 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>1.0</td><td><a href="content.html#6DA3F051-3317-41BA-91B2-14CB5892D49B" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Camera Topology</a></td><td>MRTS</td><td>05/22/25 02:58 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#6DA3F051-3317-41BA-91B2-14CB5892D49B" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Camera Topology</a></td><td>removed CMC recommendation</td><td>04/23/25 03:45 PM</td><td>Foroughian, Farnaz</td></tr><tr><td /><td>0.6</td><td><a href="content.html#6DA3F051-3317-41BA-91B2-14CB5892D49B" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Camera Topology</a></td><td>Update diagram name. move via count to via table. remove length matching info in topology</td><td>03/14/25 02:38 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.6</td><td><a href="content.html#6DA3F051-3317-41BA-91B2-14CB5892D49B" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Camera Topology</a></td><td>Add note for CMC</td><td>03/05/25 11:14 PM</td><td>Foroughian, Farnaz</td></tr><tr><td /><td>0.6</td><td><a href="content.html#6DA3F051-3317-41BA-91B2-14CB5892D49B" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Camera Topology</a></td><td>Add note for CMC</td><td>03/05/25 11:14 PM</td><td>Foroughian, Farnaz</td></tr><tr><td /><td>0.6</td><td><a href="content.html#6DA3F051-3317-41BA-91B2-14CB5892D49B" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Camera Topology</a></td><td>Add note for CMC</td><td>03/05/25 11:14 PM</td><td>Foroughian, Farnaz</td></tr><tr><td /><td>0.2</td><td><a href="content.html#6DA3F051-3317-41BA-91B2-14CB5892D49B" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Camera Topology</a></td><td>Remove min length requirement</td><td>09/25/24 09:08 PM</td><td>Law, Raymond R</td></tr><tr><td /><td>0.2</td><td><a href="content.html#6DA3F051-3317-41BA-91B2-14CB5892D49B" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Camera Topology</a></td><td>Remove min length requirement</td><td>09/25/24 09:08 PM</td><td>Law, Raymond R</td></tr><tr><td /><td>0.2</td><td><a href="content.html#6DA3F051-3317-41BA-91B2-14CB5892D49B" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Camera Topology</a></td><td>Remove min length requirement</td><td>09/25/24 09:08 PM</td><td>Law, Raymond R</td></tr><tr><td /><td>0.2</td><td><a href="content.html#6DA3F051-3317-41BA-91B2-14CB5892D49B" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Camera Topology</a></td><td>Update topology drawing</td><td>08/22/24 07:44 PM</td><td>Law, Raymond R</td></tr><tr><td /><td>0.2</td><td><a href="content.html#6DA3F051-3317-41BA-91B2-14CB5892D49B" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Camera Topology</a></td><td>Update topology drawing</td><td>08/22/24 07:44 PM</td><td>Law, Raymond R</td></tr><tr><td /><td>0.2</td><td><a href="content.html#6DA3F051-3317-41BA-91B2-14CB5892D49B" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Camera Topology</a></td><td>Update topology drawing</td><td>08/22/24 07:44 PM</td><td>Law, Raymond R</td></tr><tr><td /><td>0.2</td><td><a href="content.html#6DA3F051-3317-41BA-91B2-14CB5892D49B" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Camera Topology</a></td><td>Update topology drawing</td><td>08/22/24 07:19 PM</td><td>Law, Raymond R</td></tr><tr><td /><td>0.2</td><td><a href="content.html#6DA3F051-3317-41BA-91B2-14CB5892D49B" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Camera Topology</a></td><td>Update topology drawing</td><td>08/22/24 07:19 PM</td><td>Law, Raymond R</td></tr><tr><td /><td>0.2</td><td><a href="content.html#6DA3F051-3317-41BA-91B2-14CB5892D49B" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Camera Topology</a></td><td>Update topology drawing</td><td>08/22/24 07:19 PM</td><td>Law, Raymond R</td></tr><tr><td /><td>0.2</td><td><a href="content.html#6DA3F051-3317-41BA-91B2-14CB5892D49B" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Camera Topology</a></td><td>Rename topology</td><td>08/22/24 05:45 PM</td><td>Law, Raymond R</td></tr><tr><td /><td>0.2</td><td><a href="content.html#6DA3F051-3317-41BA-91B2-14CB5892D49B" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Camera Topology</a></td><td>Rename topology</td><td>08/22/24 05:45 PM</td><td>Law, Raymond R</td></tr><tr><td /><td>0.2</td><td><a href="content.html#6DA3F051-3317-41BA-91B2-14CB5892D49B" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Camera Topology</a></td><td>Rename topology</td><td>08/22/24 05:45 PM</td><td>Law, Raymond R</td></tr><tr><td /><td>0.2</td><td><a href="content.html#6DA3F051-3317-41BA-91B2-14CB5892D49B" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Camera Topology</a></td><td>Renamed to eUSB2 Native Main Link Topology (Camera)</td><td>04/24/24 08:18 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#6DA3F051-3317-41BA-91B2-14CB5892D49B" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Camera Topology</a></td><td>Renamed to eUSB2 Native Main Link Topology (Camera)</td><td>04/24/24 08:18 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#6DA3F051-3317-41BA-91B2-14CB5892D49B" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Camera Topology</a></td><td>Renamed to eUSB2 Native Main Link Topology (Camera)</td><td>04/24/24 08:18 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.5</td><td><a href="content.html#6DB1B02F-B984-46AD-838D-E72E5F28C450" target="contentwin">Low Speed I/O - ISH-SPI - ISH-SPI 1-Load (Add-In Card) Topology - Segment Lengths</a></td><td>update min len total note</td><td>01/09/25 04:58 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#6DB1B02F-B984-46AD-838D-E72E5F28C450" target="contentwin">Low Speed I/O - ISH-SPI - ISH-SPI 1-Load (Add-In Card) Topology - Segment Lengths</a></td><td>update</td><td>12/05/24 01:54 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.7</td><td><a href="content.html#6DF744E8-CF95-4D7F-9ADB-460ED3F61EF4" target="contentwin">High Speed I/O - PCH USB3.2 Gen1 - (Internal Validation) USB3.2 Gen1x1 Type-A Redriver Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Adding SL as TLine Type</td><td>05/03/25 04:38 AM</td><td>Jimenez Arias, Jean</td></tr><tr><td /><td>0.6</td><td><a href="content.html#6DF744E8-CF95-4D7F-9ADB-460ED3F61EF4" target="contentwin">High Speed I/O - PCH USB3.2 Gen1 - (Internal Validation) USB3.2 Gen1x1 Type-A Redriver Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updating</td><td>03/14/25 10:39 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.2</td><td><a href="content.html#6DF744E8-CF95-4D7F-9ADB-460ED3F61EF4" target="contentwin">High Speed I/O - PCH USB3.2 Gen1 - (Internal Validation) USB3.2 Gen1x1 Type-A Redriver Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed to Premium Mid Loss (PML)</td><td>04/27/24 06:31 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#6FCC24B7-86C3-4C26-809A-8A17F103210A" target="contentwin">High Speed I/O - (Internal) eUSB2V2 - eUSB2V2 Native Camera Topology Up to 4.8Gbps</a></td><td>Updated diagram name</td><td>03/15/25 01:11 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#6FCC24B7-86C3-4C26-809A-8A17F103210A" target="contentwin">High Speed I/O - (Internal) eUSB2V2 - eUSB2V2 Native Camera Topology Up to 4.8Gbps</a></td><td>Updates notes and speed</td><td>03/14/25 02:18 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.6</td><td><a href="content.html#6FCC24B7-86C3-4C26-809A-8A17F103210A" target="contentwin">High Speed I/O - (Internal) eUSB2V2 - eUSB2V2 Native Camera Topology Up to 4.8Gbps</a></td><td>Updates notes and speed</td><td>03/14/25 02:18 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.6</td><td><a href="content.html#6FCC24B7-86C3-4C26-809A-8A17F103210A" target="contentwin">High Speed I/O - (Internal) eUSB2V2 - eUSB2V2 Native Camera Topology Up to 4.8Gbps</a></td><td>Update eUSB2V2 guideline</td><td>03/14/25 03:43 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.6</td><td><a href="content.html#6FCC24B7-86C3-4C26-809A-8A17F103210A" target="contentwin">High Speed I/O - (Internal) eUSB2V2 - eUSB2V2 Native Camera Topology Up to 4.8Gbps</a></td><td>Update eUSB2V2 guideline</td><td>03/14/25 03:43 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.6</td><td><a href="content.html#6FCC24B7-86C3-4C26-809A-8A17F103210A" target="contentwin">High Speed I/O - (Internal) eUSB2V2 - eUSB2V2 Native Camera Topology Up to 4.8Gbps</a></td><td>Updated topology and diagram names</td><td>03/13/25 11:39 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#6FCC24B7-86C3-4C26-809A-8A17F103210A" target="contentwin">High Speed I/O - (Internal) eUSB2V2 - eUSB2V2 Native Camera Topology Up to 4.8Gbps</a></td><td>Updated topology and diagram names</td><td>03/13/25 11:39 PM</td><td>Tran, Tan V</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#700B02CD-CFE6-4676-AB11-58F24087727A" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen3 Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed BO length to 12.7mm from 15.2mm</td><td>07/14/25 11:00 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#700B02CD-CFE6-4676-AB11-58F24087727A" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen3 Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updated Tline Type to include DSL and SL</td><td>03/14/25 04:30 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.4</td><td><a href="content.html#700B02CD-CFE6-4676-AB11-58F24087727A" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen3 Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updated internal cable table</td><td>11/20/24 05:07 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#700B02CD-CFE6-4676-AB11-58F24087727A" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen3 Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:33 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.7</td><td><a href="content.html#7014B2AB-8BEF-4BAB-9C30-8A2068ACEB80" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD2 LPDDR5x LPCAMM2</a></td><td>NC</td><td>05/02/25 12:26 AM</td><td>Kamisetty, Kirankumar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#7014B2AB-8BEF-4BAB-9C30-8A2068ACEB80" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD2 LPDDR5x LPCAMM2</a></td><td>asdf</td><td>09/27/24 05:54 PM</td><td>Kamisetty, Kirankumar</td></tr><tr><td /><td>1.0</td><td><a href="content.html#70D82C18-15EC-452E-A210-B9465E9D666E" target="contentwin">Low Speed I/O - ISH-SPI - [For Internal Validation] ISH-SPI 1-Load (Add-In Card with Cable) Topology</a></td><td>update topology diagram</td><td>06/04/25 06:12 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>1.0</td><td><a href="content.html#70D82C18-15EC-452E-A210-B9465E9D666E" target="contentwin">Low Speed I/O - ISH-SPI - [For Internal Validation] ISH-SPI 1-Load (Add-In Card with Cable) Topology</a></td><td>Renamed topology naming and diagram naming, Added description details and updated R1 and R2 notes. Removed min length notes as covered in segment length section.</td><td>06/04/25 04:23 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#70D82C18-15EC-452E-A210-B9465E9D666E" target="contentwin">Low Speed I/O - ISH-SPI - [For Internal Validation] ISH-SPI 1-Load (Add-In Card with Cable) Topology</a></td><td>re-arrange notes sequence</td><td>06/04/25 01:32 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>1.0</td><td><a href="content.html#70D82C18-15EC-452E-A210-B9465E9D666E" target="contentwin">Low Speed I/O - ISH-SPI - [For Internal Validation] ISH-SPI 1-Load (Add-In Card with Cable) Topology</a></td><td>update diagram with correct cable picture</td><td>06/04/25 01:08 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>1.0</td><td><a href="content.html#70D82C18-15EC-452E-A210-B9465E9D666E" target="contentwin">Low Speed I/O - ISH-SPI - [For Internal Validation] ISH-SPI 1-Load (Add-In Card with Cable) Topology</a></td><td>notes update</td><td>06/03/25 11:30 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>1.0</td><td><a href="content.html#70D82C18-15EC-452E-A210-B9465E9D666E" target="contentwin">Low Speed I/O - ISH-SPI - [For Internal Validation] ISH-SPI 1-Load (Add-In Card with Cable) Topology</a></td><td>rename according to its topology</td><td>06/03/25 08:35 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>1.0</td><td><a href="content.html#70D82C18-15EC-452E-A210-B9465E9D666E" target="contentwin">Low Speed I/O - ISH-SPI - [For Internal Validation] ISH-SPI 1-Load (Add-In Card with Cable) Topology</a></td><td>update notes (cable details) update topology diagram (put m cable diagram)</td><td>06/03/25 08:28 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>1.0</td><td><a href="content.html#70D82C18-15EC-452E-A210-B9465E9D666E" target="contentwin">Low Speed I/O - ISH-SPI - [For Internal Validation] ISH-SPI 1-Load (Add-In Card with Cable) Topology</a></td><td>MRTS update</td><td>05/27/25 11:39 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.7</td><td><a href="content.html#70D82C18-15EC-452E-A210-B9465E9D666E" target="contentwin">Low Speed I/O - ISH-SPI - [For Internal Validation] ISH-SPI 1-Load (Add-In Card with Cable) Topology</a></td><td>update cable characteristic to make it as generic reference</td><td>04/25/25 10:07 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.7</td><td><a href="content.html#70D82C18-15EC-452E-A210-B9465E9D666E" target="contentwin">Low Speed I/O - ISH-SPI - [For Internal Validation] ISH-SPI 1-Load (Add-In Card with Cable) Topology</a></td><td>Removed max length and cable details and replace with Cable electrical characteristics</td><td>04/25/25 09:17 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.7</td><td><a href="content.html#70D82C18-15EC-452E-A210-B9465E9D666E" target="contentwin">Low Speed I/O - ISH-SPI - [For Internal Validation] ISH-SPI 1-Load (Add-In Card with Cable) Topology</a></td><td>add 0 Ω placeholder</td><td>04/24/25 12:33 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#70D82C18-15EC-452E-A210-B9465E9D666E" target="contentwin">Low Speed I/O - ISH-SPI - [For Internal Validation] ISH-SPI 1-Load (Add-In Card with Cable) Topology</a></td><td>UPDATE NOTE</td><td>03/13/25 08:40 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#70D82C18-15EC-452E-A210-B9465E9D666E" target="contentwin">Low Speed I/O - ISH-SPI - [For Internal Validation] ISH-SPI 1-Load (Add-In Card with Cable) Topology</a></td><td>Added diagram on topology naming and updated device drive strength notes</td><td>03/10/25 05:04 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#70D82C18-15EC-452E-A210-B9465E9D666E" target="contentwin">Low Speed I/O - ISH-SPI - [For Internal Validation] ISH-SPI 1-Load (Add-In Card with Cable) Topology</a></td><td>new topology with cable as following UPH</td><td>02/04/25 12:41 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.7</td><td><a href="content.html#712097EE-39B2-4DC2-9F52-0E9251145B3B" target="contentwin">System Memory - DDR5 - SODIMM 1DPC - Signals - Mainstream, Premium Mid Loss (PML), DQS, CH-0/CH-2, Outer</a></td><td>BO2 Segment length udpated</td><td>04/22/25 05:02 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#712097EE-39B2-4DC2-9F52-0E9251145B3B" target="contentwin">System Memory - DDR5 - SODIMM 1DPC - Signals - Mainstream, Premium Mid Loss (PML), DQS, CH-0/CH-2, Outer</a></td><td>Updated SODIMM 1DPC guidelines</td><td>02/12/25 09:10 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.2</td><td><a href="content.html#712097EE-39B2-4DC2-9F52-0E9251145B3B" target="contentwin">System Memory - DDR5 - SODIMM 1DPC - Signals - Mainstream, Premium Mid Loss (PML), DQS, CH-0/CH-2, Outer</a></td><td>Change to Mid Loss material</td><td>09/25/24 06:05 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.2</td><td><a href="content.html#712097EE-39B2-4DC2-9F52-0E9251145B3B" target="contentwin">System Memory - DDR5 - SODIMM 1DPC - Signals - Mainstream, Premium Mid Loss (PML), DQS, CH-0/CH-2, Outer</a></td><td>Updated for NVL-Hx SODIMM 1DPC</td><td>09/24/24 11:54 PM</td><td>Chen, Qinghua</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#7188E5B8-1A02-4520-8383-D59EBA3FEE74" target="contentwin">High Speed I/O - CPU PCIe Gen4 - (Internal) PCIe Gen4 Add-in Card Topology</a></td><td>Update AIC to include total length matching requirements</td><td>06/17/25 01:11 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.7</td><td><a href="content.html#7188E5B8-1A02-4520-8383-D59EBA3FEE74" target="contentwin">High Speed I/O - CPU PCIe Gen4 - (Internal) PCIe Gen4 Add-in Card Topology</a></td><td>Diagrams update</td><td>04/30/25 07:13 PM</td><td>Chowdhury, Brinta</td></tr><tr><td /><td>0.7</td><td><a href="content.html#7188E5B8-1A02-4520-8383-D59EBA3FEE74" target="contentwin">High Speed I/O - CPU PCIe Gen4 - (Internal) PCIe Gen4 Add-in Card Topology</a></td><td>Remove mil from the content</td><td>04/04/25 05:21 AM</td><td>Chen, Chi-te</td></tr><tr><td /><td>0.6</td><td><a href="content.html#7188E5B8-1A02-4520-8383-D59EBA3FEE74" target="contentwin">High Speed I/O - CPU PCIe Gen4 - (Internal) PCIe Gen4 Add-in Card Topology</a></td><td>Updated AC cap note</td><td>03/15/25 12:12 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#7188E5B8-1A02-4520-8383-D59EBA3FEE74" target="contentwin">High Speed I/O - CPU PCIe Gen4 - (Internal) PCIe Gen4 Add-in Card Topology</a></td><td>Updated diagram name</td><td>03/14/25 05:10 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#7188E5B8-1A02-4520-8383-D59EBA3FEE74" target="contentwin">High Speed I/O - CPU PCIe Gen4 - (Internal) PCIe Gen4 Add-in Card Topology</a></td><td>Updated notes on vias</td><td>03/14/25 03:09 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.4</td><td><a href="content.html#7188E5B8-1A02-4520-8383-D59EBA3FEE74" target="contentwin">High Speed I/O - CPU PCIe Gen4 - (Internal) PCIe Gen4 Add-in Card Topology</a></td><td>Standardize connector to vss via distance</td><td>10/14/24 01:30 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#7188E5B8-1A02-4520-8383-D59EBA3FEE74" target="contentwin">High Speed I/O - CPU PCIe Gen4 - (Internal) PCIe Gen4 Add-in Card Topology</a></td><td>Update typo error</td><td>09/04/24 04:50 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#7188E5B8-1A02-4520-8383-D59EBA3FEE74" target="contentwin">High Speed I/O - CPU PCIe Gen4 - (Internal) PCIe Gen4 Add-in Card Topology</a></td><td>Changed to (Internal) PCIe Gen4 Add-in Card Topology</td><td>08/07/24 10:22 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#7188E5B8-1A02-4520-8383-D59EBA3FEE74" target="contentwin">High Speed I/O - CPU PCIe Gen4 - (Internal) PCIe Gen4 Add-in Card Topology</a></td><td>Renamed to PCIe Gen4 Add-in Card Topology</td><td>05/16/24 03:52 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#7188E5B8-1A02-4520-8383-D59EBA3FEE74" target="contentwin">High Speed I/O - CPU PCIe Gen4 - (Internal) PCIe Gen4 Add-in Card Topology</a></td><td>Removed Reference plane notes.  Added to General Notes section at IO level.</td><td>05/08/24 08:39 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#7188E5B8-1A02-4520-8383-D59EBA3FEE74" target="contentwin">High Speed I/O - CPU PCIe Gen4 - (Internal) PCIe Gen4 Add-in Card Topology</a></td><td>Renamed to SOC PCIe Gen4 Add-in Card Topology</td><td>04/29/24 05:05 PM</td><td>Tran, Tan V</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#726424F4-864E-4415-A29A-EE53ED8408A1" target="contentwin">High Speed I/O - PCH USB3.2 Gen2</a></td><td>Removed P-N length matching duplication</td><td>07/16/25 12:03 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.7</td><td><a href="content.html#726424F4-864E-4415-A29A-EE53ED8408A1" target="contentwin">High Speed I/O - PCH USB3.2 Gen2</a></td><td>Remove mil from the content</td><td>04/04/25 05:36 AM</td><td>Chen, Chi-te</td></tr><tr><td /><td>0.2</td><td><a href="content.html#726424F4-864E-4415-A29A-EE53ED8408A1" target="contentwin">High Speed I/O - PCH USB3.2 Gen2</a></td><td>Renamed to PCH USB3.2 Gen2</td><td>05/16/24 03:52 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#726424F4-864E-4415-A29A-EE53ED8408A1" target="contentwin">High Speed I/O - PCH USB3.2 Gen2</a></td><td>Renamed to USB3.2 Gen2 PCH</td><td>04/27/24 12:29 AM</td><td>Tran, Tan V</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#72DCF866-A814-4F52-8B05-33DDFB0D7E40" target="contentwin">High Speed I/O - TCP TBT5 - TCP AUX With Retimer Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</a></td><td>Max length not including cable.</td><td>07/15/25 06:00 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#72DCF866-A814-4F52-8B05-33DDFB0D7E40" target="contentwin">High Speed I/O - TCP TBT5 - TCP AUX With Retimer Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</a></td><td>Document moved</td><td>04/16/25 08:02 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#72DCF866-A814-4F52-8B05-33DDFB0D7E40" target="contentwin">High Speed I/O - TCP TBT5 - TCP AUX With Retimer Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</a></td><td>asd</td><td>03/27/25 10:53 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#72DCF866-A814-4F52-8B05-33DDFB0D7E40" target="contentwin">High Speed I/O - TCP TBT5 - TCP AUX With Retimer Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</a></td><td>Updating Lengths</td><td>03/27/25 10:52 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#72DCF866-A814-4F52-8B05-33DDFB0D7E40" target="contentwin">High Speed I/O - TCP TBT5 - TCP AUX With Retimer Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</a></td><td>fixing signal group</td><td>03/27/25 12:06 AM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#72DCF866-A814-4F52-8B05-33DDFB0D7E40" target="contentwin">High Speed I/O - TCP TBT5 - TCP AUX With Retimer Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</a></td><td>Updating Lengths</td><td>03/27/25 12:05 AM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#72DCF866-A814-4F52-8B05-33DDFB0D7E40" target="contentwin">High Speed I/O - TCP TBT5 - TCP AUX With Retimer Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</a></td><td>Updated Tline Type</td><td>03/14/25 06:02 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.7</td><td><a href="content.html#73C742B2-5CE6-4456-A866-8B1922996081" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA (Type4 PCB)</a></td><td>T4 config add</td><td>04/30/25 06:51 AM</td><td>Lohani, Jagdish</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#73F1E943-551A-4093-B188-9A6F6109CBE6" target="contentwin">High Speed I/O - DMI Gen5 - DMI Gen5 Main Link Topology</a></td><td>Updated DMI diagram</td><td>07/14/25 11:31 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.0</td><td><a href="content.html#73F1E943-551A-4093-B188-9A6F6109CBE6" target="contentwin">High Speed I/O - DMI Gen5 - DMI Gen5 Main Link Topology</a></td><td>MRTS</td><td>05/22/25 09:54 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#73F1E943-551A-4093-B188-9A6F6109CBE6" target="contentwin">High Speed I/O - DMI Gen5 - DMI Gen5 Main Link Topology</a></td><td>Updated diagram name and moved number of vias to Via section</td><td>03/14/25 05:48 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#73F1E943-551A-4093-B188-9A6F6109CBE6" target="contentwin">High Speed I/O - DMI Gen5 - DMI Gen5 Main Link Topology</a></td><td>Renamed vias allowed and via stub length to indicate no free text</td><td>02/19/25 05:01 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#73F1E943-551A-4093-B188-9A6F6109CBE6" target="contentwin">High Speed I/O - DMI Gen5 - DMI Gen5 Main Link Topology</a></td><td>Renamed to DMI Gen5 Main Link Topology</td><td>05/10/24 05:49 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#73F1E943-551A-4093-B188-9A6F6109CBE6" target="contentwin">High Speed I/O - DMI Gen5 - DMI Gen5 Main Link Topology</a></td><td>Renamed to DMI Gen5 Main Link Topology</td><td>05/10/24 05:49 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#73F1E943-551A-4093-B188-9A6F6109CBE6" target="contentwin">High Speed I/O - DMI Gen5 - DMI Gen5 Main Link Topology</a></td><td>Removed Reference plane notes.  Added to General Notes section at IO level.</td><td>05/08/24 08:48 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#73F1E943-551A-4093-B188-9A6F6109CBE6" target="contentwin">High Speed I/O - DMI Gen5 - DMI Gen5 Main Link Topology</a></td><td>Removed Reference plane notes.  Added to General Notes section at IO level.</td><td>05/08/24 08:48 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#73F1E943-551A-4093-B188-9A6F6109CBE6" target="contentwin">High Speed I/O - DMI Gen5 - DMI Gen5 Main Link Topology</a></td><td>Renamed to DMI Gen5 Main Route Topology</td><td>04/24/24 05:13 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#73F1E943-551A-4093-B188-9A6F6109CBE6" target="contentwin">High Speed I/O - DMI Gen5 - DMI Gen5 Main Link Topology</a></td><td>Renamed to DMI Gen5 Main Route Topology</td><td>04/24/24 05:13 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.0</td><td><a href="content.html#746065A5-BD9A-4BBA-82C2-60BDCA6237E0" target="contentwin">System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), CS, CH-1/CH-3, Inner</a></td><td>Notes typo corrected</td><td>06/06/25 02:44 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#746065A5-BD9A-4BBA-82C2-60BDCA6237E0" target="contentwin">System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), CS, CH-1/CH-3, Inner</a></td><td>Segment length updated</td><td>03/13/25 06:07 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#746065A5-BD9A-4BBA-82C2-60BDCA6237E0" target="contentwin">System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), CS, CH-1/CH-3, Inner</a></td><td>Category Update</td><td>03/13/25 02:38 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#746065A5-BD9A-4BBA-82C2-60BDCA6237E0" target="contentwin">System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), CS, CH-1/CH-3, Inner</a></td><td>Stackup Material Update</td><td>03/10/25 11:44 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#746065A5-BD9A-4BBA-82C2-60BDCA6237E0" target="contentwin">System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), CS, CH-1/CH-3, Inner</a></td><td>Updated for NVL-Hx SODIMM 2DPC</td><td>09/25/24 05:46 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.7</td><td><a href="content.html#74E3CD58-F07F-485F-8848-A5CCD023523A" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-4 - Signals - Mainstream, Premium Mid Loss (PML), WCK, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>Updated max channel length reduction</td><td>05/02/25 06:05 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>1.0</td><td><a href="content.html#751BE96B-4F69-4196-A091-11B78DB852C5" target="contentwin">High Speed I/O - eDP - eDP HBR3 Main Link MUX CTLE+DFE Topology</a></td><td>MRTS</td><td>05/22/25 10:00 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#751BE96B-4F69-4196-A091-11B78DB852C5" target="contentwin">High Speed I/O - eDP - eDP HBR3 Main Link MUX CTLE+DFE Topology</a></td><td>Updating Diagram</td><td>04/14/25 04:13 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#751BE96B-4F69-4196-A091-11B78DB852C5" target="contentwin">High Speed I/O - eDP - eDP HBR3 Main Link MUX CTLE+DFE Topology</a></td><td>Updated diagram name, removed eDP HBR2 max length note, updated via stub length (no free text)</td><td>03/14/25 06:46 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.5</td><td><a href="content.html#751BE96B-4F69-4196-A091-11B78DB852C5" target="contentwin">High Speed I/O - eDP - eDP HBR3 Main Link MUX CTLE+DFE Topology</a></td><td>Updating CMC note to remove Optional.</td><td>02/12/25 10:59 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.5</td><td><a href="content.html#751BE96B-4F69-4196-A091-11B78DB852C5" target="contentwin">High Speed I/O - eDP - eDP HBR3 Main Link MUX CTLE+DFE Topology</a></td><td>updating CMC note.</td><td>12/31/24 08:10 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.4</td><td><a href="content.html#751BE96B-4F69-4196-A091-11B78DB852C5" target="contentwin">High Speed I/O - eDP - eDP HBR3 Main Link MUX CTLE+DFE Topology</a></td><td>Updating ESD/CMD and moving number of VIAs to table.</td><td>11/22/24 06:41 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#75494E16-C6D3-4472-B3D2-9E38A1FAD6B4" target="contentwin">High Speed I/O - CPU PCIe Gen5 - (Internal) PCIe Gen5 Add-in Card Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Removed BO note to allow 325um S-Non-ES</td><td>07/14/25 10:37 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#75494E16-C6D3-4472-B3D2-9E38A1FAD6B4" target="contentwin">High Speed I/O - CPU PCIe Gen5 - (Internal) PCIe Gen5 Add-in Card Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updated Tline Type to include DSL</td><td>03/14/25 03:44 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#75494E16-C6D3-4472-B3D2-9E38A1FAD6B4" target="contentwin">High Speed I/O - CPU PCIe Gen5 - (Internal) PCIe Gen5 Add-in Card Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:22 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#755D81A3-2486-493E-8DF6-4B5B189160BC" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Intel DDR RFI Mitigation (RFIM) Software Feature</a></td><td>removing "please"</td><td>03/05/25 05:18 PM</td><td>Paniagua Acuna, Luis Carlos</td></tr><tr><td /><td>1.0</td><td><a href="content.html#7581AAC9-5D9C-4F7D-A564-4D9710EFA022" target="contentwin">Low Speed I/O - I2C - I2C Topology</a></td><td>Removed PMC_I2C_SDA, PMC_I2C_SCL, in signal netname</td><td>06/04/25 02:59 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#7581AAC9-5D9C-4F7D-A564-4D9710EFA022" target="contentwin">Low Speed I/O - I2C - I2C Topology</a></td><td>Updated signal netname and extended length support notes</td><td>06/03/25 05:57 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.2</td><td><a href="content.html#75B0B9AF-065D-4AFA-97AA-812F160929EB" target="contentwin">High Speed I/O - CSI DPHY - CSI DPHY Main Link Up To 2.5 Gbps Topology - Mainstream, Premium Mid Loss (PML), Rx</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 10:28 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#75B46880-C037-405E-AF10-104ED7F475FC" target="contentwin">Low Speed I/O - Imaging Clock</a></td><td>Name change</td><td>09/23/24 03:25 AM</td><td>Ke, Mengkun</td></tr><tr><td /><td>0.5</td><td><a href="content.html#766B2995-B44F-4CFA-B598-6AA5C9D29A53" target="contentwin">Low Speed I/O - I3C - I3C 1-Island (Device Down) Topology - Segment Lengths For Mixed I3C/I2C Bus, Up To I2C Fast Mode Plus</a></td><td>Updated DSL in segment length table</td><td>02/14/25 11:01 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>0.6</td><td><a href="content.html#7703BAD9-3478-4A45-B118-85E38EED7926" target="contentwin">High Speed I/O - eDP - eDP Hot Plug Detect Implementation</a></td><td>Updating VCC to 1.25V for eDP</td><td>02/25/25 11:01 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#774BEC22-963E-4506-96D8-715083E97638" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 5-Load Branch (Device Down) with G3 Flash Sharing Topology</a></td><td>corrected typo</td><td>07/17/25 07:24 AM</td><td>Yong, Wai Ning</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#774BEC22-963E-4506-96D8-715083E97638" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 5-Load Branch (Device Down) with G3 Flash Sharing Topology</a></td><td>Update Signal list for CS.</td><td>07/17/25 07:22 AM</td><td>Yong, Wai Ning</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#774BEC22-963E-4506-96D8-715083E97638" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 5-Load Branch (Device Down) with G3 Flash Sharing Topology</a></td><td>Add Option 2 flash device recommendation and corrected R2 value</td><td>07/10/25 09:20 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0</td><td><a href="content.html#774BEC22-963E-4506-96D8-715083E97638" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 5-Load Branch (Device Down) with G3 Flash Sharing Topology</a></td><td>Removed semicolon on "Flash device electrical characteristics recommendation for 50MHz support:"</td><td>06/05/25 01:32 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#774BEC22-963E-4506-96D8-715083E97638" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 5-Load Branch (Device Down) with G3 Flash Sharing Topology</a></td><td>Added MRTS for G3 Flash Sharing 2-5 Load topologies.</td><td>06/03/25 08:17 PM</td><td>Castillo Sequeira, Alejandro</td></tr><tr><td /><td>0.7</td><td><a href="content.html#774BEC22-963E-4506-96D8-715083E97638" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 5-Load Branch (Device Down) with G3 Flash Sharing Topology</a></td><td>Renamed</td><td>04/25/25 06:02 PM</td><td>Rojas Murillo, Kevin</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#7765467A-EE8D-4B92-95FA-A2932F980A34" target="contentwin">High Speed I/O - CSI DPHY - CSI DPHY Main Link Up To 2.5 Gbps Topology</a></td><td>Updated Total insertion loss note to indicate "Cable" instead of "Mcable</td><td>07/14/25 10:08 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.0</td><td><a href="content.html#7765467A-EE8D-4B92-95FA-A2932F980A34" target="contentwin">High Speed I/O - CSI DPHY - CSI DPHY Main Link Up To 2.5 Gbps Topology</a></td><td>MRTS</td><td>05/22/25 09:14 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#7765467A-EE8D-4B92-95FA-A2932F980A34" target="contentwin">High Speed I/O - CSI DPHY - CSI DPHY Main Link Up To 2.5 Gbps Topology</a></td><td>update name</td><td>03/14/25 10:55 PM</td><td>Nguyen, Kevin H</td></tr><tr><td /><td>0.2</td><td><a href="content.html#7765467A-EE8D-4B92-95FA-A2932F980A34" target="contentwin">High Speed I/O - CSI DPHY - CSI DPHY Main Link Up To 2.5 Gbps Topology</a></td><td>Renamed to CSI DPHY Main Link Up To 2.5 Gbps Topology</td><td>04/24/24 06:54 PM</td><td>Tran, Tan V</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#782203AA-25A9-472A-ACD1-42189BCE6970" target="contentwin">High Speed I/O - PCH PCIe Gen5 - PCIe Gen5 M.2 Topology</a></td><td>updating</td><td>07/11/25 06:00 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#782203AA-25A9-472A-ACD1-42189BCE6970" target="contentwin">High Speed I/O - PCH PCIe Gen5 - PCIe Gen5 M.2 Topology</a></td><td>Update AIC to include total length matching requirements</td><td>06/17/25 01:14 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.0</td><td><a href="content.html#782203AA-25A9-472A-ACD1-42189BCE6970" target="contentwin">High Speed I/O - PCH PCIe Gen5 - PCIe Gen5 M.2 Topology</a></td><td>MRTS</td><td>05/22/25 09:48 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#782203AA-25A9-472A-ACD1-42189BCE6970" target="contentwin">High Speed I/O - PCH PCIe Gen5 - PCIe Gen5 M.2 Topology</a></td><td>Added Image</td><td>04/30/25 11:50 PM</td><td>Dsouza, Ryan K</td></tr><tr><td /><td>0.7</td><td><a href="content.html#782203AA-25A9-472A-ACD1-42189BCE6970" target="contentwin">High Speed I/O - PCH PCIe Gen5 - PCIe Gen5 M.2 Topology</a></td><td>Remove mil from the content</td><td>04/04/25 05:30 AM</td><td>Chen, Chi-te</td></tr><tr><td /><td>0.6</td><td><a href="content.html#782203AA-25A9-472A-ACD1-42189BCE6970" target="contentwin">High Speed I/O - PCH PCIe Gen5 - PCIe Gen5 M.2 Topology</a></td><td>Updated AC cap note</td><td>03/15/25 12:41 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#782203AA-25A9-472A-ACD1-42189BCE6970" target="contentwin">High Speed I/O - PCH PCIe Gen5 - PCIe Gen5 M.2 Topology</a></td><td>Updated diagram name and moved number of vias to Via section</td><td>03/14/25 04:49 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.4</td><td><a href="content.html#782203AA-25A9-472A-ACD1-42189BCE6970" target="contentwin">High Speed I/O - PCH PCIe Gen5 - PCIe Gen5 M.2 Topology</a></td><td>Added conditions for dual referencing on dsl layer</td><td>10/17/24 09:10 PM</td><td>Dsouza, Ryan K</td></tr><tr><td /><td>0.2</td><td><a href="content.html#782203AA-25A9-472A-ACD1-42189BCE6970" target="contentwin">High Speed I/O - PCH PCIe Gen5 - PCIe Gen5 M.2 Topology</a></td><td>Updated M.2 connector note to indicate 255 um instead of 255 mm</td><td>08/27/24 03:00 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#782203AA-25A9-472A-ACD1-42189BCE6970" target="contentwin">High Speed I/O - PCH PCIe Gen5 - PCIe Gen5 M.2 Topology</a></td><td>Renamed to PCIe Gen5 M.2 Topology</td><td>05/16/24 04:03 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#782203AA-25A9-472A-ACD1-42189BCE6970" target="contentwin">High Speed I/O - PCH PCIe Gen5 - PCIe Gen5 M.2 Topology</a></td><td>Renamed to PCIe Gen5 M.2 Topology</td><td>05/16/24 04:03 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#782203AA-25A9-472A-ACD1-42189BCE6970" target="contentwin">High Speed I/O - PCH PCIe Gen5 - PCIe Gen5 M.2 Topology</a></td><td>Renamed to PCH PCIe Gen5 M.2 Topology</td><td>04/24/24 05:15 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#782203AA-25A9-472A-ACD1-42189BCE6970" target="contentwin">High Speed I/O - PCH PCIe Gen5 - PCIe Gen5 M.2 Topology</a></td><td>Renamed to PCH PCIe Gen5 M.2 Topology</td><td>04/24/24 05:15 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.2</td><td><a href="content.html#78406F4F-7767-4EB4-9E56-7DB2935C7B47" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-C Flex or Internal Cable Topology</a></td><td>Update Note</td><td>08/29/25 08:10 PM</td><td>Foroughian, Farnaz</td></tr><tr><td /><td>1.0</td><td><a href="content.html#78406F4F-7767-4EB4-9E56-7DB2935C7B47" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-C Flex or Internal Cable Topology</a></td><td>Split + MRTS</td><td>05/26/25 06:20 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#78F22B1F-B855-4645-8A32-B3ECD7DC6044" target="contentwin">High Speed I/O - PCH USB3.2 Gen2 - USB3.2 Gen2x1 Type-A Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Adding SL as TLine Type</td><td>05/03/25 04:39 AM</td><td>Jimenez Arias, Jean</td></tr><tr><td /><td>0.2</td><td><a href="content.html#78F22B1F-B855-4645-8A32-B3ECD7DC6044" target="contentwin">High Speed I/O - PCH USB3.2 Gen2 - USB3.2 Gen2x1 Type-A Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed to Premium Mid Loss (PML)</td><td>04/27/24 06:36 AM</td><td>Tran, Tan V</td></tr><tr><td>0.6</td><td>1.1</td><td><a href="content.html#792B0CBD-A3BD-4C42-B313-CF02594563FE" target="contentwin">High Speed I/O - CPU USB3.2 Gen2 - USB3.2 Gen2x1 Type-A Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updating Category</td><td>07/29/25 05:27 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#792B0CBD-A3BD-4C42-B313-CF02594563FE" target="contentwin">High Speed I/O - CPU USB3.2 Gen2 - USB3.2 Gen2x1 Type-A Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Adding DSL as TLine Type</td><td>05/03/25 04:33 AM</td><td>Jimenez Arias, Jean</td></tr><tr><td /><td>0.2</td><td><a href="content.html#792B0CBD-A3BD-4C42-B313-CF02594563FE" target="contentwin">High Speed I/O - CPU USB3.2 Gen2 - USB3.2 Gen2x1 Type-A Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:55 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.0</td><td><a href="content.html#7AD1F086-71A3-4AB6-AEF9-1A5FB72BE456" target="contentwin">Low Speed I/O - GSPI - GSPI 1-Load (Add-In Card) Topology</a></td><td>Updated R1 and R2 notes, Removed min length notes as covered in segment length section and updated signal netname.</td><td>06/04/25 06:58 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#7AD1F086-71A3-4AB6-AEF9-1A5FB72BE456" target="contentwin">Low Speed I/O - GSPI - GSPI 1-Load (Add-In Card) Topology</a></td><td>Updated MRTS for this topology to match the latest updated circuit diagram</td><td>05/19/25 06:36 AM</td><td>Nor Adil, Azhad Hariz</td></tr><tr><td /><td>0.7</td><td><a href="content.html#7AD1F086-71A3-4AB6-AEF9-1A5FB72BE456" target="contentwin">Low Speed I/O - GSPI - GSPI 1-Load (Add-In Card) Topology</a></td><td>Updated chapter name</td><td>04/23/25 03:07 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#7AD4C795-EEB7-4383-BC4B-55E2A9AC0308" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Cascaded Retimer Topology</a></td><td>added retimer placement info</td><td>06/18/25 11:18 PM</td><td>Ke, Mengkun</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#7AD4C795-EEB7-4383-BC4B-55E2A9AC0308" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Cascaded Retimer Topology</a></td><td>Added June Bridge info to replace Rood Bridge Retimer</td><td>06/17/25 10:36 PM</td><td>Ke, Mengkun</td></tr><tr><td /><td>1.0</td><td><a href="content.html#7AD4C795-EEB7-4383-BC4B-55E2A9AC0308" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Cascaded Retimer Topology</a></td><td>MRTS</td><td>05/22/25 10:03 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#7AD4C795-EEB7-4383-BC4B-55E2A9AC0308" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Cascaded Retimer Topology</a></td><td>Updated via notes</td><td>03/15/25 12:04 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#7AD4C795-EEB7-4383-BC4B-55E2A9AC0308" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Cascaded Retimer Topology</a></td><td>Updated diagram name and moved vias to Via section</td><td>03/14/25 10:49 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#7AD4C795-EEB7-4383-BC4B-55E2A9AC0308" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Cascaded Retimer Topology</a></td><td>Added back EPR support notes</td><td>02/18/25 06:16 PM</td><td>Ke, Mengkun</td></tr><tr><td /><td>0.5</td><td><a href="content.html#7AD4C795-EEB7-4383-BC4B-55E2A9AC0308" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Cascaded Retimer Topology</a></td><td>Updated Notes</td><td>02/14/25 12:15 AM</td><td>Ke, Mengkun</td></tr><tr><td /><td>0.5</td><td><a href="content.html#7AD4C795-EEB7-4383-BC4B-55E2A9AC0308" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Cascaded Retimer Topology</a></td><td>Update diagram title</td><td>02/11/25 07:14 PM</td><td>Ke, Mengkun</td></tr><tr><td /><td>0.2</td><td><a href="content.html#7AD4C795-EEB7-4383-BC4B-55E2A9AC0308" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Cascaded Retimer Topology</a></td><td>Post Channel component changes</td><td>09/27/24 04:49 PM</td><td>Ke, Mengkun</td></tr><tr><td /><td>0.2</td><td><a href="content.html#7AD4C795-EEB7-4383-BC4B-55E2A9AC0308" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Cascaded Retimer Topology</a></td><td>Renamed to TCP TBT5 Cascaded Retimer Topology</td><td>09/27/24 03:15 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#7AD4C795-EEB7-4383-BC4B-55E2A9AC0308" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Cascaded Retimer Topology</a></td><td>Changed to Cascaded Retimer Topology instead of Ret+Rdr</td><td>09/25/24 06:13 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#7AD4C795-EEB7-4383-BC4B-55E2A9AC0308" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Cascaded Retimer Topology</a></td><td>Renamed to TCP TBT5 Cascaded Redriver + Retimer Topology</td><td>05/13/24 08:52 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#7AD4C795-EEB7-4383-BC4B-55E2A9AC0308" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Cascaded Retimer Topology</a></td><td>Renamed to TCP TBT5+DP Cascaded Redriver + Retimer Topology</td><td>04/27/24 06:04 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#7AD4C795-EEB7-4383-BC4B-55E2A9AC0308" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Cascaded Retimer Topology</a></td><td>Renamed to TCSS TBT5+DP Cascaded Redriver + Retimer Topology</td><td>04/26/24 06:16 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#7AD4C795-EEB7-4383-BC4B-55E2A9AC0308" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Cascaded Retimer Topology</a></td><td>Renamed to TBT5 Cascaded Redriver+Retimer Topology</td><td>04/24/24 05:08 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.4</td><td><a href="content.html#7B5D6D46-2483-4116-8AA4-47059CD6F772" target="contentwin">High Speed I/O - TCP USB3.2</a></td><td>Renamed to TCP USB3.2 Gen2 Main Link Topology (Type-C)</td><td>11/21/24 11:48 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.4</td><td><a href="content.html#7B5D6D46-2483-4116-8AA4-47059CD6F772" target="contentwin">High Speed I/O - TCP USB3.2</a></td><td>Renamed to TCP USB3.2 Gen2 Main Link Topology (Type-C)</td><td>11/21/24 11:48 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#7B5D6D46-2483-4116-8AA4-47059CD6F772" target="contentwin">High Speed I/O - TCP USB3.2</a></td><td>Removed Reference plane notes.  Added in General Notes section at IO level.</td><td>05/08/24 09:00 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#7B5D6D46-2483-4116-8AA4-47059CD6F772" target="contentwin">High Speed I/O - TCP USB3.2</a></td><td>Removed Reference plane notes.  Added in General Notes section at IO level.</td><td>05/08/24 09:00 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#7B5D6D46-2483-4116-8AA4-47059CD6F772" target="contentwin">High Speed I/O - TCP USB3.2</a></td><td>Renamed to TCP USB3.2 Gen2 Main Link Topology</td><td>04/27/24 06:05 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#7B5D6D46-2483-4116-8AA4-47059CD6F772" target="contentwin">High Speed I/O - TCP USB3.2</a></td><td>Renamed to TCP USB3.2 Gen2 Main Link Topology</td><td>04/27/24 06:05 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#7B5D6D46-2483-4116-8AA4-47059CD6F772" target="contentwin">High Speed I/O - TCP USB3.2</a></td><td>Renamed to TCSS USB3.2 Gen2 Type-A Main Link Topology</td><td>04/25/24 05:34 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#7B5D6D46-2483-4116-8AA4-47059CD6F772" target="contentwin">High Speed I/O - TCP USB3.2</a></td><td>Renamed to TCSS USB3.2 Gen2 Type-A Main Link Topology</td><td>04/25/24 05:34 PM</td><td>Tran, Tan V</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#7BFBF069-60FF-4D74-842F-CB9939B94D44" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - (Internal) PCIe Gen2 Add-in Card Topology</a></td><td>Removed Breakout length and spacing note</td><td>07/14/25 10:55 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#7BFBF069-60FF-4D74-842F-CB9939B94D44" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - (Internal) PCIe Gen2 Add-in Card Topology</a></td><td>Updated AC cap note</td><td>03/15/25 12:30 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#7BFBF069-60FF-4D74-842F-CB9939B94D44" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - (Internal) PCIe Gen2 Add-in Card Topology</a></td><td>Updated diagram name and moved number of vias to Via section</td><td>03/14/25 04:10 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.4</td><td><a href="content.html#7BFBF069-60FF-4D74-842F-CB9939B94D44" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - (Internal) PCIe Gen2 Add-in Card Topology</a></td><td>Renamed to (Internal) PCIe Gen2 Add-in Card Topology</td><td>10/18/24 03:17 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.4</td><td><a href="content.html#7BFBF069-60FF-4D74-842F-CB9939B94D44" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - (Internal) PCIe Gen2 Add-in Card Topology</a></td><td>Add interleave requirement</td><td>10/17/24 05:44 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#7BFBF069-60FF-4D74-842F-CB9939B94D44" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - (Internal) PCIe Gen2 Add-in Card Topology</a></td><td>Renamed to PCIe Gen2 Add-in Card Topology</td><td>05/16/24 03:58 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.0</td><td><a href="content.html#7C7B24BA-BF55-4952-9A32-56CF8DB0AAD5" target="contentwin">High Speed I/O - eDP - eDP HBR3 Main Link MUX CTLE Topology</a></td><td>MRTS</td><td>05/22/25 09:59 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#7C7B24BA-BF55-4952-9A32-56CF8DB0AAD5" target="contentwin">High Speed I/O - eDP - eDP HBR3 Main Link MUX CTLE Topology</a></td><td>Updating Diagram</td><td>04/14/25 04:13 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#7C7B24BA-BF55-4952-9A32-56CF8DB0AAD5" target="contentwin">High Speed I/O - eDP - eDP HBR3 Main Link MUX CTLE Topology</a></td><td>Updated diagram name, removed eDP HBR2 max length note, updated via stub length (no free text)</td><td>03/14/25 06:44 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.5</td><td><a href="content.html#7C7B24BA-BF55-4952-9A32-56CF8DB0AAD5" target="contentwin">High Speed I/O - eDP - eDP HBR3 Main Link MUX CTLE Topology</a></td><td>Updating CMC note to remove Optional.</td><td>02/12/25 11:00 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.4</td><td><a href="content.html#7C7B24BA-BF55-4952-9A32-56CF8DB0AAD5" target="contentwin">High Speed I/O - eDP - eDP HBR3 Main Link MUX CTLE Topology</a></td><td>Updating ESD/CMD and moving number of VIAs to table.</td><td>11/22/24 06:40 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#7CD0EA53-542A-4A74-BDE2-19547E28CF79" target="contentwin">High Speed I/O - PCH PCIe Gen1-4</a></td><td>Changed TX-TX and RX-RX length matching to required</td><td>03/27/25 03:04 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#7CD0EA53-542A-4A74-BDE2-19547E28CF79" target="contentwin">High Speed I/O - PCH PCIe Gen1-4</a></td><td>Added TX-TX and RX-RX length matching of 25mm</td><td>03/14/25 05:45 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#7CD0EA53-542A-4A74-BDE2-19547E28CF79" target="contentwin">High Speed I/O - PCH PCIe Gen1-4</a></td><td>Updated general guidelines and length matching</td><td>04/24/24 04:56 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#7CD0EA53-542A-4A74-BDE2-19547E28CF79" target="contentwin">High Speed I/O - PCH PCIe Gen1-4</a></td><td>Renamed to PCH PCIe Gen1-4</td><td>04/24/24 04:47 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#7CD0EA53-542A-4A74-BDE2-19547E28CF79" target="contentwin">High Speed I/O - PCH PCIe Gen1-4</a></td><td>Fixing Length Matching after upgrade to schema pdg-1.6</td><td>04/12/24 09:08 PM</td><td>Chaves Munoz, Fernanda</td></tr><tr><td /><td>1.0</td><td><a href="content.html#7CEC44FC-AAF2-469E-A254-728C65AA6E16" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE</a></td><td>config name update</td><td>06/05/25 08:51 AM</td><td>Lohani, Jagdish</td></tr><tr><td /><td>1.0</td><td><a href="content.html#7D8DF67C-D5C3-4EE8-BF92-082463E1DD66" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 1-Load (Add-In Card) Topology</a></td><td>Added MRTS</td><td>06/09/25 04:43 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#7D8DF67C-D5C3-4EE8-BF92-082463E1DD66" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 1-Load (Add-In Card) Topology</a></td><td>Renamed drive buffer strength to Device buffer driver strength &amp; resistor combination</td><td>06/04/25 08:59 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#7D8DF67C-D5C3-4EE8-BF92-082463E1DD66" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 1-Load (Add-In Card) Topology</a></td><td>Updated port supported and CPU drive strength</td><td>06/04/25 08:50 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.7</td><td><a href="content.html#7D8DF67C-D5C3-4EE8-BF92-082463E1DD66" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 1-Load (Add-In Card) Topology</a></td><td>Updated notes for frequency and register settings</td><td>03/19/25 05:35 PM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>0.6</td><td><a href="content.html#7D8DF67C-D5C3-4EE8-BF92-082463E1DD66" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 1-Load (Add-In Card) Topology</a></td><td>Removed max device support notes and updated max via allowed section</td><td>03/10/25 05:51 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#7D8DF67C-D5C3-4EE8-BF92-082463E1DD66" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 1-Load (Add-In Card) Topology</a></td><td>Updated topology diagram</td><td>01/23/25 05:45 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#7DC601ED-C8B1-4F5F-AD0A-941C82E816D9" target="contentwin">High Speed I/O - CPU PCIe Gen5 - PCIe Gen5 Device Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Removed BO note to allow 325um S-Non-ES</td><td>07/14/25 10:35 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#7DC601ED-C8B1-4F5F-AD0A-941C82E816D9" target="contentwin">High Speed I/O - CPU PCIe Gen5 - PCIe Gen5 Device Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updated Tline Type to include DSL</td><td>03/14/25 03:27 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#7DC601ED-C8B1-4F5F-AD0A-941C82E816D9" target="contentwin">High Speed I/O - CPU PCIe Gen5 - PCIe Gen5 Device Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:22 PM</td><td>Tran, Tan V</td></tr><tr><td>0.6</td><td>1.1</td><td><a href="content.html#7DF29C62-1F2E-4DC1-86A9-C39E51DB7BDE" target="contentwin">High Speed I/O - CPU USB3.2 Gen1 - USB3.2 Gen1x1 Type-A External Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updating Category to Mainstream from None.</td><td>07/29/25 07:31 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#7DF29C62-1F2E-4DC1-86A9-C39E51DB7BDE" target="contentwin">High Speed I/O - CPU USB3.2 Gen1 - USB3.2 Gen1x1 Type-A External Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>adding DSL</td><td>04/15/25 05:19 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.2</td><td><a href="content.html#7DF29C62-1F2E-4DC1-86A9-C39E51DB7BDE" target="contentwin">High Speed I/O - CPU USB3.2 Gen1 - USB3.2 Gen1x1 Type-A External Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:52 PM</td><td>Tran, Tan V</td></tr><tr><td>0.6</td><td>1.1</td><td><a href="content.html#7E5484E5-7F1D-4CF7-B6C2-A17C49053A72" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Flex or Internal Cable without Daughter Card Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updating Category to Mainstream from None.</td><td>07/29/25 07:30 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#7E5484E5-7F1D-4CF7-B6C2-A17C49053A72" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Flex or Internal Cable without Daughter Card Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Added min length and updated Tline Type BO&amp;M1+M2 to support MS,DSL,SL</td><td>03/15/25 01:01 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#7E5484E5-7F1D-4CF7-B6C2-A17C49053A72" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Flex or Internal Cable without Daughter Card Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:48 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.0</td><td><a href="content.html#7EE0A459-8B92-4F5C-9372-774D987DEA36" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON</a></td><td>M</td><td>06/12/25 06:26 AM</td><td>Qian, Wei</td></tr><tr><td /><td>1.0</td><td><a href="content.html#7EE0A459-8B92-4F5C-9372-774D987DEA36" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON</a></td><td>m</td><td>06/12/25 06:26 AM</td><td>Qian, Wei</td></tr><tr><td /><td>0.5</td><td><a href="content.html#7F159DE5-8835-487B-9722-876D710666C1" target="contentwin">High Speed I/O - Differential Clock (Gen5 support)</a></td><td>XTAL EMC protection notes</td><td>01/15/25 11:32 PM</td><td>Chowdhury, Brinta</td></tr><tr><td /><td>0.5</td><td><a href="content.html#7F159DE5-8835-487B-9722-876D710666C1" target="contentwin">High Speed I/O - Differential Clock (Gen5 support)</a></td><td>EMC/RF Noise protection note changed</td><td>01/06/25 05:24 PM</td><td>Chowdhury, Brinta</td></tr><tr><td /><td>1.0</td><td><a href="content.html#7FB0DEA6-F39A-4C12-B95C-176304FD6B96" target="contentwin">Low Speed I/O - DMIC - DMIC 2-Load Daisy Topology</a></td><td>Added MRTS</td><td>06/09/25 04:31 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.7</td><td><a href="content.html#7FB0DEA6-F39A-4C12-B95C-176304FD6B96" target="contentwin">Low Speed I/O - DMIC - DMIC 2-Load Daisy Topology</a></td><td>Removed length matching between branches from notes</td><td>03/19/25 05:13 PM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>0.6</td><td><a href="content.html#7FB0DEA6-F39A-4C12-B95C-176304FD6B96" target="contentwin">Low Speed I/O - DMIC - DMIC 2-Load Daisy Topology</a></td><td>Updated topology diagram, CPU buffer notes, max via count and signal netname</td><td>03/17/25 03:28 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#7FB0DEA6-F39A-4C12-B95C-176304FD6B96" target="contentwin">Low Speed I/O - DMIC - DMIC 2-Load Daisy Topology</a></td><td>Updated PCH to CPU in topology diagram and Notes table</td><td>02/14/25 10:48 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>0.5</td><td><a href="content.html#7FB0DEA6-F39A-4C12-B95C-176304FD6B96" target="contentwin">Low Speed I/O - DMIC - DMIC 2-Load Daisy Topology</a></td><td>Updated CPU buffer drive strength</td><td>02/13/25 08:23 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>1.0</td><td><a href="content.html#80177982-0ABA-4388-A633-F2BB6A1331D5" target="contentwin">Low Speed I/O - SUSCLK - SUSCLK 1-Load (Device Down) Topology</a></td><td>Updated device naming for MRTS</td><td>06/10/25 02:05 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#80177982-0ABA-4388-A633-F2BB6A1331D5" target="contentwin">Low Speed I/O - SUSCLK - SUSCLK 1-Load (Device Down) Topology</a></td><td>Added signal netname list</td><td>05/21/25 06:02 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#80177982-0ABA-4388-A633-F2BB6A1331D5" target="contentwin">Low Speed I/O - SUSCLK - SUSCLK 1-Load (Device Down) Topology</a></td><td>Update topology diagram to include PCH.IOE for device down topology</td><td>05/21/25 02:33 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.7</td><td><a href="content.html#80177982-0ABA-4388-A633-F2BB6A1331D5" target="contentwin">Low Speed I/O - SUSCLK - SUSCLK 1-Load (Device Down) Topology</a></td><td>Updated section naming</td><td>03/27/25 03:15 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.7</td><td><a href="content.html#8046C9DD-FEFA-49F9-8383-79F4A1ED165A" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-4 - Signals - Mainstream, Premium Mid Loss (PML), RDQS, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>Updated max channel length reduction</td><td>05/02/25 06:04 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>1.0</td><td><a href="content.html#80DCC4F5-638C-40CA-ABA8-E000EB5A4327" target="contentwin">High Speed I/O - PCH USB3.2 Gen2 - USB3.2 Gen2x1 Type-A Internal Cable Topology</a></td><td>MRTS</td><td>05/26/25 05:40 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#80DCC4F5-638C-40CA-ABA8-E000EB5A4327" target="contentwin">High Speed I/O - PCH USB3.2 Gen2 - USB3.2 Gen2x1 Type-A Internal Cable Topology</a></td><td>Adding allowed via number</td><td>03/17/25 05:47 PM</td><td>Jimenez Arias, Jean</td></tr><tr><td /><td>0.6</td><td><a href="content.html#80DCC4F5-638C-40CA-ABA8-E000EB5A4327" target="contentwin">High Speed I/O - PCH USB3.2 Gen2 - USB3.2 Gen2x1 Type-A Internal Cable Topology</a></td><td>Updating name</td><td>03/14/25 10:45 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td>0.6</td><td>1.1</td><td><a href="content.html#817D10BE-5340-4264-B27C-75AD425E8F95" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Type-C Port with BC1.2 Charger Module / MUX / Power Switch Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updating Category to Mainstream from None.</td><td>07/29/25 07:30 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#817D10BE-5340-4264-B27C-75AD425E8F95" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Type-C Port with BC1.2 Charger Module / MUX / Power Switch Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updating</td><td>05/07/25 12:47 AM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#817D10BE-5340-4264-B27C-75AD425E8F95" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Type-C Port with BC1.2 Charger Module / MUX / Power Switch Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Moved min length requirement to Min Length Total Note and added M4 to Simulated Segments table</td><td>05/06/25 03:28 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#817D10BE-5340-4264-B27C-75AD425E8F95" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Type-C Port with BC1.2 Charger Module / MUX / Power Switch Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Added min length and updated Tline Type BO&amp;M1+M2 to support MS,DSL,SL and M8 DSL,SL</td><td>03/15/25 01:08 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#817D10BE-5340-4264-B27C-75AD425E8F95" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Type-C Port with BC1.2 Charger Module / MUX / Power Switch Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:48 PM</td><td>Tran, Tan V</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#81AC3D84-28AC-4494-947C-DB9CA0A3B965" target="contentwin">High Speed I/O - TCP DP - TCP DP AUX Retimer MUX With Barlow Ridge Topology - Mainstream, Premium Mid Loss (PML), Tx, Pre-Channel 2</a></td><td>removed 'RX'</td><td>07/03/25 05:11 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>0.7</td><td><a href="content.html#81AC3D84-28AC-4494-947C-DB9CA0A3B965" target="contentwin">High Speed I/O - TCP DP - TCP DP AUX Retimer MUX With Barlow Ridge Topology - Mainstream, Premium Mid Loss (PML), Tx, Pre-Channel 2</a></td><td>Document moved</td><td>04/16/25 08:00 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#81AC3D84-28AC-4494-947C-DB9CA0A3B965" target="contentwin">High Speed I/O - TCP DP - TCP DP AUX Retimer MUX With Barlow Ridge Topology - Mainstream, Premium Mid Loss (PML), Tx, Pre-Channel 2</a></td><td>Updating max length guidelines</td><td>04/01/25 03:43 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#81AC3D84-28AC-4494-947C-DB9CA0A3B965" target="contentwin">High Speed I/O - TCP DP - TCP DP AUX Retimer MUX With Barlow Ridge Topology - Mainstream, Premium Mid Loss (PML), Tx, Pre-Channel 2</a></td><td>Updating</td><td>03/27/25 09:09 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#81AC3D84-28AC-4494-947C-DB9CA0A3B965" target="contentwin">High Speed I/O - TCP DP - TCP DP AUX Retimer MUX With Barlow Ridge Topology - Mainstream, Premium Mid Loss (PML), Tx, Pre-Channel 2</a></td><td>Updating</td><td>03/27/25 08:51 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>1.0</td><td><a href="content.html#81C5C838-0021-4641-BBE2-70B07EAB3E58" target="contentwin">High Speed I/O - HDMI - HDMI Retimer 12G Topology</a></td><td>MRTS</td><td>05/22/25 09:58 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#81C5C838-0021-4641-BBE2-70B07EAB3E58" target="contentwin">High Speed I/O - HDMI - HDMI Retimer 12G Topology</a></td><td>Updated via stub length note (no free text)</td><td>03/14/25 06:24 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.5</td><td><a href="content.html#81C5C838-0021-4641-BBE2-70B07EAB3E58" target="contentwin">High Speed I/O - HDMI - HDMI Retimer 12G Topology</a></td><td>Removing "Optional" note in CMC part selection as per discussion with EMC team</td><td>02/11/25 08:36 PM</td><td>Fong Chen, Kaseng</td></tr><tr><td /><td>0.5</td><td><a href="content.html#81C5C838-0021-4641-BBE2-70B07EAB3E58" target="contentwin">High Speed I/O - HDMI - HDMI Retimer 12G Topology</a></td><td>Adding Note for CMC to refer to EMC section for part selection</td><td>02/10/25 09:20 PM</td><td>Fong Chen, Kaseng</td></tr><tr><td /><td>0.5</td><td><a href="content.html#81C5C838-0021-4641-BBE2-70B07EAB3E58" target="contentwin">High Speed I/O - HDMI - HDMI Retimer 12G Topology</a></td><td>diagram update</td><td>01/17/25 12:29 AM</td><td>Fong Chen, Kaseng</td></tr><tr><td /><td>0.5</td><td><a href="content.html#81C5C838-0021-4641-BBE2-70B07EAB3E58" target="contentwin">High Speed I/O - HDMI - HDMI Retimer 12G Topology</a></td><td>Updating CMD/ESD recommendation note.</td><td>01/07/25 09:53 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.4</td><td><a href="content.html#81C5C838-0021-4641-BBE2-70B07EAB3E58" target="contentwin">High Speed I/O - HDMI - HDMI Retimer 12G Topology</a></td><td>Updating Notes</td><td>11/22/24 08:38 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.4</td><td><a href="content.html#81C5C838-0021-4641-BBE2-70B07EAB3E58" target="contentwin">High Speed I/O - HDMI - HDMI Retimer 12G Topology</a></td><td>Updating VIA count</td><td>11/22/24 08:28 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.4</td><td><a href="content.html#81C5C838-0021-4641-BBE2-70B07EAB3E58" target="contentwin">High Speed I/O - HDMI - HDMI Retimer 12G Topology</a></td><td>Updating ESD/CMD and moving number of VIAs to table.</td><td>11/22/24 06:34 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.4</td><td><a href="content.html#81C5C838-0021-4641-BBE2-70B07EAB3E58" target="contentwin">High Speed I/O - HDMI - HDMI Retimer 12G Topology</a></td><td>Updating Retimer Part</td><td>11/08/24 07:36 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.2</td><td><a href="content.html#81C5C838-0021-4641-BBE2-70B07EAB3E58" target="contentwin">High Speed I/O - HDMI - HDMI Retimer 12G Topology</a></td><td>Renamed to HDMI Retimer 12G Topology</td><td>05/10/24 10:20 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.4</td><td><a href="content.html#8206E7BC-074B-40AF-86A2-26775512896F" target="contentwin">High Speed I/O - TCP USB3.2</a></td><td>Renamed to (internal) TCP USB3.2 Gen2 Redriver Topology (Type-C)</td><td>11/21/24 11:53 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.4</td><td><a href="content.html#8206E7BC-074B-40AF-86A2-26775512896F" target="contentwin">High Speed I/O - TCP USB3.2</a></td><td>Renamed to (internal) TCP USB3.2 Gen2 Redriver Topology (Type-C)</td><td>11/21/24 11:53 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#8206E7BC-074B-40AF-86A2-26775512896F" target="contentwin">High Speed I/O - TCP USB3.2</a></td><td>Renamed to (internal) TCP USB3.2 Gen2 Redriver Topology</td><td>04/27/24 06:17 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#8206E7BC-074B-40AF-86A2-26775512896F" target="contentwin">High Speed I/O - TCP USB3.2</a></td><td>Renamed to (internal) TCP USB3.2 Gen2 Redriver Topology</td><td>04/27/24 06:17 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.0</td><td><a href="content.html#823CF77B-8AB4-49BE-B34A-5C791E82BCDA" target="contentwin">System Memory - LPDDR5/x - CAMM2 x128 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), RESET, MISC, All</a></td><td>Segment length updated for RESET</td><td>06/06/25 07:15 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>1.0</td><td><a href="content.html#823CF77B-8AB4-49BE-B34A-5C791E82BCDA" target="contentwin">System Memory - LPDDR5/x - CAMM2 x128 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), RESET, MISC, All</a></td><td>BI segment updated</td><td>06/06/25 06:19 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.7</td><td><a href="content.html#823CF77B-8AB4-49BE-B34A-5C791E82BCDA" target="contentwin">System Memory - LPDDR5/x - CAMM2 x128 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), RESET, MISC, All</a></td><td>Stackup material updated.</td><td>04/30/25 11:01 AM</td><td>Govind, Greeshmaja</td></tr><tr><td /><td>0.7</td><td><a href="content.html#82EF79F7-4088-482C-9759-2F32AD3E7FDC" target="contentwin">System Memory - LPDDR5/x - CAMM2 x128 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), RDQS, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>Stackup material updated.</td><td>04/30/25 11:01 AM</td><td>Govind, Greeshmaja</td></tr><tr><td /><td>0.7</td><td><a href="content.html#82EF79F7-4088-482C-9759-2F32AD3E7FDC" target="contentwin">System Memory - LPDDR5/x - CAMM2 x128 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), RDQS, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>Segment Updated</td><td>04/30/25 04:44 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.7</td><td><a href="content.html#82EF79F7-4088-482C-9759-2F32AD3E7FDC" target="contentwin">System Memory - LPDDR5/x - CAMM2 x128 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), RDQS, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>Segment length updated</td><td>04/30/25 04:42 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#82EF79F7-4088-482C-9759-2F32AD3E7FDC" target="contentwin">System Memory - LPDDR5/x - CAMM2 x128 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), RDQS, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>Change to Mid Loss material</td><td>09/25/24 06:50 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.7</td><td><a href="content.html#83998DE5-4CDD-4B4F-8EDA-183194E0F4A1" target="contentwin">Low Speed I/O - DMIC - DMIC 2-Load Branch Topology - Segment Lengths</a></td><td>Changed PCH to CPU in max length total note</td><td>03/19/25 05:08 PM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>0.5</td><td><a href="content.html#83998DE5-4CDD-4B4F-8EDA-183194E0F4A1" target="contentwin">Low Speed I/O - DMIC - DMIC 2-Load Branch Topology - Segment Lengths</a></td><td>Updated DSL in segment lengths table</td><td>02/14/25 10:42 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>1.2</td><td><a href="content.html#83A1C456-6EC5-4D56-9A7A-C48BF0EC4E79" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Camera Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Update notes</td><td>08/29/25 07:36 PM</td><td>Foroughian, Farnaz</td></tr><tr><td>0.6</td><td>1.1</td><td><a href="content.html#83A1C456-6EC5-4D56-9A7A-C48BF0EC4E79" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Camera Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updating category</td><td>07/29/25 05:50 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#83A1C456-6EC5-4D56-9A7A-C48BF0EC4E79" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Camera Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updated Tline Type to include DSL and SL</td><td>03/14/25 06:58 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.5</td><td><a href="content.html#83A1C456-6EC5-4D56-9A7A-C48BF0EC4E79" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Camera Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Update Tline Type for M3</td><td>02/14/25 08:10 PM</td><td>Foroughian, Farnaz</td></tr><tr><td /><td>0.5</td><td><a href="content.html#83A1C456-6EC5-4D56-9A7A-C48BF0EC4E79" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Camera Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Update Tline Type for M3</td><td>02/14/25 08:10 PM</td><td>Foroughian, Farnaz</td></tr><tr><td /><td>0.5</td><td><a href="content.html#83A1C456-6EC5-4D56-9A7A-C48BF0EC4E79" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Camera Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Update Tline Type for M3</td><td>02/14/25 08:10 PM</td><td>Foroughian, Farnaz</td></tr><tr><td /><td>0.2</td><td><a href="content.html#83A1C456-6EC5-4D56-9A7A-C48BF0EC4E79" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Camera Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Add cable impedance target</td><td>09/25/24 10:31 PM</td><td>Law, Raymond R</td></tr><tr><td /><td>0.2</td><td><a href="content.html#83A1C456-6EC5-4D56-9A7A-C48BF0EC4E79" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Camera Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Add cable impedance target</td><td>09/25/24 10:31 PM</td><td>Law, Raymond R</td></tr><tr><td /><td>0.2</td><td><a href="content.html#83A1C456-6EC5-4D56-9A7A-C48BF0EC4E79" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Camera Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Add cable impedance target</td><td>09/25/24 10:31 PM</td><td>Law, Raymond R</td></tr><tr><td /><td>0.2</td><td><a href="content.html#83A1C456-6EC5-4D56-9A7A-C48BF0EC4E79" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Camera Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Add MR and cable loss assumptions and trade-off notes</td><td>09/25/24 09:07 PM</td><td>Law, Raymond R</td></tr><tr><td /><td>0.2</td><td><a href="content.html#83A1C456-6EC5-4D56-9A7A-C48BF0EC4E79" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Camera Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Add MR and cable loss assumptions and trade-off notes</td><td>09/25/24 09:07 PM</td><td>Law, Raymond R</td></tr><tr><td /><td>0.2</td><td><a href="content.html#83A1C456-6EC5-4D56-9A7A-C48BF0EC4E79" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Camera Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Add MR and cable loss assumptions and trade-off notes</td><td>09/25/24 09:07 PM</td><td>Law, Raymond R</td></tr><tr><td /><td>0.2</td><td><a href="content.html#83A1C456-6EC5-4D56-9A7A-C48BF0EC4E79" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Camera Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Update segment lengths</td><td>08/22/24 07:54 PM</td><td>Law, Raymond R</td></tr><tr><td /><td>0.2</td><td><a href="content.html#83A1C456-6EC5-4D56-9A7A-C48BF0EC4E79" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Camera Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Update segment lengths</td><td>08/22/24 07:54 PM</td><td>Law, Raymond R</td></tr><tr><td /><td>0.2</td><td><a href="content.html#83A1C456-6EC5-4D56-9A7A-C48BF0EC4E79" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Camera Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Update segment lengths</td><td>08/22/24 07:54 PM</td><td>Law, Raymond R</td></tr><tr><td /><td>0.2</td><td><a href="content.html#83A1C456-6EC5-4D56-9A7A-C48BF0EC4E79" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Camera Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Increase max length to 762mm (30")</td><td>08/19/24 08:58 PM</td><td>Law, Raymond R</td></tr><tr><td /><td>0.2</td><td><a href="content.html#83A1C456-6EC5-4D56-9A7A-C48BF0EC4E79" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Camera Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Increase max length to 762mm (30")</td><td>08/19/24 08:58 PM</td><td>Law, Raymond R</td></tr><tr><td /><td>0.2</td><td><a href="content.html#83A1C456-6EC5-4D56-9A7A-C48BF0EC4E79" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Camera Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Increase max length to 762mm (30")</td><td>08/19/24 08:58 PM</td><td>Law, Raymond R</td></tr><tr><td /><td>0.2</td><td><a href="content.html#83A1C456-6EC5-4D56-9A7A-C48BF0EC4E79" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Camera Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:49 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#83A1C456-6EC5-4D56-9A7A-C48BF0EC4E79" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Camera Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:49 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#83A1C456-6EC5-4D56-9A7A-C48BF0EC4E79" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Camera Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:49 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#83C8D585-CA52-4A3C-B388-4BD061D4F5B5" target="contentwin">High Speed I/O - CPU PCIe Gen4 - (Internal) PCIe Gen4 CEM with FFC Cable Topology - Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:20 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#83F001A7-1271-48AF-9190-6BD15E376A24" target="contentwin">Low Speed I/O - CNVi BRI and RGI - CNVi BRI and RGI 1-Load Topology - Segment Lengths for BRI_DT, RGI_RSP and RGI_DT signals</a></td><td>Rename title</td><td>03/17/25 02:37 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#83F001A7-1271-48AF-9190-6BD15E376A24" target="contentwin">Low Speed I/O - CNVi BRI and RGI - CNVi BRI and RGI 1-Load Topology - Segment Lengths for BRI_DT, RGI_RSP and RGI_DT signals</a></td><td>Added SL Tline type</td><td>01/23/25 05:56 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#83F001A7-1271-48AF-9190-6BD15E376A24" target="contentwin">Low Speed I/O - CNVi BRI and RGI - CNVi BRI and RGI 1-Load Topology - Segment Lengths for BRI_DT, RGI_RSP and RGI_DT signals</a></td><td>Added SL Tline type</td><td>01/23/25 05:56 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.7</td><td><a href="content.html#849F8C87-F5C0-411B-8F7B-1DF99E3EFE1D" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE (Type4 PCB)</a></td><td>T4 config add</td><td>04/30/25 06:52 AM</td><td>Lohani, Jagdish</td></tr><tr><td /><td>0.2</td><td><a href="content.html#85386260-9C87-4536-949F-E5D90A602E56" target="contentwin">Electromagnetic Compatibility - EMC Component Selection - System Efficient ESD Design (SEED)</a></td><td>Updated SEED section</td><td>09/25/24 09:23 AM</td><td>Koh, Boon Ping</td></tr><tr><td /><td>0.7</td><td><a href="content.html#8576A1A2-4520-422B-9C1A-E686543C60E3" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-4 - Signals - Mainstream, Premium Mid Loss (PML), RDQS, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>Updated max channel length reduction</td><td>05/02/25 06:04 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.7</td><td><a href="content.html#8582968D-F7E7-4634-B06E-1C7637B65B7F" target="contentwin">High Speed I/O - HDMI - HDMI Limiting Redriver 12G Topology - Mainstream, Premium Mid Loss (PML), Tx, Post-Channel</a></td><td>Chaning post channel length to non-simulated segment</td><td>04/21/25 08:56 PM</td><td>Fong Chen, Kaseng</td></tr><tr><td /><td>0.7</td><td><a href="content.html#8582968D-F7E7-4634-B06E-1C7637B65B7F" target="contentwin">High Speed I/O - HDMI - HDMI Limiting Redriver 12G Topology - Mainstream, Premium Mid Loss (PML), Tx, Post-Channel</a></td><td>Chaning post channel length to non-simulated segment</td><td>04/21/25 08:56 PM</td><td>Fong Chen, Kaseng</td></tr><tr><td /><td>0.6</td><td><a href="content.html#8582968D-F7E7-4634-B06E-1C7637B65B7F" target="contentwin">High Speed I/O - HDMI - HDMI Limiting Redriver 12G Topology - Mainstream, Premium Mid Loss (PML), Tx, Post-Channel</a></td><td>Updated Tline Type to include SL</td><td>03/14/25 06:19 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#8582968D-F7E7-4634-B06E-1C7637B65B7F" target="contentwin">High Speed I/O - HDMI - HDMI Limiting Redriver 12G Topology - Mainstream, Premium Mid Loss (PML), Tx, Post-Channel</a></td><td>Updated Tline Type to include SL</td><td>03/14/25 06:19 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#8582968D-F7E7-4634-B06E-1C7637B65B7F" target="contentwin">High Speed I/O - HDMI - HDMI Limiting Redriver 12G Topology - Mainstream, Premium Mid Loss (PML), Tx, Post-Channel</a></td><td>Adding note to simulated segment and removing the notes from non-simulated segment</td><td>03/14/25 05:55 PM</td><td>Fong Chen, Kaseng</td></tr><tr><td /><td>0.6</td><td><a href="content.html#8582968D-F7E7-4634-B06E-1C7637B65B7F" target="contentwin">High Speed I/O - HDMI - HDMI Limiting Redriver 12G Topology - Mainstream, Premium Mid Loss (PML), Tx, Post-Channel</a></td><td>Adding note to simulated segment and removing the notes from non-simulated segment</td><td>03/14/25 05:55 PM</td><td>Fong Chen, Kaseng</td></tr><tr><td /><td>0.5</td><td><a href="content.html#8582968D-F7E7-4634-B06E-1C7637B65B7F" target="contentwin">High Speed I/O - HDMI - HDMI Limiting Redriver 12G Topology - Mainstream, Premium Mid Loss (PML), Tx, Post-Channel</a></td><td>changing solution space note from "simulated segment" to "Non simulated segment" </td><td>02/10/25 05:02 PM</td><td>Fong Chen, Kaseng</td></tr><tr><td /><td>0.5</td><td><a href="content.html#8582968D-F7E7-4634-B06E-1C7637B65B7F" target="contentwin">High Speed I/O - HDMI - HDMI Limiting Redriver 12G Topology - Mainstream, Premium Mid Loss (PML), Tx, Post-Channel</a></td><td>changing solution space note from "simulated segment" to "Non simulated segment" </td><td>02/10/25 05:02 PM</td><td>Fong Chen, Kaseng</td></tr><tr><td /><td>0.5</td><td><a href="content.html#8582968D-F7E7-4634-B06E-1C7637B65B7F" target="contentwin">High Speed I/O - HDMI - HDMI Limiting Redriver 12G Topology - Mainstream, Premium Mid Loss (PML), Tx, Post-Channel</a></td><td>Adding Notes to the post channel section to refer to the vendor for more specific design guides</td><td>02/10/25 04:56 PM</td><td>Fong Chen, Kaseng</td></tr><tr><td /><td>0.5</td><td><a href="content.html#8582968D-F7E7-4634-B06E-1C7637B65B7F" target="contentwin">High Speed I/O - HDMI - HDMI Limiting Redriver 12G Topology - Mainstream, Premium Mid Loss (PML), Tx, Post-Channel</a></td><td>Adding Notes to the post channel section to refer to the vendor for more specific design guides</td><td>02/10/25 04:56 PM</td><td>Fong Chen, Kaseng</td></tr><tr><td /><td>0.2</td><td><a href="content.html#8582968D-F7E7-4634-B06E-1C7637B65B7F" target="contentwin">High Speed I/O - HDMI - HDMI Limiting Redriver 12G Topology - Mainstream, Premium Mid Loss (PML), Tx, Post-Channel</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:31 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#8582968D-F7E7-4634-B06E-1C7637B65B7F" target="contentwin">High Speed I/O - HDMI - HDMI Limiting Redriver 12G Topology - Mainstream, Premium Mid Loss (PML), Tx, Post-Channel</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:31 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#8582968D-F7E7-4634-B06E-1C7637B65B7F" target="contentwin">High Speed I/O - HDMI - HDMI Limiting Redriver 12G Topology - Mainstream, Premium Mid Loss (PML), Tx, Post-Channel</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:31 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.0</td><td><a href="content.html#85BEFB79-406C-472C-B34F-0CE1DB69DC84" target="contentwin">High Speed I/O - HDMI - HDMI Retimer 12G Topology - Mainstream, Premium Mid Loss (PML), Tx, Post-Channel</a></td><td>Updated HDMI PostChannel Length as this is third party guideline</td><td>06/04/25 09:54 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#85BEFB79-406C-472C-B34F-0CE1DB69DC84" target="contentwin">High Speed I/O - HDMI - HDMI Retimer 12G Topology - Mainstream, Premium Mid Loss (PML), Tx, Post-Channel</a></td><td>Updated Tline Type to include DSL</td><td>03/14/25 06:25 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#85BEFB79-406C-472C-B34F-0CE1DB69DC84" target="contentwin">High Speed I/O - HDMI - HDMI Retimer 12G Topology - Mainstream, Premium Mid Loss (PML), Tx, Post-Channel</a></td><td>Changing the simulating segment notes to non-simulated</td><td>03/14/25 05:53 PM</td><td>Fong Chen, Kaseng</td></tr><tr><td /><td>0.7</td><td><a href="content.html#8623FEF7-4A14-48D2-B01D-C341171BE13D" target="contentwin">High Speed I/O - PCH USB3.2 Gen1 - USB3.2 Gen1x1 Type-A M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Adding SL as TLine Type</td><td>05/03/25 04:37 AM</td><td>Jimenez Arias, Jean</td></tr><tr><td /><td>0.2</td><td><a href="content.html#8623FEF7-4A14-48D2-B01D-C341171BE13D" target="contentwin">High Speed I/O - PCH USB3.2 Gen1 - USB3.2 Gen1x1 Type-A M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed to Premium Mid Loss (PML)</td><td>04/27/24 06:32 AM</td><td>Tran, Tan V</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#871419ED-D78C-462C-BA43-E26A53E87C2A" target="contentwin">High Speed I/O - TCP USB3.2 - (Internal) TCP USB3.2 Gen1x1 Type-A Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Added M7+M8 segment and length</td><td>07/15/25 06:20 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.7</td><td><a href="content.html#871419ED-D78C-462C-BA43-E26A53E87C2A" target="contentwin">High Speed I/O - TCP USB3.2 - (Internal) TCP USB3.2 Gen1x1 Type-A Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Adding DSL as TLine Type</td><td>05/03/25 04:31 AM</td><td>Jimenez Arias, Jean</td></tr><tr><td /><td>1.0</td><td><a href="content.html#87442FF7-737D-44DD-8561-BCCA296ED365" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 3-Load Daisy Chain (Device Down and Add-In Card) Topology - Segment Lengths</a></td><td>Updated min length total note</td><td>06/04/25 05:51 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.7</td><td><a href="content.html#87442FF7-737D-44DD-8561-BCCA296ED365" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 3-Load Daisy Chain (Device Down and Add-In Card) Topology - Segment Lengths</a></td><td>Updated min length notes and max length total</td><td>05/05/25 01:36 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.7</td><td><a href="content.html#87442FF7-737D-44DD-8561-BCCA296ED365" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 3-Load Daisy Chain (Device Down and Add-In Card) Topology - Segment Lengths</a></td><td>update segmentation len according to RVP actual length</td><td>04/23/25 02:48 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.7</td><td><a href="content.html#87442FF7-737D-44DD-8561-BCCA296ED365" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 3-Load Daisy Chain (Device Down and Add-In Card) Topology - Segment Lengths</a></td><td>add R4 for RVP 1p0 design</td><td>04/07/25 07:46 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#87442FF7-737D-44DD-8561-BCCA296ED365" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 3-Load Daisy Chain (Device Down and Add-In Card) Topology - Segment Lengths</a></td><td>update mostly len value</td><td>03/13/25 05:56 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#87442FF7-737D-44DD-8561-BCCA296ED365" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 3-Load Daisy Chain (Device Down and Add-In Card) Topology - Segment Lengths</a></td><td>change note</td><td>02/23/25 11:14 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#87442FF7-737D-44DD-8561-BCCA296ED365" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 3-Load Daisy Chain (Device Down and Add-In Card) Topology - Segment Lengths</a></td><td>update segmentation according to latest RVP request</td><td>02/18/25 04:54 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#87442FF7-737D-44DD-8561-BCCA296ED365" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 3-Load Daisy Chain (Device Down and Add-In Card) Topology - Segment Lengths</a></td><td>update segmentation</td><td>01/30/25 09:02 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#87442FF7-737D-44DD-8561-BCCA296ED365" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 3-Load Daisy Chain (Device Down and Add-In Card) Topology - Segment Lengths</a></td><td>update with recent sims data and notes</td><td>01/09/25 02:38 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#87442FF7-737D-44DD-8561-BCCA296ED365" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 3-Load Daisy Chain (Device Down and Add-In Card) Topology - Segment Lengths</a></td><td>UPDATE</td><td>12/06/24 07:37 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#87442FF7-737D-44DD-8561-BCCA296ED365" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 3-Load Daisy Chain (Device Down and Add-In Card) Topology - Segment Lengths</a></td><td>UPDATE</td><td>12/06/24 07:35 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#87A02E05-969E-4A6E-B55C-0338AA412CC3" target="contentwin">High Speed I/O - CPU USB3.2 Gen2</a></td><td>Removed P-N length matching duplication</td><td>07/15/25 11:49 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.7</td><td><a href="content.html#87A02E05-969E-4A6E-B55C-0338AA412CC3" target="contentwin">High Speed I/O - CPU USB3.2 Gen2</a></td><td>Remove mil from the content</td><td>04/04/25 07:54 PM</td><td>Chen, Chi-te</td></tr><tr><td /><td>0.2</td><td><a href="content.html#87A02E05-969E-4A6E-B55C-0338AA412CC3" target="contentwin">High Speed I/O - CPU USB3.2 Gen2</a></td><td>Renamed to CPU USB3.2 Gen2</td><td>05/16/24 03:51 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#87A02E05-969E-4A6E-B55C-0338AA412CC3" target="contentwin">High Speed I/O - CPU USB3.2 Gen2</a></td><td>Changed to USB3.2 Gen2 SOC</td><td>04/27/24 12:19 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#87A02E05-969E-4A6E-B55C-0338AA412CC3" target="contentwin">High Speed I/O - CPU USB3.2 Gen2</a></td><td>Renamed to USB3.2 Gen2</td><td>04/24/24 06:04 PM</td><td>Tran, Tan V</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#88CF50D9-DE37-461C-9787-9F07BF72B72C" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML), For DDR5 SODIMM and LPDDR5/x CAMM2</a></td><td>Updated Tline memory descriptions</td><td>07/18/25 10:56 PM</td><td>Davuluri, Pujitha</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#88CF50D9-DE37-461C-9787-9F07BF72B72C" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML), For DDR5 SODIMM and LPDDR5/x CAMM2</a></td><td>Updated the variant to remove LP5 memory down support for T3. Updated CAMM to CAMM2</td><td>06/26/25 03:00 PM</td><td>Davuluri, Pujitha</td></tr><tr><td /><td>0.2</td><td><a href="content.html#88CF50D9-DE37-461C-9787-9F07BF72B72C" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML), For DDR5 SODIMM and LPDDR5/x CAMM2</a></td><td>Updated T3 stackup with DSL routing assigned to layers 5, 6</td><td>09/27/24 11:33 PM</td><td>Davuluri, Pujitha</td></tr><tr><td /><td>0.2</td><td><a href="content.html#88CF50D9-DE37-461C-9787-9F07BF72B72C" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML), For DDR5 SODIMM and LPDDR5/x CAMM2</a></td><td>updated stackup variant description</td><td>09/27/24 09:11 PM</td><td>Davuluri, Pujitha</td></tr><tr><td /><td>0.2</td><td><a href="content.html#88CF50D9-DE37-461C-9787-9F07BF72B72C" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML), For DDR5 SODIMM and LPDDR5/x CAMM2</a></td><td>Updating Stack-Up Definition</td><td>04/23/24 09:43 PM</td><td>Astua Moya, Andrea</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#8AF15957-D0E6-48DB-B66D-2A06AD5DCB57" target="contentwin">High Speed I/O - PCH PCIe Gen5 - (Internal) PCIe Gen5 M.2 Topology (Operating at Gen4 Data Rate) - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Removed BO length note to allow 325um S-Non-ES</td><td>07/14/25 11:27 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#8AF15957-D0E6-48DB-B66D-2A06AD5DCB57" target="contentwin">High Speed I/O - PCH PCIe Gen5 - (Internal) PCIe Gen5 M.2 Topology (Operating at Gen4 Data Rate) - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updated Tline Type to include DSL</td><td>03/14/25 04:52 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.4</td><td><a href="content.html#8B06882A-1AE8-4938-9B16-68A8F06EA71D" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCPRIM_CORE_0P85</a></td><td>Updated the power rail for NVL PCH</td><td>11/21/24 12:41 AM</td><td>Chen, Chi-te</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#8B54555F-0620-4F17-A437-2E906FBBD8AE" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - (Internal) PCIe Gen2 Add-in Card Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed BO length to 12.7mm from 15mm</td><td>07/14/25 10:55 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#8B54555F-0620-4F17-A437-2E906FBBD8AE" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - (Internal) PCIe Gen2 Add-in Card Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updated Tline Type to include DSL and SL</td><td>03/14/25 04:11 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#8B54555F-0620-4F17-A437-2E906FBBD8AE" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - (Internal) PCIe Gen2 Add-in Card Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:32 PM</td><td>Tran, Tan V</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#8BD7F4EA-A3EA-4FA1-BC73-69CCC39FE6CF" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen1 Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed BO length to 12.7mm from 15.2mm</td><td>07/14/25 10:54 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#8BD7F4EA-A3EA-4FA1-BC73-69CCC39FE6CF" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen1 Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updated Tline Type to include DSL and SL </td><td>03/14/25 04:00 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.4</td><td><a href="content.html#8BD7F4EA-A3EA-4FA1-BC73-69CCC39FE6CF" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen1 Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updated internal cable table</td><td>11/20/24 05:05 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#8BD7F4EA-A3EA-4FA1-BC73-69CCC39FE6CF" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen1 Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:31 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.0</td><td><a href="content.html#8DCE1587-8E21-4392-B7D6-1D67F77DEEB0" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Daisy Chain (Device Down and Add-In Card) Topology</a></td><td>Removed min length notes as covered in segment length section.</td><td>06/04/25 05:42 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#8DCE1587-8E21-4392-B7D6-1D67F77DEEB0" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Daisy Chain (Device Down and Add-In Card) Topology</a></td><td>notes update</td><td>06/03/25 12:56 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>1.0</td><td><a href="content.html#8DCE1587-8E21-4392-B7D6-1D67F77DEEB0" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Daisy Chain (Device Down and Add-In Card) Topology</a></td><td>MRTS update</td><td>05/28/25 05:56 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.7</td><td><a href="content.html#8DCE1587-8E21-4392-B7D6-1D67F77DEEB0" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Daisy Chain (Device Down and Add-In Card) Topology</a></td><td>change note, eSPI Header or Connector at 33 MHz.</td><td>04/24/25 02:14 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.7</td><td><a href="content.html#8DCE1587-8E21-4392-B7D6-1D67F77DEEB0" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Daisy Chain (Device Down and Add-In Card) Topology</a></td><td>Updated topology diagram naming</td><td>04/24/25 01:56 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.7</td><td><a href="content.html#8DCE1587-8E21-4392-B7D6-1D67F77DEEB0" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Daisy Chain (Device Down and Add-In Card) Topology</a></td><td>replace conn / header with PCH.IOE</td><td>04/23/25 01:48 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.7</td><td><a href="content.html#8DCE1587-8E21-4392-B7D6-1D67F77DEEB0" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Daisy Chain (Device Down and Add-In Card) Topology</a></td><td>update R3=100</td><td>04/23/25 02:38 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.7</td><td><a href="content.html#8DCE1587-8E21-4392-B7D6-1D67F77DEEB0" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Daisy Chain (Device Down and Add-In Card) Topology</a></td><td>change R3 to 180ohm from 100ohm</td><td>04/07/25 07:54 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.7</td><td><a href="content.html#8DCE1587-8E21-4392-B7D6-1D67F77DEEB0" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Daisy Chain (Device Down and Add-In Card) Topology</a></td><td>ADD R4 FOR RVP 1P0 DESIGN</td><td>04/07/25 07:36 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.7</td><td><a href="content.html#8DCE1587-8E21-4392-B7D6-1D67F77DEEB0" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Daisy Chain (Device Down and Add-In Card) Topology</a></td><td>R3 from 100 to 160 from new sim using updated BD and ibis prod model</td><td>04/07/25 01:15 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#8DCE1587-8E21-4392-B7D6-1D67F77DEEB0" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Daisy Chain (Device Down and Add-In Card) Topology</a></td><td>update diagram</td><td>03/17/25 05:31 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#8DCE1587-8E21-4392-B7D6-1D67F77DEEB0" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Daisy Chain (Device Down and Add-In Card) Topology</a></td><td>R3 change to 100, to support 33MHz device</td><td>03/14/25 08:11 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#8DCE1587-8E21-4392-B7D6-1D67F77DEEB0" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Daisy Chain (Device Down and Add-In Card) Topology</a></td><td>update R3 from 100 to 300ohm</td><td>03/13/25 05:08 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#8DCE1587-8E21-4392-B7D6-1D67F77DEEB0" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Daisy Chain (Device Down and Add-In Card) Topology</a></td><td>Added diagram on topology naming, updated device drive strength notes and removed TPM.</td><td>03/10/25 04:09 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#8DCE1587-8E21-4392-B7D6-1D67F77DEEB0" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Daisy Chain (Device Down and Add-In Card) Topology</a></td><td>update diagram into latest format and notes, R value update</td><td>01/08/25 08:31 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#8DCE1587-8E21-4392-B7D6-1D67F77DEEB0" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Daisy Chain (Device Down and Add-In Card) Topology</a></td><td>update</td><td>11/29/24 12:44 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>1.0</td><td><a href="content.html#8E62C35B-2D36-4A54-8B4B-2F541AB12417" target="contentwin">Low Speed I/O - I3C - [Internal validation only] I3C 1-Load 10MHz (Cable and Add-In Card) Topology - Segment Lengths</a></td><td>Changed M_Cable length</td><td>06/04/25 06:16 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>0.7</td><td><a href="content.html#8E62C35B-2D36-4A54-8B4B-2F541AB12417" target="contentwin">Low Speed I/O - I3C - [Internal validation only] I3C 1-Load 10MHz (Cable and Add-In Card) Topology - Segment Lengths</a></td><td>Updated SL in Tline type</td><td>03/19/25 06:27 PM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>0.5</td><td><a href="content.html#8E62C35B-2D36-4A54-8B4B-2F541AB12417" target="contentwin">Low Speed I/O - I3C - [Internal validation only] I3C 1-Load 10MHz (Cable and Add-In Card) Topology - Segment Lengths</a></td><td>Updated segment lengths</td><td>02/13/25 08:41 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#8E83D255-A2BC-411B-B25F-BE6730DBC9C5" target="contentwin">High Speed I/O - CPU PCIe Gen4 - PCIe Gen4 M.2 Topology</a></td><td>updating</td><td>07/11/25 04:41 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#8E83D255-A2BC-411B-B25F-BE6730DBC9C5" target="contentwin">High Speed I/O - CPU PCIe Gen4 - PCIe Gen4 M.2 Topology</a></td><td>Update AIC to include total length matching requirements</td><td>06/17/25 01:12 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.0</td><td><a href="content.html#8E83D255-A2BC-411B-B25F-BE6730DBC9C5" target="contentwin">High Speed I/O - CPU PCIe Gen4 - PCIe Gen4 M.2 Topology</a></td><td>mRTS</td><td>05/22/25 09:21 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#8E83D255-A2BC-411B-B25F-BE6730DBC9C5" target="contentwin">High Speed I/O - CPU PCIe Gen4 - PCIe Gen4 M.2 Topology</a></td><td>Diagrams</td><td>04/30/25 07:24 PM</td><td>Chowdhury, Brinta</td></tr><tr><td /><td>0.7</td><td><a href="content.html#8E83D255-A2BC-411B-B25F-BE6730DBC9C5" target="contentwin">High Speed I/O - CPU PCIe Gen4 - PCIe Gen4 M.2 Topology</a></td><td>Remove mil from the content</td><td>04/04/25 05:16 AM</td><td>Chen, Chi-te</td></tr><tr><td /><td>0.6</td><td><a href="content.html#8E83D255-A2BC-411B-B25F-BE6730DBC9C5" target="contentwin">High Speed I/O - CPU PCIe Gen4 - PCIe Gen4 M.2 Topology</a></td><td>Updated AC cap note</td><td>03/15/25 12:13 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#8E83D255-A2BC-411B-B25F-BE6730DBC9C5" target="contentwin">High Speed I/O - CPU PCIe Gen4 - PCIe Gen4 M.2 Topology</a></td><td>Updated diagram name</td><td>03/14/25 05:11 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#8E83D255-A2BC-411B-B25F-BE6730DBC9C5" target="contentwin">High Speed I/O - CPU PCIe Gen4 - PCIe Gen4 M.2 Topology</a></td><td>Moved number of vias to Via section and updated via stub length note</td><td>03/14/25 03:15 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.4</td><td><a href="content.html#8E83D255-A2BC-411B-B25F-BE6730DBC9C5" target="contentwin">High Speed I/O - CPU PCIe Gen4 - PCIe Gen4 M.2 Topology</a></td><td>Standardize connector to vss via distance</td><td>10/14/24 01:32 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#8E83D255-A2BC-411B-B25F-BE6730DBC9C5" target="contentwin">High Speed I/O - CPU PCIe Gen4 - PCIe Gen4 M.2 Topology</a></td><td>Updated M.2 connector note to indicate 255 um instead of 255 mm</td><td>08/27/24 02:58 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#8E83D255-A2BC-411B-B25F-BE6730DBC9C5" target="contentwin">High Speed I/O - CPU PCIe Gen4 - PCIe Gen4 M.2 Topology</a></td><td>Renamed to PCIe Gen4 M.2 Topology</td><td>05/16/24 03:53 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#8E83D255-A2BC-411B-B25F-BE6730DBC9C5" target="contentwin">High Speed I/O - CPU PCIe Gen4 - PCIe Gen4 M.2 Topology</a></td><td>Removed Reference plane notes.  Added to General Notes section at IO level.</td><td>05/08/24 08:40 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#8E83D255-A2BC-411B-B25F-BE6730DBC9C5" target="contentwin">High Speed I/O - CPU PCIe Gen4 - PCIe Gen4 M.2 Topology</a></td><td>Renamed to SOC PCIe Gen4 M.2 Topology</td><td>04/29/24 05:06 PM</td><td>Tran, Tan V</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#8F2A466F-A2B7-4AB8-AD9F-57A18F1C32C2" target="contentwin">High Speed I/O - Differential Clock (Gen4 support) - CLK PCIe Gen4 Device Down Clock Topology - Mainstream, Premium Mid Loss (PML), Tx</a></td><td>segment tline</td><td>07/03/25 06:00 PM</td><td>Chowdhury, Brinta</td></tr><tr><td /><td>0.5</td><td><a href="content.html#8F2A466F-A2B7-4AB8-AD9F-57A18F1C32C2" target="contentwin">High Speed I/O - Differential Clock (Gen4 support) - CLK PCIe Gen4 Device Down Clock Topology - Mainstream, Premium Mid Loss (PML), Tx</a></td><td>Updating min length requirement.</td><td>02/14/25 07:42 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>1.0</td><td><a href="content.html#90207EDA-6CE8-49E6-B97B-DF4D6381A211" target="contentwin">High Speed I/O - PCH USB3.2 Gen1 - USB3.2 Gen1x1 Type-A Internal Cable with Daughter Card Topology</a></td><td>MRTS</td><td>05/22/25 10:24 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#90207EDA-6CE8-49E6-B97B-DF4D6381A211" target="contentwin">High Speed I/O - PCH USB3.2 Gen1 - USB3.2 Gen1x1 Type-A Internal Cable with Daughter Card Topology</a></td><td>Adding allowed via number</td><td>03/17/25 06:00 PM</td><td>Jimenez Arias, Jean</td></tr><tr><td /><td>0.6</td><td><a href="content.html#90207EDA-6CE8-49E6-B97B-DF4D6381A211" target="contentwin">High Speed I/O - PCH USB3.2 Gen1 - USB3.2 Gen1x1 Type-A Internal Cable with Daughter Card Topology</a></td><td>Updating</td><td>03/14/25 10:37 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#90D112BA-D216-472C-A1F7-BCE9E844E274" target="contentwin">System Memory - LPDDR5/x - CAMM2 x128 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), WCK, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>Stackup material updated.</td><td>04/30/25 11:02 AM</td><td>Govind, Greeshmaja</td></tr><tr><td /><td>0.7</td><td><a href="content.html#90D112BA-D216-472C-A1F7-BCE9E844E274" target="contentwin">System Memory - LPDDR5/x - CAMM2 x128 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), WCK, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>Segment lengths updated.</td><td>04/30/25 10:11 AM</td><td>Govind, Greeshmaja</td></tr><tr><td /><td>0.7</td><td><a href="content.html#90D112BA-D216-472C-A1F7-BCE9E844E274" target="contentwin">System Memory - LPDDR5/x - CAMM2 x128 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), WCK, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>Segment lengths updated</td><td>04/30/25 09:26 AM</td><td>Govind, Greeshmaja</td></tr><tr><td /><td>0.2</td><td><a href="content.html#90D112BA-D216-472C-A1F7-BCE9E844E274" target="contentwin">System Memory - LPDDR5/x - CAMM2 x128 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), WCK, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>Change to Mid Loss material</td><td>09/25/24 06:50 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>1.0</td><td><a href="content.html#9126B7EF-FEF1-4317-B81C-EC449F3C2AFD" target="contentwin">Electromagnetic Compatibility - Crystal RF Immunity</a></td><td>Wording simplification for better clarity</td><td>06/03/25 06:47 PM</td><td>Paniagua Acuna, Luis Carlos</td></tr><tr><td /><td>0.7</td><td><a href="content.html#9126B7EF-FEF1-4317-B81C-EC449F3C2AFD" target="contentwin">Electromagnetic Compatibility - Crystal RF Immunity</a></td><td>Updated typo in the picture "VCCPRTC_PCH" to "VCCRTC_PCH""</td><td>05/05/25 02:50 PM</td><td>Paniagua Acuna, Luis Carlos</td></tr><tr><td /><td>0.7</td><td><a href="content.html#9126B7EF-FEF1-4317-B81C-EC449F3C2AFD" target="contentwin">Electromagnetic Compatibility - Crystal RF Immunity</a></td><td>Changed VCCRTC name in figure and diagram to VCCRTC_PCH / VCCRTC_PROC</td><td>05/02/25 09:11 PM</td><td>Paniagua Acuna, Luis Carlos</td></tr><tr><td /><td>0.5</td><td><a href="content.html#9126B7EF-FEF1-4317-B81C-EC449F3C2AFD" target="contentwin">Electromagnetic Compatibility - Crystal RF Immunity</a></td><td>updated figure with VCC RTC net</td><td>01/14/25 06:13 PM</td><td>Paniagua Acuna, Luis Carlos</td></tr><tr><td /><td>0.2</td><td><a href="content.html#9126B7EF-FEF1-4317-B81C-EC449F3C2AFD" target="contentwin">Electromagnetic Compatibility - Crystal RF Immunity</a></td><td>Updating Crystal RF immunity section from EMC Guidelines</td><td>09/26/24 04:21 PM</td><td>Paniagua Acuna, Luis Carlos</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#91FD7159-E5C0-468B-94D1-67D30753A1D0" target="contentwin">High Speed I/O - CPU USB3.2 Gen1 - USB3.2 Gen1x1 Type-A Internal Cable With Redriver Topology</a></td><td>Changed Implementation guidelines notes to CPU instead of PCH component </td><td>07/15/25 11:45 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.0</td><td><a href="content.html#91FD7159-E5C0-468B-94D1-67D30753A1D0" target="contentwin">High Speed I/O - CPU USB3.2 Gen1 - USB3.2 Gen1x1 Type-A Internal Cable With Redriver Topology</a></td><td>Updating</td><td>05/22/25 09:03 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#91FD7159-E5C0-468B-94D1-67D30753A1D0" target="contentwin">High Speed I/O - CPU USB3.2 Gen1 - USB3.2 Gen1x1 Type-A Internal Cable With Redriver Topology</a></td><td>Add ESD Note</td><td>03/17/25 06:15 PM</td><td>Jimenez Arias, Jean</td></tr><tr><td /><td>0.6</td><td><a href="content.html#91FD7159-E5C0-468B-94D1-67D30753A1D0" target="contentwin">High Speed I/O - CPU USB3.2 Gen1 - USB3.2 Gen1x1 Type-A Internal Cable With Redriver Topology</a></td><td>Updating</td><td>03/14/25 10:11 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.2</td><td><a href="content.html#91FD7159-E5C0-468B-94D1-67D30753A1D0" target="contentwin">High Speed I/O - CPU USB3.2 Gen1 - USB3.2 Gen1x1 Type-A Internal Cable With Redriver Topology</a></td><td>Renamed to USB3.2 Gen1 Internal Cable With Redriver Topology</td><td>04/27/24 06:26 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#91FD7159-E5C0-468B-94D1-67D30753A1D0" target="contentwin">High Speed I/O - CPU USB3.2 Gen1 - USB3.2 Gen1x1 Type-A Internal Cable With Redriver Topology</a></td><td>Renamed to USB3.2 Gen1 Type-A Internal Cable With Redriver Topology</td><td>04/25/24 06:19 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#91FD7159-E5C0-468B-94D1-67D30753A1D0" target="contentwin">High Speed I/O - CPU USB3.2 Gen1 - USB3.2 Gen1x1 Type-A Internal Cable With Redriver Topology</a></td><td>Document moved</td><td>04/25/24 06:18 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.2</td><td><a href="content.html#9223C5F7-C72E-42D4-BCD8-3EDF57D1336A" target="contentwin">High Speed I/O - PCH PCIe Gen5 - PCIe Gen5 Device Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed max reach length to 203mm</td><td>08/27/25 05:44 PM</td><td>Dsouza, Ryan K</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#9223C5F7-C72E-42D4-BCD8-3EDF57D1336A" target="contentwin">High Speed I/O - PCH PCIe Gen5 - PCIe Gen5 Device Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Removed BO length note to allow 325um S-Non-ES</td><td>07/14/25 11:25 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#9223C5F7-C72E-42D4-BCD8-3EDF57D1336A" target="contentwin">High Speed I/O - PCH PCIe Gen5 - PCIe Gen5 Device Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updated Tline Type to include DSL</td><td>03/14/25 04:48 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#9223C5F7-C72E-42D4-BCD8-3EDF57D1336A" target="contentwin">High Speed I/O - PCH PCIe Gen5 - PCIe Gen5 Device Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed length to 152um from 200um</td><td>08/09/24 09:53 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#9223C5F7-C72E-42D4-BCD8-3EDF57D1336A" target="contentwin">High Speed I/O - PCH PCIe Gen5 - PCIe Gen5 Device Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:23 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#9319F205-3FBD-4BBC-9E10-329DA69AFEA7" target="contentwin">High Speed I/O - Differential Clock (Gen3 and below support)</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:25 PM</td><td>Tran, Tan V</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#93323D7D-DDD0-4528-8C2F-8558F72D489F" target="contentwin">High Speed I/O - CPU USB3.2 Gen2 - (Internal Validation) USB3.2 Gen2x1 Type-A Redriver Topology</a></td><td>Changed Implementation guidelines notes to CPU instead of PCH</td><td>07/15/25 11:54 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.0</td><td><a href="content.html#93323D7D-DDD0-4528-8C2F-8558F72D489F" target="contentwin">High Speed I/O - CPU USB3.2 Gen2 - (Internal Validation) USB3.2 Gen2x1 Type-A Redriver Topology</a></td><td>Updated diagram with Rb and Rc values</td><td>05/27/25 05:14 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#93323D7D-DDD0-4528-8C2F-8558F72D489F" target="contentwin">High Speed I/O - CPU USB3.2 Gen2 - (Internal Validation) USB3.2 Gen2x1 Type-A Redriver Topology</a></td><td>Add allowed via number</td><td>03/17/25 06:23 PM</td><td>Jimenez Arias, Jean</td></tr><tr><td /><td>0.6</td><td><a href="content.html#93323D7D-DDD0-4528-8C2F-8558F72D489F" target="contentwin">High Speed I/O - CPU USB3.2 Gen2 - (Internal Validation) USB3.2 Gen2x1 Type-A Redriver Topology</a></td><td>Update name</td><td>03/14/25 10:28 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#93323D7D-DDD0-4528-8C2F-8558F72D489F" target="contentwin">High Speed I/O - CPU USB3.2 Gen2 - (Internal Validation) USB3.2 Gen2x1 Type-A Redriver Topology</a></td><td>Change diagram to include resistors to mitigate VRM</td><td>03/14/25 08:32 PM</td><td>Jimenez Arias, Jean</td></tr><tr><td /><td>0.6</td><td><a href="content.html#93323D7D-DDD0-4528-8C2F-8558F72D489F" target="contentwin">High Speed I/O - CPU USB3.2 Gen2 - (Internal Validation) USB3.2 Gen2x1 Type-A Redriver Topology</a></td><td>Updated Notes to include Diodes part</td><td>02/24/25 04:35 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#93323D7D-DDD0-4528-8C2F-8558F72D489F" target="contentwin">High Speed I/O - CPU USB3.2 Gen2 - (Internal Validation) USB3.2 Gen2x1 Type-A Redriver Topology</a></td><td>Renamed to (Internal Validation) USB3.2 Gen2 Redriver Topology</td><td>02/24/25 04:32 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#93323D7D-DDD0-4528-8C2F-8558F72D489F" target="contentwin">High Speed I/O - CPU USB3.2 Gen2 - (Internal Validation) USB3.2 Gen2x1 Type-A Redriver Topology</a></td><td>Changed name to match LZ</td><td>09/27/24 01:13 AM</td><td>Jimenez Arias, Jean</td></tr><tr><td /><td>0.2</td><td><a href="content.html#93323D7D-DDD0-4528-8C2F-8558F72D489F" target="contentwin">High Speed I/O - CPU USB3.2 Gen2 - (Internal Validation) USB3.2 Gen2x1 Type-A Redriver Topology</a></td><td>Renamed to (internal) USB3.2 Gen2 Redriver Topology</td><td>04/27/24 06:29 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#93323D7D-DDD0-4528-8C2F-8558F72D489F" target="contentwin">High Speed I/O - CPU USB3.2 Gen2 - (Internal Validation) USB3.2 Gen2x1 Type-A Redriver Topology</a></td><td>Renamed to (internal) USB3.2 Gen2 Redriver Topology</td><td>04/27/24 06:29 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#93323D7D-DDD0-4528-8C2F-8558F72D489F" target="contentwin">High Speed I/O - CPU USB3.2 Gen2 - (Internal Validation) USB3.2 Gen2x1 Type-A Redriver Topology</a></td><td>Renamed to (internal) USB3.2 Gen2 Type-A Redriver Topology</td><td>04/25/24 07:00 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#93323D7D-DDD0-4528-8C2F-8558F72D489F" target="contentwin">High Speed I/O - CPU USB3.2 Gen2 - (Internal Validation) USB3.2 Gen2x1 Type-A Redriver Topology</a></td><td>Renamed to (internal) USB3.2 Gen2 Type-A Redriver Topology</td><td>04/25/24 07:00 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#93323D7D-DDD0-4528-8C2F-8558F72D489F" target="contentwin">High Speed I/O - CPU USB3.2 Gen2 - (Internal Validation) USB3.2 Gen2x1 Type-A Redriver Topology</a></td><td>Renamed to USB3.2 Gen2 Type-A External With Redriver Topology</td><td>04/25/24 06:15 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#93323D7D-DDD0-4528-8C2F-8558F72D489F" target="contentwin">High Speed I/O - CPU USB3.2 Gen2 - (Internal Validation) USB3.2 Gen2x1 Type-A Redriver Topology</a></td><td>Renamed to USB3.2 Gen2 Type-A External With Redriver Topology</td><td>04/25/24 06:15 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#93323D7D-DDD0-4528-8C2F-8558F72D489F" target="contentwin">High Speed I/O - CPU USB3.2 Gen2 - (Internal Validation) USB3.2 Gen2x1 Type-A Redriver Topology</a></td><td>Renamed to USB3.2 Gen2 Type-A External With Redriver Topology</td><td>04/25/24 06:15 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#93323D7D-DDD0-4528-8C2F-8558F72D489F" target="contentwin">High Speed I/O - CPU USB3.2 Gen2 - (Internal Validation) USB3.2 Gen2x1 Type-A Redriver Topology</a></td><td>Renamed to USB3.2 Gen2 Type-A External With Redriver Topology</td><td>04/25/24 06:15 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#93742A63-CC27-4ED2-A146-311AB8BF52B7" target="contentwin">High Speed I/O - HDMI - HDMI DDC Topology</a></td><td>Updated diagram name</td><td>03/14/25 06:26 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.5</td><td><a href="content.html#93742A63-CC27-4ED2-A146-311AB8BF52B7" target="contentwin">High Speed I/O - HDMI - HDMI DDC Topology</a></td><td>adding ESD part selection note as per discussion with EMC team</td><td>02/11/25 08:38 PM</td><td>Fong Chen, Kaseng</td></tr><tr><td /><td>0.5</td><td><a href="content.html#93742A63-CC27-4ED2-A146-311AB8BF52B7" target="contentwin">High Speed I/O - HDMI - HDMI DDC Topology</a></td><td>Changing ESD part selection to optional</td><td>02/10/25 09:19 PM</td><td>Fong Chen, Kaseng</td></tr><tr><td /><td>0.4</td><td><a href="content.html#93742A63-CC27-4ED2-A146-311AB8BF52B7" target="contentwin">High Speed I/O - HDMI - HDMI DDC Topology</a></td><td>Updating ESD/CMD.</td><td>11/22/24 06:34 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#937F4389-7A5D-4C11-89C5-57AD2A038C9D" target="contentwin">High Speed I/O - TCP USB3.2 - TCP USB3.2 Gen1x1 Type-A Main Link Topology</a></td><td>updating diagram</td><td>07/15/25 08:22 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#937F4389-7A5D-4C11-89C5-57AD2A038C9D" target="contentwin">High Speed I/O - TCP USB3.2 - TCP USB3.2 Gen1x1 Type-A Main Link Topology</a></td><td>Removed "per via" in via stub length note </td><td>07/15/25 06:04 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.0</td><td><a href="content.html#937F4389-7A5D-4C11-89C5-57AD2A038C9D" target="contentwin">High Speed I/O - TCP USB3.2 - TCP USB3.2 Gen1x1 Type-A Main Link Topology</a></td><td>Updating MRTS</td><td>05/22/25 02:02 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#937F4389-7A5D-4C11-89C5-57AD2A038C9D" target="contentwin">High Speed I/O - TCP USB3.2 - TCP USB3.2 Gen1x1 Type-A Main Link Topology</a></td><td>Updating name</td><td>03/14/25 08:28 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.5</td><td><a href="content.html#937F4389-7A5D-4C11-89C5-57AD2A038C9D" target="contentwin">High Speed I/O - TCP USB3.2 - TCP USB3.2 Gen1x1 Type-A Main Link Topology</a></td><td>Added right topology image</td><td>01/09/25 05:07 PM</td><td>Jimenez Arias, Jean</td></tr><tr><td /><td>0.4</td><td><a href="content.html#937F4389-7A5D-4C11-89C5-57AD2A038C9D" target="contentwin">High Speed I/O - TCP USB3.2 - TCP USB3.2 Gen1x1 Type-A Main Link Topology</a></td><td>Adding via notes</td><td>11/22/24 08:35 PM</td><td>Jimenez Arias, Jean</td></tr><tr><td /><td>0.4</td><td><a href="content.html#937F4389-7A5D-4C11-89C5-57AD2A038C9D" target="contentwin">High Speed I/O - TCP USB3.2 - TCP USB3.2 Gen1x1 Type-A Main Link Topology</a></td><td>Adding topology information</td><td>11/22/24 08:21 PM</td><td>Jimenez Arias, Jean</td></tr><tr><td /><td>0.4</td><td><a href="content.html#937F4389-7A5D-4C11-89C5-57AD2A038C9D" target="contentwin">High Speed I/O - TCP USB3.2 - TCP USB3.2 Gen1x1 Type-A Main Link Topology</a></td><td>Renamed to TCP USB3.2 Gen1 Main Link Topology (Type-A)</td><td>11/21/24 11:46 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.0</td><td><a href="content.html#943B99F9-BE4C-4C25-9762-FD95BBECDF20" target="contentwin">System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), DQ, CH-0/CH-2, Outer</a></td><td>pin group update</td><td>06/06/25 02:40 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>1.0</td><td><a href="content.html#943B99F9-BE4C-4C25-9762-FD95BBECDF20" target="contentwin">System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), DQ, CH-0/CH-2, Outer</a></td><td>pin group update</td><td>06/05/25 02:50 PM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#943B99F9-BE4C-4C25-9762-FD95BBECDF20" target="contentwin">System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), DQ, CH-0/CH-2, Outer</a></td><td>Updated Segments</td><td>03/14/25 05:30 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#943B99F9-BE4C-4C25-9762-FD95BBECDF20" target="contentwin">System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), DQ, CH-0/CH-2, Outer</a></td><td>Updated Tline segment lengths</td><td>03/13/25 04:00 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#943B99F9-BE4C-4C25-9762-FD95BBECDF20" target="contentwin">System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), DQ, CH-0/CH-2, Outer</a></td><td>Category Update</td><td>03/13/25 02:38 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#943B99F9-BE4C-4C25-9762-FD95BBECDF20" target="contentwin">System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), DQ, CH-0/CH-2, Outer</a></td><td>None</td><td>03/12/25 04:16 PM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#943B99F9-BE4C-4C25-9762-FD95BBECDF20" target="contentwin">System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), DQ, CH-0/CH-2, Outer</a></td><td>Updated Category for PCB </td><td>03/10/25 12:23 PM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#943B99F9-BE4C-4C25-9762-FD95BBECDF20" target="contentwin">System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), DQ, CH-0/CH-2, Outer</a></td><td>Stackup Material Update</td><td>03/10/25 12:14 PM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#943B99F9-BE4C-4C25-9762-FD95BBECDF20" target="contentwin">System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), DQ, CH-0/CH-2, Outer</a></td><td>Updated for NVL-Hx SODIMM 2DPC</td><td>09/25/24 05:54 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>1.0</td><td><a href="content.html#94F19AD1-83F7-42B1-AFE0-FEBFF9D1D217" target="contentwin">High Speed I/O - TCP TBT5 - (Internal) TCP TBT5 Retimer M.2 Modular Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Remove Module Tline</td><td>06/11/25 04:16 PM</td><td>Ke, Mengkun</td></tr><tr><td /><td>1.0</td><td><a href="content.html#94F19AD1-83F7-42B1-AFE0-FEBFF9D1D217" target="contentwin">High Speed I/O - TCP TBT5 - (Internal) TCP TBT5 Retimer M.2 Modular Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Added DSL Tline and note for via open stub </td><td>06/04/25 06:23 PM</td><td>Ke, Mengkun</td></tr><tr><td /><td>0.6</td><td><a href="content.html#94F19AD1-83F7-42B1-AFE0-FEBFF9D1D217" target="contentwin">High Speed I/O - TCP TBT5 - (Internal) TCP TBT5 Retimer M.2 Modular Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Adjusted lengths </td><td>03/14/25 11:06 PM</td><td>Ke, Mengkun</td></tr><tr><td /><td>0.6</td><td><a href="content.html#94F19AD1-83F7-42B1-AFE0-FEBFF9D1D217" target="contentwin">High Speed I/O - TCP TBT5 - (Internal) TCP TBT5 Retimer M.2 Modular Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updated Tline Type M1 MS,SL only</td><td>03/14/25 10:58 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#94F19AD1-83F7-42B1-AFE0-FEBFF9D1D217" target="contentwin">High Speed I/O - TCP TBT5 - (Internal) TCP TBT5 Retimer M.2 Modular Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Reduce max MS BO length to 2mm</td><td>03/05/25 04:10 AM</td><td>Ke, Mengkun</td></tr><tr><td /><td>0.6</td><td><a href="content.html#94F19AD1-83F7-42B1-AFE0-FEBFF9D1D217" target="contentwin">High Speed I/O - TCP TBT5 - (Internal) TCP TBT5 Retimer M.2 Modular Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Reduce max. MS BO length to 2mm</td><td>03/05/25 04:09 AM</td><td>Ke, Mengkun</td></tr><tr><td /><td>0.5</td><td><a href="content.html#94F19AD1-83F7-42B1-AFE0-FEBFF9D1D217" target="contentwin">High Speed I/O - TCP TBT5 - (Internal) TCP TBT5 Retimer M.2 Modular Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Adding lengths</td><td>02/14/25 12:41 AM</td><td>Ke, Mengkun</td></tr><tr><td /><td>0.2</td><td><a href="content.html#94F19AD1-83F7-42B1-AFE0-FEBFF9D1D217" target="contentwin">High Speed I/O - TCP TBT5 - (Internal) TCP TBT5 Retimer M.2 Modular Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed max length to 200</td><td>07/25/24 03:04 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#94F19AD1-83F7-42B1-AFE0-FEBFF9D1D217" target="contentwin">High Speed I/O - TCP TBT5 - (Internal) TCP TBT5 Retimer M.2 Modular Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Added placeholder length </td><td>07/25/24 03:00 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.0</td><td><a href="content.html#9513BD7B-CF88-4A4C-9487-CDF051091CEE" target="contentwin">Low Speed I/O - ISH-SPI - ISH-SPI 1-Load (Add-In Card) Topology</a></td><td>Removed min length notes as it is covered in segment length section. Corrected typo on signal netname for R1 and R2 notes.</td><td>06/04/25 04:15 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#9513BD7B-CF88-4A4C-9487-CDF051091CEE" target="contentwin">Low Speed I/O - ISH-SPI - ISH-SPI 1-Load (Add-In Card) Topology</a></td><td>re-arrange notes sequence</td><td>06/04/25 01:39 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>1.0</td><td><a href="content.html#9513BD7B-CF88-4A4C-9487-CDF051091CEE" target="contentwin">Low Speed I/O - ISH-SPI - ISH-SPI 1-Load (Add-In Card) Topology</a></td><td>notes update</td><td>06/03/25 11:27 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>1.0</td><td><a href="content.html#9513BD7B-CF88-4A4C-9487-CDF051091CEE" target="contentwin">Low Speed I/O - ISH-SPI - ISH-SPI 1-Load (Add-In Card) Topology</a></td><td>MRTS update</td><td>05/27/25 11:34 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.7</td><td><a href="content.html#9513BD7B-CF88-4A4C-9487-CDF051091CEE" target="contentwin">Low Speed I/O - ISH-SPI - ISH-SPI 1-Load (Add-In Card) Topology</a></td><td>add 0 Ω placeholder</td><td>04/24/25 12:33 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#9513BD7B-CF88-4A4C-9487-CDF051091CEE" target="contentwin">Low Speed I/O - ISH-SPI - ISH-SPI 1-Load (Add-In Card) Topology</a></td><td>UPDATE NOTES</td><td>03/13/25 08:33 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#9513BD7B-CF88-4A4C-9487-CDF051091CEE" target="contentwin">Low Speed I/O - ISH-SPI - ISH-SPI 1-Load (Add-In Card) Topology</a></td><td>Added diagram on topology naming and updated device drive strength notes</td><td>03/10/25 04:56 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#9513BD7B-CF88-4A4C-9487-CDF051091CEE" target="contentwin">Low Speed I/O - ISH-SPI - ISH-SPI 1-Load (Add-In Card) Topology</a></td><td>update diagram to latest topology</td><td>01/22/25 04:24 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#9513BD7B-CF88-4A4C-9487-CDF051091CEE" target="contentwin">Low Speed I/O - ISH-SPI - ISH-SPI 1-Load (Add-In Card) Topology</a></td><td>update contents</td><td>01/22/25 04:20 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#9513BD7B-CF88-4A4C-9487-CDF051091CEE" target="contentwin">Low Speed I/O - ISH-SPI - ISH-SPI 1-Load (Add-In Card) Topology</a></td><td>update notes, min total len</td><td>01/09/25 04:57 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#9513BD7B-CF88-4A4C-9487-CDF051091CEE" target="contentwin">Low Speed I/O - ISH-SPI - ISH-SPI 1-Load (Add-In Card) Topology</a></td><td>update notes</td><td>01/09/25 04:56 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#9513BD7B-CF88-4A4C-9487-CDF051091CEE" target="contentwin">Low Speed I/O - ISH-SPI - ISH-SPI 1-Load (Add-In Card) Topology</a></td><td>update </td><td>12/05/24 11:46 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#95145C24-32C0-4DFA-B8D1-B34762825D50" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen4 Device Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>length segment</td><td>06/18/25 08:21 PM</td><td>Chowdhury, Brinta</td></tr><tr><td /><td>0.6</td><td><a href="content.html#95145C24-32C0-4DFA-B8D1-B34762825D50" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen4 Device Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updated Tline Type to include DSL and SL</td><td>03/14/25 04:35 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#95145C24-32C0-4DFA-B8D1-B34762825D50" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen4 Device Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed length to 200um from 203um</td><td>08/09/24 09:49 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#95145C24-32C0-4DFA-B8D1-B34762825D50" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen4 Device Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:34 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#95145C24-32C0-4DFA-B8D1-B34762825D50" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen4 Device Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Document moved</td><td>04/24/24 03:58 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#959B2697-9D69-403C-BC97-70601B98BD12" target="contentwin">Electromagnetic Compatibility - Wi-Fi/WWAN Radios Performance vs. Platform Noise</a></td><td>Updating thorughput vs nois section in EMC guidelines</td><td>09/26/24 05:00 PM</td><td>Paniagua Acuna, Luis Carlos</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#961A5BE5-D213-4D22-86DA-5B2EFDE42C14" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen3 M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed BO length to 12.7mm from 15.2mm</td><td>07/14/25 10:59 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#961A5BE5-D213-4D22-86DA-5B2EFDE42C14" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen3 M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updated Tline Type to include DSL and SL</td><td>03/14/25 04:27 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#961A5BE5-D213-4D22-86DA-5B2EFDE42C14" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen3 M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:33 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.5</td><td><a href="content.html#96BDC127-378C-4067-9E46-865544442998" target="contentwin">Electromagnetic Compatibility - EMC Mechanical Considerations</a></td><td>update title of section</td><td>12/23/24 05:41 PM</td><td>Paniagua Acuna, Luis Carlos</td></tr><tr><td /><td>1.0</td><td><a href="content.html#96F85ED1-6CF8-4706-A439-A8CB329F4F0B" target="contentwin">System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B)</a></td><td>Block diagram updated</td><td>06/06/25 11:22 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#96F85ED1-6CF8-4706-A439-A8CB329F4F0B" target="contentwin">System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B)</a></td><td>MRTS updated</td><td>03/14/25 06:36 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#96F85ED1-6CF8-4706-A439-A8CB329F4F0B" target="contentwin">System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B)</a></td><td>Updated MRTS</td><td>03/14/25 05:19 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#96F85ED1-6CF8-4706-A439-A8CB329F4F0B" target="contentwin">System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B)</a></td><td>max via count updated</td><td>03/14/25 04:23 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#96F85ED1-6CF8-4706-A439-A8CB329F4F0B" target="contentwin">System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B)</a></td><td>Segment update</td><td>03/13/25 03:23 PM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#96F85ED1-6CF8-4706-A439-A8CB329F4F0B" target="contentwin">System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B)</a></td><td>Updated the topology diagram</td><td>03/13/25 03:17 PM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#96F85ED1-6CF8-4706-A439-A8CB329F4F0B" target="contentwin">System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B)</a></td><td>Topology Diagram Updated</td><td>03/13/25 09:48 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#96F85ED1-6CF8-4706-A439-A8CB329F4F0B" target="contentwin">System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B)</a></td><td>Removed ECC notes</td><td>03/10/25 11:38 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#96F85ED1-6CF8-4706-A439-A8CB329F4F0B" target="contentwin">System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B)</a></td><td>Removed ECC config </td><td>03/10/25 11:29 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#96F85ED1-6CF8-4706-A439-A8CB329F4F0B" target="contentwin">System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B)</a></td><td>Updated topology naming convention</td><td>02/12/25 08:42 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.2</td><td><a href="content.html#96F85ED1-6CF8-4706-A439-A8CB329F4F0B" target="contentwin">System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B)</a></td><td>Updated for NVL-Hx SODIMM 2DPC</td><td>09/25/24 05:20 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>1.0</td><td><a href="content.html#97256F58-7A05-49AD-BA81-B2CB11077498" target="contentwin">Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology</a></td><td>Updated R1 notes and signal netnames</td><td>06/04/25 04:02 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#97256F58-7A05-49AD-BA81-B2CB11077498" target="contentwin">Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology</a></td><td>mrts correction on internal cable header</td><td>06/04/25 01:44 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>1.0</td><td><a href="content.html#97256F58-7A05-49AD-BA81-B2CB11077498" target="contentwin">Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology</a></td><td>notes update</td><td>06/03/25 01:08 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>1.0</td><td><a href="content.html#97256F58-7A05-49AD-BA81-B2CB11077498" target="contentwin">Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology</a></td><td>Updated topology diagram naming</td><td>06/03/25 04:24 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#97256F58-7A05-49AD-BA81-B2CB11077498" target="contentwin">Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology</a></td><td>MRTS update</td><td>05/28/25 03:14 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#97256F58-7A05-49AD-BA81-B2CB11077498" target="contentwin">Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology</a></td><td>update notes</td><td>03/13/25 08:20 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#97256F58-7A05-49AD-BA81-B2CB11077498" target="contentwin">Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology</a></td><td>update TS from 250 to 125 for freq42.67MHz</td><td>01/22/25 01:46 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#97256F58-7A05-49AD-BA81-B2CB11077498" target="contentwin">Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology</a></td><td>Updated buffer drive strength notes</td><td>01/21/25 02:49 PM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#97256F58-7A05-49AD-BA81-B2CB11077498" target="contentwin">Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology</a></td><td>update note</td><td>01/21/25 03:15 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#97256F58-7A05-49AD-BA81-B2CB11077498" target="contentwin">Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology</a></td><td>update notes</td><td>01/16/25 10:26 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#97256F58-7A05-49AD-BA81-B2CB11077498" target="contentwin">Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology</a></td><td>update notes and diagram</td><td>01/09/25 08:10 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#97256F58-7A05-49AD-BA81-B2CB11077498" target="contentwin">Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology</a></td><td>update via</td><td>12/13/24 08:58 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#97256F58-7A05-49AD-BA81-B2CB11077498" target="contentwin">Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology</a></td><td>update notes</td><td>12/13/24 08:48 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#97256F58-7A05-49AD-BA81-B2CB11077498" target="contentwin">Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology</a></td><td>update R</td><td>12/12/24 01:13 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#97256F58-7A05-49AD-BA81-B2CB11077498" target="contentwin">Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology</a></td><td>Add 50MHz</td><td>09/20/24 10:11 PM</td><td>Ke, Mengkun</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#977883F3-4598-45E3-ACB6-C3BE6236F226" target="contentwin">High Speed I/O - TCP USB3.2 - TCP USB3.2 Gen1x1 Type-A Main Link Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>adding missing segments</td><td>07/15/25 07:39 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#977883F3-4598-45E3-ACB6-C3BE6236F226" target="contentwin">High Speed I/O - TCP USB3.2 - TCP USB3.2 Gen1x1 Type-A Main Link Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Adding DSL as TLine Type</td><td>05/03/25 04:27 AM</td><td>Jimenez Arias, Jean</td></tr><tr><td /><td>0.4</td><td><a href="content.html#977883F3-4598-45E3-ACB6-C3BE6236F226" target="contentwin">High Speed I/O - TCP USB3.2 - TCP USB3.2 Gen1x1 Type-A Main Link Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Fixing Lengths</td><td>11/22/24 08:31 PM</td><td>Jimenez Arias, Jean</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#977F4B45-5758-4482-8B1B-A61F86E3CE71" target="contentwin">High Speed I/O - TCP USB3.2 - TCP USB3.2 Gen2x1 Type-A Main Link Topology</a></td><td>updating</td><td>07/15/25 08:23 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#977F4B45-5758-4482-8B1B-A61F86E3CE71" target="contentwin">High Speed I/O - TCP USB3.2 - TCP USB3.2 Gen2x1 Type-A Main Link Topology</a></td><td>Removed "per via" in via stub length note </td><td>07/15/25 06:04 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.0</td><td><a href="content.html#977F4B45-5758-4482-8B1B-A61F86E3CE71" target="contentwin">High Speed I/O - TCP USB3.2 - TCP USB3.2 Gen2x1 Type-A Main Link Topology</a></td><td>updating</td><td>05/22/25 02:07 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#977F4B45-5758-4482-8B1B-A61F86E3CE71" target="contentwin">High Speed I/O - TCP USB3.2 - TCP USB3.2 Gen2x1 Type-A Main Link Topology</a></td><td>Updating</td><td>03/14/25 08:29 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#977F4B45-5758-4482-8B1B-A61F86E3CE71" target="contentwin">High Speed I/O - TCP USB3.2 - TCP USB3.2 Gen2x1 Type-A Main Link Topology</a></td><td>Updating</td><td>03/14/25 08:29 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.5</td><td><a href="content.html#977F4B45-5758-4482-8B1B-A61F86E3CE71" target="contentwin">High Speed I/O - TCP USB3.2 - TCP USB3.2 Gen2x1 Type-A Main Link Topology</a></td><td>Added right topology image</td><td>01/09/25 05:10 PM</td><td>Jimenez Arias, Jean</td></tr><tr><td /><td>0.5</td><td><a href="content.html#977F4B45-5758-4482-8B1B-A61F86E3CE71" target="contentwin">High Speed I/O - TCP USB3.2 - TCP USB3.2 Gen2x1 Type-A Main Link Topology</a></td><td>Added right topology image</td><td>01/09/25 05:10 PM</td><td>Jimenez Arias, Jean</td></tr><tr><td /><td>0.4</td><td><a href="content.html#977F4B45-5758-4482-8B1B-A61F86E3CE71" target="contentwin">High Speed I/O - TCP USB3.2 - TCP USB3.2 Gen2x1 Type-A Main Link Topology</a></td><td>Add topology info</td><td>11/22/24 09:46 PM</td><td>Jimenez Arias, Jean</td></tr><tr><td /><td>0.4</td><td><a href="content.html#977F4B45-5758-4482-8B1B-A61F86E3CE71" target="contentwin">High Speed I/O - TCP USB3.2 - TCP USB3.2 Gen2x1 Type-A Main Link Topology</a></td><td>Add topology info</td><td>11/22/24 09:46 PM</td><td>Jimenez Arias, Jean</td></tr><tr><td /><td>0.4</td><td><a href="content.html#977F4B45-5758-4482-8B1B-A61F86E3CE71" target="contentwin">High Speed I/O - TCP USB3.2 - TCP USB3.2 Gen2x1 Type-A Main Link Topology</a></td><td>Removed diagram</td><td>11/21/24 11:51 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.4</td><td><a href="content.html#977F4B45-5758-4482-8B1B-A61F86E3CE71" target="contentwin">High Speed I/O - TCP USB3.2 - TCP USB3.2 Gen2x1 Type-A Main Link Topology</a></td><td>Removed diagram</td><td>11/21/24 11:51 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.4</td><td><a href="content.html#977F4B45-5758-4482-8B1B-A61F86E3CE71" target="contentwin">High Speed I/O - TCP USB3.2 - TCP USB3.2 Gen2x1 Type-A Main Link Topology</a></td><td>Renamed to TCP USB3.2 Gen2 Main Link Topology (Type-A)</td><td>11/21/24 11:49 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.4</td><td><a href="content.html#977F4B45-5758-4482-8B1B-A61F86E3CE71" target="contentwin">High Speed I/O - TCP USB3.2 - TCP USB3.2 Gen2x1 Type-A Main Link Topology</a></td><td>Renamed to TCP USB3.2 Gen2 Main Link Topology (Type-A)</td><td>11/21/24 11:49 PM</td><td>Tran, Tan V</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#978879BC-5C5B-465B-B30F-ECEF32F91BEC" target="contentwin">High Speed I/O - TCP USB3.2 - (Internal) TCP USB3.2 Gen2x1 Type-A Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Added M7+M8 segment and length</td><td>07/15/25 06:21 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.7</td><td><a href="content.html#978879BC-5C5B-465B-B30F-ECEF32F91BEC" target="contentwin">High Speed I/O - TCP USB3.2 - (Internal) TCP USB3.2 Gen2x1 Type-A Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Adding DSL as TLine Type</td><td>05/03/25 04:31 AM</td><td>Jimenez Arias, Jean</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#97D39C65-699D-415C-A235-2490C825365A" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen1 Device Down Topology</a></td><td>Removed Breakout length and spacing note</td><td>07/14/25 10:52 PM</td><td>Tran, Tan V</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#97D39C65-699D-415C-A235-2490C825365A" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen1 Device Down Topology</a></td><td>Device</td><td>07/11/25 05:03 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>1.0</td><td><a href="content.html#97D39C65-699D-415C-A235-2490C825365A" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen1 Device Down Topology</a></td><td>MRTS</td><td>05/22/25 09:33 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#97D39C65-699D-415C-A235-2490C825365A" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen1 Device Down Topology</a></td><td>Updated AC cap note and remove via count for Gen2/3</td><td>03/15/25 12:26 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#97D39C65-699D-415C-A235-2490C825365A" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen1 Device Down Topology</a></td><td>Updated diagram name and moved vias to Via section</td><td>03/14/25 03:54 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.4</td><td><a href="content.html#97D39C65-699D-415C-A235-2490C825365A" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen1 Device Down Topology</a></td><td>Add interleave requirement</td><td>10/17/24 05:42 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#97D39C65-699D-415C-A235-2490C825365A" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen1 Device Down Topology</a></td><td>Renamed to PCIe Gen1 Device Down Topology</td><td>05/16/24 03:57 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.0</td><td><a href="content.html#9814B4C0-7C5E-4A7C-8DFD-A9F50924E5A5" target="contentwin">High Speed I/O - eDP - (Internal) eDP HBR3 Main Link M.2 Modular Topology</a></td><td>Updating Module information</td><td>06/09/25 10:52 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#9814B4C0-7C5E-4A7C-8DFD-A9F50924E5A5" target="contentwin">High Speed I/O - eDP - (Internal) eDP HBR3 Main Link M.2 Modular Topology</a></td><td>Updating Lengths</td><td>04/15/25 08:37 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#9814B4C0-7C5E-4A7C-8DFD-A9F50924E5A5" target="contentwin">High Speed I/O - eDP - (Internal) eDP HBR3 Main Link M.2 Modular Topology</a></td><td>Updating Module information</td><td>04/15/25 08:03 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#9814B4C0-7C5E-4A7C-8DFD-A9F50924E5A5" target="contentwin">High Speed I/O - eDP - (Internal) eDP HBR3 Main Link M.2 Modular Topology</a></td><td>Updating</td><td>04/14/25 04:15 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.2</td><td><a href="content.html#9814B4C0-7C5E-4A7C-8DFD-A9F50924E5A5" target="contentwin">High Speed I/O - eDP - (Internal) eDP HBR3 Main Link M.2 Modular Topology</a></td><td>Added (Internal) eDP HBR3 Main Link CTLE M.2 Modular Topology</td><td>08/16/24 04:06 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.0</td><td><a href="content.html#9967A492-ED33-4961-84A1-7E6419047CD0" target="contentwin">Low Speed I/O - eSPI - eSPI 1-Load (Device Down) Topology</a></td><td>notes update</td><td>06/03/25 12:41 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>1.0</td><td><a href="content.html#9967A492-ED33-4961-84A1-7E6419047CD0" target="contentwin">Low Speed I/O - eSPI - eSPI 1-Load (Device Down) Topology</a></td><td>notes update</td><td>06/03/25 11:39 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>1.0</td><td><a href="content.html#9967A492-ED33-4961-84A1-7E6419047CD0" target="contentwin">Low Speed I/O - eSPI - eSPI 1-Load (Device Down) Topology</a></td><td>MRTS update</td><td>05/28/25 03:17 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.7</td><td><a href="content.html#9967A492-ED33-4961-84A1-7E6419047CD0" target="contentwin">Low Speed I/O - eSPI - eSPI 1-Load (Device Down) Topology</a></td><td>update R description. R value remain same as rev0.6</td><td>03/27/25 11:30 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#9967A492-ED33-4961-84A1-7E6419047CD0" target="contentwin">Low Speed I/O - eSPI - eSPI 1-Load (Device Down) Topology</a></td><td>R changed to 30ohm for new BD value</td><td>03/15/25 02:38 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#9967A492-ED33-4961-84A1-7E6419047CD0" target="contentwin">Low Speed I/O - eSPI - eSPI 1-Load (Device Down) Topology</a></td><td>R from 47 to 33 ohm</td><td>03/14/25 08:09 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#9967A492-ED33-4961-84A1-7E6419047CD0" target="contentwin">Low Speed I/O - eSPI - eSPI 1-Load (Device Down) Topology</a></td><td>Updated topology diagram naming</td><td>03/13/25 05:48 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.6</td><td><a href="content.html#9967A492-ED33-4961-84A1-7E6419047CD0" target="contentwin">Low Speed I/O - eSPI - eSPI 1-Load (Device Down) Topology</a></td><td>Updated buffer drive strength notes</td><td>03/13/25 05:47 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#9967A492-ED33-4961-84A1-7E6419047CD0" target="contentwin">Low Speed I/O - eSPI - eSPI 1-Load (Device Down) Topology</a></td><td>change R value according to latest sim, 8.5inch</td><td>01/22/25 03:42 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#9967A492-ED33-4961-84A1-7E6419047CD0" target="contentwin">Low Speed I/O - eSPI - eSPI 1-Load (Device Down) Topology</a></td><td>update notes</td><td>01/16/25 11:13 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#9967A492-ED33-4961-84A1-7E6419047CD0" target="contentwin">Low Speed I/O - eSPI - eSPI 1-Load (Device Down) Topology</a></td><td>add note for R need to put closer to device</td><td>01/09/25 03:38 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#9967A492-ED33-4961-84A1-7E6419047CD0" target="contentwin">Low Speed I/O - eSPI - eSPI 1-Load (Device Down) Topology</a></td><td>updating diagram with latest format and CPU drvstr</td><td>01/08/25 07:26 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#9967A492-ED33-4961-84A1-7E6419047CD0" target="contentwin">Low Speed I/O - eSPI - eSPI 1-Load (Device Down) Topology</a></td><td>update</td><td>11/29/24 12:27 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#9967A492-ED33-4961-84A1-7E6419047CD0" target="contentwin">Low Speed I/O - eSPI - eSPI 1-Load (Device Down) Topology</a></td><td>update</td><td>11/28/24 11:48 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.4</td><td><a href="content.html#9967A492-ED33-4961-84A1-7E6419047CD0" target="contentwin">Low Speed I/O - eSPI - eSPI 1-Load (Device Down) Topology</a></td><td>update R and min length total</td><td>11/12/24 08:32 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#996CC513-679E-4635-9826-762937E84DA8" target="contentwin">Electromagnetic Compatibility - EMC Audio</a></td><td>Updating name to section after copying from PTL H 1.8</td><td>09/24/24 08:41 PM</td><td>Paniagua Acuna, Luis Carlos</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#99CC075B-F578-4DE2-A938-95A8F28D7088" target="contentwin">High Speed I/O - Differential Clock (Gen5 support) - CLK PCIe Gen5 Device Down Clock Topology - Mainstream, Premium Mid Loss (PML), Tx</a></td><td>segment tline</td><td>07/03/25 06:03 PM</td><td>Chowdhury, Brinta</td></tr><tr><td /><td>0.5</td><td><a href="content.html#99CC075B-F578-4DE2-A938-95A8F28D7088" target="contentwin">High Speed I/O - Differential Clock (Gen5 support) - CLK PCIe Gen5 Device Down Clock Topology - Mainstream, Premium Mid Loss (PML), Tx</a></td><td>Minimum length required for all PCIe clocks has been updated.</td><td>02/14/25 07:42 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>1.0</td><td><a href="content.html#9A44AAC4-E381-40DB-B506-C1019FF11891" target="contentwin">High Speed I/O - CPU USB3.2 Gen1 - USB3.2 Gen1x1 Type-A External Topology</a></td><td>MRTS</td><td>05/22/25 08:45 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#9A44AAC4-E381-40DB-B506-C1019FF11891" target="contentwin">High Speed I/O - CPU USB3.2 Gen1 - USB3.2 Gen1x1 Type-A External Topology</a></td><td>Adding Allowed via number</td><td>03/17/25 06:13 PM</td><td>Jimenez Arias, Jean</td></tr><tr><td /><td>0.6</td><td><a href="content.html#9A44AAC4-E381-40DB-B506-C1019FF11891" target="contentwin">High Speed I/O - CPU USB3.2 Gen1 - USB3.2 Gen1x1 Type-A External Topology</a></td><td>Updating name</td><td>03/14/25 10:05 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.2</td><td><a href="content.html#9A44AAC4-E381-40DB-B506-C1019FF11891" target="contentwin">High Speed I/O - CPU USB3.2 Gen1 - USB3.2 Gen1x1 Type-A External Topology</a></td><td>Renamed to USB3.2 Gen1 External Topology</td><td>04/27/24 06:24 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#9A44AAC4-E381-40DB-B506-C1019FF11891" target="contentwin">High Speed I/O - CPU USB3.2 Gen1 - USB3.2 Gen1x1 Type-A External Topology</a></td><td>Renamed to USB3.2 Gen1 Type-A External Topology</td><td>04/24/24 06:13 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.5</td><td><a href="content.html#9AF93110-E65D-458F-ABFB-1FAF42B00425" target="contentwin">High Speed I/O - Differential Clock (Gen5 support)</a></td><td>Updating section name</td><td>01/22/25 06:12 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.5</td><td><a href="content.html#9AF93110-E65D-458F-ABFB-1FAF42B00425" target="contentwin">High Speed I/O - Differential Clock (Gen5 support)</a></td><td>Fixing Diff IO CLK Section for Gen5</td><td>11/28/24 06:48 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.5</td><td><a href="content.html#9AF93110-E65D-458F-ABFB-1FAF42B00425" target="contentwin">High Speed I/O - Differential Clock (Gen5 support)</a></td><td>Fixing Diff IO CLK Section for Gen5</td><td>11/28/24 06:48 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>1.0</td><td><a href="content.html#9B0C22DA-C02B-4E80-9A54-ED63D8902CF2" target="contentwin">High Speed I/O - PCH USB3.2 Gen2 - USB3.2 Gen2x1 Type-A Internal Cable With Redriver Topology</a></td><td>MRTS</td><td>05/26/25 05:45 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#9B0C22DA-C02B-4E80-9A54-ED63D8902CF2" target="contentwin">High Speed I/O - PCH USB3.2 Gen2 - USB3.2 Gen2x1 Type-A Internal Cable With Redriver Topology</a></td><td>Add ESD Note</td><td>03/17/25 05:51 PM</td><td>Jimenez Arias, Jean</td></tr><tr><td /><td>0.6</td><td><a href="content.html#9B0C22DA-C02B-4E80-9A54-ED63D8902CF2" target="contentwin">High Speed I/O - PCH USB3.2 Gen2 - USB3.2 Gen2x1 Type-A Internal Cable With Redriver Topology</a></td><td>Updating names</td><td>03/14/25 10:50 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.2</td><td><a href="content.html#9B0C22DA-C02B-4E80-9A54-ED63D8902CF2" target="contentwin">High Speed I/O - PCH USB3.2 Gen2 - USB3.2 Gen2x1 Type-A Internal Cable With Redriver Topology</a></td><td>Updated name to USB3.2 Gen2 Internal Cable With Redriver Topology</td><td>09/24/24 04:38 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#9B0C22DA-C02B-4E80-9A54-ED63D8902CF2" target="contentwin">High Speed I/O - PCH USB3.2 Gen2 - USB3.2 Gen2x1 Type-A Internal Cable With Redriver Topology</a></td><td>USB3.2 Gen2 nternal Cable With Redriver Topology</td><td>04/27/24 06:38 AM</td><td>Tran, Tan V</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#9B193D4C-2A96-4555-9370-C955E3A6B61C" target="contentwin">High Speed I/O - CPU PCIe Gen5 - PCIe Gen5 M.2 Topology</a></td><td>updating</td><td>07/11/25 04:51 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#9B193D4C-2A96-4555-9370-C955E3A6B61C" target="contentwin">High Speed I/O - CPU PCIe Gen5 - PCIe Gen5 M.2 Topology</a></td><td>Update AIC to include total length matching requirements</td><td>06/17/25 01:17 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.0</td><td><a href="content.html#9B193D4C-2A96-4555-9370-C955E3A6B61C" target="contentwin">High Speed I/O - CPU PCIe Gen5 - PCIe Gen5 M.2 Topology</a></td><td>mrts</td><td>05/22/25 09:22 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#9B193D4C-2A96-4555-9370-C955E3A6B61C" target="contentwin">High Speed I/O - CPU PCIe Gen5 - PCIe Gen5 M.2 Topology</a></td><td>Deleted duplicate diagram image</td><td>05/06/25 07:44 PM</td><td>Dsouza, Ryan K</td></tr><tr><td /><td>0.7</td><td><a href="content.html#9B193D4C-2A96-4555-9370-C955E3A6B61C" target="contentwin">High Speed I/O - CPU PCIe Gen5 - PCIe Gen5 M.2 Topology</a></td><td>Added Images for voiding and toe/heel connection</td><td>04/30/25 11:38 PM</td><td>Dsouza, Ryan K</td></tr><tr><td /><td>0.7</td><td><a href="content.html#9B193D4C-2A96-4555-9370-C955E3A6B61C" target="contentwin">High Speed I/O - CPU PCIe Gen5 - PCIe Gen5 M.2 Topology</a></td><td>Remove mil from the content</td><td>04/04/25 05:27 AM</td><td>Chen, Chi-te</td></tr><tr><td /><td>0.6</td><td><a href="content.html#9B193D4C-2A96-4555-9370-C955E3A6B61C" target="contentwin">High Speed I/O - CPU PCIe Gen5 - PCIe Gen5 M.2 Topology</a></td><td>Updated diagram name and moved vias to Via section</td><td>03/15/25 12:17 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#9B193D4C-2A96-4555-9370-C955E3A6B61C" target="contentwin">High Speed I/O - CPU PCIe Gen5 - PCIe Gen5 M.2 Topology</a></td><td>Updated routing type to mention Microstrip interleaved</td><td>03/14/25 03:41 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#9B193D4C-2A96-4555-9370-C955E3A6B61C" target="contentwin">High Speed I/O - CPU PCIe Gen5 - PCIe Gen5 M.2 Topology</a></td><td>Moved number of vias to Via section and update via stub length note</td><td>03/14/25 03:33 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#9B193D4C-2A96-4555-9370-C955E3A6B61C" target="contentwin">High Speed I/O - CPU PCIe Gen5 - PCIe Gen5 M.2 Topology</a></td><td>Updated M.2 connector note to indicate 255 um instead of 255 mm</td><td>08/27/24 02:57 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#9B193D4C-2A96-4555-9370-C955E3A6B61C" target="contentwin">High Speed I/O - CPU PCIe Gen5 - PCIe Gen5 M.2 Topology</a></td><td>Renamed to PCIe Gen5 M.2 Topology</td><td>05/16/24 03:55 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#9B193D4C-2A96-4555-9370-C955E3A6B61C" target="contentwin">High Speed I/O - CPU PCIe Gen5 - PCIe Gen5 M.2 Topology</a></td><td>Removed Reference plane notes.  Added to General Notes section at IO level.</td><td>05/08/24 08:41 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#9B193D4C-2A96-4555-9370-C955E3A6B61C" target="contentwin">High Speed I/O - CPU PCIe Gen5 - PCIe Gen5 M.2 Topology</a></td><td>Renamed to SOC PCIe Gen5 M.2 Topology</td><td>04/29/24 05:08 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.0</td><td><a href="content.html#9B20D864-035B-4458-AA2E-545212632A10" target="contentwin">High Speed I/O - eDP - eDP HBR3 Main Link CTLE Topology</a></td><td>MRTS</td><td>05/22/25 09:59 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#9B20D864-035B-4458-AA2E-545212632A10" target="contentwin">High Speed I/O - eDP - eDP HBR3 Main Link CTLE Topology</a></td><td>Updating diagram</td><td>04/14/25 04:07 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#9B20D864-035B-4458-AA2E-545212632A10" target="contentwin">High Speed I/O - eDP - eDP HBR3 Main Link CTLE Topology</a></td><td>Removed  eDP HBR2 max length note and via stub length (no free text)</td><td>03/14/25 06:40 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.5</td><td><a href="content.html#9B20D864-035B-4458-AA2E-545212632A10" target="contentwin">High Speed I/O - eDP - eDP HBR3 Main Link CTLE Topology</a></td><td>Updating CMC note to remove Optional.</td><td>02/12/25 11:00 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.4</td><td><a href="content.html#9B20D864-035B-4458-AA2E-545212632A10" target="contentwin">High Speed I/O - eDP - eDP HBR3 Main Link CTLE Topology</a></td><td>Updating ESD/CMD and moving number of VIAs to table.</td><td>11/22/24 06:37 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#9B9F873C-0B81-449F-A220-D4616C945EC6" target="contentwin">High Speed I/O - CPU PCIe Gen4 - PCIe Gen4 M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updated M3 to include DSL and SL</td><td>03/14/25 03:31 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#9B9F873C-0B81-449F-A220-D4616C945EC6" target="contentwin">High Speed I/O - CPU PCIe Gen4 - PCIe Gen4 M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updated Tline Type to include DSL</td><td>03/14/25 03:15 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#9B9F873C-0B81-449F-A220-D4616C945EC6" target="contentwin">High Speed I/O - CPU PCIe Gen4 - PCIe Gen4 M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:21 PM</td><td>Tran, Tan V</td></tr><tr><td>0.6</td><td>1.1</td><td><a href="content.html#9BACFDBB-9D63-47BB-853B-E4B04F47DABE" target="contentwin">High Speed I/O - CPU USB3.2 Gen2 - USB3.2 Gen2x1 Type-A Retimer Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updating Category</td><td>07/29/25 05:26 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#9BACFDBB-9D63-47BB-853B-E4B04F47DABE" target="contentwin">High Speed I/O - CPU USB3.2 Gen2 - USB3.2 Gen2x1 Type-A Retimer Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed Max Length Total Note to CPU instead of PCH</td><td>07/15/25 11:57 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.7</td><td><a href="content.html#9BACFDBB-9D63-47BB-853B-E4B04F47DABE" target="contentwin">High Speed I/O - CPU USB3.2 Gen2 - USB3.2 Gen2x1 Type-A Retimer Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Adding DSL as TLine Type</td><td>05/03/25 04:35 AM</td><td>Jimenez Arias, Jean</td></tr><tr><td /><td>0.6</td><td><a href="content.html#9BACFDBB-9D63-47BB-853B-E4B04F47DABE" target="contentwin">High Speed I/O - CPU USB3.2 Gen2 - USB3.2 Gen2x1 Type-A Retimer Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updating</td><td>03/14/25 10:33 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.2</td><td><a href="content.html#9BACFDBB-9D63-47BB-853B-E4B04F47DABE" target="contentwin">High Speed I/O - CPU USB3.2 Gen2 - USB3.2 Gen2x1 Type-A Retimer Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:55 PM</td><td>Tran, Tan V</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#9BF3ED87-C194-437D-8FCE-DAA9633935D4" target="contentwin">High Speed I/O - CPU USB3.2 Gen2 - USB3.2 Gen2x1 Type-A Retimer Topology</a></td><td>Changed Implementation guidelines notes to CPU instead of PCH</td><td>07/15/25 11:56 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.0</td><td><a href="content.html#9BF3ED87-C194-437D-8FCE-DAA9633935D4" target="contentwin">High Speed I/O - CPU USB3.2 Gen2 - USB3.2 Gen2x1 Type-A Retimer Topology</a></td><td>MRTS</td><td>05/26/25 06:05 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#9BF3ED87-C194-437D-8FCE-DAA9633935D4" target="contentwin">High Speed I/O - CPU USB3.2 Gen2 - USB3.2 Gen2x1 Type-A Retimer Topology</a></td><td>Add ESD note</td><td>03/17/25 06:24 PM</td><td>Jimenez Arias, Jean</td></tr><tr><td /><td>0.6</td><td><a href="content.html#9BF3ED87-C194-437D-8FCE-DAA9633935D4" target="contentwin">High Speed I/O - CPU USB3.2 Gen2 - USB3.2 Gen2x1 Type-A Retimer Topology</a></td><td>Updating</td><td>03/14/25 10:24 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.2</td><td><a href="content.html#9BF3ED87-C194-437D-8FCE-DAA9633935D4" target="contentwin">High Speed I/O - CPU USB3.2 Gen2 - USB3.2 Gen2x1 Type-A Retimer Topology</a></td><td>Renamed to USB3.2 Gen2 Retimer Topology</td><td>04/27/24 06:30 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#9BF3ED87-C194-437D-8FCE-DAA9633935D4" target="contentwin">High Speed I/O - CPU USB3.2 Gen2 - USB3.2 Gen2x1 Type-A Retimer Topology</a></td><td>Renamed to USB3.2 Gen2 Type-A Retimer Topology</td><td>04/25/24 07:03 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#9BF3ED87-C194-437D-8FCE-DAA9633935D4" target="contentwin">High Speed I/O - CPU USB3.2 Gen2 - USB3.2 Gen2x1 Type-A Retimer Topology</a></td><td>Renamed to USB3.2 Gen2 Type-A External With Retimer Topology</td><td>04/25/24 06:13 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.0</td><td><a href="content.html#9C21DDE2-A77D-4169-BBCE-345B722F3635" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA (Type3 PCB)</a></td><td>Change naming</td><td>06/06/25 08:33 AM</td><td>Foo, Shi Kai</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#9C2F5E37-CC35-466C-BF78-A124E29DD98F" target="contentwin">High Speed I/O - CPU USB3.2 Gen2 - USB3.2 Gen2x1 Type-A External Cable With Retimer Topology</a></td><td>Changed Implementation guidelines notes to CPU instead of PCH</td><td>07/15/25 11:53 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.0</td><td><a href="content.html#9C2F5E37-CC35-466C-BF78-A124E29DD98F" target="contentwin">High Speed I/O - CPU USB3.2 Gen2 - USB3.2 Gen2x1 Type-A External Cable With Retimer Topology</a></td><td>Updating MRTS</td><td>05/26/25 06:06 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#9C2F5E37-CC35-466C-BF78-A124E29DD98F" target="contentwin">High Speed I/O - CPU USB3.2 Gen2 - USB3.2 Gen2x1 Type-A External Cable With Retimer Topology</a></td><td>Add ESD note</td><td>03/17/25 06:22 PM</td><td>Jimenez Arias, Jean</td></tr><tr><td /><td>0.6</td><td><a href="content.html#9C2F5E37-CC35-466C-BF78-A124E29DD98F" target="contentwin">High Speed I/O - CPU USB3.2 Gen2 - USB3.2 Gen2x1 Type-A External Cable With Retimer Topology</a></td><td>Updating</td><td>03/14/25 10:20 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.2</td><td><a href="content.html#9C2F5E37-CC35-466C-BF78-A124E29DD98F" target="contentwin">High Speed I/O - CPU USB3.2 Gen2 - USB3.2 Gen2x1 Type-A External Cable With Retimer Topology</a></td><td>Changed name to match LZ</td><td>09/27/24 01:13 AM</td><td>Jimenez Arias, Jean</td></tr><tr><td /><td>0.2</td><td><a href="content.html#9C2F5E37-CC35-466C-BF78-A124E29DD98F" target="contentwin">High Speed I/O - CPU USB3.2 Gen2 - USB3.2 Gen2x1 Type-A External Cable With Retimer Topology</a></td><td>Changing redriver topology image</td><td>09/27/24 01:02 AM</td><td>Jimenez Arias, Jean</td></tr><tr><td /><td>0.2</td><td><a href="content.html#9C2F5E37-CC35-466C-BF78-A124E29DD98F" target="contentwin">High Speed I/O - CPU USB3.2 Gen2 - USB3.2 Gen2x1 Type-A External Cable With Retimer Topology</a></td><td>Adding redriver image and notes</td><td>09/27/24 01:01 AM</td><td>Jimenez Arias, Jean</td></tr><tr><td /><td>0.2</td><td><a href="content.html#9C2F5E37-CC35-466C-BF78-A124E29DD98F" target="contentwin">High Speed I/O - CPU USB3.2 Gen2 - USB3.2 Gen2x1 Type-A External Cable With Retimer Topology</a></td><td>Changing name to get a copy from ARL-H</td><td>09/27/24 12:56 AM</td><td>Jimenez Arias, Jean</td></tr><tr><td /><td>0.6</td><td><a href="content.html#9CE0792D-19C5-4D05-BF32-601FCAF51E51" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen4 M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updated Tline Type to include DSL and SL</td><td>03/14/25 04:37 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#9CE0792D-19C5-4D05-BF32-601FCAF51E51" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen4 M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:34 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#9CE0792D-19C5-4D05-BF32-601FCAF51E51" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen4 M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Document moved</td><td>04/24/24 03:59 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#9D834242-A5BC-422C-A85F-65ABB8DE37ED" target="contentwin">High Speed I/O - CSI CPHY - CSI CPHY Main Link Up To 2.5 Gsps Topology - Mainstream, Premium Mid Loss (PML), Rx</a></td><td>Updated M2 to support MS,SL</td><td>03/17/25 03:22 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#9D834242-A5BC-422C-A85F-65ABB8DE37ED" target="contentwin">High Speed I/O - CSI CPHY - CSI CPHY Main Link Up To 2.5 Gsps Topology - Mainstream, Premium Mid Loss (PML), Rx</a></td><td>Updated M1,M2 to support only SL</td><td>03/17/25 03:16 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#9D834242-A5BC-422C-A85F-65ABB8DE37ED" target="contentwin">High Speed I/O - CSI CPHY - CSI CPHY Main Link Up To 2.5 Gsps Topology - Mainstream, Premium Mid Loss (PML), Rx</a></td><td>Updated Tline Type to support MS,SL</td><td>03/17/25 02:57 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#9D834242-A5BC-422C-A85F-65ABB8DE37ED" target="contentwin">High Speed I/O - CSI CPHY - CSI CPHY Main Link Up To 2.5 Gsps Topology - Mainstream, Premium Mid Loss (PML), Rx</a></td><td>Added Mainstream category</td><td>09/20/24 04:37 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.0</td><td><a href="content.html#9DD482D3-599E-45C5-96AA-70D9CF82D3DA" target="contentwin">Low Speed I/O - RTC - RTC (Real Time Clock) Topology</a></td><td>cap values and notes</td><td>06/04/25 05:45 PM</td><td>Chowdhury, Brinta</td></tr><tr><td /><td>1.0</td><td><a href="content.html#9DD482D3-599E-45C5-96AA-70D9CF82D3DA" target="contentwin">Low Speed I/O - RTC - RTC (Real Time Clock) Topology</a></td><td>diagram update</td><td>06/04/25 05:29 PM</td><td>Chowdhury, Brinta</td></tr><tr><td /><td>1.0</td><td><a href="content.html#9DD482D3-599E-45C5-96AA-70D9CF82D3DA" target="contentwin">Low Speed I/O - RTC - RTC (Real Time Clock) Topology</a></td><td>diagram update</td><td>06/04/25 05:29 PM</td><td>Chowdhury, Brinta</td></tr><tr><td /><td>1.0</td><td><a href="content.html#9DD482D3-599E-45C5-96AA-70D9CF82D3DA" target="contentwin">Low Speed I/O - RTC - RTC (Real Time Clock) Topology</a></td><td>RTC Diagram</td><td>05/30/25 03:47 AM</td><td>Chowdhury, Brinta</td></tr><tr><td /><td>0.7</td><td><a href="content.html#9DD482D3-599E-45C5-96AA-70D9CF82D3DA" target="contentwin">Low Speed I/O - RTC - RTC (Real Time Clock) Topology</a></td><td>RTC xtal diagram </td><td>04/02/25 07:30 PM</td><td>Chowdhury, Brinta</td></tr><tr><td /><td>0.7</td><td><a href="content.html#9DD482D3-599E-45C5-96AA-70D9CF82D3DA" target="contentwin">Low Speed I/O - RTC - RTC (Real Time Clock) Topology</a></td><td>Updating Diagram</td><td>03/25/25 11:20 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.4</td><td><a href="content.html#9DD482D3-599E-45C5-96AA-70D9CF82D3DA" target="contentwin">Low Speed I/O - RTC - RTC (Real Time Clock) Topology</a></td><td>RTC XTAL diagram changed and resistor place holder removed</td><td>11/05/24 06:21 PM</td><td>Chowdhury, Brinta</td></tr><tr><td /><td>1.0</td><td><a href="content.html#9EB7D4CD-01F8-4DF1-99BB-FD7FBE180FB8" target="contentwin">Low Speed I/O - XTAL - Crystal Oscillator Topology</a></td><td>diagram update</td><td>06/11/25 10:57 PM</td><td>Chowdhury, Brinta</td></tr><tr><td /><td>1.0</td><td><a href="content.html#9EB7D4CD-01F8-4DF1-99BB-FD7FBE180FB8" target="contentwin">Low Speed I/O - XTAL - Crystal Oscillator Topology</a></td><td>diagram update</td><td>06/11/25 10:53 PM</td><td>Chowdhury, Brinta</td></tr><tr><td /><td>0.7</td><td><a href="content.html#9EB7D4CD-01F8-4DF1-99BB-FD7FBE180FB8" target="contentwin">Low Speed I/O - XTAL - Crystal Oscillator Topology</a></td><td>Xtal diagram</td><td>04/02/25 07:28 PM</td><td>Chowdhury, Brinta</td></tr><tr><td /><td>0.7</td><td><a href="content.html#9EB7D4CD-01F8-4DF1-99BB-FD7FBE180FB8" target="contentwin">Low Speed I/O - XTAL - Crystal Oscillator Topology</a></td><td>Updating</td><td>03/25/25 11:23 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.5</td><td><a href="content.html#9EB7D4CD-01F8-4DF1-99BB-FD7FBE180FB8" target="contentwin">Low Speed I/O - XTAL - Crystal Oscillator Topology</a></td><td>External Capacitor Notes</td><td>12/05/24 11:58 PM</td><td>Chowdhury, Brinta</td></tr><tr><td /><td>0.4</td><td><a href="content.html#9EB7D4CD-01F8-4DF1-99BB-FD7FBE180FB8" target="contentwin">Low Speed I/O - XTAL - Crystal Oscillator Topology</a></td><td>Xtal Diagrame changed and removed the Series resistor place holders</td><td>11/05/24 06:15 PM</td><td>Chowdhury, Brinta</td></tr><tr><td /><td>0.2</td><td><a href="content.html#9ECFF2ED-26A8-43C6-9BB5-A575EA21DB1E" target="contentwin">Electromagnetic Compatibility - On-Board Shielding</a></td><td>Adding On-Board Shielding section in EMC Guidelines</td><td>09/24/24 09:14 PM</td><td>Paniagua Acuna, Luis Carlos</td></tr><tr><td /><td>1.0</td><td><a href="content.html#9F0A3D25-4985-4014-893F-93F518D5F9AB" target="contentwin">Low Speed I/O - SVID - SVID 2-Load (Device Down) Topology</a></td><td>Added Resistor Placement Recommendation (Rpu1, R1, Rpu2, R2) notes</td><td>06/04/25 05:57 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#9F0A3D25-4985-4014-893F-93F518D5F9AB" target="contentwin">Low Speed I/O - SVID - SVID 2-Load (Device Down) Topology</a></td><td>MRTS update</td><td>05/22/25 04:42 PM</td><td>Salinas Gomez, Jose</td></tr><tr><td /><td>0.7</td><td><a href="content.html#9F0A3D25-4985-4014-893F-93F518D5F9AB" target="contentwin">Low Speed I/O - SVID - SVID 2-Load (Device Down) Topology</a></td><td>Removed via count under notes and update it in via count section</td><td>05/05/25 07:38 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.2</td><td><a href="content.html#9F32851E-884B-42EA-997E-D7221FD4AD85" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-C Flex or Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Update Note</td><td>08/29/25 08:12 PM</td><td>Foroughian, Farnaz</td></tr><tr><td>0.6</td><td>1.1</td><td><a href="content.html#9F32851E-884B-42EA-997E-D7221FD4AD85" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-C Flex or Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updating category</td><td>07/29/25 05:51 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.2</td><td><a href="content.html#9F4A1EDA-0E5A-4A92-9C05-7A770FBFAAB5" target="contentwin">System Memory - LPDDR5/x</a></td><td>Updated for NVL-Hx</td><td>09/25/24 06:21 AM</td><td>Chen, Qinghua</td></tr><tr><td>0.6</td><td>1.1</td><td><a href="content.html#9FBC8FB3-D91D-489D-A331-E2768F0B9C5F" target="contentwin">High Speed I/O - CPU USB3.2 Gen2 - USB3.2 Gen2x1 Type-A External Cable With Retimer Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updating Category</td><td>07/29/25 05:27 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#9FBC8FB3-D91D-489D-A331-E2768F0B9C5F" target="contentwin">High Speed I/O - CPU USB3.2 Gen2 - USB3.2 Gen2x1 Type-A External Cable With Retimer Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed Max Length Total Note to CPU instead of PCH</td><td>07/15/25 11:58 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.7</td><td><a href="content.html#9FBC8FB3-D91D-489D-A331-E2768F0B9C5F" target="contentwin">High Speed I/O - CPU USB3.2 Gen2 - USB3.2 Gen2x1 Type-A External Cable With Retimer Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Adding DSL as TLine Type</td><td>05/03/25 04:34 AM</td><td>Jimenez Arias, Jean</td></tr><tr><td /><td>0.6</td><td><a href="content.html#9FBC8FB3-D91D-489D-A331-E2768F0B9C5F" target="contentwin">High Speed I/O - CPU USB3.2 Gen2 - USB3.2 Gen2x1 Type-A External Cable With Retimer Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updating</td><td>03/14/25 10:21 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>1.0</td><td><a href="content.html#9FD4C07A-F121-43AB-B5A8-1E2259D035CC" target="contentwin">Low Speed I/O - ISH-SPI - [For Internal Validation] ISH-SPI 1-Load (Add-In Card with Cable) Topology - Segment Lengths</a></td><td>Updated max length total notes</td><td>06/04/25 04:27 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#9FD4C07A-F121-43AB-B5A8-1E2259D035CC" target="contentwin">Low Speed I/O - ISH-SPI - [For Internal Validation] ISH-SPI 1-Load (Add-In Card with Cable) Topology - Segment Lengths</a></td><td>update max note</td><td>06/03/25 08:43 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>1.0</td><td><a href="content.html#9FD4C07A-F121-43AB-B5A8-1E2259D035CC" target="contentwin">Low Speed I/O - ISH-SPI - [For Internal Validation] ISH-SPI 1-Load (Add-In Card with Cable) Topology - Segment Lengths</a></td><td>update M2 length to 11.5inch instead of 8.5inch</td><td>06/03/25 08:37 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.7</td><td><a href="content.html#9FD4C07A-F121-43AB-B5A8-1E2259D035CC" target="contentwin">Low Speed I/O - ISH-SPI - [For Internal Validation] ISH-SPI 1-Load (Add-In Card with Cable) Topology - Segment Lengths</a></td><td>Updated BO tline type</td><td>04/09/25 04:02 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.6</td><td><a href="content.html#9FD4C07A-F121-43AB-B5A8-1E2259D035CC" target="contentwin">Low Speed I/O - ISH-SPI - [For Internal Validation] ISH-SPI 1-Load (Add-In Card with Cable) Topology - Segment Lengths</a></td><td>update max len</td><td>03/13/25 08:38 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#9FD4C07A-F121-43AB-B5A8-1E2259D035CC" target="contentwin">Low Speed I/O - ISH-SPI - [For Internal Validation] ISH-SPI 1-Load (Add-In Card with Cable) Topology - Segment Lengths</a></td><td>update segment</td><td>02/04/25 12:44 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#9FDDD72F-68BE-47D0-83FE-196B4EF743E9" target="contentwin">High Speed I/O - CSI DPHY - CSI DPHY Main Link Up To 1.0 Gbps Topology</a></td><td>Updated Total insertion loss note to indicate "Cable" instead of "Mcable"</td><td>07/14/25 10:07 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.0</td><td><a href="content.html#9FDDD72F-68BE-47D0-83FE-196B4EF743E9" target="contentwin">High Speed I/O - CSI DPHY - CSI DPHY Main Link Up To 1.0 Gbps Topology</a></td><td>MRTS</td><td>05/22/25 09:14 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#9FDDD72F-68BE-47D0-83FE-196B4EF743E9" target="contentwin">High Speed I/O - CSI DPHY - CSI DPHY Main Link Up To 1.0 Gbps Topology</a></td><td>update name</td><td>03/14/25 10:54 PM</td><td>Nguyen, Kevin H</td></tr><tr><td /><td>0.2</td><td><a href="content.html#9FDDD72F-68BE-47D0-83FE-196B4EF743E9" target="contentwin">High Speed I/O - CSI DPHY - CSI DPHY Main Link Up To 1.0 Gbps Topology</a></td><td>Renamed to CSI DPHY Main Link Up To 1.0 Gbps Topology</td><td>04/24/24 06:53 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.2</td><td><a href="content.html#A0C0CE64-CD27-4A9C-9F55-F385831A3620" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Topology</a></td><td>Update Notes</td><td>08/29/25 07:52 PM</td><td>Foroughian, Farnaz</td></tr><tr><td /><td>1.0</td><td><a href="content.html#A0C0CE64-CD27-4A9C-9F55-F385831A3620" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Topology</a></td><td>MRTS</td><td>05/22/25 04:13 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#A0C0CE64-CD27-4A9C-9F55-F385831A3620" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Topology</a></td><td>Added CMC note</td><td>03/14/25 11:52 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#A0C0CE64-CD27-4A9C-9F55-F385831A3620" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Topology</a></td><td>Added ESD note</td><td>03/14/25 11:45 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#A0C0CE64-CD27-4A9C-9F55-F385831A3620" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Topology</a></td><td>Update diagram name. move via count to via table. remove length matching info in topology</td><td>03/14/25 02:41 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.5</td><td><a href="content.html#A0C0CE64-CD27-4A9C-9F55-F385831A3620" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Topology</a></td><td>Updates for eUSB2 external topology</td><td>02/14/25 03:33 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.2</td><td><a href="content.html#A0C0CE64-CD27-4A9C-9F55-F385831A3620" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Topology</a></td><td>Remove min length requirement</td><td>09/25/24 09:13 PM</td><td>Law, Raymond R</td></tr><tr><td /><td>0.2</td><td><a href="content.html#A0C0CE64-CD27-4A9C-9F55-F385831A3620" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Topology</a></td><td>Remove min length requirement</td><td>09/25/24 09:13 PM</td><td>Law, Raymond R</td></tr><tr><td /><td>0.2</td><td><a href="content.html#A0C0CE64-CD27-4A9C-9F55-F385831A3620" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Topology</a></td><td>Update topology</td><td>08/22/24 08:26 PM</td><td>Law, Raymond R</td></tr><tr><td /><td>0.2</td><td><a href="content.html#A0C0CE64-CD27-4A9C-9F55-F385831A3620" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Topology</a></td><td>Update topology</td><td>08/22/24 08:26 PM</td><td>Law, Raymond R</td></tr><tr><td /><td>0.2</td><td><a href="content.html#A0C0CE64-CD27-4A9C-9F55-F385831A3620" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Topology</a></td><td>Make topology internal only</td><td>08/22/24 05:29 PM</td><td>Law, Raymond R</td></tr><tr><td /><td>0.2</td><td><a href="content.html#A0C0CE64-CD27-4A9C-9F55-F385831A3620" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Topology</a></td><td>Make topology internal only</td><td>08/22/24 05:29 PM</td><td>Law, Raymond R</td></tr><tr><td /><td>0.2</td><td><a href="content.html#A0C0CE64-CD27-4A9C-9F55-F385831A3620" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Topology</a></td><td>Renamed to eUSB2 Repeater External / Back Panel with Power Switch / BC1.2 Charger Module / MUX Topology</td><td>04/24/24 07:00 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#A0C0CE64-CD27-4A9C-9F55-F385831A3620" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Topology</a></td><td>Renamed to eUSB2 Repeater External / Back Panel with Power Switch / BC1.2 Charger Module / MUX Topology</td><td>04/24/24 07:00 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.7</td><td><a href="content.html#A10468AE-F2B2-4850-A75B-CDEA4D8F4B5C" target="contentwin">High Speed I/O - eDP - eDP HBR3 Main Link CTLE Topology - Mainstream, Premium Mid Loss (PML), Tx</a></td><td>Updating</td><td>04/14/25 04:10 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#A10468AE-F2B2-4850-A75B-CDEA4D8F4B5C" target="contentwin">High Speed I/O - eDP - eDP HBR3 Main Link CTLE Topology - Mainstream, Premium Mid Loss (PML), Tx</a></td><td>Updated Tline Type to include DSL</td><td>03/14/25 06:41 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#A10468AE-F2B2-4850-A75B-CDEA4D8F4B5C" target="contentwin">High Speed I/O - eDP - eDP HBR3 Main Link CTLE Topology - Mainstream, Premium Mid Loss (PML), Tx</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:29 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#A10468AE-F2B2-4850-A75B-CDEA4D8F4B5C" target="contentwin">High Speed I/O - eDP - eDP HBR3 Main Link CTLE Topology - Mainstream, Premium Mid Loss (PML), Tx</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:29 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.2</td><td><a href="content.html#A1E7BD37-5D57-4772-8050-B7C6492CB742" target="contentwin">High Speed I/O - Differential Clock (PCH-CPU Support) - CPU XTAL CLK to PCH Topology - Mainstream, Premium Mid Loss (PML), Tx</a></td><td>segment note</td><td>09/03/25 08:53 PM</td><td>Chowdhury, Brinta</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#A1E7BD37-5D57-4772-8050-B7C6492CB742" target="contentwin">High Speed I/O - Differential Clock (PCH-CPU Support) - CPU XTAL CLK to PCH Topology - Mainstream, Premium Mid Loss (PML), Tx</a></td><td>segment tline</td><td>07/03/25 05:54 PM</td><td>Chowdhury, Brinta</td></tr><tr><td /><td>0.7</td><td><a href="content.html#A1E7BD37-5D57-4772-8050-B7C6492CB742" target="contentwin">High Speed I/O - Differential Clock (PCH-CPU Support) - CPU XTAL CLK to PCH Topology - Mainstream, Premium Mid Loss (PML), Tx</a></td><td>Updating</td><td>03/24/25 05:33 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.5</td><td><a href="content.html#A1E7BD37-5D57-4772-8050-B7C6492CB742" target="contentwin">High Speed I/O - Differential Clock (PCH-CPU Support) - CPU XTAL CLK to PCH Topology - Mainstream, Premium Mid Loss (PML), Tx</a></td><td>Minimum length required for this clock has been updated.</td><td>02/14/25 07:45 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.5</td><td><a href="content.html#A220A212-7E15-413D-83AC-D82788632009" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-4</a></td><td>Updated topology naming convention</td><td>02/12/25 08:44 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.2</td><td><a href="content.html#A220A212-7E15-413D-83AC-D82788632009" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-4</a></td><td>Updated for NVL-Hx</td><td>09/25/24 06:31 AM</td><td>Chen, Qinghua</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#A29A59FE-01D8-41C0-9CAC-ADF6A969ED7C" target="contentwin">High Speed I/O - TCP USB3.2 - TCP USB3.2 Gen2x1 Type-A Redriver Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Added M8+M9 segment and notes</td><td>07/15/25 08:20 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.7</td><td><a href="content.html#A29A59FE-01D8-41C0-9CAC-ADF6A969ED7C" target="contentwin">High Speed I/O - TCP USB3.2 - TCP USB3.2 Gen2x1 Type-A Redriver Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updated to Premium Mid Loss</td><td>03/18/25 02:55 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.7</td><td><a href="content.html#A29A59FE-01D8-41C0-9CAC-ADF6A969ED7C" target="contentwin">High Speed I/O - TCP USB3.2 - TCP USB3.2 Gen2x1 Type-A Redriver Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updated to Premium Mid Loss</td><td>03/18/25 02:55 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#A3F04BA7-B4F4-4947-9B2E-1C8B683FDCCB" target="contentwin">Electromagnetic Compatibility - EMC General Considerations</a></td><td>Updating name to section after copying from PTL H 1.8</td><td>09/24/24 08:37 PM</td><td>Paniagua Acuna, Luis Carlos</td></tr><tr><td /><td>0.2</td><td><a href="content.html#A3F04BA7-B4F4-4947-9B2E-1C8B683FDCCB" target="contentwin">Electromagnetic Compatibility - EMC General Considerations</a></td><td>Updating name to section after copying from PTL H 1.8</td><td>09/24/24 08:37 PM</td><td>Paniagua Acuna, Luis Carlos</td></tr><tr><td /><td>0.7</td><td><a href="content.html#A447CB54-D26B-4094-B913-5A2481BF7FB0" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-4 - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>Updated max channel length reduction</td><td>05/02/25 06:02 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.2</td><td><a href="content.html#A447CB54-D26B-4094-B913-5A2481BF7FB0" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-4 - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>Updated for NVL-Hx</td><td>09/25/24 06:33 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.6</td><td><a href="content.html#A50857CA-79D7-4424-8783-8B7D041DF0A2" target="contentwin">High Speed I/O - eUSB2</a></td><td>Updated note to indicate eUSB2 routing</td><td>03/14/25 06:51 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#A50857CA-79D7-4424-8783-8B7D041DF0A2" target="contentwin">High Speed I/O - eUSB2</a></td><td>Renamed to eUSB2</td><td>04/24/24 06:57 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#A50857CA-79D7-4424-8783-8B7D041DF0A2" target="contentwin">High Speed I/O - eUSB2</a></td><td>Renamed to eUSB2</td><td>04/24/24 06:57 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.7</td><td><a href="content.html#A50F3642-0F06-43B7-987D-8273CD9BC3BF" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (Type4 PCB)</a></td><td>minor</td><td>05/05/25 10:11 PM</td><td>Qian, Wei</td></tr><tr><td /><td>0.7</td><td><a href="content.html#A59036C9-E11D-42F1-966A-895C438C2DDA" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Signals Design Guidelines</a></td><td>copied from NVL-H 0.7</td><td>04/28/25 09:35 PM</td><td>Paniagua Acuna, Luis Carlos</td></tr><tr><td /><td>0.7</td><td><a href="content.html#A59036C9-E11D-42F1-966A-895C438C2DDA" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Signals Design Guidelines</a></td><td>copied from NVL-H 0.7</td><td>04/28/25 09:34 PM</td><td>Paniagua Acuna, Luis Carlos</td></tr><tr><td /><td>0.5</td><td><a href="content.html#A5AE77D1-0656-4C0E-8828-B254B8BE0FFD" target="contentwin">System Memory - DDR5 - SODIMM 1DPC - Signals - Mainstream, Premium Mid Loss (PML), CLK, CH-1/CH-3, Inner</a></td><td>Updated SODIMM 1DPC guidelines</td><td>02/12/25 09:03 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.2</td><td><a href="content.html#A5AE77D1-0656-4C0E-8828-B254B8BE0FFD" target="contentwin">System Memory - DDR5 - SODIMM 1DPC - Signals - Mainstream, Premium Mid Loss (PML), CLK, CH-1/CH-3, Inner</a></td><td>Change to Mid Loss material</td><td>09/25/24 06:02 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.2</td><td><a href="content.html#A5AE77D1-0656-4C0E-8828-B254B8BE0FFD" target="contentwin">System Memory - DDR5 - SODIMM 1DPC - Signals - Mainstream, Premium Mid Loss (PML), CLK, CH-1/CH-3, Inner</a></td><td>Updated for NVL-Hx SODIMM 1DPC</td><td>09/24/24 11:35 PM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.7</td><td><a href="content.html#A5F1220D-482B-40B5-9968-679DDCB99781" target="contentwin">High Speed I/O - eDP - eDP HBR3 Main Link MUX CTLE+DFE Topology - Mainstream, Premium Mid Loss (PML), Tx</a></td><td>Updating lengths</td><td>04/14/25 04:14 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#A5F1220D-482B-40B5-9968-679DDCB99781" target="contentwin">High Speed I/O - eDP - eDP HBR3 Main Link MUX CTLE+DFE Topology - Mainstream, Premium Mid Loss (PML), Tx</a></td><td>Updated Tline Type to include DSL</td><td>03/14/25 06:47 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#A5F1220D-482B-40B5-9968-679DDCB99781" target="contentwin">High Speed I/O - eDP - eDP HBR3 Main Link MUX CTLE+DFE Topology - Mainstream, Premium Mid Loss (PML), Tx</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:30 PM</td><td>Tran, Tan V</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#A6186977-F1FB-4133-966C-D67B108068D2" target="contentwin">High Speed I/O - TCP TBT5 - (Internal) TCP TBT5 Retimer M.2 Modular Topology</a></td><td>Added Retimer placement info</td><td>06/18/25 11:20 PM</td><td>Ke, Mengkun</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#A6186977-F1FB-4133-966C-D67B108068D2" target="contentwin">High Speed I/O - TCP TBT5 - (Internal) TCP TBT5 Retimer M.2 Modular Topology</a></td><td>Added June Bridge info to replace Rood Bridge Retimer</td><td>06/17/25 10:38 PM</td><td>Ke, Mengkun</td></tr><tr><td /><td>1.0</td><td><a href="content.html#A6186977-F1FB-4133-966C-D67B108068D2" target="contentwin">High Speed I/O - TCP TBT5 - (Internal) TCP TBT5 Retimer M.2 Modular Topology</a></td><td>Added M.2 Module info</td><td>06/11/25 04:18 PM</td><td>Ke, Mengkun</td></tr><tr><td /><td>0.6</td><td><a href="content.html#A6186977-F1FB-4133-966C-D67B108068D2" target="contentwin">High Speed I/O - TCP TBT5 - (Internal) TCP TBT5 Retimer M.2 Modular Topology</a></td><td>Updated via notes</td><td>03/15/25 12:05 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#A6186977-F1FB-4133-966C-D67B108068D2" target="contentwin">High Speed I/O - TCP TBT5 - (Internal) TCP TBT5 Retimer M.2 Modular Topology</a></td><td>Updated diagram name and moved vias to Via section</td><td>03/14/25 10:55 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#A6186977-F1FB-4133-966C-D67B108068D2" target="contentwin">High Speed I/O - TCP TBT5 - (Internal) TCP TBT5 Retimer M.2 Modular Topology</a></td><td>Added back EPR Support notes</td><td>02/18/25 06:18 PM</td><td>Ke, Mengkun</td></tr><tr><td /><td>0.5</td><td><a href="content.html#A6186977-F1FB-4133-966C-D67B108068D2" target="contentwin">High Speed I/O - TCP TBT5 - (Internal) TCP TBT5 Retimer M.2 Modular Topology</a></td><td>Update Notes</td><td>02/14/25 12:34 AM</td><td>Ke, Mengkun</td></tr><tr><td /><td>0.2</td><td><a href="content.html#A6186977-F1FB-4133-966C-D67B108068D2" target="contentwin">High Speed I/O - TCP TBT5 - (Internal) TCP TBT5 Retimer M.2 Modular Topology</a></td><td>Post Channel component changes</td><td>09/27/24 04:50 PM</td><td>Ke, Mengkun</td></tr><tr><td /><td>0.2</td><td><a href="content.html#A6186977-F1FB-4133-966C-D67B108068D2" target="contentwin">High Speed I/O - TCP TBT5 - (Internal) TCP TBT5 Retimer M.2 Modular Topology</a></td><td>Renamed to (Internal) TCP TBT5 Retimer M.2 Modular Topology</td><td>09/27/24 03:16 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#A6186977-F1FB-4133-966C-D67B108068D2" target="contentwin">High Speed I/O - TCP TBT5 - (Internal) TCP TBT5 Retimer M.2 Modular Topology</a></td><td>Changed to (Internal) TCSS TBT5 Retimer M.2 Modular Topology</td><td>08/16/24 04:07 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#A6186977-F1FB-4133-966C-D67B108068D2" target="contentwin">High Speed I/O - TCP TBT5 - (Internal) TCP TBT5 Retimer M.2 Modular Topology</a></td><td>Added diagram and Notes contents as placeholder</td><td>07/25/24 02:58 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#A6186977-F1FB-4133-966C-D67B108068D2" target="contentwin">High Speed I/O - TCP TBT5 - (Internal) TCP TBT5 Retimer M.2 Modular Topology</a></td><td>Added (Internal) TCSS TBT5 M.2 Topology</td><td>07/25/24 02:56 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.0</td><td><a href="content.html#A670F2EF-AD7C-44CC-83EE-02807FA33243" target="contentwin">High Speed I/O - Differential Clock (Gen3 and below support) - CLK PCIe Gen1-3 Add-in Card Clock Topology</a></td><td>Adding MRTS</td><td>05/26/25 06:10 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#A670F2EF-AD7C-44CC-83EE-02807FA33243" target="contentwin">High Speed I/O - Differential Clock (Gen3 and below support) - CLK PCIe Gen1-3 Add-in Card Clock Topology</a></td><td>Updating diagram/guidelines</td><td>03/24/25 05:09 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.5</td><td><a href="content.html#A670F2EF-AD7C-44CC-83EE-02807FA33243" target="contentwin">High Speed I/O - Differential Clock (Gen3 and below support) - CLK PCIe Gen1-3 Add-in Card Clock Topology</a></td><td>Removing mismatch info</td><td>01/22/25 06:16 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.2</td><td><a href="content.html#A670F2EF-AD7C-44CC-83EE-02807FA33243" target="contentwin">High Speed I/O - Differential Clock (Gen3 and below support) - CLK PCIe Gen1-3 Add-in Card Clock Topology</a></td><td>Renamed to CLK PCIe Gen1-3 Add-in Card Clock Topology</td><td>05/10/24 10:04 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.0</td><td><a href="content.html#A71D0055-B73F-47D5-B64E-A51D87B879B6" target="contentwin">Low Speed I/O - eSPI - eSPI 2-Load Daisy Chain (Device Down) Topology</a></td><td>Removed min length notes as covered in segment length section.</td><td>06/04/25 05:39 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#A71D0055-B73F-47D5-B64E-A51D87B879B6" target="contentwin">Low Speed I/O - eSPI - eSPI 2-Load Daisy Chain (Device Down) Topology</a></td><td>notes update</td><td>06/03/25 12:51 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>1.0</td><td><a href="content.html#A71D0055-B73F-47D5-B64E-A51D87B879B6" target="contentwin">Low Speed I/O - eSPI - eSPI 2-Load Daisy Chain (Device Down) Topology</a></td><td>MRTS update</td><td>05/28/25 05:45 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>1.0</td><td><a href="content.html#A71D0055-B73F-47D5-B64E-A51D87B879B6" target="contentwin">Low Speed I/O - eSPI - eSPI 2-Load Daisy Chain (Device Down) Topology</a></td><td>Renamed the topology as copy over from prev revision</td><td>05/23/25 05:06 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.7</td><td><a href="content.html#A79169A4-29E8-44C3-9053-9EEB1EFE709F" target="contentwin">Low Speed I/O - VDD2PWRGOOD - VDD2PWRGOOD Topology</a></td><td>Updated routing restriction notes</td><td>04/23/25 04:56 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.7</td><td><a href="content.html#A79169A4-29E8-44C3-9053-9EEB1EFE709F" target="contentwin">Low Speed I/O - VDD2PWRGOOD - VDD2PWRGOOD Topology</a></td><td>Updated guide</td><td>04/23/25 04:55 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#A86AE175-9BA1-42CD-8A6A-F700EE65703C" target="contentwin">High Speed I/O - PCH PCIe Gen5 - (Internal) PCIe Gen5 M.2 Topology (Operating at Gen4 Data Rate)</a></td><td>Update AIC to include total length matching requirements</td><td>06/17/25 01:15 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#A86AE175-9BA1-42CD-8A6A-F700EE65703C" target="contentwin">High Speed I/O - PCH PCIe Gen5 - (Internal) PCIe Gen5 M.2 Topology (Operating at Gen4 Data Rate)</a></td><td>Added image in description tab</td><td>05/06/25 07:46 PM</td><td>Dsouza, Ryan K</td></tr><tr><td /><td>0.7</td><td><a href="content.html#A86AE175-9BA1-42CD-8A6A-F700EE65703C" target="contentwin">High Speed I/O - PCH PCIe Gen5 - (Internal) PCIe Gen5 M.2 Topology (Operating at Gen4 Data Rate)</a></td><td>Remove mil from the content</td><td>04/04/25 05:33 AM</td><td>Chen, Chi-te</td></tr><tr><td /><td>0.6</td><td><a href="content.html#A86AE175-9BA1-42CD-8A6A-F700EE65703C" target="contentwin">High Speed I/O - PCH PCIe Gen5 - (Internal) PCIe Gen5 M.2 Topology (Operating at Gen4 Data Rate)</a></td><td>Updated AC cap note</td><td>03/15/25 12:42 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#A86AE175-9BA1-42CD-8A6A-F700EE65703C" target="contentwin">High Speed I/O - PCH PCIe Gen5 - (Internal) PCIe Gen5 M.2 Topology (Operating at Gen4 Data Rate)</a></td><td>Updated diagram name and moved number of vias to Via section</td><td>03/14/25 04:51 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#A86AE175-9BA1-42CD-8A6A-F700EE65703C" target="contentwin">High Speed I/O - PCH PCIe Gen5 - (Internal) PCIe Gen5 M.2 Topology (Operating at Gen4 Data Rate)</a></td><td>Updated M.2 connector note to indicate 255 um instead of 255 mm</td><td>08/27/24 03:02 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#A86AE175-9BA1-42CD-8A6A-F700EE65703C" target="contentwin">High Speed I/O - PCH PCIe Gen5 - (Internal) PCIe Gen5 M.2 Topology (Operating at Gen4 Data Rate)</a></td><td>Added (Internal) PCIe Gen5 M.2 Topology (Operating at Gen4 Data Rate)</td><td>08/09/24 09:58 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#A8986762-2839-4939-8FE4-2623B64EA9E4" target="contentwin">High Speed I/O - Differential Clock (Gen3 and below support)</a></td><td>Renamed to (Internal) CLK PCIe4, PCIe5, USB4 and DMI RefCLK</td><td>05/10/24 10:06 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#A8986762-2839-4939-8FE4-2623B64EA9E4" target="contentwin">High Speed I/O - Differential Clock (Gen3 and below support)</a></td><td>Renamed to (Internal) CLK PCIe4, PCIe5, USB4 and DMI RefCLK</td><td>05/10/24 10:06 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#A8986762-2839-4939-8FE4-2623B64EA9E4" target="contentwin">High Speed I/O - Differential Clock (Gen3 and below support)</a></td><td>Renamed to (Internal) CLK PCIe4, PCIe5, USB4 and DMI RefCLK</td><td>05/10/24 10:06 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#A8986762-2839-4939-8FE4-2623B64EA9E4" target="contentwin">High Speed I/O - Differential Clock (Gen3 and below support)</a></td><td>Renamed to (Internal) PCIe4, PCIe5, USB4 and DMI RefCLK</td><td>05/10/24 09:14 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#A8986762-2839-4939-8FE4-2623B64EA9E4" target="contentwin">High Speed I/O - Differential Clock (Gen3 and below support)</a></td><td>Renamed to (Internal) PCIe4, PCIe5, USB4 and DMI RefCLK</td><td>05/10/24 09:14 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#A8986762-2839-4939-8FE4-2623B64EA9E4" target="contentwin">High Speed I/O - Differential Clock (Gen3 and below support)</a></td><td>Renamed to (Internal) PCIe4, PCIe5, USB4 and DMI RefCLK</td><td>05/10/24 09:14 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.0</td><td><a href="content.html#A8A5E294-4392-4733-89D2-D2408DE69045" target="contentwin">Low Speed I/O - UART - UART0/ UART1 1-Load (Device Down) Topology</a></td><td>Removed CNV_MFUART2_RXD, CNV_MFUART2_TXD in signal netname</td><td>06/04/25 03:22 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#A8A5E294-4392-4733-89D2-D2408DE69045" target="contentwin">Low Speed I/O - UART - UART0/ UART1 1-Load (Device Down) Topology</a></td><td>Correcting typo on signal netname</td><td>06/03/25 05:12 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#A8A5E294-4392-4733-89D2-D2408DE69045" target="contentwin">Low Speed I/O - UART - UART0/ UART1 1-Load (Device Down) Topology</a></td><td>Updated signal netname</td><td>06/03/25 05:08 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#A9585467-003A-499B-B783-6A8F56C424F2" target="contentwin">Low Speed I/O - SUSCLK - SUSCLK 2-Load (Device Down and Add-In Card) Topology</a></td><td>Updated Device2 naming on MRTS</td><td>06/10/25 02:07 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#A9585467-003A-499B-B783-6A8F56C424F2" target="contentwin">Low Speed I/O - SUSCLK - SUSCLK 2-Load (Device Down and Add-In Card) Topology</a></td><td>Renamed topology naming</td><td>05/22/25 04:21 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#A9585467-003A-499B-B783-6A8F56C424F2" target="contentwin">Low Speed I/O - SUSCLK - SUSCLK 2-Load (Device Down and Add-In Card) Topology</a></td><td>Renamed topology diagram</td><td>05/22/25 04:21 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#A9585467-003A-499B-B783-6A8F56C424F2" target="contentwin">Low Speed I/O - SUSCLK - SUSCLK 2-Load (Device Down and Add-In Card) Topology</a></td><td>Added signal netname</td><td>05/21/25 06:04 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#A9585467-003A-499B-B783-6A8F56C424F2" target="contentwin">Low Speed I/O - SUSCLK - SUSCLK 2-Load (Device Down and Add-In Card) Topology</a></td><td>Update diagram to include PCH.IOE for device down. </td><td>05/21/25 02:37 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.7</td><td><a href="content.html#A9585467-003A-499B-B783-6A8F56C424F2" target="contentwin">Low Speed I/O - SUSCLK - SUSCLK 2-Load (Device Down and Add-In Card) Topology</a></td><td>Updated section naming</td><td>03/27/25 03:14 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#A97C86B9-7D6E-4F91-A228-A6B9BEE414AE" target="contentwin">High Speed I/O - CPU USB3.2 Gen1 - USB3.2 Gen1x1 Type-A M.2 Topology</a></td><td>MRTS</td><td>05/22/25 08:41 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#A97C86B9-7D6E-4F91-A228-A6B9BEE414AE" target="contentwin">High Speed I/O - CPU USB3.2 Gen1 - USB3.2 Gen1x1 Type-A M.2 Topology</a></td><td>Adding Allowed via number</td><td>03/17/25 06:16 PM</td><td>Jimenez Arias, Jean</td></tr><tr><td /><td>0.6</td><td><a href="content.html#A97C86B9-7D6E-4F91-A228-A6B9BEE414AE" target="contentwin">High Speed I/O - CPU USB3.2 Gen1 - USB3.2 Gen1x1 Type-A M.2 Topology</a></td><td>Updating</td><td>03/14/25 10:09 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.2</td><td><a href="content.html#A97C86B9-7D6E-4F91-A228-A6B9BEE414AE" target="contentwin">High Speed I/O - CPU USB3.2 Gen1 - USB3.2 Gen1x1 Type-A M.2 Topology</a></td><td>Renamed to USB3.2 Gen1 M.2 Topology</td><td>04/27/24 06:26 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#A97C86B9-7D6E-4F91-A228-A6B9BEE414AE" target="contentwin">High Speed I/O - CPU USB3.2 Gen1 - USB3.2 Gen1x1 Type-A M.2 Topology</a></td><td>Renamed to USB3.2 Gen1 Type-A M.2 Topology</td><td>04/24/24 06:14 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.0</td><td><a href="content.html#A9AFB957-795C-426C-8251-DA132F253730" target="contentwin">System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), CLK, CH-1/CH-3, Inner</a></td><td>Notes typo corrected</td><td>06/06/25 02:43 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#A9AFB957-795C-426C-8251-DA132F253730" target="contentwin">System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), CLK, CH-1/CH-3, Inner</a></td><td>Segment length updated</td><td>03/13/25 06:32 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#A9AFB957-795C-426C-8251-DA132F253730" target="contentwin">System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), CLK, CH-1/CH-3, Inner</a></td><td>Category Update</td><td>03/13/25 02:37 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#A9AFB957-795C-426C-8251-DA132F253730" target="contentwin">System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), CLK, CH-1/CH-3, Inner</a></td><td>Stackup Material Update</td><td>03/10/25 11:44 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#A9AFB957-795C-426C-8251-DA132F253730" target="contentwin">System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), CLK, CH-1/CH-3, Inner</a></td><td>Change to Mid Loss material</td><td>09/25/24 05:47 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.2</td><td><a href="content.html#A9AFB957-795C-426C-8251-DA132F253730" target="contentwin">System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), CLK, CH-1/CH-3, Inner</a></td><td>Updated for NVL-Hx SODIMM 2DPC</td><td>09/25/24 05:42 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>1.0</td><td><a href="content.html#A9F958F2-ACAB-46DD-9DC3-9B3A34A937A7" target="contentwin">Low Speed I/O - I2S - I2S Device Mode: 1-Load (Device Down) Topology</a></td><td>Removed min length notes</td><td>06/06/25 08:32 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.7</td><td><a href="content.html#A9F958F2-ACAB-46DD-9DC3-9B3A34A937A7" target="contentwin">Low Speed I/O - I2S - I2S Device Mode: 1-Load (Device Down) Topology</a></td><td>Updated min length notes</td><td>05/05/25 06:05 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.7</td><td><a href="content.html#A9F958F2-ACAB-46DD-9DC3-9B3A34A937A7" target="contentwin">Low Speed I/O - I2S - I2S Device Mode: 1-Load (Device Down) Topology</a></td><td>Copy over guideline from NVL-H</td><td>04/25/25 09:43 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#AA486C21-46D4-464B-8F4F-57C10235084B" target="contentwin">Electromagnetic Compatibility - DLVR RFI Design Guidelines</a></td><td>updated section title</td><td>12/26/24 09:57 PM</td><td>Paniagua Acuna, Luis Carlos</td></tr><tr><td /><td>0.2</td><td><a href="content.html#AA486C21-46D4-464B-8F4F-57C10235084B" target="contentwin">Electromagnetic Compatibility - DLVR RFI Design Guidelines</a></td><td>Updating name to section after copying from WCL-U 0.7.</td><td>09/24/24 09:06 PM</td><td>Paniagua Acuna, Luis Carlos</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#AA67B6A6-0585-4AC6-A961-18101CF1986B" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen3 Device Down Topology</a></td><td>Removed Breakout length and spacing note</td><td>07/14/25 10:58 PM</td><td>Tran, Tan V</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#AA67B6A6-0585-4AC6-A961-18101CF1986B" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen3 Device Down Topology</a></td><td>updating</td><td>07/11/25 05:42 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>1.0</td><td><a href="content.html#AA67B6A6-0585-4AC6-A961-18101CF1986B" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen3 Device Down Topology</a></td><td>MRTS</td><td>05/22/25 09:34 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#AA67B6A6-0585-4AC6-A961-18101CF1986B" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen3 Device Down Topology</a></td><td>Updated AC cap note</td><td>03/15/25 12:33 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#AA67B6A6-0585-4AC6-A961-18101CF1986B" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen3 Device Down Topology</a></td><td>Updated diagram name and moved number of vias to Via section</td><td>03/14/25 04:24 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.4</td><td><a href="content.html#AA67B6A6-0585-4AC6-A961-18101CF1986B" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen3 Device Down Topology</a></td><td>Add interleave requirement</td><td>10/17/24 05:47 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#AA67B6A6-0585-4AC6-A961-18101CF1986B" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen3 Device Down Topology</a></td><td>Renamed to PCIe Gen3 Device Down Topology</td><td>05/16/24 04:00 PM</td><td>Tran, Tan V</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#AAD96803-9F63-4988-B265-55407C571BFC" target="contentwin">High Speed I/O - TCP USB3.2 - (Internal) TCP USB3.2 Gen2x1 Type-A Main Link M.2 Modular Topology</a></td><td>Removed CMC,ESD,AC cap requirements</td><td>07/15/25 08:30 PM</td><td>Tran, Tan V</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#AAD96803-9F63-4988-B265-55407C571BFC" target="contentwin">High Speed I/O - TCP USB3.2 - (Internal) TCP USB3.2 Gen2x1 Type-A Main Link M.2 Modular Topology</a></td><td>updating name</td><td>07/15/25 07:36 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#AAD96803-9F63-4988-B265-55407C571BFC" target="contentwin">High Speed I/O - TCP USB3.2 - (Internal) TCP USB3.2 Gen2x1 Type-A Main Link M.2 Modular Topology</a></td><td>fixing content</td><td>07/15/25 07:36 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#AAD96803-9F63-4988-B265-55407C571BFC" target="contentwin">High Speed I/O - TCP USB3.2 - (Internal) TCP USB3.2 Gen2x1 Type-A Main Link M.2 Modular Topology</a></td><td>updating</td><td>07/15/25 06:29 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#AAD96803-9F63-4988-B265-55407C571BFC" target="contentwin">High Speed I/O - TCP USB3.2 - (Internal) TCP USB3.2 Gen2x1 Type-A Main Link M.2 Modular Topology</a></td><td>Removed "per via" comment in via stub length note</td><td>07/15/25 06:22 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.7</td><td><a href="content.html#AAD96803-9F63-4988-B265-55407C571BFC" target="contentwin">High Speed I/O - TCP USB3.2 - (Internal) TCP USB3.2 Gen2x1 Type-A Main Link M.2 Modular Topology</a></td><td>Renamed to (Placeholder) TCP USB3.2 Gen2x1 Type-A Main Link M.2 Modular Topology</td><td>03/28/25 03:44 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.7</td><td><a href="content.html#AAD96803-9F63-4988-B265-55407C571BFC" target="contentwin">High Speed I/O - TCP USB3.2 - (Internal) TCP USB3.2 Gen2x1 Type-A Main Link M.2 Modular Topology</a></td><td>Renamed to (Placeholder) TCP USB3.2 Gen2x1 Main Link M.2 Modular Topology</td><td>03/28/25 03:42 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.7</td><td><a href="content.html#AAD96803-9F63-4988-B265-55407C571BFC" target="contentwin">High Speed I/O - TCP USB3.2 - (Internal) TCP USB3.2 Gen2x1 Type-A Main Link M.2 Modular Topology</a></td><td>Renamed to (Placeholder) TCP USB3.2 Gen2x1 M.2 Modular Topology</td><td>03/28/25 03:40 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.2</td><td><a href="content.html#AB27979E-C590-41C5-A4F8-FFF1095FC74A" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Device Down Topology</a></td><td>Update Topology View</td><td>08/29/25 07:30 PM</td><td>Foroughian, Farnaz</td></tr><tr><td /><td>1.2</td><td><a href="content.html#AB27979E-C590-41C5-A4F8-FFF1095FC74A" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Device Down Topology</a></td><td>Update Topology View (removed vias)</td><td>08/29/25 07:29 PM</td><td>Foroughian, Farnaz</td></tr><tr><td /><td>1.0</td><td><a href="content.html#AB27979E-C590-41C5-A4F8-FFF1095FC74A" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Device Down Topology</a></td><td>updating</td><td>05/23/25 04:56 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>1.0</td><td><a href="content.html#AB27979E-C590-41C5-A4F8-FFF1095FC74A" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Device Down Topology</a></td><td>Updating</td><td>05/22/25 02:52 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#AB27979E-C590-41C5-A4F8-FFF1095FC74A" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Device Down Topology</a></td><td>Added CMC comment to refer to EMC chapter</td><td>03/14/25 06:54 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#AB27979E-C590-41C5-A4F8-FFF1095FC74A" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Device Down Topology</a></td><td>Correct typo</td><td>03/14/25 02:38 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.6</td><td><a href="content.html#AB27979E-C590-41C5-A4F8-FFF1095FC74A" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Device Down Topology</a></td><td>Update diagram name. move via count to via table. remove length matching info in topology</td><td>03/14/25 02:36 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.6</td><td><a href="content.html#AB27979E-C590-41C5-A4F8-FFF1095FC74A" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Device Down Topology</a></td><td>Add note for CMC for device down topology</td><td>03/05/25 11:01 PM</td><td>Foroughian, Farnaz</td></tr><tr><td /><td>0.2</td><td><a href="content.html#AB27979E-C590-41C5-A4F8-FFF1095FC74A" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Device Down Topology</a></td><td>Remove min length requirement</td><td>09/25/24 09:09 PM</td><td>Law, Raymond R</td></tr><tr><td /><td>0.2</td><td><a href="content.html#AB27979E-C590-41C5-A4F8-FFF1095FC74A" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Device Down Topology</a></td><td>Updated topology drawing</td><td>08/22/24 07:06 PM</td><td>Law, Raymond R</td></tr><tr><td /><td>0.2</td><td><a href="content.html#AB27979E-C590-41C5-A4F8-FFF1095FC74A" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Device Down Topology</a></td><td>Rename topology</td><td>08/22/24 05:44 PM</td><td>Law, Raymond R</td></tr><tr><td /><td>0.2</td><td><a href="content.html#AB27979E-C590-41C5-A4F8-FFF1095FC74A" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Device Down Topology</a></td><td>Renamed to eUSB2 Native Main Link Topology</td><td>04/24/24 08:17 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#AB27979E-C590-41C5-A4F8-FFF1095FC74A" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Device Down Topology</a></td><td>Renamed to eUSB2 Native Main Link Topology</td><td>04/24/24 08:17 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#AB27979E-C590-41C5-A4F8-FFF1095FC74A" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Device Down Topology</a></td><td>Renamed to eUSB2 Native Main Link Topology</td><td>04/24/24 08:17 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#AB27979E-C590-41C5-A4F8-FFF1095FC74A" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Device Down Topology</a></td><td>Renamed to eUSB2 Native Main Link Topology</td><td>04/24/24 08:17 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#AB27979E-C590-41C5-A4F8-FFF1095FC74A" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Device Down Topology</a></td><td>Renamed to eUSB2 Native Main Link Topology</td><td>04/24/24 08:17 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.0</td><td><a href="content.html#AB592BD5-F74D-4A0C-B7D5-B1EF042223DA" target="contentwin">High Speed I/O - PCH USB3.2 Gen1 - USB3.2 Gen1x1 Type-A Internal Cable Topology</a></td><td>MRTS</td><td>05/22/25 10:12 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#AB592BD5-F74D-4A0C-B7D5-B1EF042223DA" target="contentwin">High Speed I/O - PCH USB3.2 Gen1 - USB3.2 Gen1x1 Type-A Internal Cable Topology</a></td><td>Adding allowed via number</td><td>03/17/25 05:58 PM</td><td>Jimenez Arias, Jean</td></tr><tr><td /><td>0.6</td><td><a href="content.html#AB592BD5-F74D-4A0C-B7D5-B1EF042223DA" target="contentwin">High Speed I/O - PCH USB3.2 Gen1 - USB3.2 Gen1x1 Type-A Internal Cable Topology</a></td><td>Updating</td><td>03/14/25 10:36 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#AB75C416-FC0D-4290-A46A-3DC654EC58C5" target="contentwin">High Speed I/O - PCH USB3.2 Gen2 - USB3.2 Gen2x1 Type-A External Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Adding SL as TLine Type</td><td>05/03/25 04:38 AM</td><td>Jimenez Arias, Jean</td></tr><tr><td /><td>0.2</td><td><a href="content.html#AB75C416-FC0D-4290-A46A-3DC654EC58C5" target="contentwin">High Speed I/O - PCH USB3.2 Gen2 - USB3.2 Gen2x1 Type-A External Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed to Premium Mid Loss (PML)</td><td>04/27/24 06:36 AM</td><td>Tran, Tan V</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#ABFFC642-85FF-4915-9F26-8AC688C6F5A0" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen1 M.2 Topology</a></td><td>Removed Breakout length and spacing note</td><td>07/14/25 10:54 PM</td><td>Tran, Tan V</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#ABFFC642-85FF-4915-9F26-8AC688C6F5A0" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen1 M.2 Topology</a></td><td>updating</td><td>07/11/25 05:15 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>1.0</td><td><a href="content.html#ABFFC642-85FF-4915-9F26-8AC688C6F5A0" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen1 M.2 Topology</a></td><td>MRTS</td><td>05/22/25 09:30 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#ABFFC642-85FF-4915-9F26-8AC688C6F5A0" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen1 M.2 Topology</a></td><td>Delete SATA requirements</td><td>04/24/25 06:06 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.7</td><td><a href="content.html#ABFFC642-85FF-4915-9F26-8AC688C6F5A0" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen1 M.2 Topology</a></td><td>Delete "SATA"</td><td>04/24/25 05:38 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.6</td><td><a href="content.html#ABFFC642-85FF-4915-9F26-8AC688C6F5A0" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen1 M.2 Topology</a></td><td>Updated AC cap note</td><td>03/15/25 12:36 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#ABFFC642-85FF-4915-9F26-8AC688C6F5A0" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen1 M.2 Topology</a></td><td>Updated AC cap note</td><td>03/15/25 12:29 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#ABFFC642-85FF-4915-9F26-8AC688C6F5A0" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen1 M.2 Topology</a></td><td>Updated number of via note</td><td>03/14/25 04:07 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#ABFFC642-85FF-4915-9F26-8AC688C6F5A0" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen1 M.2 Topology</a></td><td>Updated diagram name and moved number of vias to Via section</td><td>03/14/25 04:04 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.4</td><td><a href="content.html#ABFFC642-85FF-4915-9F26-8AC688C6F5A0" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen1 M.2 Topology</a></td><td>Add interleave requirement</td><td>10/17/24 05:43 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#ABFFC642-85FF-4915-9F26-8AC688C6F5A0" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen1 M.2 Topology</a></td><td>Renamed to PCIe Gen1 M.2 Topology</td><td>05/16/24 03:58 PM</td><td>Tran, Tan V</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#AC3FA55C-4395-40F3-B047-F634D27404BB" target="contentwin">High Speed I/O - TCP USB3.2 - (Internal) TCP USB3.2 Gen1x1 Type-A Internal Cable Topology</a></td><td>updating</td><td>07/15/25 06:17 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#AC3FA55C-4395-40F3-B047-F634D27404BB" target="contentwin">High Speed I/O - TCP USB3.2 - (Internal) TCP USB3.2 Gen1x1 Type-A Internal Cable Topology</a></td><td>Removed "per via" in via stub length note </td><td>07/15/25 06:05 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#AC3FA55C-4395-40F3-B047-F634D27404BB" target="contentwin">High Speed I/O - TCP USB3.2 - (Internal) TCP USB3.2 Gen1x1 Type-A Internal Cable Topology</a></td><td>Updating </td><td>03/14/25 08:30 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.4</td><td><a href="content.html#AC3FA55C-4395-40F3-B047-F634D27404BB" target="contentwin">High Speed I/O - TCP USB3.2 - (Internal) TCP USB3.2 Gen1x1 Type-A Internal Cable Topology</a></td><td>Changing to internal</td><td>11/22/24 10:12 PM</td><td>Jimenez Arias, Jean</td></tr><tr><td /><td>0.4</td><td><a href="content.html#AC3FA55C-4395-40F3-B047-F634D27404BB" target="contentwin">High Speed I/O - TCP USB3.2 - (Internal) TCP USB3.2 Gen1x1 Type-A Internal Cable Topology</a></td><td>Changing to internal</td><td>11/22/24 10:12 PM</td><td>Jimenez Arias, Jean</td></tr><tr><td /><td>0.4</td><td><a href="content.html#AC3FA55C-4395-40F3-B047-F634D27404BB" target="contentwin">High Speed I/O - TCP USB3.2 - (Internal) TCP USB3.2 Gen1x1 Type-A Internal Cable Topology</a></td><td>Renamed to TCP USB3.2 Gen1 Internal Cable Topology (Type-A)</td><td>11/21/24 11:51 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#AC96F604-1D14-4B8B-865F-5D1A1EEECCD8" target="contentwin">Low Speed I/O - DMIC - DMIC 2-Load Daisy Topology - Segment Lengths</a></td><td>Renamed PCH to CPU on max length notes</td><td>03/17/25 03:29 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#AC96F604-1D14-4B8B-865F-5D1A1EEECCD8" target="contentwin">Low Speed I/O - DMIC - DMIC 2-Load Daisy Topology - Segment Lengths</a></td><td>Updated DSL in segment lengths table</td><td>02/14/25 10:41 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#AD309D40-8FC1-4E80-A11B-C0C70C1DFA05" target="contentwin">High Speed I/O - CSI CPHY</a></td><td>Removed Length Matching table</td><td>07/14/25 09:37 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#AD309D40-8FC1-4E80-A11B-C0C70C1DFA05" target="contentwin">High Speed I/O - CSI CPHY</a></td><td>Renamed to CSI CPHY</td><td>04/24/24 06:58 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#AD3C12EC-2011-4878-B1D8-8DCED842FD85" target="contentwin">High Speed I/O - TCP USB3.2</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:43 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#AD3C12EC-2011-4878-B1D8-8DCED842FD85" target="contentwin">High Speed I/O - TCP USB3.2</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:43 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#AD3C12EC-2011-4878-B1D8-8DCED842FD85" target="contentwin">High Speed I/O - TCP USB3.2</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:43 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#ADF52E0C-F647-4526-879A-068D8B3BCC02" target="contentwin">High Speed I/O - DMI Gen5 - DMI Gen5 Main Link Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updated Tline Type to include DSL</td><td>03/14/25 05:48 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#ADF52E0C-F647-4526-879A-068D8B3BCC02" target="contentwin">High Speed I/O - DMI Gen5 - DMI Gen5 Main Link Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed Max Length to 155 from 175</td><td>08/07/24 10:19 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#ADF52E0C-F647-4526-879A-068D8B3BCC02" target="contentwin">High Speed I/O - DMI Gen5 - DMI Gen5 Main Link Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed Max Length to 155 from 175</td><td>08/07/24 10:19 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#ADF52E0C-F647-4526-879A-068D8B3BCC02" target="contentwin">High Speed I/O - DMI Gen5 - DMI Gen5 Main Link Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:26 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#ADF52E0C-F647-4526-879A-068D8B3BCC02" target="contentwin">High Speed I/O - DMI Gen5 - DMI Gen5 Main Link Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:26 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.7</td><td><a href="content.html#AE3AF335-B63C-4332-A7D5-06B1651E2775" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-4 - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>Updated max channel length reduction</td><td>05/02/25 06:02 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.2</td><td><a href="content.html#AE3AF335-B63C-4332-A7D5-06B1651E2775" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-4 - Signals - Mainstream, Premium Mid Loss (PML), CA/CS, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>Updated for NVL-Hx</td><td>09/25/24 06:32 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>1.0</td><td><a href="content.html#AE8F3B06-BA58-40F9-A76F-9C900CEA27BD" target="contentwin">System Memory - LPDDR5/x - CAMM2 x128 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), DBI/DQ, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>Added DBI guidelines</td><td>06/03/25 10:12 PM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.7</td><td><a href="content.html#AE8F3B06-BA58-40F9-A76F-9C900CEA27BD" target="contentwin">System Memory - LPDDR5/x - CAMM2 x128 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), DBI/DQ, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>Stackup material updated</td><td>04/30/25 10:59 AM</td><td>Govind, Greeshmaja</td></tr><tr><td /><td>0.7</td><td><a href="content.html#AE8F3B06-BA58-40F9-A76F-9C900CEA27BD" target="contentwin">System Memory - LPDDR5/x - CAMM2 x128 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), DBI/DQ, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>Segment lengths updated.</td><td>04/30/25 10:04 AM</td><td>Govind, Greeshmaja</td></tr><tr><td /><td>0.7</td><td><a href="content.html#AE8F3B06-BA58-40F9-A76F-9C900CEA27BD" target="contentwin">System Memory - LPDDR5/x - CAMM2 x128 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), DBI/DQ, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>Total length's notes updated</td><td>04/30/25 06:38 AM</td><td>Govind, Greeshmaja</td></tr><tr><td /><td>0.7</td><td><a href="content.html#AE8F3B06-BA58-40F9-A76F-9C900CEA27BD" target="contentwin">System Memory - LPDDR5/x - CAMM2 x128 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), DBI/DQ, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>Segment lengths updated</td><td>04/30/25 06:24 AM</td><td>Govind, Greeshmaja</td></tr><tr><td /><td>0.2</td><td><a href="content.html#AE8F3B06-BA58-40F9-A76F-9C900CEA27BD" target="contentwin">System Memory - LPDDR5/x - CAMM2 x128 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), DBI/DQ, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>Change to Mid Loss material</td><td>09/25/24 06:49 AM</td><td>Chen, Qinghua</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#AF8151D9-4B33-4D47-9786-707889E46EF4" target="contentwin">High Speed I/O - CPU PCIe Gen5 - PCIe Gen5 M.2 Topology (Operating at Gen4 Data Rate)</a></td><td>updating</td><td>07/11/25 04:58 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#AF8151D9-4B33-4D47-9786-707889E46EF4" target="contentwin">High Speed I/O - CPU PCIe Gen5 - PCIe Gen5 M.2 Topology (Operating at Gen4 Data Rate)</a></td><td>Update AIC to include total length matching requirements</td><td>06/17/25 01:18 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.0</td><td><a href="content.html#AF8151D9-4B33-4D47-9786-707889E46EF4" target="contentwin">High Speed I/O - CPU PCIe Gen5 - PCIe Gen5 M.2 Topology (Operating at Gen4 Data Rate)</a></td><td>Updating</td><td>05/22/25 09:25 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#AF8151D9-4B33-4D47-9786-707889E46EF4" target="contentwin">High Speed I/O - CPU PCIe Gen5 - PCIe Gen5 M.2 Topology (Operating at Gen4 Data Rate)</a></td><td>Added Toe/Heel connection thumb rule</td><td>04/30/25 11:48 PM</td><td>Dsouza, Ryan K</td></tr><tr><td /><td>0.7</td><td><a href="content.html#AF8151D9-4B33-4D47-9786-707889E46EF4" target="contentwin">High Speed I/O - CPU PCIe Gen5 - PCIe Gen5 M.2 Topology (Operating at Gen4 Data Rate)</a></td><td>Remove mil from the content</td><td>04/04/25 05:28 AM</td><td>Chen, Chi-te</td></tr><tr><td /><td>0.6</td><td><a href="content.html#AF8151D9-4B33-4D47-9786-707889E46EF4" target="contentwin">High Speed I/O - CPU PCIe Gen5 - PCIe Gen5 M.2 Topology (Operating at Gen4 Data Rate)</a></td><td>Updated diagram name and AC cap note</td><td>03/15/25 12:19 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#AF8151D9-4B33-4D47-9786-707889E46EF4" target="contentwin">High Speed I/O - CPU PCIe Gen5 - PCIe Gen5 M.2 Topology (Operating at Gen4 Data Rate)</a></td><td>Updated diagram name, moved to Via section, revised routing type for MS interleaved</td><td>03/14/25 03:40 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#AF8151D9-4B33-4D47-9786-707889E46EF4" target="contentwin">High Speed I/O - CPU PCIe Gen5 - PCIe Gen5 M.2 Topology (Operating at Gen4 Data Rate)</a></td><td>Updated M.2 connector note to indicate 255 um instead of 255 mm</td><td>08/27/24 02:57 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#AF8151D9-4B33-4D47-9786-707889E46EF4" target="contentwin">High Speed I/O - CPU PCIe Gen5 - PCIe Gen5 M.2 Topology (Operating at Gen4 Data Rate)</a></td><td>Renamed to PCIe Gen5 M.2 Topology (Operating at Gen4 Data Rate)</td><td>05/16/24 03:56 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#AF8151D9-4B33-4D47-9786-707889E46EF4" target="contentwin">High Speed I/O - CPU PCIe Gen5 - PCIe Gen5 M.2 Topology (Operating at Gen4 Data Rate)</a></td><td>Removed Reference plane notes.  Added to General Notes section at IO level.</td><td>05/08/24 08:42 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#AF8151D9-4B33-4D47-9786-707889E46EF4" target="contentwin">High Speed I/O - CPU PCIe Gen5 - PCIe Gen5 M.2 Topology (Operating at Gen4 Data Rate)</a></td><td>Renamed to SOC PCIe Gen5 M.2 Topology (Operating at Gen4 Data Rate)</td><td>04/29/24 05:09 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#AF8151D9-4B33-4D47-9786-707889E46EF4" target="contentwin">High Speed I/O - CPU PCIe Gen5 - PCIe Gen5 M.2 Topology (Operating at Gen4 Data Rate)</a></td><td>Renamed to CPU PCIe Gen5 M.2 Topology (Operating at Gen4 Data Rate)</td><td>04/25/24 06:22 PM</td><td>Tran, Tan V</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#AF955056-5493-4706-BD13-B339AD3333C1" target="contentwin">High Speed I/O - CSI CPHY - CSI CPHY Main Link Up To 2.5 Gsps Topology</a></td><td>Updated Total insertion loss note to indicate "Cable" instead of "Mcable"</td><td>07/14/25 09:54 PM</td><td>Tran, Tan V</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#AF955056-5493-4706-BD13-B339AD3333C1" target="contentwin">High Speed I/O - CSI CPHY - CSI CPHY Main Link Up To 2.5 Gsps Topology</a></td><td>Updated Total insertion loss note to indicate "BO" instead of "BO1"</td><td>07/14/25 09:51 PM</td><td>Tran, Tan V</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#AF955056-5493-4706-BD13-B339AD3333C1" target="contentwin">High Speed I/O - CSI CPHY - CSI CPHY Main Link Up To 2.5 Gsps Topology</a></td><td>Updated MS reference plane note to Gnd Ref.</td><td>07/14/25 09:47 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.0</td><td><a href="content.html#AF955056-5493-4706-BD13-B339AD3333C1" target="contentwin">High Speed I/O - CSI CPHY - CSI CPHY Main Link Up To 2.5 Gsps Topology</a></td><td>MRTS</td><td>05/22/25 09:11 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#AF955056-5493-4706-BD13-B339AD3333C1" target="contentwin">High Speed I/O - CSI CPHY - CSI CPHY Main Link Up To 2.5 Gsps Topology</a></td><td>Moved via to Via section</td><td>03/15/25 01:14 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#AF955056-5493-4706-BD13-B339AD3333C1" target="contentwin">High Speed I/O - CSI CPHY - CSI CPHY Main Link Up To 2.5 Gsps Topology</a></td><td>Updated diagram name and Notes</td><td>03/14/25 09:43 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#AF955056-5493-4706-BD13-B339AD3333C1" target="contentwin">High Speed I/O - CSI CPHY - CSI CPHY Main Link Up To 2.5 Gsps Topology</a></td><td>Renamed to CSI CPHY Main Link Up To 2.5 Gsps Topology</td><td>05/30/24 04:57 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#AF955056-5493-4706-BD13-B339AD3333C1" target="contentwin">High Speed I/O - CSI CPHY - CSI CPHY Main Link Up To 2.5 Gsps Topology</a></td><td>Renamed to CSI CPHY Main Link Up To 2.5 Gbps Topology</td><td>04/24/24 06:52 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.0</td><td><a href="content.html#B0B8D9EE-0ABF-48D8-89C9-B51C34770F05" target="contentwin">High Speed I/O - PCH USB3.2 Gen2 - USB3.2 Gen2x1 Type-A Retimer Topology</a></td><td>Updating MRTS</td><td>05/26/25 05:57 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#B0B8D9EE-0ABF-48D8-89C9-B51C34770F05" target="contentwin">High Speed I/O - PCH USB3.2 Gen2 - USB3.2 Gen2x1 Type-A Retimer Topology</a></td><td>Add ESD note</td><td>03/17/25 05:53 PM</td><td>Jimenez Arias, Jean</td></tr><tr><td /><td>0.6</td><td><a href="content.html#B0B8D9EE-0ABF-48D8-89C9-B51C34770F05" target="contentwin">High Speed I/O - PCH USB3.2 Gen2 - USB3.2 Gen2x1 Type-A Retimer Topology</a></td><td>Updating</td><td>03/14/25 10:54 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#B0CF09F0-1AEE-417D-84F3-5AF0AC8C79E9" target="contentwin">Low Speed I/O - LSX</a></td><td>Updated section naming</td><td>03/27/25 03:17 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.7</td><td><a href="content.html#B0E4F849-15E2-4CB7-8CF1-B9B4859B510A" target="contentwin">System Memory - DDR5 - SODIMM 1DPC</a></td><td>Updated MRTS for CLK with BO3 segment</td><td>04/22/25 05:40 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.7</td><td><a href="content.html#B0E4F849-15E2-4CB7-8CF1-B9B4859B510A" target="contentwin">System Memory - DDR5 - SODIMM 1DPC</a></td><td>Updated Block Diagram with BO3 section for CLK</td><td>04/22/25 05:33 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#B0E4F849-15E2-4CB7-8CF1-B9B4859B510A" target="contentwin">System Memory - DDR5 - SODIMM 1DPC</a></td><td>Updated SODIMM 1DPC guidelines</td><td>02/12/25 08:37 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.2</td><td><a href="content.html#B0E4F849-15E2-4CB7-8CF1-B9B4859B510A" target="contentwin">System Memory - DDR5 - SODIMM 1DPC</a></td><td>Add L/M notes for SODIMM top/bottom pins</td><td>09/24/24 11:25 PM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.2</td><td><a href="content.html#B0E4F849-15E2-4CB7-8CF1-B9B4859B510A" target="contentwin">System Memory - DDR5 - SODIMM 1DPC</a></td><td>Updated for NVL-Hx iPDG Rev0.2</td><td>09/24/24 09:30 PM</td><td>Chen, Qinghua</td></tr><tr><td /><td>1.2</td><td><a href="content.html#B18B6D94-D636-4EA2-B093-2E17E5FA6A2A" target="contentwin">High Speed I/O - (Validation) UFS4.0 - (Internal Validation) UFS4.0 Gear5 M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Update max length</td><td>09/03/25 09:05 AM</td><td>TAN, Stephen</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#B18B6D94-D636-4EA2-B093-2E17E5FA6A2A" target="contentwin">High Speed I/O - (Validation) UFS4.0 - (Internal Validation) UFS4.0 Gear5 M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updated Material to PML</td><td>07/16/25 12:11 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.0</td><td><a href="content.html#B18B6D94-D636-4EA2-B093-2E17E5FA6A2A" target="contentwin">High Speed I/O - (Validation) UFS4.0 - (Internal Validation) UFS4.0 Gear5 M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>remove m3</td><td>05/28/25 06:55 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.7</td><td><a href="content.html#B18B6D94-D636-4EA2-B093-2E17E5FA6A2A" target="contentwin">High Speed I/O - (Validation) UFS4.0 - (Internal Validation) UFS4.0 Gear5 M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>add solution space</td><td>03/19/25 02:04 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#B18B6D94-D636-4EA2-B093-2E17E5FA6A2A" target="contentwin">High Speed I/O - (Validation) UFS4.0 - (Internal Validation) UFS4.0 Gear5 M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>update length note</td><td>01/17/25 09:45 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#B18B6D94-D636-4EA2-B093-2E17E5FA6A2A" target="contentwin">High Speed I/O - (Validation) UFS4.0 - (Internal Validation) UFS4.0 Gear5 M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Update length</td><td>01/17/25 09:41 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.2</td><td><a href="content.html#B18B6D94-D636-4EA2-B093-2E17E5FA6A2A" target="contentwin">High Speed I/O - (Validation) UFS4.0 - (Internal Validation) UFS4.0 Gear5 M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Added lengths</td><td>09/27/24 03:11 PM</td><td>Tran, Tan V</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#B1C07EDB-111E-44CD-AB95-DE333F39923A" target="contentwin">High Speed I/O - CPU PCIe Gen4 - PCIe Gen4 Device Down Topology</a></td><td>updating</td><td>07/11/25 06:38 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#B1C07EDB-111E-44CD-AB95-DE333F39923A" target="contentwin">High Speed I/O - CPU PCIe Gen4 - PCIe Gen4 Device Down Topology</a></td><td>updating</td><td>07/11/25 04:37 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>1.0</td><td><a href="content.html#B1C07EDB-111E-44CD-AB95-DE333F39923A" target="contentwin">High Speed I/O - CPU PCIe Gen4 - PCIe Gen4 Device Down Topology</a></td><td>MRTS</td><td>05/22/25 09:18 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#B1C07EDB-111E-44CD-AB95-DE333F39923A" target="contentwin">High Speed I/O - CPU PCIe Gen4 - PCIe Gen4 Device Down Topology</a></td><td>Updated AC cap note</td><td>03/15/25 12:12 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#B1C07EDB-111E-44CD-AB95-DE333F39923A" target="contentwin">High Speed I/O - CPU PCIe Gen4 - PCIe Gen4 Device Down Topology</a></td><td>Updated diagram name</td><td>03/14/25 05:11 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#B1C07EDB-111E-44CD-AB95-DE333F39923A" target="contentwin">High Speed I/O - CPU PCIe Gen4 - PCIe Gen4 Device Down Topology</a></td><td>Moved number of vias to Via section and updated via stub length note</td><td>03/14/25 03:13 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#B1C07EDB-111E-44CD-AB95-DE333F39923A" target="contentwin">High Speed I/O - CPU PCIe Gen4 - PCIe Gen4 Device Down Topology</a></td><td>Renamed to PCIe Gen4 Device Down Topology</td><td>05/16/24 03:52 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#B1C07EDB-111E-44CD-AB95-DE333F39923A" target="contentwin">High Speed I/O - CPU PCIe Gen4 - PCIe Gen4 Device Down Topology</a></td><td>Removed Reference plane notes.  Added to General Notes section at IO level.</td><td>05/08/24 08:39 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#B1C07EDB-111E-44CD-AB95-DE333F39923A" target="contentwin">High Speed I/O - CPU PCIe Gen4 - PCIe Gen4 Device Down Topology</a></td><td>Renamed to SOC PCIe Gen4 Device Down Topology</td><td>04/29/24 05:05 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.7</td><td><a href="content.html#B392E764-FF67-438C-968D-11F1A8624A27" target="contentwin">Low Speed I/O - I3C - I3C 2-Island Daisy Chain (Device Down) Topology - Segment Lengths For Mixed I3C/I2C Bus, Up To I2C Fast Mode Plus</a></td><td>Updated PCH to CPU</td><td>03/19/25 06:19 PM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>0.5</td><td><a href="content.html#B392E764-FF67-438C-968D-11F1A8624A27" target="contentwin">Low Speed I/O - I3C - I3C 2-Island Daisy Chain (Device Down) Topology - Segment Lengths For Mixed I3C/I2C Bus, Up To I2C Fast Mode Plus</a></td><td>Updated DSL</td><td>02/14/25 11:19 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>0.6</td><td><a href="content.html#B47DB798-41F6-41BF-8C19-FC3038043395" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Cascaded Retimer Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Post-Channel</a></td><td>Updated Tline Type to MS only</td><td>03/14/25 10:50 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#B47DB798-41F6-41BF-8C19-FC3038043395" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Cascaded Retimer Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Post-Channel</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:42 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.7</td><td><a href="content.html#B489BD23-C891-4CC9-993D-268F37558783" target="contentwin">High Speed I/O - eDP - eDP HBR3 Main Link CTLE+DFE Topology - Mainstream, Premium Mid Loss (PML), Tx</a></td><td>Updating</td><td>04/14/25 04:10 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#B489BD23-C891-4CC9-993D-268F37558783" target="contentwin">High Speed I/O - eDP - eDP HBR3 Main Link CTLE+DFE Topology - Mainstream, Premium Mid Loss (PML), Tx</a></td><td>Updated Tline Type to include DSL</td><td>03/14/25 06:42 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#B489BD23-C891-4CC9-993D-268F37558783" target="contentwin">High Speed I/O - eDP - eDP HBR3 Main Link CTLE+DFE Topology - Mainstream, Premium Mid Loss (PML), Tx</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:29 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#B4B6ADAE-2091-488A-9243-A51A452FB6E5" target="contentwin">High Speed I/O - Differential Clock (Gen3 and below support)</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:25 PM</td><td>Tran, Tan V</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#B52EB453-34BB-4467-B943-999C0A3E925A" target="contentwin">High Speed I/O - TCP USB3.2 - (Internal) TCP USB3.2 Gen2x1 Type-A Internal Cable Topology</a></td><td>updating</td><td>07/15/25 06:17 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#B52EB453-34BB-4467-B943-999C0A3E925A" target="contentwin">High Speed I/O - TCP USB3.2 - (Internal) TCP USB3.2 Gen2x1 Type-A Internal Cable Topology</a></td><td>Removed "per via" in via stub length note </td><td>07/15/25 06:05 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#B52EB453-34BB-4467-B943-999C0A3E925A" target="contentwin">High Speed I/O - TCP USB3.2 - (Internal) TCP USB3.2 Gen2x1 Type-A Internal Cable Topology</a></td><td>Updating</td><td>03/14/25 08:31 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.4</td><td><a href="content.html#B52EB453-34BB-4467-B943-999C0A3E925A" target="contentwin">High Speed I/O - TCP USB3.2 - (Internal) TCP USB3.2 Gen2x1 Type-A Internal Cable Topology</a></td><td>Changing to internal</td><td>11/22/24 10:13 PM</td><td>Jimenez Arias, Jean</td></tr><tr><td /><td>0.4</td><td><a href="content.html#B52EB453-34BB-4467-B943-999C0A3E925A" target="contentwin">High Speed I/O - TCP USB3.2 - (Internal) TCP USB3.2 Gen2x1 Type-A Internal Cable Topology</a></td><td>Renamed to TCP USB3.2 Gen2 Internal Cable Topology (Type-A)</td><td>11/21/24 11:52 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.0</td><td><a href="content.html#B549F01E-8B39-42F5-8D3C-CE641B51CD00" target="contentwin">High Speed I/O - eDP - eDP HBR3 Main Link CTLE+DFE Topology</a></td><td>MRTS</td><td>05/22/25 09:59 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#B549F01E-8B39-42F5-8D3C-CE641B51CD00" target="contentwin">High Speed I/O - eDP - eDP HBR3 Main Link CTLE+DFE Topology</a></td><td>Updating Diagram</td><td>04/14/25 04:08 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#B549F01E-8B39-42F5-8D3C-CE641B51CD00" target="contentwin">High Speed I/O - eDP - eDP HBR3 Main Link CTLE+DFE Topology</a></td><td>Removed eDP HBR2 max length note and updated via stub length (no free text)</td><td>03/14/25 06:42 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.5</td><td><a href="content.html#B549F01E-8B39-42F5-8D3C-CE641B51CD00" target="contentwin">High Speed I/O - eDP - eDP HBR3 Main Link CTLE+DFE Topology</a></td><td>Updating CMC note to remove Optional.</td><td>02/12/25 11:01 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.4</td><td><a href="content.html#B549F01E-8B39-42F5-8D3C-CE641B51CD00" target="contentwin">High Speed I/O - eDP - eDP HBR3 Main Link CTLE+DFE Topology</a></td><td>Updating ESD/CMD and moving number of VIAs to table.</td><td>11/22/24 06:38 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>1.0</td><td><a href="content.html#B57FEBB3-34A8-4B55-B1F3-BA40B1916AFC" target="contentwin">High Speed I/O - PCH USB3.2 Gen2 - (Internal Validation) USB3.2 Gen2x1 Type-A Redriver Topology</a></td><td>Updated diagram with Rb and Rc values</td><td>05/27/25 05:15 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#B57FEBB3-34A8-4B55-B1F3-BA40B1916AFC" target="contentwin">High Speed I/O - PCH USB3.2 Gen2 - (Internal Validation) USB3.2 Gen2x1 Type-A Redriver Topology</a></td><td>Adding allowed via number</td><td>03/17/25 05:54 PM</td><td>Jimenez Arias, Jean</td></tr><tr><td /><td>0.6</td><td><a href="content.html#B57FEBB3-34A8-4B55-B1F3-BA40B1916AFC" target="contentwin">High Speed I/O - PCH USB3.2 Gen2 - (Internal Validation) USB3.2 Gen2x1 Type-A Redriver Topology</a></td><td>Updating names</td><td>03/14/25 10:49 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#B57FEBB3-34A8-4B55-B1F3-BA40B1916AFC" target="contentwin">High Speed I/O - PCH USB3.2 Gen2 - (Internal Validation) USB3.2 Gen2x1 Type-A Redriver Topology</a></td><td>Diagram Change to include resistor to mitigate VCM</td><td>03/14/25 08:33 PM</td><td>Jimenez Arias, Jean</td></tr><tr><td /><td>1.0</td><td><a href="content.html#B58FC92C-B1A4-43B0-BA89-2246B6307DA0" target="contentwin">Low Speed I/O - I3C - [Internal validation only] I3C 1-Load 10MHz (Cable and Add-In Card) Topology</a></td><td>Added MRTS</td><td>06/09/25 04:42 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#B58FC92C-B1A4-43B0-BA89-2246B6307DA0" target="contentwin">Low Speed I/O - I3C - [Internal validation only] I3C 1-Load 10MHz (Cable and Add-In Card) Topology</a></td><td>Updated signal netname</td><td>06/04/25 08:44 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.6</td><td><a href="content.html#B58FC92C-B1A4-43B0-BA89-2246B6307DA0" target="contentwin">Low Speed I/O - I3C - [Internal validation only] I3C 1-Load 10MHz (Cable and Add-In Card) Topology</a></td><td>Updated typo on cable notes</td><td>03/10/25 07:42 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#B58FC92C-B1A4-43B0-BA89-2246B6307DA0" target="contentwin">Low Speed I/O - I3C - [Internal validation only] I3C 1-Load 10MHz (Cable and Add-In Card) Topology</a></td><td>Added internal validation topology</td><td>02/13/25 08:38 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>1.0</td><td><a href="content.html#B7168C41-112F-4D80-8BA3-683C9D814342" target="contentwin">Low Speed I/O - CLINK - CLINK 1-Load (Add-In Card) Topology</a></td><td>MRTS update</td><td>05/27/25 11:32 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.7</td><td><a href="content.html#B7168C41-112F-4D80-8BA3-683C9D814342" target="contentwin">Low Speed I/O - CLINK - CLINK 1-Load (Add-In Card) Topology</a></td><td>update TS=250 instead of 125</td><td>04/23/25 01:53 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#B7168C41-112F-4D80-8BA3-683C9D814342" target="contentwin">Low Speed I/O - CLINK - CLINK 1-Load (Add-In Card) Topology</a></td><td>update diagram</td><td>01/22/25 04:56 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#B7168C41-112F-4D80-8BA3-683C9D814342" target="contentwin">Low Speed I/O - CLINK - CLINK 1-Load (Add-In Card) Topology</a></td><td>update max trace DC resistance</td><td>01/10/25 08:27 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#B7168C41-112F-4D80-8BA3-683C9D814342" target="contentwin">Low Speed I/O - CLINK - CLINK 1-Load (Add-In Card) Topology</a></td><td>update note; remove min len because already describe in segmentation page</td><td>01/09/25 06:49 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#B7168C41-112F-4D80-8BA3-683C9D814342" target="contentwin">Low Speed I/O - CLINK - CLINK 1-Load (Add-In Card) Topology</a></td><td>update</td><td>12/05/24 01:28 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#B7284C18-44D0-41F4-A8D8-27A0474D0ACC" target="contentwin">High Speed I/O - CSI CPHY - CSI CPHY Main Link Up To 2.0 Gsps Topology</a></td><td>Updated Total insertion loss note to indicate "Cable" instead of "Mcable"</td><td>07/14/25 09:53 PM</td><td>Tran, Tan V</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#B7284C18-44D0-41F4-A8D8-27A0474D0ACC" target="contentwin">High Speed I/O - CSI CPHY - CSI CPHY Main Link Up To 2.0 Gsps Topology</a></td><td>Updated Total insertion loss note to indicate "BO" instead of "BO1"</td><td>07/14/25 09:51 PM</td><td>Tran, Tan V</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#B7284C18-44D0-41F4-A8D8-27A0474D0ACC" target="contentwin">High Speed I/O - CSI CPHY - CSI CPHY Main Link Up To 2.0 Gsps Topology</a></td><td>Updated MS reference plane note to Gnd Ref.</td><td>07/14/25 09:46 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.0</td><td><a href="content.html#B7284C18-44D0-41F4-A8D8-27A0474D0ACC" target="contentwin">High Speed I/O - CSI CPHY - CSI CPHY Main Link Up To 2.0 Gsps Topology</a></td><td>MRTS</td><td>05/22/25 09:11 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#B7284C18-44D0-41F4-A8D8-27A0474D0ACC" target="contentwin">High Speed I/O - CSI CPHY - CSI CPHY Main Link Up To 2.0 Gsps Topology</a></td><td>Moved via to Via section</td><td>03/15/25 01:13 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#B7284C18-44D0-41F4-A8D8-27A0474D0ACC" target="contentwin">High Speed I/O - CSI CPHY - CSI CPHY Main Link Up To 2.0 Gsps Topology</a></td><td>Updated diagram name and Notes</td><td>03/14/25 09:41 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#B7284C18-44D0-41F4-A8D8-27A0474D0ACC" target="contentwin">High Speed I/O - CSI CPHY - CSI CPHY Main Link Up To 2.0 Gsps Topology</a></td><td>Renamed to CSI CPHY Main Link Up To 2.0 Gsps Topology</td><td>05/30/24 04:57 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#B7284C18-44D0-41F4-A8D8-27A0474D0ACC" target="contentwin">High Speed I/O - CSI CPHY - CSI CPHY Main Link Up To 2.0 Gsps Topology</a></td><td>Renamed to CSI CPHY Main Link Up To 2.0 Gbps Topology</td><td>04/24/24 06:52 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.5</td><td><a href="content.html#B8BE5F8A-E091-4003-AA6E-AD428A89E075" target="contentwin">System Memory - DDR5 - SODIMM 1DPC - Signals - Mainstream, Premium Mid Loss (PML), CLK, CH-0/CH-2, Outer</a></td><td>Updated SODIMM 1DPC guidelines</td><td>02/12/25 09:01 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.2</td><td><a href="content.html#B8BE5F8A-E091-4003-AA6E-AD428A89E075" target="contentwin">System Memory - DDR5 - SODIMM 1DPC - Signals - Mainstream, Premium Mid Loss (PML), CLK, CH-0/CH-2, Outer</a></td><td>Change to Mid Loss material</td><td>09/25/24 06:02 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.2</td><td><a href="content.html#B8BE5F8A-E091-4003-AA6E-AD428A89E075" target="contentwin">System Memory - DDR5 - SODIMM 1DPC - Signals - Mainstream, Premium Mid Loss (PML), CLK, CH-0/CH-2, Outer</a></td><td>Updated for NVL-Hx SODIMM 1DPC</td><td>09/24/24 11:36 PM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.2</td><td><a href="content.html#B92C7158-991B-4D04-830D-60835B9B0168" target="contentwin">Electromagnetic Compatibility - EMC Component Selection - Other Component Selection - Components for Type-C Interface</a></td><td>Update of component sfor type-c in EMC guidelines</td><td>09/26/24 05:52 PM</td><td>Paniagua Acuna, Luis Carlos</td></tr><tr><td /><td>0.2</td><td><a href="content.html#B92C7158-991B-4D04-830D-60835B9B0168" target="contentwin">Electromagnetic Compatibility - EMC Component Selection - Other Component Selection - Components for Type-C Interface</a></td><td>New subsection for other component selection for CMC guidelines</td><td>09/26/24 05:44 PM</td><td>Paniagua Acuna, Luis Carlos</td></tr><tr><td /><td>0.2</td><td><a href="content.html#BA00108F-6B54-48FB-966C-0879AA1B2193" target="contentwin">High Speed I/O - Differential Clock (Gen3 and below support)</a></td><td>Renamed to CLK PCIe Gen4 Device Down Clock Topology</td><td>05/10/24 10:05 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.0</td><td><a href="content.html#BA4BA051-E7B1-4FD0-BB92-EA26ACC05AC2" target="contentwin">Low Speed I/O - SMLink - SMLink Topology - Pull-up and Pull-down Strength - SMLink Fast Mode Plus (1 MHz)</a></td><td>Updated topology naming</td><td>06/04/25 02:44 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.7</td><td><a href="content.html#BB1C7DE0-4322-48DA-9418-76BE84060553" target="contentwin">Low Speed I/O - VDD2PWRGOOD</a></td><td>CHange to VDD2PWRGOOD chapter</td><td>04/23/25 04:44 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#BB662058-C321-404C-83E3-C06A459CF757" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen4 Device Down Topology</a></td><td>updating</td><td>07/11/25 05:51 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#BB662058-C321-404C-83E3-C06A459CF757" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen4 Device Down Topology</a></td><td>updating</td><td>07/11/25 05:51 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>1.0</td><td><a href="content.html#BB662058-C321-404C-83E3-C06A459CF757" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen4 Device Down Topology</a></td><td>MRTS</td><td>05/22/25 09:35 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#BB662058-C321-404C-83E3-C06A459CF757" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen4 Device Down Topology</a></td><td>Updated AC cap note</td><td>03/15/25 12:38 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#BB662058-C321-404C-83E3-C06A459CF757" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen4 Device Down Topology</a></td><td>Updated diagram name and moved number of vias to Via section</td><td>03/14/25 04:34 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.4</td><td><a href="content.html#BB662058-C321-404C-83E3-C06A459CF757" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen4 Device Down Topology</a></td><td>Add interleave requirement</td><td>10/17/24 05:50 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#BB662058-C321-404C-83E3-C06A459CF757" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen4 Device Down Topology</a></td><td>Renamed to PCIe Gen4 Device Down Topology</td><td>05/16/24 04:01 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#BB662058-C321-404C-83E3-C06A459CF757" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen4 Device Down Topology</a></td><td>Document moved</td><td>04/24/24 03:58 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.2</td><td><a href="content.html#BB8E579B-E85B-41B8-8DE9-DA5F01AE955F" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Update Notes</td><td>08/29/25 07:53 PM</td><td>Foroughian, Farnaz</td></tr><tr><td>0.6</td><td>1.1</td><td><a href="content.html#BB8E579B-E85B-41B8-8DE9-DA5F01AE955F" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updating category</td><td>07/29/25 05:50 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#BB8E579B-E85B-41B8-8DE9-DA5F01AE955F" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updated Tline Type to include DSL,SL</td><td>03/14/25 11:47 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.5</td><td><a href="content.html#BB8E579B-E85B-41B8-8DE9-DA5F01AE955F" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Update segment length info</td><td>02/14/25 03:36 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.2</td><td><a href="content.html#BB8E579B-E85B-41B8-8DE9-DA5F01AE955F" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updated segment lengths</td><td>08/22/24 08:30 PM</td><td>Law, Raymond R</td></tr><tr><td /><td>0.2</td><td><a href="content.html#BB8E579B-E85B-41B8-8DE9-DA5F01AE955F" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updated segment lengths</td><td>08/22/24 08:30 PM</td><td>Law, Raymond R</td></tr><tr><td /><td>0.2</td><td><a href="content.html#BB8E579B-E85B-41B8-8DE9-DA5F01AE955F" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:50 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#BB8E579B-E85B-41B8-8DE9-DA5F01AE955F" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:50 PM</td><td>Tran, Tan V</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#BBAE2560-A7B1-4BBE-9BEE-1D7E975D2FD3" target="contentwin">High Speed I/O - CPU PCIe Gen5 - PCIe Gen5 M.2 Topology (Operating at Gen4 Data Rate) - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Removed BO note to allow 325um S-Non-ES</td><td>07/14/25 10:36 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#BBAE2560-A7B1-4BBE-9BEE-1D7E975D2FD3" target="contentwin">High Speed I/O - CPU PCIe Gen5 - PCIe Gen5 M.2 Topology (Operating at Gen4 Data Rate) - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updated Tline Type to include DSL</td><td>03/14/25 03:42 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#BBAE2560-A7B1-4BBE-9BEE-1D7E975D2FD3" target="contentwin">High Speed I/O - CPU PCIe Gen5 - PCIe Gen5 M.2 Topology (Operating at Gen4 Data Rate) - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed length to 203um from 175um</td><td>08/09/24 09:43 PM</td><td>Tran, Tan V</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#BCA831C4-74E6-4C45-87E4-7F9AEB00ECE1" target="contentwin">High Speed I/O - Differential Clock (Gen5 support) - (Internal) CLK PCIe5 RefCLK Topology</a></td><td>Updating diagram name</td><td>07/02/25 10:19 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#BCA831C4-74E6-4C45-87E4-7F9AEB00ECE1" target="contentwin">High Speed I/O - Differential Clock (Gen5 support) - (Internal) CLK PCIe5 RefCLK Topology</a></td><td>updating diagram name</td><td>07/02/25 10:18 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#BCA831C4-74E6-4C45-87E4-7F9AEB00ECE1" target="contentwin">High Speed I/O - Differential Clock (Gen5 support) - (Internal) CLK PCIe5 RefCLK Topology</a></td><td>updating diagram name</td><td>07/02/25 10:17 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#BCA831C4-74E6-4C45-87E4-7F9AEB00ECE1" target="contentwin">High Speed I/O - Differential Clock (Gen5 support) - (Internal) CLK PCIe5 RefCLK Topology</a></td><td>Updating Diagram</td><td>07/02/25 10:17 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>1.0</td><td><a href="content.html#BCB10DE0-414B-4399-BBEA-82AF3A7EEB2A" target="contentwin">Low Speed I/O - (Validation) UFS Reference Clock - (Validation) UFS Reference Clock Topology</a></td><td>updated PDG to align with latest changes in NVL-H</td><td>06/04/25 12:50 AM</td><td>Nik Zurin, Nik Mohamed Azeim</td></tr><tr><td /><td>0.6</td><td><a href="content.html#BCB10DE0-414B-4399-BBEA-82AF3A7EEB2A" target="contentwin">Low Speed I/O - (Validation) UFS Reference Clock - (Validation) UFS Reference Clock Topology</a></td><td>updated R1 value to 47ohm</td><td>02/24/25 03:24 AM</td><td>Nik Zurin, Nik Mohamed Azeim</td></tr><tr><td /><td>0.2</td><td><a href="content.html#BCB10DE0-414B-4399-BBEA-82AF3A7EEB2A" target="contentwin">Low Speed I/O - (Validation) UFS Reference Clock - (Validation) UFS Reference Clock Topology</a></td><td>adding validation prefix</td><td>09/25/24 08:58 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#BCD93535-919B-4753-8B21-E4AE7DDCEBA0" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 3-Load Branch (Device Down) with G3 Wired-OR Topology</a></td><td>Update typo on R1. </td><td>07/17/25 07:18 AM</td><td>Yong, Wai Ning</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#BCD93535-919B-4753-8B21-E4AE7DDCEBA0" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 3-Load Branch (Device Down) with G3 Wired-OR Topology</a></td><td>Update topology diagram: update R near flash to R2</td><td>07/10/25 09:36 AM</td><td>Yong, Wai Ning</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#BCD93535-919B-4753-8B21-E4AE7DDCEBA0" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 3-Load Branch (Device Down) with G3 Wired-OR Topology</a></td><td>Add option 2 Flash device recommendation and update EC max frequency to 50MHz. </td><td>07/10/25 09:31 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0</td><td><a href="content.html#BCD93535-919B-4753-8B21-E4AE7DDCEBA0" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 3-Load Branch (Device Down) with G3 Wired-OR Topology</a></td><td>Removed semicolon on "Flash device electrical characteristics recommendation for 50MHz support:"</td><td>06/05/25 02:05 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#BCD93535-919B-4753-8B21-E4AE7DDCEBA0" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 3-Load Branch (Device Down) with G3 Wired-OR Topology</a></td><td>Update name</td><td>06/04/25 12:41 AM</td><td>Rojas Murillo, Kevin</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#BD46CCD8-228A-4318-ADA0-6802016ED3E1" target="contentwin">High Speed I/O - eDP - eDP Auxiliary Main Link Topology - Mainstream, Premium Mid Loss (PML), Tx</a></td><td>Max length not including cable</td><td>07/15/25 05:59 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#BD46CCD8-228A-4318-ADA0-6802016ED3E1" target="contentwin">High Speed I/O - eDP - eDP Auxiliary Main Link Topology - Mainstream, Premium Mid Loss (PML), Tx</a></td><td>Updated Tline Type to include DSL</td><td>03/14/25 06:47 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#BD46CCD8-228A-4318-ADA0-6802016ED3E1" target="contentwin">High Speed I/O - eDP - eDP Auxiliary Main Link Topology - Mainstream, Premium Mid Loss (PML), Tx</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:29 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.0</td><td><a href="content.html#BD8FD2C9-1F1F-43A7-91AC-CC1A3BBC4EE8" target="contentwin">System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), RESET, MISC, All</a></td><td>RESET Tline type updated for SEG B and D</td><td>06/09/25 06:32 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#BD8FD2C9-1F1F-43A7-91AC-CC1A3BBC4EE8" target="contentwin">System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), RESET, MISC, All</a></td><td>Segment length updated</td><td>03/13/25 04:58 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#BD8FD2C9-1F1F-43A7-91AC-CC1A3BBC4EE8" target="contentwin">System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), RESET, MISC, All</a></td><td>Category Update</td><td>03/13/25 02:39 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#BD8FD2C9-1F1F-43A7-91AC-CC1A3BBC4EE8" target="contentwin">System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), RESET, MISC, All</a></td><td>Stackup Material Update</td><td>03/10/25 12:16 PM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#BD8FD2C9-1F1F-43A7-91AC-CC1A3BBC4EE8" target="contentwin">System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), RESET, MISC, All</a></td><td>Deleted RCOMP</td><td>12/12/24 02:58 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.4</td><td><a href="content.html#BD8FD2C9-1F1F-43A7-91AC-CC1A3BBC4EE8" target="contentwin">System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), RESET, MISC, All</a></td><td>typo error</td><td>10/14/24 01:15 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#BD8FD2C9-1F1F-43A7-91AC-CC1A3BBC4EE8" target="contentwin">System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), RESET, MISC, All</a></td><td>Updated to follow standard signals trace width</td><td>09/11/24 01:44 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#BD8FD2C9-1F1F-43A7-91AC-CC1A3BBC4EE8" target="contentwin">System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), RESET, MISC, All</a></td><td>Update RCOMP spec</td><td>09/04/24 06:16 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.7</td><td><a href="content.html#BEF53FAF-4DDA-4769-84DA-2C068F8B04D2" target="contentwin">High Speed I/O - PCH USB3.2 Gen1 - USB3.2 Gen1x1 Type-A Internal Cable with Daughter Card Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Adding SL as TLine Type</td><td>05/03/25 04:37 AM</td><td>Jimenez Arias, Jean</td></tr><tr><td /><td>0.2</td><td><a href="content.html#BEF53FAF-4DDA-4769-84DA-2C068F8B04D2" target="contentwin">High Speed I/O - PCH USB3.2 Gen1 - USB3.2 Gen1x1 Type-A Internal Cable with Daughter Card Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed to Premium Mid Loss (PML)</td><td>04/27/24 06:31 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.7</td><td><a href="content.html#BF7D65F2-8FC9-4132-9CCC-4F4F64A66156" target="contentwin">Electromagnetic Compatibility - HSIO RFI Mitigation - eUSB2V2 (Internal Validation)</a></td><td>Copied section from NVL-H 0.7. Included eUSB2V2.</td><td>04/28/25 10:08 PM</td><td>Paniagua Acuna, Luis Carlos</td></tr><tr><td /><td>0.2</td><td><a href="content.html#BFBE35CE-8484-4C01-BE30-B18CA3D6BA84" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Adding LPCAMM2 Section from PTL U/H 1.9 PDG</td><td>09/25/24 03:17 PM</td><td>Jimenez Arias, Jean</td></tr><tr><td /><td>0.2</td><td><a href="content.html#BFBE35CE-8484-4C01-BE30-B18CA3D6BA84" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Adding LPCAMM2 Section from PTL U/H 1.9 PDG</td><td>09/25/24 03:17 PM</td><td>Jimenez Arias, Jean</td></tr><tr><td /><td>0.2</td><td><a href="content.html#BFBE35CE-8484-4C01-BE30-B18CA3D6BA84" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Adding LPCAMM2 Section from PTL U/H 1.9 PDG</td><td>09/25/24 03:17 PM</td><td>Jimenez Arias, Jean</td></tr><tr><td /><td>0.2</td><td><a href="content.html#BFBE35CE-8484-4C01-BE30-B18CA3D6BA84" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Adding LPCAMM2 Section from PTL U/H 1.9 PDG</td><td>09/25/24 03:17 PM</td><td>Jimenez Arias, Jean</td></tr><tr><td /><td>0.2</td><td><a href="content.html#BFBE35CE-8484-4C01-BE30-B18CA3D6BA84" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Adding LPCAMM2 Section from PTL U/H 1.9 PDG</td><td>09/25/24 03:17 PM</td><td>Jimenez Arias, Jean</td></tr><tr><td /><td>0.2</td><td><a href="content.html#BFBE35CE-8484-4C01-BE30-B18CA3D6BA84" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Adding LPCAMM2 Section from PTL U/H 1.9 PDG</td><td>09/25/24 03:17 PM</td><td>Jimenez Arias, Jean</td></tr><tr><td /><td>0.2</td><td><a href="content.html#BFBE35CE-8484-4C01-BE30-B18CA3D6BA84" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Adding LPCAMM2 Section from PTL U/H 1.9 PDG</td><td>09/25/24 03:17 PM</td><td>Jimenez Arias, Jean</td></tr><tr><td /><td>0.2</td><td><a href="content.html#BFBE35CE-8484-4C01-BE30-B18CA3D6BA84" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Adding LPCAMM2 Section from PTL U/H 1.9 PDG</td><td>09/25/24 03:17 PM</td><td>Jimenez Arias, Jean</td></tr><tr><td /><td>0.2</td><td><a href="content.html#BFBE35CE-8484-4C01-BE30-B18CA3D6BA84" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Adding Name to copy from PTL-H/U 1.6 PDG</td><td>09/25/24 03:05 PM</td><td>Jimenez Arias, Jean</td></tr><tr><td /><td>0.2</td><td><a href="content.html#BFBE35CE-8484-4C01-BE30-B18CA3D6BA84" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Adding Name to copy from PTL-H/U 1.6 PDG</td><td>09/25/24 03:05 PM</td><td>Jimenez Arias, Jean</td></tr><tr><td /><td>0.2</td><td><a href="content.html#BFBE35CE-8484-4C01-BE30-B18CA3D6BA84" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Adding Name to copy from PTL-H/U 1.6 PDG</td><td>09/25/24 03:05 PM</td><td>Jimenez Arias, Jean</td></tr><tr><td /><td>0.2</td><td><a href="content.html#BFBE35CE-8484-4C01-BE30-B18CA3D6BA84" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Adding Name to copy from PTL-H/U 1.6 PDG</td><td>09/25/24 03:05 PM</td><td>Jimenez Arias, Jean</td></tr><tr><td /><td>0.2</td><td><a href="content.html#BFBE35CE-8484-4C01-BE30-B18CA3D6BA84" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Adding Name to copy from PTL-H/U 1.6 PDG</td><td>09/25/24 03:05 PM</td><td>Jimenez Arias, Jean</td></tr><tr><td /><td>0.2</td><td><a href="content.html#BFBE35CE-8484-4C01-BE30-B18CA3D6BA84" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Adding Name to copy from PTL-H/U 1.6 PDG</td><td>09/25/24 03:05 PM</td><td>Jimenez Arias, Jean</td></tr><tr><td /><td>0.2</td><td><a href="content.html#BFBE35CE-8484-4C01-BE30-B18CA3D6BA84" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Adding Name to copy from PTL-H/U 1.6 PDG</td><td>09/25/24 03:05 PM</td><td>Jimenez Arias, Jean</td></tr><tr><td /><td>0.2</td><td><a href="content.html#BFBE35CE-8484-4C01-BE30-B18CA3D6BA84" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Adding Name to copy from PTL-H/U 1.6 PDG</td><td>09/25/24 03:05 PM</td><td>Jimenez Arias, Jean</td></tr><tr><td /><td>0.6</td><td><a href="content.html#BFCA26ED-DD88-48A7-9F2C-BFEAC3DB254A" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer with Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Post-Channel</a></td><td>Updated Tline Type to have MS only</td><td>03/14/25 10:47 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#BFCA26ED-DD88-48A7-9F2C-BFEAC3DB254A" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer with Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Post-Channel</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:42 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#BFF9D79A-30C5-463E-93CF-D6B5C3C6FEBA" target="contentwin">Low Speed I/O - SVID - SVID 2-Load (Device Down) Topology - Segment Lengths</a></td><td>Add M2 length</td><td>09/27/24 06:32 PM</td><td>Ke, Mengkun</td></tr><tr><td /><td>1.0</td><td><a href="content.html#C03A57A0-8DE4-45B2-98E0-17F355A79EE7" target="contentwin">Low Speed I/O - eSPI - eSPI 2-Load Daisy Chain (Device Down) Topology - Segment Lengths</a></td><td>Updated min length total notes</td><td>06/04/25 05:38 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#C1AB3494-D7FC-4295-AD03-527BC6209D7A" target="contentwin">Low Speed I/O - SMLink - SMLink Topology</a></td><td>Updated extended length notes and removed SMBUS notes</td><td>06/04/25 02:42 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#C2038EC6-488F-43F7-BFDF-D5F66A9D93E9" target="contentwin">High Speed I/O - CSI DPHY - CSI DPHY Main Link Up To 1.5 Gbps Topology</a></td><td>Updated Total insertion loss note to indicate "Cable" instead of "Mcable</td><td>07/14/25 10:07 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.0</td><td><a href="content.html#C2038EC6-488F-43F7-BFDF-D5F66A9D93E9" target="contentwin">High Speed I/O - CSI DPHY - CSI DPHY Main Link Up To 1.5 Gbps Topology</a></td><td>MRTS</td><td>05/22/25 09:14 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#C2038EC6-488F-43F7-BFDF-D5F66A9D93E9" target="contentwin">High Speed I/O - CSI DPHY - CSI DPHY Main Link Up To 1.5 Gbps Topology</a></td><td>update name</td><td>03/14/25 10:55 PM</td><td>Nguyen, Kevin H</td></tr><tr><td /><td>0.2</td><td><a href="content.html#C2038EC6-488F-43F7-BFDF-D5F66A9D93E9" target="contentwin">High Speed I/O - CSI DPHY - CSI DPHY Main Link Up To 1.5 Gbps Topology</a></td><td>Renamed to CSI DPHY Main Link Up To 1.5 Gbps Topology</td><td>04/24/24 06:54 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#C2397E02-BCC8-4234-8BD4-F207BE2622AE" target="contentwin">Electromagnetic Compatibility - EMC Component Selection - CMC Placement Guideline for USB3 Interface</a></td><td>changing &amp; to and</td><td>03/05/25 05:13 PM</td><td>Paniagua Acuna, Luis Carlos</td></tr><tr><td /><td>1.0</td><td><a href="content.html#C26E6B9F-145F-44FF-99A7-B499653FEA6E" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-4 - Signals - Mainstream, Premium Mid Loss (PML), RESET, MISC, All</a></td><td>Tline type update</td><td>06/06/25 10:19 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>1.0</td><td><a href="content.html#C26E6B9F-145F-44FF-99A7-B499653FEA6E" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-4 - Signals - Mainstream, Premium Mid Loss (PML), RESET, MISC, All</a></td><td>RESET segmentation updated with length</td><td>06/06/25 07:17 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>1.0</td><td><a href="content.html#C26E6B9F-145F-44FF-99A7-B499653FEA6E" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-4 - Signals - Mainstream, Premium Mid Loss (PML), RESET, MISC, All</a></td><td>Channel updated to MISC</td><td>06/06/25 05:14 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>1.0</td><td><a href="content.html#C26E6B9F-145F-44FF-99A7-B499653FEA6E" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-4 - Signals - Mainstream, Premium Mid Loss (PML), RESET, MISC, All</a></td><td>Channel update</td><td>06/06/25 04:55 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>1.0</td><td><a href="content.html#C29001BC-3A71-453A-8945-5E978D3D486B" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 1 to 3-Load Branch (Device Down) MAF Topology</a></td><td>Updated SPI0 Flash 100MHz and 76.8MHz 2 Load Branch (Device Down) MAF with Flash and TPM Topology Diagram for better view</td><td>06/06/25 01:02 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#C29001BC-3A71-453A-8945-5E978D3D486B" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 1 to 3-Load Branch (Device Down) MAF Topology</a></td><td>Added MRTS for MAF 1-3 load topologies (76.8 and 100 MHz)</td><td>06/03/25 08:22 PM</td><td>Castillo Sequeira, Alejandro</td></tr><tr><td /><td>0.7</td><td><a href="content.html#C29001BC-3A71-453A-8945-5E978D3D486B" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 1 to 3-Load Branch (Device Down) MAF Topology</a></td><td>Renamed</td><td>04/25/25 06:02 PM</td><td>Rojas Murillo, Kevin</td></tr><tr><td /><td>1.0</td><td><a href="content.html#C399325A-2906-413E-812B-9FE457136FF0" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Type-C Flex or Internal Cable Topology</a></td><td>MRTS</td><td>05/22/25 08:28 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#C399325A-2906-413E-812B-9FE457136FF0" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Type-C Flex or Internal Cable Topology</a></td><td>Moved min length to length section</td><td>03/15/25 01:06 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#C399325A-2906-413E-812B-9FE457136FF0" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Type-C Flex or Internal Cable Topology</a></td><td>Update diagram name. move via count to via table. remove length matching info in topology</td><td>03/14/25 02:55 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.6</td><td><a href="content.html#C399325A-2906-413E-812B-9FE457136FF0" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Type-C Flex or Internal Cable Topology</a></td><td>Added CMC and ESD note</td><td>02/25/25 02:45 AM</td><td>Vargas, Marcos</td></tr><tr><td /><td>0.7</td><td><a href="content.html#C4A4E9AE-1457-4D4F-8DDA-E7F20E409B01" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDDQ LPDDR5x MEMORY DOWN (Type3 PCB)</a></td><td>update title</td><td>05/05/25 04:34 PM</td><td>Chen, Chi-te</td></tr><tr><td /><td>0.7</td><td><a href="content.html#C4A4E9AE-1457-4D4F-8DDA-E7F20E409B01" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDDQ LPDDR5x MEMORY DOWN (Type3 PCB)</a></td><td>Fix title</td><td>05/05/25 04:10 PM</td><td>Chen, Chi-te</td></tr><tr><td /><td>0.2</td><td><a href="content.html#C4B7A7D1-482B-470E-9DCB-0BB48817F5D3" target="contentwin">High Speed I/O - CSI DPHY - CSI DPHY Main Link Up To 1.5 Gbps Topology - Mainstream, Premium Mid Loss (PML), Rx</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 10:27 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.2</td><td><a href="content.html#C5649675-823E-4CFE-91D8-3D9607E7324E" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-C Port with Power Switch BC1.2/ Charger Module/ MUX Topology</a></td><td>Update Note</td><td>08/29/25 08:23 PM</td><td>Foroughian, Farnaz</td></tr><tr><td /><td>1.0</td><td><a href="content.html#C5649675-823E-4CFE-91D8-3D9607E7324E" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-C Port with Power Switch BC1.2/ Charger Module/ MUX Topology</a></td><td>MRTS</td><td>05/22/25 04:52 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#C5649675-823E-4CFE-91D8-3D9607E7324E" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-C Port with Power Switch BC1.2/ Charger Module/ MUX Topology</a></td><td>Updated diagram name and added CMC,ESD notes</td><td>03/15/25 12:01 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#C5649675-823E-4CFE-91D8-3D9607E7324E" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-C Port with Power Switch BC1.2/ Charger Module/ MUX Topology</a></td><td>Update diagram name. move via count to via table. remove length matching info in topology</td><td>03/14/25 02:47 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.5</td><td><a href="content.html#C5649675-823E-4CFE-91D8-3D9607E7324E" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-C Port with Power Switch BC1.2/ Charger Module/ MUX Topology</a></td><td>Add eUSB2 MUX topology</td><td>02/14/25 08:49 PM</td><td>Foroughian, Farnaz</td></tr><tr><td /><td>1.0</td><td><a href="content.html#C5C352D0-67A2-4194-972C-B2AC8AC55ECF" target="contentwin">Power Integrity - Memory Device Decoupling - LPDDR5/x Device Decoupling - Memory Down Decoupling Config: 4X32</a></td><td>updates Description &amp; notes</td><td>06/03/25 05:36 PM</td><td>Kamisetty, Kirankumar</td></tr><tr><td /><td>1.0</td><td><a href="content.html#C5C352D0-67A2-4194-972C-B2AC8AC55ECF" target="contentwin">Power Integrity - Memory Device Decoupling - LPDDR5/x Device Decoupling - Memory Down Decoupling Config: 4X32</a></td><td>Removed Type-3 Memory down guidence</td><td>06/03/25 05:29 PM</td><td>Kamisetty, Kirankumar</td></tr><tr><td /><td>0.7</td><td><a href="content.html#C5C352D0-67A2-4194-972C-B2AC8AC55ECF" target="contentwin">Power Integrity - Memory Device Decoupling - LPDDR5/x Device Decoupling - Memory Down Decoupling Config: 4X32</a></td><td>connection diagrams updated</td><td>05/05/25 02:13 PM</td><td>Pavithra</td></tr><tr><td /><td>0.5</td><td><a href="content.html#C6299938-0E05-4B7C-A506-FC45362CF07B" target="contentwin">Low Speed I/O - HDA - [For Internal Validation] HDA 1-Load (Add-In Card) Topology - Segment Lengths</a></td><td>Update segment length for HDA internal topology</td><td>02/14/25 03:22 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.5</td><td><a href="content.html#C6299938-0E05-4B7C-A506-FC45362CF07B" target="contentwin">Low Speed I/O - HDA - [For Internal Validation] HDA 1-Load (Add-In Card) Topology - Segment Lengths</a></td><td>update</td><td>12/05/24 09:49 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#C6299938-0E05-4B7C-A506-FC45362CF07B" target="contentwin">Low Speed I/O - HDA - [For Internal Validation] HDA 1-Load (Add-In Card) Topology - Segment Lengths</a></td><td>UPDATE</td><td>12/05/24 02:23 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>1.0</td><td><a href="content.html#C7165DE4-CF5D-4A5A-845D-289009C69A3E" target="contentwin">Low Speed I/O - I2S - I2S MCLK: 1-Load (Add-In Card) Topology</a></td><td>Removed min length notes</td><td>06/06/25 08:34 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.7</td><td><a href="content.html#C7165DE4-CF5D-4A5A-845D-289009C69A3E" target="contentwin">Low Speed I/O - I2S - I2S MCLK: 1-Load (Add-In Card) Topology</a></td><td>Updated tolerance symbol of resistor recommendations</td><td>04/25/25 09:48 AM</td><td>Nor Adil, Azhad Hariz</td></tr><tr><td /><td>0.6</td><td><a href="content.html#C7165DE4-CF5D-4A5A-845D-289009C69A3E" target="contentwin">Low Speed I/O - I2S - I2S MCLK: 1-Load (Add-In Card) Topology</a></td><td>Rename title</td><td>03/14/25 08:31 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#C75AB88B-EF01-4651-9AF1-63F6E948A498" target="contentwin">High Speed I/O - Differential Clock (PCH-CPU Support)</a></td><td>Updating section name and mismatch info</td><td>01/22/25 06:13 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>1.0</td><td><a href="content.html#C75D0F24-9623-4E39-89D5-C8A510ED2CFE" target="contentwin">High Speed I/O - TCP TBT5</a></td><td>Added DSL routing notes</td><td>06/04/25 06:46 PM</td><td>Ke, Mengkun</td></tr><tr><td /><td>0.2</td><td><a href="content.html#C75D0F24-9623-4E39-89D5-C8A510ED2CFE" target="contentwin">High Speed I/O - TCP TBT5</a></td><td>Renamed to TCP TBT5</td><td>05/13/24 08:51 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#C75D0F24-9623-4E39-89D5-C8A510ED2CFE" target="contentwin">High Speed I/O - TCP TBT5</a></td><td>Changed to TCP TBT5+DP</td><td>04/27/24 01:16 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#C75D0F24-9623-4E39-89D5-C8A510ED2CFE" target="contentwin">High Speed I/O - TCP TBT5</a></td><td>Renamed to TCSS TBT5+DP</td><td>04/26/24 06:14 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#C75D0F24-9623-4E39-89D5-C8A510ED2CFE" target="contentwin">High Speed I/O - TCP TBT5</a></td><td>Renamed to TBT5</td><td>04/24/24 05:04 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.7</td><td><a href="content.html#C7657756-D712-438A-873E-930DB610B537" target="contentwin">Low Speed I/O - UART</a></td><td>Updated section naming</td><td>03/27/25 03:16 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.7</td><td><a href="content.html#C7DBABFB-39D1-4613-9F46-55EF1AE8436A" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD2 DDR5</a></td><td>NC</td><td>05/02/25 12:29 AM</td><td>Kamisetty, Kirankumar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#C7DBABFB-39D1-4613-9F46-55EF1AE8436A" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD2 DDR5</a></td><td>asdf</td><td>09/27/24 05:55 PM</td><td>Kamisetty, Kirankumar</td></tr><tr><td /><td>1.0</td><td><a href="content.html#C83E3A23-35B2-421A-A2BE-8AD92E06F6B0" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 2-Load Dumbbell Topology</a></td><td>Added MRTS</td><td>06/09/25 04:47 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.7</td><td><a href="content.html#C83E3A23-35B2-421A-A2BE-8AD92E06F6B0" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 2-Load Dumbbell Topology</a></td><td>Corrected notes formating</td><td>03/19/25 05:56 PM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>0.6</td><td><a href="content.html#C83E3A23-35B2-421A-A2BE-8AD92E06F6B0" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 2-Load Dumbbell Topology</a></td><td>Added diagram on topology naming</td><td>03/10/25 06:43 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#C83E3A23-35B2-421A-A2BE-8AD92E06F6B0" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 2-Load Dumbbell Topology</a></td><td>Updated topology diagram and R1, R2 notes</td><td>01/21/25 02:29 PM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.6</td><td><a href="content.html#C94E9210-0387-484B-AFC4-11A39B67BAAA" target="contentwin">System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), CA, CH-0/CH-2, Outer</a></td><td>Segment updated</td><td>03/14/25 05:22 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#C94E9210-0387-484B-AFC4-11A39B67BAAA" target="contentwin">System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), CA, CH-0/CH-2, Outer</a></td><td>Segment length updated</td><td>03/13/25 05:28 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#C94E9210-0387-484B-AFC4-11A39B67BAAA" target="contentwin">System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), CA, CH-0/CH-2, Outer</a></td><td>Segment length updated</td><td>03/13/25 05:28 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#C94E9210-0387-484B-AFC4-11A39B67BAAA" target="contentwin">System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), CA, CH-0/CH-2, Outer</a></td><td>Segment length updated</td><td>03/13/25 05:27 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#C94E9210-0387-484B-AFC4-11A39B67BAAA" target="contentwin">System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), CA, CH-0/CH-2, Outer</a></td><td>Category Update</td><td>03/13/25 02:36 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#C94E9210-0387-484B-AFC4-11A39B67BAAA" target="contentwin">System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), CA, CH-0/CH-2, Outer</a></td><td>Stackup Material Update</td><td>03/10/25 11:42 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#C94E9210-0387-484B-AFC4-11A39B67BAAA" target="contentwin">System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), CA, CH-0/CH-2, Outer</a></td><td>Change to Mid Loss material</td><td>09/25/24 05:47 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.2</td><td><a href="content.html#C94E9210-0387-484B-AFC4-11A39B67BAAA" target="contentwin">System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), CA, CH-0/CH-2, Outer</a></td><td>Updated for NVL-Hx SODIMM 2DPC</td><td>09/25/24 05:40 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>1.2</td><td><a href="content.html#C9B1BF1C-3AC3-4FE9-ADA4-C483E0E38497" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A with Power Switch / BC1.2 Charger Module / MUX Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Update Note</td><td>08/29/25 07:56 PM</td><td>Foroughian, Farnaz</td></tr><tr><td>0.6</td><td>1.1</td><td><a href="content.html#C9B1BF1C-3AC3-4FE9-ADA4-C483E0E38497" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A with Power Switch / BC1.2 Charger Module / MUX Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updating category</td><td>07/29/25 05:51 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#C9B1BF1C-3AC3-4FE9-ADA4-C483E0E38497" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A with Power Switch / BC1.2 Charger Module / MUX Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updated Tline Type to include DSL,SL</td><td>03/14/25 11:49 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.5</td><td><a href="content.html#C9B1BF1C-3AC3-4FE9-ADA4-C483E0E38497" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A with Power Switch / BC1.2 Charger Module / MUX Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Length Change</td><td>02/14/25 06:43 PM</td><td>Foroughian, Farnaz</td></tr><tr><td /><td>0.5</td><td><a href="content.html#C9B1BF1C-3AC3-4FE9-ADA4-C483E0E38497" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A with Power Switch / BC1.2 Charger Module / MUX Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Add eUSB2 MUX topology</td><td>02/14/25 03:29 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0</td><td><a href="content.html#C9B95C22-93EC-4E93-91FC-C3DD47AF9082" target="contentwin">Low Speed I/O - I3C - I3C 1-Load 10MHz (Device Down) Topology</a></td><td>Added MRTS</td><td>06/09/25 04:40 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#C9B95C22-93EC-4E93-91FC-C3DD47AF9082" target="contentwin">Low Speed I/O - I3C - I3C 1-Load 10MHz (Device Down) Topology</a></td><td>Updated signal netname</td><td>06/04/25 08:44 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#C9B95C22-93EC-4E93-91FC-C3DD47AF9082" target="contentwin">Low Speed I/O - I3C - I3C 1-Load 10MHz (Device Down) Topology</a></td><td>Updated data-data spacing</td><td>02/14/25 11:11 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>0.2</td><td><a href="content.html#C9B95C22-93EC-4E93-91FC-C3DD47AF9082" target="contentwin">Low Speed I/O - I3C - I3C 1-Load 10MHz (Device Down) Topology</a></td><td>Minor</td><td>09/20/24 10:42 PM</td><td>Ke, Mengkun</td></tr><tr><td /><td>0.2</td><td><a href="content.html#CA78A97C-6BC5-48E7-9A58-739F6D513295" target="contentwin">High Speed I/O - TCP USB3.2</a></td><td>Removed Reference plane notes.  Added in General Notes section at IO level.</td><td>05/08/24 09:00 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#CA78A97C-6BC5-48E7-9A58-739F6D513295" target="contentwin">High Speed I/O - TCP USB3.2</a></td><td>Renamed to TCP USB3.2 Gen1 Main Link Topology</td><td>04/27/24 06:04 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#CA78A97C-6BC5-48E7-9A58-739F6D513295" target="contentwin">High Speed I/O - TCP USB3.2</a></td><td>Renamed to TCSS USB3.2 Gen1 Type-A Main Link Topology</td><td>04/25/24 05:34 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#CA78A97C-6BC5-48E7-9A58-739F6D513295" target="contentwin">High Speed I/O - TCP USB3.2</a></td><td>Renamed to TCSS USB3.2 Gen1 Type-A Main Link Topology</td><td>04/25/24 05:34 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#CA78A97C-6BC5-48E7-9A58-739F6D513295" target="contentwin">High Speed I/O - TCP USB3.2</a></td><td>Renamed to TCSS USB3.2 Gen1 Type-A Main Link Topology</td><td>04/25/24 05:34 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#CA78A97C-6BC5-48E7-9A58-739F6D513295" target="contentwin">High Speed I/O - TCP USB3.2</a></td><td>Renamed to TCSS USB3.2 Type-A Main Link Topology</td><td>04/24/24 05:54 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#CA78A97C-6BC5-48E7-9A58-739F6D513295" target="contentwin">High Speed I/O - TCP USB3.2</a></td><td>Renamed to TCSS USB3.2 Type-A Main Link Topology</td><td>04/24/24 05:54 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#CA78A97C-6BC5-48E7-9A58-739F6D513295" target="contentwin">High Speed I/O - TCP USB3.2</a></td><td>Renamed to TCSS USB3.2 Type-A Main Link Topology</td><td>04/24/24 05:54 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#CA8A0228-398D-4E10-9A70-FDD3839B6004" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory RFI Mitigation Consideration</a></td><td>removing "please"</td><td>03/05/25 05:17 PM</td><td>Paniagua Acuna, Luis Carlos</td></tr><tr><td /><td>1.0</td><td><a href="content.html#CAC8DB60-B615-402E-9FA3-595E6897D03D" target="contentwin">Low Speed I/O - SMLink</a></td><td>Updated chapter naming</td><td>06/06/25 12:41 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.7</td><td><a href="content.html#CAC8DB60-B615-402E-9FA3-595E6897D03D" target="contentwin">Low Speed I/O - SMLink</a></td><td>Updated section naming</td><td>03/27/25 02:11 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#CB1695AF-27AD-4E39-B22B-B9EB562F7E2A" target="contentwin">Low Speed I/O - HDA - HDA 1-Load (Device Down) Topology - Segment Lengths</a></td><td>Update length to 367.7 </td><td>02/14/25 03:13 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.5</td><td><a href="content.html#CB1695AF-27AD-4E39-B22B-B9EB562F7E2A" target="contentwin">Low Speed I/O - HDA - HDA 1-Load (Device Down) Topology - Segment Lengths</a></td><td>update segment</td><td>12/05/24 02:21 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#CB1695AF-27AD-4E39-B22B-B9EB562F7E2A" target="contentwin">Low Speed I/O - HDA - HDA 1-Load (Device Down) Topology - Segment Lengths</a></td><td>update</td><td>12/05/24 01:41 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#CB95EB66-88A8-4504-A376-5B3851E5FA9B" target="contentwin">High Speed I/O - TCP USB3.2 - (Internal) TCP USB3.2 Gen2x1 Type-A Redriver M.2 Modular Topology</a></td><td>updating</td><td>07/15/25 08:11 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#CB95EB66-88A8-4504-A376-5B3851E5FA9B" target="contentwin">High Speed I/O - TCP USB3.2 - (Internal) TCP USB3.2 Gen2x1 Type-A Redriver M.2 Modular Topology</a></td><td>updating lengths</td><td>07/15/25 07:38 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#CB95EB66-88A8-4504-A376-5B3851E5FA9B" target="contentwin">High Speed I/O - TCP USB3.2 - (Internal) TCP USB3.2 Gen2x1 Type-A Redriver M.2 Modular Topology</a></td><td>Updating</td><td>07/15/25 06:30 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#CB95EB66-88A8-4504-A376-5B3851E5FA9B" target="contentwin">High Speed I/O - TCP USB3.2 - (Internal) TCP USB3.2 Gen2x1 Type-A Redriver M.2 Modular Topology</a></td><td>Renamed to (Placeholder) TCP USB3.2 Gen2x1 Type-A Redriver M.2 Modular Topology</td><td>03/28/25 03:43 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.5</td><td><a href="content.html#CBBB7731-8B5E-4675-B5ED-2B978DC164C8" target="contentwin">Electromagnetic Compatibility - NPU and GPU Power Planes RFI Design Guidelines - RF Decoupling Capacitors on NPU and GPU Power Planes</a></td><td>removing &amp;</td><td>02/14/25 08:01 PM</td><td>Paniagua Acuna, Luis Carlos</td></tr><tr><td /><td>0.5</td><td><a href="content.html#CBBB7731-8B5E-4675-B5ED-2B978DC164C8" target="contentwin">Electromagnetic Compatibility - NPU and GPU Power Planes RFI Design Guidelines - RF Decoupling Capacitors on NPU and GPU Power Planes</a></td><td>Adding "power plane" to reflect the goal of the RFI mitigation guideline</td><td>02/14/25 06:00 PM</td><td>Paniagua Acuna, Luis Carlos</td></tr><tr><td /><td>0.5</td><td><a href="content.html#CBBB7731-8B5E-4675-B5ED-2B978DC164C8" target="contentwin">Electromagnetic Compatibility - NPU and GPU Power Planes RFI Design Guidelines - RF Decoupling Capacitors on NPU and GPU Power Planes</a></td><td>minor grammar change</td><td>02/11/25 03:10 PM</td><td>Paniagua Acuna, Luis Carlos</td></tr><tr><td /><td>0.5</td><td><a href="content.html#CBBB7731-8B5E-4675-B5ED-2B978DC164C8" target="contentwin">Electromagnetic Compatibility - NPU and GPU Power Planes RFI Design Guidelines - RF Decoupling Capacitors on NPU and GPU Power Planes</a></td><td>updating minor table format</td><td>02/11/25 03:02 PM</td><td>Paniagua Acuna, Luis Carlos</td></tr><tr><td /><td>0.5</td><td><a href="content.html#CBBB7731-8B5E-4675-B5ED-2B978DC164C8" target="contentwin">Electromagnetic Compatibility - NPU and GPU Power Planes RFI Design Guidelines - RF Decoupling Capacitors on NPU and GPU Power Planes</a></td><td>Adding content for new NPU and GPU RFI recommendations section</td><td>02/11/25 02:50 PM</td><td>Paniagua Acuna, Luis Carlos</td></tr><tr><td>0.6</td><td>1.1</td><td><a href="content.html#CC2E0D20-C698-406A-A1D1-22B81F16C4C9" target="contentwin">High Speed I/O - CPU USB3.2 Gen1 - USB3.2 Gen1x1 Type-A M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updating Category to Mainstream from None.</td><td>07/29/25 07:31 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#CC2E0D20-C698-406A-A1D1-22B81F16C4C9" target="contentwin">High Speed I/O - CPU USB3.2 Gen1 - USB3.2 Gen1x1 Type-A M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Adding DSL as TLine Type</td><td>05/03/25 04:33 AM</td><td>Jimenez Arias, Jean</td></tr><tr><td /><td>0.2</td><td><a href="content.html#CC2E0D20-C698-406A-A1D1-22B81F16C4C9" target="contentwin">High Speed I/O - CPU USB3.2 Gen1 - USB3.2 Gen1x1 Type-A M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:52 PM</td><td>Tran, Tan V</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#CC7D99A7-16DB-48A1-8A66-3D38D9B74B78" target="contentwin">High Speed I/O - Differential Clock (Gen5 support) - CLK PCIe Gen5 Add-in Card Clock Topology - Mainstream, Premium Mid Loss (PML), Tx</a></td><td>segment tline</td><td>07/03/25 06:04 PM</td><td>Chowdhury, Brinta</td></tr><tr><td /><td>0.7</td><td><a href="content.html#CC7D99A7-16DB-48A1-8A66-3D38D9B74B78" target="contentwin">High Speed I/O - Differential Clock (Gen5 support) - CLK PCIe Gen5 Add-in Card Clock Topology - Mainstream, Premium Mid Loss (PML), Tx</a></td><td>Updating lengths</td><td>03/24/25 05:18 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.5</td><td><a href="content.html#CC7D99A7-16DB-48A1-8A66-3D38D9B74B78" target="contentwin">High Speed I/O - Differential Clock (Gen5 support) - CLK PCIe Gen5 Add-in Card Clock Topology - Mainstream, Premium Mid Loss (PML), Tx</a></td><td>Updating min length requirement.</td><td>02/14/25 07:42 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#CD77AF82-35DD-4652-AA2F-6F7B8B51A6EC" target="contentwin">High Speed I/O - Differential Clock (PCH-CPU Support) - (Internal) DMI RefCLK Topology - Mainstream, Premium Mid Loss (PML), Rx</a></td><td>Updating Lengths</td><td>07/02/25 10:25 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>1.0</td><td><a href="content.html#CD8DBB20-A12E-45D8-B55C-D1A4493F45BB" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 3 to 4-Load Dumbbell Topology</a></td><td>Added MRTS</td><td>06/09/25 04:50 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.7</td><td><a href="content.html#CD8DBB20-A12E-45D8-B55C-D1A4493F45BB" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 3 to 4-Load Dumbbell Topology</a></td><td>Corrected notes formating</td><td>03/19/25 06:01 PM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>0.5</td><td><a href="content.html#CD8DBB20-A12E-45D8-B55C-D1A4493F45BB" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 3 to 4-Load Dumbbell Topology</a></td><td>Splitting topology for better illustration</td><td>01/21/25 02:35 PM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#CDB35A0C-C599-4F56-88E8-2A6F96ABE7E7" target="contentwin">Low Speed I/O - I3C - I3C 1-Island (Device Down) Topology</a></td><td>Added MRTS</td><td>06/09/25 04:39 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#CDB35A0C-C599-4F56-88E8-2A6F96ABE7E7" target="contentwin">Low Speed I/O - I3C - I3C 1-Island (Device Down) Topology</a></td><td>Updated signal netname</td><td>06/04/25 08:43 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.7</td><td><a href="content.html#CDB35A0C-C599-4F56-88E8-2A6F96ABE7E7" target="contentwin">Low Speed I/O - I3C - I3C 1-Island (Device Down) Topology</a></td><td>Updated R1</td><td>03/19/25 06:17 PM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>0.6</td><td><a href="content.html#CDB35A0C-C599-4F56-88E8-2A6F96ABE7E7" target="contentwin">Low Speed I/O - I3C - I3C 1-Island (Device Down) Topology</a></td><td>Added CPU drive strength notes</td><td>03/10/25 06:55 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#CDB35A0C-C599-4F56-88E8-2A6F96ABE7E7" target="contentwin">Low Speed I/O - I3C - I3C 1-Island (Device Down) Topology</a></td><td>Updated topology diagram and Notes</td><td>02/14/25 11:06 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>1.0</td><td><a href="content.html#CDF542D2-586C-49CE-80C5-B7E0D3C63E36" target="contentwin">High Speed I/O - PCH USB3.2 Gen1 - USB3.2 Gen1x1 Type-A M.2 Topology</a></td><td>MRTS</td><td>05/22/25 10:19 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#CDF542D2-586C-49CE-80C5-B7E0D3C63E36" target="contentwin">High Speed I/O - PCH USB3.2 Gen1 - USB3.2 Gen1x1 Type-A M.2 Topology</a></td><td>Adding allowed via number</td><td>03/17/25 06:04 PM</td><td>Jimenez Arias, Jean</td></tr><tr><td /><td>0.6</td><td><a href="content.html#CDF542D2-586C-49CE-80C5-B7E0D3C63E36" target="contentwin">High Speed I/O - PCH USB3.2 Gen1 - USB3.2 Gen1x1 Type-A M.2 Topology</a></td><td>Updating</td><td>03/14/25 10:40 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.2</td><td><a href="content.html#CDF542D2-586C-49CE-80C5-B7E0D3C63E36" target="contentwin">High Speed I/O - PCH USB3.2 Gen1 - USB3.2 Gen1x1 Type-A M.2 Topology</a></td><td>Renamed to USB3.2 Gen1 M.2 Topology</td><td>04/27/24 06:34 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.0</td><td><a href="content.html#CE361149-75E5-4396-B2A8-08AE43893B80" target="contentwin">Low Speed I/O - I2S - I2S MCLK: 1-Load (Add-In Card) Topology - Segment Lengths</a></td><td>added min length info</td><td>06/06/25 08:34 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#CE7C98F0-9519-470F-B4E8-0C8DC6443E97" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 1 to 4-Load Branch (Device Down) MAF Topology</a></td><td>Update signal list for SPI0_CS</td><td>07/17/25 07:23 AM</td><td>Yong, Wai Ning</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#CE7C98F0-9519-470F-B4E8-0C8DC6443E97" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 1 to 4-Load Branch (Device Down) MAF Topology</a></td><td>Update Option 2 Flash device recommendation and R2 value</td><td>07/10/25 09:16 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0</td><td><a href="content.html#CE7C98F0-9519-470F-B4E8-0C8DC6443E97" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 1 to 4-Load Branch (Device Down) MAF Topology</a></td><td>Removed semicolon on "Flash device electrical characteristics recommendation for 50MHz support:"</td><td>06/05/25 01:31 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#CE7C98F0-9519-470F-B4E8-0C8DC6443E97" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 1 to 4-Load Branch (Device Down) MAF Topology</a></td><td>Added MRTS for MAF 1-4 Load Topologies</td><td>06/03/25 08:13 PM</td><td>Castillo Sequeira, Alejandro</td></tr><tr><td /><td>0.7</td><td><a href="content.html#CE7C98F0-9519-470F-B4E8-0C8DC6443E97" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 1 to 4-Load Branch (Device Down) MAF Topology</a></td><td>Renamed</td><td>04/25/25 06:01 PM</td><td>Rojas Murillo, Kevin</td></tr><tr><td /><td>1.0</td><td><a href="content.html#CF346411-8B8F-4541-8615-FAF3DB82FA92" target="contentwin">Low Speed I/O - I2S - I2S Device Mode: 1-Load (Device Down) Topology - Segment Lengths</a></td><td>added min length info</td><td>06/06/25 08:33 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.2</td><td><a href="content.html#CF45060E-F531-45EE-BDD9-B0AF434FE6EE" target="contentwin">Power Integrity - Memory Device Decoupling - DDR5 Device Decoupling</a></td><td>Renaming document</td><td>04/18/24 06:25 PM</td><td>Astua Moya, Andrea</td></tr><tr><td /><td>0.2</td><td><a href="content.html#CFA207D8-7F10-43FC-A244-4A49D12CA1A3" target="contentwin">High Speed I/O - Differential Clock (Gen3 and below support)</a></td><td>Renamed to CLK PCIe Gen5 Device Down Clock Topology</td><td>05/10/24 10:06 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.0</td><td><a href="content.html#D07BFD06-27DB-4063-833E-2981E547C8CD" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 1-Load (Add-In Card) Topology</a></td><td>Removed as covered in main section.</td><td>06/06/25 08:28 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.7</td><td><a href="content.html#D07BFD06-27DB-4063-833E-2981E547C8CD" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 1-Load (Add-In Card) Topology</a></td><td>Copy over guideline from NVL-H</td><td>04/25/25 09:40 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.2</td><td><a href="content.html#D0C244C6-EDDB-423D-85D0-F075A2D03731" target="contentwin">Electromagnetic Compatibility - EMC Component Selection</a></td><td>Updated the ESD Diode Selection table and notes</td><td>09/25/24 09:10 AM</td><td>Koh, Boon Ping</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#D128C61D-BC09-44B1-AAE7-D68FA53A3FC7" target="contentwin">High Speed I/O - Differential Clock (Gen3 and below support) - CLK PCIe Gen1-3 Add-in Card Clock Topology - Mainstream, Premium Mid Loss (PML), Tx</a></td><td>segment tline</td><td>07/03/25 05:58 PM</td><td>Chowdhury, Brinta</td></tr><tr><td /><td>0.7</td><td><a href="content.html#D128C61D-BC09-44B1-AAE7-D68FA53A3FC7" target="contentwin">High Speed I/O - Differential Clock (Gen3 and below support) - CLK PCIe Gen1-3 Add-in Card Clock Topology - Mainstream, Premium Mid Loss (PML), Tx</a></td><td>Updating lengths</td><td>03/24/25 05:12 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.5</td><td><a href="content.html#D128C61D-BC09-44B1-AAE7-D68FA53A3FC7" target="contentwin">High Speed I/O - Differential Clock (Gen3 and below support) - CLK PCIe Gen1-3 Add-in Card Clock Topology - Mainstream, Premium Mid Loss (PML), Tx</a></td><td>Updating min length requirement.</td><td>02/14/25 07:41 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.2</td><td><a href="content.html#D128C61D-BC09-44B1-AAE7-D68FA53A3FC7" target="contentwin">High Speed I/O - Differential Clock (Gen3 and below support) - CLK PCIe Gen1-3 Add-in Card Clock Topology - Mainstream, Premium Mid Loss (PML), Tx</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:24 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#D208408B-70E6-439E-8041-D871B0080533" target="contentwin">Low Speed I/O - GSPI</a></td><td>Name change</td><td>09/23/24 03:20 AM</td><td>Ke, Mengkun</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#D26E0917-CAC3-40EA-BD27-4D20FFD2EE42" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer with Internal Cable Topology</a></td><td>Added Retimer placement info</td><td>06/18/25 11:17 PM</td><td>Ke, Mengkun</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#D26E0917-CAC3-40EA-BD27-4D20FFD2EE42" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer with Internal Cable Topology</a></td><td>Added June Bridge info to replace Rood Bridge Retimer</td><td>06/17/25 10:35 PM</td><td>Ke, Mengkun</td></tr><tr><td /><td>1.0</td><td><a href="content.html#D26E0917-CAC3-40EA-BD27-4D20FFD2EE42" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer with Internal Cable Topology</a></td><td>MRTS</td><td>05/22/25 10:02 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#D26E0917-CAC3-40EA-BD27-4D20FFD2EE42" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer with Internal Cable Topology</a></td><td>Updated via notes</td><td>03/15/25 12:04 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#D26E0917-CAC3-40EA-BD27-4D20FFD2EE42" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer with Internal Cable Topology</a></td><td>Updated diagram name and moved vias to Via section</td><td>03/14/25 10:46 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#D26E0917-CAC3-40EA-BD27-4D20FFD2EE42" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer with Internal Cable Topology</a></td><td>Added back ERP Support notes</td><td>02/18/25 06:14 PM</td><td>Ke, Mengkun</td></tr><tr><td /><td>0.5</td><td><a href="content.html#D26E0917-CAC3-40EA-BD27-4D20FFD2EE42" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer with Internal Cable Topology</a></td><td>Updated Notes</td><td>02/13/25 09:30 PM</td><td>Ke, Mengkun</td></tr><tr><td /><td>0.5</td><td><a href="content.html#D26E0917-CAC3-40EA-BD27-4D20FFD2EE42" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer with Internal Cable Topology</a></td><td>Update diagram title, and remove IL</td><td>02/11/25 07:10 PM</td><td>Ke, Mengkun</td></tr><tr><td /><td>0.2</td><td><a href="content.html#D26E0917-CAC3-40EA-BD27-4D20FFD2EE42" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer with Internal Cable Topology</a></td><td>Post channel component changes</td><td>09/27/24 04:48 PM</td><td>Ke, Mengkun</td></tr><tr><td /><td>0.2</td><td><a href="content.html#D26E0917-CAC3-40EA-BD27-4D20FFD2EE42" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer with Internal Cable Topology</a></td><td>Renamed to TCP TBT5 Retimer with Internal Cable Topology</td><td>05/13/24 08:51 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#D26E0917-CAC3-40EA-BD27-4D20FFD2EE42" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer with Internal Cable Topology</a></td><td>Renamed to TCP TBT5+DP Retimer with Internal Cable Topology</td><td>04/27/24 06:03 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#D26E0917-CAC3-40EA-BD27-4D20FFD2EE42" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer with Internal Cable Topology</a></td><td>Renamed to TCSS TBT5+DP Retimer with Internal Cable Topology</td><td>04/26/24 06:16 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#D26E0917-CAC3-40EA-BD27-4D20FFD2EE42" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer with Internal Cable Topology</a></td><td>Renamed to TBT5 Retimer with Internal Cable Topology</td><td>04/24/24 05:07 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#D2A75D8B-7785-47BD-89B5-8555F21F9019" target="contentwin">Low Speed I/O - CLINK - CLINK 1-Load (Add-In Card) Topology - Segment Lengths</a></td><td>update min len</td><td>03/13/25 08:16 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#D2A75D8B-7785-47BD-89B5-8555F21F9019" target="contentwin">Low Speed I/O - CLINK - CLINK 1-Load (Add-In Card) Topology - Segment Lengths</a></td><td>update note; min len total</td><td>01/09/25 06:51 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#D2A75D8B-7785-47BD-89B5-8555F21F9019" target="contentwin">Low Speed I/O - CLINK - CLINK 1-Load (Add-In Card) Topology - Segment Lengths</a></td><td>update</td><td>12/05/24 01:30 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>1.0</td><td><a href="content.html#D2AB4764-BBB0-44D6-95B1-CC2D3A279890" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT (Type3 PCB)</a></td><td>title change</td><td>06/05/25 08:43 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>1.0</td><td><a href="content.html#D359EA33-37D4-4E70-B380-7DD75A8577E2" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 4-Load Star (Device Down) Topology</a></td><td>Added MRTS</td><td>06/09/25 04:46 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.7</td><td><a href="content.html#D359EA33-37D4-4E70-B380-7DD75A8577E2" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 4-Load Star (Device Down) Topology</a></td><td>Corrected notes formating</td><td>03/19/25 05:50 PM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>0.5</td><td><a href="content.html#D359EA33-37D4-4E70-B380-7DD75A8577E2" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 4-Load Star (Device Down) Topology</a></td><td>Removed max length and cable notes</td><td>01/21/25 02:11 PM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#D359EA33-37D4-4E70-B380-7DD75A8577E2" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 4-Load Star (Device Down) Topology</a></td><td>Updated diagram naming</td><td>01/21/25 02:07 PM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#D359EA33-37D4-4E70-B380-7DD75A8577E2" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 4-Load Star (Device Down) Topology</a></td><td>Updated topology diagram</td><td>01/21/25 02:07 PM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#D38058E8-1430-4D00-830A-BFE5E03E264B" target="contentwin">High Speed I/O - HDMI - (Internal) HDMI Limiting Redriver 12G Topology - Mainstream, Premium Mid Loss (PML), Tx, Pre-Channel</a></td><td>Adding Length reference for RVP team</td><td>05/27/25 10:55 PM</td><td>Fong Chen, Kaseng</td></tr><tr><td /><td>0.7</td><td><a href="content.html#D39CFF6A-1C84-4B2C-A915-22BC873F016F" target="contentwin">Low Speed I/O - I3C - I3C 2-Island Daisy Chain (Device Down) Topology - Segment Lengths For Mixed I3C/I2C Bus, Up To I2C Fast Mode</a></td><td>Updated PCH to CPU</td><td>03/19/25 06:20 PM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>0.5</td><td><a href="content.html#D39CFF6A-1C84-4B2C-A915-22BC873F016F" target="contentwin">Low Speed I/O - I3C - I3C 2-Island Daisy Chain (Device Down) Topology - Segment Lengths For Mixed I3C/I2C Bus, Up To I2C Fast Mode</a></td><td>Updated DSL</td><td>02/14/25 11:17 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>0.6</td><td><a href="content.html#D3DA328F-0B43-44E8-8486-9EF625669E7F" target="contentwin">High Speed I/O - CNVIO3</a></td><td>Updated general notes</td><td>03/14/25 09:04 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#D3DA328F-0B43-44E8-8486-9EF625669E7F" target="contentwin">High Speed I/O - CNVIO3</a></td><td>Updated CNVIO3 to Non-CNVIO3 spacing notes</td><td>03/14/25 08:59 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.5</td><td><a href="content.html#D3DA328F-0B43-44E8-8486-9EF625669E7F" target="contentwin">High Speed I/O - CNVIO3</a></td><td>update diagram CNVIo breakout and break in guideline</td><td>02/15/25 06:19 AM</td><td>Nguyen, Kevin H</td></tr><tr><td /><td>0.5</td><td><a href="content.html#D3DA328F-0B43-44E8-8486-9EF625669E7F" target="contentwin">High Speed I/O - CNVIO3</a></td><td>update general guidelines</td><td>02/15/25 06:16 AM</td><td>Nguyen, Kevin H</td></tr><tr><td /><td>0.5</td><td><a href="content.html#D3DA328F-0B43-44E8-8486-9EF625669E7F" target="contentwin">High Speed I/O - CNVIO3</a></td><td>Update general guidelines</td><td>02/15/25 06:09 AM</td><td>Nguyen, Kevin H</td></tr><tr><td /><td>0.5</td><td><a href="content.html#D3DA328F-0B43-44E8-8486-9EF625669E7F" target="contentwin">High Speed I/O - CNVIO3</a></td><td>Updated general guidelines and length matching, removed CNVio2 diagrams</td><td>02/15/25 12:23 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#D3DA328F-0B43-44E8-8486-9EF625669E7F" target="contentwin">High Speed I/O - CNVIO3</a></td><td>Changed to correct name</td><td>04/24/24 03:21 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#D3DB95E5-A427-46EF-A8CA-1D08C661F2D1" target="contentwin">Electromagnetic Compatibility</a></td><td>Document moved</td><td>09/26/24 04:33 PM</td><td>Paniagua Acuna, Luis Carlos</td></tr><tr><td /><td>0.2</td><td><a href="content.html#D3DB95E5-A427-46EF-A8CA-1D08C661F2D1" target="contentwin">Electromagnetic Compatibility</a></td><td>EMC - Antenna Barricade Technology section added to EMC guidelines.</td><td>09/24/24 08:48 PM</td><td>Paniagua Acuna, Luis Carlos</td></tr><tr><td /><td>1.2</td><td><a href="content.html#D3FBA431-E3C3-4897-ADC1-DE9B5FE4AD9C" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-C Port Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Update Note</td><td>08/29/25 08:21 PM</td><td>Foroughian, Farnaz</td></tr><tr><td /><td>1.2</td><td><a href="content.html#D3FBA431-E3C3-4897-ADC1-DE9B5FE4AD9C" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-C Port Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Update Note</td><td>08/29/25 08:19 PM</td><td>Foroughian, Farnaz</td></tr><tr><td>0.6</td><td>1.1</td><td><a href="content.html#D3FBA431-E3C3-4897-ADC1-DE9B5FE4AD9C" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-C Port Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updating category</td><td>07/29/25 05:51 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#D3FBA431-E3C3-4897-ADC1-DE9B5FE4AD9C" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-C Port Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updated Tline Type to support MS,DSL,SL</td><td>03/14/25 11:59 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.5</td><td><a href="content.html#D3FBA431-E3C3-4897-ADC1-DE9B5FE4AD9C" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-C Port Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Separate lengths</td><td>02/14/25 08:29 PM</td><td>Foroughian, Farnaz</td></tr><tr><td /><td>0.2</td><td><a href="content.html#D3FBA431-E3C3-4897-ADC1-DE9B5FE4AD9C" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-C Port Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updated segment lengths</td><td>08/22/24 08:42 PM</td><td>Law, Raymond R</td></tr><tr><td /><td>0.2</td><td><a href="content.html#D3FBA431-E3C3-4897-ADC1-DE9B5FE4AD9C" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-C Port Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updated segment lengths</td><td>08/22/24 08:42 PM</td><td>Law, Raymond R</td></tr><tr><td /><td>0.2</td><td><a href="content.html#D3FBA431-E3C3-4897-ADC1-DE9B5FE4AD9C" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-C Port Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:51 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#D3FBA431-E3C3-4897-ADC1-DE9B5FE4AD9C" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-C Port Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:51 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#D5948BB7-3BC5-4E63-90C3-DA10BD677765" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation</a></td><td>Updated section from WCL-U 0.7 PDG</td><td>09/25/24 02:57 PM</td><td>Jimenez Arias, Jean</td></tr><tr><td /><td>0.5</td><td><a href="content.html#D66EB8F2-7E36-4645-871D-7B11F712061A" target="contentwin">High Speed I/O - Differential Clock (Gen4 support)</a></td><td>updating section name</td><td>01/22/25 06:09 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.5</td><td><a href="content.html#D66EB8F2-7E36-4645-871D-7B11F712061A" target="contentwin">High Speed I/O - Differential Clock (Gen4 support)</a></td><td>fixing diff io clks section</td><td>11/28/24 06:46 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#D7730143-107C-4355-93AC-E72BC5F0D1D4" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCPRIM_1P8_PCH</a></td><td>naming</td><td>05/02/25 04:38 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>0.6</td><td><a href="content.html#D7744C94-9147-4353-9E0C-A80AD4A18848" target="contentwin">High Speed I/O - (Internal) eUSB2V2</a></td><td>Update P-N length matching details</td><td>03/14/25 02:34 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.6</td><td><a href="content.html#D7744C94-9147-4353-9E0C-A80AD4A18848" target="contentwin">High Speed I/O - (Internal) eUSB2V2</a></td><td>Added eUSB2V2 chapter</td><td>03/13/25 11:34 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.7</td><td><a href="content.html#D7B8935E-7443-4AF2-9956-5136AD1FFC3F" target="contentwin">High Speed I/O - PCH PCIe Gen5 - (internal) PCIe Gen5 Add-in Card Topology</a></td><td>Addded Image</td><td>04/30/25 11:51 PM</td><td>Dsouza, Ryan K</td></tr><tr><td /><td>0.6</td><td><a href="content.html#D7B8935E-7443-4AF2-9956-5136AD1FFC3F" target="contentwin">High Speed I/O - PCH PCIe Gen5 - (internal) PCIe Gen5 Add-in Card Topology</a></td><td>Updated diagram name and moved number of vias to Via section</td><td>03/14/25 04:45 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#D7B8935E-7443-4AF2-9956-5136AD1FFC3F" target="contentwin">High Speed I/O - PCH PCIe Gen5 - (internal) PCIe Gen5 Add-in Card Topology</a></td><td>Renamed to (internal) PCIe Gen5 Add-in Card Topology</td><td>05/29/24 05:25 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#D7B8935E-7443-4AF2-9956-5136AD1FFC3F" target="contentwin">High Speed I/O - PCH PCIe Gen5 - (internal) PCIe Gen5 Add-in Card Topology</a></td><td>Renamed to PCIe Gen5 Add-in Card Topology</td><td>05/16/24 04:02 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#D7B8935E-7443-4AF2-9956-5136AD1FFC3F" target="contentwin">High Speed I/O - PCH PCIe Gen5 - (internal) PCIe Gen5 Add-in Card Topology</a></td><td>Renamed to PCH PCIe Gen5 Add-in Card Topology</td><td>04/24/24 05:14 PM</td><td>Tran, Tan V</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#D8092997-2D33-4079-BED6-ABDD7A02F8EF" target="contentwin">High Speed I/O - Differential Clock (Gen5 support) - (Internal) CLK PCIe5 RefCLK Topology - Mainstream, Premium Mid Loss (PML), Rx</a></td><td>updating diagram and segments information.</td><td>07/02/25 10:16 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.2</td><td><a href="content.html#D94CF266-126A-484A-A7E5-CD8B2CCAE191" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA</a></td><td>name change</td><td>09/27/24 10:24 AM</td><td>Parekh, Pratik N</td></tr><tr><td /><td>0.2</td><td><a href="content.html#D94CF266-126A-484A-A7E5-CD8B2CCAE191" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA</a></td><td>name change</td><td>09/27/24 10:24 AM</td><td>Parekh, Pratik N</td></tr><tr><td /><td>0.2</td><td><a href="content.html#D94CF266-126A-484A-A7E5-CD8B2CCAE191" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA</a></td><td>name change</td><td>09/27/24 10:24 AM</td><td>Parekh, Pratik N</td></tr><tr><td /><td>0.2</td><td><a href="content.html#D94CF266-126A-484A-A7E5-CD8B2CCAE191" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA</a></td><td>name change</td><td>09/27/24 10:24 AM</td><td>Parekh, Pratik N</td></tr><tr><td /><td>0.2</td><td><a href="content.html#D94CF266-126A-484A-A7E5-CD8B2CCAE191" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA</a></td><td>name change</td><td>09/27/24 10:24 AM</td><td>Parekh, Pratik N</td></tr><tr><td /><td>0.2</td><td><a href="content.html#D94CF266-126A-484A-A7E5-CD8B2CCAE191" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA</a></td><td>name change</td><td>09/27/24 10:24 AM</td><td>Parekh, Pratik N</td></tr><tr><td>0.6</td><td>1.1</td><td><a href="content.html#D95A7EE8-E2B3-410B-9F0E-DEAB845DD641" target="contentwin">High Speed I/O - CPU USB3.2 Gen2 - USB3.2 Gen2x1 Type-A External Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updating Category</td><td>07/29/25 05:26 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#D95A7EE8-E2B3-410B-9F0E-DEAB845DD641" target="contentwin">High Speed I/O - CPU USB3.2 Gen2 - USB3.2 Gen2x1 Type-A External Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Change the total length to 110 mm</td><td>05/02/25 05:22 PM</td><td>Jimenez Arias, Jean</td></tr><tr><td /><td>0.2</td><td><a href="content.html#D95A7EE8-E2B3-410B-9F0E-DEAB845DD641" target="contentwin">High Speed I/O - CPU USB3.2 Gen2 - USB3.2 Gen2x1 Type-A External Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changing lengths to match LZ</td><td>09/27/24 12:48 AM</td><td>Jimenez Arias, Jean</td></tr><tr><td /><td>0.2</td><td><a href="content.html#D95A7EE8-E2B3-410B-9F0E-DEAB845DD641" target="contentwin">High Speed I/O - CPU USB3.2 Gen2 - USB3.2 Gen2x1 Type-A External Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:55 PM</td><td>Tran, Tan V</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#DABE2A08-8EE3-4845-B1F2-3DABEB8E670D" target="contentwin">High Speed I/O - PCH PCIe Gen5</a></td><td>Add TX-TX &amp; RX-RX length match to meet SNPS spec compliance</td><td>06/17/25 01:13 AM</td><td>TAN, Stephen</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#DABE2A08-8EE3-4845-B1F2-3DABEB8E670D" target="contentwin">High Speed I/O - PCH PCIe Gen5</a></td><td>Updated TX-TX and RX-RX skew requirement to 25mm from 0</td><td>06/17/25 12:44 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.7</td><td><a href="content.html#DABE2A08-8EE3-4845-B1F2-3DABEB8E670D" target="contentwin">High Speed I/O - PCH PCIe Gen5</a></td><td>Remove mil from the content</td><td>04/04/25 05:31 AM</td><td>Chen, Chi-te</td></tr><tr><td /><td>0.2</td><td><a href="content.html#DABE2A08-8EE3-4845-B1F2-3DABEB8E670D" target="contentwin">High Speed I/O - PCH PCIe Gen5</a></td><td>Renamed to PCH PCIe Gen5</td><td>04/24/24 03:56 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.5</td><td><a href="content.html#DB096323-BB9D-4B9F-8B6E-BC3B4AE56B4E" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE</a></td><td>update rev0.5</td><td>02/17/25 04:33 AM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>0.5</td><td><a href="content.html#DB096323-BB9D-4B9F-8B6E-BC3B4AE56B4E" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE</a></td><td>update rev0.5</td><td>02/17/25 04:33 AM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>0.5</td><td><a href="content.html#DB096323-BB9D-4B9F-8B6E-BC3B4AE56B4E" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE</a></td><td>update rev0.5</td><td>02/17/25 04:33 AM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>0.5</td><td><a href="content.html#DB096323-BB9D-4B9F-8B6E-BC3B4AE56B4E" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE</a></td><td>update rev0.5</td><td>02/17/25 04:08 AM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>0.5</td><td><a href="content.html#DB096323-BB9D-4B9F-8B6E-BC3B4AE56B4E" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE</a></td><td>update rev0.5</td><td>02/17/25 04:08 AM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>0.5</td><td><a href="content.html#DB096323-BB9D-4B9F-8B6E-BC3B4AE56B4E" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE</a></td><td>update rev0.5</td><td>02/17/25 04:08 AM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>0.2</td><td><a href="content.html#DB096323-BB9D-4B9F-8B6E-BC3B4AE56B4E" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE</a></td><td>name change</td><td>09/27/24 10:23 AM</td><td>Parekh, Pratik N</td></tr><tr><td /><td>0.2</td><td><a href="content.html#DB096323-BB9D-4B9F-8B6E-BC3B4AE56B4E" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE</a></td><td>name change</td><td>09/27/24 10:23 AM</td><td>Parekh, Pratik N</td></tr><tr><td /><td>0.2</td><td><a href="content.html#DB096323-BB9D-4B9F-8B6E-BC3B4AE56B4E" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE</a></td><td>name change</td><td>09/27/24 10:23 AM</td><td>Parekh, Pratik N</td></tr><tr><td /><td>0.2</td><td><a href="content.html#DB1074A9-4C13-4E2A-B281-FC1DE75B8FB1" target="contentwin">High Speed I/O - Differential Clock (Gen3 and below support)</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:25 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.0</td><td><a href="content.html#DB32A62D-5540-4E1B-A730-73E31F9FB5AA" target="contentwin">System Memory - DDR5 - SODIMM 1DPC - Signals - Mainstream, Premium Mid Loss (PML), DQ, CH-0/CH-2, Outer</a></td><td>pin group update</td><td>06/06/25 02:37 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>1.0</td><td><a href="content.html#DB32A62D-5540-4E1B-A730-73E31F9FB5AA" target="contentwin">System Memory - DDR5 - SODIMM 1DPC - Signals - Mainstream, Premium Mid Loss (PML), DQ, CH-0/CH-2, Outer</a></td><td>pin group update</td><td>06/05/25 02:40 PM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#DB32A62D-5540-4E1B-A730-73E31F9FB5AA" target="contentwin">System Memory - DDR5 - SODIMM 1DPC - Signals - Mainstream, Premium Mid Loss (PML), DQ, CH-0/CH-2, Outer</a></td><td>Updated SODIMM 1DPC guidelines</td><td>02/12/25 09:06 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.2</td><td><a href="content.html#DB32A62D-5540-4E1B-A730-73E31F9FB5AA" target="contentwin">System Memory - DDR5 - SODIMM 1DPC - Signals - Mainstream, Premium Mid Loss (PML), DQ, CH-0/CH-2, Outer</a></td><td>Change to Mid Loss material</td><td>09/25/24 06:03 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.2</td><td><a href="content.html#DB32A62D-5540-4E1B-A730-73E31F9FB5AA" target="contentwin">System Memory - DDR5 - SODIMM 1DPC - Signals - Mainstream, Premium Mid Loss (PML), DQ, CH-0/CH-2, Outer</a></td><td>Updated for NVL-Hx SODIMM 1DPC</td><td>09/24/24 11:47 PM</td><td>Chen, Qinghua</td></tr><tr><td /><td>1.2</td><td><a href="content.html#DB60BA0D-91FA-4ECE-9B04-650A3CC7C6E4" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable Topology</a></td><td>Update Note</td><td>08/29/25 08:01 PM</td><td>Foroughian, Farnaz</td></tr><tr><td /><td>1.0</td><td><a href="content.html#DB60BA0D-91FA-4ECE-9B04-650A3CC7C6E4" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable Topology</a></td><td>Split + MRTS</td><td>05/26/25 06:21 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#DB60BA0D-91FA-4ECE-9B04-650A3CC7C6E4" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable Topology</a></td><td>Added CMC and ESD notes</td><td>03/14/25 11:51 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#DB60BA0D-91FA-4ECE-9B04-650A3CC7C6E4" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable Topology</a></td><td>Added CMC and ESD notes</td><td>03/14/25 11:51 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#DB60BA0D-91FA-4ECE-9B04-650A3CC7C6E4" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable Topology</a></td><td>Update number of via</td><td>03/14/25 02:48 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.6</td><td><a href="content.html#DB60BA0D-91FA-4ECE-9B04-650A3CC7C6E4" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable Topology</a></td><td>Update number of via</td><td>03/14/25 02:48 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.6</td><td><a href="content.html#DB60BA0D-91FA-4ECE-9B04-650A3CC7C6E4" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable Topology</a></td><td>Correct typo</td><td>03/14/25 02:45 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.6</td><td><a href="content.html#DB60BA0D-91FA-4ECE-9B04-650A3CC7C6E4" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable Topology</a></td><td>Correct typo</td><td>03/14/25 02:45 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.6</td><td><a href="content.html#DB60BA0D-91FA-4ECE-9B04-650A3CC7C6E4" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable Topology</a></td><td>Update diagram name. move via count to via table. remove length matching info in topology</td><td>03/14/25 02:43 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.6</td><td><a href="content.html#DB60BA0D-91FA-4ECE-9B04-650A3CC7C6E4" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable Topology</a></td><td>Update diagram name. move via count to via table. remove length matching info in topology</td><td>03/14/25 02:43 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.5</td><td><a href="content.html#DB60BA0D-91FA-4ECE-9B04-650A3CC7C6E4" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable Topology</a></td><td>Update Title</td><td>02/14/25 08:15 PM</td><td>Foroughian, Farnaz</td></tr><tr><td /><td>0.5</td><td><a href="content.html#DB60BA0D-91FA-4ECE-9B04-650A3CC7C6E4" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable Topology</a></td><td>Update Title</td><td>02/14/25 08:15 PM</td><td>Foroughian, Farnaz</td></tr><tr><td /><td>0.5</td><td><a href="content.html#DB60BA0D-91FA-4ECE-9B04-650A3CC7C6E4" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable Topology</a></td><td>Add M9 for Type-C</td><td>02/14/25 07:22 PM</td><td>Foroughian, Farnaz</td></tr><tr><td /><td>0.5</td><td><a href="content.html#DB60BA0D-91FA-4ECE-9B04-650A3CC7C6E4" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable Topology</a></td><td>Add M9 for Type-C</td><td>02/14/25 07:22 PM</td><td>Foroughian, Farnaz</td></tr><tr><td /><td>0.5</td><td><a href="content.html#DB60BA0D-91FA-4ECE-9B04-650A3CC7C6E4" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable Topology</a></td><td>Add Type-C</td><td>02/14/25 07:21 PM</td><td>Foroughian, Farnaz</td></tr><tr><td /><td>0.5</td><td><a href="content.html#DB60BA0D-91FA-4ECE-9B04-650A3CC7C6E4" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable Topology</a></td><td>Add Type-C</td><td>02/14/25 07:21 PM</td><td>Foroughian, Farnaz</td></tr><tr><td /><td>0.2</td><td><a href="content.html#DB60BA0D-91FA-4ECE-9B04-650A3CC7C6E4" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable Topology</a></td><td>Remove min length requirement</td><td>09/25/24 09:15 PM</td><td>Law, Raymond R</td></tr><tr><td /><td>0.2</td><td><a href="content.html#DB60BA0D-91FA-4ECE-9B04-650A3CC7C6E4" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable Topology</a></td><td>Remove min length requirement</td><td>09/25/24 09:15 PM</td><td>Law, Raymond R</td></tr><tr><td /><td>0.2</td><td><a href="content.html#DB60BA0D-91FA-4ECE-9B04-650A3CC7C6E4" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable Topology</a></td><td>Updated topology</td><td>08/22/24 10:09 PM</td><td>Law, Raymond R</td></tr><tr><td /><td>0.2</td><td><a href="content.html#DB60BA0D-91FA-4ECE-9B04-650A3CC7C6E4" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable Topology</a></td><td>Updated topology</td><td>08/22/24 10:09 PM</td><td>Law, Raymond R</td></tr><tr><td /><td>0.2</td><td><a href="content.html#DB60BA0D-91FA-4ECE-9B04-650A3CC7C6E4" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable Topology</a></td><td>Renamed to eUSB2 Repeater Flex or Internal Cable Topology</td><td>04/24/24 07:01 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#DB60BA0D-91FA-4ECE-9B04-650A3CC7C6E4" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable Topology</a></td><td>Renamed to eUSB2 Repeater Flex or Internal Cable Topology</td><td>04/24/24 07:01 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.5</td><td><a href="content.html#DD6EC9E0-2F90-4A94-8E84-A0BF859E5CC4" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCAHSIOPLL_1P8</a></td><td>Rename Power Rail</td><td>02/14/25 03:11 PM</td><td>Gonzalez Quiros, Fabian</td></tr><tr><td /><td>0.7</td><td><a href="content.html#DF053D7E-05CC-4C7E-9162-6C879427A059" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 1-Load (Add-In Card) Topology - Segment Lengths</a></td><td>Updated max length</td><td>03/19/25 05:37 PM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>0.6</td><td><a href="content.html#DF053D7E-05CC-4C7E-9162-6C879427A059" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 1-Load (Add-In Card) Topology - Segment Lengths</a></td><td>Added min length</td><td>03/10/25 05:53 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#DF053D7E-05CC-4C7E-9162-6C879427A059" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 1-Load (Add-In Card) Topology - Segment Lengths</a></td><td>Added SL tline type and segment naming</td><td>01/23/25 05:46 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.6</td><td><a href="content.html#DF0B6ECD-2DA6-4186-843D-4FB85C6AC744" target="contentwin">High Speed I/O - CPU PCIe Gen4 - (Internal) PCIe Gen4 Add-in Card Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updated M3 to include DSL</td><td>03/14/25 03:30 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#DF0B6ECD-2DA6-4186-843D-4FB85C6AC744" target="contentwin">High Speed I/O - CPU PCIe Gen4 - (Internal) PCIe Gen4 Add-in Card Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updated Tline Type to include DSL</td><td>03/14/25 03:12 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#DF0B6ECD-2DA6-4186-843D-4FB85C6AC744" target="contentwin">High Speed I/O - CPU PCIe Gen4 - (Internal) PCIe Gen4 Add-in Card Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:20 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.0</td><td><a href="content.html#DF1A3B38-8B22-4C54-A78C-37CDE6F3928A" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 1-Load (Cable and Add-In Card) Topology</a></td><td>Removed as covered in main section.</td><td>06/06/25 08:28 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.7</td><td><a href="content.html#DF1A3B38-8B22-4C54-A78C-37CDE6F3928A" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 1-Load (Cable and Add-In Card) Topology</a></td><td>Copy over guideline from NVL-H</td><td>04/25/25 09:41 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#DF8553DB-1ED7-4C60-A9DE-4E7855584838" target="contentwin">System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), ALERT, MISC, All</a></td><td>length updated</td><td>06/06/25 06:32 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>1.0</td><td><a href="content.html#DF8553DB-1ED7-4C60-A9DE-4E7855584838" target="contentwin">System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), ALERT, MISC, All</a></td><td>Updated segments</td><td>06/06/25 03:08 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.7</td><td><a href="content.html#DF8553DB-1ED7-4C60-A9DE-4E7855584838" target="contentwin">System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), ALERT, MISC, All</a></td><td>Document moved</td><td>04/29/25 11:28 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#DFB3A11F-0B71-4B1E-B365-5EEAFBE1D0AC" target="contentwin">Electromagnetic Compatibility - On-Board Shielding - Shielding Ground Contact</a></td><td>Adding sub-section Shielding Ground Contact into On-Board Shielding section from EMC Guidelines</td><td>09/24/24 09:15 PM</td><td>Paniagua Acuna, Luis Carlos</td></tr><tr><td /><td>0.5</td><td><a href="content.html#E10D71B5-6958-4D75-AD80-B9A9F5D0EA02" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>change in parragraph to reflect recommendation intensity</td><td>12/26/24 09:52 PM</td><td>Paniagua Acuna, Luis Carlos</td></tr><tr><td /><td>0.2</td><td><a href="content.html#E10D71B5-6958-4D75-AD80-B9A9F5D0EA02" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Adding LPCAMM2 as a memory device in first paragraph</td><td>09/25/24 03:36 PM</td><td>Jimenez Arias, Jean</td></tr><tr><td /><td>0.2</td><td><a href="content.html#E16EA31F-3A89-4732-9C4C-A9C11735AF3B" target="contentwin">Electromagnetic Compatibility - On-Board Shielding - Thermal and EMI Co-Design Considerations</a></td><td>Adding Thermal and EMI Co-Design Considerations sub-section into On-Board Shielding section of EMC Guidelines</td><td>09/24/24 09:17 PM</td><td>Paniagua Acuna, Luis Carlos</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#E1F28EEE-47FC-4E99-A224-74A995103B1B" target="contentwin">High Speed I/O - CPU USB3.2 Gen2 - USB3.2 Gen2x1 Type-A Internal Cable With Redriver Topology</a></td><td>Changed Implementation guidelines notes to CPU instead of PCH</td><td>07/15/25 11:51 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.0</td><td><a href="content.html#E1F28EEE-47FC-4E99-A224-74A995103B1B" target="contentwin">High Speed I/O - CPU USB3.2 Gen2 - USB3.2 Gen2x1 Type-A Internal Cable With Redriver Topology</a></td><td>MRTS</td><td>05/26/25 06:03 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#E1F28EEE-47FC-4E99-A224-74A995103B1B" target="contentwin">High Speed I/O - CPU USB3.2 Gen2 - USB3.2 Gen2x1 Type-A Internal Cable With Redriver Topology</a></td><td>Add ESD note</td><td>03/17/25 06:21 PM</td><td>Jimenez Arias, Jean</td></tr><tr><td /><td>0.6</td><td><a href="content.html#E1F28EEE-47FC-4E99-A224-74A995103B1B" target="contentwin">High Speed I/O - CPU USB3.2 Gen2 - USB3.2 Gen2x1 Type-A Internal Cable With Redriver Topology</a></td><td>Updating</td><td>03/14/25 10:17 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.2</td><td><a href="content.html#E1F28EEE-47FC-4E99-A224-74A995103B1B" target="contentwin">High Speed I/O - CPU USB3.2 Gen2 - USB3.2 Gen2x1 Type-A Internal Cable With Redriver Topology</a></td><td>Renamed to USB3.2 Gen2 Internal Cable With Redriver Topology</td><td>04/27/24 06:29 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#E1F28EEE-47FC-4E99-A224-74A995103B1B" target="contentwin">High Speed I/O - CPU USB3.2 Gen2 - USB3.2 Gen2x1 Type-A Internal Cable With Redriver Topology</a></td><td>Renamed to USB3.2 Gen2 Internal Cable With Redriver Topology</td><td>04/27/24 06:29 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#E1F28EEE-47FC-4E99-A224-74A995103B1B" target="contentwin">High Speed I/O - CPU USB3.2 Gen2 - USB3.2 Gen2x1 Type-A Internal Cable With Redriver Topology</a></td><td>Renamed to USB3.2 Gen2 Type-A Internal Cable With Redriver Topology</td><td>04/25/24 06:19 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#E1F28EEE-47FC-4E99-A224-74A995103B1B" target="contentwin">High Speed I/O - CPU USB3.2 Gen2 - USB3.2 Gen2x1 Type-A Internal Cable With Redriver Topology</a></td><td>Renamed to USB3.2 Gen2 Type-A Internal Cable With Redriver Topology</td><td>04/25/24 06:19 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#E236391E-AE12-470E-B5FE-FC424913440D" target="contentwin">Electromagnetic Compatibility - EMC Mechanical Considerations - Antenna Barricade Technology</a></td><td>removing "please"</td><td>03/05/25 05:22 PM</td><td>Paniagua Acuna, Luis Carlos</td></tr><tr><td /><td>0.5</td><td><a href="content.html#E236391E-AE12-470E-B5FE-FC424913440D" target="contentwin">Electromagnetic Compatibility - EMC Mechanical Considerations - Antenna Barricade Technology</a></td><td>updated section and added figure for mobile</td><td>01/27/25 03:30 PM</td><td>Paniagua Acuna, Luis Carlos</td></tr><tr><td /><td>1.2</td><td><a href="content.html#E26ECA6C-9E52-4D7A-8A50-0D5C0087B5DD" target="contentwin">High Speed I/O - PCH PCIe Gen5 - PCIe Gen5 M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Added M1 length</td><td>08/27/25 05:45 PM</td><td>Dsouza, Ryan K</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#E26ECA6C-9E52-4D7A-8A50-0D5C0087B5DD" target="contentwin">High Speed I/O - PCH PCIe Gen5 - PCIe Gen5 M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Removed BO length note to allow 325um S-Non-ES</td><td>07/14/25 11:25 PM</td><td>Tran, Tan V</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#E26ECA6C-9E52-4D7A-8A50-0D5C0087B5DD" target="contentwin">High Speed I/O - PCH PCIe Gen5 - PCIe Gen5 M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>length</td><td>06/18/25 08:26 PM</td><td>Chowdhury, Brinta</td></tr><tr><td /><td>0.6</td><td><a href="content.html#E26ECA6C-9E52-4D7A-8A50-0D5C0087B5DD" target="contentwin">High Speed I/O - PCH PCIe Gen5 - PCIe Gen5 M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updated Tline Type to include DSL</td><td>03/14/25 04:50 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#E26ECA6C-9E52-4D7A-8A50-0D5C0087B5DD" target="contentwin">High Speed I/O - PCH PCIe Gen5 - PCIe Gen5 M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed length to 152um from 175um</td><td>08/09/24 09:55 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#E26ECA6C-9E52-4D7A-8A50-0D5C0087B5DD" target="contentwin">High Speed I/O - PCH PCIe Gen5 - PCIe Gen5 M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed length to 152um from 175um</td><td>08/09/24 09:55 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#E26ECA6C-9E52-4D7A-8A50-0D5C0087B5DD" target="contentwin">High Speed I/O - PCH PCIe Gen5 - PCIe Gen5 M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:24 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#E26ECA6C-9E52-4D7A-8A50-0D5C0087B5DD" target="contentwin">High Speed I/O - PCH PCIe Gen5 - PCIe Gen5 M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:24 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.0</td><td><a href="content.html#E3223776-8B35-48ED-BD5D-DFC4ED76DBA7" target="contentwin">Low Speed I/O - UART - UART2 1-Load (Device Down) Topology</a></td><td>Updated CPU Drive strength similar to BRI/RGI setting due to muxing boot IP</td><td>06/03/25 05:25 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.2</td><td><a href="content.html#E3C79CEF-A5A6-49B0-AD14-1CCD727D4C39" target="contentwin">High Speed I/O - TCP DP - TCP DP UHBR20 Retimer MUX With Barlow Ridge Topology</a></td><td>Updating Barlow Ridge guidelines for DP post channel. </td><td>09/08/25 05:06 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#E3C79CEF-A5A6-49B0-AD14-1CCD727D4C39" target="contentwin">High Speed I/O - TCP DP - TCP DP UHBR20 Retimer MUX With Barlow Ridge Topology</a></td><td>Remove Routing style note requiring MS routing to be interleaved</td><td>07/14/25 11:48 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.0</td><td><a href="content.html#E3C79CEF-A5A6-49B0-AD14-1CCD727D4C39" target="contentwin">High Speed I/O - TCP DP - TCP DP UHBR20 Retimer MUX With Barlow Ridge Topology</a></td><td>MRTS</td><td>05/22/25 09:56 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#E3C79CEF-A5A6-49B0-AD14-1CCD727D4C39" target="contentwin">High Speed I/O - TCP DP - TCP DP UHBR20 Retimer MUX With Barlow Ridge Topology</a></td><td>Updating</td><td>04/11/25 12:24 AM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#E3C79CEF-A5A6-49B0-AD14-1CCD727D4C39" target="contentwin">High Speed I/O - TCP DP - TCP DP UHBR20 Retimer MUX With Barlow Ridge Topology</a></td><td>Updating</td><td>04/10/25 04:03 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#E3C79CEF-A5A6-49B0-AD14-1CCD727D4C39" target="contentwin">High Speed I/O - TCP DP - TCP DP UHBR20 Retimer MUX With Barlow Ridge Topology</a></td><td>Updating name</td><td>03/31/25 06:56 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#E3C79CEF-A5A6-49B0-AD14-1CCD727D4C39" target="contentwin">High Speed I/O - TCP DP - TCP DP UHBR20 Retimer MUX With Barlow Ridge Topology</a></td><td>Updating wording</td><td>03/26/25 12:45 AM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#E3C79CEF-A5A6-49B0-AD14-1CCD727D4C39" target="contentwin">High Speed I/O - TCP DP - TCP DP UHBR20 Retimer MUX With Barlow Ridge Topology</a></td><td>Updating information</td><td>03/26/25 12:20 AM</td><td>Moraga Mora, Rolando</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#E48968F9-3185-4CEF-B59A-BBC175B6A51F" target="contentwin">High Speed I/O - PCH PCIe Gen5 - PCIe Gen5 Device Down Topology</a></td><td>Updated MRTS for TX and RX to include M2</td><td>07/14/25 11:23 PM</td><td>Tran, Tan V</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#E48968F9-3185-4CEF-B59A-BBC175B6A51F" target="contentwin">High Speed I/O - PCH PCIe Gen5 - PCIe Gen5 Device Down Topology</a></td><td>Updating</td><td>07/11/25 05:56 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>1.0</td><td><a href="content.html#E48968F9-3185-4CEF-B59A-BBC175B6A51F" target="contentwin">High Speed I/O - PCH PCIe Gen5 - PCIe Gen5 Device Down Topology</a></td><td>MRTS</td><td>05/22/25 09:48 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#E48968F9-3185-4CEF-B59A-BBC175B6A51F" target="contentwin">High Speed I/O - PCH PCIe Gen5 - PCIe Gen5 Device Down Topology</a></td><td>Updated diagram name and moved number of vias to Via section</td><td>03/14/25 04:47 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.4</td><td><a href="content.html#E48968F9-3185-4CEF-B59A-BBC175B6A51F" target="contentwin">High Speed I/O - PCH PCIe Gen5 - PCIe Gen5 Device Down Topology</a></td><td>Added conditions for dual referencing on stripline and dsl layers</td><td>10/17/24 09:08 PM</td><td>Dsouza, Ryan K</td></tr><tr><td /><td>0.2</td><td><a href="content.html#E48968F9-3185-4CEF-B59A-BBC175B6A51F" target="contentwin">High Speed I/O - PCH PCIe Gen5 - PCIe Gen5 Device Down Topology</a></td><td>Renamed to PCIe Gen5 Device Down Topology</td><td>05/16/24 04:02 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#E48968F9-3185-4CEF-B59A-BBC175B6A51F" target="contentwin">High Speed I/O - PCH PCIe Gen5 - PCIe Gen5 Device Down Topology</a></td><td>Renamed to PCH PCIe Gen5 Device Down Topology</td><td>04/24/24 05:14 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.0</td><td><a href="content.html#E4FB4D09-DDE4-4B53-AB14-1A02859BF9FC" target="contentwin">Low Speed I/O - GSPI - GSPI 1-Load (for Touch Panel) Topology - Segment Lengths</a></td><td>Added min length total</td><td>06/04/25 06:55 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#E574C12E-3667-4774-882C-914560B97ABA" target="contentwin">High Speed I/O - TCP DP - (Internal only) TCP DP UHBR20 Retimer MUX M.2 Modular Topology - Mainstream, Premium Mid Loss (PML), Tx, Pre-Channel</a></td><td>updating note</td><td>07/15/25 03:09 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#E574C12E-3667-4774-882C-914560B97ABA" target="contentwin">High Speed I/O - TCP DP - (Internal only) TCP DP UHBR20 Retimer MUX M.2 Modular Topology - Mainstream, Premium Mid Loss (PML), Tx, Pre-Channel</a></td><td>updated material</td><td>07/03/25 05:08 AM</td><td>C S, Supritha Rao</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#E574C12E-3667-4774-882C-914560B97ABA" target="contentwin">High Speed I/O - TCP DP - (Internal only) TCP DP UHBR20 Retimer MUX M.2 Modular Topology - Mainstream, Premium Mid Loss (PML), Tx, Pre-Channel</a></td><td>updated len guidelines</td><td>07/02/25 05:24 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>0.7</td><td><a href="content.html#E574C12E-3667-4774-882C-914560B97ABA" target="contentwin">High Speed I/O - TCP DP - (Internal only) TCP DP UHBR20 Retimer MUX M.2 Modular Topology - Mainstream, Premium Mid Loss (PML), Tx, Pre-Channel</a></td><td>updating length</td><td>04/30/25 08:49 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>1.0</td><td><a href="content.html#E5F3CD72-483B-435E-B19B-9C1DD767C76B" target="contentwin">High Speed I/O - HDMI - (Internal) HDMI Limiting Redriver 12G Topology</a></td><td>adding redriver part for the RVP team</td><td>05/27/25 11:06 PM</td><td>Fong Chen, Kaseng</td></tr><tr><td /><td>1.0</td><td><a href="content.html#E5F3CD72-483B-435E-B19B-9C1DD767C76B" target="contentwin">High Speed I/O - HDMI - (Internal) HDMI Limiting Redriver 12G Topology</a></td><td>adding HDMI internal topology</td><td>05/27/25 04:25 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#E6A0BC37-402C-4C9E-A03C-8A1F8115E4FD" target="contentwin">Electromagnetic Compatibility - EMC Component Selection - ESD Diode Selection</a></td><td>removing "please"</td><td>03/05/25 05:21 PM</td><td>Paniagua Acuna, Luis Carlos</td></tr><tr><td /><td>0.5</td><td><a href="content.html#E6A0BC37-402C-4C9E-A03C-8A1F8115E4FD" target="contentwin">Electromagnetic Compatibility - EMC Component Selection - ESD Diode Selection</a></td><td>udpating table to supported HSIOs</td><td>12/26/24 05:12 PM</td><td>Paniagua Acuna, Luis Carlos</td></tr><tr><td /><td>0.7</td><td><a href="content.html#E7E13EA9-A780-4F65-A8BB-0B8E95FD2913" target="contentwin">System Memory - LPDDR5/x - CAMM2 x128 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), CLK, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>Stackup material updated.</td><td>04/30/25 10:58 AM</td><td>Govind, Greeshmaja</td></tr><tr><td /><td>0.7</td><td><a href="content.html#E7E13EA9-A780-4F65-A8BB-0B8E95FD2913" target="contentwin">System Memory - LPDDR5/x - CAMM2 x128 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), CLK, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>Segment lengths updated.</td><td>04/30/25 10:00 AM</td><td>Govind, Greeshmaja</td></tr><tr><td /><td>0.7</td><td><a href="content.html#E7E13EA9-A780-4F65-A8BB-0B8E95FD2913" target="contentwin">System Memory - LPDDR5/x - CAMM2 x128 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), CLK, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>Segment lengths updated</td><td>04/30/25 07:58 AM</td><td>Govind, Greeshmaja</td></tr><tr><td /><td>0.2</td><td><a href="content.html#E7E13EA9-A780-4F65-A8BB-0B8E95FD2913" target="contentwin">System Memory - LPDDR5/x - CAMM2 x128 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), CLK, CH-1/CH-3/CH-5/CH-7, Inner</a></td><td>Change to Mid Loss material</td><td>09/25/24 06:49 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.6</td><td><a href="content.html#E8E4E449-BDAE-4E39-82CE-7A0C9CEE65A3" target="contentwin">System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), CS, CH-0/CH-2, Outer</a></td><td>Segment length updated</td><td>03/13/25 05:51 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#E8E4E449-BDAE-4E39-82CE-7A0C9CEE65A3" target="contentwin">System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), CS, CH-0/CH-2, Outer</a></td><td>Category Update</td><td>03/13/25 02:37 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#E8E4E449-BDAE-4E39-82CE-7A0C9CEE65A3" target="contentwin">System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), CS, CH-0/CH-2, Outer</a></td><td>Stackup Material Update</td><td>03/10/25 11:44 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#E8E4E449-BDAE-4E39-82CE-7A0C9CEE65A3" target="contentwin">System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), CS, CH-0/CH-2, Outer</a></td><td>Updated for NVL-Hx SODIMM 2DPC</td><td>09/25/24 05:48 AM</td><td>Chen, Qinghua</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#E938FDAD-3AF6-48B5-8ABF-841644C4957F" target="contentwin">High Speed I/O - CPU USB3.2 Gen1 - USB3.2 Gen1x1 Type-A Redriver Topology</a></td><td>Changed Implementation guidelines notes to CPU instead of PCH</td><td>07/15/25 11:47 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.0</td><td><a href="content.html#E938FDAD-3AF6-48B5-8ABF-841644C4957F" target="contentwin">High Speed I/O - CPU USB3.2 Gen1 - USB3.2 Gen1x1 Type-A Redriver Topology</a></td><td>Adding MRTS</td><td>05/22/25 08:55 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#E938FDAD-3AF6-48B5-8ABF-841644C4957F" target="contentwin">High Speed I/O - CPU USB3.2 Gen1 - USB3.2 Gen1x1 Type-A Redriver Topology</a></td><td>Add ESD note</td><td>03/17/25 06:17 PM</td><td>Jimenez Arias, Jean</td></tr><tr><td /><td>0.6</td><td><a href="content.html#E938FDAD-3AF6-48B5-8ABF-841644C4957F" target="contentwin">High Speed I/O - CPU USB3.2 Gen1 - USB3.2 Gen1x1 Type-A Redriver Topology</a></td><td>Updating Name</td><td>03/14/25 10:08 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.2</td><td><a href="content.html#E938FDAD-3AF6-48B5-8ABF-841644C4957F" target="contentwin">High Speed I/O - CPU USB3.2 Gen1 - USB3.2 Gen1x1 Type-A Redriver Topology</a></td><td>Adding this topology defined in LZ</td><td>09/27/24 01:11 AM</td><td>Jimenez Arias, Jean</td></tr><tr><td /><td>0.2</td><td><a href="content.html#E938FDAD-3AF6-48B5-8ABF-841644C4957F" target="contentwin">High Speed I/O - CPU USB3.2 Gen1 - USB3.2 Gen1x1 Type-A Redriver Topology</a></td><td>Document moved</td><td>09/27/24 01:09 AM</td><td>Jimenez Arias, Jean</td></tr><tr><td /><td>1.0</td><td><a href="content.html#E9A78C3E-6470-45F8-A9B9-B7313AD60EB9" target="contentwin">High Speed I/O - CPU PCIe Gen4 - PCIe Gen4 Device Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Max length change to match UPH PDG</td><td>05/29/25 05:40 PM</td><td>Chowdhury, Brinta</td></tr><tr><td /><td>0.6</td><td><a href="content.html#E9A78C3E-6470-45F8-A9B9-B7313AD60EB9" target="contentwin">High Speed I/O - CPU PCIe Gen4 - PCIe Gen4 Device Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updated M4 to include DSL and S</td><td>03/14/25 03:30 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#E9A78C3E-6470-45F8-A9B9-B7313AD60EB9" target="contentwin">High Speed I/O - CPU PCIe Gen4 - PCIe Gen4 Device Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updated Tline Type to include DSL</td><td>03/14/25 03:14 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#E9A78C3E-6470-45F8-A9B9-B7313AD60EB9" target="contentwin">High Speed I/O - CPU PCIe Gen4 - PCIe Gen4 Device Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>segment length</td><td>02/24/25 10:23 PM</td><td>Chowdhury, Brinta</td></tr><tr><td /><td>0.2</td><td><a href="content.html#E9A78C3E-6470-45F8-A9B9-B7313AD60EB9" target="contentwin">High Speed I/O - CPU PCIe Gen4 - PCIe Gen4 Device Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Removed segment note</td><td>08/09/24 09:39 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#E9A78C3E-6470-45F8-A9B9-B7313AD60EB9" target="contentwin">High Speed I/O - CPU PCIe Gen4 - PCIe Gen4 Device Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed length to 254um from 304um</td><td>08/09/24 09:38 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#E9A78C3E-6470-45F8-A9B9-B7313AD60EB9" target="contentwin">High Speed I/O - CPU PCIe Gen4 - PCIe Gen4 Device Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:21 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#E9C896D6-E1C1-4D48-B4BF-A5C9EB2A8F79" target="contentwin">High Speed I/O - DMI Gen5 - (Internal Validation) DMI Gen5 Main Link Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updated Tline Type to include DSL and SL</td><td>03/14/25 05:50 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#E9C896D6-E1C1-4D48-B4BF-A5C9EB2A8F79" target="contentwin">High Speed I/O - DMI Gen5 - (Internal Validation) DMI Gen5 Main Link Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Remove max length to indicate as TBD</td><td>02/19/25 04:59 PM</td><td>Tran, Tan V</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#E9E25AD0-8B7E-4DAE-A4F6-5694F4528412" target="contentwin">High Speed I/O - CPU PCIe Gen5</a></td><td>Add TX-TX &amp; RX-RX length match to meet SNPS spec compliance</td><td>06/17/25 01:17 AM</td><td>TAN, Stephen</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#E9E25AD0-8B7E-4DAE-A4F6-5694F4528412" target="contentwin">High Speed I/O - CPU PCIe Gen5</a></td><td>Updated TX-TX and RX-RX skew requirement to 25mm from 0</td><td>06/17/25 12:44 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.7</td><td><a href="content.html#E9E25AD0-8B7E-4DAE-A4F6-5694F4528412" target="contentwin">High Speed I/O - CPU PCIe Gen5</a></td><td>Remove mil from the content</td><td>04/04/25 05:26 AM</td><td>Chen, Chi-te</td></tr><tr><td /><td>0.2</td><td><a href="content.html#E9E25AD0-8B7E-4DAE-A4F6-5694F4528412" target="contentwin">High Speed I/O - CPU PCIe Gen5</a></td><td>Renamed to CPU PCIe Gen5</td><td>05/16/24 03:50 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#E9E25AD0-8B7E-4DAE-A4F6-5694F4528412" target="contentwin">High Speed I/O - CPU PCIe Gen5</a></td><td>Added Reference plane notes for microstrip, stripline, dual stripline</td><td>05/08/24 08:44 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#E9E25AD0-8B7E-4DAE-A4F6-5694F4528412" target="contentwin">High Speed I/O - CPU PCIe Gen5</a></td><td>Renamed to SOC PCIe Gen 5</td><td>04/29/24 05:04 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#E9E25AD0-8B7E-4DAE-A4F6-5694F4528412" target="contentwin">High Speed I/O - CPU PCIe Gen5</a></td><td>Fixing Length Matching after upgrade to schema pdg-1.6</td><td>04/12/24 09:07 PM</td><td>Chaves Munoz, Fernanda</td></tr><tr><td /><td>0.2</td><td><a href="content.html#E9E25AD0-8B7E-4DAE-A4F6-5694F4528412" target="contentwin">High Speed I/O - CPU PCIe Gen5</a></td><td>Fixing Length Matching after upgrade to schema pdg-1.6</td><td>04/12/24 09:07 PM</td><td>Chaves Munoz, Fernanda</td></tr><tr><td /><td>0.7</td><td><a href="content.html#EA4AE3ED-1437-40B0-99C9-5327368C659B" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD2 LPDDR5x MEMORY DOWN (Type3 PCB)</a></td><td>Update title</td><td>05/05/25 04:33 PM</td><td>Chen, Chi-te</td></tr><tr><td /><td>0.7</td><td><a href="content.html#EA4AE3ED-1437-40B0-99C9-5327368C659B" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD2 LPDDR5x MEMORY DOWN (Type3 PCB)</a></td><td>Fix title</td><td>05/05/25 04:07 PM</td><td>Chen, Chi-te</td></tr><tr><td /><td>0.7</td><td><a href="content.html#EA4AE3ED-1437-40B0-99C9-5327368C659B" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD2 LPDDR5x MEMORY DOWN (Type3 PCB)</a></td><td>test</td><td>05/05/25 04:06 PM</td><td>Chen, Chi-te</td></tr><tr><td /><td>1.0</td><td><a href="content.html#EA6BAD41-5B0C-4570-907A-7DD7F3FD4C67" target="contentwin">Low Speed I/O - I2C - I2C for DDR5 SPD Topology</a></td><td>Updated signal netname</td><td>06/04/25 03:03 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#EA6BAD41-5B0C-4570-907A-7DD7F3FD4C67" target="contentwin">Low Speed I/O - I2C - I2C for DDR5 SPD Topology</a></td><td>Updated signal netname and extended length notes</td><td>06/04/25 03:01 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#EB0C6B10-C8FA-4253-9AFA-2DFAA2DBB3F9" target="contentwin">Low Speed I/O - I3C - I3C 1-Load 10MHz (Device Down) Topology - Segment Lengths</a></td><td>Updated DSL Tline type</td><td>02/14/25 11:10 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>1.2</td><td><a href="content.html#EB936A14-8EC9-4B7D-8D16-DA5E31C9C63C" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Pre-Channel Topology</a></td><td>Update Topology View</td><td>08/29/25 07:38 PM</td><td>Foroughian, Farnaz</td></tr><tr><td /><td>1.0</td><td><a href="content.html#EB936A14-8EC9-4B7D-8D16-DA5E31C9C63C" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Pre-Channel Topology</a></td><td>fixing MRTS</td><td>05/27/25 05:30 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>1.0</td><td><a href="content.html#EB936A14-8EC9-4B7D-8D16-DA5E31C9C63C" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Pre-Channel Topology</a></td><td>adding MRTS</td><td>05/22/25 04:05 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#EB936A14-8EC9-4B7D-8D16-DA5E31C9C63C" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Pre-Channel Topology</a></td><td>Update diagram name. move via count to via table. remove length matching info in topology</td><td>03/14/25 02:39 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.2</td><td><a href="content.html#EB936A14-8EC9-4B7D-8D16-DA5E31C9C63C" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Pre-Channel Topology</a></td><td>Remove min length requirement</td><td>09/25/24 09:10 PM</td><td>Law, Raymond R</td></tr><tr><td /><td>0.2</td><td><a href="content.html#EB936A14-8EC9-4B7D-8D16-DA5E31C9C63C" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Pre-Channel Topology</a></td><td>Update topology drawing</td><td>08/22/24 07:57 PM</td><td>Law, Raymond R</td></tr><tr><td /><td>0.2</td><td><a href="content.html#EB936A14-8EC9-4B7D-8D16-DA5E31C9C63C" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Pre-Channel Topology</a></td><td>New eUSB2 topology for repeater pre-channel</td><td>08/22/24 05:21 PM</td><td>Law, Raymond R</td></tr><tr><td /><td>1.0</td><td><a href="content.html#EBB5C2A3-B2BE-4DF3-9308-21DEAA189250" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO</a></td><td>notes</td><td>06/11/25 09:43 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>1.0</td><td><a href="content.html#EBB5C2A3-B2BE-4DF3-9308-21DEAA189250" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO</a></td><td>internal</td><td>06/11/25 09:42 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>0.2</td><td><a href="content.html#EBB5C2A3-B2BE-4DF3-9308-21DEAA189250" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO</a></td><td>name</td><td>09/26/24 10:32 PM</td><td>Qian, Wei</td></tr><tr><td /><td>0.2</td><td><a href="content.html#EBB5C2A3-B2BE-4DF3-9308-21DEAA189250" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO</a></td><td>name</td><td>09/26/24 10:32 PM</td><td>Qian, Wei</td></tr><tr><td /><td>0.2</td><td><a href="content.html#EBB5C2A3-B2BE-4DF3-9308-21DEAA189250" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO</a></td><td>name</td><td>09/26/24 10:32 PM</td><td>Qian, Wei</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#ED7B9174-A1DB-4AC3-AE56-E9AD9FFD6263" target="contentwin">High Speed I/O - TCP USB3.2</a></td><td>Removed length matching for TX-TX, RX-RX, Data-CLK</td><td>07/15/25 06:10 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#ED7B9174-A1DB-4AC3-AE56-E9AD9FFD6263" target="contentwin">High Speed I/O - TCP USB3.2</a></td><td>Added Reference plane notes for microstrip, stripline, dual stripline</td><td>05/08/24 08:59 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#ED7B9174-A1DB-4AC3-AE56-E9AD9FFD6263" target="contentwin">High Speed I/O - TCP USB3.2</a></td><td>Renamed to TCP USB3.2</td><td>04/27/24 06:21 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#ED7B9174-A1DB-4AC3-AE56-E9AD9FFD6263" target="contentwin">High Speed I/O - TCP USB3.2</a></td><td>Renamed Name</td><td>04/27/24 06:12 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#ED7B9174-A1DB-4AC3-AE56-E9AD9FFD6263" target="contentwin">High Speed I/O - TCP USB3.2</a></td><td>Changed to TCP USB3.2</td><td>04/27/24 01:16 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#ED7B9174-A1DB-4AC3-AE56-E9AD9FFD6263" target="contentwin">High Speed I/O - TCP USB3.2</a></td><td>Updated to TCSS USB3.2</td><td>04/25/24 05:37 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#ED7B9174-A1DB-4AC3-AE56-E9AD9FFD6263" target="contentwin">High Speed I/O - TCP USB3.2</a></td><td>Renamed to TCSS USB3.2 Type-A</td><td>04/24/24 05:12 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.0</td><td><a href="content.html#EDC1736C-932D-4516-935E-080F1BDB5C78" target="contentwin">High Speed I/O - Differential Clock (Gen4 support) - CLK PCIe Gen4 Add-in Card Clock Topology</a></td><td>MRTS</td><td>05/26/25 06:10 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#EDC1736C-932D-4516-935E-080F1BDB5C78" target="contentwin">High Speed I/O - Differential Clock (Gen4 support) - CLK PCIe Gen4 Add-in Card Clock Topology</a></td><td>Remove mil from the content</td><td>04/04/25 05:37 AM</td><td>Chen, Chi-te</td></tr><tr><td /><td>0.7</td><td><a href="content.html#EDC1736C-932D-4516-935E-080F1BDB5C78" target="contentwin">High Speed I/O - Differential Clock (Gen4 support) - CLK PCIe Gen4 Add-in Card Clock Topology</a></td><td>Updating</td><td>03/24/25 05:16 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.5</td><td><a href="content.html#EDC1736C-932D-4516-935E-080F1BDB5C78" target="contentwin">High Speed I/O - Differential Clock (Gen4 support) - CLK PCIe Gen4 Add-in Card Clock Topology</a></td><td>Removing mismatch info</td><td>01/22/25 06:16 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#EE319D4D-E37B-4518-A56B-31AA7C328673" target="contentwin">High Speed I/O - CNVIO3 - CNVIO3 Module Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>update internal and external for length and routing layer</td><td>04/25/25 06:33 PM</td><td>Nguyen, Kevin H</td></tr><tr><td /><td>0.6</td><td><a href="content.html#EE319D4D-E37B-4518-A56B-31AA7C328673" target="contentwin">High Speed I/O - CNVIO3 - CNVIO3 Module Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updated Tline Type</td><td>03/14/25 05:58 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#EE319D4D-E37B-4518-A56B-31AA7C328673" target="contentwin">High Speed I/O - CNVIO3 - CNVIO3 Module Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updated Tline Type to DSL,SL for BO and M1</td><td>03/13/25 11:47 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.5</td><td><a href="content.html#EE319D4D-E37B-4518-A56B-31AA7C328673" target="contentwin">High Speed I/O - CNVIO3 - CNVIO3 Module Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>update total length</td><td>02/13/25 10:42 PM</td><td>Nguyen, Kevin H</td></tr><tr><td /><td>0.4</td><td><a href="content.html#EE319D4D-E37B-4518-A56B-31AA7C328673" target="contentwin">High Speed I/O - CNVIO3 - CNVIO3 Module Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Update total length to 7 inches</td><td>11/22/24 08:40 PM</td><td>Nguyen, Kevin H</td></tr><tr><td /><td>0.2</td><td><a href="content.html#EE319D4D-E37B-4518-A56B-31AA7C328673" target="contentwin">High Speed I/O - CNVIO3 - CNVIO3 Module Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 10:26 PM</td><td>Tran, Tan V</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#EEDDA67E-4754-45C8-A8D2-AD325016FA13" target="contentwin">High Speed I/O - Differential Clock (Gen4 support) - (Internal) CLK PCIe4 and USB4 RefCLK Topology</a></td><td>Updating diagram name</td><td>07/02/25 10:19 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#EEDDA67E-4754-45C8-A8D2-AD325016FA13" target="contentwin">High Speed I/O - Differential Clock (Gen4 support) - (Internal) CLK PCIe4 and USB4 RefCLK Topology</a></td><td>updating diagram</td><td>07/02/25 10:17 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#EEDDA67E-4754-45C8-A8D2-AD325016FA13" target="contentwin">High Speed I/O - Differential Clock (Gen4 support) - (Internal) CLK PCIe4 and USB4 RefCLK Topology</a></td><td>Updating Diagram</td><td>07/02/25 10:14 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>1.0</td><td><a href="content.html#EF5906A9-A171-4951-884A-E2E47A949086" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 2-Load Star Topology</a></td><td>Added MRTS</td><td>06/09/25 04:45 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.6</td><td><a href="content.html#EF5906A9-A171-4951-884A-E2E47A949086" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 2-Load Star Topology</a></td><td>Updated max via allowed and removed max device supported</td><td>03/10/25 06:15 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#EF5906A9-A171-4951-884A-E2E47A949086" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 2-Load Star Topology</a></td><td>Updated toplogy diagram, cable notes, length matching, frequency, and device info</td><td>01/21/25 02:21 PM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.2</td><td><a href="content.html#EF669012-4120-4778-B58B-165D1DEFBE83" target="contentwin">High Speed I/O - Differential Clock (Gen3 and below support)</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:25 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.2</td><td><a href="content.html#EF82D763-2124-4549-BEDB-2541DBF2977A" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Cascaded Retimer Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</a></td><td>Updated maximum length note</td><td>08/26/25 06:34 PM</td><td>Ke, Mengkun</td></tr><tr><td /><td>1.0</td><td><a href="content.html#EF82D763-2124-4549-BEDB-2541DBF2977A" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Cascaded Retimer Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</a></td><td>Added DSL Tline, and note to address via stub</td><td>06/04/25 06:22 PM</td><td>Ke, Mengkun</td></tr><tr><td /><td>0.6</td><td><a href="content.html#EF82D763-2124-4549-BEDB-2541DBF2977A" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Cascaded Retimer Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</a></td><td>Reduce max. MS BO length to 2mm</td><td>03/05/25 04:08 AM</td><td>Ke, Mengkun</td></tr><tr><td /><td>0.2</td><td><a href="content.html#EF82D763-2124-4549-BEDB-2541DBF2977A" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Cascaded Retimer Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:42 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.5</td><td><a href="content.html#F004F5D0-F970-42FA-9656-8E03CB21D27A" target="contentwin">System Memory - DDR5 - SODIMM 1DPC - Signals - Mainstream, Premium Mid Loss (PML), DQS, CH-1/CH-3, Inner</a></td><td>Updated SODIMM 1DPC guidelines</td><td>02/12/25 09:12 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.2</td><td><a href="content.html#F004F5D0-F970-42FA-9656-8E03CB21D27A" target="contentwin">System Memory - DDR5 - SODIMM 1DPC - Signals - Mainstream, Premium Mid Loss (PML), DQS, CH-1/CH-3, Inner</a></td><td>Change to Mid Loss material</td><td>09/25/24 06:05 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.2</td><td><a href="content.html#F004F5D0-F970-42FA-9656-8E03CB21D27A" target="contentwin">System Memory - DDR5 - SODIMM 1DPC - Signals - Mainstream, Premium Mid Loss (PML), DQS, CH-1/CH-3, Inner</a></td><td>Updated for NVL-Hx SODIMM 1DPC</td><td>09/24/24 11:50 PM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.7</td><td><a href="content.html#F025C7FE-5E53-4DF8-ACBD-E9143A118769" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-4 - Signals - Mainstream, Premium Mid Loss (PML), CLK, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>Updated max channel length reduction</td><td>05/02/25 06:02 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>1.2</td><td><a href="content.html#F0421B97-48EA-413F-9ECA-B80AF95F772E" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Pre-Channel Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Update Note</td><td>08/29/25 07:39 PM</td><td>Foroughian, Farnaz</td></tr><tr><td>0.6</td><td>1.1</td><td><a href="content.html#F0421B97-48EA-413F-9ECA-B80AF95F772E" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Pre-Channel Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updating category</td><td>07/29/25 05:50 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#F0421B97-48EA-413F-9ECA-B80AF95F772E" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Pre-Channel Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updated Tline Type to include MS,DSL,SL</td><td>03/14/25 11:22 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.5</td><td><a href="content.html#F0421B97-48EA-413F-9ECA-B80AF95F772E" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Pre-Channel Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Update length</td><td>02/14/25 07:56 PM</td><td>Foroughian, Farnaz</td></tr><tr><td /><td>0.2</td><td><a href="content.html#F0421B97-48EA-413F-9ECA-B80AF95F772E" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Pre-Channel Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Update segment lengths</td><td>08/22/24 08:00 PM</td><td>Law, Raymond R</td></tr><tr><td /><td>0.2</td><td><a href="content.html#F0421B97-48EA-413F-9ECA-B80AF95F772E" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Pre-Channel Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>eUSB2 repeater pre-channel max length is 9"</td><td>08/22/24 05:23 PM</td><td>Law, Raymond R</td></tr><tr><td>0.6</td><td>1.1</td><td><a href="content.html#F07A70A2-1B0A-4353-8D4E-46CB936D81DB" target="contentwin">High Speed I/O - CPU USB3.2 Gen2 - (Internal Validation) USB3.2 Gen2x1 Type-A Redriver Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updating Category</td><td>07/29/25 05:26 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#F07A70A2-1B0A-4353-8D4E-46CB936D81DB" target="contentwin">High Speed I/O - CPU USB3.2 Gen2 - (Internal Validation) USB3.2 Gen2x1 Type-A Redriver Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Update lengths and notes</td><td>02/24/25 04:46 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#F07A70A2-1B0A-4353-8D4E-46CB936D81DB" target="contentwin">High Speed I/O - CPU USB3.2 Gen2 - (Internal Validation) USB3.2 Gen2x1 Type-A Redriver Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:56 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#F07A70A2-1B0A-4353-8D4E-46CB936D81DB" target="contentwin">High Speed I/O - CPU USB3.2 Gen2 - (Internal Validation) USB3.2 Gen2x1 Type-A Redriver Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:56 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#F07A70A2-1B0A-4353-8D4E-46CB936D81DB" target="contentwin">High Speed I/O - CPU USB3.2 Gen2 - (Internal Validation) USB3.2 Gen2x1 Type-A Redriver Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:56 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#F07A70A2-1B0A-4353-8D4E-46CB936D81DB" target="contentwin">High Speed I/O - CPU USB3.2 Gen2 - (Internal Validation) USB3.2 Gen2x1 Type-A Redriver Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:56 PM</td><td>Tran, Tan V</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#F10046D8-6B8F-4158-81F1-84A223487915" target="contentwin">High Speed I/O - PCH PCIe Gen5 - (internal) PCIe Gen5 Add-in Card Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Removed BO length note to allow 325um S-Non-ES</td><td>07/14/25 11:26 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#F10046D8-6B8F-4158-81F1-84A223487915" target="contentwin">High Speed I/O - PCH PCIe Gen5 - (internal) PCIe Gen5 Add-in Card Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updated Tline Type to include DSL and SL</td><td>03/14/25 04:46 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#F10046D8-6B8F-4158-81F1-84A223487915" target="contentwin">High Speed I/O - PCH PCIe Gen5 - (internal) PCIe Gen5 Add-in Card Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed length to 127um from 147um</td><td>08/09/24 09:53 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#F10046D8-6B8F-4158-81F1-84A223487915" target="contentwin">High Speed I/O - PCH PCIe Gen5 - (internal) PCIe Gen5 Add-in Card Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:23 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.5</td><td><a href="content.html#F31B58F9-A2F0-4DDA-9C0E-0CCFA74F3395" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 4-Load Star (Device Down) Topology - Segment Lengths</a></td><td>Updated segment naming to align with topology diagram</td><td>01/21/25 02:09 PM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#F352B55B-70E8-4AD8-ABC4-070B7A16D08E" target="contentwin">High Speed I/O - HDMI - (Internal) HDMI Limiting Redriver 12G Topology - Mainstream, Premium Mid Loss (PML), Tx, Post-Channel</a></td><td>adding length note for the RVP team</td><td>05/27/25 10:57 PM</td><td>Fong Chen, Kaseng</td></tr><tr><td /><td>1.0</td><td><a href="content.html#F356A482-A672-4CB7-AFEB-0B2821A38F7B" target="contentwin">System Memory - LPDDR5/x - CAMM2 x128 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), DBI/DQ, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>Added DBI guidelines</td><td>06/03/25 10:11 PM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.7</td><td><a href="content.html#F356A482-A672-4CB7-AFEB-0B2821A38F7B" target="contentwin">System Memory - LPDDR5/x - CAMM2 x128 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), DBI/DQ, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>Stackup material updated.</td><td>04/30/25 10:58 AM</td><td>Govind, Greeshmaja</td></tr><tr><td /><td>0.7</td><td><a href="content.html#F356A482-A672-4CB7-AFEB-0B2821A38F7B" target="contentwin">System Memory - LPDDR5/x - CAMM2 x128 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), DBI/DQ, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>Segment lengths updated.</td><td>04/30/25 10:02 AM</td><td>Govind, Greeshmaja</td></tr><tr><td /><td>0.7</td><td><a href="content.html#F356A482-A672-4CB7-AFEB-0B2821A38F7B" target="contentwin">System Memory - LPDDR5/x - CAMM2 x128 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), DBI/DQ, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>Segment lengths updated</td><td>04/30/25 06:48 AM</td><td>Govind, Greeshmaja</td></tr><tr><td /><td>0.2</td><td><a href="content.html#F356A482-A672-4CB7-AFEB-0B2821A38F7B" target="contentwin">System Memory - LPDDR5/x - CAMM2 x128 Type-3 - Signals - Mainstream, Premium Mid Loss (PML), DBI/DQ, CH-0/CH-2/CH-4/CH-6, Outer</a></td><td>Change to Mid Loss material</td><td>09/25/24 06:49 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>1.0</td><td><a href="content.html#F3AB3299-69AB-488D-B1B3-C1C00C65AF57" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Type-C Port with BC1.2 Charger Module / MUX / Power Switch Topology</a></td><td>Updating</td><td>05/22/25 08:32 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#F3AB3299-69AB-488D-B1B3-C1C00C65AF57" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Type-C Port with BC1.2 Charger Module / MUX / Power Switch Topology</a></td><td>Updating Diagram</td><td>05/07/25 12:46 AM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#F3AB3299-69AB-488D-B1B3-C1C00C65AF57" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Type-C Port with BC1.2 Charger Module / MUX / Power Switch Topology</a></td><td>Moved min length to length section</td><td>03/15/25 01:07 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#F3AB3299-69AB-488D-B1B3-C1C00C65AF57" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Type-C Port with BC1.2 Charger Module / MUX / Power Switch Topology</a></td><td>Update diagram name. move via count to via table. remove length matching info in topology</td><td>03/14/25 02:55 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.6</td><td><a href="content.html#F3AB3299-69AB-488D-B1B3-C1C00C65AF57" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Type-C Port with BC1.2 Charger Module / MUX / Power Switch Topology</a></td><td>Added CMC and ESD note</td><td>02/25/25 02:49 AM</td><td>Vargas, Marcos</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#F3E03E31-D425-4131-9960-4E5804D1C13A" target="contentwin">High Speed I/O - PCH USB3.2 Gen1</a></td><td>Removed P-N length matching duiplication</td><td>07/16/25 12:00 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.7</td><td><a href="content.html#F3E03E31-D425-4131-9960-4E5804D1C13A" target="contentwin">High Speed I/O - PCH USB3.2 Gen1</a></td><td>Remove mil from the content</td><td>04/04/25 05:35 AM</td><td>Chen, Chi-te</td></tr><tr><td /><td>0.2</td><td><a href="content.html#F3E03E31-D425-4131-9960-4E5804D1C13A" target="contentwin">High Speed I/O - PCH USB3.2 Gen1</a></td><td>Renamed to PCH USB3.2 Gen1</td><td>05/16/24 03:51 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#F3E03E31-D425-4131-9960-4E5804D1C13A" target="contentwin">High Speed I/O - PCH USB3.2 Gen1</a></td><td>Renamed to USB3.2 Gen1 PCH</td><td>04/27/24 12:27 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.0</td><td><a href="content.html#F3E1EA1E-6243-4FD3-AC0C-EBDEF0EED028" target="contentwin">High Speed I/O - CPU USB3.2 Gen2 - USB3.2 Gen2x1 Type-A External Topology</a></td><td>MRTS</td><td>05/26/25 06:00 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#F3E1EA1E-6243-4FD3-AC0C-EBDEF0EED028" target="contentwin">High Speed I/O - CPU USB3.2 Gen2 - USB3.2 Gen2x1 Type-A External Topology</a></td><td>Add allowed via number</td><td>03/17/25 06:19 PM</td><td>Jimenez Arias, Jean</td></tr><tr><td /><td>0.6</td><td><a href="content.html#F3E1EA1E-6243-4FD3-AC0C-EBDEF0EED028" target="contentwin">High Speed I/O - CPU USB3.2 Gen2 - USB3.2 Gen2x1 Type-A External Topology</a></td><td>Updating</td><td>03/14/25 10:15 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.2</td><td><a href="content.html#F3E1EA1E-6243-4FD3-AC0C-EBDEF0EED028" target="contentwin">High Speed I/O - CPU USB3.2 Gen2 - USB3.2 Gen2x1 Type-A External Topology</a></td><td>Renamed to USB3.2 Gen2 External Topology</td><td>04/27/24 06:28 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#F3E1EA1E-6243-4FD3-AC0C-EBDEF0EED028" target="contentwin">High Speed I/O - CPU USB3.2 Gen2 - USB3.2 Gen2x1 Type-A External Topology</a></td><td>Renamed to USB3.2 Gen2 Type-A External Topology</td><td>04/24/24 10:47 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.0</td><td><a href="content.html#F40C79DD-218E-4822-81F1-7CF409CFA9EA" target="contentwin">Low Speed I/O - I2S - I2S Device Mode: 1-Load (Add-In Card) Topology - Segment Lengths</a></td><td>added min length info</td><td>06/06/25 08:33 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td>0.6</td><td>1.1</td><td><a href="content.html#F4374EFD-7A54-4018-83F4-7677A41C167E" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Device Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updating Category to Mainstream from None.</td><td>07/29/25 07:30 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#F4374EFD-7A54-4018-83F4-7677A41C167E" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Device Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Added min length requirement and update Tline Type for BO&amp;M1+M2 to support MS,DSL,SL</td><td>03/15/25 12:57 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#F4374EFD-7A54-4018-83F4-7677A41C167E" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Device Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:44 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.0</td><td><a href="content.html#F4A56717-AC89-4B2D-B7CA-6924F08B9C06" target="contentwin">High Speed I/O - PCH USB3.2 Gen1 - USB3.2 Gen1x1 Type-A External Topology</a></td><td>MRTS</td><td>05/22/25 10:12 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#F4A56717-AC89-4B2D-B7CA-6924F08B9C06" target="contentwin">High Speed I/O - PCH USB3.2 Gen1 - USB3.2 Gen1x1 Type-A External Topology</a></td><td>Adding allowed via number</td><td>03/17/25 05:56 PM</td><td>Jimenez Arias, Jean</td></tr><tr><td /><td>0.6</td><td><a href="content.html#F4A56717-AC89-4B2D-B7CA-6924F08B9C06" target="contentwin">High Speed I/O - PCH USB3.2 Gen1 - USB3.2 Gen1x1 Type-A External Topology</a></td><td>Updating</td><td>03/14/25 10:35 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#F4AC5010-D158-43CC-B292-2B9DC5DC15CB" target="contentwin">High Speed I/O - eDP - eDP HBR2 Main Link Topology - Mainstream, Premium Mid Loss (PML), Tx</a></td><td>Updating lengths</td><td>04/09/25 04:43 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#F4AC5010-D158-43CC-B292-2B9DC5DC15CB" target="contentwin">High Speed I/O - eDP - eDP HBR2 Main Link Topology - Mainstream, Premium Mid Loss (PML), Tx</a></td><td>Updating</td><td>04/09/25 04:42 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#F4AC5010-D158-43CC-B292-2B9DC5DC15CB" target="contentwin">High Speed I/O - eDP - eDP HBR2 Main Link Topology - Mainstream, Premium Mid Loss (PML), Tx</a></td><td>Updating Lengths</td><td>04/09/25 04:37 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#F4AC5010-D158-43CC-B292-2B9DC5DC15CB" target="contentwin">High Speed I/O - eDP - eDP HBR2 Main Link Topology - Mainstream, Premium Mid Loss (PML), Tx</a></td><td>Updated Tline Type to include DSL</td><td>03/14/25 06:39 PM</td><td>Tran, Tan V</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#F5265EED-8FAA-49BC-8A8F-259C1CFFEA16" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - (Internal) PCIe Gen3 Add-in Card Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed BO length to 12.7mm from 15mm</td><td>07/14/25 10:58 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#F5265EED-8FAA-49BC-8A8F-259C1CFFEA16" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - (Internal) PCIe Gen3 Add-in Card Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updated Tline Type to include DSL and SL</td><td>03/14/25 04:22 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#F5265EED-8FAA-49BC-8A8F-259C1CFFEA16" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - (Internal) PCIe Gen3 Add-in Card Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:33 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.0</td><td><a href="content.html#F56D6403-0BA5-45C7-A2A0-C4D6A172942A" target="contentwin">Low Speed I/O - CNVi BRI and RGI - CNVi BRI and RGI 1-Load Topology</a></td><td>Updated reference plane notes bracket symbol</td><td>06/03/25 03:40 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0</td><td><a href="content.html#F56D6403-0BA5-45C7-A2A0-C4D6A172942A" target="contentwin">Low Speed I/O - CNVi BRI and RGI - CNVi BRI and RGI 1-Load Topology</a></td><td>Added MRTS </td><td>05/20/25 04:49 PM</td><td>Ke, Mengkun</td></tr><tr><td /><td>0.7</td><td><a href="content.html#F56D6403-0BA5-45C7-A2A0-C4D6A172942A" target="contentwin">Low Speed I/O - CNVi BRI and RGI - CNVi BRI and RGI 1-Load Topology</a></td><td>Updated ref plane notes and M4 (BRI_RSP) notes</td><td>04/25/25 07:03 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.7</td><td><a href="content.html#F56D6403-0BA5-45C7-A2A0-C4D6A172942A" target="contentwin">Low Speed I/O - CNVi BRI and RGI - CNVi BRI and RGI 1-Load Topology</a></td><td>Updated chapter naming</td><td>04/23/25 05:57 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.7</td><td><a href="content.html#F56D6403-0BA5-45C7-A2A0-C4D6A172942A" target="contentwin">Low Speed I/O - CNVi BRI and RGI - CNVi BRI and RGI 1-Load Topology</a></td><td>Added tolerance on R1</td><td>04/23/25 05:52 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.6</td><td><a href="content.html#F56D6403-0BA5-45C7-A2A0-C4D6A172942A" target="contentwin">Low Speed I/O - CNVi BRI and RGI - CNVi BRI and RGI 1-Load Topology</a></td><td>Updated R1, R2 recommendation</td><td>03/17/25 02:38 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.6</td><td><a href="content.html#F56D6403-0BA5-45C7-A2A0-C4D6A172942A" target="contentwin">Low Speed I/O - CNVi BRI and RGI - CNVi BRI and RGI 1-Load Topology</a></td><td>Updated via section</td><td>03/11/25 05:19 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#F56D6403-0BA5-45C7-A2A0-C4D6A172942A" target="contentwin">Low Speed I/O - CNVi BRI and RGI - CNVi BRI and RGI 1-Load Topology</a></td><td>Change R1 and R2 values </td><td>02/14/25 06:53 PM</td><td>Ke, Mengkun</td></tr><tr><td /><td>0.5</td><td><a href="content.html#F56D6403-0BA5-45C7-A2A0-C4D6A172942A" target="contentwin">Low Speed I/O - CNVi BRI and RGI - CNVi BRI and RGI 1-Load Topology</a></td><td>Split to 2 diagram and updated PCH to CPU</td><td>01/23/25 05:54 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#F587BA34-2FFC-48DF-8DDC-3A7CC2C2B252" target="contentwin">High Speed I/O - CNVIO3 - CNVIO3 Module Down Topology</a></td><td>updating diagram</td><td>07/14/25 09:42 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>1.0</td><td><a href="content.html#F587BA34-2FFC-48DF-8DDC-3A7CC2C2B252" target="contentwin">High Speed I/O - CNVIO3 - CNVIO3 Module Down Topology</a></td><td>MRTS</td><td>05/22/25 09:09 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#F587BA34-2FFC-48DF-8DDC-3A7CC2C2B252" target="contentwin">High Speed I/O - CNVIO3 - CNVIO3 Module Down Topology</a></td><td>Updated diagram name</td><td>03/14/25 05:55 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.5</td><td><a href="content.html#F587BA34-2FFC-48DF-8DDC-3A7CC2C2B252" target="contentwin">High Speed I/O - CNVIO3 - CNVIO3 Module Down Topology</a></td><td>Removed CNVio2 signal list</td><td>02/14/25 11:38 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#F587BA34-2FFC-48DF-8DDC-3A7CC2C2B252" target="contentwin">High Speed I/O - CNVIO3 - CNVIO3 Module Down Topology</a></td><td>Renamed to CNVIO3 Module Down Topology</td><td>04/24/24 10:36 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.7</td><td><a href="content.html#F5AAA497-39E9-43AD-96DF-21B6C54727EE" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE (Type4 PCB)</a></td><td>T4 config add</td><td>04/30/25 06:53 AM</td><td>Lohani, Jagdish</td></tr><tr><td /><td>0.2</td><td><a href="content.html#F61F79CD-8596-473F-BA27-641EFEEF5603" target="contentwin">Power Integrity - Processor Power Rails - Documents</a></td><td>Created new rail</td><td>09/27/24 01:16 PM</td><td>Parekh, Pratik N</td></tr><tr><td /><td>0.2</td><td><a href="content.html#F61F79CD-8596-473F-BA27-641EFEEF5603" target="contentwin">Power Integrity - Processor Power Rails - Documents</a></td><td>Created new rail</td><td>09/27/24 01:16 PM</td><td>Parekh, Pratik N</td></tr><tr><td /><td>0.2</td><td><a href="content.html#F61F79CD-8596-473F-BA27-641EFEEF5603" target="contentwin">Power Integrity - Processor Power Rails - Documents</a></td><td>Created new rail</td><td>09/27/24 01:16 PM</td><td>Parekh, Pratik N</td></tr><tr><td /><td>1.0</td><td><a href="content.html#F65B8D01-58F6-407F-8ED6-0B80D913790A" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE (Type3 PCB)</a></td><td>config name update</td><td>06/05/25 08:40 AM</td><td>Lohani, Jagdish</td></tr><tr><td /><td>1.0</td><td><a href="content.html#F6B687C5-7293-4B82-85D7-21221734A82E" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Type-C Topology</a></td><td>MRTS</td><td>05/22/25 08:26 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#F6B687C5-7293-4B82-85D7-21221734A82E" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Type-C Topology</a></td><td>Moved min length to length section</td><td>03/15/25 01:05 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#F6B687C5-7293-4B82-85D7-21221734A82E" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Type-C Topology</a></td><td>Update diagram name. move via count to via table. remove length matching info in topology</td><td>03/14/25 02:53 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.6</td><td><a href="content.html#F6B687C5-7293-4B82-85D7-21221734A82E" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Type-C Topology</a></td><td>Added CMC and ESD note</td><td>02/25/25 02:43 AM</td><td>Vargas, Marcos</td></tr><tr><td /><td>0.5</td><td><a href="content.html#F6FB7EF0-8FF6-45AC-B880-3C22FC196CD6" target="contentwin">Electromagnetic Compatibility - DLVR RFI Design Guidelines - Minimize DLVR Input Power Planes’ Exposure</a></td><td>updating section title</td><td>12/26/24 09:58 PM</td><td>Paniagua Acuna, Luis Carlos</td></tr><tr><td /><td>0.5</td><td><a href="content.html#F6FB7EF0-8FF6-45AC-B880-3C22FC196CD6" target="contentwin">Electromagnetic Compatibility - DLVR RFI Design Guidelines - Minimize DLVR Input Power Planes’ Exposure</a></td><td>Removing VCCIA and VCCSA, leaving only VCCCORE</td><td>12/23/24 05:30 PM</td><td>Paniagua Acuna, Luis Carlos</td></tr><tr><td /><td>0.7</td><td><a href="content.html#F78137A5-F455-41B5-8ECE-A59A7E823EAA" target="contentwin">High Speed I/O - TCP TBT5 - TCP AUX With Retimer Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</a></td><td>Document moved</td><td>04/16/25 08:01 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#F78137A5-F455-41B5-8ECE-A59A7E823EAA" target="contentwin">High Speed I/O - TCP TBT5 - TCP AUX With Retimer Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</a></td><td>updating</td><td>03/27/25 09:53 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#F78137A5-F455-41B5-8ECE-A59A7E823EAA" target="contentwin">High Speed I/O - TCP TBT5 - TCP AUX With Retimer Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</a></td><td>Updating lengths</td><td>03/27/25 12:05 AM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#F78137A5-F455-41B5-8ECE-A59A7E823EAA" target="contentwin">High Speed I/O - TCP TBT5 - TCP AUX With Retimer Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</a></td><td>Updated Tline Type</td><td>03/14/25 06:03 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.0</td><td><a href="content.html#F8457BEB-6133-4C0D-90D2-B25C9434AFCB" target="contentwin">Low Speed I/O - SUSCLK - SUSCLK 1-Load (Add-In Card) Topology</a></td><td>Added signal netname</td><td>05/21/25 06:03 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.7</td><td><a href="content.html#F8457BEB-6133-4C0D-90D2-B25C9434AFCB" target="contentwin">Low Speed I/O - SUSCLK - SUSCLK 1-Load (Add-In Card) Topology</a></td><td>Updated section naming</td><td>03/27/25 03:14 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#F8AF0B09-9D83-438C-8114-6DA313E2C2F8" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - (Internal) PCIe Gen1 Add-in Card Topology</a></td><td>Removed Breakout length and spacing note</td><td>07/14/25 10:52 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#F8AF0B09-9D83-438C-8114-6DA313E2C2F8" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - (Internal) PCIe Gen1 Add-in Card Topology</a></td><td>Updatd AC cap note</td><td>03/15/25 12:25 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#F8AF0B09-9D83-438C-8114-6DA313E2C2F8" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - (Internal) PCIe Gen1 Add-in Card Topology</a></td><td>Updated via note to indicate Motherboard side</td><td>03/14/25 08:43 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#F8AF0B09-9D83-438C-8114-6DA313E2C2F8" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - (Internal) PCIe Gen1 Add-in Card Topology</a></td><td>Moved Express card / Add-in card via to Via section</td><td>03/14/25 08:39 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#F8AF0B09-9D83-438C-8114-6DA313E2C2F8" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - (Internal) PCIe Gen1 Add-in Card Topology</a></td><td>Updated diagram name and moved number of vias to Via section</td><td>03/14/25 03:51 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.4</td><td><a href="content.html#F8AF0B09-9D83-438C-8114-6DA313E2C2F8" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - (Internal) PCIe Gen1 Add-in Card Topology</a></td><td>Renamed to (Internal) PCIe Gen1 Add-in Card Topology</td><td>10/18/24 03:18 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.4</td><td><a href="content.html#F8AF0B09-9D83-438C-8114-6DA313E2C2F8" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - (Internal) PCIe Gen1 Add-in Card Topology</a></td><td>Add interleave requirement</td><td>10/17/24 05:41 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#F8AF0B09-9D83-438C-8114-6DA313E2C2F8" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - (Internal) PCIe Gen1 Add-in Card Topology</a></td><td>Renamed to PCIe Gen1 Add-in Card Topology</td><td>05/16/24 03:57 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.0</td><td><a href="content.html#F8AF8DDB-527A-497B-8B9D-DD998273189C" target="contentwin">System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), DQ, CH-1/CH-3, Inner</a></td><td>pin group update</td><td>06/06/25 02:41 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>1.0</td><td><a href="content.html#F8AF8DDB-527A-497B-8B9D-DD998273189C" target="contentwin">System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), DQ, CH-1/CH-3, Inner</a></td><td>pin group update</td><td>06/05/25 02:51 PM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#F8AF8DDB-527A-497B-8B9D-DD998273189C" target="contentwin">System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), DQ, CH-1/CH-3, Inner</a></td><td>Updated Segments</td><td>03/14/25 05:30 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#F8AF8DDB-527A-497B-8B9D-DD998273189C" target="contentwin">System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), DQ, CH-1/CH-3, Inner</a></td><td>Segment length updated</td><td>03/13/25 04:49 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#F8AF8DDB-527A-497B-8B9D-DD998273189C" target="contentwin">System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), DQ, CH-1/CH-3, Inner</a></td><td>Category Update</td><td>03/13/25 02:38 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#F8AF8DDB-527A-497B-8B9D-DD998273189C" target="contentwin">System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), DQ, CH-1/CH-3, Inner</a></td><td>Stackup Material Update</td><td>03/10/25 12:15 PM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#F8AF8DDB-527A-497B-8B9D-DD998273189C" target="contentwin">System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), DQ, CH-1/CH-3, Inner</a></td><td>Updated for NVL-Hx SODIMM 2DPC</td><td>09/25/24 05:51 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>1.2</td><td><a href="content.html#F8E26591-6446-487E-860F-8AD256A810D7" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</a></td><td>Updated Maximum length note</td><td>08/26/25 06:27 PM</td><td>Ke, Mengkun</td></tr><tr><td /><td>1.0</td><td><a href="content.html#F8E26591-6446-487E-860F-8AD256A810D7" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</a></td><td>Added DSL Tline with via notes</td><td>06/04/25 06:19 PM</td><td>Ke, Mengkun</td></tr><tr><td /><td>0.6</td><td><a href="content.html#F8E26591-6446-487E-860F-8AD256A810D7" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</a></td><td>Lower MS BO length to &lt;2mm </td><td>03/05/25 04:05 AM</td><td>Ke, Mengkun</td></tr><tr><td /><td>0.5</td><td><a href="content.html#F8E26591-6446-487E-860F-8AD256A810D7" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</a></td><td>Add SL support</td><td>01/28/25 10:52 PM</td><td>Ke, Mengkun</td></tr><tr><td /><td>0.2</td><td><a href="content.html#F8E26591-6446-487E-860F-8AD256A810D7" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:42 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#F9334D81-3C93-44CC-8ED0-B6292EE77FA2" target="contentwin">System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), DQS, CH-0/CH-2, Outer</a></td><td>Updated Segments</td><td>03/14/25 05:29 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#F9334D81-3C93-44CC-8ED0-B6292EE77FA2" target="contentwin">System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), DQS, CH-0/CH-2, Outer</a></td><td>Segment length updated</td><td>03/13/25 04:53 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#F9334D81-3C93-44CC-8ED0-B6292EE77FA2" target="contentwin">System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), DQS, CH-0/CH-2, Outer</a></td><td>Category Update</td><td>03/13/25 02:38 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#F9334D81-3C93-44CC-8ED0-B6292EE77FA2" target="contentwin">System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), DQS, CH-0/CH-2, Outer</a></td><td>Stackup Material Update</td><td>03/10/25 12:15 PM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#F9334D81-3C93-44CC-8ED0-B6292EE77FA2" target="contentwin">System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Signals - Mainstream, Premium Mid Loss (PML), DQS, CH-0/CH-2, Outer</a></td><td>Updated for NVL-Hx SODIMM 2DPC</td><td>09/25/24 05:59 AM</td><td>Chen, Qinghua</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#F96DEE70-EFD5-40F3-97DB-F4D980E14840" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen3 Internal Cable Topology</a></td><td>Added Fiberweave note</td><td>07/14/25 11:04 PM</td><td>Tran, Tan V</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#F96DEE70-EFD5-40F3-97DB-F4D980E14840" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen3 Internal Cable Topology</a></td><td>Removed Breakout length and spacing note</td><td>07/14/25 11:00 PM</td><td>Tran, Tan V</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#F96DEE70-EFD5-40F3-97DB-F4D980E14840" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen3 Internal Cable Topology</a></td><td>updating</td><td>07/11/25 05:46 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>1.0</td><td><a href="content.html#F96DEE70-EFD5-40F3-97DB-F4D980E14840" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen3 Internal Cable Topology</a></td><td>MRTS</td><td>05/22/25 09:42 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#F96DEE70-EFD5-40F3-97DB-F4D980E14840" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen3 Internal Cable Topology</a></td><td>Updated AC cap note</td><td>03/15/25 12:36 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#F96DEE70-EFD5-40F3-97DB-F4D980E14840" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen3 Internal Cable Topology</a></td><td>Updated diagram name and moved number of vias to Via section</td><td>03/14/25 04:29 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.4</td><td><a href="content.html#F96DEE70-EFD5-40F3-97DB-F4D980E14840" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen3 Internal Cable Topology</a></td><td>Add interleave requirement</td><td>10/17/24 05:49 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#F96DEE70-EFD5-40F3-97DB-F4D980E14840" target="contentwin">High Speed I/O - PCH PCIe Gen1-4 - PCIe Gen3 Internal Cable Topology</a></td><td>Renamed to PCIe Gen3 Internal Cable Topology</td><td>05/16/24 04:00 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#FA1882E8-093F-4D8B-B890-AC452656AFC2" target="contentwin">High Speed I/O - Differential Clock (Gen3 and below support)</a></td><td>Renamed to CLK PCIe Gen4 Add-in Card Clock Topology</td><td>05/10/24 10:04 PM</td><td>Tran, Tan V</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#FA19C09F-8522-42BF-891E-5A44F623115A" target="contentwin">High Speed I/O - Differential Clock (Gen3 and below support) - CLK PCIe Gen1-3 Device Down Clock Topology - Mainstream, Premium Mid Loss (PML), Tx</a></td><td>segment tline</td><td>07/03/25 05:59 PM</td><td>Chowdhury, Brinta</td></tr><tr><td /><td>0.5</td><td><a href="content.html#FA19C09F-8522-42BF-891E-5A44F623115A" target="contentwin">High Speed I/O - Differential Clock (Gen3 and below support) - CLK PCIe Gen1-3 Device Down Clock Topology - Mainstream, Premium Mid Loss (PML), Tx</a></td><td>Updating min length requirement.</td><td>02/14/25 07:41 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.2</td><td><a href="content.html#FA19C09F-8522-42BF-891E-5A44F623115A" target="contentwin">High Speed I/O - Differential Clock (Gen3 and below support) - CLK PCIe Gen1-3 Device Down Clock Topology - Mainstream, Premium Mid Loss (PML), Tx</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:24 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.0</td><td><a href="content.html#FA2259B2-3953-422A-BC36-D2E7DD683C57" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Flex or Internal Cable Topology</a></td><td>MRTS</td><td>05/22/25 08:20 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#FA2259B2-3953-422A-BC36-D2E7DD683C57" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Flex or Internal Cable Topology</a></td><td>Moved min length to length section</td><td>03/15/25 12:59 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#FA2259B2-3953-422A-BC36-D2E7DD683C57" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Flex or Internal Cable Topology</a></td><td>Update diagram name. move via count to via table. remove length matching info in topology</td><td>03/14/25 02:52 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.6</td><td><a href="content.html#FA2259B2-3953-422A-BC36-D2E7DD683C57" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Flex or Internal Cable Topology</a></td><td>Added CMC and ESD notes</td><td>02/25/25 02:30 AM</td><td>Vargas, Marcos</td></tr><tr><td /><td>0.7</td><td><a href="content.html#FA3A6E0A-361B-4AD0-87DF-3F7B6ABDF3FB" target="contentwin">High Speed I/O - PCH USB3.2 Gen2 - USB3.2 Gen2x1 Type-A Internal Cable With Redriver Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Adding SL as TLine Type</td><td>05/03/25 04:39 AM</td><td>Jimenez Arias, Jean</td></tr><tr><td /><td>0.6</td><td><a href="content.html#FA3A6E0A-361B-4AD0-87DF-3F7B6ABDF3FB" target="contentwin">High Speed I/O - PCH USB3.2 Gen2 - USB3.2 Gen2x1 Type-A Internal Cable With Redriver Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updating</td><td>03/14/25 10:55 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.2</td><td><a href="content.html#FA3A6E0A-361B-4AD0-87DF-3F7B6ABDF3FB" target="contentwin">High Speed I/O - PCH USB3.2 Gen2 - USB3.2 Gen2x1 Type-A Internal Cable With Redriver Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed to Premium Mid Loss (PML)</td><td>04/27/24 06:37 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.7</td><td><a href="content.html#FA70DD1C-D8D5-48A6-85CC-6F1E7542D9BB" target="contentwin">System Memory - DDR5 - SODIMM 1DPC - Signals - Mainstream, Premium Mid Loss (PML), ALERT, MISC, All</a></td><td>Document moved</td><td>04/29/25 11:27 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.7</td><td><a href="content.html#FA70DD1C-D8D5-48A6-85CC-6F1E7542D9BB" target="contentwin">System Memory - DDR5 - SODIMM 1DPC - Signals - Mainstream, Premium Mid Loss (PML), ALERT, MISC, All</a></td><td>Document moved</td><td>04/29/25 11:27 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.7</td><td><a href="content.html#FA70DD1C-D8D5-48A6-85CC-6F1E7542D9BB" target="contentwin">System Memory - DDR5 - SODIMM 1DPC - Signals - Mainstream, Premium Mid Loss (PML), ALERT, MISC, All</a></td><td>Document moved</td><td>04/29/25 11:27 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.7</td><td><a href="content.html#FA70DD1C-D8D5-48A6-85CC-6F1E7542D9BB" target="contentwin">System Memory - DDR5 - SODIMM 1DPC - Signals - Mainstream, Premium Mid Loss (PML), ALERT, MISC, All</a></td><td>Document moved</td><td>04/29/25 11:27 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.7</td><td><a href="content.html#FA70DD1C-D8D5-48A6-85CC-6F1E7542D9BB" target="contentwin">System Memory - DDR5 - SODIMM 1DPC - Signals - Mainstream, Premium Mid Loss (PML), ALERT, MISC, All</a></td><td>Added ALERT signal guidelines</td><td>04/29/25 11:25 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.7</td><td><a href="content.html#FA70DD1C-D8D5-48A6-85CC-6F1E7542D9BB" target="contentwin">System Memory - DDR5 - SODIMM 1DPC - Signals - Mainstream, Premium Mid Loss (PML), ALERT, MISC, All</a></td><td>Added ALERT signal guidelines</td><td>04/29/25 11:25 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>1.0</td><td><a href="content.html#FACE298F-7042-4028-A5E0-4C4B6801E463" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Daisy Chain (Device Down and Add-In Card) Topology - Segment Lengths</a></td><td>Updated min length total note</td><td>06/04/25 05:44 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.7</td><td><a href="content.html#FACE298F-7042-4028-A5E0-4C4B6801E463" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Daisy Chain (Device Down and Add-In Card) Topology - Segment Lengths</a></td><td>Updated max length total</td><td>05/05/25 01:13 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.7</td><td><a href="content.html#FACE298F-7042-4028-A5E0-4C4B6801E463" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Daisy Chain (Device Down and Add-In Card) Topology - Segment Lengths</a></td><td>Updated min length notes</td><td>05/05/25 01:12 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.7</td><td><a href="content.html#FACE298F-7042-4028-A5E0-4C4B6801E463" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Daisy Chain (Device Down and Add-In Card) Topology - Segment Lengths</a></td><td>add PCH.IOE instead of connector/ header</td><td>04/23/25 01:48 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.7</td><td><a href="content.html#FACE298F-7042-4028-A5E0-4C4B6801E463" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Daisy Chain (Device Down and Add-In Card) Topology - Segment Lengths</a></td><td>update len</td><td>04/23/25 02:40 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#FACE298F-7042-4028-A5E0-4C4B6801E463" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Daisy Chain (Device Down and Add-In Card) Topology - Segment Lengths</a></td><td>update notes</td><td>03/17/25 05:35 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#FACE298F-7042-4028-A5E0-4C4B6801E463" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Daisy Chain (Device Down and Add-In Card) Topology - Segment Lengths</a></td><td>update segmentation</td><td>01/08/25 08:35 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#FACE298F-7042-4028-A5E0-4C4B6801E463" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Daisy Chain (Device Down and Add-In Card) Topology - Segment Lengths</a></td><td>UPDATE</td><td>11/29/24 12:48 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#FB0AF07B-E40A-40F7-ACA2-D5EB54EDC1F5" target="contentwin">High Speed I/O - CSI DPHY - CSI DPHY Main Link Up To 1.0 Gbps Topology - Mainstream, Premium Mid Loss (PML), Rx</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 10:27 PM</td><td>Tran, Tan V</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#FB378CB2-F5E9-4432-9BFA-9617B8265B4B" target="contentwin">High Speed I/O - CSI DPHY</a></td><td>Removed TX-TX, RX-RX, TX-RX Length Matching specification</td><td>07/14/25 10:05 PM</td><td>Tran, Tan V</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#FB378CB2-F5E9-4432-9BFA-9617B8265B4B" target="contentwin">High Speed I/O - CSI DPHY</a></td><td>Removed CS_RCOMP note.  Already exists under RCOMP chapter.</td><td>07/14/25 10:02 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#FB378CB2-F5E9-4432-9BFA-9617B8265B4B" target="contentwin">High Speed I/O - CSI DPHY</a></td><td>Renamed to CSI DPHY</td><td>04/24/24 06:58 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.0</td><td><a href="content.html#FB6D40DC-7719-4F37-B2FD-EA4E0A5F5254" target="contentwin">High Speed I/O - Differential Clock (PCH-CPU Support) - CPU DMI CLK to PCH Topology</a></td><td>Updating MRTS</td><td>05/26/25 06:15 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#FB6D40DC-7719-4F37-B2FD-EA4E0A5F5254" target="contentwin">High Speed I/O - Differential Clock (PCH-CPU Support) - CPU DMI CLK to PCH Topology</a></td><td>Remove mil from the content</td><td>04/04/25 05:40 AM</td><td>Chen, Chi-te</td></tr><tr><td /><td>0.7</td><td><a href="content.html#FB6D40DC-7719-4F37-B2FD-EA4E0A5F5254" target="contentwin">High Speed I/O - Differential Clock (PCH-CPU Support) - CPU DMI CLK to PCH Topology</a></td><td>Updating VIAs/Diagram</td><td>03/24/25 05:31 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.5</td><td><a href="content.html#FB6D40DC-7719-4F37-B2FD-EA4E0A5F5254" target="contentwin">High Speed I/O - Differential Clock (PCH-CPU Support) - CPU DMI CLK to PCH Topology</a></td><td>Removing mismatch info</td><td>01/22/25 06:14 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.2</td><td><a href="content.html#FBB896DE-1717-4839-AE4C-95453227B867" target="contentwin">High Speed I/O - TCP USB3.2</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:43 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#FBB896DE-1717-4839-AE4C-95453227B867" target="contentwin">High Speed I/O - TCP USB3.2</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:43 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#FBC58FF6-CE96-451D-ACE0-1E6A229C9CF8" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Post-Channel</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:42 PM</td><td>Tran, Tan V</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#FBCCE6A6-F637-42ED-B61C-DBE9ACA5CB31" target="contentwin">Electromagnetic Compatibility - HSIO RFI Mitigation - eDP RFI Mitigation - Narrowband Spur Noise from eDP Data and TCON Clock</a></td><td>Fixing typo in image for eDP RFI: "lin" to "link"</td><td>06/26/25 03:36 PM</td><td>Paniagua Acuna, Luis Carlos</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#FBCCE6A6-F637-42ED-B61C-DBE9ACA5CB31" target="contentwin">Electromagnetic Compatibility - HSIO RFI Mitigation - eDP RFI Mitigation - Narrowband Spur Noise from eDP Data and TCON Clock</a></td><td>Fixing typo in image for eDP RFI: "lin" to "link"</td><td>06/26/25 03:32 PM</td><td>Paniagua Acuna, Luis Carlos</td></tr><tr><td /><td>0.6</td><td><a href="content.html#FBCCE6A6-F637-42ED-B61C-DBE9ACA5CB31" target="contentwin">Electromagnetic Compatibility - HSIO RFI Mitigation - eDP RFI Mitigation - Narrowband Spur Noise from eDP Data and TCON Clock</a></td><td>udpating eDP RFI mitigation to remove recommendations for DP</td><td>03/12/25 04:50 PM</td><td>Paniagua Acuna, Luis Carlos</td></tr><tr><td /><td>0.5</td><td><a href="content.html#FBCCE6A6-F637-42ED-B61C-DBE9ACA5CB31" target="contentwin">Electromagnetic Compatibility - HSIO RFI Mitigation - eDP RFI Mitigation - Narrowband Spur Noise from eDP Data and TCON Clock</a></td><td>Removing back DP as it won't support 2.43Gbps</td><td>02/11/25 03:46 PM</td><td>Paniagua Acuna, Luis Carlos</td></tr><tr><td>0.6</td><td>1.1</td><td><a href="content.html#FD680564-5982-4CF6-B786-680FC5B5F793" target="contentwin">High Speed I/O - CPU USB3.2 Gen1 - USB3.2 Gen1x1 Type-A Redriver Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updating Category to Mainstream from None.</td><td>07/29/25 07:31 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#FD680564-5982-4CF6-B786-680FC5B5F793" target="contentwin">High Speed I/O - CPU USB3.2 Gen1 - USB3.2 Gen1x1 Type-A Redriver Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Adding DSL as TLine Type</td><td>05/03/25 04:33 AM</td><td>Jimenez Arias, Jean</td></tr><tr><td /><td>0.2</td><td><a href="content.html#FD680564-5982-4CF6-B786-680FC5B5F793" target="contentwin">High Speed I/O - CPU USB3.2 Gen1 - USB3.2 Gen1x1 Type-A Redriver Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Document moved</td><td>09/27/24 01:09 AM</td><td>Jimenez Arias, Jean</td></tr><tr><td /><td>1.0</td><td><a href="content.html#FEE73A01-85E3-4A01-88BC-1533424A023F" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 66MHz and 100MHz 2-Load Branch (PCH.IOE to Flash and TPM) MAF Topology - Segment Lengths for Maximum 100MHz</a></td><td>Updated min length total notes</td><td>06/05/25 02:26 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#FEE73A01-85E3-4A01-88BC-1533424A023F" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 66MHz and 100MHz 2-Load Branch (PCH.IOE to Flash and TPM) MAF Topology - Segment Lengths for Maximum 100MHz</a></td><td>Update min length to 50.8mm.</td><td>05/09/25 02:30 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.5</td><td><a href="content.html#FEE73A01-85E3-4A01-88BC-1533424A023F" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 66MHz and 100MHz 2-Load Branch (PCH.IOE to Flash and TPM) MAF Topology - Segment Lengths for Maximum 100MHz</a></td><td>Update notes</td><td>02/14/25 02:50 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.5</td><td><a href="content.html#FEE73A01-85E3-4A01-88BC-1533424A023F" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 66MHz and 100MHz 2-Load Branch (PCH.IOE to Flash and TPM) MAF Topology - Segment Lengths for Maximum 100MHz</a></td><td>Update length information</td><td>02/14/25 02:47 PM</td><td>Yong, Wai Ning</td></tr><tr><td>0.6</td><td>1.1</td><td><a href="content.html#FF6ECD8B-6934-415C-AD52-369A1E41E630" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Flex or Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updating Category to Mainstream from None.</td><td>07/29/25 07:30 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#FF6ECD8B-6934-415C-AD52-369A1E41E630" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Flex or Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Added min length and updated Tline Type BO&amp;M1+M2 to support MS,DSL,SL</td><td>03/15/25 01:00 AM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.2</td><td><a href="content.html#FF6ECD8B-6934-415C-AD52-369A1E41E630" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Flex or Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Changed to Premium Mid Loss</td><td>04/24/24 08:44 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.2</td><td><a href="content.html#PCB Stack-up~315BEB55-9169-4696-96C5-772C8B2A9592~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>fixing K value for clocks to align to IPDS.</td><td>08/07/25 09:44 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td>0.6</td><td>1.1</td><td><a href="content.html#PCB Stack-up~315BEB55-9169-4696-96C5-772C8B2A9592~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>fixing Ks values for IPDS matching</td><td>07/31/25 10:19 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#PCB Stack-up~315BEB55-9169-4696-96C5-772C8B2A9592~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Combining IOs with same trace geometries</td><td>07/14/25 05:49 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.0</td><td><a href="content.html#PCB Stack-up~315BEB55-9169-4696-96C5-772C8B2A9592~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>updated Tline spec</td><td>06/16/25 01:28 AM</td><td>Davuluri, Pujitha</td></tr><tr><td /><td>1.0</td><td><a href="content.html#PCB Stack-up~315BEB55-9169-4696-96C5-772C8B2A9592~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Added DMI note regarding M* MS S-ES relaxation.</td><td>06/06/25 03:32 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.0</td><td><a href="content.html#PCB Stack-up~315BEB55-9169-4696-96C5-772C8B2A9592~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Grouped CNVIO3 with TCP DP,TCP TBT5 (B* SL and M* SL).  Changed Differential Clock (Gen3 and below support),USB2.0,eUSB2 S-Non-ES to 300um from 375um (B* SL).  Changed CPU PCIe Gen5,DMI GEn5,PCH PCIe Gen5 S-Non-ES to 500 from 800 (M* MS).</td><td>06/06/25 03:30 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.0</td><td><a href="content.html#PCB Stack-up~315BEB55-9169-4696-96C5-772C8B2A9592~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Updating tline spec</td><td>05/28/25 04:22 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#PCB Stack-up~315BEB55-9169-4696-96C5-772C8B2A9592~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Change S-Non-ES spacing for TBT5 post channel from 500 to 800um</td><td>05/07/25 11:53 PM</td><td>Ke, Mengkun</td></tr><tr><td /><td>0.7</td><td><a href="content.html#PCB Stack-up~315BEB55-9169-4696-96C5-772C8B2A9592~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>update spacing for CNVIo3</td><td>05/01/25 03:27 AM</td><td>Nguyen, Kevin H</td></tr><tr><td /><td>0.7</td><td><a href="content.html#PCB Stack-up~315BEB55-9169-4696-96C5-772C8B2A9592~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>update DMI gen5 S-nonES spacing</td><td>04/29/25 06:21 AM</td><td>Nguyen, Kevin H</td></tr><tr><td /><td>0.7</td><td><a href="content.html#PCB Stack-up~315BEB55-9169-4696-96C5-772C8B2A9592~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>update S-non ES spacing</td><td>04/25/25 06:19 PM</td><td>Nguyen, Kevin H</td></tr><tr><td /><td>0.7</td><td><a href="content.html#PCB Stack-up~315BEB55-9169-4696-96C5-772C8B2A9592~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Adding TCP USB3.2 into the tline spec</td><td>04/16/25 09:13 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#PCB Stack-up~315BEB55-9169-4696-96C5-772C8B2A9592~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Updating tables to reflect AUX</td><td>04/16/25 08:12 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#PCB Stack-up~315BEB55-9169-4696-96C5-772C8B2A9592~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Updating tline spec</td><td>03/31/25 05:45 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#PCB Stack-up~315BEB55-9169-4696-96C5-772C8B2A9592~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Updated CNVIO3 notes</td><td>03/14/25 09:01 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#PCB Stack-up~315BEB55-9169-4696-96C5-772C8B2A9592~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Updated HDMI post channel geometries</td><td>03/14/25 02:30 AM</td><td>Davuluri, Pujitha</td></tr><tr><td /><td>0.6</td><td><a href="content.html#PCB Stack-up~315BEB55-9169-4696-96C5-772C8B2A9592~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Updated T4 Tline Spec to include HDMI Post Channel geometry</td><td>03/12/25 05:10 PM</td><td>Davuluri, Pujitha</td></tr><tr><td /><td>0.6</td><td><a href="content.html#PCB Stack-up~315BEB55-9169-4696-96C5-772C8B2A9592~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Fixed typo</td><td>03/07/25 03:58 PM</td><td>Davuluri, Pujitha</td></tr><tr><td /><td>0.6</td><td><a href="content.html#PCB Stack-up~315BEB55-9169-4696-96C5-772C8B2A9592~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Added TCP TBT5 Post Channel in Tline Spec</td><td>03/07/25 03:56 PM</td><td>Davuluri, Pujitha</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~315BEB55-9169-4696-96C5-772C8B2A9592~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Adding CSI notes.</td><td>02/14/25 10:59 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~315BEB55-9169-4696-96C5-772C8B2A9592~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>S-ES &amp; S-Non-ES updated.</td><td>02/14/25 10:54 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~315BEB55-9169-4696-96C5-772C8B2A9592~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Adding DMI Gen5 I/O .</td><td>02/14/25 10:13 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~315BEB55-9169-4696-96C5-772C8B2A9592~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Updating tline spec for diff io clocks changes</td><td>01/22/25 06:32 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~315BEB55-9169-4696-96C5-772C8B2A9592~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>updating tline spec for t4</td><td>11/28/24 07:11 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~315BEB55-9169-4696-96C5-772C8B2A9592~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Updated tline spec for T4 stackup</td><td>09/27/24 10:17 PM</td><td>Davuluri, Pujitha</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#PCB Stack-up~315BEB55-9169-4696-96C5-772C8B2A9592~Tline Spec (Differential, Internal)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential, Internal)</a></td><td>Grouped CNVIO3 B* MS with trace geometry that has 375/375um (ES/Non-ES)</td><td>07/14/25 06:23 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.0</td><td><a href="content.html#PCB Stack-up~315BEB55-9169-4696-96C5-772C8B2A9592~Tline Spec (Differential, Internal)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential, Internal)</a></td><td>Updated Tline spacing for PCIE Gen5</td><td>06/14/25 12:38 AM</td><td>Davuluri, Pujitha</td></tr><tr><td /><td>0.7</td><td><a href="content.html#PCB Stack-up~315BEB55-9169-4696-96C5-772C8B2A9592~Tline Spec (Differential, Internal)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential, Internal)</a></td><td>updated internal tline spec for microstrip breakout</td><td>05/06/25 04:20 AM</td><td>Davuluri, Pujitha</td></tr><tr><td /><td>0.7</td><td><a href="content.html#PCB Stack-up~315BEB55-9169-4696-96C5-772C8B2A9592~Tline Spec (Differential, Internal)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential, Internal)</a></td><td>Updated internal Tline spec to include MS breakout</td><td>05/06/25 04:18 AM</td><td>Davuluri, Pujitha</td></tr><tr><td /><td>0.6</td><td><a href="content.html#PCB Stack-up~315BEB55-9169-4696-96C5-772C8B2A9592~Tline Spec (Differential, Internal)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential, Internal)</a></td><td>Added eUSB2V2 internal guidleine</td><td>03/14/25 03:08 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~315BEB55-9169-4696-96C5-772C8B2A9592~Tline Spec (Differential, Internal)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential, Internal)</a></td><td>Added UFS tline spec for internal only</td><td>01/16/25 12:52 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.0</td><td><a href="content.html#PCB Stack-up~315BEB55-9169-4696-96C5-772C8B2A9592~Tline Spec (Memory)~06415874-7336-4DF6-B413-B8721B8E875B~Notes" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Notes</a></td><td>updated Notes</td><td>06/06/25 04:46 PM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.4</td><td><a href="content.html#PCB Stack-up~315BEB55-9169-4696-96C5-772C8B2A9592~Tline Spec (Memory)~06415874-7336-4DF6-B413-B8721B8E875B~Notes" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Notes</a></td><td>Add RCOMP statements</td><td>10/14/24 01:06 AM</td><td>TAN, Stephen</td></tr><tr><td>0.6</td><td>1.1</td><td><a href="content.html#PCB Stack-up~315BEB55-9169-4696-96C5-772C8B2A9592~Tline Spec (Memory)~06415874-7336-4DF6-B413-B8721B8E875B~Trace Spacing" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>Updated CH-1/3/5/7 DQ bytes K values to align with iPDS simulation</td><td>08/04/25 11:36 PM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~315BEB55-9169-4696-96C5-772C8B2A9592~Tline Spec (Memory)~06415874-7336-4DF6-B413-B8721B8E875B~Trace Spacing" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>Updated Tline spec for LP5x T4</td><td>02/13/25 12:53 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~315BEB55-9169-4696-96C5-772C8B2A9592~Tline Spec (Memory)~06415874-7336-4DF6-B413-B8721B8E875B~Trace Spacing" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>Updated topology naming convention</td><td>02/12/25 08:19 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~315BEB55-9169-4696-96C5-772C8B2A9592~Tline Spec (Memory)~06415874-7336-4DF6-B413-B8721B8E875B~Trace Spacing" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>Updated for NVL-Hx</td><td>09/25/24 07:04 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~315BEB55-9169-4696-96C5-772C8B2A9592~Tline Spec (Memory)~06415874-7336-4DF6-B413-B8721B8E875B~Trace Spacing" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>Replacing original document from PTL-H 1.9</td><td>09/25/24 06:56 AM</td><td>Chen, Qinghua</td></tr><tr><td>0.6</td><td>1.1</td><td><a href="content.html#PCB Stack-up~315BEB55-9169-4696-96C5-772C8B2A9592~Tline Spec (Memory)~06415874-7336-4DF6-B413-B8721B8E875B~Trace Width" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Updated CH1/3/5/7 CA/CLK A target to align with iPDS simulated values</td><td>08/04/25 11:27 PM</td><td>Chen, Qinghua</td></tr><tr><td /><td>1.0</td><td><a href="content.html#PCB Stack-up~315BEB55-9169-4696-96C5-772C8B2A9592~Tline Spec (Memory)~06415874-7336-4DF6-B413-B8721B8E875B~Trace Width" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>updated Attenuation values</td><td>06/06/25 04:50 PM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>1.0</td><td><a href="content.html#PCB Stack-up~315BEB55-9169-4696-96C5-772C8B2A9592~Tline Spec (Memory)~06415874-7336-4DF6-B413-B8721B8E875B~Trace Width" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>updated RESET Attenuation constant value</td><td>06/06/25 10:47 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>1.0</td><td><a href="content.html#PCB Stack-up~315BEB55-9169-4696-96C5-772C8B2A9592~Tline Spec (Memory)~06415874-7336-4DF6-B413-B8721B8E875B~Trace Width" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Modified RESET with MISC channel</td><td>06/06/25 05:13 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~315BEB55-9169-4696-96C5-772C8B2A9592~Tline Spec (Memory)~06415874-7336-4DF6-B413-B8721B8E875B~Trace Width" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Updated Tline spec for LP5x MD T4</td><td>02/13/25 12:44 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~315BEB55-9169-4696-96C5-772C8B2A9592~Tline Spec (Memory)~06415874-7336-4DF6-B413-B8721B8E875B~Trace Width" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Updated topology naming convention</td><td>02/12/25 08:18 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~315BEB55-9169-4696-96C5-772C8B2A9592~Tline Spec (Memory)~06415874-7336-4DF6-B413-B8721B8E875B~Trace Width" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Updated for NVL-Hx</td><td>09/25/24 06:55 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~315BEB55-9169-4696-96C5-772C8B2A9592~Tline Spec (Memory)~06415874-7336-4DF6-B413-B8721B8E875B~Trace Width" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Replacing original document from PTL-H 1.9</td><td>09/25/24 06:52 AM</td><td>Chen, Qinghua</td></tr><tr><td>0.6</td><td>1.1</td><td><a href="content.html#PCB Stack-up~315BEB55-9169-4696-96C5-772C8B2A9592~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>fixing Ks values to match IPDS</td><td>07/31/25 10:24 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>1.0</td><td><a href="content.html#PCB Stack-up~315BEB55-9169-4696-96C5-772C8B2A9592~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>Updated Tline error due to renaming SMlink section with the removal of SMBUS</td><td>06/10/25 03:10 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.7</td><td><a href="content.html#PCB Stack-up~315BEB55-9169-4696-96C5-772C8B2A9592~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td> Updated the MR DATA spacing for CLINK from 125um to 250um.</td><td>04/23/25 02:02 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#PCB Stack-up~315BEB55-9169-4696-96C5-772C8B2A9592~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>update espi</td><td>03/17/25 08:23 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#PCB Stack-up~315BEB55-9169-4696-96C5-772C8B2A9592~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>Updated I3C to 250 um Data-Data spacing</td><td>03/03/25 06:14 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~315BEB55-9169-4696-96C5-772C8B2A9592~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>Renamed PROCHOT# to FORCEPR# due to pin naming change</td><td>01/21/25 07:21 PM</td><td>Davuluri, Pujitha</td></tr><tr><td /><td>0.4</td><td><a href="content.html#PCB Stack-up~315BEB55-9169-4696-96C5-772C8B2A9592~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>Updated impedance target for EIO signals to 44ohm, and corresponding geometries to meet DFX2.0 mainstream rules</td><td>11/19/24 06:09 PM</td><td>Davuluri, Pujitha</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~315BEB55-9169-4696-96C5-772C8B2A9592~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>Updated tline spec for SE signals</td><td>09/27/24 10:20 PM</td><td>Davuluri, Pujitha</td></tr><tr><td>0.6</td><td>1.1</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>fixing Ks values for IPDS matching</td><td>07/31/25 08:25 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Updated the K, S-ES(%) for CNVIO3 for better accuracy</td><td>07/21/25 06:40 PM</td><td>Davuluri, Pujitha</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Grouped CNVIO3 B* SL with PCIe Gen4/5 trace geometry</td><td>07/14/25 05:52 PM</td><td>Tran, Tan V</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Combining B* MS/SL/DSL IOs with same trace geometries</td><td>07/14/25 05:35 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.0</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Updated Tline spec parameters for HDMI post channel</td><td>06/13/25 10:21 PM</td><td>Davuluri, Pujitha</td></tr><tr><td /><td>1.0</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Added back note regarding DMI M* MS S-ES relaxation to 500.</td><td>06/05/25 11:52 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.0</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Changed CPU PCIe Gen5,DMI Gen5,PCH PCIe Gen5 S-Non-ES to 500um from 800um</td><td>06/05/25 11:50 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.0</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Moved CNVIO3 M* SL 80/130/300/375 to M* SL 80/130/375/375</td><td>06/05/25 10:49 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.0</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Added DSL Tline to TBT5</td><td>06/04/25 06:15 PM</td><td>Ke, Mengkun</td></tr><tr><td /><td>1.0</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Updating Tline Spec</td><td>05/28/25 04:19 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Updated CSI CPHY MS Tline spec</td><td>05/07/25 06:34 PM</td><td>Davuluri, Pujitha</td></tr><tr><td /><td>0.7</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>update CNVIO3 spacing</td><td>05/01/25 03:26 AM</td><td>Nguyen, Kevin H</td></tr><tr><td /><td>0.7</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>update DMI Gen5 E-NonEs spacing</td><td>04/29/25 06:20 AM</td><td>Nguyen, Kevin H</td></tr><tr><td /><td>0.7</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>update spacing SL for STEP</td><td>04/25/25 06:17 PM</td><td>Nguyen, Kevin H</td></tr><tr><td /><td>0.7</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>update MS spacing for CNVIo3</td><td>04/25/25 06:12 PM</td><td>Nguyen, Kevin H</td></tr><tr><td /><td>0.7</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>update routing layer for STEP</td><td>04/25/25 05:14 PM</td><td>Nguyen, Kevin H</td></tr><tr><td /><td>0.7</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Adding TCP USB3.2 into the tline spec</td><td>04/16/25 09:12 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Updating</td><td>04/16/25 08:09 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.7</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Updating</td><td>03/31/25 05:48 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.6</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Reordered CSI CPHY MS</td><td>03/14/25 09:28 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Added CSI CPHY MS</td><td>03/14/25 09:27 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Updated CNVIO3 notes</td><td>03/14/25 09:01 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Updated notes for CNVIO3</td><td>03/14/25 08:53 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Updated HDMI post channel geometries</td><td>03/14/25 02:28 AM</td><td>Davuluri, Pujitha</td></tr><tr><td /><td>0.6</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Remove CNVIO3 from B* MS</td><td>03/13/25 06:06 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>0.6</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>updated HDMI post channel impedance target</td><td>03/12/25 05:43 PM</td><td>Davuluri, Pujitha</td></tr><tr><td /><td>0.6</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Updated T3 Tline spec to include HDMI Post-Channel geometry</td><td>03/12/25 05:34 PM</td><td>Davuluri, Pujitha</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Updated T3 Differential Tline Spec</td><td>02/16/25 12:49 AM</td><td>Davuluri, Pujitha</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Removing CNVIO3 DATA-CLK note.</td><td>02/14/25 10:59 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Updating S-ES / S-Non-ES for some HSIOs.</td><td>02/14/25 10:49 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>eDP and HDMI removed from MS 500um P2Ps as it is duplicated.</td><td>02/14/25 10:04 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Added TCP TBT5 post-channel geometry</td><td>02/14/25 08:33 PM</td><td>Davuluri, Pujitha</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Removed DSL for TBT5 in T3 PCB Tline Spec table (Due to the via open stub requirements, DSL Tline on layer 5 or 6 should not be used). </td><td>02/14/25 08:15 PM</td><td>Davuluri, Pujitha</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Updating tline spec</td><td>01/22/25 06:30 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Updated SL(3,8) S-ES values for CPU/PCH PCIe Gen5 and DMI Gen5 from 230um to 500um</td><td>01/09/25 07:38 PM</td><td>Davuluri, Pujitha</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Fixing Tline Spec to account for TCP_DP_AUX and DIff IO Clocks</td><td>11/28/24 07:01 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Added DMI Gen 5</td><td>09/27/24 11:48 PM</td><td>Davuluri, Pujitha</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Updated Tline Spec for T3 Differential signals</td><td>09/27/24 09:52 PM</td><td>Davuluri, Pujitha</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Differential, Internal)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential, Internal)</a></td><td>Combining IOs with same trace geometries</td><td>07/14/25 06:16 PM</td><td>Tran, Tan V</td></tr><tr><td /><td>1.0</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Differential, Internal)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential, Internal)</a></td><td>Cleanup Tline spec</td><td>06/13/25 10:47 PM</td><td>Davuluri, Pujitha</td></tr><tr><td /><td>0.6</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Differential, Internal)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential, Internal)</a></td><td>Added (internal)eUSB2V2 trace geometry guideline</td><td>03/14/25 02:58 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Differential, Internal)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential, Internal)</a></td><td>Updated Tline Spec for HSIO T3 stackup (internal validation topologies)</td><td>02/16/25 02:45 PM</td><td>Davuluri, Pujitha</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Differential, Internal)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential, Internal)</a></td><td>Add UFS tline spec for internal only</td><td>01/16/25 12:46 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.0</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Memory)~350B3DA3-F64D-4277-9C60-427AA9A3F735~Notes" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Notes</a></td><td>typo updated</td><td>06/10/25 04:00 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.7</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Memory)~350B3DA3-F64D-4277-9C60-427AA9A3F735~Notes" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Notes</a></td><td>ALER spacing note updated</td><td>04/29/25 12:14 PM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.4</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Memory)~350B3DA3-F64D-4277-9C60-427AA9A3F735~Notes" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Notes</a></td><td>RCOMP statements refinement</td><td>10/14/24 01:04 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.4</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Memory)~350B3DA3-F64D-4277-9C60-427AA9A3F735~Notes" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Notes</a></td><td>Added Note for RCOMP</td><td>10/14/24 12:57 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.2</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Memory)~350B3DA3-F64D-4277-9C60-427AA9A3F735~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Spacing</a></td><td>Added Channel to Channel Spacing</td><td>09/08/25 04:57 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>1.2</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Memory)~350B3DA3-F64D-4277-9C60-427AA9A3F735~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Spacing</a></td><td>Channel to Channel Spacing added</td><td>09/08/25 04:19 AM</td><td>Shanmugam, Sankar</td></tr><tr><td>0.6</td><td>1.1</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Memory)~350B3DA3-F64D-4277-9C60-427AA9A3F735~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Spacing</a></td><td>Updated SODIMM 2DPC K values to align with iPDS simulation</td><td>08/05/25 12:11 AM</td><td>Chen, Qinghua</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Memory)~350B3DA3-F64D-4277-9C60-427AA9A3F735~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Spacing</a></td><td>Corrected typo in segment name M_E2</td><td>07/18/25 10:18 PM</td><td>Davuluri, Pujitha</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Memory)~350B3DA3-F64D-4277-9C60-427AA9A3F735~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Spacing</a></td><td>Updated K target values with 2-digit decimal</td><td>06/26/25 06:32 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.7</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Memory)~350B3DA3-F64D-4277-9C60-427AA9A3F735~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Spacing</a></td><td>updated K value</td><td>04/29/25 12:07 PM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.7</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Memory)~350B3DA3-F64D-4277-9C60-427AA9A3F735~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Spacing</a></td><td>Updated K values</td><td>04/29/25 12:05 PM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.7</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Memory)~350B3DA3-F64D-4277-9C60-427AA9A3F735~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Spacing</a></td><td>DQ byte to byte for SODIMM 1DPC spacing udpated</td><td>04/28/25 01:47 PM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.7</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Memory)~350B3DA3-F64D-4277-9C60-427AA9A3F735~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Spacing</a></td><td>K value updated for SODIMM 2DPC</td><td>04/28/25 01:39 PM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.7</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Memory)~350B3DA3-F64D-4277-9C60-427AA9A3F735~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Spacing</a></td><td>DQ to CA/CS spacing updated</td><td>04/28/25 01:32 PM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.7</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Memory)~350B3DA3-F64D-4277-9C60-427AA9A3F735~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Spacing</a></td><td>DQ to CA spacing updated</td><td>04/28/25 01:32 PM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Memory)~350B3DA3-F64D-4277-9C60-427AA9A3F735~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Spacing</a></td><td>Segment spacing updated</td><td>03/17/25 06:06 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Memory)~350B3DA3-F64D-4277-9C60-427AA9A3F735~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Spacing</a></td><td>Segment update</td><td>03/14/25 04:15 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Memory)~350B3DA3-F64D-4277-9C60-427AA9A3F735~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Spacing</a></td><td>Updated Trace Spacing for 2DPC config</td><td>03/13/25 04:55 PM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Memory)~350B3DA3-F64D-4277-9C60-427AA9A3F735~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Spacing</a></td><td>Segment update</td><td>03/13/25 04:37 PM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Memory)~350B3DA3-F64D-4277-9C60-427AA9A3F735~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Spacing</a></td><td>Segment Updated</td><td>03/13/25 04:10 PM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Memory)~350B3DA3-F64D-4277-9C60-427AA9A3F735~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Spacing</a></td><td>Updated the format</td><td>03/13/25 04:08 PM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Memory)~350B3DA3-F64D-4277-9C60-427AA9A3F735~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Spacing</a></td><td>Updated topology naming convention</td><td>02/12/25 08:15 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Memory)~350B3DA3-F64D-4277-9C60-427AA9A3F735~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Spacing</a></td><td>Updated Tline spec table for SODIMM 1DPC</td><td>02/12/25 08:05 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Memory)~350B3DA3-F64D-4277-9C60-427AA9A3F735~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Spacing</a></td><td>Added SODIMM 2DPC Tline Spec</td><td>09/26/24 06:31 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Memory)~350B3DA3-F64D-4277-9C60-427AA9A3F735~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Spacing</a></td><td>Added SODIMM 1DPC Tline Spec</td><td>09/26/24 06:13 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>1.2</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Memory)~350B3DA3-F64D-4277-9C60-427AA9A3F735~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Width</a></td><td>Rearranged the sections</td><td>09/08/25 04:09 AM</td><td>Shanmugam, Sankar</td></tr><tr><td>0.6</td><td>1.1</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Memory)~350B3DA3-F64D-4277-9C60-427AA9A3F735~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Width</a></td><td>Updated SODIMM 2DPC CLK &amp; DQ A values to align with iPDS simulation</td><td>08/04/25 11:45 PM</td><td>Chen, Qinghua</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Memory)~350B3DA3-F64D-4277-9C60-427AA9A3F735~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Width</a></td><td>Updated the A target values with 2-digit decimal</td><td>06/26/25 06:29 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>1.0</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Memory)~350B3DA3-F64D-4277-9C60-427AA9A3F735~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Width</a></td><td>CLK impedance for 2DPC updated</td><td>06/07/25 02:55 PM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>1.0</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Memory)~350B3DA3-F64D-4277-9C60-427AA9A3F735~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Width</a></td><td>Updated Trace spacing</td><td>06/06/25 06:08 PM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>1.0</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Memory)~350B3DA3-F64D-4277-9C60-427AA9A3F735~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Width</a></td><td>Updated attenuation values</td><td>06/06/25 05:23 PM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>1.0</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Memory)~350B3DA3-F64D-4277-9C60-427AA9A3F735~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Width</a></td><td>Segmentation naming update</td><td>06/06/25 03:51 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>1.0</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Memory)~350B3DA3-F64D-4277-9C60-427AA9A3F735~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Width</a></td><td>typo corrected</td><td>06/05/25 03:54 PM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>1.0</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Memory)~350B3DA3-F64D-4277-9C60-427AA9A3F735~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Width</a></td><td>channel update</td><td>06/05/25 03:00 PM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>1.0</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Memory)~350B3DA3-F64D-4277-9C60-427AA9A3F735~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Width</a></td><td>channel update</td><td>06/05/25 02:58 PM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>1.0</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Memory)~350B3DA3-F64D-4277-9C60-427AA9A3F735~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Width</a></td><td>Channel update</td><td>06/05/25 02:48 PM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>1.0</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Memory)~350B3DA3-F64D-4277-9C60-427AA9A3F735~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Width</a></td><td>Split the channel as per system memory config</td><td>06/05/25 02:25 PM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.7</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Memory)~350B3DA3-F64D-4277-9C60-427AA9A3F735~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Width</a></td><td>Updated ALERT signal TW</td><td>04/29/25 12:00 PM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.7</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Memory)~350B3DA3-F64D-4277-9C60-427AA9A3F735~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Width</a></td><td>Format for CLK BO3</td><td>04/22/25 05:18 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.7</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Memory)~350B3DA3-F64D-4277-9C60-427AA9A3F735~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Width</a></td><td>BO3 added for CLK in Layer3 and Layer5</td><td>04/22/25 05:12 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Memory)~350B3DA3-F64D-4277-9C60-427AA9A3F735~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Width</a></td><td>2DPC segment update</td><td>03/14/25 03:58 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Memory)~350B3DA3-F64D-4277-9C60-427AA9A3F735~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Width</a></td><td>Segment TW updated</td><td>03/13/25 04:02 PM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Memory)~350B3DA3-F64D-4277-9C60-427AA9A3F735~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Width</a></td><td>Segment update</td><td>03/13/25 09:34 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Memory)~350B3DA3-F64D-4277-9C60-427AA9A3F735~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Width</a></td><td>Updated topology naming convention</td><td>02/12/25 08:15 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Memory)~350B3DA3-F64D-4277-9C60-427AA9A3F735~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Width</a></td><td>Updated Tline spec table for SODIMM 1DPC MISC signals</td><td>02/12/25 07:59 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Memory)~350B3DA3-F64D-4277-9C60-427AA9A3F735~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Width</a></td><td>Updated Tline spec for DDR5 SODIMM 1DPC</td><td>02/12/25 07:53 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Memory)~350B3DA3-F64D-4277-9C60-427AA9A3F735~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Width</a></td><td>Added SODIMM 2DPC Tline Spec</td><td>09/25/24 08:36 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Memory)~350B3DA3-F64D-4277-9C60-427AA9A3F735~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - DDR5 - Trace Width</a></td><td>Added SODIMM 1DPC Tline Spec</td><td>09/25/24 08:11 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.4</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Memory)~BA57E0A5-34F9-4D3F-AA03-150F40EAE4B2~Notes" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Notes</a></td><td>RCOMP statement refinement</td><td>10/14/24 01:05 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.4</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Memory)~BA57E0A5-34F9-4D3F-AA03-150F40EAE4B2~Notes" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Notes</a></td><td>Corrected statement RCOMP route in top/bottom</td><td>10/14/24 12:57 AM</td><td>TAN, Stephen</td></tr><tr><td>0.6</td><td>1.1</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Memory)~BA57E0A5-34F9-4D3F-AA03-150F40EAE4B2~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>Separated trace spacing column for DQ &amp; DBI for iPDS</td><td>07/25/25 11:49 PM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.7</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Memory)~BA57E0A5-34F9-4D3F-AA03-150F40EAE4B2~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>Added DBI Signal</td><td>04/29/25 02:10 PM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Memory)~BA57E0A5-34F9-4D3F-AA03-150F40EAE4B2~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>Updated topology naming convention</td><td>02/12/25 08:18 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Memory)~BA57E0A5-34F9-4D3F-AA03-150F40EAE4B2~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>Updated for NVL-Hx</td><td>09/25/24 07:24 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>1.0</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Memory)~BA57E0A5-34F9-4D3F-AA03-150F40EAE4B2~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>TW updated for WCK Signal</td><td>06/06/25 11:59 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>1.0</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Memory)~BA57E0A5-34F9-4D3F-AA03-150F40EAE4B2~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Attenuation value updated for RESET signal</td><td>06/06/25 10:45 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>1.0</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Memory)~BA57E0A5-34F9-4D3F-AA03-150F40EAE4B2~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>TW updated for RESET</td><td>06/06/25 07:11 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>1.0</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Memory)~BA57E0A5-34F9-4D3F-AA03-150F40EAE4B2~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Added RESET</td><td>06/06/25 05:09 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.7</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Memory)~BA57E0A5-34F9-4D3F-AA03-150F40EAE4B2~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>RDQS routing layer updated.</td><td>04/30/25 10:37 AM</td><td>Govind, Greeshmaja</td></tr><tr><td /><td>0.7</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Memory)~BA57E0A5-34F9-4D3F-AA03-150F40EAE4B2~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>WCK routing layers updated</td><td>04/30/25 10:34 AM</td><td>Govind, Greeshmaja</td></tr><tr><td /><td>0.7</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Memory)~BA57E0A5-34F9-4D3F-AA03-150F40EAE4B2~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>TW updated along with DBI signal</td><td>04/29/25 01:41 PM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Memory)~BA57E0A5-34F9-4D3F-AA03-150F40EAE4B2~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Updated topology naming convention</td><td>02/12/25 08:17 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Memory)~BA57E0A5-34F9-4D3F-AA03-150F40EAE4B2~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Updated for NVL-Hx</td><td>09/25/24 07:20 AM</td><td>Chen, Qinghua</td></tr><tr><td>0.6</td><td>1.1</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>Updating K value for XTAL, RTC to align with IPDS.</td><td>08/04/25 10:39 PM</td><td>Moraga Mora, Rolando</td></tr><tr><td /><td>1.0</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>Updated Tline error due to renaming SMlink section with the removal of SMBUS</td><td>06/10/25 03:10 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.7</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>Updated MS with 250um spacing for CLink IOs</td><td>04/25/25 08:43 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.7</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td> Updated the MR DATA spacing for CLINK from 125um to 250um.</td><td>04/23/25 01:59 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>espi update</td><td>03/17/25 07:16 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>espi update</td><td>03/17/25 07:15 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>Changed I3C to 250 um Data-Data spacing</td><td>03/03/25 06:10 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>Renamed PROCHOT# to FORCEPR# due to pin naming change</td><td>01/21/25 07:19 PM</td><td>Davuluri, Pujitha</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>corrected DSL layer assigment</td><td>09/27/24 11:52 PM</td><td>Davuluri, Pujitha</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>updated tline spec for SE signals (T3)</td><td>09/27/24 10:23 PM</td><td>Davuluri, Pujitha</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~PCH Power Rails~Documents~06EC3976-6CE3-42E5-8718-A841DA23D438~Settings" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCPGPPDR - Settings</a></td><td>IMA</td><td>06/06/25 08:26 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~PCH Power Rails~Documents~06EC3976-6CE3-42E5-8718-A841DA23D438~Settings" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCPGPPDR - Settings</a></td><td>IMAGE</td><td>05/02/25 08:46 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~PCH Power Rails~Documents~06EC3976-6CE3-42E5-8718-A841DA23D438~Settings" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCPGPPDR - Settings</a></td><td>Replacing original document from NVL-S 1.0.1</td><td>05/02/25 05:53 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~PCH Power Rails~Documents~06EC3976-6CE3-42E5-8718-A841DA23D438~Settings (Internal)" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCPGPPDR - Settings (Internal)</a></td><td>IMAGE</td><td>05/02/25 08:59 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~PCH Power Rails~Documents~06EC3976-6CE3-42E5-8718-A841DA23D438~Settings (Internal)" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCPGPPDR - Settings (Internal)</a></td><td>Replacing original document from NVL-S 1.0.1</td><td>05/02/25 05:53 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>1.2</td><td><a href="content.html#Power Integrity~PCH Power Rails~Documents~145AE4EB-48C6-43AE-A453-80B4B244BBA3~Settings" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCHSIO_0P85 - Settings</a></td><td>Replacing original document from NVL-S 1.3</td><td>08/13/25 01:45 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~PCH Power Rails~Documents~145AE4EB-48C6-43AE-A453-80B4B244BBA3~Settings (Internal)" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCHSIO_0P85 - Settings (Internal)</a></td><td>Replacing original document from NVL-S 1.0.1</td><td>05/02/25 05:46 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~PCH Power Rails~Documents~15BC31DC-743B-47CE-A7ED-E75462C3E470~Settings" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCA_PLL_1P25 - Settings</a></td><td>Replacing original document from NVL-S 1.0.1</td><td>05/02/25 05:33 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~PCH Power Rails~Documents~15BC31DC-743B-47CE-A7ED-E75462C3E470~Settings (Internal)" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCA_PLL_1P25 - Settings (Internal)</a></td><td>Replacing original document from NVL-S 1.0.1</td><td>05/02/25 05:34 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>1.2</td><td><a href="content.html#Power Integrity~PCH Power Rails~Documents~1819E6C0-8F4D-4250-8446-E2EB80195D64~Settings" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCPRIM_1P25 - Settings</a></td><td>Replacing original document from NVL-S 1.3</td><td>08/25/25 07:49 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~PCH Power Rails~Documents~1819E6C0-8F4D-4250-8446-E2EB80195D64~Settings (Internal)" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCPRIM_1P25 - Settings (Internal)</a></td><td>Replacing original document from NVL-S 1.0.1</td><td>05/02/25 05:58 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>1.2</td><td><a href="content.html#Power Integrity~PCH Power Rails~Documents~2E676B40-AD0C-46C9-AD10-90A6702B2648~Settings" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCPRIM_1P05_1P25 - Settings</a></td><td>Replacing original document from NVL-S 1.3</td><td>08/25/25 07:49 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~PCH Power Rails~Documents~2E676B40-AD0C-46C9-AD10-90A6702B2648~Settings (Internal)" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCPRIM_1P05_1P25 - Settings (Internal)</a></td><td>Replacing original document from NVL-S 1.0.1</td><td>05/02/25 05:57 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~PCH Power Rails~Documents~301EC9F7-CB2A-4EF4-A8FC-E258C4707CBB~Settings" target="contentwin">Power Integrity - PCH Power Rails - Documents - DCPRTC - Settings</a></td><td>notes</td><td>06/06/25 07:23 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~PCH Power Rails~Documents~301EC9F7-CB2A-4EF4-A8FC-E258C4707CBB~Settings" target="contentwin">Power Integrity - PCH Power Rails - Documents - DCPRTC - Settings</a></td><td>Replacing original document from NVL-S 1.0.1</td><td>05/02/25 06:10 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~PCH Power Rails~Documents~301EC9F7-CB2A-4EF4-A8FC-E258C4707CBB~Settings (Internal)" target="contentwin">Power Integrity - PCH Power Rails - Documents - DCPRTC - Settings (Internal)</a></td><td>Replacing original document from NVL-S 1.0.1</td><td>05/02/25 06:11 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>1.2</td><td><a href="content.html#Power Integrity~PCH Power Rails~Documents~3DDEB636-1344-4FA7-AD33-522D59B3FF0F~Settings" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCA_XTAL_PLL_0P85 - Settings</a></td><td>Replacing original document from NVL-S 1.3</td><td>08/13/25 01:30 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~PCH Power Rails~Documents~3DDEB636-1344-4FA7-AD33-522D59B3FF0F~Settings (Internal)" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCA_XTAL_PLL_0P85 - Settings (Internal)</a></td><td>Replacing original document from NVL-S 1.0.1</td><td>05/02/25 05:40 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~PCH Power Rails~Documents~4ED4A03D-A7B4-4720-935B-E855800F6F7B~Settings" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCPRIM_3P3 - Settings</a></td><td>image</td><td>06/06/25 07:10 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~PCH Power Rails~Documents~4ED4A03D-A7B4-4720-935B-E855800F6F7B~Settings" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCPRIM_3P3 - Settings</a></td><td>Replacing original document from NVL-S 1.0.1</td><td>05/02/25 05:41 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~PCH Power Rails~Documents~4ED4A03D-A7B4-4720-935B-E855800F6F7B~Settings (Internal)" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCPRIM_3P3 - Settings (Internal)</a></td><td>Replacing original document from NVL-S 1.1</td><td>06/10/25 10:08 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~PCH Power Rails~Documents~5D9077DF-D82F-4A55-BF62-CA3F1A489CC7~Settings" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCRTC_PCH - Settings</a></td><td>notes</td><td>06/06/25 07:28 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~PCH Power Rails~Documents~5D9077DF-D82F-4A55-BF62-CA3F1A489CC7~Settings" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCRTC_PCH - Settings</a></td><td>IMAGE</td><td>05/02/25 06:54 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~PCH Power Rails~Documents~5D9077DF-D82F-4A55-BF62-CA3F1A489CC7~Settings" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCRTC_PCH - Settings</a></td><td>Replacing original document from NVL-S 1.0.1</td><td>05/02/25 06:08 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~PCH Power Rails~Documents~5D9077DF-D82F-4A55-BF62-CA3F1A489CC7~Settings (Internal)" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCRTC_PCH - Settings (Internal)</a></td><td>IMAGE</td><td>05/02/25 06:55 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~PCH Power Rails~Documents~5D9077DF-D82F-4A55-BF62-CA3F1A489CC7~Settings (Internal)" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCRTC_PCH - Settings (Internal)</a></td><td>Replacing original document from NVL-S 1.0.1</td><td>05/02/25 06:09 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~PCH Power Rails~Documents~7E3A84FF-3B6E-48BB-8FF2-1717B4F9DD68~Settings" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCSPI - Settings</a></td><td>IMAGE</td><td>06/06/25 08:16 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~PCH Power Rails~Documents~7E3A84FF-3B6E-48BB-8FF2-1717B4F9DD68~Settings" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCSPI - Settings</a></td><td>IMAGE</td><td>05/02/25 08:54 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~PCH Power Rails~Documents~7E3A84FF-3B6E-48BB-8FF2-1717B4F9DD68~Settings" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCSPI - Settings</a></td><td>Replacing original document from NVL-S 1.0.1</td><td>05/02/25 06:07 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~PCH Power Rails~Documents~7E3A84FF-3B6E-48BB-8FF2-1717B4F9DD68~Settings (Internal)" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCSPI - Settings (Internal)</a></td><td>IMAGE</td><td>05/02/25 08:56 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~PCH Power Rails~Documents~7E3A84FF-3B6E-48BB-8FF2-1717B4F9DD68~Settings (Internal)" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCSPI - Settings (Internal)</a></td><td>Replacing original document from NVL-S 1.0.1</td><td>05/02/25 06:08 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>1.2</td><td><a href="content.html#Power Integrity~PCH Power Rails~Documents~8B06882A-1AE8-4938-9B16-68A8F06EA71D~Settings" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCPRIM_CORE_0P85 - Settings</a></td><td>Replacing original document from NVL-S 1.3</td><td>08/13/25 01:49 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~PCH Power Rails~Documents~8B06882A-1AE8-4938-9B16-68A8F06EA71D~Settings (Internal)" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCPRIM_CORE_0P85 - Settings (Internal)</a></td><td>Replacing original document from NVL-S 1.0.1</td><td>05/02/25 06:07 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~PCH Power Rails~Documents~8D601500-2C27-4185-9915-98145601D793~Settings" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCA_XTAL_PLL_1P8 - Settings</a></td><td>img</td><td>06/06/25 08:38 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~PCH Power Rails~Documents~8D601500-2C27-4185-9915-98145601D793~Settings" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCA_XTAL_PLL_1P8 - Settings</a></td><td>notes</td><td>06/04/25 08:42 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~PCH Power Rails~Documents~8D601500-2C27-4185-9915-98145601D793~Settings" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCA_XTAL_PLL_1P8 - Settings</a></td><td>IMAGE</td><td>05/02/25 08:25 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~PCH Power Rails~Documents~8D601500-2C27-4185-9915-98145601D793~Settings" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCA_XTAL_PLL_1P8 - Settings</a></td><td>IMAGE</td><td>05/02/25 08:11 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~PCH Power Rails~Documents~8D601500-2C27-4185-9915-98145601D793~Settings" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCA_XTAL_PLL_1P8 - Settings</a></td><td>IMAGE</td><td>05/02/25 08:11 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~PCH Power Rails~Documents~8D601500-2C27-4185-9915-98145601D793~Settings" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCA_XTAL_PLL_1P8 - Settings</a></td><td>Replacing original document from NVL-S 1.0.1</td><td>05/02/25 05:01 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~PCH Power Rails~Documents~8D601500-2C27-4185-9915-98145601D793~Settings (Internal)" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCA_XTAL_PLL_1P8 - Settings (Internal)</a></td><td>Replacing original document from NVL-S 1.1</td><td>06/09/25 08:19 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~PCH Power Rails~Documents~AC667B4E-0DC0-4B88-A13B-C4750655B5B4~Settings" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCDSW_3P3 - Settings</a></td><td>images</td><td>06/06/25 07:19 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~PCH Power Rails~Documents~AC667B4E-0DC0-4B88-A13B-C4750655B5B4~Settings" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCDSW_3P3 - Settings</a></td><td>Replacing original document from NVL-S 1.0.1</td><td>05/02/25 05:43 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~PCH Power Rails~Documents~AC667B4E-0DC0-4B88-A13B-C4750655B5B4~Settings (Internal)" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCDSW_3P3 - Settings (Internal)</a></td><td>ima</td><td>06/10/25 10:10 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~PCH Power Rails~Documents~AC667B4E-0DC0-4B88-A13B-C4750655B5B4~Settings (Internal)" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCDSW_3P3 - Settings (Internal)</a></td><td>Replacing original document from NVL-S 1.1</td><td>06/10/25 10:09 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~PCH Power Rails~Documents~B27831FF-E01A-40D5-9053-54DB52B467F2~Settings" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCPGPPEFHK - Settings</a></td><td>IM</td><td>06/06/25 08:22 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~PCH Power Rails~Documents~B27831FF-E01A-40D5-9053-54DB52B467F2~Settings" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCPGPPEFHK - Settings</a></td><td>IMAGE</td><td>05/02/25 08:36 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~PCH Power Rails~Documents~B27831FF-E01A-40D5-9053-54DB52B467F2~Settings" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCPGPPEFHK - Settings</a></td><td>Replacing original document from NVL-S 1.0.1</td><td>05/02/25 05:54 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~PCH Power Rails~Documents~B27831FF-E01A-40D5-9053-54DB52B467F2~Settings (Internal)" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCPGPPEFHK - Settings (Internal)</a></td><td>IMAGES</td><td>05/02/25 08:39 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~PCH Power Rails~Documents~B27831FF-E01A-40D5-9053-54DB52B467F2~Settings (Internal)" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCPGPPEFHK - Settings (Internal)</a></td><td>Replacing original document from NVL-S 1.0.1</td><td>05/02/25 05:55 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~PCH Power Rails~Documents~D507BC80-36BD-43AB-953A-325405EEE0C8~Settings" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCPGPPI - Settings</a></td><td>IM</td><td>06/06/25 08:20 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~PCH Power Rails~Documents~D507BC80-36BD-43AB-953A-325405EEE0C8~Settings" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCPGPPI - Settings</a></td><td>IMAGE</td><td>05/02/25 08:53 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~PCH Power Rails~Documents~D507BC80-36BD-43AB-953A-325405EEE0C8~Settings" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCPGPPI - Settings</a></td><td>Replacing original document from NVL-S 1.0.1</td><td>05/02/25 05:55 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~PCH Power Rails~Documents~D507BC80-36BD-43AB-953A-325405EEE0C8~Settings (Internal)" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCPGPPI - Settings (Internal)</a></td><td>IMAGE</td><td>05/02/25 08:58 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~PCH Power Rails~Documents~D507BC80-36BD-43AB-953A-325405EEE0C8~Settings (Internal)" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCPGPPI - Settings (Internal)</a></td><td>Replacing original document from NVL-S 1.0.1</td><td>05/02/25 05:56 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~PCH Power Rails~Documents~D7730143-107C-4355-93AC-E72BC5F0D1D4~Settings" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCPRIM_1P8_PCH - Settings</a></td><td>img</td><td>06/06/25 08:38 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~PCH Power Rails~Documents~D7730143-107C-4355-93AC-E72BC5F0D1D4~Settings" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCPRIM_1P8_PCH - Settings</a></td><td>image</td><td>06/04/25 08:43 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~PCH Power Rails~Documents~D7730143-107C-4355-93AC-E72BC5F0D1D4~Settings" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCPRIM_1P8_PCH - Settings</a></td><td>IMAGE</td><td>05/02/25 07:42 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~PCH Power Rails~Documents~D7730143-107C-4355-93AC-E72BC5F0D1D4~Settings" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCPRIM_1P8_PCH - Settings</a></td><td>IMAGE</td><td>05/02/25 07:41 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~PCH Power Rails~Documents~D7730143-107C-4355-93AC-E72BC5F0D1D4~Settings" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCPRIM_1P8_PCH - Settings</a></td><td>Replacing original document from NVL-S 1.0.1</td><td>05/02/25 05:59 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~PCH Power Rails~Documents~D7730143-107C-4355-93AC-E72BC5F0D1D4~Settings (Internal)" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCPRIM_1P8_PCH - Settings (Internal)</a></td><td>IMAGE</td><td>05/02/25 07:45 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~PCH Power Rails~Documents~D7730143-107C-4355-93AC-E72BC5F0D1D4~Settings (Internal)" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCPRIM_1P8_PCH - Settings (Internal)</a></td><td>Replacing original document from NVL-S 1.0.1</td><td>05/02/25 06:00 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~PCH Power Rails~Documents~DD6EC9E0-2F90-4A94-8E84-A0BF859E5CC4~Settings" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCAHSIOPLL_1P8 - Settings</a></td><td>img</td><td>06/06/25 08:39 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~PCH Power Rails~Documents~DD6EC9E0-2F90-4A94-8E84-A0BF859E5CC4~Settings" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCAHSIOPLL_1P8 - Settings</a></td><td>pictures</td><td>06/04/25 08:40 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~PCH Power Rails~Documents~DD6EC9E0-2F90-4A94-8E84-A0BF859E5CC4~Settings" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCAHSIOPLL_1P8 - Settings</a></td><td>IMAGE</td><td>05/02/25 08:23 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~PCH Power Rails~Documents~DD6EC9E0-2F90-4A94-8E84-A0BF859E5CC4~Settings" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCAHSIOPLL_1P8 - Settings</a></td><td>IMAGE</td><td>05/02/25 08:18 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~PCH Power Rails~Documents~DD6EC9E0-2F90-4A94-8E84-A0BF859E5CC4~Settings" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCAHSIOPLL_1P8 - Settings</a></td><td>Replacing original document from NVL-S 1.0.1</td><td>05/02/25 04:48 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~PCH Power Rails~Documents~DD6EC9E0-2F90-4A94-8E84-A0BF859E5CC4~Settings (Internal)" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCAHSIOPLL_1P8 - Settings (Internal)</a></td><td>Replacing original document from NVL-S 1.1</td><td>06/09/25 08:18 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~PCH Power Rails~Documents~E82AF816-7484-48FE-8A29-FD4A6C4106F9~Settings" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCPGPPBC - Settings</a></td><td>IMG</td><td>06/06/25 08:27 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~PCH Power Rails~Documents~E82AF816-7484-48FE-8A29-FD4A6C4106F9~Settings" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCPGPPBC - Settings</a></td><td>IMAGE</td><td>05/02/25 08:35 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~PCH Power Rails~Documents~E82AF816-7484-48FE-8A29-FD4A6C4106F9~Settings" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCPGPPBC - Settings</a></td><td>IMAGE</td><td>05/02/25 08:33 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~PCH Power Rails~Documents~E82AF816-7484-48FE-8A29-FD4A6C4106F9~Settings" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCPGPPBC - Settings</a></td><td>Replacing original document from NVL-S 1.0.1</td><td>05/02/25 05:49 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>0.4</td><td><a href="content.html#Power Integrity~PCH Power Rails~Documents~E82AF816-7484-48FE-8A29-FD4A6C4106F9~Settings" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCPGPPBC - Settings</a></td><td>Update information for NVL PCH.  Remove old pictures</td><td>11/23/24 12:23 AM</td><td>Chen, Chi-te</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~PCH Power Rails~Documents~E82AF816-7484-48FE-8A29-FD4A6C4106F9~Settings (Internal)" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCPGPPBC - Settings (Internal)</a></td><td>IMAGE</td><td>05/02/25 08:35 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~PCH Power Rails~Documents~E82AF816-7484-48FE-8A29-FD4A6C4106F9~Settings (Internal)" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCPGPPBC - Settings (Internal)</a></td><td>Replacing original document from NVL-S 1.0.1</td><td>05/02/25 05:49 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>0.4</td><td><a href="content.html#Power Integrity~PCH Power Rails~Documents~E82AF816-7484-48FE-8A29-FD4A6C4106F9~Settings (Internal)" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCPGPPBC - Settings (Internal)</a></td><td>xx</td><td>11/23/24 12:13 AM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>0.4</td><td><a href="content.html#Power Integrity~PCH Power Rails~Documents~E82AF816-7484-48FE-8A29-FD4A6C4106F9~Settings (Internal)" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCPGPPBC - Settings (Internal)</a></td><td>note</td><td>11/22/24 09:01 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~PCH Power Rails~Documents~F19DB46B-75A2-4B4B-9D8B-686DDB75B2F9~Settings" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCPGPPA - Settings</a></td><td>IMG</td><td>06/06/25 08:30 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~PCH Power Rails~Documents~F19DB46B-75A2-4B4B-9D8B-686DDB75B2F9~Settings" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCPGPPA - Settings</a></td><td>IMAGE</td><td>05/02/25 08:29 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~PCH Power Rails~Documents~F19DB46B-75A2-4B4B-9D8B-686DDB75B2F9~Settings" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCPGPPA - Settings</a></td><td>Replacing original document from NVL-S 1.0.1</td><td>05/02/25 05:47 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>0.4</td><td><a href="content.html#Power Integrity~PCH Power Rails~Documents~F19DB46B-75A2-4B4B-9D8B-686DDB75B2F9~Settings" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCPGPPA - Settings</a></td><td>Change wording.</td><td>11/23/24 12:20 AM</td><td>Chen, Chi-te</td></tr><tr><td /><td>0.4</td><td><a href="content.html#Power Integrity~PCH Power Rails~Documents~F19DB46B-75A2-4B4B-9D8B-686DDB75B2F9~Settings" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCPGPPA - Settings</a></td><td>Update for NVL PCH</td><td>11/23/24 12:19 AM</td><td>Chen, Chi-te</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~PCH Power Rails~Documents~F19DB46B-75A2-4B4B-9D8B-686DDB75B2F9~Settings (Internal)" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCPGPPA - Settings (Internal)</a></td><td>IMAGE</td><td>05/02/25 08:31 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~PCH Power Rails~Documents~F19DB46B-75A2-4B4B-9D8B-686DDB75B2F9~Settings (Internal)" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCPGPPA - Settings (Internal)</a></td><td>Replacing original document from NVL-S 1.0.1</td><td>05/02/25 05:47 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>0.4</td><td><a href="content.html#Power Integrity~PCH Power Rails~Documents~F19DB46B-75A2-4B4B-9D8B-686DDB75B2F9~Settings (Internal)" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCPGPPA - Settings (Internal)</a></td><td>nn</td><td>11/23/24 12:11 AM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>0.4</td><td><a href="content.html#Power Integrity~PCH Power Rails~Documents~F19DB46B-75A2-4B4B-9D8B-686DDB75B2F9~Settings (Internal)" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCPGPPA - Settings (Internal)</a></td><td>note</td><td>11/22/24 09:00 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>0.4</td><td><a href="content.html#Power Integrity~PCH Power Rails~Documents~F19DB46B-75A2-4B4B-9D8B-686DDB75B2F9~Settings (Internal)" target="contentwin">Power Integrity - PCH Power Rails - Documents - VCCPGPPA - Settings (Internal)</a></td><td>data</td><td>11/22/24 08:25 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~PCH Power Rails~System Configuration" target="contentwin">Power Integrity - PCH Power Rails - System Configuration</a></td><td>rails</td><td>05/02/25 04:45 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~PCH Power Rails~System Configuration" target="contentwin">Power Integrity - PCH Power Rails - System Configuration</a></td><td>rails </td><td>05/02/25 04:43 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>1.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~06029399-D9CC-4CB8-8045-91D6F6FCACA0~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT (Type4 PCB) - Settings</a></td><td>Layout diagram update and cap BOM updates</td><td>08/12/25 05:49 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~06029399-D9CC-4CB8-8045-91D6F6FCACA0~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT (Type4 PCB) - Settings</a></td><td>BOM update</td><td>06/05/25 09:33 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~06029399-D9CC-4CB8-8045-91D6F6FCACA0~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT (Type4 PCB) - Settings</a></td><td>layout diagram update</td><td>05/02/25 02:59 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~06029399-D9CC-4CB8-8045-91D6F6FCACA0~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT (Type4 PCB) - Settings</a></td><td>layout diagram and BOM updates</td><td>05/02/25 02:46 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~0DB1E982-73F9-4B35-8D91-45AEC9F7D212~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO (Type4 PCB) - Settings</a></td><td>notes</td><td>06/11/25 09:52 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~0DB1E982-73F9-4B35-8D91-45AEC9F7D212~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO (Type4 PCB) - Settings</a></td><td>image</td><td>06/03/25 11:58 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~0DB1E982-73F9-4B35-8D91-45AEC9F7D212~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO (Type4 PCB) - Settings</a></td><td>image</td><td>06/03/25 11:58 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~0DB1E982-73F9-4B35-8D91-45AEC9F7D212~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO (Type4 PCB) - Settings</a></td><td>images</td><td>06/03/25 11:40 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~0DB1E982-73F9-4B35-8D91-45AEC9F7D212~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO (Type4 PCB) - Settings</a></td><td>images</td><td>06/03/25 11:40 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~0DB1E982-73F9-4B35-8D91-45AEC9F7D212~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO (Type4 PCB) - Settings</a></td><td>IMAGES</td><td>06/03/25 11:37 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~0DB1E982-73F9-4B35-8D91-45AEC9F7D212~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO (Type4 PCB) - Settings</a></td><td>IMAGES</td><td>06/03/25 11:37 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~0DB1E982-73F9-4B35-8D91-45AEC9F7D212~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO (Type4 PCB) - Settings</a></td><td>pdbom</td><td>05/29/25 04:54 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~0DB1E982-73F9-4B35-8D91-45AEC9F7D212~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO (Type4 PCB) - Settings</a></td><td>pdbom</td><td>05/29/25 04:54 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~0DB1E982-73F9-4B35-8D91-45AEC9F7D212~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO (Type4 PCB) - Settings</a></td><td>note</td><td>05/06/25 02:30 AM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~0DB1E982-73F9-4B35-8D91-45AEC9F7D212~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO (Type4 PCB) - Settings</a></td><td>note</td><td>05/06/25 02:30 AM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~0DB1E982-73F9-4B35-8D91-45AEC9F7D212~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO (Type4 PCB) - Settings</a></td><td>pdbom</td><td>05/05/25 06:39 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~0DB1E982-73F9-4B35-8D91-45AEC9F7D212~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO (Type4 PCB) - Settings</a></td><td>pdbom</td><td>05/05/25 06:39 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~0DB1E982-73F9-4B35-8D91-45AEC9F7D212~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO (Type4 PCB) - Settings (Internal)</a></td><td>pdbom</td><td>05/05/25 06:37 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~0DB1E982-73F9-4B35-8D91-45AEC9F7D212~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO (Type4 PCB) - Settings (Internal)</a></td><td>pdbom</td><td>05/05/25 06:37 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~111E142E-84ED-47BA-89CD-8C83967F5038~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDDQ LPDDR5x LPCAMM2 - Settings</a></td><td>Reference design diagrams updated</td><td>04/29/25 10:43 AM</td><td>Pavithra</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~111E142E-84ED-47BA-89CD-8C83967F5038~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDDQ LPDDR5x LPCAMM2 - Settings (Internal)</a></td><td>Decoupling solution</td><td>05/05/25 11:20 AM</td><td>Pavithra</td></tr><tr><td /><td>1.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~16D2B32C-C61F-4914-BBCB-F176C2EA52B1~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE (Type3 PCB) - Settings</a></td><td>rev1.2</td><td>09/08/25 12:57 AM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>1.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~16D2B32C-C61F-4914-BBCB-F176C2EA52B1~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE (Type3 PCB) - Settings</a></td><td>rev1.2</td><td>09/07/25 05:00 PM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~16D2B32C-C61F-4914-BBCB-F176C2EA52B1~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE (Type3 PCB) - Settings</a></td><td>rev1.0</td><td>06/05/25 03:42 PM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~22B48664-DCD6-47D4-95B5-AF4B537F00CA~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT - Settings</a></td><td>BOM update</td><td>06/05/25 09:09 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~22B48664-DCD6-47D4-95B5-AF4B537F00CA~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT - Settings</a></td><td>layout diagram and decoupling updates</td><td>05/02/25 02:55 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~22B48664-DCD6-47D4-95B5-AF4B537F00CA~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT - Settings</a></td><td>layout diagram and decoupling updates</td><td>05/02/25 02:55 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~22B48664-DCD6-47D4-95B5-AF4B537F00CA~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT - Settings</a></td><td>reference layout design and notes update</td><td>02/17/25 05:15 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~22B48664-DCD6-47D4-95B5-AF4B537F00CA~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT - Settings</a></td><td>reference layout design and notes update</td><td>02/17/25 05:15 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~22B48664-DCD6-47D4-95B5-AF4B537F00CA~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT - Settings</a></td><td>reference layout design and notes update</td><td>02/17/25 05:15 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~22B48664-DCD6-47D4-95B5-AF4B537F00CA~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT - Settings</a></td><td>Layout diagram changes</td><td>02/14/25 10:05 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~22B48664-DCD6-47D4-95B5-AF4B537F00CA~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT - Settings</a></td><td>Layout diagram changes</td><td>02/14/25 10:05 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~22B48664-DCD6-47D4-95B5-AF4B537F00CA~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT - Settings</a></td><td>Layout diagram changes</td><td>02/14/25 10:05 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~22B48664-DCD6-47D4-95B5-AF4B537F00CA~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT - Settings (Internal)</a></td><td>layout diagram update</td><td>05/09/25 07:26 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~22B48664-DCD6-47D4-95B5-AF4B537F00CA~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT - Settings (Internal)</a></td><td>layout diagram update</td><td>05/09/25 07:26 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~22B48664-DCD6-47D4-95B5-AF4B537F00CA~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT - Settings (Internal)</a></td><td>layout diagram update</td><td>04/23/25 11:51 PM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~22B48664-DCD6-47D4-95B5-AF4B537F00CA~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT - Settings (Internal)</a></td><td>layout diagram update</td><td>04/23/25 11:51 PM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~22B48664-DCD6-47D4-95B5-AF4B537F00CA~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT - Settings (Internal)</a></td><td>diagram and BOM updates</td><td>04/23/25 06:20 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~22B48664-DCD6-47D4-95B5-AF4B537F00CA~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT - Settings (Internal)</a></td><td>diagram and BOM updates</td><td>04/23/25 06:20 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~22B48664-DCD6-47D4-95B5-AF4B537F00CA~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT - Settings (Internal)</a></td><td>updating diagram</td><td>03/14/25 08:51 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~22B48664-DCD6-47D4-95B5-AF4B537F00CA~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT - Settings (Internal)</a></td><td>updating diagram</td><td>03/14/25 08:51 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~22B48664-DCD6-47D4-95B5-AF4B537F00CA~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT - Settings (Internal)</a></td><td>updating diagrams and BOM count</td><td>03/14/25 08:46 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~22B48664-DCD6-47D4-95B5-AF4B537F00CA~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT - Settings (Internal)</a></td><td>updating diagrams and BOM count</td><td>03/14/25 08:46 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~22B48664-DCD6-47D4-95B5-AF4B537F00CA~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT - Settings (Internal)</a></td><td>layout diagram and cap count changes</td><td>02/17/25 06:05 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~22B48664-DCD6-47D4-95B5-AF4B537F00CA~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT - Settings (Internal)</a></td><td>layout diagram and cap count changes</td><td>02/17/25 06:05 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~22B48664-DCD6-47D4-95B5-AF4B537F00CA~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT - Settings (Internal)</a></td><td>Notes and reference layout design guide update</td><td>02/17/25 05:06 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~22B48664-DCD6-47D4-95B5-AF4B537F00CA~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT - Settings (Internal)</a></td><td>Notes and reference layout design guide update</td><td>02/17/25 05:06 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~22B48664-DCD6-47D4-95B5-AF4B537F00CA~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT - Settings (Internal)</a></td><td>Layout diagram updates</td><td>02/14/25 11:32 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~22B48664-DCD6-47D4-95B5-AF4B537F00CA~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT - Settings (Internal)</a></td><td>Layout diagram updates</td><td>02/14/25 11:32 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~343F5E54-7BC1-448F-8B04-1CE027DC24E2~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON(Type3 PCB) - Settings</a></td><td>update layout pictures</td><td>06/12/25 10:55 PM</td><td>Qian, Wei</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~343F5E54-7BC1-448F-8B04-1CE027DC24E2~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON(Type3 PCB) - Settings</a></td><td>update Rpath number and add filter pin name</td><td>06/12/25 09:39 PM</td><td>Qian, Wei</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~343F5E54-7BC1-448F-8B04-1CE027DC24E2~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON(Type3 PCB) - Settings</a></td><td>updated PDBOM rec and pictures, updated component choices for LC filter, updated ESR for bulk cap</td><td>05/02/25 10:45 PM</td><td>Qian, Wei</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~343F5E54-7BC1-448F-8B04-1CE027DC24E2~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON(Type3 PCB) - Settings</a></td><td>updated PDBOM rec and pictures, updated component choices for LC filter, updated ESR for bulk cap</td><td>05/02/25 10:45 PM</td><td>Qian, Wei</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~343F5E54-7BC1-448F-8B04-1CE027DC24E2~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON(Type3 PCB) - Settings</a></td><td>updated PDBOM rec and pictures, updated component choices for LC filter, updated ESR for bulk cap</td><td>05/02/25 10:45 PM</td><td>Qian, Wei</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~343F5E54-7BC1-448F-8B04-1CE027DC24E2~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON(Type3 PCB) - Settings</a></td><td>test</td><td>05/02/25 10:43 PM</td><td>Qian, Wei</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~343F5E54-7BC1-448F-8B04-1CE027DC24E2~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON(Type3 PCB) - Settings</a></td><td>test</td><td>05/02/25 10:43 PM</td><td>Qian, Wei</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~343F5E54-7BC1-448F-8B04-1CE027DC24E2~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON(Type3 PCB) - Settings</a></td><td>test</td><td>05/02/25 10:43 PM</td><td>Qian, Wei</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~343F5E54-7BC1-448F-8B04-1CE027DC24E2~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON(Type3 PCB) - Settings</a></td><td>Add sense pin name</td><td>05/01/25 10:37 PM</td><td>Qian, Wei</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~343F5E54-7BC1-448F-8B04-1CE027DC24E2~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON(Type3 PCB) - Settings</a></td><td>Add sense pin name</td><td>05/01/25 10:37 PM</td><td>Qian, Wei</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~343F5E54-7BC1-448F-8B04-1CE027DC24E2~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON(Type3 PCB) - Settings</a></td><td>Add sense pin name</td><td>05/01/25 10:37 PM</td><td>Qian, Wei</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~343F5E54-7BC1-448F-8B04-1CE027DC24E2~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON(Type3 PCB) - Settings</a></td><td>m</td><td>03/14/25 09:15 PM</td><td>Qian, Wei</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~343F5E54-7BC1-448F-8B04-1CE027DC24E2~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON(Type3 PCB) - Settings</a></td><td>m</td><td>03/14/25 09:15 PM</td><td>Qian, Wei</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~343F5E54-7BC1-448F-8B04-1CE027DC24E2~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON(Type3 PCB) - Settings</a></td><td>m</td><td>03/14/25 09:15 PM</td><td>Qian, Wei</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~343F5E54-7BC1-448F-8B04-1CE027DC24E2~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON(Type3 PCB) - Settings</a></td><td>m</td><td>03/14/25 08:16 AM</td><td>Qian, Wei</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~343F5E54-7BC1-448F-8B04-1CE027DC24E2~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON(Type3 PCB) - Settings</a></td><td>m</td><td>03/14/25 08:16 AM</td><td>Qian, Wei</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~343F5E54-7BC1-448F-8B04-1CE027DC24E2~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON(Type3 PCB) - Settings</a></td><td>m</td><td>03/14/25 08:16 AM</td><td>Qian, Wei</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~343F5E54-7BC1-448F-8B04-1CE027DC24E2~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON(Type3 PCB) - Settings</a></td><td>m</td><td>03/14/25 08:08 AM</td><td>Qian, Wei</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~343F5E54-7BC1-448F-8B04-1CE027DC24E2~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON(Type3 PCB) - Settings</a></td><td>m</td><td>03/14/25 08:08 AM</td><td>Qian, Wei</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~343F5E54-7BC1-448F-8B04-1CE027DC24E2~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON(Type3 PCB) - Settings</a></td><td>m</td><td>03/14/25 08:08 AM</td><td>Qian, Wei</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~343F5E54-7BC1-448F-8B04-1CE027DC24E2~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON(Type3 PCB) - Settings</a></td><td>m</td><td>03/14/25 08:07 AM</td><td>Qian, Wei</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~343F5E54-7BC1-448F-8B04-1CE027DC24E2~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON(Type3 PCB) - Settings</a></td><td>m</td><td>03/14/25 08:07 AM</td><td>Qian, Wei</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~343F5E54-7BC1-448F-8B04-1CE027DC24E2~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON(Type3 PCB) - Settings</a></td><td>m</td><td>03/14/25 08:07 AM</td><td>Qian, Wei</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~343F5E54-7BC1-448F-8B04-1CE027DC24E2~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON(Type3 PCB) - Settings</a></td><td>Updated PDBOM, and pictures for layout and PDBOM</td><td>03/14/25 08:04 AM</td><td>Qian, Wei</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~343F5E54-7BC1-448F-8B04-1CE027DC24E2~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON(Type3 PCB) - Settings</a></td><td>Updated PDBOM, and pictures for layout and PDBOM</td><td>03/14/25 08:04 AM</td><td>Qian, Wei</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~343F5E54-7BC1-448F-8B04-1CE027DC24E2~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON(Type3 PCB) - Settings</a></td><td>Updated PDBOM, and pictures for layout and PDBOM</td><td>03/14/25 08:04 AM</td><td>Qian, Wei</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~343F5E54-7BC1-448F-8B04-1CE027DC24E2~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON(Type3 PCB) - Settings</a></td><td>minor</td><td>03/14/25 05:32 AM</td><td>Qian, Wei</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~343F5E54-7BC1-448F-8B04-1CE027DC24E2~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON(Type3 PCB) - Settings</a></td><td>minor</td><td>03/14/25 05:32 AM</td><td>Qian, Wei</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~343F5E54-7BC1-448F-8B04-1CE027DC24E2~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON(Type3 PCB) - Settings</a></td><td>minor</td><td>03/14/25 05:32 AM</td><td>Qian, Wei</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~343F5E54-7BC1-448F-8B04-1CE027DC24E2~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON(Type3 PCB) - Settings</a></td><td>minor</td><td>02/14/25 11:00 PM</td><td>Qian, Wei</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~343F5E54-7BC1-448F-8B04-1CE027DC24E2~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON(Type3 PCB) - Settings</a></td><td>minor</td><td>02/14/25 11:00 PM</td><td>Qian, Wei</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~343F5E54-7BC1-448F-8B04-1CE027DC24E2~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON(Type3 PCB) - Settings</a></td><td>minor</td><td>02/14/25 11:00 PM</td><td>Qian, Wei</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~343F5E54-7BC1-448F-8B04-1CE027DC24E2~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON(Type3 PCB) - Settings</a></td><td>update PDBOM layout description and pics</td><td>02/14/25 10:59 PM</td><td>Qian, Wei</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~343F5E54-7BC1-448F-8B04-1CE027DC24E2~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON(Type3 PCB) - Settings</a></td><td>update PDBOM layout description and pics</td><td>02/14/25 10:59 PM</td><td>Qian, Wei</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~343F5E54-7BC1-448F-8B04-1CE027DC24E2~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON(Type3 PCB) - Settings</a></td><td>update PDBOM layout description and pics</td><td>02/14/25 10:59 PM</td><td>Qian, Wei</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~343F5E54-7BC1-448F-8B04-1CE027DC24E2~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON(Type3 PCB) - Settings</a></td><td>minor</td><td>02/14/25 06:43 PM</td><td>Qian, Wei</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~343F5E54-7BC1-448F-8B04-1CE027DC24E2~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON(Type3 PCB) - Settings</a></td><td>minor</td><td>02/14/25 06:43 PM</td><td>Qian, Wei</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~343F5E54-7BC1-448F-8B04-1CE027DC24E2~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON(Type3 PCB) - Settings</a></td><td>minor</td><td>02/14/25 06:43 PM</td><td>Qian, Wei</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~343F5E54-7BC1-448F-8B04-1CE027DC24E2~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON(Type3 PCB) - Settings (Internal)</a></td><td>updated RVP rec</td><td>05/02/25 10:52 PM</td><td>Qian, Wei</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~343F5E54-7BC1-448F-8B04-1CE027DC24E2~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON(Type3 PCB) - Settings (Internal)</a></td><td>updated RVP rec</td><td>05/02/25 10:52 PM</td><td>Qian, Wei</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~343F5E54-7BC1-448F-8B04-1CE027DC24E2~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON(Type3 PCB) - Settings (Internal)</a></td><td>updated RVP rec</td><td>05/02/25 10:52 PM</td><td>Qian, Wei</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~343F5E54-7BC1-448F-8B04-1CE027DC24E2~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON(Type3 PCB) - Settings (Internal)</a></td><td>m</td><td>03/14/25 08:39 AM</td><td>Qian, Wei</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~343F5E54-7BC1-448F-8B04-1CE027DC24E2~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON(Type3 PCB) - Settings (Internal)</a></td><td>m</td><td>03/14/25 08:39 AM</td><td>Qian, Wei</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~343F5E54-7BC1-448F-8B04-1CE027DC24E2~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON(Type3 PCB) - Settings (Internal)</a></td><td>m</td><td>03/14/25 08:39 AM</td><td>Qian, Wei</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~343F5E54-7BC1-448F-8B04-1CE027DC24E2~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON(Type3 PCB) - Settings (Internal)</a></td><td>First Version</td><td>03/14/25 08:15 AM</td><td>Qian, Wei</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~343F5E54-7BC1-448F-8B04-1CE027DC24E2~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON(Type3 PCB) - Settings (Internal)</a></td><td>First Version</td><td>03/14/25 08:15 AM</td><td>Qian, Wei</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~343F5E54-7BC1-448F-8B04-1CE027DC24E2~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON(Type3 PCB) - Settings (Internal)</a></td><td>First Version</td><td>03/14/25 08:15 AM</td><td>Qian, Wei</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4D3E1E87-5178-4915-97BD-0155BCDE924D~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDDQ LPDDR5x MEMORY DOWN (Type4 PCB) - Settings</a></td><td>Reference layout design diagrams updated</td><td>04/21/25 11:51 AM</td><td>Pavithra</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4D3E1E87-5178-4915-97BD-0155BCDE924D~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDDQ LPDDR5x MEMORY DOWN (Type4 PCB) - Settings (Internal)</a></td><td>Reference diagram updated</td><td>05/05/25 11:19 AM</td><td>Pavithra</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4D3E1E87-5178-4915-97BD-0155BCDE924D~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDDQ LPDDR5x MEMORY DOWN (Type4 PCB) - Settings (Internal)</a></td><td>decoupling solution updated</td><td>04/21/25 11:57 AM</td><td>Pavithra</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~54551108-8460-49C1-BE9D-D4047BFFB156~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD2 LPDDR5x MEMORY DOWN (Type4 PCB) - Settings</a></td><td>Decoupling solution and reference diagrams updated</td><td>04/21/25 11:49 AM</td><td>Pavithra</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~54551108-8460-49C1-BE9D-D4047BFFB156~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD2 LPDDR5x MEMORY DOWN (Type4 PCB) - Settings (Internal)</a></td><td>reference diagrams updated</td><td>05/05/25 11:17 AM</td><td>Pavithra</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~54551108-8460-49C1-BE9D-D4047BFFB156~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD2 LPDDR5x MEMORY DOWN (Type4 PCB) - Settings (Internal)</a></td><td>Decoupling solution updated</td><td>04/21/25 11:56 AM</td><td>Pavithra</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~5B3CCCBF-B95D-41A3-B7E1-D9074F9EA2B5~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCRTC_PROC - Settings</a></td><td>updated diagram with latest BOB board and external rail name</td><td>05/01/25 10:08 PM</td><td>Qian, Wei</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~5B3CCCBF-B95D-41A3-B7E1-D9074F9EA2B5~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCRTC_PROC - Settings</a></td><td>a</td><td>04/18/25 04:54 PM</td><td>Qian, Wei</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~5B3CCCBF-B95D-41A3-B7E1-D9074F9EA2B5~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCRTC_PROC - Settings</a></td><td>First version</td><td>03/14/25 09:15 AM</td><td>Qian, Wei</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~5B3CCCBF-B95D-41A3-B7E1-D9074F9EA2B5~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCRTC_PROC - Settings</a></td><td>firstversion</td><td>03/14/25 05:44 AM</td><td>Qian, Wei</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~5B3CCCBF-B95D-41A3-B7E1-D9074F9EA2B5~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCRTC_PROC - Settings (Internal)</a></td><td>Update placement requirement for cap</td><td>05/01/25 10:09 PM</td><td>Qian, Wei</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~5B3CCCBF-B95D-41A3-B7E1-D9074F9EA2B5~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCRTC_PROC - Settings (Internal)</a></td><td> </td><td>03/14/25 09:17 AM</td><td>Qian, Wei</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~5B3CCCBF-B95D-41A3-B7E1-D9074F9EA2B5~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCRTC_PROC - Settings (Internal)</a></td><td>m</td><td>03/14/25 05:50 AM</td><td>Qian, Wei</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~5B3CCCBF-B95D-41A3-B7E1-D9074F9EA2B5~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCRTC_PROC - Settings (Internal)</a></td><td>first version</td><td>03/14/25 05:47 AM</td><td>Qian, Wei</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~61BDE592-CBC5-471D-A5BA-EFF187763803~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO (Type3 PCB) - Settings</a></td><td>notes</td><td>06/11/25 09:52 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~61BDE592-CBC5-471D-A5BA-EFF187763803~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO (Type3 PCB) - Settings</a></td><td>notes</td><td>06/11/25 09:49 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~6A3E516D-7215-45F7-B53E-28580185C20D~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8_PROC - Settings</a></td><td>Changed Reference design image</td><td>06/09/25 02:31 PM</td><td>Chaudhari, Vedant</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~6A3E516D-7215-45F7-B53E-28580185C20D~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8_PROC - Settings</a></td><td>Changed description</td><td>06/09/25 01:59 PM</td><td>Chaudhari, Vedant</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~6A3E516D-7215-45F7-B53E-28580185C20D~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8_PROC - Settings</a></td><td>Corrected Rail Name</td><td>06/06/25 04:00 PM</td><td>Chaudhari, Vedant</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~6A3E516D-7215-45F7-B53E-28580185C20D~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8_PROC - Settings</a></td><td>Updated board/cap picture with latest layout and updated rail names</td><td>05/02/25 07:50 PM</td><td>Qian, Wei</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~6A3E516D-7215-45F7-B53E-28580185C20D~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8_PROC - Settings</a></td><td>a</td><td>04/18/25 05:13 PM</td><td>Qian, Wei</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~6A3E516D-7215-45F7-B53E-28580185C20D~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8_PROC - Settings</a></td><td>m</td><td>03/14/25 09:04 PM</td><td>Qian, Wei</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~6A3E516D-7215-45F7-B53E-28580185C20D~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8_PROC - Settings</a></td><td>Update PDBOM, update layout picture with new BGAs and routing layer</td><td>02/14/25 08:59 PM</td><td>Qian, Wei</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~6A3E516D-7215-45F7-B53E-28580185C20D~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8_PROC - Settings (Internal)</a></td><td>Updated DCR of Inductor for ppv version</td><td>05/02/25 07:56 PM</td><td>Qian, Wei</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~6A3E516D-7215-45F7-B53E-28580185C20D~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8_PROC - Settings (Internal)</a></td><td>a</td><td>04/18/25 05:14 PM</td><td>Qian, Wei</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~6A3E516D-7215-45F7-B53E-28580185C20D~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8_PROC - Settings (Internal)</a></td><td>m</td><td>03/14/25 09:05 PM</td><td>Qian, Wei</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~6A3E516D-7215-45F7-B53E-28580185C20D~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8_PROC - Settings (Internal)</a></td><td>Added decoupling solution for RVP PPV configurations</td><td>03/14/25 09:00 PM</td><td>Qian, Wei</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~6A3E516D-7215-45F7-B53E-28580185C20D~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8_PROC - Settings (Internal)</a></td><td>Not ready for rvp ppv rec</td><td>02/14/25 09:01 PM</td><td>Qian, Wei</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~7014B2AB-8BEF-4BAB-9C30-8A2068ACEB80~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD2 LPDDR5x LPCAMM2 - Settings</a></td><td>Decoupling solution and reference designs diagrams updated</td><td>04/29/25 10:42 AM</td><td>Pavithra</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~7014B2AB-8BEF-4BAB-9C30-8A2068ACEB80~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD2 LPDDR5x LPCAMM2 - Settings (Internal)</a></td><td>Reference diagram updated</td><td>05/05/25 11:15 AM</td><td>Pavithra</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~73C742B2-5CE6-4456-A866-8B1922996081~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA (Type4 PCB) - Settings</a></td><td>Change BW.PIBOM nad pic2/3</td><td>06/06/25 08:56 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~73C742B2-5CE6-4456-A866-8B1922996081~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA (Type4 PCB) - Settings</a></td><td>Updated all</td><td>05/02/25 07:53 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~7CEC44FC-AAF2-469E-A254-728C65AA6E16~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE - Settings</a></td><td>pibom</td><td>06/06/25 07:44 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~7CEC44FC-AAF2-469E-A254-728C65AA6E16~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE - Settings</a></td><td>pibom</td><td>06/06/25 07:00 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~7CEC44FC-AAF2-469E-A254-728C65AA6E16~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE - Settings</a></td><td>PIBOM</td><td>06/06/25 02:04 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>1.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~849F8C87-F5C0-411B-8F7B-1DF99E3EFE1D~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE (Type4 PCB) - Settings</a></td><td>rev1.2</td><td>09/07/25 05:03 PM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~849F8C87-F5C0-411B-8F7B-1DF99E3EFE1D~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE (Type4 PCB) - Settings</a></td><td>rev1</td><td>06/05/25 04:07 PM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~849F8C87-F5C0-411B-8F7B-1DF99E3EFE1D~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE (Type4 PCB) - Settings</a></td><td>rev0.7</td><td>05/02/25 03:09 AM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~849F8C87-F5C0-411B-8F7B-1DF99E3EFE1D~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE (Type4 PCB) - Settings</a></td><td>rev0.7</td><td>05/02/25 02:10 AM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~849F8C87-F5C0-411B-8F7B-1DF99E3EFE1D~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE (Type4 PCB) - Settings</a></td><td>rev0.7</td><td>05/02/25 01:00 AM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~849F8C87-F5C0-411B-8F7B-1DF99E3EFE1D~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE (Type4 PCB) - Settings</a></td><td>rev0.7</td><td>05/02/25 12:07 AM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~9C21DDE2-A77D-4169-BBCE-345B722F3635~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA (Type3 PCB) - Settings</a></td><td>Changed everything</td><td>06/06/25 08:41 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~A50F3642-0F06-43B7-987D-8273CD9BC3BF~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (Type4 PCB) - Settings</a></td><td>update pic</td><td>06/12/25 10:58 PM</td><td>Qian, Wei</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~A50F3642-0F06-43B7-987D-8273CD9BC3BF~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (Type4 PCB) - Settings</a></td><td>update ppic for cap solutions</td><td>06/12/25 10:43 PM</td><td>Qian, Wei</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~A50F3642-0F06-43B7-987D-8273CD9BC3BF~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (Type4 PCB) - Settings</a></td><td>update T4 board ppic</td><td>06/12/25 10:27 PM</td><td>Qian, Wei</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~A50F3642-0F06-43B7-987D-8273CD9BC3BF~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (Type4 PCB) - Settings</a></td><td>update Rpath number and add filter pin name</td><td>06/12/25 09:41 PM</td><td>Qian, Wei</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~A50F3642-0F06-43B7-987D-8273CD9BC3BF~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON (Type4 PCB) - Settings</a></td><td>updated T4 board pictures</td><td>05/06/25 03:37 AM</td><td>Qian, Wei</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~C7DBABFB-39D1-4613-9F46-55EF1AE8436A~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD2 DDR5 - Settings</a></td><td>Reference Layout Design diagrams updated</td><td>04/29/25 09:55 AM</td><td>Pavithra</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~C7DBABFB-39D1-4613-9F46-55EF1AE8436A~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD2 DDR5 - Settings (Internal)</a></td><td>Reference diagram updated</td><td>05/05/25 11:13 AM</td><td>Pavithra</td></tr><tr><td /><td>1.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D2AB4764-BBB0-44D6-95B1-CC2D3A279890~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT (Type3 PCB) - Settings</a></td><td>layout diagram and cap BOM updates</td><td>08/12/25 05:59 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D2AB4764-BBB0-44D6-95B1-CC2D3A279890~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT (Type3 PCB) - Settings</a></td><td>layout diagram update and BOM change</td><td>06/05/25 08:53 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D2AB4764-BBB0-44D6-95B1-CC2D3A279890~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT (Type3 PCB) - Settings (Internal)</a></td><td>remove duplicate</td><td>06/05/25 08:55 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D94CF266-126A-484A-A7E5-CD8B2CCAE191~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA - Settings</a></td><td>Updated BW</td><td>06/06/25 08:43 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D94CF266-126A-484A-A7E5-CD8B2CCAE191~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA - Settings</a></td><td>Modified everything completely for Hx</td><td>02/14/25 06:30 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D94CF266-126A-484A-A7E5-CD8B2CCAE191~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA - Settings</a></td><td>Modified everything completely for Hx</td><td>02/14/25 06:30 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D94CF266-126A-484A-A7E5-CD8B2CCAE191~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA - Settings</a></td><td>Modified everything completely for Hx</td><td>02/14/25 06:30 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D94CF266-126A-484A-A7E5-CD8B2CCAE191~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA - Settings</a></td><td>update dv/dt comment</td><td>09/27/24 06:14 PM</td><td>Parekh, Pratik N</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D94CF266-126A-484A-A7E5-CD8B2CCAE191~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA - Settings</a></td><td>update dv/dt comment</td><td>09/27/24 06:14 PM</td><td>Parekh, Pratik N</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D94CF266-126A-484A-A7E5-CD8B2CCAE191~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA - Settings</a></td><td>update dv/dt comment</td><td>09/27/24 06:14 PM</td><td>Parekh, Pratik N</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D94CF266-126A-484A-A7E5-CD8B2CCAE191~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA - Settings</a></td><td>updated pictures and decoupling</td><td>09/27/24 06:13 PM</td><td>Parekh, Pratik N</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D94CF266-126A-484A-A7E5-CD8B2CCAE191~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA - Settings</a></td><td>updated pictures and decoupling</td><td>09/27/24 06:13 PM</td><td>Parekh, Pratik N</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D94CF266-126A-484A-A7E5-CD8B2CCAE191~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA - Settings</a></td><td>updated pictures and decoupling</td><td>09/27/24 06:13 PM</td><td>Parekh, Pratik N</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D94CF266-126A-484A-A7E5-CD8B2CCAE191~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA - Settings (Internal)</a></td><td>Replacing original document from NVL-H 0.7</td><td>04/22/25 07:48 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D94CF266-126A-484A-A7E5-CD8B2CCAE191~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA - Settings (Internal)</a></td><td>Add 0402 for Primary side</td><td>03/17/25 09:05 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D94CF266-126A-484A-A7E5-CD8B2CCAE191~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA - Settings (Internal)</a></td><td>Updated PI recommended feedback</td><td>03/17/25 08:52 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D94CF266-126A-484A-A7E5-CD8B2CCAE191~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA - Settings (Internal)</a></td><td>updated reference design in table</td><td>03/17/25 04:55 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D94CF266-126A-484A-A7E5-CD8B2CCAE191~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA - Settings (Internal)</a></td><td>Updated all content</td><td>03/17/25 04:54 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D94CF266-126A-484A-A7E5-CD8B2CCAE191~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA - Settings (Internal)</a></td><td>Updated PIBOM</td><td>02/14/25 09:03 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D94CF266-126A-484A-A7E5-CD8B2CCAE191~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA - Settings (Internal)</a></td><td>Updated design diagrams</td><td>02/14/25 08:36 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D94CF266-126A-484A-A7E5-CD8B2CCAE191~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA - Settings (Internal)</a></td><td>Updated reference layout design note</td><td>02/14/25 07:28 AM</td><td>Foo, Shi Kai</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D94CF266-126A-484A-A7E5-CD8B2CCAE191~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA - Settings (Internal)</a></td><td>bom change</td><td>09/27/24 06:47 PM</td><td>Parekh, Pratik N</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D94CF266-126A-484A-A7E5-CD8B2CCAE191~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA - Settings (Internal)</a></td><td>bom change</td><td>09/27/24 06:45 PM</td><td>Parekh, Pratik N</td></tr><tr><td /><td>1.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~DB096323-BB9D-4B9F-8B6E-BC3B4AE56B4E~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE - Settings</a></td><td>rev1.2</td><td>09/08/25 12:56 AM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>1.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~DB096323-BB9D-4B9F-8B6E-BC3B4AE56B4E~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE - Settings</a></td><td>rev1.2</td><td>09/07/25 05:05 PM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~DB096323-BB9D-4B9F-8B6E-BC3B4AE56B4E~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE - Settings</a></td><td>rev1</td><td>06/05/25 03:43 PM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~DB096323-BB9D-4B9F-8B6E-BC3B4AE56B4E~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE - Settings</a></td><td>rev0.7</td><td>05/02/25 02:02 AM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~DB096323-BB9D-4B9F-8B6E-BC3B4AE56B4E~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE - Settings</a></td><td>rev0.7</td><td>05/02/25 02:02 AM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~DB096323-BB9D-4B9F-8B6E-BC3B4AE56B4E~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE - Settings</a></td><td>rev0.7</td><td>04/23/25 08:08 AM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~DB096323-BB9D-4B9F-8B6E-BC3B4AE56B4E~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE - Settings</a></td><td>rev0.7</td><td>04/23/25 08:08 AM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~DB096323-BB9D-4B9F-8B6E-BC3B4AE56B4E~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE - Settings</a></td><td>rev0.7</td><td>04/23/25 08:08 AM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~DB096323-BB9D-4B9F-8B6E-BC3B4AE56B4E~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE - Settings</a></td><td>rev0.6</td><td>03/14/25 06:36 PM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~DB096323-BB9D-4B9F-8B6E-BC3B4AE56B4E~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE - Settings</a></td><td>rev0.6</td><td>03/14/25 06:36 PM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~DB096323-BB9D-4B9F-8B6E-BC3B4AE56B4E~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE - Settings</a></td><td>rev0.6</td><td>03/14/25 06:36 PM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~DB096323-BB9D-4B9F-8B6E-BC3B4AE56B4E~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE - Settings</a></td><td>update rev0.5</td><td>02/17/25 04:30 AM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~DB096323-BB9D-4B9F-8B6E-BC3B4AE56B4E~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE - Settings</a></td><td>update rev0.5</td><td>02/17/25 04:30 AM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~DB096323-BB9D-4B9F-8B6E-BC3B4AE56B4E~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE - Settings</a></td><td>update rev0.5</td><td>02/17/25 04:30 AM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>1.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~DB096323-BB9D-4B9F-8B6E-BC3B4AE56B4E~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE - Settings (Internal)</a></td><td>rev1.2</td><td>09/08/25 12:52 AM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~DB096323-BB9D-4B9F-8B6E-BC3B4AE56B4E~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE - Settings (Internal)</a></td><td>rev0.9</td><td>04/23/25 03:41 PM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~DB096323-BB9D-4B9F-8B6E-BC3B4AE56B4E~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE - Settings (Internal)</a></td><td>rev0.9</td><td>04/23/25 03:41 PM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~DB096323-BB9D-4B9F-8B6E-BC3B4AE56B4E~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE - Settings (Internal)</a></td><td>rev0.7</td><td>04/23/25 08:03 AM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~DB096323-BB9D-4B9F-8B6E-BC3B4AE56B4E~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE - Settings (Internal)</a></td><td>rev0.7</td><td>04/23/25 08:03 AM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~DB096323-BB9D-4B9F-8B6E-BC3B4AE56B4E~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE - Settings (Internal)</a></td><td>0.6</td><td>03/14/25 07:19 PM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~DB096323-BB9D-4B9F-8B6E-BC3B4AE56B4E~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE - Settings (Internal)</a></td><td>0.6</td><td>03/14/25 07:19 PM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~DB096323-BB9D-4B9F-8B6E-BC3B4AE56B4E~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE - Settings (Internal)</a></td><td>0.6</td><td>03/14/25 07:17 PM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~DB096323-BB9D-4B9F-8B6E-BC3B4AE56B4E~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE - Settings (Internal)</a></td><td>0.6</td><td>03/14/25 07:17 PM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~DB096323-BB9D-4B9F-8B6E-BC3B4AE56B4E~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE - Settings (Internal)</a></td><td>0.6</td><td>03/14/25 07:08 PM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~DB096323-BB9D-4B9F-8B6E-BC3B4AE56B4E~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE - Settings (Internal)</a></td><td>0.6</td><td>03/14/25 07:08 PM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~DB096323-BB9D-4B9F-8B6E-BC3B4AE56B4E~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE - Settings (Internal)</a></td><td>0.6</td><td>03/14/25 06:58 PM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~DB096323-BB9D-4B9F-8B6E-BC3B4AE56B4E~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE - Settings (Internal)</a></td><td>0.6</td><td>03/14/25 06:58 PM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~DB096323-BB9D-4B9F-8B6E-BC3B4AE56B4E~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE - Settings (Internal)</a></td><td>rev 0.6</td><td>03/14/25 06:31 PM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~DB096323-BB9D-4B9F-8B6E-BC3B4AE56B4E~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE - Settings (Internal)</a></td><td>rev 0.6</td><td>03/14/25 06:31 PM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~DB096323-BB9D-4B9F-8B6E-BC3B4AE56B4E~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE - Settings (Internal)</a></td><td>update rev0.6</td><td>03/14/25 06:26 PM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~DB096323-BB9D-4B9F-8B6E-BC3B4AE56B4E~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE - Settings (Internal)</a></td><td>update rev0.6</td><td>03/14/25 06:26 PM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~DB096323-BB9D-4B9F-8B6E-BC3B4AE56B4E~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE - Settings (Internal)</a></td><td>update rev0.6</td><td>03/14/25 12:30 PM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~DB096323-BB9D-4B9F-8B6E-BC3B4AE56B4E~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE - Settings (Internal)</a></td><td>update rev0.6</td><td>03/14/25 12:30 PM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~DB096323-BB9D-4B9F-8B6E-BC3B4AE56B4E~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE - Settings (Internal)</a></td><td>rev 0.5</td><td>02/17/25 08:42 AM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~DB096323-BB9D-4B9F-8B6E-BC3B4AE56B4E~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE - Settings (Internal)</a></td><td>rev 0.5</td><td>02/17/25 08:42 AM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~DB096323-BB9D-4B9F-8B6E-BC3B4AE56B4E~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE - Settings (Internal)</a></td><td>update rev 0.5</td><td>02/17/25 06:24 AM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~DB096323-BB9D-4B9F-8B6E-BC3B4AE56B4E~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE - Settings (Internal)</a></td><td>update rev 0.5</td><td>02/17/25 06:24 AM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~DB096323-BB9D-4B9F-8B6E-BC3B4AE56B4E~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE - Settings (Internal)</a></td><td>update rev 0.5</td><td>02/17/25 04:56 AM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~DB096323-BB9D-4B9F-8B6E-BC3B4AE56B4E~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE - Settings (Internal)</a></td><td>update rev 0.5</td><td>02/17/25 04:56 AM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~EBB5C2A3-B2BE-4DF3-9308-21DEAA189250~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO - Settings</a></td><td>images</td><td>06/04/25 06:07 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~EBB5C2A3-B2BE-4DF3-9308-21DEAA189250~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO - Settings</a></td><td>PDBOM</td><td>05/20/25 02:12 AM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~EBB5C2A3-B2BE-4DF3-9308-21DEAA189250~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO - Settings</a></td><td>Inductor  </td><td>05/02/25 04:28 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~EBB5C2A3-B2BE-4DF3-9308-21DEAA189250~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO - Settings</a></td><td>Inductor  </td><td>05/02/25 04:28 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~EBB5C2A3-B2BE-4DF3-9308-21DEAA189250~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO - Settings</a></td><td>Inductor  </td><td>05/02/25 04:28 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~EBB5C2A3-B2BE-4DF3-9308-21DEAA189250~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO - Settings</a></td><td>Updated notes and PIBOMs, add design reference pictures</td><td>03/14/25 08:38 PM</td><td>Qian, Wei</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~EBB5C2A3-B2BE-4DF3-9308-21DEAA189250~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO - Settings</a></td><td>Updated notes and PIBOMs, add design reference pictures</td><td>03/14/25 08:38 PM</td><td>Qian, Wei</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~EBB5C2A3-B2BE-4DF3-9308-21DEAA189250~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO - Settings</a></td><td>Updated notes and PIBOMs, add design reference pictures</td><td>03/14/25 08:38 PM</td><td>Qian, Wei</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~EBB5C2A3-B2BE-4DF3-9308-21DEAA189250~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO - Settings</a></td><td>Feedback done</td><td>02/14/25 09:25 PM</td><td>Gutierrez Arguedas, Gabriel</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~EBB5C2A3-B2BE-4DF3-9308-21DEAA189250~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO - Settings</a></td><td>Feedback done</td><td>02/14/25 09:25 PM</td><td>Gutierrez Arguedas, Gabriel</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~EBB5C2A3-B2BE-4DF3-9308-21DEAA189250~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO - Settings</a></td><td>Feedback done</td><td>02/14/25 09:25 PM</td><td>Gutierrez Arguedas, Gabriel</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~EBB5C2A3-B2BE-4DF3-9308-21DEAA189250~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO - Settings</a></td><td>NVL-Hx PIER 0.5</td><td>02/14/25 05:17 PM</td><td>Gutierrez Arguedas, Gabriel</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~EBB5C2A3-B2BE-4DF3-9308-21DEAA189250~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO - Settings</a></td><td>NVL-Hx PIER 0.5</td><td>02/14/25 05:17 PM</td><td>Gutierrez Arguedas, Gabriel</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~EBB5C2A3-B2BE-4DF3-9308-21DEAA189250~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO - Settings</a></td><td>NVL-Hx PIER 0.5</td><td>02/14/25 05:17 PM</td><td>Gutierrez Arguedas, Gabriel</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~EBB5C2A3-B2BE-4DF3-9308-21DEAA189250~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO - Settings (Internal)</a></td><td>note</td><td>05/02/25 05:00 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~EBB5C2A3-B2BE-4DF3-9308-21DEAA189250~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO - Settings (Internal)</a></td><td>note</td><td>05/02/25 05:00 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~EBB5C2A3-B2BE-4DF3-9308-21DEAA189250~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO - Settings (Internal)</a></td><td>note</td><td>05/02/25 05:00 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~EBB5C2A3-B2BE-4DF3-9308-21DEAA189250~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO - Settings (Internal)</a></td><td>Inductor  </td><td>05/02/25 04:27 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~EBB5C2A3-B2BE-4DF3-9308-21DEAA189250~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO - Settings (Internal)</a></td><td>Inductor  </td><td>05/02/25 04:27 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~EBB5C2A3-B2BE-4DF3-9308-21DEAA189250~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO - Settings (Internal)</a></td><td>Inductor  </td><td>05/02/25 04:27 PM</td><td>Mason Ortiz, Marva P</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~EBB5C2A3-B2BE-4DF3-9308-21DEAA189250~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO - Settings (Internal)</a></td><td>Updated coupling solution for RVP PPV, added 7343 bulk capacitors</td><td>03/14/25 08:49 PM</td><td>Qian, Wei</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~EBB5C2A3-B2BE-4DF3-9308-21DEAA189250~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO - Settings (Internal)</a></td><td>Updated coupling solution for RVP PPV, added 7343 bulk capacitors</td><td>03/14/25 08:49 PM</td><td>Qian, Wei</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~EBB5C2A3-B2BE-4DF3-9308-21DEAA189250~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO - Settings (Internal)</a></td><td>Updated coupling solution for RVP PPV, added 7343 bulk capacitors</td><td>03/14/25 08:49 PM</td><td>Qian, Wei</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~EBB5C2A3-B2BE-4DF3-9308-21DEAA189250~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO - Settings (Internal)</a></td><td>Feedback done</td><td>02/14/25 09:24 PM</td><td>Gutierrez Arguedas, Gabriel</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~EBB5C2A3-B2BE-4DF3-9308-21DEAA189250~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO - Settings (Internal)</a></td><td>Feedback done</td><td>02/14/25 09:24 PM</td><td>Gutierrez Arguedas, Gabriel</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~EBB5C2A3-B2BE-4DF3-9308-21DEAA189250~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO - Settings (Internal)</a></td><td>Feedback done</td><td>02/14/25 09:24 PM</td><td>Gutierrez Arguedas, Gabriel</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~EBB5C2A3-B2BE-4DF3-9308-21DEAA189250~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO - Settings (Internal)</a></td><td>NVL-Hx PIER rev0.5</td><td>02/14/25 05:23 PM</td><td>Gutierrez Arguedas, Gabriel</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~EBB5C2A3-B2BE-4DF3-9308-21DEAA189250~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO - Settings (Internal)</a></td><td>NVL-Hx PIER rev0.5</td><td>02/14/25 05:23 PM</td><td>Gutierrez Arguedas, Gabriel</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~EBB5C2A3-B2BE-4DF3-9308-21DEAA189250~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO - Settings (Internal)</a></td><td>NVL-Hx PIER rev0.5</td><td>02/14/25 05:23 PM</td><td>Gutierrez Arguedas, Gabriel</td></tr><tr><td /><td>1.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F5AAA497-39E9-43AD-96DF-21B6C54727EE~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE (Type4 PCB) - Settings</a></td><td>PIBOM</td><td>09/08/25 05:17 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>1.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F5AAA497-39E9-43AD-96DF-21B6C54727EE~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE (Type4 PCB) - Settings</a></td><td>PIBOM</td><td>09/08/25 05:17 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>1.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F5AAA497-39E9-43AD-96DF-21B6C54727EE~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE (Type4 PCB) - Settings</a></td><td>PIBOM</td><td>09/08/25 05:01 AM</td><td>Tan, You Zhang</td></tr><tr><td>0.6</td><td>1.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F5AAA497-39E9-43AD-96DF-21B6C54727EE~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE (Type4 PCB) - Settings</a></td><td>PIBOM</td><td>08/01/25 07:42 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F5AAA497-39E9-43AD-96DF-21B6C54727EE~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE (Type4 PCB) - Settings</a></td><td>PIBOM</td><td>05/02/25 06:53 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F61F79CD-8596-473F-BA27-641EFEEF5603~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents</a></td><td>pibom</td><td>06/05/25 05:57 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F61F79CD-8596-473F-BA27-641EFEEF5603~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents</a></td><td>pibom</td><td>06/05/25 05:55 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F61F79CD-8596-473F-BA27-641EFEEF5603~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents</a></td><td>PIBOM</td><td>06/05/25 05:52 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F61F79CD-8596-473F-BA27-641EFEEF5603~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents</a></td><td>PIBOM</td><td>06/05/25 01:21 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F61F79CD-8596-473F-BA27-641EFEEF5603~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents</a></td><td>PIBOM</td><td>02/17/25 07:12 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F61F79CD-8596-473F-BA27-641EFEEF5603~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents</a></td><td>PIBOM</td><td>02/17/25 07:12 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F61F79CD-8596-473F-BA27-641EFEEF5603~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents</a></td><td>PIBOM</td><td>02/17/25 07:12 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F61F79CD-8596-473F-BA27-641EFEEF5603~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents</a></td><td>PIBOM</td><td>02/17/25 07:08 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F61F79CD-8596-473F-BA27-641EFEEF5603~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents</a></td><td>PIBOM</td><td>02/17/25 07:08 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F61F79CD-8596-473F-BA27-641EFEEF5603~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents</a></td><td>PIBOM</td><td>02/17/25 07:08 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F61F79CD-8596-473F-BA27-641EFEEF5603~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents</a></td><td>PIBOM</td><td>02/17/25 07:02 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F61F79CD-8596-473F-BA27-641EFEEF5603~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents</a></td><td>PIBOM</td><td>02/17/25 07:02 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F61F79CD-8596-473F-BA27-641EFEEF5603~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents</a></td><td>PIBOM</td><td>02/17/25 07:02 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F61F79CD-8596-473F-BA27-641EFEEF5603~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents</a></td><td>PIBOM</td><td>02/17/25 06:45 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F61F79CD-8596-473F-BA27-641EFEEF5603~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents</a></td><td>PIBOM</td><td>02/17/25 06:45 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F61F79CD-8596-473F-BA27-641EFEEF5603~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents</a></td><td>PIBOM</td><td>02/17/25 06:45 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F61F79CD-8596-473F-BA27-641EFEEF5603~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents</a></td><td>PIBOM</td><td>02/17/25 05:42 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F61F79CD-8596-473F-BA27-641EFEEF5603~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents</a></td><td>PIBOM</td><td>02/17/25 05:42 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F61F79CD-8596-473F-BA27-641EFEEF5603~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents</a></td><td>PIBOM</td><td>02/17/25 05:42 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F61F79CD-8596-473F-BA27-641EFEEF5603~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents</a></td><td>PIBOM</td><td>02/17/25 05:38 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F61F79CD-8596-473F-BA27-641EFEEF5603~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents</a></td><td>PIBOM</td><td>02/17/25 05:38 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F61F79CD-8596-473F-BA27-641EFEEF5603~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents</a></td><td>PIBOM</td><td>02/17/25 05:38 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F61F79CD-8596-473F-BA27-641EFEEF5603~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents</a></td><td>PIBOM</td><td>02/17/25 05:18 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F61F79CD-8596-473F-BA27-641EFEEF5603~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents</a></td><td>PIBOM</td><td>02/17/25 05:18 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F61F79CD-8596-473F-BA27-641EFEEF5603~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents</a></td><td>PIBOM</td><td>02/17/25 05:18 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F61F79CD-8596-473F-BA27-641EFEEF5603~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents</a></td><td>PIBOM</td><td>02/17/25 05:18 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F61F79CD-8596-473F-BA27-641EFEEF5603~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents</a></td><td>PIBOM</td><td>02/17/25 05:18 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F61F79CD-8596-473F-BA27-641EFEEF5603~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents</a></td><td>PIBOM</td><td>02/17/25 05:18 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F61F79CD-8596-473F-BA27-641EFEEF5603~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents</a></td><td>Included decoupling guidance and pictures</td><td>09/27/24 05:53 PM</td><td>Parekh, Pratik N</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F61F79CD-8596-473F-BA27-641EFEEF5603~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents</a></td><td>Included decoupling guidance and pictures</td><td>09/27/24 05:53 PM</td><td>Parekh, Pratik N</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F61F79CD-8596-473F-BA27-641EFEEF5603~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents</a></td><td>Included decoupling guidance and pictures</td><td>09/27/24 05:53 PM</td><td>Parekh, Pratik N</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F61F79CD-8596-473F-BA27-641EFEEF5603~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents</a></td><td>PIBOM</td><td>04/24/25 04:51 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F61F79CD-8596-473F-BA27-641EFEEF5603~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents</a></td><td>PIBOM</td><td>04/24/25 04:51 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F61F79CD-8596-473F-BA27-641EFEEF5603~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents</a></td><td>update ERB name</td><td>03/14/25 07:26 AM</td><td>Leong, Kean Huat</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F61F79CD-8596-473F-BA27-641EFEEF5603~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents</a></td><td>update ERB name</td><td>03/14/25 07:26 AM</td><td>Leong, Kean Huat</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F61F79CD-8596-473F-BA27-641EFEEF5603~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents</a></td><td>cap stuffing update.</td><td>03/13/25 11:39 AM</td><td>Lohani, Jagdish</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F61F79CD-8596-473F-BA27-641EFEEF5603~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents</a></td><td>cap stuffing update.</td><td>03/13/25 11:39 AM</td><td>Lohani, Jagdish</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F61F79CD-8596-473F-BA27-641EFEEF5603~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents</a></td><td>PIBOM</td><td>02/17/25 07:27 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F61F79CD-8596-473F-BA27-641EFEEF5603~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents</a></td><td>PIBOM</td><td>02/17/25 07:27 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F61F79CD-8596-473F-BA27-641EFEEF5603~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents</a></td><td>PIBOM</td><td>02/17/25 07:22 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F61F79CD-8596-473F-BA27-641EFEEF5603~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents</a></td><td>PIBOM</td><td>02/17/25 07:22 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F61F79CD-8596-473F-BA27-641EFEEF5603~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents</a></td><td>PIBOM</td><td>02/17/25 07:14 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F61F79CD-8596-473F-BA27-641EFEEF5603~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents</a></td><td>PIBOM</td><td>02/17/25 07:14 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F61F79CD-8596-473F-BA27-641EFEEF5603~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents</a></td><td>PIBOM</td><td>02/17/25 07:12 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F61F79CD-8596-473F-BA27-641EFEEF5603~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents</a></td><td>PIBOM</td><td>02/17/25 07:12 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F61F79CD-8596-473F-BA27-641EFEEF5603~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents</a></td><td>PIBOM</td><td>02/17/25 07:11 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F61F79CD-8596-473F-BA27-641EFEEF5603~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents</a></td><td>PIBOM</td><td>02/17/25 07:11 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F61F79CD-8596-473F-BA27-641EFEEF5603~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents</a></td><td>PIBOM</td><td>02/17/25 06:44 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F61F79CD-8596-473F-BA27-641EFEEF5603~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents</a></td><td>PIBOM</td><td>02/17/25 06:44 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F61F79CD-8596-473F-BA27-641EFEEF5603~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents</a></td><td>PIBOM</td><td>02/17/25 06:06 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F61F79CD-8596-473F-BA27-641EFEEF5603~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents</a></td><td>PIBOM</td><td>02/17/25 06:06 AM</td><td>Tan, You Zhang</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F61F79CD-8596-473F-BA27-641EFEEF5603~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents</a></td><td>bom change</td><td>09/27/24 06:41 PM</td><td>Parekh, Pratik N</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F61F79CD-8596-473F-BA27-641EFEEF5603~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents</a></td><td>bom change</td><td>09/27/24 06:41 PM</td><td>Parekh, Pratik N</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F61F79CD-8596-473F-BA27-641EFEEF5603~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents</a></td><td>bom change</td><td>09/27/24 06:40 PM</td><td>Parekh, Pratik N</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F61F79CD-8596-473F-BA27-641EFEEF5603~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents</a></td><td>bom change</td><td>09/27/24 06:40 PM</td><td>Parekh, Pratik N</td></tr><tr><td /><td>1.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F65B8D01-58F6-407F-8ED6-0B80D913790A~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE (Type3 PCB) - Settings</a></td><td>PIBOM</td><td>09/07/25 08:20 AM</td><td>Tan, You Zhang</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F65B8D01-58F6-407F-8ED6-0B80D913790A~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE (Type3 PCB) - Settings</a></td><td>Updated image titles to include T3 in the naming</td><td>07/18/25 01:39 PM</td><td>Davuluri, Pujitha</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F65B8D01-58F6-407F-8ED6-0B80D913790A~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE (Type3 PCB) - Settings</a></td><td>pibom</td><td>06/06/25 01:52 AM</td><td>Tan, You Zhang</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~System Configuration" target="contentwin">Power Integrity - Processor Power Rails - System Configuration</a></td><td>updated configuration mapping with the LPDDR5x LPCAMM2 VDDQ and VDD2 chapters</td><td>07/15/25 05:57 PM</td><td>Kamisetty, Kirankumar</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~System Configuration" target="contentwin">Power Integrity - Processor Power Rails - System Configuration</a></td><td>update to new T3 tabs for all rails</td><td>06/13/25 07:13 PM</td><td>Qian, Wei</td></tr><tr><td /><td>1.0</td><td><a href="content.html#Power Integrity~Processor Power Rails~System Configuration" target="contentwin">Power Integrity - Processor Power Rails - System Configuration</a></td><td>Memory Down T3 removed from mapping</td><td>06/06/25 12:17 AM</td><td>Kamisetty, Kirankumar</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~System Configuration" target="contentwin">Power Integrity - Processor Power Rails - System Configuration</a></td><td>aranged rail sequence on T4 to match T3 as requested</td><td>05/06/25 03:48 AM</td><td>Qian, Wei</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~System Configuration" target="contentwin">Power Integrity - Processor Power Rails - System Configuration</a></td><td>Added vccrtc_proc for T3/T4, uppdated IO rails for T4</td><td>05/06/25 03:42 AM</td><td>Qian, Wei</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~System Configuration" target="contentwin">Power Integrity - Processor Power Rails - System Configuration</a></td><td>Update mapping and corrected errors</td><td>05/05/25 04:56 PM</td><td>Chen, Chi-te</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~System Configuration" target="contentwin">Power Integrity - Processor Power Rails - System Configuration</a></td><td>Changed PCB assembly comment</td><td>05/02/25 03:54 PM</td><td>Chen, Chi-te</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~System Configuration" target="contentwin">Power Integrity - Processor Power Rails - System Configuration</a></td><td>Re mapping with new names</td><td>05/02/25 12:39 AM</td><td>Kamisetty, Kirankumar</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~System Configuration" target="contentwin">Power Integrity - Processor Power Rails - System Configuration</a></td><td>T4 config add</td><td>04/30/25 06:57 AM</td><td>Lohani, Jagdish</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~System Configuration" target="contentwin">Power Integrity - Processor Power Rails - System Configuration</a></td><td>mapping update</td><td>03/17/25 04:16 PM</td><td>Lohani, Jagdish</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~System Configuration" target="contentwin">Power Integrity - Processor Power Rails - System Configuration</a></td><td>s</td><td>09/27/24 09:21 PM</td><td>Qian, Wei</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~System Configuration" target="contentwin">Power Integrity - Processor Power Rails - System Configuration</a></td><td>s</td><td>09/27/24 09:17 PM</td><td>Qian, Wei</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~System Configuration" target="contentwin">Power Integrity - Processor Power Rails - System Configuration</a></td><td>s</td><td>09/27/24 09:11 PM</td><td>Qian, Wei</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~System Configuration" target="contentwin">Power Integrity - Processor Power Rails - System Configuration</a></td><td>c</td><td>09/27/24 07:46 PM</td><td>Qian, Wei</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~System Configuration" target="contentwin">Power Integrity - Processor Power Rails - System Configuration</a></td><td>Update Configuration</td><td>09/27/24 07:43 PM</td><td>Gonzalez Quiros, Fabian</td></tr><tr><td /><td>1.2</td><td><a href="content.html#RCOMP~RCOMP" target="contentwin">RCOMP - RCOMP</a></td><td>Although it is floating, still put as value instead of 0ohm stuffing</td><td>08/11/25 02:26 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.0</td><td><a href="content.html#RCOMP~RCOMP" target="contentwin">RCOMP - RCOMP</a></td><td>Updated RCOMP</td><td>05/23/25 04:43 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.0</td><td><a href="content.html#RCOMP~RCOMP" target="contentwin">RCOMP - RCOMP</a></td><td>RCOMP updated</td><td>05/22/25 01:07 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.0</td><td><a href="content.html#RCOMP~RCOMP" target="contentwin">RCOMP - RCOMP</a></td><td>RCOMP updated</td><td>05/22/25 12:56 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.0</td><td><a href="content.html#RCOMP~RCOMP" target="contentwin">RCOMP - RCOMP</a></td><td>Updated RCOMP</td><td>05/21/25 05:11 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.0</td><td><a href="content.html#RCOMP~RCOMP" target="contentwin">RCOMP - RCOMP</a></td><td>Updated RCOMP</td><td>05/21/25 04:52 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.0</td><td><a href="content.html#RCOMP~RCOMP" target="contentwin">RCOMP - RCOMP</a></td><td>Updated RCOMP</td><td>05/21/25 04:40 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.0</td><td><a href="content.html#RCOMP~RCOMP" target="contentwin">RCOMP - RCOMP</a></td><td>Update RCOMP</td><td>05/16/25 01:59 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.0</td><td><a href="content.html#RCOMP~RCOMP" target="contentwin">RCOMP - RCOMP</a></td><td>Add RCOMP</td><td>05/16/25 01:58 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.0</td><td><a href="content.html#RCOMP~RCOMP (Internal)" target="contentwin">RCOMP - RCOMP (Internal)</a></td><td>Updated</td><td>05/23/25 04:34 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.0</td><td><a href="content.html#RCOMP~RCOMP (Internal)" target="contentwin">RCOMP - RCOMP (Internal)</a></td><td>Updated RCOMP</td><td>05/23/25 04:31 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.0</td><td><a href="content.html#RCOMP~RCOMP (Internal)" target="contentwin">RCOMP - RCOMP (Internal)</a></td><td>Updated RCOMP</td><td>05/23/25 04:12 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.0</td><td><a href="content.html#RCOMP~RCOMP (Internal)" target="contentwin">RCOMP - RCOMP (Internal)</a></td><td>RCOMP updated</td><td>05/22/25 01:07 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.0</td><td><a href="content.html#RCOMP~RCOMP (Internal)" target="contentwin">RCOMP - RCOMP (Internal)</a></td><td>RCOMP updated</td><td>05/22/25 01:06 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.0</td><td><a href="content.html#RCOMP~RCOMP (Internal)" target="contentwin">RCOMP - RCOMP (Internal)</a></td><td>RCOMP updated</td><td>05/22/25 12:57 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.0</td><td><a href="content.html#RCOMP~RCOMP (Internal)" target="contentwin">RCOMP - RCOMP (Internal)</a></td><td>Updated Internal RCOMP</td><td>05/21/25 05:02 AM</td><td>TAN, Stephen</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#System Memory~0D2567A7-00B5-48F8-BA9C-4B330204A25B~96F85ED1-6CF8-4706-A439-A8CB329F4F0B~Length Matching" target="contentwin">System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Length Matching</a></td><td>Updated across channel CLK L/M rule</td><td>07/04/25 12:22 AM</td><td>Chen, Qinghua</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#System Memory~0D2567A7-00B5-48F8-BA9C-4B330204A25B~96F85ED1-6CF8-4706-A439-A8CB329F4F0B~Length Matching" target="contentwin">System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Length Matching</a></td><td>Added L/M rule for across channel CLKs</td><td>07/03/25 02:59 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.6</td><td><a href="content.html#System Memory~0D2567A7-00B5-48F8-BA9C-4B330204A25B~96F85ED1-6CF8-4706-A439-A8CB329F4F0B~Length Matching" target="contentwin">System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Length Matching</a></td><td>Segment length updated</td><td>03/13/25 09:20 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#System Memory~0D2567A7-00B5-48F8-BA9C-4B330204A25B~96F85ED1-6CF8-4706-A439-A8CB329F4F0B~Length Matching" target="contentwin">System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Length Matching</a></td><td>Added DQ/CA segment L/M rule for Tee segment E1/E2</td><td>09/26/24 05:20 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.2</td><td><a href="content.html#System Memory~0D2567A7-00B5-48F8-BA9C-4B330204A25B~96F85ED1-6CF8-4706-A439-A8CB329F4F0B~Length Matching" target="contentwin">System Memory - DDR5 - SODIMM 2DPC Tee ClamShell (B2B) - Length Matching</a></td><td>Add length matching table for SODIMM 2DPC</td><td>09/25/24 05:38 AM</td><td>Chen, Qinghua</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#System Memory~0D2567A7-00B5-48F8-BA9C-4B330204A25B~B0E4F849-15E2-4CB7-8CF1-B9B4859B510A~Length Matching" target="contentwin">System Memory - DDR5 - SODIMM 1DPC - Length Matching</a></td><td>Updated across channel CLK L/M rule</td><td>07/04/25 12:21 AM</td><td>Chen, Qinghua</td></tr><tr><td>0.5.1</td><td>1.0.2</td><td><a href="content.html#System Memory~0D2567A7-00B5-48F8-BA9C-4B330204A25B~B0E4F849-15E2-4CB7-8CF1-B9B4859B510A~Length Matching" target="contentwin">System Memory - DDR5 - SODIMM 1DPC - Length Matching</a></td><td>Added L/M rule for across channel CLKs</td><td>07/03/25 02:58 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.5</td><td><a href="content.html#System Memory~0D2567A7-00B5-48F8-BA9C-4B330204A25B~B0E4F849-15E2-4CB7-8CF1-B9B4859B510A~Length Matching" target="contentwin">System Memory - DDR5 - SODIMM 1DPC - Length Matching</a></td><td>Updated L/M rules</td><td>02/12/25 08:39 AM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.2</td><td><a href="content.html#System Memory~0D2567A7-00B5-48F8-BA9C-4B330204A25B~B0E4F849-15E2-4CB7-8CF1-B9B4859B510A~Length Matching" target="contentwin">System Memory - DDR5 - SODIMM 1DPC - Length Matching</a></td><td>Add L/M rules for SODIMM 1DPC</td><td>09/24/24 11:17 PM</td><td>Chen, Qinghua</td></tr></table><section id="88CF50D9-DE37-461C-9787-9F07BF72B72C"><h2>Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML), For DDR5 SODIMM and LPDDR5/x CAMM2</h2><p>Pcb Type: Type-3</p><p>Pcb Thickness: 0.9mm</p><p>Pcb Layer Count: 10</p><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Variant: For DDR5 SODIMM and LPDDR5/x CAMM2</p><table><caption>Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML), For DDR5 SODIMM and LPDDR5/x CAMM2</caption><tr><th>Routing Layer</th><th>Description</th><th>Tline Type</th><th>Description Memory</th><th>Tline Type Memory</th><th>Thickness (um)</th><th>EDW</th><th>Dielectric Constant</th><th>Loss Tangent</th></tr><tr><td /><td>S/M</td><td>None</td><td>S/M</td><td>None</td><td>13</td><td /><td>4</td><td>0.031</td></tr><tr><td>1</td><td>BO, Power</td><td>MS</td><td>BO, Power</td><td>MS</td><td>30</td><td>9.6</td><td /><td /></tr><tr><td /><td>PP</td><td>None</td><td>PP</td><td>None</td><td>60</td><td /><td>3.3</td><td>0.009</td></tr><tr><td>2</td><td>GND</td><td>GND/Power</td><td>GND</td><td>GND/Power</td><td>30</td><td /><td /><td /></tr><tr><td /><td>CORE</td><td>None</td><td>CORE</td><td>None</td><td>64</td><td /><td>3.7</td><td>0.009</td></tr><tr><td>3</td><td>BO, Main Route, Power</td><td>SL</td><td>BO, Main Route</td><td>SL</td><td>30</td><td>9.6</td><td /><td /></tr><tr><td /><td>PP</td><td>None</td><td>PP</td><td>None</td><td>64</td><td /><td>3.3</td><td>0.009</td></tr><tr><td>4</td><td>GND</td><td>GND/Power</td><td>GND</td><td>GND/Power</td><td>30</td><td>9.6</td><td /><td /></tr><tr><td /><td>CORE</td><td>None</td><td>CORE</td><td>None</td><td>64</td><td /><td>3.7</td><td>0.009</td></tr><tr><td>5</td><td>Main Route, Power</td><td>DSL</td><td>BO, Main Route</td><td>SL</td><td>30</td><td>9.6</td><td /><td /></tr><tr><td /><td>PP</td><td>None</td><td>PP</td><td>None</td><td>64</td><td /><td>3.3</td><td>0.009</td></tr><tr><td>6</td><td>Main Route, Power</td><td>DSL</td><td>Power</td><td>GND/Power</td><td>30</td><td>9.6</td><td /><td /></tr><tr><td /><td>CORE</td><td>None</td><td>CORE</td><td>None</td><td>64</td><td /><td>3.7</td><td>0.009</td></tr><tr><td>7</td><td>GND</td><td>GND/Power</td><td>Power, Main Route</td><td>SL</td><td>30</td><td>9.6</td><td /><td /></tr><tr><td /><td>PP</td><td>None</td><td>PP</td><td>None</td><td>64</td><td /><td>3.3</td><td>0.009</td></tr><tr><td>8</td><td>BO, Main Route, Power</td><td>SL</td><td>GND</td><td>GND/Power</td><td>30</td><td>9.6</td><td /><td /></tr><tr><td /><td>CORE</td><td>None</td><td>CORE</td><td>None</td><td>64</td><td /><td>3.7</td><td>0.009</td></tr><tr><td>9</td><td>GND</td><td>GND/Power</td><td>GND</td><td>GND/Power</td><td>30</td><td>9.6</td><td /><td /></tr><tr><td /><td>PP</td><td>None</td><td>PP</td><td>None</td><td>60</td><td /><td>3.3</td><td>0.009</td></tr><tr><td>10</td><td>GND, Power, Main Route</td><td>MS</td><td>GND, Power</td><td>GND/Power</td><td>30</td><td>9.6</td><td /><td /></tr><tr><td /><td>S/M</td><td>None</td><td>S/M</td><td>None</td><td>13</td><td /><td>4</td><td>0.031</td></tr></table><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Dielectric thickness of 64um has been chosen specifically on SL layers to ensure POR memory speeds are met. Customers following thicker dielectrics will need to ensure cross talk co-efficients are equal to or less than those specified in memory Tline spec</td></tr></table></section><section id="PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Differential)"><h2>Tline Spec (Differential)</h2><table><caption>Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) Tline Spec (Differential)</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing Layers</th><th>I/O</th><th>Trace Width (um)</th><th>Intra-Pair (um)</th><th>S - ES (um)</th><th>S - Non-ES (um)</th><th>Z (Default) (ohm)</th><th>A (dB/inch @ 5GHz)</th><th>K, S - ES (%)</th><th>K, S - Non-ES (%)</th></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>Differential Clock (Gen3 and below support), eUSB2, USB2.0</td><td>75</td><td>88</td><td>200</td><td>300</td><td>95</td><td>-0.93</td><td>-0.06</td><td>0.31</td></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>Differential Clock (Gen4 support), Differential Clock (Gen5 support), Differential Clock (PCH-CPU Support)</td><td>75</td><td>88</td><td>375</td><td>500</td><td>95</td><td>-0.93</td><td>-0.14</td><td>0.08</td></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>CSI DPHY, HDMI, eDP</td><td>75</td><td>88</td><td>250</td><td>375</td><td>95</td><td>-0.93</td><td>-0.13</td><td>0.18</td></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>CNVIO3, CPU PCIe Gen4, CPU PCIe Gen5, DMI Gen5, PCH PCIe Gen1-4, PCH PCIe Gen5</td><td>81</td><td>88</td><td>375</td><td>375</td><td>93</td><td>-0.92</td><td>-0.15</td><td>0.18</td></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>TCP DP, TCP TBT5</td><td>81</td><td>88</td><td>500</td><td>500</td><td>93</td><td>-0.92</td><td>-0.1</td><td>0.09</td></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>CPU USB3.2 Gen1, CPU USB3.2 Gen2, PCH USB3.2 Gen1, PCH USB3.2 Gen2, TCP USB3.2</td><td>81</td><td>88</td><td>300</td><td>300</td><td>93</td><td>-0.92</td><td>-0.17</td><td>0.32</td></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>CSI CPHY</td><td>81</td><td>88</td><td>88</td><td>375</td><td>92</td><td>-0.95</td><td>0.65</td><td>0.18</td></tr><tr><td>B*</td><td>SL</td><td>3, 8</td><td>Differential Clock (Gen3 and below support), eUSB2, USB2.0</td><td>75</td><td>88</td><td>200</td><td>300</td><td>78</td><td>-0.83</td><td>0.19</td><td>0.03</td></tr><tr><td>B*</td><td>SL</td><td>3, 8</td><td>Differential Clock (Gen4 support), Differential Clock (Gen5 support), Differential Clock (PCH-CPU Support)</td><td>75</td><td>88</td><td>375</td><td>500</td><td>78</td><td>-0.83</td><td>0.01</td><td>0.01</td></tr><tr><td>B*</td><td>SL</td><td>3, 8</td><td>CSI CPHY, CSI DPHY, eDP, HDMI</td><td>75</td><td>88</td><td>88</td><td>300</td><td>78</td><td>-0.83</td><td>1.73</td><td>0.03</td></tr><tr><td>B*</td><td>SL</td><td>3, 8</td><td>CNVIO3, CPU PCIe Gen4, CPU PCIe Gen5, DMI Gen5, PCH PCIe Gen1-4, PCH PCIe Gen5</td><td>75</td><td>88</td><td>375</td><td>375</td><td>78</td><td>-0.83</td><td>0.01</td><td>0.01</td></tr><tr><td>B*</td><td>SL</td><td>3, 8</td><td>TCP DP, TCP TBT5</td><td>75</td><td>88</td><td>375</td><td>375</td><td>78</td><td>-0.83</td><td>0.01</td><td>0.01</td></tr><tr><td>B*</td><td>SL</td><td>3, 8</td><td>CPU USB3.2 Gen1, CPU USB3.2 Gen2, PCH USB3.2 Gen1, PCH USB3.2 Gen2, TCP USB3.2</td><td>75</td><td>88</td><td>300</td><td>300</td><td>78</td><td>-0.83</td><td>0.03</td><td>0.03</td></tr><tr><td>B*</td><td>DSL</td><td>5, 6</td><td>Differential Clock (Gen3 and below support), USB2.0, eUSB2</td><td>75</td><td>88</td><td>200</td><td>300</td><td>87</td><td>-0.75</td><td>0.58</td><td>0.16</td></tr><tr><td>B*</td><td>DSL</td><td>5, 6</td><td>Differential Clock (Gen4 support), Differential Clock (Gen5 support), Differential Clock (PCH-CPU Support)</td><td>75</td><td>88</td><td>375</td><td>500</td><td>87</td><td>-0.75</td><td>0.06</td><td>0.013</td></tr><tr><td>B*</td><td>DSL</td><td>5, 6</td><td>CSI DPHY, HDMI, eDP</td><td>75</td><td>88</td><td>88</td><td>300</td><td>87</td><td>-0.76</td><td>2.68</td><td>0.16</td></tr><tr><td>B*</td><td>DSL</td><td>5, 6</td><td>CPU PCIe Gen4, CPU PCIe Gen5, DMI Gen5, PCH PCIe Gen1-4, PCH PCIe Gen5</td><td>75</td><td>88</td><td>375</td><td>375</td><td>87</td><td>-0.75</td><td>0.06</td><td>0.06</td></tr><tr><td>B*</td><td>DSL</td><td>5, 6</td><td>TCP DP, TCP TBT5</td><td>75</td><td>88</td><td>375</td><td>375</td><td>87</td><td>-0.75</td><td>0.06</td><td>0.06</td></tr><tr><td>B*</td><td>DSL</td><td>5, 6</td><td>CPU USB3.2 Gen1, CPU USB3.2 Gen2, PCH USB3.2 Gen1, PCH USB3.2 Gen2, TCP USB3.2</td><td>75</td><td>88</td><td>300</td><td>300</td><td>87</td><td>-0.75</td><td>0.16</td><td>0.16</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>CSI DPHY, HDMI, USB2.0, eDP, eUSB2</td><td>120</td><td>90</td><td>300</td><td>300</td><td>80</td><td>-0.86</td><td>-0.25</td><td>0.35</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>Differential Clock (Gen3 and below support)</td><td>120</td><td>90</td><td>300</td><td>375</td><td>80</td><td>-0.86</td><td>-0.25</td><td>0.21</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>Differential Clock (Gen4 support), Differential Clock (Gen5 support), Differential Clock (PCH-CPU Support)</td><td>120</td><td>90</td><td>500</td><td>760</td><td>80</td><td>-0.86</td><td>-0.14</td><td>0.04</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>CPU PCIe Gen4, PCH PCIe Gen1-4</td><td>120</td><td>90</td><td>500</td><td>500</td><td>80</td><td>-0.86</td><td>-0.14</td><td>0.11</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>CPU PCIe Gen5, DMI Gen5, PCH PCIe Gen5</td><td>135</td><td>125</td><td>800</td><td>500</td><td>80</td><td>-0.81</td><td>-0.07</td><td>0.14</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>CNVIO3, TCP DP, TCP TBT5</td><td>120</td><td>90</td><td>800</td><td>800</td><td>80</td><td>-0.87</td><td>-0.055</td><td>0.034</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>CPU USB3.2 Gen1, CPU USB3.2 Gen2, PCH USB3.2 Gen1, PCH USB3.2 Gen2, TCP USB3.2</td><td>120</td><td>90</td><td>750</td><td>500</td><td>80</td><td>-0.86</td><td>-0.07</td><td>0.11</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>CSI CPHY</td><td>165</td><td>950</td><td>950</td><td>950</td><td>80</td><td>-0.75</td><td>-0.133</td><td>0.073</td></tr><tr><td>M*</td><td>SL</td><td>3, 8</td><td>CSI DPHY, eDP, eUSB2, HDMI, USB2.0</td><td>80</td><td>130</td><td>300</td><td>300</td><td>80</td><td>-0.8</td><td>0.03</td><td>0.03</td></tr><tr><td>M*</td><td>SL</td><td>3, 8</td><td>Differential Clock (Gen3 and below support)</td><td>80</td><td>130</td><td>300</td><td>375</td><td>80</td><td>-0.8</td><td>0.03</td><td>0.01</td></tr><tr><td>M*</td><td>SL</td><td>3, 8</td><td>Differential Clock (Gen4 support), Differential Clock (Gen5 support), Differential Clock (PCH-CPU Support)</td><td>80</td><td>130</td><td>375</td><td>500</td><td>80</td><td>-0.8</td><td>0.01</td><td>0.001</td></tr><tr><td>M*</td><td>SL</td><td>3, 8</td><td>CPU PCIe Gen4, PCH PCIe Gen1-4</td><td>80</td><td>130</td><td>375</td><td>375</td><td>80</td><td>-0.8</td><td>0.01</td><td>0.01</td></tr><tr><td>M*</td><td>SL</td><td>3, 8</td><td>CPU PCIe Gen5, DMI Gen5, PCH PCIe Gen5</td><td>80</td><td>130</td><td>375</td><td>500</td><td>80</td><td>-0.8</td><td>0.01</td><td>0.001</td></tr><tr><td>M*</td><td>SL</td><td>3, 8</td><td>CNVIO3, TCP DP, TCP TBT5</td><td>80</td><td>130</td><td>375</td><td>375</td><td>80</td><td>-0.8</td><td>0.01</td><td>0.01</td></tr><tr><td>M*</td><td>SL</td><td>3, 8</td><td>CPU USB3.2 Gen1, CPU USB3.2 Gen2, PCH USB3.2 Gen1, PCH USB3.2 Gen2, TCP USB3.2</td><td>80</td><td>130</td><td>450</td><td>500</td><td>80</td><td>-0.8</td><td>0.001</td><td>0.001</td></tr><tr><td>M*</td><td>SL</td><td>3, 8</td><td>CSI CPHY</td><td>82</td><td>170</td><td>170</td><td>500</td><td>80</td><td>-0.8</td><td>0.35</td><td>0.001</td></tr><tr><td>M*</td><td>DSL</td><td>5, 6</td><td>CSI DPHY, HDMI, USB2.0, eDP, eUSB2</td><td>100</td><td>120</td><td>300</td><td>300</td><td>80</td><td>-0.71</td><td>0.16</td><td>0.16</td></tr><tr><td>M*</td><td>DSL</td><td>5, 6</td><td>Differential Clock (Gen3 and below support)</td><td>100</td><td>120</td><td>300</td><td>375</td><td>80</td><td>-0.71</td><td>0.16</td><td>0.06</td></tr><tr><td>M*</td><td>DSL</td><td>5, 6</td><td>Differential Clock (Gen4 support), Differential Clock (Gen5 support), Differential Clock (PCH-CPU Support)</td><td>100</td><td>120</td><td>375</td><td>500</td><td>80</td><td>-0.71</td><td>0.06</td><td>0.013</td></tr><tr><td>M*</td><td>DSL</td><td>5, 6</td><td>CPU PCIe Gen4, PCH PCIe Gen1-4</td><td>100</td><td>120</td><td>375</td><td>375</td><td>80</td><td>-0.71</td><td>0.06</td><td>0.06</td></tr><tr><td>M*</td><td>DSL</td><td>5, 6</td><td>CPU PCIe Gen5, DMI Gen5, PCH PCIe Gen5</td><td>100</td><td>120</td><td>375</td><td>500</td><td>80</td><td>-0.71</td><td>0.06</td><td>0.013</td></tr><tr><td>M*</td><td>DSL</td><td>5, 6</td><td>TCP DP</td><td>100</td><td>120</td><td>375</td><td>375</td><td>80</td><td>-0.71</td><td>0.06</td><td>0.06</td></tr><tr><td>M*</td><td>DSL</td><td>5, 6</td><td>CPU USB3.2 Gen1, CPU USB3.2 Gen2, PCH USB3.2 Gen1, PCH USB3.2 Gen2, TCP TBT5, TCP USB3.2</td><td>100</td><td>120</td><td>450</td><td>500</td><td>80</td><td>-0.71</td><td>0.024</td><td>0.013</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>TCP TBT5 (Post-Channel)</td><td>135</td><td>125</td><td>800</td><td>800</td><td>80</td><td>-0.81</td><td>-0.07</td><td>0.04</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>HDMI (Post-Channel)</td><td>95</td><td>200</td><td>500</td><td>500</td><td>100</td><td>-0.81</td><td>0.2</td><td>0.16</td></tr></table><table><caption>Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) Tline Spec (Differential) Notes</caption><tr><th>Note</th></tr><tr><td>Routing Notes for CSI CPHY: (1) CPHY must be routed as a trio (2) If the port is supposed to support both CPHY and DPHY, it must be routed following CPHY guidelines (3) CPHY impedance target is 40 ohms single ended and 80 ohms differential (4) All traces in trio must follow same trace width (5) Intra-Pair guidelines must be used for trace to trace spacing in a trio (6) S-ES guidelines must be used for trio to trio in the same port (7) S-Non-ES must be used for port to port or CPHY to other interface</td></tr><tr><td>CNVIo3 to non-CNVIo3 pair spacing of 10H (H=Dielectric Thickness) is required.  If cannot be achieved then GND shielding with proper stitching vias and 3H minimum spacing from GND shielding to CNVIo3 is required.</td></tr><tr><td>TCP TBT5, TCP DP and eDP AUX signals: If needed, B* MS S-ES(um)=250, S-Non-ES(um)=375 or greater, B* SL/DSL S-ES(um)=88, S-Non-ES(um)=300 or greater and M* MS/SL/DSL S-ES(um)/S-Non-ES(um)=300 or greater.</td></tr><tr><td>For DMI Gen5 M* MS routing, S-ES(um) can be relaxed to 500.</td></tr></table></section><section id="PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Single Ended)"><h2>Tline Spec (Single Ended)</h2><table><caption>Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) Tline Spec (Single Ended)</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing Layers</th><th>I/O</th><th>Trace Width (um)</th><th>Data - Any (um)</th><th>Clock - Any (um)</th><th>Z (Default) (ohm)</th><th>A (dB/inch @ 1GHz)</th><th>K, Data - Any (%)</th><th>K, Clock - Any (%)</th></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>CATERR#, CLINK, CNVi BRI and RGI, CPU and PCH GPIO, DMIC, eSPI, FORCEPR#, GSPI, HDA, I2C, I2S, I3C, ISH-SPI, LSX, SMLink, SoundWire, SPI0 Flash, SVID, THC-SPI, THERMTRIP#, UART</td><td>75</td><td>88</td><td>175</td><td>58</td><td>-0.25</td><td>-1.19</td><td>-2.11</td></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>Imaging Clock, SUSCLK</td><td>75</td><td>175</td><td>175</td><td>59</td><td>-0.23</td><td>-2.11</td><td>-2.11</td></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>XTAL, RTC</td><td>75</td><td>200</td><td>1270</td><td>59</td><td>-0.23</td><td>-2.13</td><td>-0.13</td></tr><tr><td>B*</td><td>SL</td><td>3, 8</td><td>CATERR#, CLINK, CNVi BRI and RGI, CPU and PCH GPIO, DMIC, eSPI, FORCEPR#, GSPI, HDA, I2C, I2S, I3C, ISH-SPI, LSX, SMLink, SoundWire, SPI0 Flash, SVID, THC-SPI, THERMTRIP#, UART</td><td>75</td><td>88</td><td>175</td><td>42</td><td>-0.25</td><td>3.73</td><td>0.68</td></tr><tr><td>B*</td><td>SL</td><td>3, 8</td><td>Imaging Clock, SUSCLK</td><td>75</td><td>175</td><td>175</td><td>42</td><td>-0.25</td><td>0.68</td><td>0.68</td></tr><tr><td>B*</td><td>SL</td><td>8</td><td>XTAL, RTC</td><td>75</td><td>200</td><td>1270</td><td>42</td><td>-0.25</td><td>0.42</td><td>0.01</td></tr><tr><td>B*</td><td>DSL</td><td>5, 6</td><td>CATERR#, CLINK, CNVi BRI and RGI, CPU and PCH GPIO, DMIC, eSPI, FORCEPR#, GSPI, HDA, I2C, I2S, I3C, ISH-SPI, LSX, SMLink, SoundWire, SPI0 Flash, SVID, THC-SPI, THERMTRIP#, UART</td><td>75</td><td>88</td><td>175</td><td>50</td><td>-0.22</td><td>6.42</td><td>2</td></tr><tr><td>B*</td><td>DSL</td><td>5, 6</td><td>Imaging Clock, SUSCLK</td><td>75</td><td>175</td><td>175</td><td>50</td><td>-0.22</td><td>2</td><td>2</td></tr><tr><td>B*</td><td>DSL</td><td>5, 6</td><td>XTAL, RTC</td><td>75</td><td>200</td><td>1270</td><td>50</td><td>-0.22</td><td>1.44</td><td>0.005</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>CATERR#, CPU and PCH GPIO, DMIC, eSPI, FORCEPR#, GSPI, HDA, I2C, I2S, ISH-SPI, LSX, SMLink, SoundWire, SVID, THC-SPI, THERMTRIP#, UART</td><td>165</td><td>125</td><td>375</td><td>40</td><td>-0.22</td><td>-2.53</td><td>-1.67</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>CNVi BRI and RGI</td><td>165</td><td>250</td><td>250</td><td>40</td><td>-0.21</td><td>-2.31</td><td>-2.31</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>Imaging Clock, SUSCLK</td><td>165</td><td>375</td><td>375</td><td>40</td><td>-0.21</td><td>-1.67</td><td>-1.67</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>CLINK, I3C, SPI0 Flash</td><td>165</td><td>250</td><td>375</td><td>40</td><td>-0.21</td><td>-2.31</td><td>-1.67</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>XTAL, RTC</td><td>165</td><td>200</td><td>1775</td><td>40</td><td>-0.21</td><td>-2.53</td><td>-0.07</td></tr><tr><td>M*</td><td>SL</td><td>3, 8</td><td>CATERR#, CPU and PCH GPIO, DMIC, eSPI, FORCEPR#, GSPI, HDA, I2C, I2S, ISH-SPI, LSX, SMLink, SoundWire, SVID, THC-SPI, THERMTRIP#, UART</td><td>85</td><td>125</td><td>375</td><td>40</td><td>-0.24</td><td>1.7</td><td>0.02</td></tr><tr><td>M*</td><td>SL</td><td>3, 8</td><td>CNVi BRI and RGI</td><td>85</td><td>250</td><td>250</td><td>40</td><td>-0.24</td><td>0.15</td><td>0.15</td></tr><tr><td>M*</td><td>SL</td><td>3, 8</td><td>Imaging Clock, SUSCLK</td><td>85</td><td>375</td><td>375</td><td>40</td><td>-0.24</td><td>0.02</td><td>0.02</td></tr><tr><td>M*</td><td>SL</td><td>3, 8</td><td>CLINK, I3C, SPI0 Flash</td><td>85</td><td>250</td><td>375</td><td>40</td><td>-0.24</td><td>0.15</td><td>0.02</td></tr><tr><td>M*</td><td>SL</td><td>8</td><td>XTAL, RTC</td><td>85</td><td>200</td><td>1775</td><td>40</td><td>-0.24</td><td>0.4</td><td>0.01</td></tr><tr><td>M*</td><td>DSL</td><td>5, 6</td><td>CATERR#, CPU and PCH GPIO, DMIC, eSPI, FORCEPR#, GSPI, HDA, I2C, I2S, ISH-SPI, LSX, SMLink, SoundWire, SVID, THC-SPI, THERMTRIP#, UART</td><td>120</td><td>125</td><td>375</td><td>40</td><td>-0.21</td><td>3.22</td><td>0.13</td></tr><tr><td>M*</td><td>DSL</td><td>5, 6</td><td>CNVi BRI and RGI</td><td>120</td><td>250</td><td>250</td><td>40</td><td>-0.21</td><td>0.64</td><td>0.64</td></tr><tr><td>M*</td><td>DSL</td><td>5, 6</td><td>Imaging Clock, SUSCLK</td><td>120</td><td>375</td><td>375</td><td>40</td><td>-0.21</td><td>0.13</td><td>0.13</td></tr><tr><td>M*</td><td>DSL</td><td>5, 6</td><td>CLINK, I3C, SPI0 Flash</td><td>120</td><td>250</td><td>375</td><td>40</td><td>-0.21</td><td>0.64</td><td>0.13</td></tr><tr><td>M*</td><td>DSL</td><td>5, 6</td><td>XTAL, RTC</td><td>120</td><td>200</td><td>1775</td><td>40</td><td>-0.21</td><td>1.21</td><td>0.01</td></tr></table><table><caption>Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) Tline Spec (Single Ended) Notes</caption><tr><th>Note</th></tr><tr><td>Based on Tline Spec (Single Ended) table recommendation, the CLK - Any (um) spacing requirement shall be applicable for; 	
1) CLK to DATA signals on similar signaling group 	
2) CLK to DATA and CLK signals from other signaling group  

For CLK to non-toggling signals, the spacing between the CLK to others can be relaxed and used the DATA - Any (um) spacing requirement.  

Please refer to "TBD_PTL_UH_Proc_Line_BGA_Pkg_Ballout_Mech_Spec_Revxpx.xlsx" on the Pinlist for non-toggling signals.</td></tr></table></section><section id="350B3DA3-F64D-4277-9C60-427AA9A3F735"><h2>DDR5</h2><p>Interface: DDR5</p></section><section id="PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Memory)~350B3DA3-F64D-4277-9C60-427AA9A3F735~Notes"><h2>Notes</h2><table><caption>Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) DDR5 Notes</caption><tr><th>Note</th></tr><tr><td>RCOMP to other nets spacing requirement is minimum 400um.</td></tr><tr><td>DDR to Non-DDR nets spacing requirement is minimum 500um. </td></tr><tr><td>DRAM RESET to be routed with 40ohms impedance on Layer1,Layer 3, Layer 5, Layer 7, Layer 10 and distance to other nets (spacing requirement) is minimum 300um</td></tr><tr><td>Route RCOMP with 75um TW (MR) in Layer 1/10. GND shield to any high speed IO with VSS trace/ strip. GND reference required.</td></tr><tr><td>ALERT to other nets spacing requirement is minimum 400um.</td></tr></table></section><section id="PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Memory)~350B3DA3-F64D-4277-9C60-427AA9A3F735~Trace Width"><h2>Trace Width</h2><p>Topology: SODIMM 1DPC</p><p>Channel: CH-0, CH-2</p><table><caption>Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) DDR5 SODIMM 1DPC CH-0, CH-2 Trace Width Specs</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing Layers</th><th>Signals</th><th>Pin group/Location</th><th>Trace Width (um)</th><th>Intra-pair (um)</th><th>Z SE (Default) (ohm)</th><th>Z Diff (Default) (ohm)</th><th>A SE (dB/inch @ 2GHz)</th><th>A Diff (dB/inch @ 2GHz)</th></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>CLK</td><td>All</td><td>75</td><td>88</td><td /><td>95</td><td /><td>-0.44</td></tr><tr><td>BO2</td><td>SL</td><td>3, 5, 7</td><td>CLK</td><td>All</td><td>75</td><td>88</td><td /><td>78</td><td /><td>-0.41</td></tr><tr><td>BO3</td><td>SL</td><td>3, 5</td><td>CLK</td><td>All</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.41</td></tr><tr><td>M</td><td>SL</td><td>3, 5, 7</td><td>CLK</td><td>All</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.41</td></tr><tr><td>BI</td><td>MS</td><td>1</td><td>CLK</td><td>All</td><td>140</td><td>120</td><td /><td>78</td><td /><td>-0.38</td></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>CA, CS</td><td>All</td><td>75</td><td /><td>58</td><td /><td>-0.42</td><td /></tr><tr><td>BO2</td><td>SL</td><td>3, 5, 7</td><td>CA, CS</td><td>All</td><td>75</td><td /><td>42</td><td /><td>-0.41</td><td /></tr><tr><td>M</td><td>SL</td><td>3, 5, 7</td><td>CA, CS</td><td>All</td><td>85</td><td /><td>40</td><td /><td>-0.4</td><td /></tr><tr><td>BI</td><td>MS</td><td>1</td><td>CA, CS</td><td>All</td><td>160</td><td /><td>40</td><td /><td>-0.36</td><td /></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>DQ</td><td>All</td><td>75</td><td /><td>58</td><td /><td>-0.42</td><td /></tr><tr><td>BO2</td><td>SL</td><td>3, 5</td><td>DQ</td><td>All</td><td>75</td><td /><td>42</td><td /><td>-0.41</td><td /></tr><tr><td>M</td><td>SL</td><td>3, 5</td><td>DQ</td><td>All</td><td>85</td><td /><td>40</td><td /><td>-0.4</td><td /></tr><tr><td>BI</td><td>MS</td><td>1</td><td>DQ</td><td>All</td><td>160</td><td /><td>40</td><td /><td>-0.36</td><td /></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>DQS</td><td>All</td><td>75</td><td>88</td><td /><td>95</td><td /><td>-0.44</td></tr><tr><td>BO2</td><td>SL</td><td>3, 5</td><td>DQS</td><td>All</td><td>75</td><td>88</td><td /><td>78</td><td /><td>-0.41</td></tr><tr><td>M</td><td>SL</td><td>3, 5</td><td>DQS</td><td>All</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.41</td></tr><tr><td>BI</td><td>MS</td><td>1</td><td>DQS</td><td>All</td><td>140</td><td>120</td><td /><td>78</td><td /><td>-0.38</td></tr></table><p>Topology: SODIMM 1DPC</p><p>Channel: CH-1, CH-3</p><table><caption>Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) DDR5 SODIMM 1DPC CH-1, CH-3 Trace Width Specs</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing Layers</th><th>Signals</th><th>Pin group/Location</th><th>Trace Width (um)</th><th>Intra-pair (um)</th><th>Z SE (Default) (ohm)</th><th>Z Diff (Default) (ohm)</th><th>A SE (dB/inch @ 2GHz)</th><th>A Diff (dB/inch @ 2GHz)</th></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>CLK</td><td>All</td><td>75</td><td>88</td><td /><td>95</td><td /><td>-0.44</td></tr><tr><td>BO2</td><td>SL</td><td>3, 5, 7</td><td>CLK</td><td>All</td><td>75</td><td>88</td><td /><td>78</td><td /><td>-0.41</td></tr><tr><td>BO3</td><td>SL</td><td>3, 5</td><td>CLK</td><td>All</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.41</td></tr><tr><td>M</td><td>SL</td><td>3, 5, 7</td><td>CLK</td><td>All</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.41</td></tr><tr><td>BI</td><td>MS</td><td>1</td><td>CLK</td><td>All</td><td>140</td><td>120</td><td /><td>78</td><td /><td>-0.38</td></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>CA, CS</td><td>All</td><td>75</td><td /><td>58</td><td /><td>-0.42</td><td /></tr><tr><td>BO2</td><td>SL</td><td>3, 5, 7</td><td>CA, CS</td><td>All</td><td>75</td><td /><td>42</td><td /><td>-0.41</td><td /></tr><tr><td>M</td><td>SL</td><td>3, 5, 7</td><td>CA, CS</td><td>All</td><td>85</td><td /><td>40</td><td /><td>-0.4</td><td /></tr><tr><td>BI</td><td>MS</td><td>1</td><td>CA, CS</td><td>All</td><td>160</td><td /><td>40</td><td /><td>-0.36</td><td /></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>DQ</td><td>All</td><td>75</td><td /><td>58</td><td /><td>-0.42</td><td /></tr><tr><td>BO2</td><td>SL</td><td>3, 5</td><td>DQ</td><td>All</td><td>75</td><td /><td>42</td><td /><td>-0.41</td><td /></tr><tr><td>M</td><td>SL</td><td>3, 5</td><td>DQ</td><td>All</td><td>85</td><td /><td>40</td><td /><td>-0.4</td><td /></tr><tr><td>BI</td><td>MS</td><td>1</td><td>DQ</td><td>All</td><td>160</td><td /><td>40</td><td /><td>-0.36</td><td /></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>DQS</td><td>All</td><td>75</td><td>88</td><td /><td>95</td><td /><td>-0.44</td></tr><tr><td>BO2</td><td>SL</td><td>3, 5</td><td>DQS</td><td>All</td><td>75</td><td>88</td><td /><td>78</td><td /><td>-0.41</td></tr><tr><td>M</td><td>SL</td><td>3, 5</td><td>DQS</td><td>All</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.41</td></tr><tr><td>BI</td><td>MS</td><td>1</td><td>DQS</td><td>All</td><td>140</td><td>120</td><td /><td>78</td><td /><td>-0.38</td></tr></table><p>Topology: SODIMM 1DPC</p><p>Channel: MISC</p><table><caption>Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) DDR5 SODIMM 1DPC MISC Trace Width Specs</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing Layers</th><th>Signals</th><th>Pin group/Location</th><th>Trace Width (um)</th><th>Z SE (Default) (ohm)</th><th>A SE (dB/inch @ 2GHz)</th></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>RESET</td><td>All</td><td>75</td><td>58</td><td /></tr><tr><td>BO2</td><td>MS</td><td>1</td><td>RESET</td><td>All</td><td>160</td><td>40</td><td /></tr><tr><td>M</td><td>SL</td><td>3, 5, 7</td><td>RESET</td><td>All</td><td>85</td><td>40</td><td /></tr><tr><td>BI</td><td>MS</td><td>1</td><td>RESET</td><td>All</td><td>160</td><td>40</td><td /></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>ALERT</td><td>All</td><td>75</td><td>58</td><td>-0.42</td></tr><tr><td>BO2</td><td>MS</td><td>1</td><td>ALERT</td><td>All</td><td>160</td><td>40</td><td>-0.41</td></tr><tr><td>M</td><td>SL</td><td>3, 5, 7</td><td>ALERT</td><td>All</td><td>85</td><td>40</td><td>-0.4</td></tr><tr><td>BI</td><td>MS</td><td>1</td><td>ALERT</td><td>All</td><td>160</td><td>40</td><td>-0.36</td></tr></table><p>Topology: SODIMM 2DPC Tee ClamShell (B2B)</p><p>Channel: CH-0, CH-2</p><table><caption>Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) DDR5 SODIMM 2DPC Tee ClamShell (B2B) CH-0, CH-2 Trace Width Specs</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing Layers</th><th>Signals</th><th>Pin group/Location</th><th>Trace Width (um)</th><th>Intra-pair (um)</th><th>Z SE (Default) (ohm)</th><th>Z Diff (Default) (ohm)</th><th>A SE (dB/inch @ 2GHz)</th><th>A Diff (dB/inch @ 2GHz)</th></tr><tr><td>M_A</td><td>MS</td><td>1</td><td>CLK</td><td>All</td><td>75</td><td>88</td><td /><td>95</td><td /><td>-0.44</td></tr><tr><td>M_B</td><td>SL</td><td>3, 5, 7</td><td>CLK</td><td>All</td><td>75</td><td>88</td><td /><td>78</td><td /><td>-0.41</td></tr><tr><td>M_D</td><td>SL</td><td>3, 5, 7</td><td>CLK</td><td>All</td><td>90</td><td>80</td><td /><td>70</td><td /><td>-0.41</td></tr><tr><td>M_E</td><td>MS</td><td>1, 10</td><td>CLK</td><td>All</td><td>160</td><td>100</td><td /><td>70</td><td /><td>-0.39</td></tr><tr><td>M_A</td><td>MS</td><td>1</td><td>CA</td><td>All</td><td>75</td><td /><td>58</td><td /><td>-0.42</td><td /></tr><tr><td>M_B</td><td>SL</td><td>3, 5, 7</td><td>CA</td><td>All</td><td>75</td><td /><td>42</td><td /><td>-0.42</td><td /></tr><tr><td>M_D</td><td>SL</td><td>3, 5, 7</td><td>CA</td><td>All</td><td>110</td><td /><td>35</td><td /><td>-0.39</td><td /></tr><tr><td>M_E1</td><td>MS</td><td>1, 10</td><td>CA</td><td>All</td><td>88</td><td /><td>55</td><td /><td>-0.4</td><td /></tr><tr><td>M_E2</td><td>MS</td><td>1, 10</td><td>CA</td><td>All</td><td>88</td><td /><td>55</td><td /><td>-0.4</td><td /></tr><tr><td>M_A</td><td>MS</td><td>1</td><td>CS</td><td>All</td><td>75</td><td /><td>58</td><td /><td>-0.42</td><td /></tr><tr><td>M_B</td><td>SL</td><td>3, 5, 7</td><td>CS</td><td>All</td><td>85</td><td /><td>40</td><td /><td>-0.34</td><td /></tr><tr><td>M_D</td><td>SL</td><td>3, 5, 7</td><td>CS</td><td>All</td><td>85</td><td /><td>40</td><td /><td>-0.33</td><td /></tr><tr><td>M_E</td><td>MS</td><td>1, 10</td><td>CS</td><td>All</td><td>160</td><td /><td>40</td><td /><td>-0.36</td><td /></tr><tr><td>M_A</td><td>MS</td><td>1</td><td>DQ</td><td>All</td><td>75</td><td /><td>58</td><td /><td>-0.42</td><td /></tr><tr><td>M_B</td><td>SL</td><td>3, 5</td><td>DQ</td><td>All</td><td>85</td><td /><td>40</td><td /><td>-0.41</td><td /></tr><tr><td>M_D</td><td>SL</td><td>3, 5</td><td>DQ</td><td>All</td><td>85</td><td /><td>40</td><td /><td>-0.4</td><td /></tr><tr><td>M_E1</td><td>MS</td><td>1, 10</td><td>DQ</td><td>All</td><td>88</td><td /><td>55</td><td /><td>-0.38</td><td /></tr><tr><td>M_E2</td><td>MS</td><td>1, 10</td><td>DQ</td><td>All</td><td>88</td><td /><td>55</td><td /><td>-0.38</td><td /></tr><tr><td>M_A</td><td>MS</td><td>1</td><td>DQS</td><td>All</td><td>75</td><td>88</td><td /><td>95</td><td /><td>-0.44</td></tr><tr><td>M_B</td><td>SL</td><td>3, 5</td><td>DQS</td><td>All</td><td>75</td><td>88</td><td /><td>78</td><td /><td>-0.44</td></tr><tr><td>M_D</td><td>SL</td><td>3, 5</td><td>DQS</td><td>All</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.4</td></tr><tr><td>M_E1</td><td>MS</td><td>1, 10</td><td>DQS</td><td>All</td><td>140</td><td>120</td><td /><td>78</td><td /><td>-0.37</td></tr><tr><td>M_E2</td><td>MS</td><td>1, 10</td><td>DQS</td><td>All</td><td>140</td><td>120</td><td /><td>78</td><td /><td>-0.37</td></tr></table><p>Topology: SODIMM 2DPC Tee ClamShell (B2B)</p><p>Channel: CH-1, CH-3</p><table><caption>Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) DDR5 SODIMM 2DPC Tee ClamShell (B2B) CH-1, CH-3 Trace Width Specs</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing Layers</th><th>Signals</th><th>Pin group/Location</th><th>Trace Width (um)</th><th>Intra-pair (um)</th><th>Z SE (Default) (ohm)</th><th>Z Diff (Default) (ohm)</th><th>A SE (dB/inch @ 2GHz)</th><th>A Diff (dB/inch @ 2GHz)</th></tr><tr><td>M_A</td><td>MS</td><td>1</td><td>CLK</td><td>All</td><td>75</td><td>88</td><td /><td>95</td><td /><td>-0.44</td></tr><tr><td>M_B</td><td>SL</td><td>3, 5, 7</td><td>CLK</td><td>All</td><td>75</td><td>88</td><td /><td>78</td><td /><td>-0.41</td></tr><tr><td>M_D</td><td>SL</td><td>3, 5, 7</td><td>CLK</td><td>All</td><td>90</td><td>80</td><td /><td>70</td><td /><td>-0.41</td></tr><tr><td>M_E</td><td>MS</td><td>1, 10</td><td>CLK</td><td>All</td><td>160</td><td>100</td><td /><td>70</td><td /><td>-0.39</td></tr><tr><td>M_A</td><td>MS</td><td>1</td><td>CA</td><td>All</td><td>75</td><td /><td>58</td><td /><td>-0.42</td><td /></tr><tr><td>M_B</td><td>SL</td><td>3, 5, 7</td><td>CA</td><td>All</td><td>75</td><td /><td>42</td><td /><td>-0.42</td><td /></tr><tr><td>M_D</td><td>SL</td><td>3, 5, 7</td><td>CA</td><td>All</td><td>110</td><td /><td>35</td><td /><td>-0.39</td><td /></tr><tr><td>M_E1</td><td>MS</td><td>1, 10</td><td>CA</td><td>All</td><td>88</td><td /><td>55</td><td /><td>-0.4</td><td /></tr><tr><td>M_E2</td><td>MS</td><td>1, 10</td><td>CA</td><td>All</td><td>88</td><td /><td>55</td><td /><td>-0.4</td><td /></tr><tr><td>M_A</td><td>MS</td><td>1</td><td>CS</td><td>All</td><td>75</td><td /><td>58</td><td /><td>-0.42</td><td /></tr><tr><td>M_B</td><td>SL</td><td>3, 5, 7</td><td>CS</td><td>All</td><td>85</td><td /><td>40</td><td /><td>-0.34</td><td /></tr><tr><td>M_D</td><td>SL</td><td>3, 5, 7</td><td>CS</td><td>All</td><td>85</td><td /><td>40</td><td /><td>-0.33</td><td /></tr><tr><td>M_E</td><td>MS</td><td>1, 10</td><td>CS</td><td>All</td><td>160</td><td /><td>40</td><td /><td>-0.36</td><td /></tr><tr><td>M_A</td><td>MS</td><td>1</td><td>DQ</td><td>All</td><td>75</td><td /><td>58</td><td /><td>-0.42</td><td /></tr><tr><td>M_B</td><td>SL</td><td>3, 5</td><td>DQ</td><td>All</td><td>85</td><td /><td>40</td><td /><td>-0.41</td><td /></tr><tr><td>M_D</td><td>SL</td><td>3, 5</td><td>DQ</td><td>All</td><td>85</td><td /><td>40</td><td /><td>-0.4</td><td /></tr><tr><td>M_E1</td><td>MS</td><td>1, 10</td><td>DQ</td><td>All</td><td>88</td><td /><td>55</td><td /><td>-0.38</td><td /></tr><tr><td>M_E2</td><td>MS</td><td>1, 10</td><td>DQ</td><td>All</td><td>88</td><td /><td>55</td><td /><td>-0.38</td><td /></tr><tr><td>M_A</td><td>MS</td><td>1</td><td>DQS</td><td>All</td><td>75</td><td>88</td><td /><td>95</td><td /><td>-0.44</td></tr><tr><td>M_B</td><td>SL</td><td>3, 5</td><td>DQS</td><td>All</td><td>75</td><td>88</td><td /><td>78</td><td /><td>-0.44</td></tr><tr><td>M_D</td><td>SL</td><td>3, 5</td><td>DQS</td><td>All</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.4</td></tr><tr><td>M_E1</td><td>MS</td><td>1, 10</td><td>DQS</td><td>All</td><td>140</td><td>120</td><td /><td>78</td><td /><td>-0.37</td></tr><tr><td>M_E2</td><td>MS</td><td>1, 10</td><td>DQS</td><td>All</td><td>140</td><td>120</td><td /><td>78</td><td /><td>-0.37</td></tr></table><p>Topology: SODIMM 2DPC Tee ClamShell (B2B)</p><p>Channel: MISC</p><table><caption>Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) DDR5 SODIMM 2DPC Tee ClamShell (B2B) MISC Trace Width Specs</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing Layers</th><th>Signals</th><th>Pin group/Location</th><th>Trace Width (um)</th><th>Z SE (Default) (ohm)</th><th>A SE (dB/inch @ 2GHz)</th></tr><tr><td>M_A</td><td>MS</td><td>1</td><td>RESET</td><td>All</td><td>75</td><td>58</td><td /></tr><tr><td>M_B</td><td>SL</td><td>3, 5, 7</td><td>RESET</td><td>All</td><td>85</td><td>40</td><td /></tr><tr><td>M_D</td><td>SL</td><td>3, 5, 7</td><td>RESET</td><td>All</td><td>85</td><td>40</td><td /></tr><tr><td>M_F</td><td>MS</td><td>1</td><td>RESET</td><td>All</td><td>88</td><td>55</td><td /></tr><tr><td>M_A</td><td>MS</td><td>1</td><td>ALERT</td><td>All</td><td>75</td><td>58</td><td>-0.42</td></tr><tr><td>M_B</td><td>SL</td><td>3, 5, 7</td><td>ALERT</td><td>All</td><td>85</td><td>40</td><td>-0.41</td></tr><tr><td>M_D</td><td>SL</td><td>3, 5, 7</td><td>ALERT</td><td>All</td><td>85</td><td>40</td><td>-0.4</td></tr><tr><td>M_E1</td><td>MS</td><td>1</td><td>ALERT</td><td>All</td><td>88</td><td>55</td><td>-0.36</td></tr><tr><td>M_E2</td><td>MS</td><td>1</td><td>ALERT</td><td>All</td><td>88</td><td>55</td><td>-0.36</td></tr></table></section><section id="PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Memory)~350B3DA3-F64D-4277-9C60-427AA9A3F735~Trace Spacing"><h2>Trace Spacing</h2><p>Topology: SODIMM 1DPC</p><p>Channel: CH-0, CH-1, CH-2, CH-3</p><table><caption>Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) DDR5 SODIMM 1DPC CH-0, CH-1, CH-2, CH-3 Trace Spacing Specs</caption><tr><th>Trace</th><th>Routing Layers</th><th>Signal Groups</th><th>CLK0/1 to CLK0/1 (um)</th><th>CLK2/3 to CLK2/3 (um)</th><th>CA to CA (um)</th><th>CS to CS (um)</th><th>CLK0/1 to CA/CS (um)</th><th>CLK2/3 to CA/CS (um)</th><th>DQ to DQ (um)</th><th>Byte to Byte (um)</th><th>DQS to DQ (um)</th><th>DQ to CA/CS (um)</th><th>CA to CS (um)</th><th>Reset to Anything (um)</th><th>K, CA to CA (%)</th><th>K, CS to CS (%)</th><th>K, CLK0/1 to CA/CS (%)</th><th>K, CLK2/3 to CA/CS (%)</th><th>K, DQ to DQ (%)</th><th>K, Byte to Byte (%)</th><th>K, DQS to DQ (%)</th></tr><tr><td>BO1</td><td>1</td><td /><td>88</td><td>88</td><td>88</td><td>88</td><td>88</td><td>88</td><td>88</td><td>88</td><td>88</td><td>190</td><td>88</td><td>100</td><td>-1.46</td><td>-1.46</td><td>2.61</td><td>2.61</td><td>-1.46</td><td>-1.47</td><td>2.61</td></tr><tr><td>BO2</td><td>3, 5</td><td /><td>88</td><td>88</td><td>88</td><td>88</td><td>88</td><td>88</td><td>88</td><td>88</td><td>88</td><td>88</td><td>88</td><td>100</td><td>3.72</td><td>3.72</td><td>3.59</td><td>3.59</td><td>3.72</td><td>3.73</td><td>3.59</td></tr><tr><td>BO2</td><td>7</td><td>CA, CLK, CS</td><td>88</td><td>88</td><td>88</td><td>88</td><td>88</td><td>88</td><td /><td /><td /><td /><td>88</td><td>100</td><td>3.72</td><td>3.72</td><td>3.59</td><td>3.59</td><td /><td /><td /></tr><tr><td>M</td><td>3, 5</td><td /><td>500</td><td>500</td><td>300</td><td>300</td><td>500</td><td>500</td><td>325</td><td>450</td><td>400</td><td>450</td><td>300</td><td>150</td><td>0.06</td><td>0.06</td><td>0.01</td><td>0.01</td><td>0.04</td><td>0.01</td><td>0.01</td></tr><tr><td>M</td><td>7</td><td>CA, CLK, CS</td><td>500</td><td>500</td><td>300</td><td>300</td><td>500</td><td>500</td><td /><td /><td /><td /><td>300</td><td>150</td><td>0.06</td><td>0.06</td><td>0.01</td><td>0.01</td><td /><td /><td /></tr><tr><td>BI</td><td>1</td><td /><td>500</td><td>500</td><td>300</td><td>300</td><td>500</td><td>500</td><td>325</td><td>400</td><td>400</td><td>500</td><td>300</td><td>150</td><td>-2.02</td><td>-2.02</td><td>-0.57</td><td>-0.57</td><td>-1.89</td><td>-1.52</td><td>-0.76</td></tr></table><p>Topology: SODIMM 2DPC Tee ClamShell (B2B)</p><p>Channel: CH-0, CH-1, CH-2, CH-3</p><table><caption>Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) DDR5 SODIMM 2DPC Tee ClamShell (B2B) CH-0, CH-1, CH-2, CH-3 Trace Spacing Specs</caption><tr><th>Trace</th><th>Routing Layers</th><th>Signal Groups</th><th>CLK0/1 to CLK0/1 (um)</th><th>CLK2/3 to CLK2/3 (um)</th><th>CA to CA (um)</th><th>CS to CS (um)</th><th>CLK0/1 to CA/CS (um)</th><th>CLK2/3 to CA/CS (um)</th><th>DQ to DQ (um)</th><th>Byte to Byte (um)</th><th>DQS to DQ (um)</th><th>DQ to CA/CS (um)</th><th>CA to CS (um)</th><th>ECCDQS to ECC DQ (um)</th><th>DQSECC to CA/CS (um)</th><th>Reset to Anything (um)</th><th>K, CA to CA (%)</th><th>K, CS to CS (%)</th><th>K, CLK0/1 to CA/CS (%)</th><th>K, CLK2/3 to CA/CS (%)</th><th>K, DQ to DQ (%)</th><th>K, Byte to Byte (%)</th><th>K, DQS to DQ (%)</th></tr><tr><td>M_A</td><td>1</td><td>All</td><td>88</td><td>88</td><td>88</td><td>88</td><td>88</td><td>88</td><td>88</td><td>88</td><td>88</td><td>190</td><td>88</td><td>230</td><td>230</td><td>100</td><td>-1.7</td><td>-1.7</td><td>2.6</td><td>2.6</td><td>-2.17</td><td>-2.24</td><td>2.6</td></tr><tr><td>M_B</td><td>3, 5</td><td>CA, CLK, CS, DQ, DQS</td><td>88</td><td>88</td><td>88</td><td>88</td><td>88</td><td>88</td><td>88</td><td>88</td><td>88</td><td>88</td><td>88</td><td /><td /><td>100</td><td>3.71</td><td>3.71</td><td>5.24</td><td>5.24</td><td>3.5</td><td>3.5</td><td>3.47</td></tr><tr><td>M_D</td><td>3, 5</td><td>CA, CLK, CS, DQ, DQS</td><td>500</td><td>500</td><td>300</td><td>300</td><td>500</td><td>500</td><td>325</td><td>400</td><td>400</td><td>450</td><td>300</td><td /><td /><td>150</td><td>0.06</td><td>0.2</td><td>0.06</td><td>0.06</td><td>0.05</td><td>0.02</td><td>0.01</td></tr><tr><td>M_E</td><td>1, 10</td><td>CLK, CS</td><td>500</td><td>500</td><td /><td>300</td><td>500</td><td>500</td><td /><td /><td /><td /><td>300</td><td /><td /><td>100</td><td /><td>-2.1</td><td>-0.53</td><td>-0.53</td><td /><td /><td /></tr><tr><td>M_E1</td><td>1, 10</td><td>CA, DQ, DQS</td><td /><td /><td>100</td><td /><td /><td /><td>400</td><td>400</td><td>400</td><td>400</td><td>300</td><td /><td /><td>100</td><td>-2</td><td /><td /><td /><td>-1.43</td><td>-1.42</td><td>-0.71</td></tr><tr><td>M_B</td><td>7</td><td>CA, CLK, CS</td><td>500</td><td>500</td><td>88</td><td>88</td><td>500</td><td>500</td><td /><td /><td /><td /><td>88</td><td /><td /><td>100</td><td>3.71</td><td>3.71</td><td>0.06</td><td>0.06</td><td>0.05</td><td>0.02</td><td>0.01</td></tr><tr><td>M_D</td><td>7</td><td>CA, CLK, CS</td><td>500</td><td>500</td><td>300</td><td>300</td><td>500</td><td>500</td><td /><td /><td /><td /><td>300</td><td /><td /><td>150</td><td>0.06</td><td>0.2</td><td>-0.53</td><td>-0.53</td><td /><td>0.02</td><td>0.01</td></tr><tr><td>M_E2</td><td>1, 10</td><td>CA, DQ, DQS</td><td /><td /><td>100</td><td /><td /><td /><td>400</td><td>400</td><td>400</td><td>400</td><td>300</td><td /><td /><td>100</td><td>-2</td><td /><td /><td /><td>-1.43</td><td>-1.42</td><td>-0.71</td></tr></table><p>Topology: SODIMM 1DPC</p><p>Channel: CH-0, CH-1, CH-2, CH-3</p><table><caption>Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) DDR5 SODIMM 1DPC CH-0, CH-1, CH-2, CH-3 Channel to Channel Trace Spacing Specs</caption><tr><th>Trace</th><th>Routing Layers</th><th>CA/CS to CA/CS (um)</th><th>DQ to DQ (um)</th><th>DQ to CA/CS (um)</th></tr><tr><td>BO1</td><td>1</td><td>185</td><td>174</td><td>185</td></tr><tr><td>BO2</td><td>3, 5</td><td>500</td><td>500</td><td>185</td></tr><tr><td>BO2</td><td>7</td><td>500</td><td>500</td><td>500</td></tr><tr><td>M</td><td>3, 5</td><td>500</td><td>500</td><td>500</td></tr><tr><td>M</td><td>7</td><td>500</td><td /><td /></tr><tr><td>BI</td><td>1</td><td>500</td><td /><td /></tr></table><p>Topology: SODIMM 2DPC Tee ClamShell (B2B)</p><p>Channel: CH-0, CH-1, CH-2, CH-3</p><table><caption>Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) DDR5 SODIMM 2DPC Tee ClamShell (B2B) CH-0, CH-1, CH-2, CH-3 Channel to Channel Trace Spacing Specs</caption><tr><th>Trace</th><th>Routing Layers</th><th>CA/CS to CA/CS (um)</th><th>DQ to DQ (um)</th><th>DQ to CA/CS (um)</th></tr><tr><td>BO1</td><td>1</td><td>190</td><td>174</td><td>174</td></tr><tr><td>BO2</td><td>3, 5</td><td>500</td><td>500</td><td>200</td></tr><tr><td>BO2</td><td>7</td><td>500</td><td /><td /></tr><tr><td>M</td><td>3, 5</td><td>500</td><td>500</td><td>450</td></tr><tr><td>M</td><td>7</td><td>500</td><td /><td /></tr><tr><td>BI</td><td>1</td><td>500</td><td>500</td><td>500</td></tr></table></section><section id="BA57E0A5-34F9-4D3F-AA03-150F40EAE4B2"><h2>LPDDR5/x</h2><p>Interface: LPDDR5/x</p></section><section id="PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Memory)~BA57E0A5-34F9-4D3F-AA03-150F40EAE4B2~Notes"><h2>Notes</h2><table><caption>Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) LPDDR5/x Notes</caption><tr><th>Note</th></tr><tr><td>RCOMP to other nets spacing requirement is minimum 400um.</td></tr><tr><td>DDR to Non-DDR nets spacing requirement is minimum 500um. </td></tr><tr><td>DRAM RESET to be routed with 40ohms impedance on Layer1,Layer 3 and Layer 5 and distance to other nets (spacing requirement) is minimum 250um</td></tr><tr><td>Route RCOMP with 75um TW (MR) in Layer 1,10. GND shield to any high speed IO with VSS trace/ strip. GND reference required.</td></tr></table></section><section id="PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Memory)~BA57E0A5-34F9-4D3F-AA03-150F40EAE4B2~Trace Width"><h2>Trace Width</h2><p>Topology: CAMM2 x128 Type-3</p><p>Channel: CH-0, CH-2, CH-4, CH-6</p><table><caption>Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) LPDDR5/x CAMM2 x128 Type-3 CH-0, CH-2, CH-4, CH-6 Trace Width Specs</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing Layers</th><th>Signals</th><th>Pin group/Location</th><th>Trace Width (um)</th><th>Intra-pair (um)</th><th>Z SE (Default) (ohm)</th><th>Z Diff (Default) (ohm)</th><th>A SE (dB/inch @ 2GHz)</th><th>A Diff (dB/inch @ 2GHz)</th></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>CLK</td><td>Outer</td><td>75</td><td>88</td><td /><td>96</td><td /><td>-0.435</td></tr><tr><td>BO2</td><td>SL</td><td>7</td><td>CLK</td><td>Outer</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.407</td></tr><tr><td>M</td><td>SL</td><td>7</td><td>CLK</td><td>Outer</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.407</td></tr><tr><td>BI1</td><td>SL</td><td>7</td><td>CLK</td><td>Outer</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.407</td></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>CLK</td><td>Outer</td><td>130</td><td>535</td><td /><td>90.5</td><td /><td>-0.362</td></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>CA, CS</td><td>Outer</td><td>75</td><td /><td>58</td><td /><td>-0.42</td><td /></tr><tr><td>BO2</td><td>SL</td><td>7</td><td>CA, CS</td><td>Outer</td><td>85</td><td /><td>40</td><td /><td>-0.397</td><td /></tr><tr><td>M</td><td>SL</td><td>7</td><td>CA, CS</td><td>Outer</td><td>85</td><td /><td>40</td><td /><td>-0.395</td><td /></tr><tr><td>BI1</td><td>SL</td><td>7</td><td>CA, CS</td><td>Outer</td><td>85</td><td /><td>40</td><td /><td>-0.393</td><td /></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>CA, CS</td><td>Outer</td><td>130</td><td /><td>46</td><td /><td>-0.357</td><td /></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>DQ, DBI</td><td>Outer</td><td>75</td><td /><td>58</td><td /><td>-0.415</td><td /></tr><tr><td>BO2</td><td>SL</td><td>3</td><td>DQ, DBI</td><td>Outer</td><td>88</td><td /><td>39</td><td /><td>-0.399</td><td /></tr><tr><td>M</td><td>SL</td><td>3</td><td>DQ, DBI</td><td>Outer</td><td>95</td><td /><td>37</td><td /><td>-0.397</td><td /></tr><tr><td>BI1</td><td>SL</td><td>3</td><td>DQ, DBI</td><td>Outer</td><td>95</td><td /><td>37</td><td /><td>-0.404</td><td /></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>DQ, DBI</td><td>Outer</td><td>130</td><td /><td>46</td><td /><td>-0.36</td><td /></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>RDQS</td><td>Outer</td><td>75</td><td>88</td><td /><td>96</td><td /><td>-0.441</td></tr><tr><td>BO2</td><td>SL</td><td>7</td><td>RDQS</td><td>Outer</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.409</td></tr><tr><td>M</td><td>SL</td><td>7</td><td>RDQS</td><td>Outer</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.408</td></tr><tr><td>BI1</td><td>SL</td><td>7</td><td>RDQS</td><td>Outer</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.409</td></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>RDQS</td><td>Outer</td><td>130</td><td>535</td><td /><td>90.5</td><td /><td>-0.362</td></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>WCK</td><td>Outer</td><td>75</td><td>88</td><td /><td>96</td><td /><td>-0.441</td></tr><tr><td>BO2</td><td>SL</td><td>7, 9</td><td>WCK</td><td>Outer</td><td>95</td><td>88</td><td /><td>70</td><td /><td>-0.402</td></tr><tr><td>M</td><td>SL</td><td>7, 9</td><td>WCK</td><td>Outer</td><td>105</td><td>88</td><td /><td>65</td><td /><td>-0.398</td></tr><tr><td>BI1</td><td>SL</td><td>7, 9</td><td>WCK</td><td>Outer</td><td>105</td><td>88</td><td /><td>65</td><td /><td>-0.399</td></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>WCK</td><td>Outer</td><td>150</td><td>535</td><td /><td>84</td><td /><td>-0.357</td></tr></table><p>Topology: CAMM2 x128 Type-3</p><p>Channel: CH-1, CH-3, CH-5, CH-7</p><table><caption>Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) LPDDR5/x CAMM2 x128 Type-3 CH-1, CH-3, CH-5, CH-7 Trace Width Specs</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing Layers</th><th>Signals</th><th>Pin group/Location</th><th>Trace Width (um)</th><th>Intra-pair (um)</th><th>Z SE (Default) (ohm)</th><th>Z Diff (Default) (ohm)</th><th>A SE (dB/inch @ 2GHz)</th><th>A Diff (dB/inch @ 2GHz)</th></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>CLK</td><td>Inner</td><td>130</td><td>363</td><td /><td>89</td><td /><td>-0.363</td></tr><tr><td>BO2</td><td>SL</td><td>9</td><td>CLK</td><td>Inner</td><td>75</td><td>88</td><td /><td>79</td><td /><td>-0.413</td></tr><tr><td>M</td><td>SL</td><td>9</td><td>CLK</td><td>Inner</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.413</td></tr><tr><td>BI1</td><td>SL</td><td>9</td><td>CLK</td><td>Inner</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.413</td></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>CLK</td><td>Inner</td><td>130</td><td>535</td><td /><td>88.5</td><td /><td>-0.362</td></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>CA, CS</td><td>Inner</td><td>130</td><td /><td>46</td><td /><td>-0.371</td><td /></tr><tr><td>BO2</td><td>SL</td><td>9</td><td>CA, CS</td><td>Inner</td><td>75</td><td /><td>58</td><td /><td>-0.411</td><td /></tr><tr><td>M</td><td>SL</td><td>9</td><td>CA, CS</td><td>Inner</td><td>85</td><td /><td>40</td><td /><td>-0.403</td><td /></tr><tr><td>BI1</td><td>SL</td><td>9</td><td>CA, CS</td><td>Inner</td><td>85</td><td /><td>40</td><td /><td>-0.403</td><td /></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>CA, CS</td><td>Inner</td><td>130</td><td /><td>46</td><td /><td>-0.357</td><td /></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>DQ, DBI</td><td>Inner</td><td>130</td><td /><td>46</td><td /><td>-0.36</td><td /></tr><tr><td>BO2</td><td>SL</td><td>5</td><td>DQ, DBI</td><td>Inner</td><td>75</td><td /><td>43</td><td /><td>-0.405</td><td /></tr><tr><td>M</td><td>SL</td><td>5</td><td>DQ, DBI</td><td>Inner</td><td>95</td><td /><td>37</td><td /><td>-0.397</td><td /></tr><tr><td>BI1</td><td>SL</td><td>5</td><td>DQ, DBI</td><td>Inner</td><td>95</td><td /><td>37</td><td /><td>-0.404</td><td /></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>DQ, DBI</td><td>Inner</td><td>130</td><td /><td>46</td><td /><td>-0.36</td><td /></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>RDQS</td><td>Inner</td><td>130</td><td>363</td><td /><td>89</td><td /><td>-0.363</td></tr><tr><td>BO2</td><td>SL</td><td>9</td><td>RDQS</td><td>Inner</td><td>75</td><td>88</td><td /><td>79</td><td /><td>-0.414</td></tr><tr><td>M</td><td>SL</td><td>9</td><td>RDQS</td><td>Inner</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.408</td></tr><tr><td>BI1</td><td>SL</td><td>9</td><td>RDQS</td><td>Inner</td><td>80</td><td>88</td><td /><td>75</td><td /><td>-0.409</td></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>RDQS</td><td>Inner</td><td>130</td><td>535</td><td /><td>90.5</td><td /><td>-0.362</td></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>WCK</td><td>Inner</td><td>150</td><td>363</td><td /><td>82</td><td /><td>-0.357</td></tr><tr><td>BO2</td><td>SL</td><td>7, 9</td><td>WCK</td><td>Inner</td><td>75</td><td>88</td><td /><td>79</td><td /><td>-0.414</td></tr><tr><td>M</td><td>SL</td><td>7, 9</td><td>WCK</td><td>Inner</td><td>105</td><td>88</td><td /><td>65</td><td /><td>-0.398</td></tr><tr><td>BI1</td><td>SL</td><td>7, 9</td><td>WCK</td><td>Inner</td><td>105</td><td>88</td><td /><td>65</td><td /><td>-0.399</td></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>WCK</td><td>Inner</td><td>150</td><td>535</td><td /><td>84</td><td /><td>-0.357</td></tr></table><p>Topology: CAMM2 x128 Type-3</p><p>Channel: MISC</p><table><caption>Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) LPDDR5/x CAMM2 x128 Type-3 MISC Trace Width Specs</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing Layers</th><th>Signals</th><th>Pin group/Location</th><th>Trace Width (um)</th><th>Z SE (Default) (ohm)</th><th>A SE (dB/inch @ 2GHz)</th></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>RESET</td><td>All</td><td>75</td><td>58</td><td>-0.389</td></tr><tr><td>BO2</td><td>MS</td><td>1</td><td>RESET</td><td>All</td><td>165</td><td>40</td><td>-0.365</td></tr><tr><td>M</td><td>SL</td><td>3, 5</td><td>RESET</td><td>All</td><td>85</td><td>40</td><td>-0.427</td></tr><tr><td>BI</td><td>MS</td><td>1</td><td>RESET</td><td>All</td><td>165</td><td>40</td><td>-0.365</td></tr></table></section><section id="PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Memory)~BA57E0A5-34F9-4D3F-AA03-150F40EAE4B2~Trace Spacing"><h2>Trace Spacing</h2><p>Topology: CAMM2 x128 Type-3</p><p>Channel: CH-0, CH-2, CH-4, CH-6</p><table><caption>Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) LPDDR5/x CAMM2 x128 Type-3 CH-0, CH-2, CH-4, CH-6 Trace Spacing Specs</caption><tr><th>Trace</th><th>CA/CS to CA/CS (um)</th><th>CLK to CA/CS (um)</th><th>DQ to DQ of same byte (um)</th><th>Byte to Byte (um)</th><th>RDQS pair to DQ of same byte (um)</th><th>DQ to CA/CS (um)</th><th>WCK pair to DQ of same byte (um)</th><th>WCK pair to DQS pair of same byte (um)</th><th>DQ to DBI of same byte (um)</th><th>RDQS pair to DBI of same byte (um)</th><th>DBI to CA/CS (um)</th><th>WCK pair to DBI of same byte (um)</th><th>K, CA/CS to CA/CS (%)</th><th>K, CLK to CA/CS (%)</th><th>K, DQ to DQ of same byte (%)</th><th>K, Byte to Byte (%)</th><th>K, RDQS pair to DQ of same byte (%)</th><th>K, WCK pair to DQ of same byte (%)</th><th>K, WCK pair to DQS pair of same byte (%)</th><th>K, DQ to DBI of same byte (%)</th><th>K, RDQS pair to DBI of same byte (%)</th><th>K, WCK pair to DBI of same byte (%)</th></tr><tr><td>BO1</td><td>88</td><td>88</td><td>88</td><td>100</td><td>88</td><td>200</td><td>88</td><td>88</td><td>88</td><td>88</td><td>200</td><td>88</td><td>-1.451</td><td>2.6</td><td>-1.403</td><td>-1.708</td><td>2.605</td><td>2.604</td><td>0.838</td><td>-1.403</td><td>2.605</td><td>2.604</td></tr><tr><td>BO2</td><td>120</td><td>200</td><td>140</td><td>300</td><td>200</td><td>300</td><td>200</td><td>200</td><td>140</td><td>200</td><td>300</td><td>200</td><td>1.806</td><td>0.36</td><td>1.236</td><td>0.058</td><td>0.377</td><td>0.359</td><td>0.176</td><td>1.236</td><td>0.377</td><td>0.359</td></tr><tr><td>M</td><td>180</td><td>200</td><td>200</td><td>400</td><td>300</td><td>500</td><td>300</td><td>300</td><td>200</td><td>300</td><td>500</td><td>300</td><td>0.551</td><td>0.362</td><td>0.376</td><td>0.013</td><td>0.052</td><td>0.049</td><td>0.024</td><td>0.376</td><td>0.052</td><td>0.049</td></tr><tr><td>BI1</td><td>200</td><td>200</td><td>200</td><td>400</td><td>200</td><td>500</td><td>200</td><td>200</td><td>200</td><td>200</td><td>500</td><td>200</td><td>0.372</td><td>0.363</td><td>0.363</td><td>0.012</td><td>0.052</td><td>0.052</td><td>0.172</td><td>0.363</td><td>0.052</td><td>0.052</td></tr><tr><td>BI2</td><td>500</td><td>500</td><td>500</td><td>500</td><td>500</td><td>500</td><td>500</td><td>500</td><td>500</td><td>500</td><td>500</td><td>500</td><td>-1.122</td><td>-0.924</td><td>-1.067</td><td>-1.119</td><td>-0.933</td><td>-0.943</td><td>-0.411</td><td>-1.067</td><td>-0.933</td><td>-0.943</td></tr></table><p>Topology: CAMM2 x128 Type-3</p><p>Channel: CH-1, CH-3, CH-5, CH-7</p><table><caption>Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) LPDDR5/x CAMM2 x128 Type-3 CH-1, CH-3, CH-5, CH-7 Trace Spacing Specs</caption><tr><th>Trace</th><th>CA/CS to CA/CS (um)</th><th>CLK to CA/CS (um)</th><th>DQ to DQ of same byte (um)</th><th>Byte to Byte (um)</th><th>RDQS pair to DQ of same byte (um)</th><th>DQ to CA/CS (um)</th><th>WCK pair to DQ of same byte (um)</th><th>WCK pair to DQS pair of same byte (um)</th><th>DQ to DBI of same byte (um)</th><th>RDQS pair to DBI of same byte (um)</th><th>DBI to CA/CS (um)</th><th>WCK pair to DBI of same byte (um)</th><th>K, CA/CS to CA/CS (%)</th><th>K, CLK to CA/CS (%)</th><th>K, DQ to DQ of same byte (%)</th><th>K, Byte to Byte (%)</th><th>K, RDQS pair to DQ of same byte (%)</th><th>K, WCK pair to DQ of same byte (%)</th><th>K, WCK pair to DQS pair of same byte (%)</th><th>K, DQ to DBI of same byte (%)</th><th>K, RDQS pair to DBI of same byte (%)</th><th>K, WCK pair to DBI of same byte (%)</th></tr><tr><td>BO1</td><td>150</td><td>150</td><td>200</td><td>200</td><td>200</td><td>200</td><td>200</td><td>200</td><td>200</td><td>200</td><td>200</td><td>200</td><td>-2.45</td><td>-1.476</td><td>-2.419</td><td>-2.387</td><td>-1.575</td><td>-1.6</td><td>-0.647</td><td>-2.419</td><td>-1.575</td><td>-1.6</td></tr><tr><td>BO2</td><td>88</td><td>88</td><td>88</td><td>105</td><td>88</td><td>300</td><td>88</td><td>88</td><td>88</td><td>88</td><td>300</td><td>88</td><td>3.42</td><td>3.25</td><td>3.727</td><td>2.651</td><td>3.569</td><td>3.573</td><td>1.722</td><td>3.727</td><td>3.569</td><td>3.573</td></tr><tr><td>BO3</td><td>130</td><td>200</td><td>180</td><td>300</td><td>200</td><td>300</td><td>200</td><td>200</td><td>180</td><td>200</td><td>300</td><td>200</td><td>1.371</td><td>0.323</td><td>0.567</td><td>0.058</td><td>0.378</td><td>0.361</td><td>0.176</td><td>0.567</td><td>0.378</td><td>0.361</td></tr><tr><td>M</td><td>180</td><td>300</td><td>200</td><td>400</td><td>300</td><td>500</td><td>300</td><td>300</td><td>200</td><td>300</td><td>500</td><td>300</td><td>0.502</td><td>0.04</td><td>0.37</td><td>0.013</td><td>0.52</td><td>0.049</td><td>0.024</td><td>0.37</td><td>0.52</td><td>0.049</td></tr><tr><td>BI1</td><td>130</td><td>200</td><td>200</td><td>400</td><td>200</td><td>500</td><td>200</td><td>200</td><td>200</td><td>200</td><td>500</td><td>200</td><td>1.371</td><td>0.323</td><td>0.363</td><td>0.012</td><td>0.52</td><td>0.052</td><td>0.172</td><td>0.363</td><td>0.52</td><td>0.052</td></tr><tr><td>BI2</td><td>500</td><td>500</td><td>500</td><td>500</td><td>500</td><td>500</td><td>500</td><td>500</td><td>500</td><td>500</td><td>500</td><td>500</td><td>-1.122</td><td>-0.924</td><td>-1.067</td><td>-1.119</td><td>-0.933</td><td>-0.943</td><td>-0.411</td><td>-1.067</td><td>-0.933</td><td>-0.943</td></tr></table><p>Topology: CAMM2 x128 Type-3</p><p>Channel: CH-0, CH-1, CH-2, CH-3, CH-4, CH-5, CH-6, CH-7</p><table><caption>Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) LPDDR5/x CAMM2 x128 Type-3 CH-0, CH-1, CH-2, CH-3, CH-4, CH-5, CH-6, CH-7 Channel to Channel Trace Spacing Specs</caption><tr><th>Trace</th><th>CA/CS to CA/CS (um)</th><th>DQ to DQ (um)</th><th>DQS to DQS (um)</th><th>DQS to CA/CS (um)</th><th>DQ to DBI (um)</th></tr><tr><td>BO1</td><td>88</td><td>100</td><td>500</td><td>500</td><td>100</td></tr><tr><td>BO2</td><td>150</td><td>300</td><td>500</td><td>500</td><td>300</td></tr><tr><td>BO3</td><td>300</td><td>300</td><td>500</td><td>500</td><td>300</td></tr><tr><td>M</td><td>500</td><td>500</td><td>500</td><td>500</td><td>500</td></tr><tr><td>BI1</td><td>300</td><td>500</td><td>500</td><td>500</td><td>500</td></tr><tr><td>BI2</td><td>500</td><td>500</td><td>500</td><td>500</td><td>500</td></tr></table></section><section id="PCB Stack-up~88CF50D9-DE37-461C-9787-9F07BF72B72C~Tline Spec (Differential, Internal)"><h2>Tline Spec (Differential, Internal)</h2><table><caption>Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) Tline Spec (Differential, Internal)</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing</th><th>I/O</th><th>Trace Width (um)</th><th>Intra-Pair (um)</th><th>S - ES</th><th>S - Non-ES</th><th>Z (Default)</th><th>A</th><th>K, S - ES</th><th>K, S - Non-ES</th></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>Differential Clock (Gen3 and below support), USB2.0, eUSB2</td><td>75</td><td>88</td><td>200</td><td>300</td><td>95</td><td>-0.93</td><td>-0.06</td><td>0.31</td></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>Differential Clock (Gen4 support), Differential Clock (Gen5 support), Differential Clock (PCH-CPU Support)</td><td>75</td><td>88</td><td>375</td><td>500</td><td>95</td><td>-0.93</td><td>-0.14</td><td>0.08</td></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>CSI DPHY, HDMI, eDP</td><td>75</td><td>88</td><td>250</td><td>375</td><td>95</td><td>-0.93</td><td>-0.13</td><td>0.18</td></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>CNVIO3, CPU PCIe Gen4, CPU PCIe Gen5, DMI Gen5, PCH PCIe Gen1-4, PCH PCIe Gen5</td><td>81</td><td>88</td><td>375</td><td>375</td><td>93</td><td>-0.92</td><td>-0.15</td><td>0.18</td></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>TCP DP, TCP TBT5</td><td>81</td><td>88</td><td>500</td><td>500</td><td>93</td><td>-0.92</td><td>-0.1</td><td>0.09</td></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>CPU USB3.2 Gen1, CPU USB3.2 Gen2, PCH USB3.2 Gen1, PCH USB3.2 Gen2, TCP USB3.2</td><td>81</td><td>88</td><td>300</td><td>300</td><td>93</td><td>-0.92</td><td>-0.17</td><td>0.32</td></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>CSI CPHY</td><td>81</td><td>88</td><td>88</td><td>375</td><td>92</td><td>-0.95</td><td>0.65</td><td>0.18</td></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>(Internal) eUSB2V2, CPU USB3.2 Gen1, CPU USB3.2 Gen2, PCH USB3.2 Gen1, PCH USB3.2 Gen2</td><td>81</td><td>88</td><td>300</td><td>300</td><td>93</td><td>-0.92</td><td>-0.17</td><td>0.32</td></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>(Validation) UFS4.0</td><td>81</td><td>88</td><td>375</td><td>375</td><td>93</td><td>-0.92</td><td>-0.15</td><td>0.18</td></tr><tr><td>B*</td><td>SL</td><td>3, 8</td><td>Differential Clock (Gen3 and below support), USB2.0, eUSB2</td><td>75</td><td>88</td><td>200</td><td>300</td><td>78</td><td>-0.83</td><td>0.19</td><td>0.03</td></tr><tr><td>B*</td><td>SL</td><td>3, 8</td><td>Differential Clock (Gen4 support), Differential Clock (Gen5 support), Differential Clock (PCH-CPU Support)</td><td>75</td><td>88</td><td>375</td><td>500</td><td>78</td><td>-0.83</td><td>0.01</td><td>0</td></tr><tr><td>B*</td><td>SL</td><td>3, 8</td><td>CSI CPHY, CSI DPHY, HDMI, eDP</td><td>75</td><td>88</td><td>88</td><td>300</td><td>78</td><td>-0.83</td><td>1.73</td><td>0.03</td></tr><tr><td>B*</td><td>SL</td><td>3, 8</td><td>CPU PCIe Gen4, CPU PCIe Gen5, DMI Gen5, PCH PCIe Gen1-4, PCH PCIe Gen5</td><td>75</td><td>88</td><td>375</td><td>375</td><td>78</td><td>-0.83</td><td>0.01</td><td>0.01</td></tr><tr><td>B*</td><td>SL</td><td>3, 8</td><td>CPU PCIe Gen5, DMI Gen5, PCH PCIe Gen5</td><td>75</td><td>88</td><td>375</td><td>375</td><td>78</td><td>-0.83</td><td>0.11</td><td>0</td></tr><tr><td>B*</td><td>SL</td><td>3, 8</td><td>TCP DP, TCP TBT5</td><td>75</td><td>88</td><td>375</td><td>375</td><td>78</td><td>-0.83</td><td>0.01</td><td>0.01</td></tr><tr><td>B*</td><td>SL</td><td>3, 8</td><td>CPU USB3.2 Gen1, CPU USB3.2 Gen2, PCH USB3.2 Gen1, PCH USB3.2 Gen2, TCP USB3.2</td><td>75</td><td>88</td><td>300</td><td>300</td><td>78</td><td>-0.83</td><td>0.03</td><td>0.03</td></tr><tr><td>B*</td><td>SL</td><td>3, 8</td><td>(Internal) eUSB2V2, CPU USB3.2 Gen1, CPU USB3.2 Gen2, PCH USB3.2 Gen1, PCH USB3.2 Gen2</td><td>75</td><td>88</td><td>300</td><td>300</td><td>78</td><td>-0.83</td><td>0.03</td><td>0.03</td></tr><tr><td>B*</td><td>SL</td><td>3, 8</td><td>(Validation) UFS4.0</td><td>75</td><td>88</td><td>375</td><td>375</td><td>78</td><td>-0.83</td><td>0.01</td><td>0.01</td></tr><tr><td>B*</td><td>DSL</td><td>5, 6</td><td>Differential Clock (Gen3 and below support), USB2.0, eUSB2</td><td>75</td><td>88</td><td>200</td><td>300</td><td>87</td><td>-0.75</td><td>0.58</td><td>0.16</td></tr><tr><td>B*</td><td>DSL</td><td>5, 6</td><td>Differential Clock (Gen4 support), Differential Clock (Gen5 support), Differential Clock (PCH-CPU Support)</td><td>75</td><td>88</td><td>375</td><td>500</td><td>87</td><td>-0.75</td><td>0.06</td><td>0.01</td></tr><tr><td>B*</td><td>DSL</td><td>5, 6</td><td>CSI DPHY, HDMI, eDP</td><td>75</td><td>88</td><td>88</td><td>300</td><td>87</td><td>-0.76</td><td>2.68</td><td>0.16</td></tr><tr><td>B*</td><td>DSL</td><td>5, 6</td><td>CPU PCIe Gen4, CPU PCIe Gen5, DMI Gen5, PCH PCIe Gen1-4, PCH PCIe Gen5</td><td>75</td><td>88</td><td>375</td><td>375</td><td>87</td><td>-0.75</td><td>0.06</td><td>0.06</td></tr><tr><td>B*</td><td>DSL</td><td>5, 6</td><td>TCP DP, TCP TBT5</td><td>75</td><td>88</td><td>375</td><td>375</td><td>87</td><td>-0.75</td><td>0.06</td><td>0.06</td></tr><tr><td>B*</td><td>DSL</td><td>5, 6</td><td>CPU USB3.2 Gen1, CPU USB3.2 Gen2, PCH USB3.2 Gen1, PCH USB3.2 Gen2, TCP USB3.2</td><td>75</td><td>88</td><td>300</td><td>300</td><td>87</td><td>-0.75</td><td>0.16</td><td>0.16</td></tr><tr><td>B*</td><td>DSL</td><td>5, 6</td><td>(Internal) eUSB2V2, CPU USB3.2 Gen1, CPU USB3.2 Gen2, PCH USB3.2 Gen1, PCH USB3.2 Gen2</td><td>75</td><td>88</td><td>300</td><td>300</td><td>87</td><td>-0.75</td><td>0.16</td><td>0.16</td></tr><tr><td>B*</td><td>DSL</td><td>5, 6</td><td>(Validation) UFS4.0</td><td>75</td><td>88</td><td>375</td><td>375</td><td>87</td><td>-0.75</td><td>0.06</td><td>0.06</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>CSI DPHY, HDMI, USB2.0, eDP, eUSB2</td><td>120</td><td>90</td><td>300</td><td>300</td><td>80</td><td>-0.86</td><td>-0.25</td><td>0.35</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>Differential Clock (Gen3 and below support)</td><td>120</td><td>90</td><td>300</td><td>375</td><td>80</td><td>-0.86</td><td>-0.25</td><td>0.21</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>Differential Clock (Gen4 support), Differential Clock (Gen5 support), Differential Clock (PCH-CPU Support)</td><td>120</td><td>90</td><td>500</td><td>760</td><td>80</td><td>-0.86</td><td>-0.14</td><td>0.04</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>CPU PCIe Gen4, PCH PCIe Gen1-4</td><td>120</td><td>90</td><td>500</td><td>500</td><td>80</td><td>-0.86</td><td>-0.14</td><td>0.11</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>CPU PCIe Gen5, DMI Gen5, PCH PCIe Gen5</td><td>135</td><td>125</td><td>800</td><td>500</td><td>80</td><td>-0.81</td><td>-0.07</td><td>0.14</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>CNVIO3, TCP DP, TCP TBT5</td><td>120</td><td>90</td><td>800</td><td>800</td><td>80</td><td>-0.87</td><td>-0.05</td><td>0.03</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>CPU USB3.2 Gen1, CPU USB3.2 Gen2, PCH USB3.2 Gen1, PCH USB3.2 Gen2, TCP USB3.2</td><td>120</td><td>90</td><td>750</td><td>500</td><td>80</td><td>-0.86</td><td>-0.07</td><td>0.11</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>CSI CPHY</td><td>165</td><td>950</td><td>950</td><td>950</td><td>80</td><td>-0.75</td><td>-0.133</td><td>0.073</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>TCP TBT5 (Post-Channel)</td><td>135</td><td>125</td><td>800</td><td>800</td><td>80</td><td>-0.81</td><td>-0.07</td><td>0.04</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>HDMI (Post-Channel)</td><td>95</td><td>200</td><td>500</td><td>500</td><td>100</td><td>-0.81</td><td>-0.2</td><td>0.16</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>(Internal) eUSB2V2, CPU USB3.2 Gen1, CPU USB3.2 Gen2, PCH USB3.2 Gen1, PCH USB3.2 Gen2</td><td>120</td><td>90</td><td>750</td><td>500</td><td>80</td><td>-0.86</td><td>-0.07</td><td>0.11</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>(Validation) UFS4.0</td><td>120</td><td>90</td><td>500</td><td>500</td><td>80</td><td>-0.86</td><td>-0.14</td><td>0.11</td></tr><tr><td>M*</td><td>SL</td><td>3, 8, 6</td><td>CSI DPHY, eDP, eUSB2, HDMI, USB2.0</td><td>80</td><td>130</td><td>300</td><td>300</td><td>80</td><td>-0.8</td><td>0.03</td><td>0.03</td></tr><tr><td>M*</td><td>SL</td><td>3, 8, 6</td><td>Differential Clock (Gen3 and below support)</td><td>80</td><td>130</td><td>300</td><td>375</td><td>80</td><td>-0.8</td><td>0.03</td><td>0.01</td></tr><tr><td>M*</td><td>SL</td><td>3, 8, 6</td><td>Differential Clock (Gen4 support), Differential Clock (Gen5 support), Differential Clock (PCH-CPU Support)</td><td>80</td><td>130</td><td>375</td><td>500</td><td>80</td><td>-0.8</td><td>0.01</td><td>0</td></tr><tr><td>M*</td><td>SL</td><td>3, 8, 6</td><td>CPU PCIe Gen4, PCH PCIe Gen1-4</td><td>80</td><td>130</td><td>375</td><td>375</td><td>80</td><td>-0.8</td><td>0.01</td><td>0.01</td></tr><tr><td>M*</td><td>SL</td><td>3, 8, 6</td><td>CPU PCIe Gen5, DMI Gen5, PCH PCIe Gen5</td><td>80</td><td>130</td><td>375</td><td>500</td><td>80</td><td>-0.8</td><td>0.01</td><td>0</td></tr><tr><td>M*</td><td>SL</td><td>3, 8, 6</td><td>CNVIO3, TCP DP, TCP TBT5</td><td>80</td><td>130</td><td>375</td><td>375</td><td>80</td><td>-0.8</td><td>0.01</td><td>0.01</td></tr><tr><td>M*</td><td>SL</td><td>3, 8, 6</td><td>CPU USB3.2 Gen1, CPU USB3.2 Gen2, PCH USB3.2 Gen1, PCH USB3.2 Gen2, TCP USB3.2</td><td>80</td><td>130</td><td>450</td><td>500</td><td>80</td><td>-0.8</td><td>0</td><td>0</td></tr><tr><td>M*</td><td>SL</td><td>3, 8, 6</td><td>CSI CPHY</td><td>82</td><td>170</td><td>170</td><td>500</td><td>80</td><td>-0.8</td><td>0.35</td><td>0</td></tr><tr><td>M*</td><td>SL</td><td>3, 8, 6</td><td>(Internal) eUSB2V2, CPU USB3.2 Gen1, CPU USB3.2 Gen2, PCH USB3.2 Gen1, PCH USB3.2 Gen2</td><td>80</td><td>130</td><td>450</td><td>500</td><td>80</td><td>-0.8</td><td>0</td><td>0</td></tr><tr><td>M*</td><td>SL</td><td>3, 8, 6</td><td>(Validation) UFS4.0</td><td>80</td><td>130</td><td>375</td><td>375</td><td>80</td><td>-0.8</td><td>0.01</td><td>0.01</td></tr><tr><td>M*</td><td>DSL</td><td>5, 6</td><td>CSI DPHY, HDMI, USB2.0, eDP, eUSB2</td><td>100</td><td>120</td><td>300</td><td>300</td><td>80</td><td>-0.71</td><td>0.16</td><td>0.16</td></tr><tr><td>M*</td><td>DSL</td><td>5, 6</td><td>Differential Clock (Gen3 and below support)</td><td>100</td><td>120</td><td>300</td><td>375</td><td>80</td><td>-0.71</td><td>0.16</td><td>0.06</td></tr><tr><td>M*</td><td>DSL</td><td>5, 6</td><td>Differential Clock (Gen4 support), Differential Clock (Gen5 support), Differential Clock (PCH-CPU Support)</td><td>100</td><td>120</td><td>375</td><td>500</td><td>80</td><td>-0.71</td><td>0.06</td><td>0.01</td></tr><tr><td>M*</td><td>DSL</td><td>5, 6</td><td>CPU PCIe Gen4, PCH PCIe Gen1-4</td><td>100</td><td>120</td><td>375</td><td>375</td><td>80</td><td>-0.71</td><td>0.06</td><td>0.06</td></tr><tr><td>M*</td><td>DSL</td><td>5, 6</td><td>CPU PCIe Gen5, DMI Gen5, PCH PCIe Gen5</td><td>100</td><td>120</td><td>375</td><td>500</td><td>80</td><td>-0.71</td><td>0.06</td><td>0.01</td></tr><tr><td>M*</td><td>DSL</td><td>5, 6</td><td>TCP DP</td><td>100</td><td>120</td><td>375</td><td>375</td><td>80</td><td>-0.71</td><td>0.06</td><td>0.06</td></tr><tr><td>M*</td><td>DSL</td><td>5, 6</td><td>CPU USB3.2 Gen1, CPU USB3.2 Gen2, PCH USB3.2 Gen1, PCH USB3.2 Gen2, TCP TBT5, TCP USB3.2</td><td>100</td><td>120</td><td>450</td><td>500</td><td>80</td><td>-0.71</td><td>0.02</td><td>0.01</td></tr><tr><td>M*</td><td>DSL</td><td>5, 6</td><td>(Internal) eUSB2V2, CPU USB3.2 Gen1, CPU USB3.2 Gen2, PCH USB3.2 Gen1, PCH USB3.2 Gen2</td><td>100</td><td>120</td><td>450</td><td>500</td><td>80</td><td>-0.71</td><td>0.02</td><td>0.01</td></tr><tr><td>M*</td><td>DSL</td><td>5, 6</td><td>(Validation) UFS4.0</td><td>100</td><td>120</td><td>375</td><td>375</td><td>80</td><td>-0.71</td><td>0.06</td><td>0.06</td></tr></table></section><section id="315BEB55-9169-4696-96C5-772C8B2A9592"><h2>Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML), For LPDDR5/x Memory Down</h2><p>Pcb Type: Type-4 2-x-2+</p><p>Pcb Thickness: 0.8mm</p><p>Pcb Layer Count: 10</p><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Variant: For LPDDR5/x Memory Down</p><table><caption>Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML), For LPDDR5/x Memory Down</caption><tr><th>Routing Layer</th><th>Description</th><th>Tline Type</th><th>Description Memory</th><th>Tline Type Memory</th><th>Thickness (um)</th><th>EDW</th><th>Dielectric Constant</th><th>Loss Tangent</th></tr><tr><td /><td>S/M</td><td>None</td><td>S/M</td><td>None</td><td>13</td><td /><td>4</td><td>0.031</td></tr><tr><td>1</td><td>Power, Main Route</td><td>MS</td><td>Power</td><td>GND/Power</td><td>30</td><td>9.6</td><td /><td /></tr><tr><td /><td>PP</td><td>None</td><td>PP</td><td>None</td><td>55</td><td /><td>3.4</td><td>0.009</td></tr><tr><td>2</td><td>GND</td><td>GND/Power</td><td>BO, Main Route, Power</td><td>SL</td><td>20</td><td>6.7</td><td /><td /></tr><tr><td /><td>PP</td><td>None</td><td>PP</td><td>None</td><td>60</td><td /><td>3.4</td><td>0.009</td></tr><tr><td>3</td><td>BO, Main Route, Power</td><td>SL</td><td>GND</td><td>GND/Power</td><td>25</td><td>8.2</td><td /><td /></tr><tr><td /><td>PP</td><td>None</td><td>PP</td><td>None</td><td>55</td><td /><td>3.4</td><td>0.009</td></tr><tr><td>4</td><td>GND, Power</td><td>GND/Power</td><td>BO, Main Route</td><td>SL</td><td>15</td><td>5.3</td><td /><td /></tr><tr><td /><td>CORE</td><td>None</td><td>CORE</td><td>None</td><td>64</td><td /><td>3.7</td><td>0.008</td></tr><tr><td>5</td><td>GND</td><td>GND/Power</td><td>GND</td><td>GND/Power</td><td>30</td><td /><td /><td /></tr><tr><td /><td>PP</td><td>None</td><td>PP</td><td>None</td><td>75</td><td /><td>3.7</td><td>0.009</td></tr><tr><td>6</td><td>BO, Main Route, Power</td><td>SL</td><td>BO, Main Route, Power</td><td>SL</td><td>30</td><td>9.6</td><td /><td /></tr><tr><td /><td>CORE</td><td>None</td><td>CORE</td><td>None</td><td>64</td><td /><td>3.7</td><td>0.008</td></tr><tr><td>7</td><td>GND</td><td>GND/Power</td><td>GND</td><td>GND/Power</td><td>15</td><td /><td /><td /></tr><tr><td /><td>PP</td><td>None</td><td>PP</td><td>None</td><td>55</td><td /><td>3.4</td><td>0.009</td></tr><tr><td>8</td><td>BO, Main Route, Power</td><td>SL</td><td>BO, Main Route, Power</td><td>SL</td><td>25</td><td>8.2</td><td /><td /></tr><tr><td /><td>PP</td><td>None</td><td>PP</td><td>None</td><td>60</td><td /><td>3.4</td><td>0.009</td></tr><tr><td>9</td><td>GND</td><td>GND/Power</td><td>GND</td><td>GND/Power</td><td>20</td><td /><td /><td /></tr><tr><td /><td>PP</td><td>None</td><td>PP</td><td>None</td><td>55</td><td /><td>3.4</td><td>0.009</td></tr><tr><td>10</td><td>Power, Main Route</td><td>MS</td><td>Power</td><td>GND/Power</td><td>30</td><td>9.6</td><td /><td /></tr><tr><td /><td>S/M</td><td>None</td><td>S/M</td><td>None</td><td>13</td><td /><td>4</td><td>0.031</td></tr></table><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Thinner dielectric thickness has been chosen specifically on SL layers to ensure POR memory speeds can be met for DQ/DQS/WCK signals. Customers following thicker dielectrics from POR stack-up will need to ensure cross talk co-efficient are equal to or less than those specified in memory Tline spec.</td></tr></table></section><section id="PCB Stack-up~315BEB55-9169-4696-96C5-772C8B2A9592~Tline Spec (Differential)"><h2>Tline Spec (Differential)</h2><table><caption>Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) Tline Spec (Differential)</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing Layers</th><th>I/O</th><th>Trace Width (um)</th><th>Intra-Pair (um)</th><th>S - ES (um)</th><th>S - Non-ES (um)</th><th>Z (Default) (ohm)</th><th>A (dB/inch @ 5GHz)</th><th>K, S - ES (%)</th><th>K, S - Non-ES (%)</th></tr><tr><td>B*</td><td>SL</td><td>3, 8</td><td>Differential Clock (Gen3 and below support), eUSB2, USB2.0</td><td>75</td><td>88</td><td>200</td><td>300</td><td>78</td><td>-0.88</td><td>0.11</td><td>0.012</td></tr><tr><td>B*</td><td>SL</td><td>3, 8</td><td>Differential Clock (Gen4 support), Differential Clock (Gen5 support), Differential Clock (PCH-CPU Support)</td><td>75</td><td>88</td><td>375</td><td>500</td><td>78</td><td>-0.88</td><td>0.002</td><td>0</td></tr><tr><td>B*</td><td>SL</td><td>3, 8</td><td>CSI CPHY, CSI DPHY, eDP, HDMI</td><td>75</td><td>88</td><td>88</td><td>300</td><td>78</td><td>-0.88</td><td>1.3</td><td>0.012</td></tr><tr><td>B*</td><td>SL</td><td>3, 8</td><td>CPU PCIe Gen4, CPU PCIe Gen5, DMI Gen5, PCH PCIe Gen1-4, PCH PCIe Gen5</td><td>75</td><td>88</td><td>375</td><td>375</td><td>78</td><td>-0.88</td><td>0.002</td><td>0.002</td></tr><tr><td>B*</td><td>SL</td><td>3, 8</td><td>CNVIO3, TCP DP, TCP TBT5</td><td>75</td><td>88</td><td>375</td><td>375</td><td>78</td><td>-0.88</td><td>0.002</td><td>0.002</td></tr><tr><td>B*</td><td>SL</td><td>3, 8</td><td>CPU USB3.2 Gen1, CPU USB3.2 Gen2, PCH USB3.2 Gen1, PCH USB3.2 Gen2, TCP USB3.2</td><td>75</td><td>88</td><td>300</td><td>300</td><td>78</td><td>-0.88</td><td>0.012</td><td>0.012</td></tr><tr><td>B*</td><td>SL</td><td>6</td><td>Differential Clock (Gen3 and below support), eUSB2, USB2.0</td><td>75</td><td>88</td><td>200</td><td>300</td><td>80</td><td>-0.8</td><td>0.24</td><td>0.04</td></tr><tr><td>B*</td><td>SL</td><td>6</td><td>Differential Clock (Gen4 support), Differential Clock (Gen5 support), Differential Clock (PCH-CPU Support)</td><td>75</td><td>88</td><td>375</td><td>500</td><td>80</td><td>-0.8</td><td>0.01</td><td>0.001</td></tr><tr><td>B*</td><td>SL</td><td>6</td><td>CSI CPHY, CSI DPHY, eDP, HDMI</td><td>75</td><td>88</td><td>88</td><td>300</td><td>80</td><td>-0.81</td><td>1.93</td><td>0.04</td></tr><tr><td>B*</td><td>SL</td><td>6</td><td>CPU PCIe Gen4, CPU PCIe Gen5, DMI Gen5, PCH PCIe Gen1-4, PCH PCIe Gen5</td><td>75</td><td>88</td><td>375</td><td>375</td><td>80</td><td>-0.8</td><td>0.24</td><td>0.01</td></tr><tr><td>B*</td><td>SL</td><td>6</td><td>CNVIO3, TCP DP, TCP TBT5</td><td>75</td><td>88</td><td>375</td><td>375</td><td>80</td><td>-0.8</td><td>0.01</td><td>0.01</td></tr><tr><td>B*</td><td>SL</td><td>6</td><td>CPU USB3.2 Gen1, CPU USB3.2 Gen2, PCH USB3.2 Gen1, PCH USB3.2 Gen2, TCP USB3.2</td><td>75</td><td>88</td><td>300</td><td>300</td><td>80</td><td>-0.8</td><td>0.04</td><td>0.04</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>CSI DPHY, eUSB2, USB2.0</td><td>110</td><td>100</td><td>300</td><td>300</td><td>80</td><td>-0.89</td><td>-0.26</td><td>0.32</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>Differential Clock (Gen3 and below support)</td><td>110</td><td>100</td><td>300</td><td>375</td><td>80</td><td>-0.89</td><td>-0.26</td><td>0.19</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>Differential Clock (Gen4 support), Differential Clock (Gen5 support), Differential Clock (PCH-CPU Support)</td><td>110</td><td>100</td><td>500</td><td>760</td><td>80</td><td>-0.89</td><td>-0.14</td><td>0.035</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>CPU PCIe Gen4, HDMI, PCH PCIe Gen1-4, eDP</td><td>110</td><td>100</td><td>500</td><td>500</td><td>80</td><td>-0.89</td><td>-0.14</td><td>0.1</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>CPU PCIe Gen5, DMI Gen5, PCH PCIe Gen5</td><td>120</td><td>130</td><td>800</td><td>500</td><td>80</td><td>-0.86</td><td>-0.06</td><td>0.12</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>CNVIO3, TCP DP, TCP TBT5</td><td>110</td><td>100</td><td>800</td><td>800</td><td>80</td><td>-0.9</td><td>-0.05</td><td>0.03</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>CPU USB3.2 Gen1, CPU USB3.2 Gen2, PCH USB3.2 Gen1, PCH USB3.2 Gen2, TCP USB3.2</td><td>110</td><td>100</td><td>750</td><td>500</td><td>80</td><td>-0.9</td><td>-0.06</td><td>0.1</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>TCP TBT5 (Post-Channel)</td><td>120</td><td>130</td><td>800</td><td>800</td><td>80</td><td>-0.86</td><td>-0.06</td><td>0.04</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>HDMI (Post-Channel)</td><td>88</td><td>230</td><td>500</td><td>500</td><td>100</td><td>-0.86</td><td>-0.21</td><td>0.15</td></tr><tr><td>M*</td><td>SL</td><td>3, 8</td><td>CSI DPHY, eDP, eUSB2, HDMI, USB2.0</td><td>75</td><td>115</td><td>300</td><td>300</td><td>80</td><td>-0.87</td><td>0.012</td><td>0.012</td></tr><tr><td>M*</td><td>SL</td><td>3, 8</td><td>Differential Clock (Gen3 and below support)</td><td>75</td><td>115</td><td>300</td><td>375</td><td>80</td><td>-0.87</td><td>0.012</td><td>0.002</td></tr><tr><td>M*</td><td>SL</td><td>3, 8</td><td>Differential Clock (Gen4 support), Differential Clock (Gen5 support), Differential Clock (PCH-CPU Support)</td><td>75</td><td>115</td><td>375</td><td>500</td><td>80</td><td>-0.87</td><td>0.002</td><td>0</td></tr><tr><td>M*</td><td>SL</td><td>3, 8</td><td>CPU PCIe Gen4, CPU PCIe Gen5, DMI Gen5, PCH PCIe Gen1-4, PCH PCIe Gen5</td><td>75</td><td>115</td><td>375</td><td>500</td><td>80</td><td>-0.87</td><td>0.002</td><td>0</td></tr><tr><td>M*</td><td>SL</td><td>3, 8</td><td>CNVIO3, TCP DP, TCP TBT5</td><td>75</td><td>115</td><td>375</td><td>375</td><td>80</td><td>-0.87</td><td>0.002</td><td>0.002</td></tr><tr><td>M*</td><td>SL</td><td>3, 8</td><td>CSI CPHY</td><td>80</td><td>170</td><td>170</td><td>500</td><td>80</td><td>-0.87</td><td>0.213</td><td>0</td></tr><tr><td>M*</td><td>SL</td><td>3, 8</td><td>CPU USB3.2 Gen1, CPU USB3.2 Gen2, PCH USB3.2 Gen1, PCH USB3.2 Gen2, TCP USB3.2</td><td>75</td><td>115</td><td>450</td><td>500</td><td>80</td><td>-0.86</td><td>0.21</td><td>0</td></tr><tr><td>M*</td><td>SL</td><td>6</td><td>CSI DPHY, eDP, eUSB2, HDMI, USB2.0</td><td>80</td><td>120</td><td>300</td><td>300</td><td>80</td><td>-0.78</td><td>0.04</td><td>0.04</td></tr><tr><td>M*</td><td>SL</td><td>6</td><td>Differential Clock (Gen3 and below support)</td><td>80</td><td>120</td><td>300</td><td>375</td><td>80</td><td>-0.78</td><td>0.04</td><td>0.01</td></tr><tr><td>M*</td><td>SL</td><td>6</td><td>Differential Clock (Gen4 support), Differential Clock (Gen5 support), Differential Clock (PCH-CPU Support)</td><td>80</td><td>120</td><td>375</td><td>500</td><td>80</td><td>-0.78</td><td>0.01</td><td>0.001</td></tr><tr><td>M*</td><td>SL</td><td>6</td><td>CPU PCIe Gen4, CPU PCIe Gen5, DMI Gen5, PCH PCIe Gen1-4, PCH PCIe Gen5</td><td>80</td><td>120</td><td>375</td><td>500</td><td>80</td><td>-0.78</td><td>0.01</td><td>0.001</td></tr><tr><td>M*</td><td>SL</td><td>6</td><td>CNVIO3, TCP DP, TCP TBT5</td><td>80</td><td>120</td><td>375</td><td>375</td><td>80</td><td>-0.78</td><td>0.01</td><td>0.01</td></tr><tr><td>M*</td><td>SL</td><td>6</td><td>CPU USB3.2 Gen1, CPU USB3.2 Gen2, PCH USB3.2 Gen1, PCH USB3.2 Gen2, TCP USB3.2</td><td>80</td><td>120</td><td>450</td><td>500</td><td>80</td><td>-0.78</td><td>0.002</td><td>0.001</td></tr><tr><td>M*</td><td>SL</td><td>6</td><td>CSI CPHY</td><td>85</td><td>170</td><td>170</td><td>500</td><td>80</td><td>-0.77</td><td>0.43</td><td>0.001</td></tr></table><table><caption>Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) Tline Spec (Differential) Notes</caption><tr><th>Note</th></tr><tr><td>Routing Notes for CSI CPHY: (1) CPHY must be routed as a trio (2) If the port is supposed to support both CPHY and DPHY, it must be routed following CPHY guidelines (3) CPHY impedance target is 40 ohms single ended and 80 ohms differential (4) All traces in trio must follow same trace width (5) Intra-Pair guidelines must be used for trace to trace spacing in a trio (6) S-ES guidelines must be used for trio to trio in the same port (7) S-Non-ES must be used for port to port or CPHY to other interface</td></tr><tr><td>CNVIo3 to non-CNVIo3 pair spacing of 10H (H=Dielectric Thickness) is required.  If cannot be achieved then GND shielding with proper stitching vias and 3H minimum spacing from GND shielding to CNVIo3 is required.</td></tr><tr><td>TCP TBT5, TCP DP and eDP AUX signals: If needed, B* MS S-ES(um)=250, S-Non-ES(um)=375 or greater, B* SL/DSL S-ES(um)=88, S-Non-ES(um)=300 or greater and M* MS/SL/DSL S-ES(um)/S-Non-ES(um)=300 or greater.</td></tr><tr><td>For DMI Gen5 M* MS routing, S-ES(um) can be relaxed to 500.</td></tr></table></section><section id="PCB Stack-up~315BEB55-9169-4696-96C5-772C8B2A9592~Tline Spec (Single Ended)"><h2>Tline Spec (Single Ended)</h2><table><caption>Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) Tline Spec (Single Ended)</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing Layers</th><th>I/O</th><th>Trace Width (um)</th><th>Data - Any (um)</th><th>Clock - Any (um)</th><th>Z (Default) (ohm)</th><th>A (dB/inch @ 1GHz)</th><th>K, Data - Any (%)</th><th>K, Clock - Any (%)</th></tr><tr><td>B*</td><td>SL</td><td>3, 8</td><td>CATERR#, CLINK, CNVi BRI and RGI, CPU and PCH GPIO, DMIC, eSPI, FORCEPR#, GSPI, HDA, I2C, I2S, I3C, ISH-SPI, LSX, SMLink, SoundWire, SPI0 Flash, SVID, THC-SPI, THERMTRIP#, UART</td><td>67</td><td>75</td><td>175</td><td>44</td><td>-0.27</td><td>3.87</td><td>0.42</td></tr><tr><td>B*</td><td>SL</td><td>3, 8</td><td>Imaging Clock, SUSCLK</td><td>67</td><td>175</td><td>175</td><td>44</td><td>-0.27</td><td>0.42</td><td>0.42</td></tr><tr><td>B*</td><td>SL</td><td>3, 8</td><td>XTAL, RTC</td><td>67</td><td>200</td><td>1270</td><td>44</td><td>-0.27</td><td>0.24</td><td>0.01</td></tr><tr><td>B*</td><td>SL</td><td>6</td><td>CATERR#, CLINK, CNVi BRI and RGI, CPU and PCH GPIO, DMIC, eSPI, FORCEPR#, GSPI, HDA, I2C, I2S, I3C, ISH-SPI, LSX, SMLink, SoundWire, SPI0 Flash, SVID, THC-SPI, THERMTRIP#, UART</td><td>75</td><td>75</td><td>175</td><td>44</td><td>-0.25</td><td>5.36</td><td>0.85</td></tr><tr><td>B*</td><td>SL</td><td>6</td><td>Imaging Clock, SUSCLK</td><td>75</td><td>175</td><td>175</td><td>44</td><td>-0.24</td><td>0.85</td><td>0.85</td></tr><tr><td>B*</td><td>SL</td><td>6</td><td>XTAL, RTC</td><td>75</td><td>200</td><td>1270</td><td>44</td><td>-0.24</td><td>0.54</td><td>0.01</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>CATERR#, CPU and PCH GPIO, DMIC, eSPI, FORCEPR#, GSPI, HDA, I2C, I2S, ISH-SPI, LSX, SMLink, SoundWire, SVID, THC-SPI, THERMTRIP#, UART</td><td>125</td><td>125</td><td>375</td><td>44</td><td>-0.24</td><td>-2.5</td><td>-1.56</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>CNVi BRI and RGI</td><td>125</td><td>250</td><td>250</td><td>44</td><td>-0.23</td><td>-2.23</td><td>-2.23</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>Imaging Clock, SUSCLK</td><td>125</td><td>375</td><td>375</td><td>44</td><td>-0.23</td><td>-1.56</td><td>-1.56</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>CLINK, I3C, SPI0 Flash</td><td>125</td><td>250</td><td>375</td><td>44</td><td>-0.23</td><td>-2.23</td><td>-1.56</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>XTAL, RTC</td><td>125</td><td>200</td><td>1775</td><td>44</td><td>-0.23</td><td>-2.47</td><td>-0.07</td></tr><tr><td>M*</td><td>SL</td><td>3, 8</td><td>CATERR#, CPU and PCH GPIO, DMIC, eSPI, FORCEPR#, GSPI, HDA, I2C, I2S, ISH-SPI, LSX, SMLink, SoundWire, SVID, THC-SPI, THERMTRIP#, UART</td><td>67</td><td>125</td><td>375</td><td>44</td><td>-0.27</td><td>1.27</td><td>0.011</td></tr><tr><td>M*</td><td>SL</td><td>3, 8</td><td>CNVi BRI and RGI</td><td>67</td><td>250</td><td>250</td><td>44</td><td>-0.27</td><td>0.08</td><td>0.08</td></tr><tr><td>M*</td><td>SL</td><td>3, 8</td><td>Imaging Clock, SUSCLK</td><td>67</td><td>375</td><td>375</td><td>44</td><td>-0.27</td><td>0.011</td><td>0.011</td></tr><tr><td>M*</td><td>SL</td><td>3, 8</td><td>CLINK, I3C, SPI0 Flash</td><td>67</td><td>250</td><td>375</td><td>44</td><td>-0.27</td><td>0.08</td><td>0.011</td></tr><tr><td>M*</td><td>SL</td><td>3, 8</td><td>XTAL, RTC</td><td>67</td><td>200</td><td>1775</td><td>44</td><td>-0.27</td><td>0.24</td><td>0.01</td></tr><tr><td>M*</td><td>SL</td><td>6</td><td>CATERR#, CPU and PCH GPIO, DMIC, eSPI, FORCEPR#, GSPI, HDA, I2C, I2S, ISH-SPI, LSX, SMLink, SoundWire, SVID, THC-SPI, THERMTRIP#, UART</td><td>75</td><td>125</td><td>375</td><td>44</td><td>-0.24</td><td>2.13</td><td>0.03</td></tr><tr><td>M*</td><td>SL</td><td>6</td><td>CNVi BRI and RGI</td><td>75</td><td>250</td><td>250</td><td>44</td><td>-0.24</td><td>0.22</td><td>0.22</td></tr><tr><td>M*</td><td>SL</td><td>6</td><td>Imaging Clock, SUSCLK</td><td>75</td><td>375</td><td>375</td><td>44</td><td>-0.24</td><td>0.03</td><td>0.03</td></tr><tr><td>M*</td><td>SL</td><td>6</td><td>CLINK, I3C, SPI0 Flash</td><td>75</td><td>250</td><td>375</td><td>44</td><td>-0.24</td><td>0.22</td><td>0.03</td></tr><tr><td>M*</td><td>SL</td><td>6</td><td>XTAL, RTC</td><td>75</td><td>200</td><td>1775</td><td>44</td><td>-0.24</td><td>0.54</td><td>0.01</td></tr></table></section><section id="06415874-7336-4DF6-B413-B8721B8E875B"><h2>LPDDR5/x</h2><p>Interface: LPDDR5/x</p></section><section id="PCB Stack-up~315BEB55-9169-4696-96C5-772C8B2A9592~Tline Spec (Memory)~06415874-7336-4DF6-B413-B8721B8E875B~Notes"><h2>Notes</h2><table><caption>Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) LPDDR5/x Notes</caption><tr><th>Note</th></tr><tr><td>RCOMP to other nets spacing requirement is minimum 400um.</td></tr><tr><td>DDR to Non-DDR nets spacing requirement is minimum 500um. </td></tr><tr><td>DRAM RESET to be routed with 40 ohm impedance on L1, L2 &amp; L4 and the spacing requirement is minimum 250um from other nets.</td></tr><tr><td>Route RCOMP with 75um TW (MR) in Layer 1,10. GND shield to any high speed IO with VSS trace/ strip. GND reference required.</td></tr></table></section><section id="PCB Stack-up~315BEB55-9169-4696-96C5-772C8B2A9592~Tline Spec (Memory)~06415874-7336-4DF6-B413-B8721B8E875B~Trace Width"><h2>Trace Width</h2><p>Topology: MD x32 Type-4</p><p>Channel: CH-0, CH-2, CH-4, CH-6</p><table><caption>Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) LPDDR5/x MD x32 Type-4 CH-0, CH-2, CH-4, CH-6 Trace Width Specs</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing Layers</th><th>Signals</th><th>Pin group/Location</th><th>Trace Width (um)</th><th>Intra-pair (um)</th><th>Z SE (Default) (ohm)</th><th>Z Diff (Default) (ohm)</th><th>A SE (dB/inch @ 2GHz)</th><th>A Diff (dB/inch @ 2GHz)</th></tr><tr><td>BO</td><td>SL</td><td>2</td><td>DQ</td><td>Outer</td><td>80</td><td /><td>40</td><td /><td>-0.45</td><td /></tr><tr><td>M</td><td>SL</td><td>2</td><td>DQ</td><td>Outer</td><td>95</td><td /><td>37</td><td /><td>-0.51</td><td /></tr><tr><td>BI</td><td>SL</td><td>2</td><td>DQ</td><td>Outer</td><td>95</td><td /><td>37</td><td /><td>-0.51</td><td /></tr><tr><td>BO</td><td>SL</td><td>2</td><td>RDQS</td><td>Outer</td><td>80</td><td>75</td><td /><td>75</td><td /><td>-0.51</td></tr><tr><td>M</td><td>SL</td><td>2</td><td>RDQS</td><td>Outer</td><td>80</td><td>75</td><td /><td>75</td><td /><td>-0.51</td></tr><tr><td>BI</td><td>SL</td><td>2</td><td>RDQS</td><td>Outer</td><td>80</td><td>75</td><td /><td>75</td><td /><td>-0.51</td></tr><tr><td>BO</td><td>SL</td><td>2</td><td>WCK</td><td>Outer</td><td>90</td><td>60</td><td /><td>70</td><td /><td>-0.5</td></tr><tr><td>M</td><td>SL</td><td>2</td><td>WCK</td><td>Outer</td><td>105</td><td>75</td><td /><td>65</td><td /><td>-0.5</td></tr><tr><td>BI</td><td>SL</td><td>2</td><td>WCK</td><td>Outer</td><td>105</td><td>75</td><td /><td>65</td><td /><td>-0.5</td></tr><tr><td>BO</td><td>SL</td><td>8</td><td>CLK</td><td>Outer</td><td>75</td><td>65</td><td /><td>75</td><td /><td>-0.47</td></tr><tr><td>M</td><td>SL</td><td>8</td><td>CLK</td><td>Outer</td><td>75</td><td>65</td><td /><td>75</td><td /><td>-0.47</td></tr><tr><td>BI</td><td>SL</td><td>8</td><td>CLK</td><td>Outer</td><td>75</td><td>65</td><td /><td>75</td><td /><td>-0.47</td></tr><tr><td>BO</td><td>SL</td><td>8</td><td>CA, CS</td><td>Outer</td><td>80</td><td /><td>40</td><td /><td>-0.45</td><td /></tr><tr><td>M</td><td>SL</td><td>8</td><td>CA, CS</td><td>Outer</td><td>80</td><td /><td>40</td><td /><td>-0.45</td><td /></tr><tr><td>BI</td><td>SL</td><td>8</td><td>CA, CS</td><td>Outer</td><td>80</td><td /><td>40</td><td /><td>-0.45</td><td /></tr></table><p>Topology: MD x32 Type-4</p><p>Channel: CH-1, CH-3, CH-5, CH-7</p><table><caption>Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) LPDDR5/x MD x32 Type-4 CH-1, CH-3, CH-5, CH-7 Trace Width Specs</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing Layers</th><th>Signals</th><th>Pin group/Location</th><th>Trace Width (um)</th><th>Intra-pair (um)</th><th>Z SE (Default) (ohm)</th><th>Z Diff (Default) (ohm)</th><th>A SE (dB/inch @ 2GHz)</th><th>A Diff (dB/inch @ 2GHz)</th></tr><tr><td>BO</td><td>SL</td><td>4</td><td>DQ</td><td>Inner</td><td>95</td><td /><td>37</td><td /><td>-0.47</td><td /></tr><tr><td>M</td><td>SL</td><td>4</td><td>DQ</td><td>Inner</td><td>95</td><td /><td>37</td><td /><td>-0.47</td><td /></tr><tr><td>BI</td><td>SL</td><td>4</td><td>DQ</td><td>Inner</td><td>95</td><td /><td>37</td><td /><td>-0.47</td><td /></tr><tr><td>BO</td><td>SL</td><td>4</td><td>RDQS</td><td>Inner</td><td>85</td><td>75</td><td /><td>75</td><td /><td>-0.49</td></tr><tr><td>M</td><td>SL</td><td>4</td><td>RDQS</td><td>Inner</td><td>85</td><td>75</td><td /><td>75</td><td /><td>-0.49</td></tr><tr><td>BI</td><td>SL</td><td>4</td><td>RDQS</td><td>Inner</td><td>85</td><td>75</td><td /><td>75</td><td /><td>-0.49</td></tr><tr><td>BO</td><td>SL</td><td>4</td><td>WCK</td><td>Inner</td><td>90</td><td>60</td><td /><td>70</td><td /><td>-0.48</td></tr><tr><td>M</td><td>SL</td><td>4</td><td>WCK</td><td>Inner</td><td>110</td><td>75</td><td /><td>65</td><td /><td>-0.48</td></tr><tr><td>BI</td><td>SL</td><td>4</td><td>WCK</td><td>Inner</td><td>110</td><td>75</td><td /><td>65</td><td /><td>-0.48</td></tr><tr><td>BO</td><td>SL</td><td>6</td><td>CLK</td><td>Inner</td><td>80</td><td>75</td><td /><td>75</td><td /><td>-0.45</td></tr><tr><td>M</td><td>SL</td><td>6</td><td>CLK</td><td>Inner</td><td>80</td><td>75</td><td /><td>75</td><td /><td>-0.45</td></tr><tr><td>BI</td><td>SL</td><td>6</td><td>CLK</td><td>Inner</td><td>80</td><td>75</td><td /><td>75</td><td /><td>-0.45</td></tr><tr><td>BO</td><td>SL</td><td>6</td><td>CA, CS</td><td>Inner</td><td>85</td><td /><td>40</td><td /><td>-0.44</td><td /></tr><tr><td>M</td><td>SL</td><td>6</td><td>CA, CS</td><td>Inner</td><td>85</td><td /><td>40</td><td /><td>-0.44</td><td /></tr><tr><td>BI</td><td>SL</td><td>6</td><td>CA, CS</td><td>Inner</td><td>85</td><td /><td>40</td><td /><td>-0.44</td><td /></tr></table><p>Topology: MD x32 Type-4</p><p>Channel: MISC</p><table><caption>Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) LPDDR5/x MD x32 Type-4 MISC Trace Width Specs</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing Layers</th><th>Signals</th><th>Pin group/Location</th><th>Trace Width (um)</th><th>Z SE (Default) (ohm)</th><th>A SE (dB/inch @ 2GHz)</th></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>RESET</td><td>All</td><td>75</td><td>54.5</td><td>-0.41</td></tr><tr><td>BO2</td><td>MS</td><td>1</td><td>RESET</td><td>All</td><td>145</td><td>40</td><td>-0.392</td></tr><tr><td>M</td><td>SL</td><td>2, 4</td><td>RESET</td><td>All</td><td>85</td><td>40</td><td>-0.493</td></tr><tr><td>BI</td><td>SL</td><td>2, 4</td><td>RESET</td><td>All</td><td>85</td><td>40</td><td>-0.493</td></tr></table></section><section id="PCB Stack-up~315BEB55-9169-4696-96C5-772C8B2A9592~Tline Spec (Memory)~06415874-7336-4DF6-B413-B8721B8E875B~Trace Spacing"><h2>Trace Spacing</h2><p>Topology: MD x32 Type-4</p><p>Channel: CH-0, CH-2, CH-4, CH-6</p><table><caption>Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) LPDDR5/x MD x32 Type-4 CH-0, CH-2, CH-4, CH-6 Trace Spacing Specs</caption><tr><th>Trace</th><th>CA/CS to CA/CS (um)</th><th>CLK to CA/CS (um)</th><th>DQ to DQ of same byte (um)</th><th>Byte to Byte (um)</th><th>RDQS pair to DQ of same byte (um)</th><th>DQ to CA/CS (um)</th><th>WCK pair to DQ of same byte (um)</th><th>WCK pair to DQS pair of same byte (um)</th><th>K, CA/CS to CA/CS (%)</th><th>K, CLK to CA/CS (%)</th><th>K, DQ to DQ of same byte (%)</th><th>K, Byte to Byte (%)</th><th>K, RDQS pair to DQ of same byte (%)</th><th>K, WCK pair to DQ of same byte (%)</th><th>K, WCK pair to DQS pair of same byte (%)</th></tr><tr><td>BO</td><td>88</td><td>110</td><td>88</td><td>88</td><td>100</td><td>88</td><td>88</td><td>120</td><td>2.7</td><td>1.6</td><td>2.4</td><td>2.4</td><td>1.75</td><td>2.11</td><td>0.501</td></tr><tr><td>M</td><td>180</td><td>300</td><td>180</td><td>200</td><td>200</td><td>500</td><td>300</td><td>300</td><td>0.35</td><td>0.022</td><td>0.27</td><td>0.17</td><td>0.17</td><td>0.02</td><td>0.008</td></tr><tr><td>BI</td><td>180</td><td>150</td><td>180</td><td>200</td><td>200</td><td>88</td><td>300</td><td>300</td><td>0.34</td><td>0.65</td><td>0.27</td><td>0.17</td><td>0.17</td><td>0.02</td><td>0.008</td></tr></table><p>Topology: MD x32 Type-4</p><p>Channel: CH-1, CH-3, CH-5, CH-7</p><table><caption>Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) LPDDR5/x MD x32 Type-4 CH-1, CH-3, CH-5, CH-7 Trace Spacing Specs</caption><tr><th>Trace</th><th>CA/CS to CA/CS (um)</th><th>CLK to CA/CS (um)</th><th>DQ to DQ of same byte (um)</th><th>Byte to Byte (um)</th><th>RDQS pair to DQ of same byte (um)</th><th>DQ to CA/CS (um)</th><th>WCK pair to DQ of same byte (um)</th><th>WCK pair to DQS pair of same byte (um)</th><th>K, CA/CS to CA/CS (%)</th><th>K, CLK to CA/CS (%)</th><th>K, DQ to DQ of same byte (%)</th><th>K, Byte to Byte (%)</th><th>K, RDQS pair to DQ of same byte (%)</th><th>K, WCK pair to DQ of same byte (%)</th><th>K, WCK pair to DQS pair of same byte (%)</th></tr><tr><td>BO</td><td>88</td><td>88</td><td>88</td><td>88</td><td>100</td><td>88</td><td>88</td><td>88</td><td>4</td><td>3.8</td><td>2.17</td><td>2.07</td><td>1.6</td><td>2</td><td>1.05</td></tr><tr><td>M</td><td>180</td><td>300</td><td>180</td><td>200</td><td>200</td><td>500</td><td>300</td><td>300</td><td>0.73</td><td>0.08</td><td>0.26</td><td>0.16</td><td>0.16</td><td>0.14</td><td>0.01</td></tr><tr><td>BI</td><td>180</td><td>150</td><td>180</td><td>200</td><td>200</td><td>88</td><td>300</td><td>300</td><td>0.73</td><td>1.2</td><td>0.26</td><td>0.16</td><td>0.16</td><td>0.14</td><td>0.01</td></tr></table><p>Topology: MD x32 Type-4</p><p>Channel: CH-0, CH-1, CH-2, CH-3, CH-4, CH-5, CH-6, CH-7</p><table><caption>Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) LPDDR5/x MD x32 Type-4 CH-0, CH-1, CH-2, CH-3, CH-4, CH-5, CH-6, CH-7 Channel to Channel Trace Spacing Specs</caption><tr><th>Trace</th><th>CA/CS to CA/CS (um)</th><th>DQ to DQ (um)</th></tr><tr><td>BO</td><td>200</td><td>250</td></tr><tr><td>M</td><td>500</td><td>500</td></tr><tr><td>BI</td><td>500</td><td>500</td></tr></table></section><section id="PCB Stack-up~315BEB55-9169-4696-96C5-772C8B2A9592~Tline Spec (Differential, Internal)"><h2>Tline Spec (Differential, Internal)</h2><table><caption>Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) Tline Spec (Differential, Internal)</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing</th><th>I/O</th><th>Trace Width (um)</th><th>Intra-Pair (um)</th><th>S - ES</th><th>S - Non-ES</th><th>Z (Default)</th><th>A</th><th>K, S - ES</th><th>K, S - Non-ES</th></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>CPU PCIe Gen4, Differential Clock (Gen3 and below support), TCP AUX, TCP USB3.2, eUSB2</td><td>75</td><td>88</td><td>200</td><td>300</td><td>92</td><td>-0.97</td><td>-0.125</td><td>0.277</td></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>CSI DPHY, HDMI, eDP</td><td>75</td><td>88</td><td>250</td><td>375</td><td>92</td><td>-0.97</td><td>-0.173</td><td>0.157</td></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>Differential Clock (Gen4 support), Differential Clock (Gen5 support)</td><td>75</td><td>88</td><td>375</td><td>500</td><td>92</td><td>-0.97</td><td>-0.145</td><td>0.074</td></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>CSI CPHY</td><td>81</td><td>88</td><td>88</td><td>375</td><td>89</td><td>-0.98</td><td>0.537</td><td>0.161</td></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>(Validation) UFS4.0, CNVIO3, CPU PCIe Gen4, CPU PCIe Gen5</td><td>81</td><td>88</td><td>375</td><td>375</td><td>89</td><td>-0.95</td><td>-0.155</td><td>0.161</td></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>TCP DP, TCP TBT5</td><td>81</td><td>88</td><td>500</td><td>500</td><td>89</td><td>-0.95</td><td>-0.101</td><td>0.077</td></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>(Internal) eUSB2V2, CPU USB3.2 Gen1, CPU USB3.2 Gen2</td><td>81</td><td>88</td><td>300</td><td>300</td><td>89</td><td>-0.95</td><td>-0.186</td><td>0.282</td></tr><tr><td>B*</td><td>SL</td><td>3, 8</td><td>(Internal) eUSB2V2</td><td>75</td><td>88</td><td>300</td><td>300</td><td>78</td><td>-0.88</td><td>0.012</td><td>0.012</td></tr><tr><td>B*</td><td>SL</td><td>6</td><td>(Internal) eUSB2V2</td><td>75</td><td>88</td><td>300</td><td>300</td><td>79</td><td>-0.8</td><td>0.04</td><td>0.04</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>(Internal) eUSB2V2</td><td>110</td><td>100</td><td>750</td><td>500</td><td>80</td><td>-0.89</td><td>-0.06</td><td>0.1</td></tr><tr><td>M*</td><td>SL</td><td>3, 8</td><td>(Internal) eUSB2V2</td><td>75</td><td>115</td><td>450</td><td>500</td><td>80</td><td>-0.87</td><td>0</td><td>0</td></tr><tr><td>M*</td><td>SL</td><td>6</td><td>(Internal) eUSB2V2</td><td>80</td><td>120</td><td>450</td><td>500</td><td>80</td><td>-0.78</td><td>0.003</td><td>0.001</td></tr><tr><td>B*</td><td>SL</td><td>3, 8</td><td>(Validation) UFS4.0</td><td>75</td><td>88</td><td>200</td><td>375</td><td>78</td><td>-0.88</td><td>0.11</td><td>0</td></tr><tr><td>B*</td><td>SL</td><td>6</td><td>(Validation) UFS4.0</td><td>75</td><td>88</td><td>200</td><td>375</td><td>80</td><td>-0.8</td><td>0.24</td><td>0.01</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>(Validation) UFS4.0</td><td>110</td><td>100</td><td>500</td><td>500</td><td>80</td><td>-0.89</td><td>-0.14</td><td>0.1</td></tr><tr><td>M*</td><td>SL</td><td>3, 8</td><td>(Validation) UFS4.0</td><td>75</td><td>115</td><td>230</td><td>500</td><td>80</td><td>-0.87</td><td>0.06</td><td>0</td></tr><tr><td>M*</td><td>SL</td><td>6</td><td>(Validation) UFS4.0</td><td>80</td><td>120</td><td>230</td><td>500</td><td>80</td><td>-0.78</td><td>0.14</td><td>0</td></tr></table></section><section id="D3DA328F-0B43-44E8-8486-9EF625669E7F"><h2>CNVIO3</h2><p>Description: Serial Time Encoded Protocol (STEP) is a non-NRZ, non-PAM signaling architecture, which is referred to as CNVIO3 in product design guidelines. CNVIO3 (STEP) uses pulse width modulation and operates at a lower fundamental frequency than NRZ for similar data rates. It is a DC coupled asynchronous bus having high bandwidth, low power and small exit latency from low power states.  The current version of CNVIO3 has a data transfer rate of 12gbps to support the Intel WIFI7 integrated solution. CNVIO3 runs over same traces as CNVIO2 clock lanes (1 Tx clock and 1 Rx Clock). CNVIO3 along with rest of CNVIO2 interface operates as combo solution, allowing customers to use legacy WIFI6 products, or new WIFI7 modules.  Reflections and crosstalk are the primary performance limiters and hence CNVIO3 requires a very clean channels.</p><div><div>Module Down Pad Dimension and Voiding Requirements</div><image src="assets/images/17AFDD54-F652-4E5B-8186-887D2C4A2A9E.png" class="contentImage" /></div><div><div>M.2 Connector Pad Voiding Recommendation</div><image src="assets/images/9166F6D7-2BD4-4B79-8AEC-5F3A8C094189.png" class="contentImage" /></div><div><div>CNVio Breakout and Break-in Guideline</div><image src="assets/images/4200C218-3A3E-432E-BD57-E3A79F010024.png" class="contentImage" /></div><table><caption>CNVIO3 General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Voiding recommendation for mainstream stackup</td><td>Void reference plane for all component pads such as AC cap, connector and module pads to optimize the impedance matching in the channel.
Recommended voiding depth:
-For M.2 connector pads:   &gt;= 230 um to the closest ground reference layer
-For module pads:  &gt;= 150 um to the closet ground reference layer</td></tr><tr><td>Discrete component part size for mainstream stackup</td><td>It is recommended to use 0402 or smaller component sizes.</td></tr><tr><td>Number of vias allowed </td><td>2</td></tr><tr><td>Max via stub length for Type 3 PTH Vias</td><td>215um</td></tr><tr><td>Maximum via stub for Type 4 Buried PTH Via</td><td>85um</td></tr><tr><td>Reference plane</td><td>Continuous GND is recommended.</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr><tr><td>CNVio BO/BI routing guide</td><td>Break-in/Break-out (BI) at the device requires the same impedance as main route.  No neckdown into pin field.  Refer to “CNVio BI/BO at Device Guideline” for more details.</td></tr><tr><td>Module pad dimension</td><td>Module pad dimension is 0.4mm x 0.6mm.  Refer to the “Module Down Pad Dimension and Voiding Requirements” diagram. 
</td></tr><tr><td>Essential guidelines for routing near switch mode power supply, routing under inductor, routing under phase node, and routing under DrMOS</td><td>Do not route CNVio3 traces on any layer of the PCB under phase nodes, Inductor and DrMOS.</td></tr><tr><td>CNVio3 pair to Non-CNVio3 pair spacing guideline</td><td>CNVIo3 to non-CNVIo3 pair spacing of 10H (H=Dielectric Thickness) is required.  If cannot be achieved then GND shielding with proper stitching vias and 3H minimum spacing from GND shielding to CNVIo3 is required.</td></tr></table><table><caption>CNVIO3 Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.127</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.178</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0</td></tr></table></section><section id="4BF2EF5D-357E-423E-A26B-842FD71BE5F3"><h2>CNVIO3 M.2 Topology</h2><div><div>CNVio3 M.2 Topology Diagram</div><image src="assets/images/8F421E10-8BA7-499A-89B3-0AFB767F66B8.png" class="contentImage" /></div><div><div>Ground_Plane_Voiding_Under_M.2_Connector pads</div><image src="assets/images/05159C7D-2230-42DF-8B63-6F549190E0CA.png" class="contentImage" /></div><table><caption>CNVIO3 M.2 Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Maximum Via stub allowed for Type3 PTH Via</td><td>215um</td></tr><tr><td>Maximum via stub allowed for Type 4 Buried PTH via</td><td>85um</td></tr><tr><td>M.2 Connector pin 18</td><td>M.2 connector pin 18 is highly recommended to be Grounded so as to avoid common mode noise coupling from BRI and other single ended signals impacting CNVio3 signal quality.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Rx, Tx</td><td>2</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>4</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>4</td><td>-1</td></tr></table></section><section id="25114F7C-1454-42CC-BC08-DEB3442EF45C"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>CNVIO3 M.2 Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, SL</td><td>20</td><td /></tr><tr><td>M1</td><td>SL</td><td /><td>BO + M1 + M2 &lt;= 178</td></tr><tr><td>M2</td><td>MS</td><td>17</td><td /></tr></table><p>Max Length Total (mm): 178</p></section><section id="F587BA34-2FFC-48DF-8DDC-3A7CC2C2B252"><h2>CNVIO3 Module Down Topology</h2><div><div>CNVio3 Module Down Topology Diagram</div><image src="assets/images/E847EAD5-C891-40B0-AE4F-5661C1F892A2.png" class="contentImage" /></div><div><div>Module Pad Dimension and Voiding Requirements</div><image src="assets/images/A7B0A663-A5C9-416C-A8C5-6211E5EB3E84.png" class="contentImage" /></div><table><caption>CNVIO3 Module Down Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Module pad dimension</td><td> Module pad dimension is 0.4mm x 0.6mm.  Refer to the “Module Down Pad Dimension and Voiding Requirements” diagram. </td></tr><tr><td>Maximum Via stub allowed for Type 3 PTH vias</td><td>215um</td></tr><tr><td>Maximum Via stub allowed for Type4 Buried PTH Vias</td><td>85um</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Rx, Tx</td><td>2</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>CRF Module</td><td>Device</td><td>4</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>CRF Module</td><td>Device</td><td>4</td><td>-1</td></tr></table></section><section id="EE319D4D-E37B-4518-A56B-31AA7C328673"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>CNVIO3 Module Down Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, SL</td><td>20</td><td /></tr><tr><td>M1</td><td>SL</td><td /><td>BO + M1 + M2 &lt;= 178</td></tr><tr><td>M2</td><td>MS</td><td>17</td><td /></tr></table><p>Max Length Total (mm): 178</p><table><caption>CNVIO3 Module Down Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Other Signals</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, SL</td><td>20</td><td /></tr><tr><td>M1</td><td>SL</td><td /><td>BO + M1 + M2 &lt;= 178</td></tr><tr><td>M2</td><td>MS</td><td>17</td><td /></tr></table></section><section id="AD309D40-8FC1-4E80-A11B-C0C70C1DFA05"><h2>CSI CPHY</h2><div><div>CPHY_cable_guidelines</div><image src="assets/images/7B664684-DEC5-47FB-B1F7-86A8A0FE6BA3.png" class="contentImage" /></div><table><caption>CSI CPHY General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>CPHY configuration routing recommendation </td><td>Recommend each CPHY port to be routed on the same layer.</td></tr><tr><td>Common mode choke (CMC)</td><td>Need is platform/ sensor specific and should be located near sensor.  CMC not accounted for in PDG.</td></tr><tr><td>Trio length matching</td><td>125 um for each trio; 1 mm between trios of a port</td></tr><tr><td>Trio routing arrangement</td><td>All trios should be routed as A-B-C or C-B-A</td></tr><tr><td>Referencing consideration</td><td>No routing over split planes allowed, or routing over noisy power planes. Only routing over solid planes are permissible. MIPI CSI CPHY signals should be treated as single ended nets.</td></tr><tr><td>Via placement</td><td>Via placement must be uniform within a trio to enable unform routing and transition. During each via transition, it is imperative that return vias are placed symmetrically close to the data vias. Ensure minimal routing imbalances when traces are routed in/out from the via to reduce impedance imbalance i.e uniformity of spacing between wire A,B and C.</td></tr><tr><td>CSI port use preference</td><td>If some of the CSI ports are not used, it must have CSI_A as one of the used ports.</td></tr><tr><td>Loss numbers </td><td>1. PCB Loss number assumed: -0.42dB/inch (worst case) at 1.25 GHz
2. FPC cable loss number assumed: -0.316dB/inch (worst case) at 1.25 GHz
3. Cable length guideline is based on FPC cable. FPC cable loss should be within the loss number specified above. If micro-Coax is used, cable length can be longer as micro-Coax loss. Ex. 40 AWG cable has loss: -0.15dB/inch at 1.25 GHz. 
Please note that Cable loss numbers are general guidelines and actual numbers may be different due to the dimensions, type of material used.
(Refer to the individual topologies for total loss numbers). These loss number take precedence over length mentioned in individual topologies below specially while using lower loss cable options like micro coaxial cables. </td></tr></table><table><caption>General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Cable assembly impedance</td><td>50 ohms +/- 10% for single ended</td></tr><tr><td>Cable assembly Insertion Loss</td><td>&gt; -0.72 dB/inch; single ended; up to 1.25 Ghz</td></tr><tr><td>Cable assembly Return Loss</td><td>&lt; -28 dB total; single ended; up to 1.25 Ghz</td></tr><tr><td>Cable assembly Near end Crosstalk</td><td>&lt; -25 dB total; single ended; up to 1.25 Ghz</td></tr><tr><td>Cable assembly Far end Crosstalk</td><td>&lt; -26 dB total; single ended; up to 1.25 Ghz</td></tr><tr><td>Cable only impedance</td><td>50 ohms +/- 10% for single ended</td></tr><tr><td>Cable only Insertion Loss</td><td>&gt; -0.041 dB/inch; single ended; up to 1.25 Ghz
</td></tr><tr><td>Cable only Return Loss</td><td>&lt; -50 dB total; single ended; up to 1.25 Ghz</td></tr><tr><td>Cable only Near end Crosstalk</td><td>&lt; -55 dB total; single ended; up to 1.25 Ghz</td></tr><tr><td>Cable only Far end Crosstalk</td><td>&lt; -63 dB  total; single ended; up to 1.25 Ghz</td></tr></table><table><caption>CSI CPHY Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>No</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>No</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>No</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>No</td></tr></table></section><section id="6B75556C-7709-432C-8BE8-AAD313DDDF7B"><h2>CSI CPHY Main Link Up To 1.0 Gsps Topology</h2><div><div>CSI CPHY Main Link Up To 1.0 Gsps Topology Diagram</div><image src="assets/images/D9FB1AE7-A669-44F5-80CE-19FDB819F1B2.jpg" class="contentImage" /></div><table><caption>CSI CPHY Main Link Up To 1.0 Gsps Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane for microstrip route</td><td>Full Ground reference</td></tr><tr><td>Reference plane for stripline route</td><td>Both sides can either be continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>Total insertion loss (BO+M1+M2+Cable)</td><td>For ≤ 1.0 Gsps: up to -10 dB @1.25 GHz.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Rx</td><td>2</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Connector</td><td>1</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>Cable</td><td /><td>Cable</td><td>5</td><td>6</td></tr><tr><td>Connector</td><td>2</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="3071DBAF-A78E-4234-AD5E-8FA50335F28F"><h2>Mainstream, Premium Mid Loss (PML), Rx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx</p><p>Redriver/Retimer: None</p><table><caption>CSI CPHY Main Link Up To 1.0 Gsps Topology Mainstream, Premium Mid Loss (PML), Rx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, SL</td><td>13</td></tr><tr><td>M1</td><td>MS, SL</td><td>305</td></tr><tr><td>M2</td><td>MS, SL</td><td>13</td></tr><tr><td>Cable</td><td>Cable</td><td>510</td></tr></table><p>Max Length Total (mm): 635</p><p>Max Length Total Note: Max length including cable</p></section><section id="B7284C18-44D0-41F4-A8D8-27A0474D0ACC"><h2>CSI CPHY Main Link Up To 2.0 Gsps Topology</h2><div><div>CSI CPHY Main Link Up To 2.0 Gsps Topology Diagram</div><image src="assets/images/8390A9C2-092A-469F-B726-88724F13E1B4.jpg" class="contentImage" /></div><table><caption>CSI CPHY Main Link Up To 2.0 Gsps Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane for microstrip route</td><td>Full Ground reference</td></tr><tr><td>Reference plane for stripline route</td><td>Both sides can either be continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>Total insertion loss (BO+M1+M2+Cable)</td><td>For 2.0 Gsps: up to -7 dB @ 1.25 GHz.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Rx</td><td>2</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Connector</td><td>1</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>Cable</td><td /><td>Cable</td><td>5</td><td>6</td></tr><tr><td>Connector</td><td>2</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="40673A14-33FC-4EE8-9F9E-020CE1B48E01"><h2>Mainstream, Premium Mid Loss (PML), Rx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx</p><p>Redriver/Retimer: None</p><table><caption>CSI CPHY Main Link Up To 2.0 Gsps Topology Mainstream, Premium Mid Loss (PML), Rx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, SL</td><td>13</td></tr><tr><td>M1</td><td>MS, SL</td><td>305</td></tr><tr><td>M2</td><td>MS, SL</td><td>13</td></tr><tr><td>Cable</td><td>Cable</td><td>305</td></tr></table><p>Max Length Total (mm): 380</p><p>Max Length Total Note: Max length including cable</p></section><section id="AF955056-5493-4706-BD13-B339AD3333C1"><h2>CSI CPHY Main Link Up To 2.5 Gsps Topology</h2><div><div>CSI CPHY Main Link Up To 2.5 Gsps Topology Diagram</div><image src="assets/images/0B3254D3-A26A-493F-9694-9547578C9BB9.jpg" class="contentImage" /></div><table><caption>CSI CPHY Main Link Up To 2.5 Gsps Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane for microstrip route</td><td>Full Ground reference</td></tr><tr><td>Reference plane for stripline route</td><td>Both sides can either be continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>Total insertion loss (BO+M1+M2+Cable)</td><td>For 2.5 Gsps: up to -7 dB @ 1.25 GHz.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Rx</td><td>2</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Connector</td><td>1</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>Cable</td><td /><td>Cable</td><td>5</td><td>6</td></tr><tr><td>Connector</td><td>2</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="9D834242-A5BC-422C-A85F-65ABB8DE37ED"><h2>Mainstream, Premium Mid Loss (PML), Rx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx</p><p>Redriver/Retimer: None</p><table><caption>CSI CPHY Main Link Up To 2.5 Gsps Topology Mainstream, Premium Mid Loss (PML), Rx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, SL</td><td>13</td></tr><tr><td>M1</td><td>SL</td><td>244</td></tr><tr><td>M2</td><td>MS, SL</td><td>13</td></tr><tr><td>Cable</td><td>Cable</td><td>244</td></tr></table><p>Max Length Total (mm): 305</p><p>Max Length Total Note: Max length including cable</p></section><section id="FB378CB2-F5E9-4432-9BFA-9617B8265B4B"><h2>CSI DPHY</h2><table><caption>CSI DPHY General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>DPHY configuration routing recommendation </td><td>Recommend each DPHY configuration (example: X4) to be routed on the same layer.</td></tr><tr><td>Common mode choke (CMC)</td><td>Need is platform/ sensor specific and should be located near sensor.  CMC not accounted for in PDG.</td></tr><tr><td>Port connectivity</td><td>It is recommended that CSI A be one of the used ports if all ports are not used. </td></tr><tr><td>Loss numbers</td><td>1. PCB Loss number assumed: -0.36dB/inch (worst case) at 1.25 GHz
2. FPC cable loss number assumed: -0.316dB/inch (worst case) at 1.25 GHz
3. Cable length guideline is based on FPC cable. FPC cable loss should be within the loss number specified above. If micro-Coax is used, cable length can be longer as micro-Coax loss. Ex. 40 AWG cable has loss: -0.15dB/inch at 1.25 GHz. 
Please note that Cable loss numbers are general guidelines and actual numbers may be different due to the dimensions, type of material used.
(Refer to the individual topologies for total loss numbers). These loss number take precedence over length mentioned in individual topologies below specially while using lower loss cable options like micro coaxial cables. </td></tr></table><table><caption>CSI DPHY Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.125</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.25</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>1</td></tr></table></section><section id="9FDDD72F-68BE-47D0-83FE-196B4EF743E9"><h2>CSI DPHY Main Link Up To 1.0 Gbps Topology</h2><div><div>CSI DPHY Main Link Up To 1.0 Gbps Topology Diagram</div><image src="assets/images/8350FDD1-FAA1-4149-8249-6A4C4CC3FC60.jpg" class="contentImage" /></div><table><caption>CSI DPHY Main Link Up To 1.0 Gbps Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane for microstrip route</td><td>Continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>Reference plane for stripline and dual stripline route</td><td>Both sides can either be continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>510 mm cable assembly</td><td>Recommend 100 Ω +/- 10% including tolerances. 
Return loss &lt; -15 dB @ ≤ 1.25 GHz. Crosstalk &lt; -50 dB @ ≤ 1.25 GHz.</td></tr><tr><td>Total insertion loss (BO+M1+M2+Cable)</td><td>For ≤ 1.0 Gbps: up to -10 dB @1.25 GHz.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx</td><td>2</td><td>Total Channel</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Connector</td><td>1</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>Cable</td><td /><td>Cable</td><td>5</td><td>6</td></tr><tr><td>Connector</td><td>2</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="FB0AF07B-E40A-40F7-ACA2-D5EB54EDC1F5"><h2>Mainstream, Premium Mid Loss (PML), Rx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx</p><p>Redriver/Retimer: None</p><table><caption>CSI DPHY Main Link Up To 1.0 Gbps Topology Mainstream, Premium Mid Loss (PML), Rx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>13</td></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>305</td></tr><tr><td>M2</td><td>DSL, MS, SL</td><td>13</td></tr><tr><td>Cable</td><td>Cable</td><td>510</td></tr></table><p>Max Length Total (mm): 635</p><p>Max Length Total Note: Max length including PCB and cable.</p></section><section id="C2038EC6-488F-43F7-BFDF-D5F66A9D93E9"><h2>CSI DPHY Main Link Up To 1.5 Gbps Topology</h2><div><div>CSI DPHY Main Link Up To 1.5 Gbps Topology Diagram</div><image src="assets/images/F822D706-9666-4A15-88B5-955ABA1F9ED9.jpg" class="contentImage" /></div><table><caption>CSI DPHY Main Link Up To 1.5 Gbps Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane for microstrip route</td><td>Continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>Reference plane for stripline and dual stripline route</td><td>Both sides can either be continuous ground or continuous power that has low frequency peak to peak noise, ground preferred. </td></tr><tr><td>305 mm cable assembly</td><td>Recommend 100 Ω +/- 10% including tolerances. 
Return loss &lt; -15 dB @ ≤ 1.25 GHz. Crosstalk &lt; -50 dB @ ≤ 1.25 GHz.</td></tr><tr><td>Total insertion loss (BO+M1+M2+Cable)</td><td>For ≤ 1.5 Gbps: up to -7 dB @ 1.25 GHz.</td></tr><tr><td>Solution boundary</td><td>Length limited by DPHY v1.1 sensors that do not support skew calibration.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx</td><td>2</td><td>Total Channel</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Connector</td><td>1</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>Cable</td><td /><td>Cable</td><td>5</td><td>6</td></tr><tr><td>Connector</td><td>2</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="C4B7A7D1-482B-470E-9DCB-0BB48817F5D3"><h2>Mainstream, Premium Mid Loss (PML), Rx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx</p><p>Redriver/Retimer: None</p><table><caption>CSI DPHY Main Link Up To 1.5 Gbps Topology Mainstream, Premium Mid Loss (PML), Rx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>13</td></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>305</td></tr><tr><td>M2</td><td>DSL, MS, SL</td><td>13</td></tr><tr><td>Cable</td><td>Cable</td><td>305</td></tr></table><p>Max Length Total (mm): 380</p><p>Max Length Total Note: Max length including PCB and cable.</p></section><section id="010CF7F5-D449-4D51-BF40-A5A0F8E8FCAF"><h2>CSI DPHY Main Link Up To 2.0 Gbps Topology</h2><div><div>CSI DPHY Main Link Up To 2.0 Gbps Topology Diagram</div><image src="assets/images/F07D29DD-A58C-4561-BDC3-7CE44009DCD6.jpg" class="contentImage" /></div><table><caption>CSI DPHY Main Link Up To 2.0 Gbps Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane for microstrip route</td><td>Continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>Reference plane for stripline and dual stripline route</td><td>Both sides can either be continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>305 mm cable assembly</td><td>Recommend 100 Ω +/- 10% including tolerances. 
Return loss &lt; -15 dB @ ≤ 1.25 GHz. Crosstalk &lt; -50 dB @ ≤ 1.25 GHz.</td></tr><tr><td>Total insertion loss (BO+M1+M2+Cable)</td><td>For ≤ 2.0 Gbps: up to -7 dB @ 1.25 GHz.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx</td><td>2</td><td>Total Channel</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Connector</td><td>1</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>Cable</td><td /><td>Cable</td><td>5</td><td>6</td></tr><tr><td>Connector</td><td>2</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="667D74F0-5231-4318-BD5C-1A10AFC3BCA5"><h2>Mainstream, Premium Mid Loss (PML), Rx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx</p><p>Redriver/Retimer: None</p><table><caption>CSI DPHY Main Link Up To 2.0 Gbps Topology Mainstream, Premium Mid Loss (PML), Rx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>13</td></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>305</td></tr><tr><td>M2</td><td>DSL, MS, SL</td><td>13</td></tr><tr><td>Cable</td><td>Cable</td><td>305</td></tr></table><p>Max Length Total (mm): 380</p><p>Max Length Total Note: Max length including PCB and cable.</p></section><section id="7765467A-EE8D-4B92-95FA-A2932F980A34"><h2>CSI DPHY Main Link Up To 2.5 Gbps Topology</h2><div><div>CSI DPHY Main Link Up To 2.5 Gbps Topology Diagram</div><image src="assets/images/9CF1CD5A-518C-4FB4-842A-460E3EFBF3F9.jpg" class="contentImage" /></div><table><caption>CSI DPHY Main Link Up To 2.5 Gbps Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane for microstrip route</td><td>Continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>Reference plane for stripline and dual stripline route</td><td>Both sides can either be continuous ground or continuous power that has low frequency peak to peak noise, ground preferred. </td></tr><tr><td>305 mm cable assembly</td><td>Recommend 100 Ω +/- 10% including tolerances. 
Return loss &lt; -15 dB @ ≤ 1.25 GHz. Crosstalk &lt; -50 dB @ ≤ 1.25 GHz.</td></tr><tr><td>Total insertion loss (BO+M1+M2+Cable)</td><td>For ≤ 2.5 Gbps: up to -7 dB @ 1.25 GHz.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx</td><td>2</td><td>Total Channel</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Connector</td><td>1</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>Cable</td><td /><td>Cable</td><td>5</td><td>6</td></tr><tr><td>Connector</td><td>2</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="75B0B9AF-065D-4AFA-97AA-812F160929EB"><h2>Mainstream, Premium Mid Loss (PML), Rx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx</p><p>Redriver/Retimer: None</p><table><caption>CSI DPHY Main Link Up To 2.5 Gbps Topology Mainstream, Premium Mid Loss (PML), Rx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>13</td></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>305</td></tr><tr><td>M2</td><td>DSL, MS, SL</td><td>13</td></tr><tr><td>Cable</td><td>Cable</td><td>305</td></tr></table><p>Max Length Total (mm): 380</p><p>Max Length Total Note: Max length including PCB and cable.</p></section><section id="4562219A-6AFF-46FE-BCDA-F23EB355928A"><h2>CPU PCIe Gen4</h2><div><div>Recommended GND Stitching Via Placement</div><image src="assets/images/88BC6265-47A6-4DB6-B112-5FC9A28FE3FC.png" class="contentImage" /></div><div><div>PCIE Board Layout Recommendation SMT footprint Voiding Reference</div><image src="assets/images/797E0821-0E52-4E31-A697-361A531485CB.png" class="contentImage" /></div><div><div>PCIE Board Layout Recommendation AC Cap Voiding </div><image src="assets/images/F3F66220-D5B6-4C55-A986-164A4D05BF18.png" class="contentImage" /></div><div><div>PCIE4 M.2 Connector Voiding Recommendation</div><image src="assets/images/07B59696-B997-4FC5-AE20-3B8214FFB7E3.png" class="contentImage" /></div><div><div>PCIE4 M.2 Connector Toe and Heel GND Via Recommendation</div><image src="assets/images/47EBD3B4-074F-493F-AB9B-C2188A09A5EB.png" class="contentImage" /></div><div><div>PCIE Board Layout Recommendation Toe Side HSIO Routing</div><image src="assets/images/1D813654-3DF3-4750-ADB3-F9C87F37A0E3.png" class="contentImage" /></div><table><caption>CPU PCIe Gen4 General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>(1) Continuous GND is recommended.
(2) If continuous GND cannot be implemented, a combination of GND on one side and  continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
(3) If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt), but stitching caps are required over each plane split and need to be placed within 6 mm of a signal running across the plane split.</td></tr><tr><td>Voiding recommendation for mainstream stackup</td><td>It is recommended to void unused (non-functional) pads reference plane for differential vias and pin pads for ESDs, AC caps and connectors to optimize the impedance matching in the channel.</td></tr><tr><td>PCIe4 AC capacitor size for mainstream stackup</td><td>It is required to use 0402 or smaller component sizes.
If routing near maximum length it is recommended to use 0201 component size.</td></tr><tr><td>Unused signals</td><td>Unused data signals should be left as no connect at the ball.</td></tr><tr><td>Maximum via stub length</td><td>
250 um</td></tr><tr><td>Routing and return via requirement near vertical transition</td><td>For all vertical transitions, the differential transmission line should be connected to the two vias symmetrically.  Moreover, Vss return vias should be placed near the signal vias in an equidistant symmetrical manner, and all signal vias should have identical Vss return vias around each of them.</td></tr><tr><td>PTH connector voiding requirement</td><td>Differential Oval Anti Pad required for all layers. For PCIe4, see topology specific notes for additional guidance.</td></tr><tr><td>Voiding under CEM SMT connector pads</td><td>Required</td></tr><tr><td>Fiberweave for PCIe4</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr><tr><td>PCIe4 redriver</td><td>Routing length can be extended beyond the PDG guidelines by using redriver. Refer to document #575423 for further details.</td></tr><tr><td>Recommendations and considerations for routing near switch mode power supply, routing under inductor, routing under phase node, and routing under DrMOS</td><td>Refer to Technical White Paper Doc#:  726825</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for stripline route</td><td>Ground on both sides strongly preferred.  If necessary, only a single continuous power reference plane is permitted on one side, but the other side must be a continuous ground.  Simulation is needed to ensure electrical requirements are met.</td></tr><tr><td>Reference plane for dual stripline route</td><td>Ground on both sides strongly preferred.  If necessary, only a single continuous power reference plane is permitted on one side, but the other side must be a continuous ground and it is the layer that is closer to the signal route.  Simulation is needed to ensure electrical requirements are met.</td></tr></table><table><caption>General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>0 Ohm resistor for PCIe1, PCIe2, PCIe3</td><td>0402 or smaller size . Component pads need to be voided.</td></tr><tr><td>Backdrill for PCB PTH</td><td>Signals can transition between any PCB layers as long as the maximum via / PTH stub length is &lt; 250 um. Use backdrill to reduce stub length to meet &lt; 250 um requirement.</td></tr></table><table><caption>CPU PCIe Gen4 Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.125</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.25</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>25</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>25</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr></table></section><section id="B1C07EDB-111E-44CD-AB95-DE333F39923A"><h2>PCIe Gen4 Device Down Topology</h2><div><div>PCIe Gen4 Device Down Topology Diagram</div><image src="assets/images/8539749D-5ED6-4EC0-9D44-6EFB8A1B8CB6.png" class="contentImage" /></div><table><caption>PCIe Gen4 Device Down Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Device</td><td>PCIe Gen4 Spec compliant device.</td></tr><tr><td>Maximum via stub length for mainstream stackup</td><td>250 um</td></tr><tr><td>AC cap value</td><td>Refer to Base Spec</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Rx, Tx</td><td>4</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>CAP</td><td>Capacitor</td><td>5</td><td>6</td></tr><tr><td>M4</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>Device</td><td>Device</td><td>7</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>CAP</td><td>Capacitor</td><td>5</td><td>6</td></tr><tr><td>M4</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>Device</td><td>Device</td><td>7</td><td>-1</td></tr></table></section><section id="E9A78C3E-6470-45F8-A9B9-B7313AD60EB9"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen4 Device Down Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1+M2+M3</td><td>MS, DSL, SL</td><td /><td /></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr></table><p>Max Length Total (mm): 292</p><p>Max Length Total Note: Max length is BO+M1+M2+M3+M4 &lt; 292 mm (Applies only to devices which support PCIe Gen4 max insertion loss). </p></section><section id="8E83D255-A2BC-411B-B25F-BE6730DBC9C5"><h2>PCIe Gen4 M.2 Topology</h2><div><div>PCIe Gen4 M.2 Topology Diagram</div><image src="assets/images/C05BE537-BE83-46CF-A983-EBCFB6864D4E.png" class="contentImage" /></div><div><div>Suggested Toe and Heel Side Connection</div><image src="assets/images/D5F5B514-A3BC-4DED-939C-9359B94016CC.png" class="contentImage" /></div><div><div>Suggested Ground Void for Main Board M.2 Connector</div><image src="assets/images/28AA211C-F3EF-4D8E-AF5E-7E2AE3315D70.png" class="contentImage" /></div><table><caption>PCIe Gen4 M.2 Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Add-in Card Connector</td><td>Connector type: M.2
1. Each M.2 connector Vss pad should be connected to its own Vss via. The distance between the edge of the pad and the edge of the via pad should be 0.5mm max.</td></tr><tr><td>Add-in Card Device</td><td>PCIe Gen4 M.2 Spec compliant add-in card device.</td></tr><tr><td>Maximum via stub length for mainstream stackup</td><td>250 um</td></tr><tr><td>AC cap value</td><td>Refer to Base Spec</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr></table><table><caption>Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Backdrilled via</td><td>Allow for exit backdrill via of 250 um with 180 um entry stub. </td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Rx, Tx</td><td>3</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>CAP</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>6</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="9B9F873C-0B81-449F-A220-D4616C945EC6"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen4 M.2 Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td /><td>Max length is BO+M1+M2+M3 &lt; 203 mm</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr></table><p>Max Length Total (mm): 203</p><p>Max Length Total Note: Max length is BO+M1+M2+M3 &lt; 203 mm</p></section><section id="7188E5B8-1A02-4520-8383-D59EBA3FEE74"><h2>(Internal) PCIe Gen4 Add-in Card Topology</h2><div><div>PCIe Gen4 Add-in Card Topology Diagram</div><image src="assets/images/6037D921-83C6-4D47-A741-2E702F7EB616.png" class="contentImage" /></div><div><div>PCIe4 CEM Connector Sideband Optimization</div><image src="assets/images/F91328A4-A57F-4C99-82CC-5973B3B05FCA.png" class="contentImage" /></div><div><div>PCIE Board Layout Recommendation Connector Voiding</div><image src="assets/images/62ED84BF-FE47-406E-AB25-6EE907DA8BB3.png" class="contentImage" /></div><div><div>PCIE Board Layout Recommendation Toe and Heel GND Via 1 </div><image src="assets/images/54955417-7E35-43E7-B1D4-D6CC17C48E54.png" class="contentImage" /></div><div><div>PCIE Board Layout Recommendation Toe and Heel GND Via 2</div><image src="assets/images/C5CDD63A-819C-44E3-A05D-4F20B31800FC.png" class="contentImage" /></div><div><div>PCIe Gen 4 CEM Connector Antipad Optimization</div><image src="assets/images/6222CDE6-51C4-4D84-9F4B-0FAC8047740B.png" class="contentImage" /></div><div><div>PCIe Board Layout Recommendation_ SMT Footprint Voiding Reference</div><image src="assets/images/10CAD966-0ACA-4555-8317-C7059EE9BADD.png" class="contentImage" /></div><div><div>PCIe Board Layout Recommendation_ Toe Side HSIO Routing</div><image src="assets/images/5F17853D-22D4-4A15-9458-A9E9A0BE65ED.png" class="contentImage" /></div><table><caption>(Internal) PCIe Gen4 Add-in Card Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Maximum via stub length for mainstream stackup</td><td>250 um</td></tr><tr><td>AC cap value</td><td>Nominal 220 nF. (Spec range 176 nF to 265 nF including tolerance).</td></tr><tr><td>CEM connector Vss pad to via distance</td><td>Each CEM connector Vss pad should be connected to its own Vss via. The distance between the edge of the pad and the edge of the via pad should be 0.5mm max.</td></tr><tr><td>Add-in card</td><td>Assuming ~76 mm of PCB routing and 2 vias with spec reference package. The total length matching RX-RX/TX-TX lane to lane (25mm max) include the budget within the module.</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr></table><table><caption>Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Backdrilled via</td><td>Allow for exit backdrill via of 250 um with 180 um entry stub. </td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Rx, Tx</td><td>3</td></tr></table></section><section id="DF0B6ECD-2DA6-4186-843D-4FB85C6AC744"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>(Internal) PCIe Gen4 Add-in Card Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td /><td>Max length is BO+M1+M2+M3 &lt; 177 mm</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr></table><p>Max Length Total (mm): 177</p><p>Max Length Total Note: Max length is BO+M1+M2+M3 &lt; 177 mm</p></section><section id="5EE7611E-ADAB-46DA-8D12-99E698D623F8"><h2>(Internal) PCIe Gen4 CEM with FFC Cable Topology</h2><div><div>PCIe4 CEM with FFC Cable Topology Diagram</div><image src="assets/images/286E3A5E-92A5-4BD2-B38E-353C4B2FD9CE.png" class="contentImage" /></div><table><caption>(Internal) PCIe Gen4 CEM with FFC Cable Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>FFC Cable</td><td>Assume FFC Cable up to 20 inches length or Insertion loss of 4.65 dB @ 8 GHz</td></tr><tr><td>MB and Daughter Card Stackup</td><td>Assume both Main Board and the Daughter Card is the same stack up. </td></tr><tr><td>Maximum via stub length</td><td>250 um</td></tr><tr><td>Device AIC </td><td>Assume Max Length of Device AIC is &lt; 3 inches and meeting PCIE4 spec reference package requirements. </td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>4</td><td>PCIe Gen4</td></tr></table></section><section id="83C8D585-CA52-4A3C-B388-4BD061D4F5B5"><h2>Premium Mid Loss (PML), Rx,Tx</h2><p>Category: None</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>(Internal) PCIe Gen4 CEM with FFC Cable Topology Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS</td><td>12.5</td><td /></tr><tr><td>M1</td><td>MS, SL</td><td /><td>BO+M1+M2+M3+M4+M5+M6 &lt; 120 mm </td></tr><tr><td>M2</td><td>MS</td><td /><td>BO+M1+M2+M3+M4+M5+M6 &lt; 120 mm </td></tr><tr><td>M3</td><td>MS</td><td /><td>BO+M1+M2+M3+M4+M5+M6 &lt; 120 mm </td></tr><tr><td>M4</td><td>MS, SL</td><td /><td>BO+M1+M2+M3+M4+M5+M6 &lt; 120 mm </td></tr><tr><td>M5</td><td>MS</td><td /><td>BO+M1+M2+M3+M4+M5+M6 &lt; 120 mm </td></tr><tr><td>M6</td><td>MS</td><td>12.5</td><td /></tr></table><p>Max Length Total (mm): 120</p><p>Max Length Total Note: BO+M1+M2+M3+M4+M5+M6 &lt; 120 mm </p></section><section id="E9E25AD0-8B7E-4DAE-A4F6-5694F4528412"><h2>CPU PCIe Gen5</h2><div><div>PCIE5 Board Layout Recommendation AC Cap Voiding </div><image src="assets/images/9BFED582-109D-460B-866F-EF5C492FF948.png" class="contentImage" /></div><table><caption>CPU PCIe Gen5 General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Voiding recommendation for mainstream stackup</td><td>It is recommended to void unused (non-functional) pads for differential vias and pin pads for ESDs, AC caps and connectors to optimize the impedance matching in the channel.</td></tr><tr><td>PCIe5 AC capacitor size</td><td>It is required to use 0201 .
Void reference layer under pad size of differential cap together. 
Extend void by 38 um on all sides of pads. 
Reference example provided per figure.
Ensure spacing between P and N cap is about 305 um and spacing between caps of different pair caps is more than 762 um.</td></tr><tr><td>Unused signals</td><td>Unused data signals should be left as no connect at the ball.</td></tr><tr><td>Interleaved requirement</td><td>Refer to topology section for details.</td></tr><tr><td>Routing and return via requirement near vertical transition</td><td>For all vertical transitions, the differential transmission line should be connected to the two vias symmetrically.  Moreover, Vss return vias should be placed near the signal vias in an equidistant symmetrical manner, and all signal vias should have identical Vss return vias around each of them.</td></tr><tr><td>PTH connector voiding requirement</td><td>Differential Oval Anti Pad required for all layers. For PCIe5, see topology specific notes for additional guidance.</td></tr><tr><td>Voiding under CEM SMT connector pads</td><td>Required</td></tr><tr><td>Fiberweave for PCIe5</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr><tr><td>Recommendations and considerations for routing near switch mode power supply, routing under inductor, routing under phase node, and routing under DrMOS</td><td>Refer to Technical White Paper Doc#:  726825</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for stripline route</td><td>Ground on both sides strongly preferred.  If necessary, only a single continuous power reference plane is permitted on one side, but the other side must be a continuous ground.  Simulation is needed to ensure electrical requirements are met.</td></tr><tr><td>Reference plane for dual stripline route</td><td>Ground on both sides strongly preferred.  If necessary, only a single continuous power reference plane is permitted on one side, but the other side must be a continuous ground and it is the layer that is closer to the signal route.  Simulation is needed to ensure electrical requirements are met.</td></tr></table><table><caption>General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Backdrill for PCB PTH</td><td>Signals can transition between any PCB layers as long as the maximum via / PTH stub length is &lt; 250 um. Use backdrill to reduce stub length to meet &lt; 250 um requirement.</td></tr></table><table><caption>CPU PCIe Gen5 Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.125</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.125</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>25</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>25</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr></table></section><section id="4137ED73-DDDF-4525-8E4F-9E437B4BF11F"><h2>PCIe Gen5 Device Down Topology</h2><div><div>PCIe Gen5 Device Down Topology Diagram</div><image src="assets/images/181DCB18-95FE-43C5-9124-AD1F92F0661C.png" class="contentImage" /></div><table><caption>PCIe Gen5 Device Down Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Device</td><td>PCIe Gen5 Spec compliant device.</td></tr><tr><td>Maximum via stub length</td><td>250 um</td></tr><tr><td>AC cap value</td><td>Refer to Base Spec</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Rx, Tx</td><td>4</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>CAP</td><td>Capacitor</td><td>3</td><td>4</td></tr><tr><td>BI</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Device</td><td>Device</td><td>5</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>CAP</td><td>Capacitor</td><td>3</td><td>4</td></tr><tr><td>BI</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Device</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="7DC601ED-C8B1-4F5F-AD0A-941C82E816D9"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen5 Device Down Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>13</td><td /></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td>200</td><td /></tr><tr><td>BI</td><td>MS, DSL, SL</td><td>13</td><td /></tr></table><p>Max Length Total (mm): 200</p></section><section id="9B193D4C-2A96-4555-9370-C955E3A6B61C"><h2>PCIe Gen5 M.2 Topology</h2><div><div>PCIe Gen5 M.2 Topology Diagram</div><image src="assets/images/506DB40F-E815-4546-9713-8AFCABA29471.png" class="contentImage" /></div><div><div>PCIe Gen5 M.2 Connector Voiding Recommendation</div><image src="assets/images/60637050-9BDB-4166-92BD-313C4A3E46D4.png" class="contentImage" /></div><div><div>Suggested Toe and Heel Side Connection</div><image src="assets/images/15D302C1-F4CE-4D5D-B603-C4431361B98A.png" class="contentImage" /></div><table><caption>PCIe Gen5 M.2 Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Add-in Card Connector</td><td>Connector type: M.2
1. Each M.2 connector Vss pad should be connected to its own Vss via. The distance between the edge of the pad and the edge of the via pad should be 255 um max.
2. Toe-side routing only for SMT connector. </td></tr><tr><td>Add-in Card Device</td><td>PCIe Gen5 M.2 Spec compliant add-in card device.</td></tr><tr><td>Maximum via stub length for mainstream stackup</td><td>250 um</td></tr><tr><td>AC cap value</td><td>Refer to Base Spec</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Rx, Tx</td><td>2</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>CAP</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Add-in Card Connector</td><td>Device</td><td>6</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Add-in Card Connector</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="5ECC6A72-D21E-4E8D-9FC8-445697AFCD9F"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen5 M.2 Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>13</td><td /></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>175</td><td /></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>13</td><td /></tr></table><p>Max Length Total (mm): 175</p><p>Max Length Total Note: Max length is BO+M1+M2</p></section><section id="AF8151D9-4B33-4D47-9786-707889E46EF4"><h2>PCIe Gen5 M.2 Topology (Operating at Gen4 Data Rate)</h2><div><div>PCIe Gen5 M.2 Topology (Operating at Gen4 Data Rate) Diagram</div><image src="assets/images/89EC8FD8-F2A2-4ADB-A347-07EFAAA78F76.png" class="contentImage" /></div><div><div>PCIe Gen5 M.2 Connector Voiding Recommendation</div><image src="assets/images/6AD09378-48ED-4D5A-BA2C-B6D2281B9A6F.png" class="contentImage" /></div><div><div>Suggested Toe and Heel Side Connection</div><image src="assets/images/F4365420-5762-472D-8D62-85A10CD61E69.png" class="contentImage" /></div><table><caption>PCIe Gen5 M.2 Topology (Operating at Gen4 Data Rate) Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Add-in Card Connector</td><td>Connector type: M.2
1. Each M.2 connector Vss pad should be connected to its own Vss via. The distance between the edge of the pad and the edge of the via pad should be 255 um max.
2. Toe-side routing only for SMT connector. </td></tr><tr><td>Add-in Card Device</td><td>PCIe Gen4 M.2 Spec compliant add-in card device.</td></tr><tr><td>AC cap value</td><td>Refer to Base Spec</td></tr><tr><td>Maximum via stub length for mainstream stackup</td><td>250 um</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Rx, Tx</td><td>2</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>CAP</td><td>Capacitor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Add-in Card Connector</td><td>Device</td><td>5</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Add-in Card Connector</td><td>Device</td><td>4</td><td>-1</td></tr></table></section><section id="BBAE2560-A7B1-4BBE-9BEE-1D7E975D2FD3"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen5 M.2 Topology (Operating at Gen4 Data Rate) Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>13</td><td /></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>203</td><td /></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>13</td><td /></tr></table><p>Max Length Total (mm): 203</p><p>Max Length Total Note: Max length is BO+M1+M2</p></section><section id="3B2A8CE6-76FC-4215-ADC4-D2A9EBA2F44F"><h2>(Internal) PCIe Gen5 Add-in Card Topology</h2><div><div>PCIe Gen5  Add-in Card Topology Diagram</div><image src="assets/images/4ED70D6D-2E21-4115-97F9-1E6622A2AB37.png" class="contentImage" /></div><div><div>PCIE Board Layout Recommendation Connector Voiding</div><image src="assets/images/9CCD433E-10F5-4437-9D15-4074A8BD4012.png" class="contentImage" /></div><div><div>PCIE Board Layout Recommendation Toe and Heel GND Via 1 </div><image src="assets/images/3DC2AB10-CCBD-49F5-81F9-D51725B24028.png" class="contentImage" /></div><div><div>PCIE Board Layout Recommendation Toe and Heel GND Via 2</div><image src="assets/images/3C651778-EF9C-4878-846A-E1C7318D267B.png" class="contentImage" /></div><div><div>PCIE Board Layout Recommendation Toe Side HSIO Routing</div><image src="assets/images/C65B5BB5-8077-4B17-9F85-F8A0C36F449F.png" class="contentImage" /></div><div><div>PCIe Board Layout Recommendation_ SMT Footprint Voiding Reference</div><image src="assets/images/03ACF9E5-E819-40CF-AA40-8320ADE8BB5C.png" class="contentImage" /></div><table><caption>(Internal) PCIe Gen5 Add-in Card Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Maximum via stub length</td><td>250 um</td></tr><tr><td>AC cap value</td><td>Nominal 220 nF recommended (spec range 176 nF to 265 nF including tolerance).
</td></tr><tr><td>Add-in card connector (CEM)</td><td>Only SMT is supported.</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr><tr><td>Connector requirement</td><td>This topology assumes connector insertion loss is &lt; 0.52 dB, FEXT better than -44 dB and NEXT better than -44 dB  up to Nyquist.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Rx, Tx</td><td>2</td></tr></table></section><section id="75494E16-C6D3-4472-B3D2-9E38A1FAD6B4"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>(Internal) PCIe Gen5 Add-in Card Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>13</td><td /></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>147</td><td /></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>13</td><td /></tr></table><p>Max Length Total (mm): 147</p></section><section id="7CD0EA53-542A-4A74-BDE2-19547E28CF79"><h2>PCH PCIe Gen1-4</h2><div><div>Recommended GND Stitching Via Placement</div><image src="assets/images/9DD7088B-A68C-424F-A8B4-F67ECCE4BAD9.png" class="contentImage" /></div><div><div>PCIE Board Layout Recommendation SMT footprint Voiding Reference</div><image src="assets/images/439BB579-0D06-4D90-9C4C-57BDB46C3E4E.png" class="contentImage" /></div><div><div>PCIE Board Layout Recommendation AC Cap Voiding </div><image src="assets/images/B7AB3FDC-CEA7-4938-8D5B-ED09334E274F.png" class="contentImage" /></div><div><div>PCIE4 M.2 Connector Voiding Recommendation</div><image src="assets/images/A9D2BC25-FBBA-4DD4-B874-2B8E76B1CB47.png" class="contentImage" /></div><div><div>PCIE4 M.2 Connector Toe and Heel GND Via Recommendation</div><image src="assets/images/D1CA453A-456C-4F63-AA52-A6A3C1F22202.png" class="contentImage" /></div><div><div>PCIE Board Layout Recommendation Toe Side HSIO Routing</div><image src="assets/images/306CF328-88C3-42F9-A9D6-A32DAD402123.png" class="contentImage" /></div><table><caption>PCH PCIe Gen1-4 General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>(1) Continuous GND is recommended.
(2) If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
(3) If non-continuous power referencing is unavoidable on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt), but stitching caps are required over each plane split and need to be placed within 6 mm of a signal running across the plane split.</td></tr><tr><td>Voiding recommendation for mainstream stackup</td><td>It is recommended to void unused (non-functional) pads for differential vias and pin pads for ESDs, AC caps and connectors to optimize the impedance matching in the channel.</td></tr><tr><td>PCIe1, PCIe2, PCIe3 discrete component part size for mainstream stackup</td><td>It is recommended to use 0402 or smaller component sizes.</td></tr><tr><td>Unused signals</td><td>Unused data signals should be left as no connect at the ball.</td></tr><tr><td>Interleave requirement</td><td>Refer to topology section for details.</td></tr><tr><td>PCIe1, PCIe2, PCIe3 max via stub length</td><td>&lt; 900 um</td></tr><tr><td>PCIe4 max via stub length</td><td>&lt; 250 um</td></tr><tr><td>Routing and return via requirement near vertical transition</td><td>For all vertical transitions, the differential transmission line should be connected to the two vias symmetrically.  Moreover, Vss return vias should be placed near the signal vias in an equidistant symmetrical manner, and all signal vias should have identical Vss return vias around each of them.</td></tr><tr><td>PTH connector voiding requirement</td><td>Differential Oval Anti Pad required for all layers.</td></tr><tr><td>Voiding under CEM SMT connector pads</td><td>Required</td></tr><tr><td>PCIe4 Redriver</td><td>Routing length can be extended beyond the PDG guidelines by using redriver. Refer to document #575423 for further details.</td></tr><tr><td>Fiberweave for PCIe4</td><td>Must adhere to fiberweave related best routing practices (#406926)</td></tr><tr><td>Recommendations and considerations for routing near switch mode power supply, routing under inductor, routing under phase node, and routing under DrMOS</td><td>Refer to Technical White Paper Doc#:  726825</td></tr></table><table><caption>General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>0 Ohm resistor for PCIe1, PCIe2, PCIe3</td><td>0402 or smaller size . Component pads reference plane needs to be voided.</td></tr><tr><td>Backdrill for PCB PTH</td><td>Signals can transition between any PCB layers as long as the maximum via / PTH stub length is &lt; 250 um.  Use backdrill to reduce stub length to meet &lt; 250 um requirement.
</td></tr></table><table><caption>PCH PCIe Gen1-4 Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.125</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.25</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>25</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>25</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr></table></section><section id="F8AF0B09-9D83-438C-8114-6DA313E2C2F8"><h2>(Internal) PCIe Gen1 Add-in Card Topology</h2><div><div>PCIe Gen1 Add-in Card Topology Diagram</div><image src="assets/images/1935C3E4-7CC6-4ADB-9F9F-7FCCC6C2551E.png" class="contentImage" /></div><table><caption>(Internal) PCIe Gen1 Add-in Card Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Add-in card (M4 + M5)</td><td>The total length of the add-in card (M4 + M5) is usually 38 mm to 50.4 mm. 
The M4 + M5 segment is a combination of MS/SL/DSL (MS where required to connect to surface mounted components). 
The M4 + M5 segment has a typical via count of 1.</td></tr><tr><td>Reference plane</td><td>continuous GND recommended. See Power Referencing tab for power referencing guidelines</td></tr><tr><td>Recommended AC capacitor value for PCIe Gen1</td><td>Nominal 220 nF. (Spec range 176 nF to 265 nF including tolerance).</td></tr><tr><td>Max via stub length</td><td>900 um</td></tr><tr><td>Routing type for mainstream stackup</td><td>Prefer non-interleaved routes in different layers.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>4</td><td>PCIe Gen1 Motherboard</td></tr><tr><td>Rx, Tx</td><td>1</td><td>Express card / Add-in card</td></tr></table></section><section id="556BA2A7-D61C-4B42-9417-272E98D5F47E"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>(Internal) PCIe Gen1 Add-in Card Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1 + M2</td><td>MS, DSL, SL</td><td /><td>BO+M1+M2+M3 &lt;= 330 mm</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>8</td><td /></tr></table><p>Max Length Total (mm): 330</p></section><section id="97D39C65-699D-415C-A235-2490C825365A"><h2>PCIe Gen1 Device Down Topology</h2><div><div>PCIe Gen1 Device Down Topology Diagram</div><image src="assets/images/D7F6D57B-82DF-4C8B-850B-5683C181E3C5.png" class="contentImage" /></div><table><caption>PCIe Gen1 Device Down Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>AC cap value</td><td>Refer to Base Spec</td></tr><tr><td>Device</td><td>PCIe Gen1 Spec compliant device.</td></tr><tr><td>Routing type for mainstream stackup</td><td>Prefer non-interleaved routes in different layers.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>6</td><td>PCIe Gen1</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>CAP</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Device</td><td>Device</td><td>6</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>CAP</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Device</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="61F7608B-2F18-4908-82FD-56D6CE54EEB7"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen1 Device Down Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td /><td>Max length : BO+M1+M2+M3 &lt; 356 mm</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>8</td><td /></tr></table><p>Max Length Total (mm): 356</p><p>Max Length Total Note: Max length is BO+M1+M2+M3 &lt; 356 mm</p></section><section id="55BF0022-81B1-484C-974E-4D1A5E0CE74A"><h2>PCIe Gen1 Internal Cable Topology</h2><div><div>PCIe Gen1 Internal Cable Topology Diagram</div><image src="assets/images/F8787D0E-4A45-4379-BE8C-69DBA91F126F.png" class="contentImage" /></div><div><div>PCIe with internal cable routing length versus cable loss</div><image src="assets/images/F72C5DFB-98AF-4304-BE0A-43F1867A5AD3.png" class="contentImage" /></div><table><caption>PCIe Gen1 Internal Cable Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Add-in Card Connector</td><td>Connector type: CEM.
Thru-hole connector: Bottom entry to PCIe slot with no stub length (Preferred).</td></tr><tr><td>Add-in Card Device</td><td>PCIe Gen1 CEM Spec compliant add-in card device.</td></tr><tr><td>AC cap value</td><td>Refer to Base Spec</td></tr><tr><td>Cable loss vs channel length trade-off table</td><td>See PCIe with internal cable routing length versus cable loss figure.</td></tr><tr><td>Clarification on M2 segment for RX</td><td>The M2 segment for RX can also be routed on SL or DSL and not limited to MS.</td></tr><tr><td>Routing type for mainstream stackup</td><td>Prefer non-interleaved routes in different layers.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Notes</th></tr><tr><td>Tx</td><td>2</td><td>PCIe Gen1 (not counting microvia under package)</td></tr><tr><td>Rx</td><td>1</td><td>PCIe Gen1 (not counting microvia under package)</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Connector</td><td>Device</td><td>5</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Connector</td><td>Device</td><td>4</td><td>-1</td></tr></table></section><section id="8BD7F4EA-A3EA-4FA1-BC73-69CCC39FE6CF"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen1 Internal Cable Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>MS, DSL, SL</td><td /><td>See Cable Length vs. MB Length Table to determine segment max length.</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>8</td><td /></tr><tr><td>M3</td><td>MS</td><td /><td>See Cable Length vs. MB Length Table to determine segment max length.</td></tr></table><p>Max Length Total (mm): 178</p><table><tr><th>Motherboard Length + I/O Card Length (inches)</th><th>Motherboard Length + I/O Card Length (mm)</th><th>Cable Loss up to 2.5 GHz (dB)</th></tr><tr><td>3</td><td>76.2</td><td>3.5</td></tr><tr><td>3.5</td><td>88.9</td><td>3</td></tr><tr><td>4.5</td><td>114.3</td><td>2.5</td></tr><tr><td>5.5</td><td>139.7</td><td>2</td></tr><tr><td>6.5</td><td>165.1</td><td>1.5</td></tr><tr><td>7</td><td>177.8</td><td>1</td></tr><tr /></table></section><section id="ABFFC642-85FF-4915-9F26-8AC688C6F5A0"><h2>PCIe Gen1 M.2 Topology</h2><div><div>PCIe Gen1 M.2 Topology Diagram</div><image src="assets/images/C8EF660F-C430-488C-AC3C-7B0C20BF6BBE.png" class="contentImage" /></div><table><caption>PCIe Gen1 M.2 Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Add-in Card Connector</td><td>Connector type: M.2</td></tr><tr><td>Add-in Card Device</td><td>PCIe Gen1 M.2 Spec compliant add-in card device.</td></tr><tr><td>AC capacitor value</td><td>Refer to Base Spec</td></tr><tr><td>Routing type for mainstream stackup</td><td>Prefer non-interleaved routes in different layers.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>4</td><td>PCIe Gen1 (not counting via under package)</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>CAP</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Add-in Card Connector</td><td>Device</td><td>6</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Add-in Card Connector</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="11B02308-7AC8-440F-8501-C90BBCB8DD4F"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen1 M.2 Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1 + M2</td><td>MS, DSL, SL</td><td /><td>Max length : BO+M1+M2+M3 &lt; 330 mm</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>8</td><td /></tr></table><p>Max Length Total (mm): 330</p><p>Max Length Total Note: Max length is BO+M1+M2+M3 &lt; 330 mm</p></section><section id="7BFBF069-60FF-4D74-842F-CB9939B94D44"><h2>(Internal) PCIe Gen2 Add-in Card Topology</h2><div><div>PCIe Gen2 Add-in Card Topology Diagram</div><image src="assets/images/7CB85330-4E35-42FB-AD7E-3CED4B07983E.png" class="contentImage" /></div><table><caption>(Internal) PCIe Gen2 Add-in Card Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Add-in card (M4 + M5)</td><td>The total length of the add-in card (M4 + M5) is usually 38 mm to 50.4 mm. 
The M4 + M5 segment is a combination of MS/SL/DSL (MS where required to connect to surface mounted components). 
The M4 + M5 segment has a typical via count of 1.</td></tr><tr><td>Reference plane</td><td>Continuous GND recommended. See Power Referencing tab for power referencing guidelines</td></tr><tr><td>Recommended AC capacitor value for PCIe Gen2</td><td>Nominal 220 nF. (Spec range 176 nF to 265 nF including tolerance).</td></tr><tr><td>Maximum via stub length</td><td>900 um</td></tr><tr><td>Routing type for mainstream stackup</td><td>Prefer non-interleaved routes in different layers.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>4</td><td>PCIe Gen2</td></tr><tr><td>Rx, Tx</td><td>1</td><td>Express card / Add-in card</td></tr></table></section><section id="8B54555F-0620-4F17-A437-2E906FBBD8AE"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>(Internal) PCIe Gen2 Add-in Card Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1 + M2</td><td>MS, DSL, SL</td><td /><td>BO+M1+M2+M3 &lt;= 229 mm</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>8</td><td /></tr></table><p>Max Length Total (mm): 229</p></section><section id="209FB733-C837-4F91-87F2-B8D4CD82B52E"><h2>PCIe Gen2 Device Down Topology</h2><div><div>PCIe Gen2 Device Down Topology Diagram</div><image src="assets/images/2D085E15-5ED5-489E-8407-0882164508E8.png" class="contentImage" /></div><table><caption>PCIe Gen2 Device Down Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Device</td><td>PCIe Gen2 Spec compliant device.</td></tr><tr><td>AC cap value</td><td>Refer to Base Spec</td></tr><tr><td>Routing type for mainstream stackup</td><td>Prefer non-interleaved routes in different layers.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>4</td><td>PCIe Gen2 (not counting microvia under package)</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>CAP</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Device</td><td>Device</td><td>6</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>CAP</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Device</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="5BEA96A8-E828-4ABD-8D7D-6E5D152AC1AF"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen2 Device Down Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td /><td>Max length is BO+M1+M2+M3 &lt; 279 mm</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>8</td><td /></tr></table><p>Max Length Total (mm): 279</p><p>Max Length Total Note: Max length is BO+M1+M2+M3 &lt; 279 mm</p></section><section id="003C40F4-679E-48DB-8FB5-D9D19F36CAAB"><h2>PCIe Gen2 Internal Cable Topology</h2><div><div>PCIe Gen2 Internal Cable Topology Diagram</div><image src="assets/images/0BD0B6C7-6998-4FD5-80E8-F21B0F9CD644.png" class="contentImage" /></div><div><div>PCIe with internal cable routing length versus cable loss</div><image src="assets/images/7D7197A3-2FE0-4754-827D-1D33CD2A035E.png" class="contentImage" /></div><table><caption>PCIe Gen2 Internal Cable Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Add-in Card Connector</td><td>Connector type: CEM.
Thru-hole connector: Bottom entry to PCIe slot with no stub length (Preferred).</td></tr><tr><td>Add-in Card Device</td><td>PCIe Gen2 CEM Spec compliant add-in card device.</td></tr><tr><td>AC cap value</td><td>Refer to Base Spec</td></tr><tr><td>Cable loss vs channel length trade-off table</td><td>See PCIe with internal cable routing length versus cable loss figure.</td></tr><tr><td>Clarification on M2 segment for RX</td><td>The M2 segment for RX can also be routed on SL or DSL and not limited to MS.</td></tr><tr><td>Routing type for mainstream stackup</td><td>Prefer non-interleaved routes in different layers.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Notes</th></tr><tr><td>Tx</td><td>2</td><td>PCIe Gen2 (not counting microvia under package)</td></tr><tr><td>Rx</td><td>1</td><td>PCIe Gen2 (not counting microvia under package)</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Connector</td><td>Device</td><td>5</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Connector</td><td>Device</td><td>4</td><td>-1</td></tr></table></section><section id="0F200DAD-91FE-4429-A853-0B3A6AC6E8E7"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen2 Internal Cable Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>MS, DSL, SL</td><td /><td>See Cable Length vs. MB Length Table to determine segment max length.</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>8</td><td /></tr><tr><td>M3</td><td>MS</td><td /><td>See Cable Length vs. MB Length Table to determine segment max length.</td></tr></table><p>Max Length Total (mm): 178</p><table><tr><th>Motherboard Length + I/O Card Length (inches)</th><th>Motherboard Length + I/O Card Length (mm)</th><th>Cable Loss up to 2.5 GHz (dB)</th></tr><tr><td>3</td><td>76.2</td><td>3.5</td></tr><tr><td>3.5</td><td>88.9</td><td>3</td></tr><tr><td>4.5</td><td>114.3</td><td>2.5</td></tr><tr><td>5.5</td><td>139.7</td><td>2</td></tr><tr><td>6.5</td><td>165.1</td><td>1.5</td></tr><tr><td>7</td><td>177.8</td><td>1</td></tr><tr /></table></section><section id="331B668F-D27B-431D-BD4E-6BBC01446358"><h2>PCIe Gen2 M.2 Topology</h2><div><div>PCIe Gen2 M.2 Topology Diagram</div><image src="assets/images/83953EA1-43B4-4A23-9B94-084423B1B3F8.png" class="contentImage" /></div><table><caption>PCIe Gen2 M.2 Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Add-in Card Connector</td><td>Connector type: M.2</td></tr><tr><td>Add-in Card Device</td><td>PCIe Gen2 M.2 Spec compliant add-in card device.</td></tr><tr><td>AC cap value</td><td>Refer to Base Spec.</td></tr><tr><td>Routing type for mainstream stackup</td><td>Prefer non-interleaved routes in different layers.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>4</td><td>PCIe Gen2 (not counting via under package)</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>CAP</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Add-in Card Connector</td><td>Device</td><td>6</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Add-in Card Connector</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="0F721A94-B676-4B73-8371-70D7A922F843"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen2 M.2 Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1 + M2</td><td>MS, DSL, SL</td><td /><td>Max length is BO+M1+M2+M3 &lt; 229 mm</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>8</td><td /></tr></table><p>Max Length Total (mm): 229</p><p>Max Length Total Note: Max length is BO+M1+M2+M3 &lt; 229 mm</p></section><section id="1176CC0D-7401-4DFE-A0C1-E58A9D0ED8F0"><h2>(Internal) PCIe Gen3 Add-in Card Topology</h2><div><div>PCIe Gen3 Add-in Card Topology Diagram</div><image src="assets/images/D3E86374-3ECF-4C0C-BE4E-E60AB58DC6E5.png" class="contentImage" /></div><table><caption>(Internal) PCIe Gen3 Add-in Card Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Add-in card (M4 + M5)</td><td>The total length of the add-in card (M4 + M5) is usually 38mm to 50.4mm. 
The M4 + M5 segment is a combination of MS/SL/DSL (MS where required to connect to surface mounted components). 
The M4 + M5 segment has a typical via count of 1.</td></tr><tr><td>Reference plane</td><td>Continuous GND recommended. See Power Referencing tab for power referencing guidelines</td></tr><tr><td>Recommended AC Capacitor value for PCIE Gen 3</td><td>Nominal 220 nF. (Spec range 176 nF to 265 nF including tolerance).</td></tr><tr><td>Maximum Via Stub Length</td><td>900 um</td></tr><tr><td>Routing type for mainstream stackup</td><td>Prefer non-interleaved routes in different layers.</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>3</td><td>PCIe Gen3 (not counting microvia under package)</td></tr><tr><td>Rx, Tx</td><td>1</td><td>Express card / Add-in card</td></tr></table></section><section id="F5265EED-8FAA-49BC-8A8F-259C1CFFEA16"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>(Internal) PCIe Gen3 Add-in Card Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1 + M2</td><td>MS, DSL, SL</td><td /><td>BO+M1+M2+M3 &lt;= 203 mm</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>8</td><td /></tr></table><p>Max Length Total (mm): 203</p></section><section id="AA67B6A6-0585-4AC6-A961-18101CF1986B"><h2>PCIe Gen3 Device Down Topology</h2><div><div>PCIe Gen3 Device Down Topology Diagram</div><image src="assets/images/F76D3228-EBDD-4045-B3FC-02DC1542C7E5.png" class="contentImage" /></div><table><caption>PCIe Gen3 Device Down Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Device</td><td>PCIe Gen3 Spec compliant device.</td></tr><tr><td>AC cap value</td><td>Refer to Base Spec</td></tr><tr><td>Routing type for mainstream stackup</td><td>Prefer non-interleaved routes in different layers.</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>3</td><td>PCIe Gen3 (not counting microvia under package)</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>CAP</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Device</td><td>Device</td><td>6</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>CAP</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Device</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="426F8B19-0485-4D6E-8623-0736D0357C3E"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen3 Device Down Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td /><td>Max length is BO+M1+M2+M3 &lt; 229 mm</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>8</td><td /></tr></table><p>Max Length Total (mm): 229</p><p>Max Length Total Note: Max length is BO+M1+M2+M3 &lt; 229 mm</p></section><section id="063E4FA7-A392-4CE9-A064-4E368E9B943B"><h2>PCIe Gen3 M.2 Topology</h2><div><div>PCIe Gen3 M.2 Topology Diagram</div><image src="assets/images/EA26A813-9AC1-4F04-9734-C4AE51DBC514.png" class="contentImage" /></div><table><caption>PCIe Gen3 M.2 Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Add-in Card Connector</td><td>Connector type: M.2</td></tr><tr><td>Add-in Card Device</td><td>PCIe Gen3 M.2 Spec compliant add-in card device.</td></tr><tr><td>AC cap value</td><td>Refer to Base Spec.</td></tr><tr><td>Routing type for mainstream stackup</td><td>Prefer non-interleaved routes in different layers.</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Notes</th></tr><tr><td>Tx</td><td>3</td><td>PCIe Gen3 (not counting via under package)</td></tr><tr><td>Rx</td><td>2</td><td>PCIe Gen3 (not counting via under package)</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>CAP</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Add-in Card Connector</td><td>Device</td><td>6</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Add-in Card Connector</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="961A5BE5-D213-4D22-86DA-5B2EFDE42C14"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen3 M.2 Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1 + M2</td><td>MS, DSL, SL</td><td /><td>Max length is BO+M1+M2+M3 &lt; 203 mm</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>8</td><td /></tr></table><p>Max Length Total (mm): 203</p><p>Max Length Total Note: Max length is BO+M1+M2+M3 &lt; 203mm</p></section><section id="F96DEE70-EFD5-40F3-97DB-F4D980E14840"><h2>PCIe Gen3 Internal Cable Topology</h2><div><div>PCIe Gen3 Internal Cable Topology Diagram</div><image src="assets/images/E924E2BB-D991-423A-9F39-62647ABE9EA7.png" class="contentImage" /></div><div><div>PCIe with internal cable routing length versus cable loss</div><image src="assets/images/99533F71-FDCE-4082-9B9C-DF092A5B54AF.png" class="contentImage" /></div><table><caption>PCIe Gen3 Internal Cable Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Add-in Card Connector</td><td>Connector type: CEM.
Thru-hole connector: Bottom entry to PCIe slot with no stub length (Preferred).</td></tr><tr><td>Add-in Card Device</td><td>PCIe Gen3 CEM Spec compliant add-in card device.</td></tr><tr><td>AC cap value</td><td>Refer to Base Spec</td></tr><tr><td>Cable loss vs channel length trade-off table</td><td>See PCIe with internal cable routing length versus cable loss figure.</td></tr><tr><td>Clarification on M2 segment for RX</td><td>The M2 segment for RX can also be routed on SL or DSL and not limited to MS.</td></tr><tr><td>Routing type for mainstream stackup</td><td>Prefer non-interleaved routes in different layers.</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Notes</th></tr><tr><td>Tx</td><td>2</td><td>PCIe Gen3 (not counting microvia under package)</td></tr><tr><td>Rx</td><td>1</td><td>PCIe Gen3 (not counting microvia under package)</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Connector</td><td>Device</td><td>5</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Connector</td><td>Device</td><td>4</td><td>-1</td></tr></table></section><section id="700B02CD-CFE6-4676-AB11-58F24087727A"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen3 Internal Cable Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>MS, DSL, SL</td><td /><td>See Cable Length vs. MB Length Table to determine segment max length.</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>8</td><td /></tr><tr><td>M3</td><td>MS</td><td /><td>See Cable Length vs. MB Length Table to determine segment max length.</td></tr></table><p>Max Length Total (mm): 127</p><table><tr><th>Motherboard Length + I/O Card Length (inches)</th><th>Motherboard Length + I/O Card Length (mm)</th><th>Cable Loss up to 4 GHz (dB)</th></tr><tr><td>3</td><td>76.2</td><td>3</td></tr><tr><td>4</td><td>101.6</td><td>2</td></tr><tr><td>5</td><td>127</td><td>1</td></tr><tr /></table></section><section id="2B6A8927-01D9-45F7-9BD4-66C94C9064AC"><h2>(Internal) PCIe Gen4 Add-in Card Topology</h2><div><div>PCIe Gen4 Add-in Card Topology Diagram</div><image src="assets/images/6F6EF50D-A0A8-4DE7-86AE-61ABC3638D5F.png" class="contentImage" /></div><div><div>PCIe4 CEM Connector Sideband Optimization</div><image src="assets/images/F84DE546-F64D-427E-ADF9-F135F8A95846.png" class="contentImage" /></div><div><div>PCIE Board Layout Recommendation Connector Voiding</div><image src="assets/images/F8B942E8-C307-4CF0-B6A3-49F64DC46646.png" class="contentImage" /></div><div><div>PCIE Board Layout Recommendation Toe and Heel GND Via 1 </div><image src="assets/images/7B3EE037-F631-46E3-922B-DEC58D6E7A4A.png" class="contentImage" /></div><div><div>PCIE Board Layout Recommendation Toe and Heel GND Via 2</div><image src="assets/images/C1E78270-B652-4090-8D02-D0E48EAC8AB7.png" class="contentImage" /></div><div><div>PCIE Board Layout Recommendation SMT footprint Voiding Reference</div><image src="assets/images/519D2A9A-9072-49BD-BCA1-ABD9756E1EF6.png" class="contentImage" /></div><div><div>PCIe Gen 4 CEM Connector Antipad Optimization</div><image src="assets/images/E5B225AF-7E2B-422E-9A7A-DBF5B74E4110.png" class="contentImage" /></div><div><div>PCIe Board Layout Recommendation_ Toe Side HSIO Routing</div><image src="assets/images/FC3E83B6-2EC4-46B6-B060-5FD980149A2C.png" class="contentImage" /></div><table><caption>(Internal) PCIe Gen4 Add-in Card Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Add-in card (M4 + M5)</td><td>The total length of the add-in card (M4 + M5) is usually 38 mm to 50.4 mm. 
The M4 + M5 segment is a combination of MS/ SL/ DSL (MS where required to connect to surface mounted components). 
The M4 + M5 segment has a typical via count of 1.
The total length matching RX-RX/TX-TX lane to lane (25mm max) include the budget within the module.
</td></tr><tr><td>AC capacitor value</td><td>Nominal 220 nF. (Spec range 176 nF to 265 nF including tolerance).</td></tr><tr><td>Maximum via stub length</td><td>250 um</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for dual stripline route</td><td>One side can be power plane that has low frequency peak-to-peak noise, the other side must be continuous ground and it is the layer that is closer to the signal route. Prefer ground on both sides.</td></tr><tr><td>Add-in card connector (CEM)</td><td>Bottom entry to PCIe slot with no stub length (not counted in max vias allowed).</td></tr><tr><td>Routing type for mainstream stackup</td><td>Prefer non-interleaved routes in different layers.</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>2</td><td>PCIe Gen4 (not counting via under package)</td></tr></table></section><section id="533974E3-EA09-4B70-8ADA-6D0309B1062F"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>(Internal) PCIe Gen4 Add-in Card Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1 + M2</td><td>MS, DSL, SL</td><td /><td>BO+M1+M2+M3 &lt;= 127 mm</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>8</td><td /></tr></table><p>Max Length Total (mm): 127</p></section><section id="BB662058-C321-404C-83E3-C06A459CF757"><h2>PCIe Gen4 Device Down Topology</h2><div><div>PCIe Gen4 Device Down Topology Diagram</div><image src="assets/images/92E820FC-9FF6-4FC9-A79C-86E370DCD26A.png" class="contentImage" /></div><table><caption>PCIe Gen4 Device Down Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Device</td><td>PCIe Gen4 Spec compliant device.</td></tr><tr><td>AC cap value</td><td>Refer to Base Spec</td></tr><tr><td>Maximum via stub length for mainstream stackup</td><td>250 um</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for stripline route</td><td>One side can be power plane that has low frequency peak-to-peak noise, the other side must be continuous ground. Prefer ground on both sides.</td></tr><tr><td>Reference plane for dual stripline route</td><td>One side can be power plane that has low frequency peak-to-peak noise, the other side must be continuous ground and it is the layer that is closer to the signal route. Prefer ground on both sides.</td></tr><tr><td>Routing type for mainstream stackup</td><td>Prefer non-interleaved routes in different layers.</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>4</td><td>PCIe Gen4</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>CAP</td><td>Capacitor</td><td>5</td><td>6</td></tr><tr><td>M4</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>Device</td><td>Device</td><td>7</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>CAP</td><td>Capacitor</td><td>5</td><td>6</td></tr><tr><td>M4</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>Device</td><td>Device</td><td>7</td><td>-1</td></tr></table></section><section id="95145C24-32C0-4DFA-B8D1-B34762825D50"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen4 Device Down Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1+M2+M3</td><td>MS, DSL, SL</td><td /><td /></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr></table><p>Max Length Total (mm): 200</p><p>Max Length Total Note: Max length is BO+M1+M2+M3+M4 &lt; 200 mm (Applies only to devices that support PCIe Gen4 max insertion loss). </p></section><section id="2C03B4B7-E9BC-4AF8-80A1-E66DE3F4DAD9"><h2>PCIe Gen4 M.2 Topology</h2><div><div>PCIe Gen4 M.2 Topology Diagram</div><image src="assets/images/DC0B0CF2-2203-42FB-B098-00199F2DCEE2.png" class="contentImage" /></div><div><div>Suggested Toe and Heel Side Connection</div><image src="assets/images/E999E5B4-1467-4282-8B0F-5BACE35BD97D.png" class="contentImage" /></div><div><div>Suggested Ground Void for Main Board M.2 Connector</div><image src="assets/images/A369CF0F-0AEA-4438-BD9F-340CC29FA7B7.png" class="contentImage" /></div><table><caption>PCIe Gen4 M.2 Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Add-in Card Connector</td><td>Connector type: M.2
1. Each M.2 connector Vss pad should be connected to its own Vss via. The distance between the edge of the pad and the edge of the via pad should be 0.5mm max.</td></tr><tr><td>Add-in Card Device</td><td>PCIe Gen4 M.2 Spec compliant add-in card device.</td></tr><tr><td>AC cap value</td><td>Refer to Base Spec</td></tr><tr><td>Maximum via stub length for mainstream stackup</td><td>250 um</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for stripline route</td><td>One side can be power plane that has low frequency peak-to-peak noise, the other side must be continuous ground. Prefer ground on both sides.</td></tr><tr><td>Reference plane for dual stripline route</td><td>One side can be power plane that has low frequency peak-to-peak noise, the other side must be continuous ground and it is the layer that is closer to the signal route. Prefer ground on both sides.</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr><tr><td>Routing type for mainstream stackup</td><td>Prefer non-interleaved routes in different layers.</td></tr></table><table><caption>Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Backdrilled via</td><td>Allow for exit backdrill via of 250 um with 180 um entry stub. </td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>3</td><td>PCIe Gen4</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>CAP</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Add-in Card Connector</td><td>Device</td><td>6</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Add-in Card Connector</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="9CE0792D-19C5-4D05-BF32-601FCAF51E51"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen4 M.2 Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td /><td>Max length is BO+M1+M2+M3 &lt; 152 mm</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr></table><p>Max Length Total (mm): 152</p><p>Max Length Total Note: Max length is BO+M1+M2+M3 &lt; 152 mm</p></section><section id="DABE2A08-8EE3-4845-B1F2-3DABEB8E670D"><h2>PCH PCIe Gen5</h2><div><div>PCIE5 Board Layout Recommendation AC Cap Voiding </div><image src="assets/images/6E37A3FC-9BD0-4FB3-8F9F-A358A2B98B3A.png" class="contentImage" /></div><table><caption>PCH PCIe Gen5 General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Voiding recommendation for mainstream stackup</td><td>It is recommended to void unused (non-functional) pads for differential vias and pin pads for ESDs, AC caps and connectors to optimize the impedance matching in the channel.</td></tr><tr><td>PCIe5 AC capacitor size</td><td>It is required to use 0201 .
Void reference layer under pad size of differential cap together. 
Extend void by 38 um on all sides of pads. 
Reference example provided per figure.
Ensure spacing between P and N cap is about 305 um and spacing between caps of different pair caps is more than 762 um.</td></tr><tr><td>Unused signals</td><td>Unused data signals should be left as no connect at the ball.</td></tr><tr><td>Interleaved requirement</td><td>Refer to topology section for details.</td></tr><tr><td>Routing and return via requirement near vertical transition</td><td>For all vertical transitions, the differential transmission line should be connected to the two vias symmetrically.  Moreover, Vss return vias should be placed near the signal vias in an equidistant symmetrical manner, and all signal vias should have identical Vss return vias around each of them.</td></tr><tr><td>PTH connector voiding requirement</td><td>Differential Oval Anti Pad required for all layers. For PCIe5, see topology specific notes for additional guidance.</td></tr><tr><td>Voiding under CEM SMT connector pads</td><td>Required</td></tr><tr><td>Fiberweave for PCIe5</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr><tr><td>Recommendations and considerations for routing near switch mode power supply, routing under inductor, routing under phase node, and routing under DrMOS</td><td>Refer to Technical White Paper Doc#:  726825</td></tr></table><table><caption>General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Backdrill for PCB PTH</td><td>Signals can transition between any PCB layers as long as the maximum via / PTH stub length is &lt; 250 um. Use backdrill to reduce stub length to meet &lt; 250 um requirement.</td></tr></table><table><caption>PCH PCIe Gen5 Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.125</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.125</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>25</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>25</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr></table></section><section id="E48968F9-3185-4CEF-B59A-BBC175B6A51F"><h2>PCIe Gen5 Device Down Topology</h2><div><div>PCIe Gen5 Device Down Topology Diagram</div><image src="assets/images/C2E3D94D-0B39-41D4-9F12-468754C62716.png" class="contentImage" /></div><table><caption>PCIe Gen5 Device Down Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Device</td><td>PCIe Gen5 Spec compliant device.</td></tr><tr><td>AC cap value</td><td>Refer to Base Spec</td></tr><tr><td>Maximum via stub length</td><td>250 um</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for stripline route</td><td>Ground on both sides strongly preferred. If necessary, one side can be a power plane that has low amount of low frequency noise, but the other side must be continuous ground. Additional simulations might be required to quantify impact of dual referencing. Multiple split planes on reference layers is not recommended.</td></tr><tr><td>Reference plane for dual stripline route</td><td>Ground on both sides strongly preferred. If necessary, one side can be a power plane that has low amount of low frequency noise, but the other side must be continuous ground. Additional simulations might be required to quantify impact of dual referencing. Multiple split planes on reference layers is not recommended.</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>4</td><td>PCIe Gen5</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>CAP</td><td>Capacitor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>BI</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Device</td><td>Device</td><td>6</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>CAP</td><td>Capacitor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>BI</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Device</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="9223C5F7-C72E-42D4-BCD8-3EDF57D1336A"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen5 Device Down Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>13</td><td /></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td>203</td><td /></tr><tr><td>BI</td><td>MS, DSL, SL</td><td>13</td><td /></tr></table><p>Max Length Total (mm): 203</p></section><section id="782203AA-25A9-472A-ACD1-42189BCE6970"><h2>PCIe Gen5 M.2 Topology</h2><div><div>PCIe Gen5 M.2 Topology Diagram</div><image src="assets/images/5F51E260-24AD-4EE5-9699-585EBE6212EB.png" class="contentImage" /></div><div><div>PCIe Gen5 M.2 Connector Voiding Recommendation</div><image src="assets/images/F713015D-0C69-4540-9184-BAD04D9DE310.png" class="contentImage" /></div><div><div>Suggested Toe and Heel Side Connection</div><image src="assets/images/B98E48D7-6AF0-494A-8503-7260772418B2.png" class="contentImage" /></div><table><caption>PCIe Gen5 M.2 Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Add-in Card Connector</td><td>Connector type: M.2
1. Each M.2 connector Vss pad should be connected to its own Vss via. The distance between the edge of the pad and the edge of the via pad should be 255 um max.
2. Toe-side routing only for SMT connector. </td></tr><tr><td>Add-in Card Device</td><td>PCIe Gen5 M.2 Spec compliant add-in card device.</td></tr><tr><td>AC cap value</td><td>Refer to Base Spec</td></tr><tr><td>Maximum via stub length for mainstream stackup</td><td>250 um</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for dual stripline route</td><td>Ground on both sides strongly preferred. If necessary, one side can be a power plane that has low amount of low frequency noise, but the other side must be continuous ground. Additional simulations might be required to quantify impact of dual referencing. Multiple split planes on reference layers is not recommended.</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>2</td><td>PCIe Gen5</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>CAP</td><td>Capacitor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Add-in Card Connector</td><td>Device</td><td>5</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Add-in Card Connector</td><td>Device</td><td>4</td><td>-1</td></tr></table></section><section id="E26ECA6C-9E52-4D7A-8A50-0D5C0087B5DD"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen5 M.2 Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>13</td><td /></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>152</td><td /></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>13</td><td /></tr></table><p>Max Length Total (mm): 152</p><p>Max Length Total Note: Max length is BO+M1+M2</p></section><section id="D7B8935E-7443-4AF2-9956-5136AD1FFC3F"><h2>(internal) PCIe Gen5 Add-in Card Topology</h2><div><div>PCIe Gen5 Add-in Card Topology Diagram</div><image src="assets/images/ADD01557-83E0-402B-A206-143968C69E9C.png" class="contentImage" /></div><div><div>PCIE Board Layout Recommendation Connector Voiding</div><image src="assets/images/F0D77596-1F60-4926-9F8C-67AA7F6F6309.png" class="contentImage" /></div><div><div>PCIE Board Layout Recommendation Toe and Heel GND Via 1 </div><image src="assets/images/5D7E8C25-3BD0-4698-AA35-E6033539F34B.png" class="contentImage" /></div><div><div>PCIE Board Layout Recommendation Toe and Heel GND Via 2</div><image src="assets/images/B22347C6-8C05-4E26-8D7C-30A44D89B6CE.png" class="contentImage" /></div><div><div>PCIE Board Layout Recommendation Toe Side HSIO Routing</div><image src="assets/images/CB2FF113-AD35-40DF-A0A2-4E7638BFCC18.png" class="contentImage" /></div><div><div>PCIe Board Layout Recommendation_ SMT Footprint Voiding Reference</div><image src="assets/images/5E1C2837-73DB-474F-9C8F-FC696DF589DF.png" class="contentImage" /></div><table><caption>(internal) PCIe Gen5 Add-in Card Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Maximum via stub length</td><td>250 um</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for stripline route</td><td>Ground on both sides strongly preferred. If necessary, one side can be a power plane that has low amount of low frequency noise, but the other side must be continuous ground. </td></tr><tr><td>Reference plane for dual stripline route</td><td>Ground on both sides strongly preferred. If necessary, one side can be a power plane that has low amount of low frequency noise, but the other side must be continuous ground and it is the layer that is closer to the signal route.</td></tr><tr><td>AC cap value</td><td>Nominal 220 nF recommended (spec range 176 nF to 265 nF including tolerance.). Use 0201 component size.
</td></tr><tr><td>Add-in card connector (CEM)</td><td>Only SMT is supported.</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr><tr><td>Connector requirement</td><td>This topology assumes connector insertion loss is &lt; 0.52 dB, FEXT better than -44 dB and NEXT better than -44 dB  up to Nyquist.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>2</td><td>PCIe Gen5</td></tr></table></section><section id="F10046D8-6B8F-4158-81F1-84A223487915"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>(internal) PCIe Gen5 Add-in Card Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>13</td><td /></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>127</td><td /></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>13</td><td /></tr></table><p>Max Length Total (mm): 127</p></section><section id="A86AE175-9BA1-42CD-8A6A-F700EE65703C"><h2>(Internal) PCIe Gen5 M.2 Topology (Operating at Gen4 Data Rate)</h2><div><div>PCIe Gen5 M.2 Topology (Operating at Gen4 Data Rate) Diagram</div><image src="assets/images/AC48CA96-8362-4D08-919A-2CC3D29DB392.png" class="contentImage" /></div><div><div>PCIe Gen5 M.2 Connector Voiding Recommendation</div><image src="assets/images/CC70263D-D494-4900-8B6B-6CCFA157840B.png" class="contentImage" /></div><div><div>Suggested Toe and Heel Side Connection</div><image src="assets/images/CF4E6078-9EAB-4CA5-9CD7-C842892E9EA9.png" class="contentImage" /></div><table><caption>(Internal) PCIe Gen5 M.2 Topology (Operating at Gen4 Data Rate) Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Maximum via stub length for mainstream stackup</td><td>250 um</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for dual stripline route</td><td>One side can be power plane that has low frequency peak-to-peak noise, the other side must be continuous ground and it is the layer that is closer to the signal route. Prefer ground on both sides.</td></tr><tr><td>AC cap value</td><td>Nominal 220 nF recommended (spec range 176 nF to 265 nF including tolerance).</td></tr><tr><td>Routing type</td><td>Main route routing must be interleaved.</td></tr><tr><td>M.2 connector</td><td>1. Each M.2 connector Vss pad should be connected to its own Vss via. The distance between the edge of the pad and the edge of the via pad should be 255 um max.
2. Toe-side routing only for SMT connector. </td></tr><tr><td>Add-in card</td><td>Assuming ~50 mm of PCB routing and 2 vias with spec reference package. The total length matching RX-RX/TX-TX lane to lane (25mm max) include the budget within the module.
</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Rx, Tx</td><td>2</td></tr></table></section><section id="8AF15957-D0E6-48DB-B66D-2A06AD5DCB57"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>(Internal) PCIe Gen5 M.2 Topology (Operating at Gen4 Data Rate) Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>13</td><td /></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>152</td><td /></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>13</td><td /></tr></table><p>Max Length Total (mm): 152</p><p>Max Length Total Note: Max length is BO+M1+M2</p></section><section id="1E1C93E2-5EA4-4FB8-939C-8FEFBA414392"><h2>DMI Gen5</h2><table><caption>DMI Gen5 General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>(1) Continuous GND is recommended.
(2) If continuous GND cannot be implemented, a combination of GND on one side and  continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
(3) If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt), but stitching caps are required over each plane split and need to be placed within 6 mm of a signal running across the plane split.</td></tr><tr><td>Voiding recommendation for mainstream stackup</td><td>It is recommended to void unused (non-functional) pads reference plane for differential vias and pin pads for ESDs, AC caps and connectors to optimize the impedance matching in the channel.</td></tr><tr><td>Unused signals</td><td>Unused data signals should be left as no connect at the ball.</td></tr><tr><td>Routing and return via requirement near vertical transition</td><td>For all vertical transitions, the differential transmission line should be connected to the two vias symmetrically.  Moreover, Vss return vias should be placed near the signal vias in an equidistant symmetrical manner, and all signal vias should have identical Vss return vias around each of them.</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr><tr><td>Recommendations and considerations for routing near switch mode power supply, routing under inductor, routing under phase node, and routing under DrMOS</td><td>Refer to Technical White Paper Doc#:  726825</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for stripline route</td><td>Ground on both sides strongly preferred.  If necessary, only a single continuous power reference plane is permitted on one side, but the other side must be a continuous ground.  Simulation is needed to ensure electrical requirements are met.</td></tr><tr><td>Reference plane for dual stripline route</td><td>Ground on both sides strongly preferred.  If necessary, only a single continuous power reference plane is permitted on one side, but the other side must be a continuous ground and it is the layer that is closer to the signal route.  Simulation is needed to ensure electrical requirements are met.</td></tr></table><table><caption>DMI Gen5 Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.125</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.25</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>25</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>25</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr></table></section><section id="73F1E943-551A-4093-B188-9A6F6109CBE6"><h2>DMI Gen5 Main Link Topology</h2><div><div>DMI Gen5 Main Link Topology Diagram</div><image src="assets/images/ED4E3DBE-A30C-4D47-8C60-52DACD3CCFAC.png" class="contentImage" /></div><table><caption>DMI Gen5 Main Link Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Maximum via stub length for mainstream stackup</td><td>250 um</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Rx, Tx</td><td>2</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO1</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>BO2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>RX</td><td>Device</td><td>5</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO1</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>BO2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>TX</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="ADF52E0C-F647-4526-879A-068D8B3BCC02"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>DMI Gen5 Main Link Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO1</td><td>MS, DSL, SL</td><td>13</td><td /></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td>155</td><td /></tr><tr><td>BO2</td><td>MS, DSL, SL</td><td>13</td><td /></tr></table><p>Max Length Total (mm): 155</p></section><section id="06B76413-7B92-41F8-BC99-012B953A9D9F"><h2>(Internal Validation) DMI Gen5 Main Link Topology</h2><div><div>(Internal Validation) DMI Gen5 Main Link Topology Diagram</div><image src="assets/images/91C1C67F-327A-4DD2-87E0-A84F14207B57.png" class="contentImage" /></div><table><caption>(Internal Validation) DMI Gen5 Main Link Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Maximum via stub length</td><td>250 um</td></tr><tr><td>AC cap value</td><td>Nominal 220 nF recommended (spec range 176 nF to 265 nF including tolerance.)</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Rx, Tx</td><td>4</td></tr></table></section><section id="E9C896D6-E1C1-4D48-B4BF-A5C9EB2A8F79"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>(Internal Validation) DMI Gen5 Main Link Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO1</td><td>MS, DSL, SL</td><td>13</td><td /></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td /><td /></tr><tr><td>BO2</td><td>MS, DSL, SL</td><td>13</td><td /></tr></table></section><section id="29EC3DEF-D4BA-42B5-A6DC-1F9009395D25"><h2>TCP DP</h2><table><caption>TCP DP General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Voiding recommendation</td><td>It is recommended to void unused (non-functional) pads for differential vias and pin pads for CMCs, ESDs and connectors to optimize the impedance matching in the channel.  Voiding of 0402 or smaller AC capacitors pads is not necessary.</td></tr><tr><td>DISP_UTILS</td><td>Recommend 50 Ohm nominal trace impedance with reasonable noise isolation.  Requires level shifter on the platform.</td></tr><tr><td>Recommendations and considerations for routing near switch mode power supply, routing under inductor, routing under phase node, and routing under DrMOS</td><td>Refer to Technical White Paper Doc#:  726825</td></tr></table><table><caption>TCP DP Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.125</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.25</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>25</td></tr></table></section><section id="E3C79CEF-A5A6-49B0-AD14-1CCD727D4C39"><h2>TCP DP UHBR20 Retimer MUX With Barlow Ridge Topology</h2><div><div>TCP DP UHBR20 Retimer MUX With Barlow Ridge Topology Diagram</div><image src="assets/images/CEE75444-366F-4871-B988-62903BB52419.png" class="contentImage" /></div><table><caption>TCP DP UHBR20 Retimer MUX With Barlow Ridge Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Maximum via stub length</td><td>250 um per via </td></tr><tr><td>Routing style</td><td>To reduce system RFI/ EMI, it is recommended to use SL instead of MS. If MS routing is needed, refer to EMC PDG for RFI/ EMI mitigation.</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for stripline route</td><td>Ground on both sides strongly preferred. If necessary, one side can be a power plane that has low amount of low frequency noise, but the other side must be continuous ground. </td></tr><tr><td>Reference plane for dual stripline route</td><td>Ground on both sides strongly preferred. If necessary, one side can be a power plane that has low amount of low frequency noise, but the other side must be continuous ground and it is the layer that is closer to the signal route.</td></tr><tr><td>AC cap value</td><td>Nominal 100 nF recommended (75 nF to 265 nF including tolerance).</td></tr><tr><td>Supported interfaces</td><td>DP2.1 (UHBR20).</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr><tr><td>Retimer MUX</td><td>Retimer MUX RX must be compliant to VESA DisplayPort (DP) Standard version 2.1.</td></tr><tr><td>Barlow Ridge routing guidelines</td><td>Refer to RDC #736855 for Barlow Ridge guidelines. </td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>2</td><td>Pre-Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>CAP</td><td>1</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td /><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Retimer MUX</td><td /><td>Trace</td><td>6</td><td>7</td></tr><tr><td>M4</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>CAP</td><td>2</td><td>Capacitor</td><td>8</td><td>9</td></tr><tr><td>M5</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Barlow Ridge</td><td /><td>Device</td><td>10</td><td>-1</td></tr></table></section><section id="028E5220-D516-4855-97F2-A632A641F800"><h2>Mainstream, Premium Mid Loss (PML), Tx, Pre-Channel</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Tx</p><p>Redriver/Retimer: Pre-Channel</p><table><caption>TCP DP UHBR20 Retimer MUX With Barlow Ridge Topology Mainstream, Premium Mid Loss (PML), Tx, Pre-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>13</td><td /></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td>205</td><td /></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>10</td><td /></tr></table><p>Max Length Total (mm): 205</p><p>Max Length Total Note: The maximum length is based on the assumption that the Retimer MUX RX meets the VESA DisplayPort (DP) standard 2.1. To determine the exact maximum routing length, consult the Retimer Mux vendor.</p></section><section id="1A4DF1E6-F4F5-45CB-AB33-459AE428880F"><h2>Mainstream, Premium Mid Loss (PML), Tx, Pre-Channel 2</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Tx</p><p>Redriver/Retimer: Pre-Channel 2</p><p>Max Length Total Note: Note1*: Refer to Retimer/MUX vendor and Barlow Ridge documentation to determine min/max routing length.</p><table><caption>TCP DP UHBR20 Retimer MUX With Barlow Ridge Topology Mainstream, Premium Mid Loss (PML), Tx, Pre-Channel 2 Other Signals</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>M4+M5</td><td>MS, DSL, SL</td><td>0</td><td>Note1*</td></tr></table></section><section id="32082F36-E5E5-4630-A6C1-52CE6D4338EB"><h2>DP_PWR Pin Back Drive Protection Circuit</h2><div><div>DP_PWR Pin Back Drive Protection Circuit Diagram</div><image src="assets/images/E31A1F05-4093-443F-9E69-ABCCB6BF14F3.png" class="contentImage" /></div><table><caption>DP_PWR Pin Back Drive Protection Circuit Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Non-compliant DP cables</td><td>DP_PWR pin 20 of DP connector provides power to the connected dongle from the platform (source) and monitor (sink). As per specification, normal DP to DP monitor cable assembly should not connect this across the cable. Non-compliant cables in the market have them as direct connection. This results in Display monitor back driving current to the motherboard and causing system malfunction during power on or when waking-up from sleep state.</td></tr><tr><td>Back drive prevention</td><td>Add a back driver protection circuit (FET) as shown above on the DP_PWR pin 20 of the DP connector. Select MOSFET with on resistance less than 0.35 Ohm to meet spec requirement of minimum 2.98 Volts at DP_PWR pin with 0.5 A current.</td></tr><tr><td>N-MOSFET gate</td><td>Connect gate of n-MOSFET to a power supply which will turn off during sleep states and will guarantee that the MOSFET on resistance is &gt; 0.35 Ohm , for example +V12S or +V5S.</td></tr><tr><td>Alternatives</td><td>Customer can have an alternate back drive protection circuit provided it can meet the minimum voltage requirement of 2.98 Volts considering a 3.3 Volts power supply design that also has some voltage tolerance (+/- 5%).</td></tr></table></section><section id="3E9958CB-1580-4768-BE8D-AF10FFB18C58"><h2>(Internal only) TCP DP UHBR20 Retimer MUX M.2 Modular Topology</h2><div><div>TCP DP UHBR20 Retimer MUX M.2 Modular Topology Diagram</div><image src="assets/images/9EF61E79-6532-484F-BE15-622663A78609.png" class="contentImage" /></div><table><caption>(Internal only) TCP DP UHBR20 Retimer MUX M.2 Modular Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Maximum via stub length</td><td>250 um per via between CPU and retimer. Retimer post-channel cannot have via stub.</td></tr><tr><td>Routing style</td><td>Stripline strongly recommended to reduce RFI/ EMI. If microstrip routing is needed, refer to EMC PDG for RFI/ EMI mitigation.</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for stripline route</td><td>Ground on both sides strongly preferred. If necessary, one side can be a power plane that has low amount of low frequency noise, but the other side must be continuous ground. </td></tr><tr><td>Reference plane for dual stripline route</td><td>Ground on both sides strongly preferred. If necessary, one side can be a power plane that has low amount of low frequency noise, but the other side must be continuous ground and it is the layer that is closer to the signal route.</td></tr><tr><td>CMC</td><td>For recommended part numbers, please refer to the EMC Component Selection section. Optional. Populating will not reduce the supported length.</td></tr><tr><td>ESD</td><td>For recommended part numbers, please refer to the EMC Component Selection section.</td></tr><tr><td>AC cap value</td><td>75 nF to 265 nF including tolerance.</td></tr><tr><td>Retimer</td><td>Retimer MUX RX must be compliant to VESA DisplayPort (DP) Standard version 2.1.</td></tr><tr><td>Length from retimer to DP connector</td><td>Superseded by retimer vendor recommendations.</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr><tr><td>Module Information</td><td>Guidelines compatible with: TCSS-401</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Tx</td><td>2</td><td>Pre-Channel</td><td>This note defines the pre-channel as main board only. </td></tr></table></section><section id="E574C12E-3667-4774-882C-914560B97ABA"><h2>Mainstream, Premium Mid Loss (PML), Tx, Pre-Channel</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Tx</p><p>Redriver/Retimer: Pre-Channel</p><table><caption>(Internal only) TCP DP UHBR20 Retimer MUX M.2 Modular Topology Mainstream, Premium Mid Loss (PML), Tx, Pre-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>13</td><td /></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>190</td><td /></tr></table><p>Max Length Total (mm): 190</p></section><section id="2D1D7BA9-E8DC-4E4B-8F90-BD6A9D0551A9"><h2>TCP DP AUX Retimer MUX With Barlow Ridge Topology</h2><div><div>TCP DP AUX Retimer MUX With Barlow Ridge Topology Diagram</div><image src="assets/images/60AE3563-1347-46AB-AAE4-F1275BFAD3EA.png" class="contentImage" /></div><table><caption>TCP DP AUX Retimer MUX With Barlow Ridge Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>No explicit limit, use best known routing practices.</td></tr><tr><td>Transmission line referencing</td><td>Reference planes can be continuous ground or continuous power that have low frequency peak to peak noise. Ground referencing is preferred.</td></tr><tr><td>ESD/ EOS</td><td>Please refer to Thunderbolt Retimer documentation for more details. Refer to RDC #736855 for Barlow Ridge guidelines. </td></tr><tr><td>Retimer MUX</td><td>Retimer MUX must be compliant to VESA DisplayPort (DP) Standard version 2.1.</td></tr><tr><td>Cs cap value</td><td>47 pF nominal.</td></tr><tr><td>Edge rate control</td><td>An edge rate reduction mechanism such as a 47 pF capacitor (Cs) terminated to VSS is recommended. Cs cap is optional.</td></tr><tr><td>AC cap value</td><td>Nominal 100 nF recommended (75 nF to 200 nF including tolerance).</td></tr><tr><td>Pull-up voltage for DP_AUX_N</td><td>3.3V</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Retimer MUX</td><td /><td>Device</td><td>4</td><td>5</td></tr><tr><td>M3</td><td /><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Cs</td><td /><td>Capacitor</td><td>6</td><td>7</td></tr><tr><td>GND</td><td>1</td><td>Ground</td><td>7</td><td>-1</td></tr><tr><td>M3</td><td /><td>Trace</td><td>5</td><td>8</td></tr><tr><td>Barlow Ridge</td><td /><td>Device</td><td>8</td><td>9</td></tr><tr><td>M4</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>CAP</td><td /><td>Capacitor</td><td>10</td><td>11</td></tr><tr><td>100K</td><td /><td>Resistor</td><td>11</td><td>12</td></tr><tr><td>GND</td><td>2</td><td>Ground</td><td>12</td><td>-1</td></tr><tr><td>CAP</td><td /><td>Capacitor</td><td>10</td><td>13</td></tr><tr><td>SBU MUX</td><td /><td>Device</td><td>13</td><td>14</td></tr><tr><td>ESD</td><td /><td>Device</td><td>14</td><td>15</td></tr><tr><td>M5</td><td /><td>Trace</td><td>15</td><td>16</td></tr><tr><td>Type-C Connector</td><td /><td>Device</td><td>16</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Retimer MUX</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Cs</td><td>Capacitor</td><td>6</td><td>7</td></tr><tr><td>GND</td><td>Ground</td><td>7</td><td>-1</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>8</td></tr><tr><td>Barlow Ridge</td><td>Device</td><td>8</td><td>9</td></tr><tr><td>M4</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>CAP</td><td>Capacitor</td><td>10</td><td>11</td></tr><tr><td>100K</td><td>Resistor</td><td>11</td><td>12</td></tr><tr><td>3.3V</td><td>Rail</td><td>12</td><td>-1</td></tr><tr><td>CAP</td><td>Capacitor</td><td>10</td><td>13</td></tr><tr><td>SBU MUX</td><td>Device</td><td>13</td><td>14</td></tr><tr><td>ESD</td><td>Device</td><td>14</td><td>15</td></tr><tr><td>M5</td><td>Trace</td><td>15</td><td>16</td></tr><tr><td>Type-C Connector</td><td>Device</td><td>16</td><td>-1</td></tr></table></section><section id="583E3D9E-186C-4514-87AF-E304D2A39FD8"><h2>Mainstream, Premium Mid Loss (PML), Tx, Post-Channel</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Tx</p><p>Redriver/Retimer: Post-Channel</p><p>Max Length Total Note: Refer to the Barlow Ridge documentation to establish the maximum allowable routing length.</p><table><caption>TCP DP AUX Retimer MUX With Barlow Ridge Topology Mainstream, Premium Mid Loss (PML), Tx, Post-Channel Other Signals</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>M4+M5</td><td>MS, DSL, SL</td><td>0</td></tr></table></section><section id="2AFFEFAA-7998-4947-85C9-E4663991FD8B"><h2>Mainstream, Premium Mid Loss (PML), Tx, Pre-Channel</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Tx</p><p>Redriver/Retimer: Pre-Channel</p><p>Max Length Total (mm): 450</p><p>Max Length Total Note: Consult with the Retimer MUX vendor to confirm the maximum allowable routing length.</p><table><caption>TCP DP AUX Retimer MUX With Barlow Ridge Topology Mainstream, Premium Mid Loss (PML), Tx, Pre-Channel Other Signals</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>25</td><td /></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td>450</td><td /></tr></table></section><section id="81AC3D84-28AC-4494-947C-DB9CA0A3B965"><h2>Mainstream, Premium Mid Loss (PML), Tx, Pre-Channel 2</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Tx</p><p>Redriver/Retimer: Pre-Channel 2</p><p>Max Length Total Note: Refer to the Retimer MUX and Barlow Ridge documentation to establish the maximum allowable routing length.</p><table><caption>TCP DP AUX Retimer MUX With Barlow Ridge Topology Mainstream, Premium Mid Loss (PML), Tx, Pre-Channel 2 Other Signals</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>0</td><td /></tr></table></section><section id="4FDE0B72-0189-41C4-8419-11FA392F4AB0"><h2>HDMI</h2><table><caption>HDMI General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Length matching between pair to pair (inter pair)</td><td>Within 13 mm (HDMI 2.1); 25 mm (HDMI 1.4).</td></tr><tr><td>Voiding recommendation</td><td>It is recommended to void unused (non-functional) pads for differential vias and pin pads for CMCs, ESDs and connectors to optimize the impedance matching in the channel.  Voiding of 0402 or smaller AC capacitors pads is not necessary.</td></tr><tr><td>Unused signals</td><td>Unused data and AUX signals should be left no connected at the BGA ball.</td></tr><tr><td>Routing and return via requirement near vertical transition</td><td>For all vertical transitions, the differential transmission lines should be connected to the two vias symmetrically.  Moreover, Vss return vias should be placed near the signal vias in an equidistant symmetrical manner and all signal vias should have identical Vss return vias around each of them.</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr><tr><td>Recommendations and considerations for routing near switch mode power supply, routing under inductor, routing under phase node, and routing under DrMOS</td><td>Refer to Technical White Paper Doc#:  726825</td></tr></table><table><caption>HDMI Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.125</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.25</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>13</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr></table></section><section id="11A14C0E-2E19-4E14-B338-13C0B328BC7B"><h2>HDMI Limiting Redriver 12G Topology</h2><div><div>HDMI Limiting Redriver 12G Topology Diagram</div><image src="assets/images/5ED9C1E6-ED14-4D2A-9F48-DF3A48BCDDCA.png" class="contentImage" /></div><table><caption>HDMI Limiting Redriver 12G Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Maximum via stub length</td><td>728 um</td></tr><tr><td>Reference plane for microstrip route</td><td>Continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>Reference plane for stripline and dual stripline route</td><td>Both sides can either be continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>CMC</td><td>Refer Electromagnetic Compatibility Chapter (Common Mode Choke Selection) for more details. Populating will not reduce the supported length.</td></tr><tr><td>ESD</td><td>Consult with the redriver vendor to determine the appropriate ESD recommendation. Optional: If Redriver has integrated ESD that meets discharge requirements.</td></tr><tr><td>AC cap value</td><td>85 nF to 200 nF including tolerances.</td></tr><tr><td>Limiting Redriver</td><td>Redriver must be HDMI 2.1a FRL spec compliant.
Redriver part and equalization setting should be selected accordingly to compensate pre-channel losses. Refer to the redriver datasheet for detailed information on EQ settings and performance characteristics to achieve the best results.
The exact pre-channel differential insertion loss for a given port with a specific routing and stackup can have a different maximum routing length limit. These recommendations are intended to ensure designs will have sufficient RX EQ to accommodate the expected worst-case loss.
</td></tr><tr><td>Max supported HDMI 1.4b TMDS data rate</td><td>3.4 Gbps</td></tr><tr><td>Max supported HDMI 2.1 TMDS data rate</td><td>6.0 Gbps</td></tr><tr><td>Max supported HDMI 2.1 FRL data rate</td><td>12 Gbps</td></tr><tr><td>Retimer sideband communication</td><td>Any port configured to support HDMI must implement sideband communications via the DDC (I2C) channel associated with that HDMI port as defined in the Video BIOS Table (VBT).</td></tr><tr><td>Connector</td><td>Connector shall meet all Category 3 requirements defined by the HDMI1.4b spec (Pin assignment, contact sequence, mechanical performance, electrical performance, environmental characteristics, connector drawings) in addition to the electrical performance requirements listed in HDMI2.1 spec which are defined by compliance parametric electrical tests HFR6-1 (Mated Connector Differential Impedance), HFR6-2 (Mated Connector Attenuation - Differential Insertion Loss) and HFR6-3 (Mated Connector Attenuation to Far-End Crosstalk Ratio) and must be included within the “Approved Category 3 Connector list” defined by the HDMI Licensing Administrator Inc.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>2</td><td>Pre-Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC CAP</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>Limiting Redriver</td><td>Device</td><td>5</td><td>6</td></tr><tr><td>M3</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>CMC</td><td>Device</td><td>7</td><td>8</td></tr><tr><td>M4</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>ESD</td><td>Device</td><td>9</td><td>10</td></tr><tr><td>M5</td><td>Trace</td><td>10</td><td>11</td></tr><tr><td>HDMI Connector</td><td>Device</td><td>11</td><td>-1</td></tr></table></section><section id="8582968D-F7E7-4634-B06E-1C7637B65B7F"><h2>Mainstream, Premium Mid Loss (PML), Tx, Post-Channel</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Tx</p><p>Redriver/Retimer: Post-Channel</p><p>Min Length Total Note: Refer to redriver vendor for minimum post-channel lengths.</p><p>Max Length Total Note: Note1*: Max/min routing length for HDMI Limiting Redriver 12G (12 Gbps) depends on redriver performance and its loss compensation capability when used in conjunction with Intel CPU. Work with redriver vendor to ensure the selected part can provide adequate signal integrity for the end device.</p><table><caption>HDMI Limiting Redriver 12G Topology Mainstream, Premium Mid Loss (PML), Tx, Post-Channel Other Signals</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>M3+M4+M5</td><td>MS, DSL, SL</td><td>0</td><td>Note1*</td></tr></table></section><section id="624F7B84-8311-487E-9B56-4ED1DA8BD0AC"><h2>Mainstream, Premium Mid Loss (PML), Tx, Pre-Channel</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Tx</p><p>Redriver/Retimer: Pre-Channel</p><p>Max Length Total Note: Note1*: Max/min routing length for HDMI Limiting Redriver 12G (12 Gbps) depends on redriver performance and its loss compensation capability when used in conjunction with Intel CPU. Work with redriver vendor to ensure the selected part can provide adequate signal integrity for the end device.</p><table><caption>HDMI Limiting Redriver 12G Topology Mainstream, Premium Mid Loss (PML), Tx, Pre-Channel Other Signals</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>0</td><td>Note1*</td></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td>0</td><td>Note1*</td></tr></table></section><section id="E5F3CD72-483B-435E-B19B-9C1DD767C76B"><h2>(Internal) HDMI Limiting Redriver 12G Topology</h2><div><div>HDMI Limiting Redriver 12G Topology Diagram</div><image src="assets/images/6214364F-16AD-4DED-8AB1-1F1B02B78767.png" class="contentImage" /></div><table><caption>(Internal) HDMI Limiting Redriver 12G Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Maximum via stub length</td><td>728 um</td></tr><tr><td>Reference plane for microstrip route</td><td>Continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>Reference plane for stripline and dual stripline route</td><td>Both sides can either be continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>CMC</td><td>Refer Electromagnetic Compatibility Chapter (Common Mode Choke Selection) for more details. Populating will not reduce the supported length.</td></tr><tr><td>ESD</td><td>Consult with the redriver vendor to determine the appropriate ESD recommendation. Optional: If Redriver has integrated ESD that meets discharge requirements.</td></tr><tr><td>AC cap value</td><td>85 nF to 200 nF including tolerances.</td></tr><tr><td>Limiting Redriver</td><td>Parade PS8219 Re-driver o equivalent ( Re-driver equalization should be selected accordantly to compensate pre-channel losses) 
Refer to the re-driver vendor datasheet for detailed information on EQ settings and performance characteristics to achieve the best results.</td></tr><tr><td>Max supported HDMI 1.4b TMDS data rate</td><td>3.4 Gbps</td></tr><tr><td>Max supported HDMI 2.1 TMDS data rate</td><td>6.0 Gbps</td></tr><tr><td>Max supported HDMI 2.1 FRL data rate</td><td>12 Gbps</td></tr><tr><td>Retimer sideband communication</td><td>Any port configured to support HDMI must implement sideband communications via the DDC (I2C) channel associated with that HDMI port as defined in the Video BIOS Table (VBT).</td></tr><tr><td>Connector</td><td>Connector shall meet all Category 3 requirements defined by the HDMI1.4b spec (Pin assignment, contact sequence, mechanical performance, electrical performance, environmental characteristics, connector drawings) in addition to the electrical performance requirements listed in HDMI2.1 spec which are defined by compliance parametric electrical tests HFR6-1 (Mated Connector Differential Impedance), HFR6-2 (Mated Connector Attenuation - Differential Insertion Loss) and HFR6-3 (Mated Connector Attenuation to Far-End Crosstalk Ratio) and must be included within the “Approved Category 3 Connector list” defined by the HDMI Licensing Administrator Inc.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>2</td><td>Pre-Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC CAP</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>Limiting Redriver</td><td>Device</td><td>5</td><td>6</td></tr><tr><td>M3</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>CMC</td><td>Device</td><td>7</td><td>8</td></tr><tr><td>M4</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>ESD</td><td>Device</td><td>9</td><td>10</td></tr><tr><td>M5</td><td>Trace</td><td>10</td><td>11</td></tr><tr><td>HDMI Connector</td><td>Device</td><td>11</td><td>-1</td></tr></table></section><section id="F352B55B-70E8-4AD8-ABC4-070B7A16D08E"><h2>Mainstream, Premium Mid Loss (PML), Tx, Post-Channel</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Tx</p><p>Redriver/Retimer: Post-Channel</p><table><caption>(Internal) HDMI Limiting Redriver 12G Topology Mainstream, Premium Mid Loss (PML), Tx, Post-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>M3+M4+M5</td><td>MS, DSL, SL</td><td>25</td></tr></table><p>Min Length Total Note: Refer to redriver vendor for minimum post-channel lengths.</p><p>Max Length Total (mm): 25</p></section><section id="D38058E8-1430-4D00-830A-BFE5E03E264B"><h2>Mainstream, Premium Mid Loss (PML), Tx, Pre-Channel</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Tx</p><p>Redriver/Retimer: Pre-Channel</p><table><caption>(Internal) HDMI Limiting Redriver 12G Topology Mainstream, Premium Mid Loss (PML), Tx, Pre-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>13</td></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td>175</td></tr></table><p>Max Length Total (mm): 175</p></section><section id="81C5C838-0021-4641-BBE2-70B07EAB3E58"><h2>HDMI Retimer 12G Topology</h2><div><div>HDMI Retimer 12G Topology Diagram</div><image src="assets/images/8736D997-1014-42E2-ACB4-540FA719D1DA.png" class="contentImage" /></div><table><caption>HDMI Retimer 12G Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Maximum via stub length</td><td>728 um</td></tr><tr><td>Reference plane for microstrip route</td><td>Continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>Reference plane for stripline and dual stripline route</td><td>Both sides can either be continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>CMC</td><td>Refer Electromagnetic Compatibility Chapter (Common Mode Choke Selection) for more details. Populating will not reduce the supported length.</td></tr><tr><td>ESD</td><td>Please consult with the retimer vendor to determine the appropriate ESD recommendation. Optional: If Retimer has integrated ESD that meets discharge requirements.</td></tr><tr><td>AC cap value</td><td>85 nF to 200 nF including tolerances.</td></tr><tr><td>Retimer</td><td>Retimer Rx must be spec compliable for HDMI 2.1a FRL source requirements at TP2_EQ </td></tr><tr><td>Max supported HDMI 1.4b TMDS data rate</td><td>3.4 Gbps</td></tr><tr><td>Max supported HDMI 2.1 TMDS data rate</td><td>6.0 Gbps</td></tr><tr><td>Max supported HDMI 2.1 FRL data rate</td><td>12 Gbps</td></tr><tr><td>Retimer sideband communication</td><td>Any port configured to support HDMI must implement sideband communications via the DDC (I2C) channel associated with that HDMI port as defined in the Video BIOS Table (VBT).</td></tr><tr><td>Connector</td><td>Connector shall meet all Category 3 requirements defined by the HDMI1.4b spec (Pin assignment, contact sequence, mechanical performance, electrical performance, environmental characteristics, connector drawings) in addition to the electrical performance requirements listed in HDMI2.1 spec which are defined by compliance parametric electrical tests HFR6-1 (Mated Connector Differential Impedance), HFR6-2 (Mated Connector Attenuation - Differential Insertion Loss) and HFR6-3 (Mated Connector Attenuation to Far-End Crosstalk Ratio) and must be included within the “Approved Category 3 Connector list” defined by the HDMI Licensing Administrator Inc.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>2</td><td>Pre-Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC CAP</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>Retimer</td><td>Device</td><td>5</td><td>6</td></tr><tr><td>M3</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>CMC</td><td>Device</td><td>7</td><td>8</td></tr><tr><td>M4</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>ESD</td><td>Device</td><td>9</td><td>10</td></tr><tr><td>M5</td><td>Trace</td><td>10</td><td>11</td></tr><tr><td>HDMI Connector</td><td>Device</td><td>11</td><td>-1</td></tr></table></section><section id="85BEFB79-406C-472C-B34F-0CE1DB69DC84"><h2>Mainstream, Premium Mid Loss (PML), Tx, Post-Channel</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Tx</p><p>Redriver/Retimer: Post-Channel</p><p>Max Length Total (mm): 25</p><table><caption>HDMI Retimer 12G Topology Mainstream, Premium Mid Loss (PML), Tx, Post-Channel Other Signals</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>M3+M4+M5</td><td>MS, DSL, SL</td><td>0</td><td>Refer to vendor guidelines</td></tr></table></section><section id="59B34B5B-4E5A-4F24-9377-781848F1A5D5"><h2>Mainstream, Premium Mid Loss (PML), Tx, Pre-Channel</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Tx</p><p>Redriver/Retimer: Pre-Channel</p><table><caption>HDMI Retimer 12G Topology Mainstream, Premium Mid Loss (PML), Tx, Pre-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>13</td></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td>220</td></tr></table><p>Max Length Total (mm): 220</p></section><section id="93742A63-CC27-4ED2-A146-311AB8BF52B7"><h2>HDMI DDC Topology</h2><div><div>HDMI DDC Topology Diagram</div><image src="assets/images/883021EE-81A6-4A7D-9227-17562D918C2E.jpg" class="contentImage" /></div><div><div>HDMI DDC Buffered Topology Diagram</div><image src="assets/images/2EA67CDA-7848-440E-939E-29FB084EBD4C.jpg" class="contentImage" /></div><table><caption>HDMI DDC Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Routing</td><td>Total length from driver to HDMI connector is limited by spec capacitance limit of 50 pF including trace capacitance and discrete. Please refer to I2C section for calculation details.</td></tr><tr><td>Power rails</td><td>Power rails which will turn off in S3-S5 sleep states.</td></tr><tr><td>VCC-A</td><td>1.8 V</td></tr><tr><td>VCC-B</td><td>5 V</td></tr><tr><td>VCC-C</td><td>3.3 V</td></tr><tr><td>U1 </td><td>I2C Voltage Level Translator, TCA9509 or equivalent.</td></tr><tr><td>R1 resistor</td><td>10 kΩ ± 5%</td></tr><tr><td>R2 resistor</td><td>1.5 kΩ ± 5%</td></tr><tr><td>Back drive current protection</td><td>Max capacitance for back drive current protection Schottky diode is 10 pF.  Must use diode of Schottky type to minimize voltage drop.</td></tr><tr><td>I2C guidance</td><td>DDC signals follow I2C guidelines.</td></tr><tr><td>Alternative implementations </td><td>Depending on the Active Level Shifter implemented the DDC implementation may vary.  Please refer to the vendors requirements for any changes in implementation.</td></tr><tr><td>Active level shifter part</td><td>Follow Active Level Shifter datasheet recommendation as SDA/SCL signals may be optional depending on the part requirements. Component may be removed from the topology diagram if SDA/SCL connections are not required.</td></tr><tr><td>ESD</td><td>Refer to Electromagnetic Compatibility chapter (ESD Diode Selection). </td></tr><tr><td>Cs cap value</td><td>47 pF nominal.</td></tr><tr><td>Edge rate control</td><td>An edge rate reduction mechanism such as a 47 pF capacitor (Cs) terminated to VSS is recommended to comply with DisplayPort maximum Aux slew rate specification .</td></tr></table></section><section id="61099475-F009-471A-897C-927C16286E54"><h2>Mainstream, Premium Mid Loss (PML), Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Tx</p><p>Redriver/Retimer: None</p><table><caption>HDMI DDC Topology Mainstream, Premium Mid Loss (PML), Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>13</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>254</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>254</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>254</td></tr><tr><td>M4+M5</td><td>MS, DSL, SL</td><td>38</td></tr></table><p>Max Length Total (mm): 254</p><table><caption>HDMI DDC Topology Mainstream, Premium Mid Loss (PML), Tx Other Signals</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>MS</td><td>MS, DSL, SL</td><td>25</td></tr></table></section><section id="0A184ED8-3769-4892-87D2-9E9FBB451A70"><h2>HDMI Hot Plug Detect Implementation</h2><div><div>HDMI Hot Plug Detect Implementation Diagram</div><image src="assets/images/CD72623A-E748-4195-B8ED-8214E35B5AB5.jpg" class="contentImage" /></div><table><caption>HDMI Hot Plug Detect Implementation Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Routing</td><td>Recommend 45 Ohm nominal trace impedance with reasonable noise isolation.</td></tr><tr><td>VCC</td><td>1.8 V</td></tr><tr><td>R1</td><td>100 kΩ ±5%</td></tr><tr><td>R2</td><td>100 kΩ ±5%</td></tr><tr><td>Q1</td><td>BSS138p or equivalent, 0.85 V &lt; VGS threshold &lt; 1.95 V, input capacitance &lt; 1 nF.</td></tr><tr><td>Connectivity</td><td>Ensure to follow the vendor data sheet for any additional HPD connectivity requirements.</td></tr><tr><td>ESD</td><td>Refer to Electromagnetic Compatibility chapter (ESD Diode Selection). </td></tr></table></section><section id="E38A73D2-7C9D-4E0B-BE90-41CD4E64DDB1"><h2>eDP</h2><table><caption>eDP General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Voiding recommendation</td><td>It is recommended to void unused (non-functional) pads for differential vias, and pin pads for CMCs, ESDs and connectors to optimize the impedance matching in the channel.  Voiding of 0402 or smaller AC capacitors pads is not necessary.</td></tr><tr><td>Recommendations and considerations for routing near switch mode power supply, routing under inductor, routing under phase node, and routing under DrMOS</td><td>Refer to Technical White Paper Doc#:  726825</td></tr></table><table><caption>eDP Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.125</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.25</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>25</td></tr></table></section><section id="159A64C4-8D90-40B2-86CB-8894581C79AF"><h2>eDP HBR2 Main Link Topology</h2><div><div>eDP HBR2 Main Link Topology Diagram</div><image src="assets/images/0A344835-670D-4582-AFF4-7C9BCAA64E16.png" class="contentImage" /></div><table><caption>eDP HBR2 Main Link Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane for microstrip route</td><td>Continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>Reference plane for stripline and dual stripline route</td><td>Both sides can either be continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>CMC</td><td>Please refer to EMC Component Selection section for more details. Populating will not reduce the supported length.</td></tr><tr><td>AC cap value</td><td>75 nF to 265 nF including tolerance.</td></tr><tr><td>355 mm cable assembly (micro coaxial)</td><td>80-100 Ohm  including tolerance. 25 mm assembly insertion loss ≥ -0.62 dB. 355 mm assembly insertion loss ≥ -5.1 dB @ 4.05 GHz.</td></tr><tr><td>Twisted pair cable assembly</td><td>Refer to "ADL_TwistedPair_CableSpec_eDP_TWP_Rev0p7" document #644925.  This document describes the electrical parameter limits for the twisted pair cables assumed for this topology. It does not consider any EMI/ RFI risks.</td></tr><tr><td>TCON RX equalization</td><td>CTLE only.</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>AC CAP</td><td>Capacitor</td><td>5</td><td>6</td></tr><tr><td>M4</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>CMC</td><td>Device</td><td>7</td><td>8</td></tr><tr><td>M5</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>eDP Connector</td><td>Device</td><td>9</td><td>-1</td></tr></table></section><section id="F4AC5010-D158-43CC-B292-2B9DC5DC15CB"><h2>Mainstream, Premium Mid Loss (PML), Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Tx</p><p>Redriver/Retimer: None</p><table><caption>eDP HBR2 Main Link Topology Mainstream, Premium Mid Loss (PML), Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>13</td></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td>310</td></tr><tr><td>M3+M4+M5</td><td>MS, DSL, SL</td><td>20</td></tr><tr><td>Cable</td><td>Cable</td><td>355</td></tr></table><p>Max Length Total (mm): 310</p><p>Max Length Total Note: Max length not including cable</p></section><section id="9B20D864-035B-4458-AA2E-545212632A10"><h2>eDP HBR3 Main Link CTLE Topology</h2><div><div>eDP HBR3 Main Link CTLE Topology Diagram</div><image src="assets/images/A7255C1A-C09C-41A6-B00D-84650C9AF5B5.png" class="contentImage" /></div><table><caption>eDP HBR3 Main Link CTLE Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane for microstrip route</td><td>Continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>Reference plane for stripline and dual stripline route</td><td>Both sides can either be continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>CMC</td><td>Please refer to EMC Component Selection section for more details. Populating will not reduce the supported length.</td></tr><tr><td>AC cap value</td><td>75 nF to 265 nF including tolerance.</td></tr><tr><td>355 mm cable assembly (micro coaxial)</td><td>80-100 Ohm  including tolerance. 25 mm assembly insertion loss ≥ -0.62 dB. 355 mm assembly insertion loss ≥ -5.1 dB @ 4.05 GHz.</td></tr><tr><td>Twisted pair cable assembly</td><td>Refer to "ADL_TwistedPair_CableSpec_eDP_TWP_Rev0p7" document #644925.  This document describes the electrical parameter limits for the twisted pair cables assumed for this topology. It does not consider any EMI/ RFI risks.</td></tr><tr><td>TCON RX equalization</td><td>CTLE only.</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr><tr><td>Maximum via stub length</td><td>728 um</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>AC CAP</td><td>Capacitor</td><td>5</td><td>6</td></tr><tr><td>M4</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>CMC</td><td>Device</td><td>7</td><td>8</td></tr><tr><td>M5</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>eDP Connector</td><td>Device</td><td>9</td><td>-1</td></tr></table></section><section id="A10468AE-F2B2-4850-A75B-CDEA4D8F4B5C"><h2>Mainstream, Premium Mid Loss (PML), Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Tx</p><p>Redriver/Retimer: None</p><table><caption>eDP HBR3 Main Link CTLE Topology Mainstream, Premium Mid Loss (PML), Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>13</td></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td>230</td></tr><tr><td>M3+M4+M5</td><td>MS, DSL, SL</td><td>20</td></tr><tr><td>Cable</td><td>Cable</td><td>355</td></tr></table><p>Max Length Total (mm): 230</p><p>Max Length Total Note: Max length not including cable</p></section><section id="B549F01E-8B39-42F5-8D3C-CE641B51CD00"><h2>eDP HBR3 Main Link CTLE+DFE Topology</h2><div><div>eDP HBR3 Main Link CTLE+DFE Topology Diagram</div><image src="assets/images/D0F3CB28-BC90-4245-8AB9-043531961599.png" class="contentImage" /></div><table><caption>eDP HBR3 Main Link CTLE+DFE Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane for microstrip route</td><td>Continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>Reference plane for stripline and dual stripline route</td><td>Both sides can either be continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>CMC</td><td>Please refer to EMC Component Selection section for more details. Populating will not reduce the supported length.</td></tr><tr><td>AC cap value</td><td>75 nF to 265 nF including tolerance.</td></tr><tr><td>355 mm cable assembly (micro coaxial)</td><td>80-100 Ohm  including tolerance. 25 mm assembly insertion loss ≥ -0.62 dB. 355 mm assembly insertion loss ≥ -5.1 dB @ 4.05 GHz.</td></tr><tr><td>Twisted pair cable assembly</td><td>Refer to "ADL_TwistedPair_CableSpec_eDP_TWP_Rev0p7" document #644925.  This document describes the electrical parameter limits for the twisted pair cables assumed for this topology. It does not consider any EMI/ RFI risks.</td></tr><tr><td>TCON RX equalization</td><td>CTLE + DFE.</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr><tr><td>Maximum via stub length</td><td>728 um</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>AC CAP</td><td>Capacitor</td><td>5</td><td>6</td></tr><tr><td>M4</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>CMC</td><td>Device</td><td>7</td><td>8</td></tr><tr><td>M5</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>eDP Connector</td><td>Device</td><td>9</td><td>-1</td></tr></table></section><section id="B489BD23-C891-4CC9-993D-268F37558783"><h2>Mainstream, Premium Mid Loss (PML), Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Tx</p><p>Redriver/Retimer: None</p><table><caption>eDP HBR3 Main Link CTLE+DFE Topology Mainstream, Premium Mid Loss (PML), Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>13</td></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td>310</td></tr><tr><td>M3+M4+M5</td><td>MS, DSL, SL</td><td>20</td></tr><tr><td>Cable</td><td>Cable</td><td>355</td></tr></table><p>Max Length Total (mm): 310</p><p>Max Length Total Note: Max length not including cable</p></section><section id="7C7B24BA-BF55-4952-9A32-56CF8DB0AAD5"><h2>eDP HBR3 Main Link MUX CTLE Topology</h2><div><div>eDP HBR3 Main Link MUX CTLE Topology Diagram</div><image src="assets/images/D974D04D-029B-4039-BEDA-F7B14379ED25.png" class="contentImage" /></div><table><caption>eDP HBR3 Main Link MUX CTLE Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane for microstrip route</td><td>Continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>Reference plane for stripline and dual stripline route</td><td>Both sides can either be continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>CMC</td><td>Please refer to EMC Component Selection section for more details. Populating will not reduce the supported length.</td></tr><tr><td>AC cap value</td><td>75 nF to 265 nF including tolerance.</td></tr><tr><td>Mux component guidelines</td><td>Use a passive mux with the following parameters:
Differential insertion loss @ 4.05 GHz &gt; -2.2 dB
Differential return loss @ 4.05 GHz &lt; -8.0 dB
Differential FEXT @ 4.05 GHz &lt; -50 dB</td></tr><tr><td>355 mm cable assembly (micro coaxial)</td><td>80-100 Ω  including tolerance. 25 mm assembly insertion loss ≥ -0.62 dB. 355 mm assembly insertion loss ≥ -5.1 dB @ 4.05 GHz.</td></tr><tr><td>Twisted pair cable assembly</td><td>Refer to "ADL_TwistedPair_CableSpec_eDP_TWP_Rev0p7" Document 644925.  This document describes the electrical parameter limits for the twisted pair cables assumed for this topology. It does not consider any EMI/RFI risks.</td></tr><tr><td>TCON RX equalization</td><td>CTLE only.</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr><tr><td>Maximum via stub length</td><td> 728 um</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>MUX</td><td>Device</td><td>5</td><td>6</td></tr><tr><td>M4</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>AC CAP</td><td>Capacitor</td><td>7</td><td>8</td></tr><tr><td>M5</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>CMC</td><td>Device</td><td>9</td><td>10</td></tr><tr><td>M6</td><td>Trace</td><td>10</td><td>11</td></tr><tr><td>eDP Connector</td><td>Device</td><td>11</td><td>-1</td></tr></table></section><section id="04CACC48-3900-4E13-88B2-7280D7B332D3"><h2>Mainstream, Premium Mid Loss (PML), Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Tx</p><p>Redriver/Retimer: None</p><table><caption>eDP HBR3 Main Link MUX CTLE Topology Mainstream, Premium Mid Loss (PML), Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>13</td></tr><tr><td>M1+M2+M3</td><td>MS, DSL, SL</td><td>160</td></tr><tr><td>M4+M5+M6</td><td>MS, DSL, SL</td><td>20</td></tr><tr><td>Cable</td><td>Cable</td><td>355</td></tr></table><p>Max Length Total (mm): 160</p><p>Max Length Total Note: Max length not including cable</p></section><section id="751BE96B-4F69-4196-A091-11B78DB852C5"><h2>eDP HBR3 Main Link MUX CTLE+DFE Topology</h2><div><div>eDP HBR3 Main Link MUX CTLE+DFE Topology Diagram</div><image src="assets/images/C56D4E92-8C19-490B-84EB-3CB47368EA1D.png" class="contentImage" /></div><table><caption>eDP HBR3 Main Link MUX CTLE+DFE Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane for microstrip route</td><td>Continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>Reference plane for stripline and dual stripline route</td><td>Both sides can either be continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>CMC</td><td>Please refer to EMC Component Selection section for more details. Populating will not reduce the supported length.</td></tr><tr><td>AC cap value</td><td>75 nF to 265 nF including tolerance.</td></tr><tr><td>Mux component guidelines</td><td>Use a passive mux with the following parameters:
Differential insertion loss @ 4.05 GHz &gt; -2.2 dB
Differential return loss @ 4.05 GHz &lt; -8.0 dB
Differential FEXT @ 4.05 GHz &lt; -50 dB
</td></tr><tr><td>355 mm cable assembly (micro coaxial)</td><td>80-100 Ω  including tolerance. 25 mm assembly insertion loss ≥ -0.62 dB. 355 mm assembly insertion loss ≥ -5.1 dB @ 4.05 GHz.</td></tr><tr><td>Twisted pair cable assembly</td><td>Refer to "ADL_TwistedPair_CableSpec_eDP_TWP_Rev0p7" document #644925.  This document describes the electrical parameter limits for the twisted pair cables assumed for this topology. It does not consider any EMI/ RFI risks.</td></tr><tr><td>TCON RX equalization</td><td>CTLE + DFE.</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr><tr><td>Maximum via stub length</td><td> 728 um</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>MUX</td><td>Device</td><td>5</td><td>6</td></tr><tr><td>M4</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>AC CAP</td><td>Capacitor</td><td>7</td><td>8</td></tr><tr><td>M5</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>CMC</td><td>Device</td><td>9</td><td>10</td></tr><tr><td>M6</td><td>Trace</td><td>10</td><td>11</td></tr><tr><td>eDP Connector</td><td>Device</td><td>11</td><td>-1</td></tr></table></section><section id="A5F1220D-482B-40B5-9968-679DDCB99781"><h2>Mainstream, Premium Mid Loss (PML), Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Tx</p><p>Redriver/Retimer: None</p><table><caption>eDP HBR3 Main Link MUX CTLE+DFE Topology Mainstream, Premium Mid Loss (PML), Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>13</td></tr><tr><td>M1+M2+M3</td><td>MS, DSL, SL</td><td>250</td></tr><tr><td>M4+M5+M6</td><td>MS, DSL, SL</td><td>20</td></tr><tr><td>Cable</td><td>Cable</td><td>355</td></tr></table><p>Max Length Total (mm): 250</p><p>Max Length Total Note: Max length not including cable</p></section><section id="51DE325B-FA4A-4933-8B0A-44442778ABDF"><h2>eDP Auxiliary Main Link Topology</h2><div><div>eDP Auxilary Main Link Topology Diagram</div><image src="assets/images/7C3C447D-3968-49BE-A562-EFDB63940A39.png" class="contentImage" /></div><table><caption>eDP Auxiliary Main Link Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Transmission line referencing</td><td>Reference planes can be continuous ground or continuous power that have low frequency peak to peak noise. Ground referencing is preferred.</td></tr><tr><td>AC cap value</td><td> 75 nF to 200 nF including tolerance.</td></tr><tr><td>Cable assembly</td><td>75 - 100 Ohm including tolerance. Insertion loss ≥ -1.0 dB @ 1 MHz.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>4</td><td>Total Channel</td></tr><tr><td>Rx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX_RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>AC CAP</td><td>Capacitor</td><td>5</td><td>6</td></tr><tr><td>eDP Connector</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="BD46CCD8-228A-4318-ADA0-6802016ED3E1"><h2>Mainstream, Premium Mid Loss (PML), Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Tx</p><p>Redriver/Retimer: None</p><table><caption>eDP Auxiliary Main Link Topology Mainstream, Premium Mid Loss (PML), Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>25</td></tr><tr><td>M1+M2+M3</td><td>MS, DSL, SL</td><td>450</td></tr><tr><td>Cable</td><td>Cable</td><td>500</td></tr></table><p>Max Length Total (mm): 450</p><p>Max Length Total Note: Max length not including cable.</p></section><section id="7703BAD9-3478-4A45-B118-85E38EED7926"><h2>eDP Hot Plug Detect Implementation</h2><div><div>eDP Hot Plug Detect Implementation Diagram</div><image src="assets/images/DDBC2C16-DA42-47D6-9D6C-E127A5CD3AA2.jpg" class="contentImage" /></div><table><caption>eDP Hot Plug Detect Implementation Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Routing</td><td>Recommend 45 Ohm nominal trace impedance with reasonable noise isolation.</td></tr><tr><td>VCC</td><td>1.25 V</td></tr><tr><td>R1</td><td>100 kΩ ± 5%</td></tr><tr><td>R2</td><td>100 kΩ ± 5%</td></tr><tr><td>Q1</td><td>For panel implementing eDP HPD: 
BSS138p or equivalent (0.85 V &lt; VGS threshold &lt; 1.95 V, input capacitance &lt; 1 nF)

For panel implementing eDP LVHPD: 
RU1J002YN or equivalent  (0.35 V &lt; VGS &lt; 0.8 V, input capacitance &lt; 1 nF)</td></tr><tr><td>Connectivity</td><td>Ensure to follow the vendor data sheet for any additional HPD connectivity requirements.</td></tr></table></section><section id="9814B4C0-7C5E-4A7C-8DFD-A9F50924E5A5"><h2>(Internal) eDP HBR3 Main Link M.2 Modular Topology</h2><div><div>(Internal) eDP HBR3 Main Link M.2 Modular Topology Diagram</div><image src="assets/images/F1397A76-F3C8-43B0-817F-7C22C9C81B98.png" class="contentImage" /></div><table><caption>(Internal) eDP HBR3 Main Link M.2 Modular Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane for microstrip route</td><td>Continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>Reference plane for stripline and dual stripline route</td><td>Both sides can either be continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>CMC</td><td>Please refer to EMC Component Selection section for more details. Populating will not reduce the supported length.</td></tr><tr><td>AC cap value</td><td>75 nF to 265 nF including tolerance.</td></tr><tr><td>355 mm cable assembly (micro coaxial)</td><td>80-100 Ohm  including tolerance. 25 mm assembly insertion loss ≥ -0.62 dB. 355 mm assembly insertion loss ≥ -5.1 dB @ 4.05 GHz.</td></tr><tr><td>Twisted pair cable assembly</td><td>Refer to "ADL_TwistedPair_CableSpec_eDP_TWP_Rev0p7" document #644925.  This document describes the electrical parameter limits for the twisted pair cables assumed for this topology. It does not consider any EMI/ RFI risks.</td></tr><tr><td>TCON RX equalization</td><td>CTLE EQ or CTLE+DFE EQ can be used.</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr><tr><td>Maximum via stub length</td><td>728 um</td></tr><tr><td>Module Information</td><td>Guidelines compatible with: TCSS-500.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Tx</td><td>2</td><td>Total Channel</td><td>This note defines the pre-channel as main board only. </td></tr></table></section><section id="3DD4CBAF-B0AA-4F38-BDD8-09E22ACC0769"><h2>Mainstream, Premium Mid Loss (PML), Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Tx</p><p>Redriver/Retimer: None</p><table><caption>(Internal) eDP HBR3 Main Link M.2 Modular Topology Mainstream, Premium Mid Loss (PML), Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>13</td><td /></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>210</td><td>CTLE only assumed. This solution can be extended if DFE is applied. Contact SI owner if more solution is required.</td></tr></table><p>Max Length Total (mm): 210</p><p>Max Length Total Note: Assuming TCSS 500 eDP Module. If another module is used, this recommendation must be revisted.</p></section><section id="C75D0F24-9623-4E39-89D5-C8A510ED2CFE"><h2>TCP TBT5</h2><table><caption>TCP TBT5 General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Voiding recommendation for mainstream stackup</td><td>It is recommended to void unused (non-functional) pads for differential vias and pin pads for ESDs, AC caps and connectors to optimize the impedance matching in the channel.</td></tr><tr><td>Optimal routing</td><td>For optimal performance it is recommended to begin layout with TBT routing, use arc routing and maintain 3H spacing to vias/ void/ splits. It's also recommended that return loss specification of routing from retimer to Type-C connector is met. It is listed in section 5.5.1.1. of Type-C specification (Document #557111).</td></tr><tr><td>Discrete component part size for mainstream stackup</td><td>Recommend 0201 components.  It is OK to use 0402 component between CPU and retimer when NOT routing near maximum length. Strongly recommend 0201 components between retimer and Type-C connector, 0402 components may result in return loss spec violation.</td></tr><tr><td>Recommended short protection circuit</td><td>It is recommended to include this circuit to comply with USB ECN \"RX AC Coupling Capacitor Option\" to provide ESD/ EOS protection and set RX bias at the Type-C connector. See notes on each topology for Intel's recommendation on DC rating of the Crx. The customer should consider short event to VBUS that can be up to 25 V.</td></tr><tr><td>Unused signals</td><td>Unused data and AUX signals should be left unconnected at the BGA ball.</td></tr><tr><td>Routing and return via requirement near vertical transition</td><td>For all vertical transitions, the differential transmission lines should be connected to the two vias symmetrically.  Moreover, Vss return vias should be placed near the signal vias in an equidistant symmetrical manner and all signal vias should have identical Vss return vias around each of them.</td></tr><tr><td>Recommendations and considerations for routing near switch mode power supply, routing under inductor, routing under phase node, and routing under DrMOS</td><td>Refer to "Switching VR Circuit Guidelines" in the "General Design Considerations" section as well as Technical White Paper Doc#:  726825</td></tr><tr><td>Dual-stripline routing recommendation</td><td>Dual-stripline routings refer to "General Dual-Stripline Support" section.  When routing orthogonal or with angle on top of TBT5 DSL tlines, allow maximum of 3 aggressor pairs to route over 1 DSL routing victim pair.</td></tr></table><table><caption>General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>TCP0_dfx_dmonobs_n/p_lv[1:0]</td><td>Do not include in external PDG. Route as 50 Ω single ended impedance traces.  Provide good noise isolation (12 mil minimum). Connect to SMA/ SMP.</td></tr><tr><td>TCP0_dfx_amon_obs_lv</td><td>Do not include in external PDG. Route as 50 Ω single ended impedance traces.  Provide good noise isolation (12 mil minimum). Connect to SMA/ SMP.</td></tr></table><table><caption>TCP TBT5 Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.125</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.125</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>25</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>25</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>25</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr></table></section><section id="1173EB0B-2DF3-41EE-A36D-41E7BB516590"><h2>TCP TBT5 Retimer Topology</h2><div><div>TCP TBT5 Retimer Topology Diagram</div><image src="assets/images/07EB538C-9742-4B5C-A479-C7C2E4888380.png" class="contentImage" /></div><table><caption>TCP TBT5 Retimer Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Routing style</td><td>Microstrip main route routing must be interleaved.
To reduce system RFI/ EMI, it is recommended to use SL instead of MS. If MS routing is needed, refer to EMC PDG for RFI/ EMI mitigation.</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for stripline route</td><td>Full ground reference is required. Dual reference/ Power reference not allowed.
</td></tr><tr><td>Reference plane for dual stripline route</td><td>Full ground reference is required. Dual reference/ Power reference not allowed.</td></tr><tr><td>ESD</td><td>Please refer to Thunderbolt Retimer documentation for more details. Refer to RDC #843990 for June Bridge 80 Retimer guidelines. </td></tr><tr><td>AC cap value</td><td>135 nF to 265 nF including tolerance.

For the post-channel cap
- Form factor 0201 required
- Rated voltage: 6.3 V.
- Rated voltage 25V if 60W supported

For the pre-channel cap
- Form factor 0201 recommended 
- Rated voltage: 6.3 V.

When the Extended Power Range Power Delivery (EPR) is implemented:
- Form factor: 0402 recommended.
- Rated voltage: 63 V.</td></tr><tr><td>Crx cap value</td><td>297 nF to 363 nF including tolerance.
- Form factor: 0201 required.
- Rated voltage: 6.3 V.
- Rated voltage 25V if 60W supported

When the Extended Power Range Power Delivery (EPR) is implemented:
- Form factor: 0402 recommended.
- Rated voltage: 63 V.</td></tr><tr><td>Rb resistor value</td><td>220 kΩ ± 5%
Form factor: 0201.</td></tr><tr><td>Rc resistor value</td><td>2.2 Ω
- Form factor: 0201.

When the Extended Power Range Power Delivery (EPR) is implemented:
i.	If EPR is @ 28 V, then Rc should be 2.7 Ω ± 5%.
ii.	If EPR is @ 36 V, then Rc should be 3.24 Ω ± 5%.
iii.	If EPR is @ 48 V, then Rc should be 4.02 Ω ± 5%.</td></tr><tr><td>TX bleed resistor placeholder</td><td>Recommend having a placeholder for an 0201 Rb resistor between the AC cap and Type-C connector on the SSTX pairs.</td></tr><tr><td>Retimer</td><td>June Bridge 80</td></tr><tr><td>CIO topology Placement</td><td>ESD Diode, AC cap, Rb Resistor and Rc Resistor should be placed as close as possible to USBC connector up to 8mm radius</td></tr><tr><td>Total insertion loss budget from retimer pins to Type-C connector pads</td><td>Up to 5.8dB @ 13GHz on PCB. Inclusive of HVM variation.  Not inclusive of connector.</td></tr><tr><td>Supported interfaces</td><td>Thunderbolt 5.0, Thunderbolt 4.0, USB4.0 Gen3, USB3.2 Gen2x2 and DP2.1 (UHBR20).</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>2</td><td>Pre-Channel</td><td>Maximum via stub length of 250um.</td></tr><tr><td>Rx, Tx</td><td>2</td><td>Post-Channel</td><td>No via stub allowed.</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap</td><td>1</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>Retimer</td><td /><td>Device</td><td>5</td><td>6</td></tr><tr><td>M3</td><td /><td>Trace</td><td>6</td><td>11</td></tr><tr><td>Rc</td><td /><td>Resistor</td><td>11</td><td>12</td></tr><tr><td>ESD</td><td /><td>Device</td><td>12</td><td>13</td></tr><tr><td>M4</td><td /><td>Trace</td><td>13</td><td>14</td></tr><tr><td>AC Cap</td><td>2</td><td>Capacitor</td><td>14</td><td>15</td></tr><tr><td>AC Cap</td><td>2</td><td>Capacitor</td><td>14</td><td>16</td></tr><tr><td>Rb</td><td /><td>Resistor</td><td>16</td><td>17</td></tr><tr><td>GND</td><td /><td>Ground</td><td>17</td><td>-1</td></tr><tr><td>M5</td><td /><td>Trace</td><td>15</td><td>18</td></tr><tr><td>Type-C Connector</td><td /><td>Device</td><td>18</td><td>-1</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX_RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>Retimer</td><td>Device</td><td>5</td><td>6</td></tr><tr><td>M3</td><td>Trace</td><td>6</td><td>11</td></tr><tr><td>Rc</td><td>Resistor</td><td>11</td><td>12</td></tr><tr><td>ESD</td><td>Device</td><td>12</td><td>13</td></tr><tr><td>M4</td><td>Trace</td><td>13</td><td>14</td></tr><tr><td>Crx</td><td>Capacitor</td><td>14</td><td>15</td></tr><tr><td>Crx</td><td>Capacitor</td><td>14</td><td>16</td></tr><tr><td>Rb</td><td>Resistor</td><td>16</td><td>17</td></tr><tr><td>GND</td><td>Ground</td><td>17</td><td>-1</td></tr><tr><td>M5</td><td>Trace</td><td>15</td><td>18</td></tr><tr><td>Type-C Connector</td><td>Device</td><td>18</td><td>-1</td></tr></table></section><section id="FBC58FF6-CE96-451D-ACE0-1E6A229C9CF8"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx, Post-Channel</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: Post-Channel</p><table><caption>TCP TBT5 Retimer Topology Mainstream, Premium Mid Loss (PML), Rx,Tx, Post-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>M3+M4+M5</td><td>MS</td><td>30</td></tr></table><p>Max Length Total (mm): 30</p></section><section id="F8E26591-6446-487E-860F-8AD256A810D7"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: Pre-Channel</p><table><caption>TCP TBT5 Retimer Topology Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>2</td><td>Minimize BO length to less than 2mm in the escape area near ball for Microstrip lines on Top or Bottom layer. Don't need to consider BO in the inner layer.</td></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td>205</td><td>DSL may cause via stub to be longer than the maximum required 250um. Via stub mitigation routing technique may be employed.</td></tr></table><p>Max Length Total (mm): 205</p><p>Max Length Total Note: BO+M1+M2&lt;=205mm. Max length can be increased up to 240 mm (BO+M1+M2), if more than 90% of the routed as stripline or dual-stripline.</p></section><section id="D26E0917-CAC3-40EA-BD27-4D20FFD2EE42"><h2>TCP TBT5 Retimer with Internal Cable Topology</h2><div><div>TCP TBT5 Retimer with Internal Cable Topology</div><image src="assets/images/D7FD27EA-89E8-47EA-9A3D-9E0F820EB101.png" class="contentImage" /></div><table><caption>TCP TBT5 Retimer with Internal Cable Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Routing style</td><td>Microstrip main route routing must be interleaved.
To reduce system RFI/ EMI, it is recommended to use SL instead of MS. 
 If MS main route routing is needed, 800µm spacing to equivalent signal (S-ES) is required between differential pairs. In cases where spacing to equivalent signal (S-ES) must be decreased due to breakout and break-in region routing constraints, ensure to gradually widen the spacing from 375um back to the standard 800µm to preserve signal integrity. Minimize length of section of routing that has less than 800um spacing.
Refer to EMC PDG for RFI/ EMI mitigation.</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for stripline route</td><td>Full ground reference is required. Dual reference/ Power reference not allowed. </td></tr><tr><td>Reference plane for dual stripline route</td><td>Full ground reference is required. Dual reference/ Power reference not allowed.</td></tr><tr><td>ESD</td><td>Please refer to Thunderbolt Retimer documentation for more details. Refer to RDC #843990 for June Bridge 80 Retimer guidelines.</td></tr><tr><td>AC cap value</td><td>135 nF to 265 nF including tolerance.

For the post-channel cap
- Form factor 0201 required
- Rated voltage: 6.3 V.
- Rated voltage 25V if 60W supported

For the pre-channel cap
- Form factor 0201 recommended 
- Rated voltage: 6.3 V.

When the Extended Power Range Power Delivery (EPR) is implemented:
- Form factor: 0402 recommended.
- Rated voltage: 63 V.</td></tr><tr><td>Crx cap value</td><td>297 nF to 363 nF including tolerance.
- Form factor: 0201 required.
- Rated voltage: 6.3 V.
- Rated voltage 25V if 60W supported

When the Extended Power Range Power Delivery (EPR) is implemented:
- Form factor: 0402 recommended.
- Rated voltage: 63 V.

</td></tr><tr><td>Rb resistor value</td><td>220 kΩ ± 5%
Form factor: 0201</td></tr><tr><td>Rc resistor value</td><td>2.2 Ω ± 10%
Form factor: 0201.

When the Extended Power Range Power Delivery (EPR) is implemented:
i.	If EPR is @ 28 V, then Rc should be 2.7 Ω ± 5%.
ii.	If EPR is @ 36 V, then Rc should be 3.24 Ω ± 5%.
iii.	If EPR is @ 48 V, then Rc should be 4.02 Ω ± 5%.</td></tr><tr><td>TX bleed resistor placeholder</td><td>Recommend having a placeholder for an 0201 Rb resistor between the AC cap and Type-C connector on the SSTX pairs.</td></tr><tr><td>Retimer</td><td>June Bridge 80</td></tr><tr><td>CIO topology Placement</td><td>ESD Diode, AC cap, Rb Resistor and Rc Resistor should be placed as close as possible to USBC connector up to 8mm radius.</td></tr><tr><td>Total insertion loss budget from retimer pins to Type-C connector pads</td><td>Up to 5.8dB @ 13GHz 
Ball to RCP pad (w/o connector). Inclusive of HVM variation.  Not inclusive of connector.</td></tr><tr><td>Supported interfaces</td><td>Thunderbolt 5.0, Thunderbolt 4.0, USB4.0 Gen3, USB3.2 Gen2x2 and DP2.1 (UHBR20).</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>2</td><td>Pre-Channel</td><td>Maximum via stub length 250um.</td></tr><tr><td>Rx, Tx</td><td>2</td><td>Post-Channel</td><td>No via stub length allowed.</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Internal cable connector</td><td>1</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>Internal cable </td><td /><td>Cable</td><td>5</td><td>6</td></tr><tr><td>Internal cable connector</td><td>2</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M3</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>AC Cap</td><td>1</td><td>Capacitor</td><td>8</td><td>9</td></tr><tr><td>Retimer</td><td /><td>Device</td><td>9</td><td>10</td></tr><tr><td>M4</td><td /><td>Trace</td><td>10</td><td>11</td></tr><tr><td>Rc</td><td /><td>Resistor</td><td>11</td><td>12</td></tr><tr><td>ESD</td><td /><td>Device</td><td>12</td><td>13</td></tr><tr><td>M6</td><td /><td>Trace</td><td>13</td><td>14</td></tr><tr><td>AC Cap</td><td>2</td><td>Capacitor</td><td>14</td><td>15</td></tr><tr><td>AC Cap</td><td>2</td><td>Capacitor</td><td>14</td><td>16</td></tr><tr><td>Rb</td><td /><td>Resistor</td><td>16</td><td>17</td></tr><tr><td>GND</td><td /><td>Ground</td><td>17</td><td>-1</td></tr><tr><td>M7</td><td /><td>Trace</td><td>15</td><td>18</td></tr><tr><td>Type-C Connector</td><td /><td>Device</td><td>18</td><td>-1</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX_RX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Internal cable connector</td><td>1</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>Internal cable </td><td /><td>Cable</td><td>5</td><td>6</td></tr><tr><td>Internal cable connector</td><td>2</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M3</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>AC Cap</td><td /><td>Capacitor</td><td>8</td><td>9</td></tr><tr><td>Retimer</td><td /><td>Device</td><td>9</td><td>10</td></tr><tr><td>M4</td><td /><td>Trace</td><td>10</td><td>11</td></tr><tr><td>Rc</td><td /><td>Resistor</td><td>11</td><td>12</td></tr><tr><td>ESD</td><td /><td>Device</td><td>12</td><td>13</td></tr><tr><td>M6</td><td /><td>Trace</td><td>13</td><td>14</td></tr><tr><td>Crx</td><td /><td>Capacitor</td><td>14</td><td>15</td></tr><tr><td>Crx</td><td /><td>Capacitor</td><td>14</td><td>16</td></tr><tr><td>Rb</td><td /><td>Resistor</td><td>16</td><td>17</td></tr><tr><td>GND</td><td /><td>Ground</td><td>17</td><td>-1</td></tr><tr><td>M7</td><td /><td>Trace</td><td>15</td><td>18</td></tr><tr><td>Type-C Connector</td><td /><td>Device</td><td>18</td><td>-1</td></tr></table></section><section id="BFCA26ED-DD88-48A7-9F2C-BFEAC3DB254A"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx, Post-Channel</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: Post-Channel</p><table><caption>TCP TBT5 Retimer with Internal Cable Topology Mainstream, Premium Mid Loss (PML), Rx,Tx, Post-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>M4+M5+M6</td><td>MS</td><td>30</td></tr></table><p>Max Length Total (mm): 30</p></section><section id="4EAFAB39-F276-43C1-B18C-3D4209A4F417"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: Pre-Channel</p><table><caption>TCP TBT5 Retimer with Internal Cable Topology Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>2</td><td>Minimize BO length to less than 2mm in the escape area near ball for Microstrip lines on Top or Bottom layer. Don't need to consider BO in the inner layer.</td></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td>115</td><td>DSL may cause via stub to be longer than the maximum required 250um. Via stub mitigation routing technique may be employed.</td></tr><tr><td>M3</td><td>MS, SL</td><td>20</td><td /></tr><tr><td>Cable</td><td>Cable</td><td>255</td><td>This cable length assumes a FFC cable with the insertion loss of 5.6dB at Nyquist frequency </td></tr></table><p>Min Length Total Note:  </p><p>Max Length Total (mm): 134</p><p>Max Length Total Note: BO+M1+M2+M3&lt;= 135mm. If 90% of the routings are implemented in stripline traces, M1+M2 length can be extended to 135mm &amp; BO+M1+M2+M3&lt;=155mm. Max length not including cable. </p></section><section id="7AD4C795-EEB7-4383-BC4B-55E2A9AC0308"><h2>TCP TBT5 Cascaded Retimer Topology</h2><div><div>TCP TBT5 Cascaded Retimer Topology</div><image src="assets/images/9FBAA87A-E317-4B15-A518-7B5EED36A872.png" class="contentImage" /></div><table><caption>TCP TBT5 Cascaded Retimer Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Routing style</td><td>Microstrip main route routing must be interleaved.
To reduce system RFI/ EMI, it is recommended to use SL instead of MS. 
 If MS main route routing is needed, 800µm spacing to equivalent signal (S-ES) is required between differential pairs. In cases where spacing to equivalent signal (S-ES) must be decreased due to breakout and break-in region routing constraints, ensure to gradually widen the spacing from 375um back to the standard 800µm to preserve signal integrity. Minimize length of section of routing that has less than 800um spacing.
If MS routing is needed, refer to EMC PDG for RFI/ EMI mitigation.</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for stripline route</td><td>Full ground reference is required. Dual reference/ Power reference not allowed. </td></tr><tr><td>Reference plane for dual stripline route</td><td>Full ground reference is required. Dual reference/ Power reference not allowed.</td></tr><tr><td>ESD</td><td>Please refer to Thunderbolt Retimer documentation for more details. Refer to RDC #843990 for June Bridge 80 Retimer guidelines. </td></tr><tr><td>AC cap value</td><td>135 nF to 265 nF including tolerance.

For the post-channel cap
- Form factor 0201 required
- Rated voltage: 6.3 V.
- Rated voltage 25V if 60W supported

For the pre-channel cap
- Form factor 0201 recommended 
- Rated voltage: 6.3 V.

When the Extended Power Range Power Delivery (EPR) is implemented:
- Form factor: 0402 recommended.
- Rated voltage: 63 V.</td></tr><tr><td>Crx cap value</td><td>297 nF to 363 nF including tolerance.
- Form factor: 0201 required.
- Rated voltage: 6.3 V.
- Rated voltage 25V if 60W supported.

When the Extended Power Range Power Delivery (EPR) is implemented:
- Form factor: 0402 recommended.
- Rated voltage: 63 V.</td></tr><tr><td>Rb resistor value</td><td>220 kΩ ± 5%
Form factor: 0201.</td></tr><tr><td>Rc resistor value</td><td>2.2 Ω ± 10%
Form factor: 0201

When the Extended Power Range Power Delivery (EPR) is implemented:
i.	If EPR is @ 28 V, then Rc should be 2.7 Ω ± 5%.
ii.	If EPR is @ 36 V, then Rc should be 3.24 Ω ± 5%.
iii.	If EPR is @ 48 V, then Rc should be 4.02 Ω ± 5%.</td></tr><tr><td>TX bleed resistor placeholder</td><td>Recommend having a placeholder for an 0201 Rb resistor between the AC cap and Type-C connector on the SSTX pairs.</td></tr><tr><td>Retimer</td><td>June Bridge 80</td></tr><tr><td>CIO topology Placement</td><td>ESD Diode, AC cap, Rb Resistor and Rc Resistor should be placed as close as possible to USBC connector up to 8mm radius.</td></tr><tr><td>Total insertion loss budget from retimer pins to Type-C connector pads</td><td>5.8 dB @ 13 GHz on PCB. Inclusive of HVM variation.  Not inclusive of connector.</td></tr><tr><td>Supported interfaces</td><td>Thunderbolt 5.0, Thunderbolt 4.0, USB4.0 Gen3, USB3.2 Gen2x2 and DP2.1 (UHBR20).</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>2</td><td>Pre-Channel</td><td>Maximum via stub length 250um.</td></tr><tr><td>Rx, Tx</td><td>2</td><td>Post-Channel</td><td>No via stub length allowed.</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap</td><td>1</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>Retimer</td><td>1</td><td>Device</td><td>5</td><td>6</td></tr><tr><td>M3</td><td /><td>Trace</td><td>6</td><td>7</td></tr><tr><td>M4</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>AC Cap</td><td>2</td><td>Capacitor</td><td>8</td><td>9</td></tr><tr><td>Retimer</td><td>2</td><td>Device</td><td>9</td><td>10</td></tr><tr><td>M5</td><td /><td>Trace</td><td>10</td><td>11</td></tr><tr><td>Rc</td><td /><td>Resistor</td><td>11</td><td>12</td></tr><tr><td>ESD</td><td /><td>Device</td><td>12</td><td>13</td></tr><tr><td>M6</td><td /><td>Trace</td><td>13</td><td>14</td></tr><tr><td>AC Cap</td><td>3</td><td>Capacitor</td><td>14</td><td>15</td></tr><tr><td>AC Cap</td><td>3</td><td>Capacitor</td><td>14</td><td>16</td></tr><tr><td>Rb</td><td /><td>Resistor</td><td>16</td><td>17</td></tr><tr><td>GND</td><td /><td>Ground</td><td>17</td><td>-1</td></tr><tr><td>M7</td><td /><td>Trace</td><td>15</td><td>18</td></tr><tr><td>Type-C Connector</td><td /><td>Device</td><td>18</td><td>-1</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX_RX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap</td><td>1</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>Retimer</td><td>1</td><td>Device</td><td>5</td><td>6</td></tr><tr><td>M3</td><td /><td>Trace</td><td>6</td><td>7</td></tr><tr><td>M4</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>AC Cap</td><td>2</td><td>Capacitor</td><td>8</td><td>9</td></tr><tr><td>Retimer</td><td>2</td><td>Device</td><td>9</td><td>10</td></tr><tr><td>M5</td><td /><td>Trace</td><td>10</td><td>11</td></tr><tr><td>Rc</td><td /><td>Resistor</td><td>11</td><td>12</td></tr><tr><td>ESD</td><td /><td>Device</td><td>12</td><td>13</td></tr><tr><td>M6</td><td /><td>Trace</td><td>13</td><td>14</td></tr><tr><td>Crx</td><td /><td>Capacitor</td><td>14</td><td>15</td></tr><tr><td>Crx</td><td /><td>Capacitor</td><td>14</td><td>16</td></tr><tr><td>Rb</td><td /><td>Resistor</td><td>16</td><td>17</td></tr><tr><td>GND</td><td /><td>Ground</td><td>17</td><td>-1</td></tr><tr><td>M7</td><td /><td>Trace</td><td>15</td><td>18</td></tr><tr><td>Type-C Connector</td><td /><td>Device</td><td>18</td><td>-1</td></tr></table></section><section id="B47DB798-41F6-41BF-8C19-FC3038043395"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx, Post-Channel</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: Post-Channel</p><table><caption>TCP TBT5 Cascaded Retimer Topology Mainstream, Premium Mid Loss (PML), Rx,Tx, Post-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>M5+M6+M7</td><td>MS</td><td>30</td></tr></table><p>Max Length Total (mm): 30</p></section><section id="EF82D763-2124-4549-BEDB-2541DBF2977A"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: Pre-Channel</p><table><caption>TCP TBT5 Cascaded Retimer Topology Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>2</td><td>Minimize BO length to less than 2mm in the escape area near ball for Microstrip lines on Top or Bottom layer. Don't need to consider BO in the inner layer.</td></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td>205</td><td>DSL may cause via stub to be longer than the maximum required 250um. Via stub mitigation routing technique may be employed.</td></tr><tr><td>M3 + M4</td><td>MS, SL</td><td>205</td><td /></tr></table><p>Max Length Total (mm): 410</p><p>Max Length Total Note: BO+M1+M2 &lt;= 205mm or &lt;= 240mm if 90% of traces implemented in Stripline.  </p></section><section id="A6186977-F1FB-4133-966C-D67B108068D2"><h2>(Internal) TCP TBT5 Retimer M.2 Modular Topology</h2><div><div>TCP TBT5 Retimer M.2 Modular Topology Diagram</div><image src="assets/images/960955B5-CC41-417E-AC98-E2383D1873C1.png" class="contentImage" /></div><table><caption>(Internal) TCP TBT5 Retimer M.2 Modular Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Routing style</td><td>Microstrip main route routing must be interleaved.
To reduce system RFI/ EMI, it is recommended to use SL instead of MS. 
 If MS main route routing is needed, 800µm spacing to equivalent signal (S-ES) is required between differential pairs. In cases where spacing to equivalent signal (S-ES) must be decreased due to breakout and break-in region routing constraints, ensure to gradually widen the spacing from 375um back to the standard 800µm to preserve signal integrity. Minimize length of section of routing that has less than 800um spacing.
If MS routing is needed, refer to EMC PDG for RFI/ EMI mitigation.</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for stripline route</td><td>Full ground reference is required. Dual reference/ Power reference not allowed. </td></tr><tr><td>Reference plane for dual stripline route</td><td>Full ground reference is required. Dual reference/ Power reference not allowed.</td></tr><tr><td>ESD</td><td>Please refer to Thunderbolt Retimer documentation for more details. Refer to RDC #843990 for June Bridge Retimer 80 guidelines. </td></tr><tr><td>AC cap value</td><td>135 nF to 265 nF including tolerance.
For the post-channel cap
- Form factor 0201 required
- Rated voltage: 6.3 V.
- Rated voltage 25V if 60W supported

For the pre-channel cap
- Form factor 0201 recommended 
- Rated voltage: 6.3 V.

When the Extended Power Range Power Delivery (EPR) is implemented:
- Form factor: 0402 recommended.
- Rated voltage: 63 V.</td></tr><tr><td>Crx cap value</td><td>297 nF to 363 nF including tolerance.
- Form factor: 0201 required.
- Rated voltage: 6.3 V.
- Rated voltage 25V if 60W supported.

When the Extended Power Range Power Delivery (EPR) is implemented:
- Form factor: 0402 recommended.
- Rated voltage: 63 V.</td></tr><tr><td>Rb resistor value</td><td>220 kΩ ± 5%
Form factor: 0201.</td></tr><tr><td>Rc resistor value</td><td>2.2 Ω
- Form factor: 0201.

When the Extended Power Range Power Delivery (EPR) is implemented:
i.	If EPR is @ 28 V, then Rc should be 2.7 Ω ± 5%.
ii.	If EPR is @ 36 V, then Rc should be 3.24 Ω ± 5%.
iii.	If EPR is @ 48 V, then Rc should be 4.02 Ω ± 5%.</td></tr><tr><td>TX bleed resistor placeholder</td><td>Recommend having a placeholder for an 0201 Rb resistor between the AC cap and Type-C connector on the SSTX pairs.</td></tr><tr><td>Retimer</td><td>June Bridge 80</td></tr><tr><td>Total insertion loss budget from CPU pins to retimer pins</td><td>17 dB @ 10 GHz. Inclusive of HVM variation.</td></tr><tr><td>Total insertion loss budget from retimer pins to Type-C connector pads</td><td>Up to 5.8dB @ 13GHz 
Ball to RCP pad (w/o connector). Inclusive of HVM variation.  Not inclusive of connector.</td></tr><tr><td>Supported interfaces</td><td>Thunderbolt 5.0, Thunderbolt 4.0, USB4.0 Gen3, USB3.2 Gen2x2 and DP2.1 (UHBR20).</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr><tr><td>M.2 Module Information</td><td>Guidelines compatible with: TCSS-707 and TCSS-109</td></tr><tr><td>CIO topology Placement</td><td>ESD Diode, AC cap, Rb Resistor and Rc Resistor should be placed as close as possible to USBC connector up to 8mm radius.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>2</td><td>Pre-Channel</td><td>Maximum via stub length 250um.</td></tr><tr><td>Rx, Tx</td><td>2</td><td>Post-Channel</td><td>No via stub length allowed.</td></tr></table></section><section id="94F19AD1-83F7-42B1-AFE0-FEBFF9D1D217"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>(Internal) TCP TBT5 Retimer M.2 Modular Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>2</td><td>Minimize BO length to less than 2mm in the escape area near ball for Microstrip lines on Top or Bottom layer. Don't need to consider BO in the inner layer.</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>173</td><td>DSL may cause via stub to be longer than the maximum required 250um. Via stub mitigation routing technique may be employed.</td></tr></table><p>Max Length Total (mm): 175</p></section><section id="4E4CC657-8F01-4A7C-8424-B085777E59A0"><h2>TCP AUX With Retimer Internal Cable Topology</h2><div><div>TCP AUX With Retimer Internal Cable Topology Diagram</div><image src="assets/images/CE31352A-DD68-422F-AEE6-957E14A761C1.png" class="contentImage" /></div><table><caption>TCP AUX With Retimer Internal Cable Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>No explicit limit, use best known routing practices.</td></tr><tr><td>Transmission line referencing</td><td>Reference planes can be continuous ground or continuous power that have low frequency peak to peak noise. Ground referencing is preferred.</td></tr><tr><td>500 mm cable assembly</td><td>75 - 100 Ω including tolerance. Insertion loss ≥ -1.0 dB @ 1 MHz.</td></tr><tr><td>ESD / EOS</td><td>Refer to RDC #843990 for June Bridge.</td></tr><tr><td>Retimer</td><td>June Bridge</td></tr><tr><td>Cs cap value</td><td>47 pF nominal.</td></tr><tr><td>Edge rate control</td><td>An edge rate reduction mechanism such as a 47 pF capacitor (Cs) terminated to VSS is recommended. Cs cap is optional. </td></tr><tr><td>AC cap value</td><td>Nominal 100nF recommended (75nF to 200nF including tolerance).</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX_RX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Connector</td><td>1</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>Cable</td><td /><td>Cable</td><td>5</td><td>6</td></tr><tr><td>Connector</td><td>2</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>AC Cap</td><td /><td>Capacitor</td><td>7</td><td>8</td></tr><tr><td>M3</td><td /><td>Trace</td><td>8</td><td>9</td></tr><tr><td>Cs</td><td /><td>Capacitor</td><td>9</td><td>10</td></tr><tr><td>GND</td><td /><td>Ground</td><td>10</td><td>-1</td></tr><tr><td>M3</td><td /><td>Trace</td><td>8</td><td>11</td></tr><tr><td>Retimer</td><td /><td>Device</td><td>11</td><td>12</td></tr><tr><td>M4</td><td /><td>Trace</td><td>12</td><td>13</td></tr><tr><td>ESD</td><td /><td>Device</td><td>13</td><td>14</td></tr><tr><td>M5</td><td /><td>Trace</td><td>14</td><td>15</td></tr><tr><td>Type-C Connector</td><td /><td>Device</td><td>15</td><td>-1</td></tr></table></section><section id="00E53658-F6CE-4D22-8D5C-B4F130E30A2B"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx, Post-Channel</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: Post-Channel</p><p>Max Length Total Note: Refer to the June Bridge documentation to establish the maximum allowable routing length.</p><table><caption>TCP AUX With Retimer Internal Cable Topology Mainstream, Premium Mid Loss (PML), Rx,Tx, Post-Channel Other Signals</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>M4+M5</td><td>MS, DSL, SL</td><td>0</td></tr></table></section><section id="72DCF866-A814-4F52-8B05-33DDFB0D7E40"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: Pre-Channel</p><p>Max Length Total (mm): 450</p><p>Max Length Total Note: Max length not including cable.</p><table><caption>TCP AUX With Retimer Internal Cable Topology Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel Other Signals</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>25</td></tr><tr><td>M1+M2+M3</td><td>MS, DSL, SL</td><td>450</td></tr><tr><td>Cable</td><td>Cable</td><td>500</td></tr></table></section><section id="46C5B23D-55D9-4682-837B-A2DD918A1CF4"><h2>TCP AUX With Retimer Topology</h2><div><div>TCP AUX With Retimer Topology Diagram</div><image src="assets/images/1BD7EEB6-1221-44E0-8E51-4AE6D26F53DA.png" class="contentImage" /></div><table><caption>TCP AUX With Retimer Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>No explicit limit, use best known routing practices.</td></tr><tr><td>Transmission line referencing</td><td>Reference planes can be continuous ground or continuous power that have low frequency peak to peak noise. Ground referencing is preferred.</td></tr><tr><td>ESD / EOS</td><td>Refer to RDC #843990 for June Bridge.</td></tr><tr><td>Retimer</td><td>June Bridge</td></tr><tr><td>AC Cap value</td><td>47 pF nominal.</td></tr><tr><td>Edge rate control</td><td>An edge rate reduction mechanism such as a 47 pF capacitor (Cs) terminated to VSS is recommended. Cs cap is optional. </td></tr><tr><td>C1 cap value</td><td>Nominal 100nF recommended (75nF to 200nF including tolerance).</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX_RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Cs</td><td>Capacitor</td><td>5</td><td>6</td></tr><tr><td>GND</td><td>Ground</td><td>6</td><td>-1</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>7</td></tr><tr><td>Retimer</td><td>Device</td><td>7</td><td>8</td></tr><tr><td>M3</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>ESD</td><td>Device</td><td>9</td><td>10</td></tr><tr><td>M4</td><td>Trace</td><td>10</td><td>11</td></tr><tr><td>Type-C Connector</td><td>Device</td><td>11</td><td>-1</td></tr></table></section><section id="183DE287-C60C-427F-88A1-DAE0DB85A8C0"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx, Post-Channel</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: Post-Channel</p><p>Max Length Total Note: Refer to the June Bridge documentation to establish the maximum allowable routing length.</p><table><caption>TCP AUX With Retimer Topology Mainstream, Premium Mid Loss (PML), Rx,Tx, Post-Channel Other Signals</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>M3+M4</td><td>MS, DSL, SL</td><td>0</td><td /></tr></table></section><section id="F78137A5-F455-41B5-8ECE-A59A7E823EAA"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: Pre-Channel</p><p>Max Length Total (mm): 450</p><table><caption>TCP AUX With Retimer Topology Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel Other Signals</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>25</td></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td>450</td></tr></table></section><section id="ED7B9174-A1DB-4AC3-AE56-E9AD9FFD6263"><h2>TCP USB3.2</h2><table><caption>TCP USB3.2 General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Discrete component part size for mainstream stackup</td><td>0402, if routing near maximum length it is recommended to use 0201 component size.</td></tr><tr><td>Recommended short protection circuit</td><td>It is recommended to include this circuit to comply with USB ECN \"RX AC Coupling Capacitor Option\" to provide ESD/ EOS protection and set RX bias at the Type-C connector. Intel's recommendation on DC rating of the Crx is 25 V. The customer should consider short event to VBUS that can be up to 20 V.</td></tr><tr><td>Voiding recommendation for mainstream stackup</td><td>It is recommended to void unused (non-functional) pads for differential vias and pin pads for CMCs, ESDs, AC cap and connectors to optimize the impedance matching in the channel.</td></tr><tr><td>Unused signals</td><td>Unused data and AUX signals should be left as no connect at the BGA ball.</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr><tr><td>Recommendations and considerations for routing near switch mode power supply, routing under inductor, routing under phase node, and routing under DrMOS</td><td>Refer to Technical White Paper Doc#:  726825</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for stripline route</td><td>Ground on both sides strongly preferred.  If necessary, only a single continuous power reference plane is permitted on one side, but the other side must be a continuous ground.  Simulation is needed to ensure electrical requirements are met.</td></tr><tr><td>Reference plane for dual stripline route</td><td>Ground on both sides strongly preferred.  If necessary, only a single continuous power reference plane is permitted on one side, but the other side must be a continuous ground and it is the layer that is closer to the signal route.  Simulation is needed to ensure electrical requirements are met.</td></tr></table><table><caption>TCP USB3.2 Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.125</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.25</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>25</td></tr></table></section><section id="937F4389-7A5D-4C11-89C5-57AD2A038C9D"><h2>TCP USB3.2 Gen1x1 Type-A Main Link Topology</h2><div><div>TCP USB3.2 Gen1x1 Type-A Main Link Topology Diagram</div><image src="assets/images/ED50F88F-640B-40DC-9DF7-0F9B33B27864.png" class="contentImage" /></div><table><caption>TCP USB3.2 Gen1x1 Type-A Main Link Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Maximum via stub length</td><td>375 um</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for stripline route</td><td>One side can be power plane that has low frequency peak-to-peak noise, the other side must be continuous ground. Prefer ground on both sides.</td></tr><tr><td>Reference plane for dual stripline route</td><td>One side can be power plane that has low frequency peak-to-peak noise, the other side must be continuous ground, and it is the layer that is closer to the signal route. Prefer ground on both sides.</td></tr><tr><td>CMC</td><td>Refer to the EMC Component Selection section of the PDG for CMC recommendation(s).</td></tr><tr><td>ESD</td><td>Refer to the EMC Component Selection section of the PDG for ESD recommendation(s).
</td></tr><tr><td>AC cap value</td><td>75 nF to 265 nF including tolerance, 25 V (Extended Power Range not implemented)/ 63 V (Extended Power Range implemented).</td></tr><tr><td>Supported interfaces</td><td>USB3.2 Gen1 (5 Gbps)</td></tr><tr><td>Routing style</td><td>Microstrip main route routing must be interleaved.
To reduce system RFI/ EMI, it is recommended to use SL instead of MS. If MS routing is needed, refer to EMC PDG for RFI/ EMI mitigation.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>3</td><td>Total Channel</td><td>Route within 2 layers.</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>Source Pin</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td /><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td /><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td /><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td /><td>4</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>4</td><td /><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td /><td>6</td></tr><tr><td>CMC</td><td>Device</td><td>6</td><td /><td>7</td></tr><tr><td>M4</td><td>Trace</td><td>7</td><td /><td>8</td></tr><tr><td>ESD</td><td>Device</td><td>8</td><td /><td>9</td></tr><tr><td>M5</td><td>Trace</td><td>9</td><td /><td>10</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>10</td><td /><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M6</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>ESD</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>M7</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="977883F3-4598-45E3-ACB6-C3BE6236F226"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>TCP USB3.2 Gen1x1 Type-A Main Link Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>8</td></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td>229</td></tr><tr><td>M3+M4+M5</td><td>MS, DSL, SL</td><td>25</td></tr><tr><td>M6+M7</td><td>MS, DSL, SL</td><td>25</td></tr></table><p>Max Length Total (mm): 229</p></section><section id="977F4B45-5758-4482-8B1B-A61F86E3CE71"><h2>TCP USB3.2 Gen2x1 Type-A Main Link Topology</h2><div><div>TCP USB3.2 Gen2x1 Type-A Main Link Topology Diagram</div><image src="assets/images/5C527CFA-FE17-4FC4-AFFA-4815B3AECB9C.png" class="contentImage" /></div><table><caption>TCP USB3.2 Gen2x1 Type-A Main Link Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Maximum via stub length</td><td>250 um</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.
</td></tr><tr><td>Reference plane for stripline route</td><td>One side can be power plane that has low frequency peak-to-peak noise, the other plane must be continuous ground. Prefer ground on both sides.</td></tr><tr><td>Reference plane for dual stripline route</td><td>One side can be power plane that has low frequency peak-to-peak noise, the other plane must be continuous ground and it is the layer that is closer to the signal route. Prefer ground on both sides.</td></tr><tr><td>CMC</td><td>Refer to the EMC Component Selection section of the PDG for CMC recommendation(s).</td></tr><tr><td>ESD</td><td>Refer to the EMC Component Selection section of the PDG for ESD recommendation(s).
</td></tr><tr><td>AC cap value</td><td>75 nF to 265 nF including tolerance, 25 V (Extended Power Range not implemented)/ 63 V (Extended Power Range implemented).</td></tr><tr><td>Supported interfaces</td><td>USB3.2 Gen2 (10 Gbps)</td></tr><tr><td>Routing style</td><td>Microstrip main route routing must be interleaved.
To reduce system RFI/ EMI, it is recommended to use SL instead of MS. If MS routing is needed, refer to EMC PDG for RFI/ EMI mitigation.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td><td>Route within 2 layers.</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>CMC</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M4</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>ESD</td><td>Device</td><td>8</td><td>9</td></tr><tr><td>M5</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>10</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M6</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>ESD</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>M7</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="5824275B-27E7-46EC-8385-31714EDB4F2A"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>TCP USB3.2 Gen2x1 Type-A Main Link Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>8</td></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td>140</td></tr><tr><td>M3+M4+M5</td><td>MS, DSL, SL</td><td>25</td></tr><tr><td>M6+M7</td><td>MS, DSL, SL</td><td>25</td></tr></table><p>Max Length Total (mm): 140</p></section><section id="3B617BEF-0493-483D-B737-5E429879CC31"><h2>TCP USB3.2 Gen2x1 Type-A Redriver Topology</h2><div><div>TCP USB3.2 Gen2x1 Type-A Redriver Topology Diagram</div><image src="assets/images/171D196E-DABF-45E7-AA0B-3AD50836C49A.png" class="contentImage" /></div><div><div>Requirement for Third Party Active Component</div><image src="assets/images/CF878B0D-F555-4FDD-80B3-1263923A8383.png" class="contentImage" /></div><table><caption>TCP USB3.2 Gen2x1 Type-A Redriver Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Implementation guidelines</td><td>Max/min routing length for USB3.2 Gen2 speed (10 Gbps) depends on repeater performance and its loss compensation capability when used in conjunction with Intel CPU. Work with repeater vendor to ensure the selected part can provide adequate signal integrity at the CPU.
</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Redriver</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M4</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>ESD</td><td>Device</td><td>8</td><td>9</td></tr><tr><td>M5</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>10</td><td>-1</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Capacitor</td><td>1</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td /><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Redriver</td><td /><td>Device</td><td>6</td><td>7</td></tr><tr><td>M4</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>AC Capacitor</td><td>2</td><td>Capacitor</td><td>8</td><td>9</td></tr><tr><td>M5</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>CMC</td><td /><td>Device</td><td>10</td><td>11</td></tr><tr><td>M6</td><td /><td>Trace</td><td>11</td><td>12</td></tr><tr><td>ESD</td><td /><td>Device</td><td>12</td><td>13</td></tr><tr><td>M7</td><td /><td>Trace</td><td>13</td><td>14</td></tr><tr><td>Type-A Connector</td><td /><td>Device</td><td>14</td><td>-1</td></tr></table></section><section id="A29A59FE-01D8-41C0-9CAC-ADF6A969ED7C"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>TCP USB3.2 Gen2x1 Type-A Redriver Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>0</td><td>Note1*</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>0</td><td>Note1*</td></tr><tr><td>M2+M3</td><td>MS</td><td>0</td><td>Note1*</td></tr><tr><td>M4+M5+M6+M7</td><td>MS</td><td>0</td><td>Note1*</td></tr><tr><td>M8+M9</td><td>MS</td><td>0</td><td>Note1*</td></tr></table><p>Max Length Total Note: Refer to Note1</p></section><section id="AAD96803-9F63-4988-B265-55407C571BFC"><h2>(Internal) TCP USB3.2 Gen2x1 Type-A Main Link M.2 Modular Topology</h2><div><div>TCP USB3.2 Gen2x1 Type-A Main Link M.2 Modular Topology Diagram</div><image src="assets/images/2DD00052-18CA-4527-956C-157AC46A3A31.png" class="contentImage" /></div><table><caption>(Internal) TCP USB3.2 Gen2x1 Type-A Main Link M.2 Modular Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Maximum via stub length</td><td>250 um</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.
</td></tr><tr><td>Reference plane for stripline route</td><td>One side can be power plane that has low frequency peak-to-peak noise, the other plane must be continuous ground. Prefer ground on both sides.</td></tr><tr><td>Reference plane for dual stripline route</td><td>One side can be power plane that has low frequency peak-to-peak noise, the other plane must be continuous ground and it is the layer that is closer to the signal route. Prefer ground on both sides.</td></tr><tr><td>Supported interfaces</td><td>USB3.2 Gen2 (10 Gbps)</td></tr><tr><td>Routing style</td><td>To reduce system RFI/ EMI, it is recommended to use SL instead of MS. If MS routing is needed, refer to EMC PDG for RFI/ EMI mitigation.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>2</td><td>Pre-Channel</td><td /></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>-1</td></tr></table></section><section id="66F5FF32-7E88-4CFB-963F-ABE38E799625"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>(Internal) TCP USB3.2 Gen2x1 Type-A Main Link M.2 Modular Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>8</td></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td>90</td></tr></table><p>Max Length Total (mm): 90</p></section><section id="CB95EB66-88A8-4504-A376-5B3851E5FA9B"><h2>(Internal) TCP USB3.2 Gen2x1 Type-A Redriver M.2 Modular Topology</h2><div><div>TCP USB3.2 Gen2x1 Type-A Redriver M.2 Modular Topology Diagram</div><image src="assets/images/F8E5259F-D56C-4419-8F2D-76FC4D56DC0B.png" class="contentImage" /></div><div><div>Requirement for Third Party Active Component</div><image src="assets/images/CC745F72-C59F-4D21-AF4C-2391E396B063.png" class="contentImage" /></div><table><caption>(Internal) TCP USB3.2 Gen2x1 Type-A Redriver M.2 Modular Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Implementation guidelines</td><td>Max/min routing length for USB3.2 Gen2 speed (10 Gbps) depends on repeater performance and its loss compensation capability when used in conjunction with Intel PCH. Work with repeater vendor to ensure the selected part can provide adequate signal integrity at the PCH.
</td></tr></table></section><section id="4CFDD687-1882-4218-A363-87AA13CAEBA6"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>(Internal) TCP USB3.2 Gen2x1 Type-A Redriver M.2 Modular Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>13</td><td /></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td>190</td><td /></tr></table><p>Max Length Total (mm): 190</p></section><section id="AC3FA55C-4395-40F3-B047-F634D27404BB"><h2>(Internal) TCP USB3.2 Gen1x1 Type-A Internal Cable Topology</h2><div><div>TCP USB3.2 Gen1x1 Type-A Internal Cable Topology Diagram</div><image src="assets/images/B0B5295A-F1E4-40DC-B331-E563F2087CFC.png" class="contentImage" /></div><table><caption>(Internal) TCP USB3.2 Gen1x1 Type-A Internal Cable Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Maximum via stub length</td><td>375 um</td></tr><tr><td>CMC</td><td>Refer to the EMC Component Selection section of the PDG for CMC recommendation(s)</td></tr><tr><td>ESD</td><td>Refer to the EMC Component Selection section of the PDG for ESD recommendation(s)</td></tr><tr><td>AC cap value</td><td>75 nF to 265 nF including tolerance, 25 V (Extended Power Range not implemented)/ 63 V (Extended Power Range implemented).</td></tr><tr><td>Crx cap value</td><td>297 nF to 363 nF including tolerance, 25 V (Extended Power Range not implemented)/ 63 V (Extended Power Range implemented).</td></tr><tr><td>Rb resistor value</td><td>220 kΩ ± 5%, 25 V (Extended Power Range not implemented)/ 63 V (Extended Power Range implemented).</td></tr><tr><td>TX bleed resistor placeholder</td><td>Recommend having a placeholder for an 0201 Rb resistor between the AC cap and Type-C connector on the SSTX pairs.</td></tr><tr><td>203 mm cable assembly</td><td>76-94 Ω including tolerance. Insertion loss ≥ -2.5 dB @ 2.5 GHz, ≥ -3.3 dB @ 5.0 GHz.  Crosstalk ≤ -33 dB @ 5-10 GHz.</td></tr><tr><td>Supported interfaces</td><td>USB3.2 Gen2x2 and USB3.2 Gen2x1 (10 Gbps per lane); DP v1.4a (8.1 Gbps per lane).</td></tr><tr><td>Length trade-off for mainstream stackup</td><td>If 60 mm &lt; BO+M[1:6] ≤ 85 mm then Mcable ≤ 127 mm.</td></tr><tr><td>Routing style</td><td>Microstrip main route routing must be interleaved.
To reduce system RFI/ EMI, it is recommended to use SL instead of MS. If MS routing is needed, refer to EMC PDG for RFI/ EMI mitigation.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Route within 2 layers.</td></tr></table></section><section id="871419ED-D78C-462C-BA43-E26A53E87C2A"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>(Internal) TCP USB3.2 Gen1x1 Type-A Internal Cable Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>8</td></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td>60</td></tr><tr><td>M3+M4+M5+M6</td><td>MS, DSL, SL</td><td>25</td></tr><tr><td>M7+M8</td><td>MS, DSL, SL</td><td>25</td></tr><tr><td>Cable</td><td>Cable</td><td>203</td></tr></table><p>Max Length Total (mm): 60</p><p>Max Length Total Note: Max length not including cable</p></section><section id="B52EB453-34BB-4467-B943-999C0A3E925A"><h2>(Internal) TCP USB3.2 Gen2x1 Type-A Internal Cable Topology</h2><div><div>TCP USB3.2 Gen2x1 Type-A Internal Cable Topology Diagram</div><image src="assets/images/8344A769-FA17-44CB-B395-1EF58BE8E743.png" class="contentImage" /></div><table><caption>(Internal) TCP USB3.2 Gen2x1 Type-A Internal Cable Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Maximum via stub length</td><td>375 um</td></tr><tr><td>CMC</td><td>Refer to the EMC Component Selection section of the PDG for CMC recommendation(s)</td></tr><tr><td>ESD</td><td>Refer to the EMC Component Selection section of the PDG for ESD recommendation(s)</td></tr><tr><td>AC cap value</td><td>75 nF to 265 nF including tolerance, 25 V (Extended Power Range not implemented)/ 63 V (Extended Power Range implemented).</td></tr><tr><td>Crx cap value</td><td>297 nF to 363 nF including tolerance, 25 V (Extended Power Range not implemented)/ 63 V (Extended Power Range implemented).</td></tr><tr><td>Rb resistor value</td><td>220 kΩ ± 5%, 25 V (Extended Power Range not implemented)/ 63 V (Extended Power Range implemented).</td></tr><tr><td>TX bleed resistor placeholder</td><td>Recommend having a placeholder for an 0201 Rb resistor between the AC cap and Type-C connector on the SSTX pairs.</td></tr><tr><td>203 mm cable assembly</td><td>76-94 Ω including tolerance. Insertion loss ≥ -2.5 dB @ 2.5 GHz, ≥ -3.3 dB @ 5.0 GHz.  Crosstalk ≤ -33 dB @ 5-10 GHz.</td></tr><tr><td>Supported interfaces</td><td>USB3.2 Gen2x2 and USB3.2 Gen2x1 (10 Gbps per lane); DP v1.4a (8.1 Gbps per lane).</td></tr><tr><td>Length trade-off for mainstream stackup</td><td>If 60 mm &lt; BO+M[1:6] ≤ 85 mm then Mcable ≤ 127 mm.</td></tr><tr><td>Routing style</td><td>Microstrip main route routing must be interleaved.
To reduce system RFI/ EMI, it is recommended to use SL instead of MS. If MS routing is needed, refer to EMC PDG for RFI/ EMI mitigation.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Route within 2 layers.</td></tr></table></section><section id="978879BC-5C5B-465B-B30F-ECEF32F91BEC"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>(Internal) TCP USB3.2 Gen2x1 Type-A Internal Cable Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>8</td></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td>60</td></tr><tr><td>M3+M4+M5+M6</td><td>MS, DSL, SL</td><td>25</td></tr><tr><td>M7+M8</td><td>MS, DSL, SL</td><td>25</td></tr><tr><td>Cable</td><td>Cable</td><td>203</td></tr></table><p>Max Length Total (mm): 60</p><p>Max Length Total Note: Max length not including cable</p></section><section id="A50857CA-79D7-4424-8783-8B7D041DF0A2"><h2>eUSB2</h2><table><caption>eUSB2 General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>eUSB2 routing shall comply to USB 2.0 DCR ECN for D+ and D- maximum series DC resistance (DCR) specification.</td><td /></tr><tr><td>Recommendations and considerations for routing near switch mode power supply, routing under inductor, routing under phase node, and routing under DrMOS</td><td>Refer to Technical White Paper Doc#:  726825</td></tr></table><table><caption>eUSB2 Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.381</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.254</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr></table></section><section id="AB27979E-C590-41C5-A4F8-FFF1095FC74A"><h2>eUSB2 Native Device Down Topology</h2><div><div>eUSB2 Native Device Down Topology Diagram</div><image src="assets/images/89FAEB60-CD75-438C-8210-DBC8B9136BB7.png" class="contentImage" /></div><table><caption>eUSB2 Native Device Down Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference Plane</td><td>Continuous GND recommended. </td></tr><tr><td>CMC</td><td>Optional.  Refer to Electromagnetic Compatibility chapter (Common Mode Choke Selection) for more details.</td></tr><tr><td>Max Via Count</td><td>3</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX_RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>CMC</td><td>Device</td><td>5</td><td>6</td></tr><tr><td>M4</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>eUSB2 Native Mode Device</td><td>Device</td><td>7</td><td>-1</td></tr></table></section><section id="3A4F2502-AA0A-43D2-833F-0912DB32F74E"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>eUSB2 Native Device Down Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>15</td><td /></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>429</td><td /></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>13</td><td /></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>13</td><td /></tr></table><p>Max Length Total (mm): 470</p></section><section id="6DA3F051-3317-41BA-91B2-14CB5892D49B"><h2>eUSB2 Native Camera Topology</h2><div><div>eUSB2 Native Camera Topology Diagram</div><image src="assets/images/1C820C9B-4E9A-4C5A-807B-24F03D6CDD99.png" class="contentImage" /></div><table><caption>eUSB2 Native Camera Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous GND recommended. </td></tr><tr><td>Max Via Count</td><td>3</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Connector</td><td>1</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>Cable</td><td /><td>Cable</td><td>5</td><td>6</td></tr><tr><td>Connector</td><td>2</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M4</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>eUSB2 Native Mode Device</td><td /><td>Device</td><td>8</td><td>-1</td></tr></table></section><section id="83A1C456-6EC5-4D56-9A7A-C48BF0EC4E79"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>eUSB2 Native Camera Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>13</td><td /></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>300</td><td>0.1245dB/in of differential loss at 240MHz</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>13</td><td /></tr><tr><td>M3</td><td>Cable</td><td>400</td><td>0.111dB/in of differential loss at 240MHz. Cable differential impedance target should be 85 to 90 Ohms with +/- 10 Ohms variation.</td></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>38</td><td>Camera module route length 1.5" max</td></tr></table><p>Max Length Total (mm): 764</p><p>Max Length Total Note: M1 and M3 lengths can be traded off according to their loss.</p></section><section id="EB936A14-8EC9-4B7D-8D16-DA5E31C9C63C"><h2>eUSB2 Repeater Pre-Channel Topology</h2><div><div>eUSB2 Repeater Pre-Channel Topology Diagram</div><image src="assets/images/B3C6362F-96D3-4B86-8F89-C9F155B0D495.png" class="contentImage" /></div><table><caption>eUSB2 Repeater Pre-Channel Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous GND recommended. </td></tr><tr><td>Max Via Count</td><td>3
</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>3</td><td>Pre-Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX_RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>eUSB2 repeater</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="F0421B97-48EA-413F-9ECA-B80AF95F772E"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>eUSB2 Repeater Pre-Channel Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>15</td><td /></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td>173</td><td /></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>15</td><td /></tr></table><p>Max Length Total (mm): 203</p></section><section id="5455FFC1-9141-49ED-8C1C-A5102FEC3D42"><h2>eUSB2 Repeater Post-Channel M.2 Topology</h2><div><div>eUSB2 Repeater Post-Channel M.2 Topology Diagram</div><image src="assets/images/30194974-87C6-4FD8-ACF0-AA9ADF644921.png" class="contentImage" /></div><table><caption>eUSB2 Repeater Post-Channel M.2 Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous GND recommended.</td></tr><tr><td>CMC</td><td>Optional. Refer to Electromagnetic Compatibility chapter (Common Mode Choke Selection) for more details.</td></tr><tr><td>Max Via Count</td><td>3</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>3</td><td>Post-Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>eUSB Repeater</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>M4</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>CMC</td><td>Device</td><td>2</td><td>3</td></tr><tr><td>M5</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>4</td><td>-1</td></tr></table></section><section id="6D7AA34C-CDB6-43FF-A3D0-3573E9B0A8BF"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>eUSB2 Repeater Post-Channel M.2 Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>125</td><td /></tr><tr><td>M5</td><td>MS, DSL, SL</td><td>25</td><td /></tr></table><p>Min Length Total (mm): 25</p><p>Max Length Total (mm): 150</p></section><section id="A0C0CE64-CD27-4A9C-9F55-F385831A3620"><h2>eUSB2 Repeater Post-Channel Type-A Topology</h2><div><div>eUSB2 Repeater Post-Channel Type-A Topology Diagram</div><image src="assets/images/3E249EAE-D829-41B6-A9A7-ACF6C7561D6D.png" class="contentImage" /></div><table><caption>eUSB2 Repeater Post-Channel Type-A Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous GND recommended. </td></tr><tr><td>ESD</td><td>Refer to Electromagnetic Compatibility chapter (ESD Diode Selection) for more details.</td></tr><tr><td>CMC</td><td>Refer to Electromagnetic Compatibility chapter (Common Mode Choke Selection) for more details.</td></tr><tr><td>Max Via Count</td><td>3</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>3</td><td>Post-Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>eUSB Repeater</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>M4</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>CMC</td><td>Device</td><td>2</td><td>3</td></tr><tr><td>M5</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>ESD</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>M6</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>USB Type-A Connector</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="BB8E579B-E85B-41B8-8DE9-DA5F01AE955F"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>eUSB2 Repeater Post-Channel Type-A Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>178</td><td /></tr><tr><td>M5+M6</td><td>MS, DSL, SL</td><td>25</td><td /></tr></table><p>Min Length Total (mm): 51</p><p>Max Length Total (mm): 203</p></section><section id="353EAFC7-FAEF-4CFC-9BCE-0A6C08E9BEDB"><h2>eUSB2 Repeater Post-Channel Type-A with Power Switch / BC1.2 Charger Module / MUX Topology</h2><div><div>eUSB2 Repeater Post-Channel Type-A with Power Switch / BC1.2 Charger Module / MUX Topology Diagram</div><image src="assets/images/EEE8F4E4-B388-443F-9454-DB7FC2ED2661.png" class="contentImage" /></div><table><caption>eUSB2 Repeater Post-Channel Type-A with Power Switch / BC1.2 Charger Module / MUX Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous GND recommended. </td></tr><tr><td>Component R/C vs. channel length trade-off table</td><td>See Component Restrictions table.</td></tr><tr><td>Typical component R/C</td><td>On-state resistance and capacitance of 6 Ohm and 6 pF. 
Insertion loss &gt;= -0.6 dB; Return loss &lt;= -13 dB.</td></tr><tr><td>ESD</td><td>Refer to Electromagnetic Compatibility chapter (ESD Diode Selection) for more details.</td></tr><tr><td>CMC</td><td>Refer to Electromagnetic Compatibility chapter (Common Mode Choke Selection) for more details.</td></tr><tr><td>Max Via Count</td><td>3</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>3</td><td>Post-Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>eUSB2 repeater</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>M4</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>BC1.2 Charger Module / MUX / Power Switch</td><td>Device</td><td>2</td><td>3</td></tr><tr><td>M5</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>CMC</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>M6</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>ESD</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M7</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>USB Type-A Connector</td><td>Device</td><td>8</td><td>-1</td></tr></table></section><section id="C9B1BF1C-3AC3-4FE9-ADA4-C483E0E38497"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>eUSB2 Repeater Post-Channel Type-A with Power Switch / BC1.2 Charger Module / MUX Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>102</td><td /></tr><tr><td>M5</td><td>MS, DSL, SL</td><td>51</td><td /></tr><tr><td>M6+M7</td><td>MS, DSL, SL</td><td>25</td><td /></tr></table><p>Min Length Total (mm): 51</p><p>Max Length Total (mm): 178</p><p>Max Length Total Note: See Component Restriction Table for component R/C vs. channel length trade-off recommendation. </p><table><tr><th>Motherboard total trace length (mm)</th><th>Max charger module on-state resistance, Ron</th><th>Max charger module on-state capacitance, Con </th><th>Equivalent charger module insertion loss at 240 MHz</th></tr><tr><td>178</td><td>4 Ω</td><td>4 pF</td><td>-0.45 to -0.46 dB</td></tr><tr><td>152</td><td>5 Ω</td><td>5 pF</td><td>-0.57 to -0.58 dB</td></tr><tr><td>127</td><td>6 Ω</td><td>6 pF</td><td>-0.74 to -0.75 dB</td></tr><tr><td>102</td><td>7 Ω</td><td>7 pF</td><td>-0.88 to -0.89 dB</td></tr><tr /></table></section><section id="DB60BA0D-91FA-4ECE-9B04-650A3CC7C6E4"><h2>eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable Topology</h2><div><div>eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable Topology Diagram</div><image src="assets/images/770CEB57-E61A-4200-91D6-D0F9D505B427.png" class="contentImage" /></div><table><caption>eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous GND recommended. </td></tr><tr><td>CMC</td><td>Refer to Electromagnetic Compatibility chapter (Common Mode Choke Selection) for more details.</td></tr><tr><td>ESD</td><td>Refer to Electromagnetic Compatibility chapter (ESD Diode Selection) for more details.</td></tr><tr><td>Max Via Count</td><td>4</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Post-Channel</td><td>including one implemented to accommodate stub</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>eUSB2 Repeater</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>M2</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>Connector</td><td>1</td><td>Device</td><td>2</td><td>3</td></tr><tr><td>M5</td><td /><td>Cable</td><td>3</td><td>4</td></tr><tr><td>Connector</td><td>2</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>M6</td><td /><td>Trace</td><td>5</td><td>6</td></tr><tr><td>CMC</td><td /><td>Device</td><td>6</td><td>7</td></tr><tr><td>M7</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>ESD</td><td /><td>Device</td><td>8</td><td>9</td></tr><tr><td>M8</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>M9</td><td /><td>Trace</td><td>10</td><td>11</td></tr><tr><td>USB Type-A Connector</td><td /><td>Device</td><td>11</td><td>-1</td></tr></table></section><section id="3F474354-C4F3-4829-B3E6-5D2AB178A0AF"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>127</td><td /></tr><tr><td>M5</td><td>Cable</td><td /><td>Max cable (M5) loss: 2dB at 2.5GHz</td></tr><tr><td>M6</td><td>MS, DSL, SL</td><td>26</td><td /></tr><tr><td>M7+M8</td><td>MS, DSL, SL</td><td>25</td><td /></tr></table><p>Min Length Total (mm): 51</p><p>Max Length Total (mm): 127</p><p>Max Length Total Note: Motherboard length = 127 mm; Daughter card max length: 50.8 mm.</p></section><section id="78406F4F-7767-4EB4-9E56-7DB2935C7B47"><h2>eUSB2 Repeater Post-Channel Type-C Flex or Internal Cable Topology</h2><div><div>eUSB2 Repeater Post-Channel Type-C Flex or Internal Cable Topology Diagram</div><image src="assets/images/3A821B62-A239-4F31-B032-46860F58C3EC.png" class="contentImage" /></div><table><caption>eUSB2 Repeater Post-Channel Type-C Flex or Internal Cable Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous GND recommended. </td></tr><tr><td>Max stub length to Type-C connector (M9)</td><td>3.6mm</td></tr><tr><td>CMC</td><td>Refer to Electromagnetic Compatibility chapter (Common Mode Choke Selection) for more details.</td></tr><tr><td>ESD</td><td>Refer to Electromagnetic Compatibility chapter (ESD Diode Selection) for more details.</td></tr><tr><td>Max Via Count</td><td>4</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Post-Channel</td><td>including one implemented to accommodate stub</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>eUSB2 Repeater</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>M2</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>Connector</td><td>1</td><td>Device</td><td>2</td><td>3</td></tr><tr><td>M5</td><td /><td>Cable</td><td>3</td><td>4</td></tr><tr><td>Connector</td><td>2</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>M6</td><td /><td>Trace</td><td>5</td><td>6</td></tr><tr><td>CMC</td><td /><td>Device</td><td>6</td><td>7</td></tr><tr><td>M7</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>ESD</td><td /><td>Device</td><td>8</td><td>9</td></tr><tr><td>M8</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>M9</td><td>1</td><td>Trace</td><td>10</td><td>11</td></tr><tr><td>USB Type-C Connector</td><td /><td>Device</td><td>11</td><td>-1</td></tr><tr><td>M8</td><td /><td>Trace</td><td>9</td><td>12</td></tr><tr><td>M9</td><td>2</td><td>Trace</td><td>12</td><td>11</td></tr></table></section><section id="9F32851E-884B-42EA-997E-D7221FD4AD85"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>eUSB2 Repeater Post-Channel Type-C Flex or Internal Cable Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>127</td><td /></tr><tr><td>M5</td><td>Cable</td><td /><td>Max cable (M5) loss: 2dB at 2.5GHz</td></tr><tr><td>M6</td><td>MS, DSL, SL</td><td>26</td><td /></tr><tr><td>M7+M8+M9</td><td>MS, DSL, SL</td><td>25</td><td /></tr><tr><td>M10</td><td>MS, DSL, SL</td><td>3.6</td><td /></tr></table><p>Min Length Total (mm): 51</p><p>Max Length Total (mm): 127</p><p>Max Length Total Note: Motherboard length = 127 mm; Daughter card max length: 50.8 mm.</p></section><section id="4465B434-B61B-4878-94AC-304F15BD355B"><h2>eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable without Daughter Card Topology</h2><div><div>eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable without Daughter Card Topology Diagram</div><image src="assets/images/51F53D9B-9D26-4CEC-9FF3-5204EBC150C9.png" class="contentImage" /></div><table><caption>eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable without Daughter Card Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous GND recommended. </td></tr><tr><td>Cable loss vs. channel length trade-off table</td><td>See USB2 with Internal Cable Motherboard Routing Length versus Cable Loss Restrictions figure.</td></tr><tr><td>ESD</td><td>Refer to Electromagnetic Compatibility chapter (ESD Diode Selection) for more details.</td></tr><tr><td>CMC</td><td>Refer to Electromagnetic Compatibility chapter (Common Mode Choke Selection) for more details.</td></tr><tr><td>Max Via Count</td><td>3</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>3</td><td>Post-Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>eUSB2 Repeater</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>M4</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>CMC</td><td>Device</td><td>2</td><td>3</td></tr><tr><td>M5</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>ESD</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>M6</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Connector</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M7</td><td>Cable</td><td>7</td><td>8</td></tr><tr><td>USB Type-A Connector</td><td>Device</td><td>8</td><td>-1</td></tr></table></section><section id="48015FC4-A0A2-4F03-B005-DEAA68933E55"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable without Daughter Card Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>153</td><td /></tr><tr><td>M5+M6</td><td>MS, DSL, SL</td><td>25</td><td /></tr><tr><td>M7</td><td>Cable</td><td /><td>Max cable (M7) loss: 2dB at 2.5GHz </td></tr></table><p>Min Length Total (mm): 51</p><p>Max Length Total (mm): 178</p><p>Max Length Total Note: Motherboard length (M4+M5+M6) = 178mm</p></section><section id="52530E6F-784D-4304-AECF-EFE69EE51DBF"><h2>eUSB2 Repeater Post-Channel Type-C Port Topology</h2><div><div>eUSB2 Repeater Post-Channel Type-C Port Topology Diagram</div><image src="assets/images/DFEF6F21-2D1F-4E61-8AB2-5FB3CF8AC138.png" class="contentImage" /></div><table><caption>eUSB2 Repeater Post-Channel Type-C Port Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous GND recommended. </td></tr><tr><td>Max stub length</td><td>3.6 mm</td></tr><tr><td>ESD</td><td>Refer to Electromagnetic Compatibility chapter (ESD Diode Selection) for more details.</td></tr><tr><td>CMC</td><td>Refer to Electromagnetic Compatibility chapter (ESD Diode Selection) for more details.</td></tr><tr><td>Max Via Count</td><td>4</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Post-Channel</td><td>including one implemented to accommodate stub</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>eUSB2 Repeater</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>M4</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>CMC</td><td>Device</td><td>2</td><td>3</td></tr><tr><td>M5</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>ESD</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>M6</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>M7</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>USB Type-C Connector</td><td>Device</td><td>7</td><td>-1</td></tr><tr><td>M6</td><td>Trace</td><td>5</td><td>8</td></tr><tr><td>M8</td><td>Trace</td><td>8</td><td>7</td></tr></table></section><section id="D3FBA431-E3C3-4897-ADC1-DE9B5FE4AD9C"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>eUSB2 Repeater Post-Channel Type-C Port Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>178</td><td /></tr><tr><td>M5+M6+M7</td><td>MS, DSL, SL</td><td>25</td><td /></tr><tr><td>M8</td><td>MS, DSL, SL</td><td>3.6</td><td /></tr></table><p>Min Length Total (mm): 51</p><p>Max Length Total (mm): 203</p></section><section id="C5649675-823E-4CFE-91D8-3D9607E7324E"><h2>eUSB2 Repeater Post-Channel Type-C Port with Power Switch BC1.2/ Charger Module/ MUX Topology</h2><div><div>eUSB2 Repeater Post-Channel Type-C Port with Power Switch BC1.2/ Charger Module/ MUX Topology Diagram</div><image src="assets/images/2F999F88-0979-4A5A-993B-E9862CFC3D26.png" class="contentImage" /></div><table><caption>eUSB2 Repeater Post-Channel Type-C Port with Power Switch BC1.2/ Charger Module/ MUX Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous GND recommended. </td></tr><tr><td>Max stub length for Type-C connector (M9)</td><td>3.6 mm</td></tr><tr><td>Component R/C vs. channel length trade-off table</td><td>See Module Component Restrictions figure.</td></tr><tr><td>Typical component R/C</td><td>On-state resistance and capacitance of 6 Ohm and 6 pF; 
Insertion Loss &gt;= -0.6 dB ; Return Loss &lt;= -13 dB.</td></tr><tr><td>ESD</td><td>Refer to Electromagnetic Compatibility chapter (ESD Diode Selection) for more details.</td></tr><tr><td>CMC</td><td>Refer to Electromagnetic Compatibility chapter (Common Mode Choke Selection) for more details.</td></tr><tr><td>Max Via Count</td><td>4</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Post-Channel</td><td>including one implemented to accommodate stub</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>eUSB2 Repeater</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>M4</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>BC1.2 Charger Module/MUX/ Power Switch</td><td>Device</td><td>2</td><td>3</td></tr><tr><td>M5</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>CMC</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>M6</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>ESD</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M7</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>M7</td><td>Trace</td><td>7</td><td>10</td></tr><tr><td>M8</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>USB Type-C Connector</td><td>Device</td><td>9</td><td>-1</td></tr><tr><td>M9</td><td>Trace</td><td>10</td><td>9</td></tr></table></section><section id="5D58263B-D6FF-4CF7-881C-3439F673CC02"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>eUSB2 Repeater Post-Channel Type-C Port with Power Switch BC1.2/ Charger Module/ MUX Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>102</td><td /></tr><tr><td>M5</td><td>MS, DSL, SL</td><td>51</td><td /></tr><tr><td>M6+M7+M8</td><td>MS, DSL, SL</td><td>25</td><td /></tr><tr><td>M9</td><td>MS, DSL, SL</td><td>3.6</td><td /></tr></table><p>Min Length Total (mm): 51</p><p>Max Length Total (mm): 178</p><p>Max Length Total Note: See Component Restriction Table for component R/C vs. channel length trade-off recommendation. </p><table><tr><th>Motherboard total trace length (mm)</th><th>Max charger module on-state resistance, Ron</th><th>Max charger module on-state capacitance, Con </th><th>Equivalent charger module insertion loss at 240 MHz</th></tr><tr><td>178</td><td>4 Ω</td><td>4 pF</td><td>-0.45 to -0.46 dB</td></tr><tr><td>152</td><td>5 Ω</td><td>5 pF</td><td>-0.57 to -0.58 dB</td></tr><tr><td>127</td><td>6 Ω</td><td>6 pF</td><td>-0.74 to -0.75 dB</td></tr><tr><td>102</td><td>7 Ω</td><td>7 pF</td><td>-0.88 to -0.89 dB</td></tr><tr /></table></section><section id="D7744C94-9147-4353-9E0C-A80AD4A18848"><h2>(Internal) eUSB2V2</h2><table><caption>(Internal) eUSB2V2 General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Recommendations and considerations for routing near switch mode power supply, routing under inductor, routing under phase node, and routing under DrMOS</td><td>Refer to Technical White Paper Doc#:  726825</td></tr></table><table><caption>(Internal) eUSB2V2 Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.127</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.254</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr></table></section><section id="03065729-097F-40FB-A099-0DBD9BBB12F4"><h2>eUSB2V2 Native Camera Topology Up to 3.84Gbps</h2><div><div>eUSB2V2 Native Camera Topology Up to 3.84Gbps Diagram</div><image src="assets/images/D77E4D50-EB8A-4FAE-9BC7-E24BC5580CCA.png" class="contentImage" /></div><table><caption>eUSB2V2 Native Camera Topology Up to 3.84Gbps Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous GND recommended. </td></tr><tr><td>Total channel insertion loss (BO+M1+M2+Cable+M3)</td><td>For 3.84Gbps: 15dB @ 1.9GHz</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Rx</td><td>3</td></tr></table></section><section id="04794BA2-78C6-4D40-A75A-BA8165EA8303"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>eUSB2V2 Native Camera Topology Up to 3.84Gbps Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>139.7</td><td /></tr><tr><td>M2</td><td>MS</td><td>12.7</td><td /></tr><tr><td>M3</td><td>MS</td><td>38.1</td><td>Camera module route length 1.5" max</td></tr><tr><td>Cable</td><td>Cable</td><td>558.8</td><td /></tr></table><p>Max Length Total (mm): 762</p><p>Max Length Total Note: Max length including cable. M1 and cable length can be traded off according to their loss.</p></section><section id="6FCC24B7-86C3-4C26-809A-8A17F103210A"><h2>eUSB2V2 Native Camera Topology Up to 4.8Gbps</h2><div><div>eUSB2V2 Native Camera Topology Up to 4.8Gbps Diagram</div><image src="assets/images/4994E1D6-95B8-44BB-A9A2-4C9FD163193A.png" class="contentImage" /></div><table><caption>eUSB2V2 Native Camera Topology Up to 4.8Gbps Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous GND recommended. </td></tr><tr><td>Total channel insertion loss (BO+M1+M2+Cable+M3)</td><td>For 4.8Gbps: 13dB @ 2.5GHz</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Rx</td><td>3</td></tr></table></section><section id="6ACEF118-EDB0-4F13-8CA6-C334E190AB90"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>eUSB2V2 Native Camera Topology Up to 4.8Gbps Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>114.3</td><td /></tr><tr><td>M2</td><td>MS</td><td>12.7</td><td /></tr><tr><td>M3</td><td>MS</td><td>38.1</td><td>Camera module route length 1.5" max</td></tr><tr><td>Cable</td><td>Cable</td><td>203.2</td><td /></tr></table><p>Max Length Total (mm): 381</p><p>Max Length Total Note: Max length including cable. M1 and cable length can be traded off according to their loss.</p></section><section id="1857DEB7-B3F4-4A5D-8DD9-F4F0820856D0"><h2>USB2.0</h2><table><caption>USB2.0 General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>USB 2.0 routing shall comply to USB 2.0 DCR ECN for D+ and D- maximum series DC resistance (DCR) specification.</td><td /></tr><tr><td>Recommendations and considerations for routing near switch mode power supply, routing under inductor, routing under phase node, and routing under DrMOS</td><td>Refer to Technical White Paper Doc#:  726825</td></tr></table><table><caption>USB2.0 Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.381</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.254</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr></table></section><section id="32EF385C-2554-4550-94BD-E7D88EF72D65"><h2>USB2.0 Back Panel or External Topology</h2><div><div>USB2.0 Back Panel or External Topology Diagram</div><image src="assets/images/F6D15419-4294-473F-B506-480C4F683C30.png" class="contentImage" /></div><table><caption>USB2.0 Back Panel or External Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous GND recommended. </td></tr><tr><td>CMC</td><td>Refer to Electromagnetic Compatibility chapter (Common Mode Choke Selection) for more details.</td></tr><tr><td>ESD</td><td>Refer to Electromagnetic Compatibility chapter (ESD Diode Selection) for more details.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX_RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>CMC</td><td>Device</td><td>5</td><td>6</td></tr><tr><td>M4</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>ESD</td><td>Device</td><td>7</td><td>8</td></tr><tr><td>M5</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>Standard A External Connector</td><td>Device</td><td>9</td><td>-1</td></tr></table></section><section id="4CDC3632-361E-4C61-AB4A-CF0B6720F855"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>USB2.0 Back Panel or External Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>15.2</td></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td /></tr><tr><td>M3</td><td>MS</td><td>3.8</td></tr><tr><td>M4</td><td>MS</td><td>3.8</td></tr><tr><td>M5</td><td>MS</td><td>12.7</td></tr></table><p>Min Length Total (mm): 76</p><p>Max Length Total (mm): 304.8</p></section><section id="580748BB-472C-4F08-B2C3-36B677E05E8B"><h2>USB2.0 Device Down Topology</h2><div><div>USB2.0 Device Down Topology Diagram</div><image src="assets/images/5B022938-243F-47FB-AA65-05C16DA805D7.png" class="contentImage" /></div><table><caption>USB2.0 Device Down Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous GND recommended. </td></tr><tr><td>CMC</td><td>Optional. Refer to Electromagnetic Compatibility chapter (Common Mode Choke Selection) for more details.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX_RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>CMC</td><td>Device</td><td>5</td><td>6</td></tr><tr><td>M4</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>Device Down Module / Chip</td><td>Device</td><td>7</td><td>-1</td></tr></table></section><section id="F4374EFD-7A54-4018-83F4-7677A41C167E"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>USB2.0 Device Down Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>15.2</td></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td /></tr><tr><td>M3</td><td>MS</td><td>3.8</td></tr><tr><td>M4</td><td>MS</td><td>12.7</td></tr></table><p>Min Length Total (mm): 76</p><p>Max Length Total (mm): 304.8</p></section><section id="37CC9C81-2CA8-4087-8336-38B79D9F5ED9"><h2>USB2.0 External / Back Panel with Power Switch / BC1.2 Charger Module / MUX Topology</h2><div><div>USB2.0 External / Back Panel with Power Switch / BC1.2 Charger Module / MUX Topology Diagram </div><image src="assets/images/F6AD2F5B-CB02-48BD-9A6B-99F6C532F44C.png" class="contentImage" /></div><table><caption>USB2.0 External / Back Panel with Power Switch / BC1.2 Charger Module / MUX Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous GND recommended. </td></tr><tr><td>Component R/C vs. channel length trade-off table</td><td>See Component Restrictions table.</td></tr><tr><td>Typical component R/C</td><td>On-state resistance and capacitance of 6 Ohm and 6 pF. 
Insertion loss &gt;= -0.6 dB; Return loss &lt;= -13 dB.</td></tr><tr><td>CMC</td><td>Refer to Electromagnetic Compatibility chapter (Common Mode Choke Selection) for more details.</td></tr><tr><td>ESD</td><td>Refer to Electromagnetic Compatibility chapter (ESD Diode Selection) for more details.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX_RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Power Switch/BC1.2 charger module/MUX</td><td>Device</td><td>5</td><td>6</td></tr><tr><td>M4</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>CMC</td><td>Device</td><td>7</td><td>8</td></tr><tr><td>M5</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>ESD</td><td>Device</td><td>9</td><td>10</td></tr><tr><td>M6</td><td>Trace</td><td>10</td><td>11</td></tr><tr><td>External Connector</td><td>Device</td><td>11</td><td>-1</td></tr></table></section><section id="3651F346-B8F4-4B2E-803C-2F5299EF31CD"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>USB2.0 External / Back Panel with Power Switch / BC1.2 Charger Module / MUX Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>15.2</td></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td /></tr><tr><td>M3</td><td>MS</td><td>3.8</td></tr><tr><td>M4</td><td>MS</td><td>59.7</td></tr><tr><td>M5</td><td>MS</td><td>3.8</td></tr><tr><td>M6</td><td>MS</td><td>12.7</td></tr></table><p>Min Length Total (mm): 76</p><p>Min Length Total Note: CHARGER_LEN (M4+M5+M6): 50.8mm</p><p>Max Length Total (mm): 254</p><p>Max Length Total Note: See Component Restriction Table for component R/C vs. channel length trade-off recommendation. </p><table><tr><th>Motherboard total trace length (mm)</th><th>Max charger module on-state resistance, Ron</th><th>Max charger module on-state capacitance, Con </th><th>Equivalent charger module insertion loss at 240 MHz</th></tr><tr><td>305</td><td>4 Ω</td><td>4 pF</td><td>-0.45 to -0.46 dB</td></tr><tr><td>280</td><td>5 Ω</td><td>5 pF</td><td>-0.57 to -0.58 dB</td></tr><tr><td>254</td><td>6 Ω</td><td>6 pF</td><td>-0.74 to -0.75 dB</td></tr><tr><td>203</td><td>7 Ω</td><td>7 pF</td><td>-0.88 to -0.89 dB</td></tr><tr><td /><td /><td /><td /></tr><tr /></table></section><section id="FA2259B2-3953-422A-BC36-D2E7DD683C57"><h2>USB2.0 Flex or Internal Cable Topology</h2><div><div>USB2.0 Flex or Internal Cable Topology Diagram </div><image src="assets/images/6B75C798-299F-4B55-8DF7-3695A887F85C.png" class="contentImage" /></div><table><caption>USB2.0 Flex or Internal Cable Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous GND recommended. </td></tr><tr><td>Cable loss vs. channel length trade-off table</td><td>See USB2 with Internal Cable Routing Length versus Cable Loss Restrictions figure</td></tr><tr><td>CMC</td><td>Refer to Electromagnetic Compatibility chapter (Common Mode Choke Selection) for more details.</td></tr><tr><td>ESD</td><td>Refer to Electromagnetic Compatibility chapter (ESD Diode Selection) for more details.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX_RX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td /><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Internal Connector</td><td>1</td><td>Device</td><td>5</td><td>6</td></tr><tr><td>Cable</td><td /><td>Cable</td><td>6</td><td>7</td></tr><tr><td>Internal Connector</td><td>2</td><td>Device</td><td>7</td><td>8</td></tr><tr><td>M4</td><td /><td>Trace</td><td>8</td><td>9</td></tr><tr><td>CMC</td><td /><td>Device</td><td>9</td><td>10</td></tr><tr><td>M5</td><td /><td>Trace</td><td>10</td><td>11</td></tr><tr><td>ESD</td><td /><td>Device</td><td>11</td><td>12</td></tr><tr><td>M6</td><td /><td>Trace</td><td>12</td><td>13</td></tr><tr><td>Connector</td><td /><td>Device</td><td>13</td><td>-1</td></tr></table></section><section id="FF6ECD8B-6934-415C-AD52-369A1E41E630"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>USB2.0 Flex or Internal Cable Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>15.2</td></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td /></tr><tr><td>M3</td><td>MS</td><td>12.7</td></tr><tr><td>M4</td><td>MS</td><td /></tr><tr><td>M5</td><td>MS</td><td>3.8</td></tr><tr><td>M6</td><td>MS</td><td>12.7</td></tr></table><p>Min Length Total (mm): 76</p><p>Max Length Total (mm): 152.4</p><p>Max Length Total Note: Motherboard max length = 152.4 mm  (Refer to Cable Insertion Loss Table) ; Daughter card max length: 50.8 mm.</p><table><tr><th>Motherboard total trace length (mm)</th><th>Max daughter card trace length (mm)</th><th>Internal cable assembly insertion loss up to 2.5 GHz (dB)</th></tr><tr><td>152</td><td>50.8</td><td>2</td></tr><tr><td>127</td><td>50.8</td><td>2.5</td></tr><tr><td>102</td><td>50.8</td><td>3.5</td></tr><tr><td>76</td><td>50.8</td><td>4</td></tr><tr /></table></section><section id="395D48AE-F378-4ADC-9C2D-2F4320908FD0"><h2>USB2.0 Flex or Internal Cable without Daughter Card Topology</h2><div><div>USB2.0 Flex or Internal Cable without Daughter Card Topology Diagram </div><image src="assets/images/567751E1-2FDB-4AE8-977D-C9E8ED9581AC.png" class="contentImage" /></div><table><caption>USB2.0 Flex or Internal Cable without Daughter Card Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous GND recommended. </td></tr><tr><td>Cable loss vs. channel length trade-off table</td><td>See USB2 with Internal Cable Motherboard Routing Length versus Cable Loss Restrictions figure.</td></tr><tr><td>CMC</td><td>Refer to Electromagnetic Compatibility chapter (Common Mode Choke Selection) for more details.</td></tr><tr><td>ESD</td><td>Refer to Electromagnetic Compatibility chapter (ESD Diode Selection) for more details.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX_RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>CMC</td><td>Device</td><td>5</td><td>6</td></tr><tr><td>M4</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>ESD</td><td>Device</td><td>7</td><td>8</td></tr><tr><td>M5</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>Internal Connector</td><td>Device</td><td>9</td><td>10</td></tr><tr><td>Cable</td><td>Cable</td><td>10</td><td>11</td></tr><tr><td>External Connector</td><td>Device</td><td>11</td><td>-1</td></tr></table></section><section id="7E5484E5-7F1D-4CF7-B6C2-A17C49053A72"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>USB2.0 Flex or Internal Cable without Daughter Card Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>15.2</td></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td /></tr><tr><td>M3</td><td>MS</td><td>3.8</td></tr><tr><td>M4</td><td>MS</td><td>3.8</td></tr><tr><td>M5</td><td>MS</td><td>12.7</td></tr></table><p>Min Length Total (mm): 76</p><p>Max Length Total (mm): 177.8</p><p>Max Length Total Note: See Motherboard Routing Length versus Cable Loss Restrictions Table for cable loss vs. motherboard max length trade-off.</p><table><tr><th>Motherboard total trace length (mm)</th><th>Internal cable assembly insertion loss up to 2.5 GHz (dB)</th></tr><tr><td>178</td><td>2</td></tr><tr><td>152</td><td>2.5</td></tr><tr><td>127</td><td>3.5</td></tr><tr><td>102</td><td>4</td></tr><tr><td>76</td><td>4.5</td></tr><tr /></table></section><section id="16A878DE-437A-43DD-A945-EBB3DABA5025"><h2>USB2.0 M.2 Topology</h2><div><div>USB2.0 M.2 Topology Diagram</div><image src="assets/images/241D8B33-8F46-4FB4-8666-F3F9E2A028D5.png" class="contentImage" /></div><table><caption>USB2.0 M.2 Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous GND recommended.</td></tr><tr><td>CMC</td><td>Optional. Refer to Electromagnetic Compatibility chapter (Common Mode Choke Selection) for more details.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX_RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>CMC</td><td>Device</td><td>5</td><td>6</td></tr><tr><td>M4</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>7</td><td>-1</td></tr></table></section><section id="01145305-985E-47DB-93C1-30BADF0D7FBE"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>USB2.0 M.2 Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>15.2</td></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td /></tr><tr><td>M3</td><td>MS</td><td>3.8</td></tr><tr><td>M4</td><td>MS</td><td>12.7</td></tr></table><p>Min Length Total (mm): 76</p><p>Max Length Total (mm): 304.8</p></section><section id="F6B687C5-7293-4B82-85D7-21221734A82E"><h2>USB2.0 Type-C Topology</h2><div><div>USB2.0 Type-C Topology Diagram</div><image src="assets/images/EDB7CB96-EB3E-4022-8F23-18AD20342607.png" class="contentImage" /></div><table><caption>USB2.0 Type-C Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous GND recommended. </td></tr><tr><td>Max stub length</td><td>3.6 mm</td></tr><tr><td>CMC</td><td>Refer to Electromagnetic Compatibility chapter (Common Mode Choke Selection) for more details.</td></tr><tr><td>ESD</td><td>Refer to Electromagnetic Compatibility chapter (ESD Diode Selection) for more details.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td><td>including one implemented to accommodate stub</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX_RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>CMC</td><td>Device</td><td>5</td><td>6</td></tr><tr><td>M4</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>ESD</td><td>Device</td><td>7</td><td>8</td></tr><tr><td>M5</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>M5</td><td>Trace</td><td>8</td><td>11</td></tr><tr><td>M6</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Type-C Connector</td><td>Device</td><td>10</td><td>-1</td></tr><tr><td>M7</td><td>Trace</td><td>11</td><td>10</td></tr></table></section><section id="2DA3B276-73D6-40CF-A6E6-896A50AB3FE3"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>USB2.0 Type-C Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>15.2</td></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td /></tr><tr><td>M3</td><td>MS</td><td>3.8</td></tr><tr><td>M4</td><td>MS</td><td>3.8</td></tr><tr><td>M5</td><td>MS</td><td>14</td></tr><tr><td>M6</td><td>MS</td><td>3.6</td></tr><tr><td>M7</td><td>DSL, SL</td><td>3.6</td></tr></table><p>Min Length Total (mm): 76</p><p>Max Length Total (mm): 304.8</p></section><section id="C399325A-2906-413E-812B-9FE457136FF0"><h2>USB2.0 Type-C Flex or Internal Cable Topology</h2><div><div>USB2.0 Type-C Flex or Internal Cable Topology Diagram</div><image src="assets/images/0243A8A0-8BAF-45CB-8B1B-9A7D17E58A3A.png" class="contentImage" /></div><table><caption>USB2.0 Type-C Flex or Internal Cable Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous GND recommended. </td></tr><tr><td>Cable loss vs. channel length trade-off</td><td>See USB2.0 Cable Insertion Loss Table</td></tr><tr><td>Max stub length</td><td>3.6 mm</td></tr><tr><td>CMC</td><td>Refer to Electromagnetic Compatibility chapter (Common Mode Choke Selection) for more details.</td></tr><tr><td>ESD</td><td>Refer to Electromagnetic Compatibility chapter (ESD Diode Selection) for more details.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td><td>including one implemented to accommodate stub</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX_RX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td /><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Internal Connector</td><td>1</td><td>Device</td><td>5</td><td>6</td></tr><tr><td>Cable</td><td /><td>Cable</td><td>6</td><td>7</td></tr><tr><td>Internal Connector</td><td>2</td><td>Device</td><td>7</td><td>8</td></tr><tr><td>M4</td><td /><td>Trace</td><td>8</td><td>9</td></tr><tr><td>CMC</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>M5</td><td /><td>Trace</td><td>10</td><td>11</td></tr><tr><td>ESD</td><td /><td>Device</td><td>11</td><td>12</td></tr><tr><td>M6</td><td /><td>Trace</td><td>12</td><td>13</td></tr><tr><td>M6</td><td /><td>Trace</td><td>12</td><td>15</td></tr><tr><td>M7</td><td /><td>Trace</td><td>13</td><td>14</td></tr><tr><td>Type-C Connector</td><td /><td>Device</td><td>14</td><td>-1</td></tr><tr><td>M8</td><td /><td>Trace</td><td>15</td><td>14</td></tr></table></section><section id="254112B7-9B54-4C74-86CD-E3710FC900C0"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>USB2.0 Type-C Flex or Internal Cable Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>15.2</td></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td /></tr><tr><td>M3</td><td>MS</td><td>12.7</td></tr><tr><td>M4</td><td>MS</td><td /></tr><tr><td>M5</td><td>MS</td><td>3.8</td></tr><tr><td>M6</td><td>MS</td><td>14</td></tr><tr><td>M7</td><td>MS</td><td>3.6</td></tr><tr><td>M8</td><td>MS, SL</td><td>3.6</td></tr></table><p>Min Length Total (mm): 76</p><p>Max Length Total (mm): 152.4</p><p>Max Length Total Note: Motherboard max length = 152.4 mm  (Refer to Cable Insertion Loss Table) ; Daughter card max length: 50.8 mm.</p><table><tr><th>Motherboard total trace length (mm)</th><th>Max daughter card trace length (mm)</th><th>Internal cable assembly insertion loss at 2.5 GHz (dB)</th><th>Internal cable assembly insertion loss at 240MHz (dB)</th></tr><tr><td>152</td><td>50.8</td><td>2</td><td>0.5</td></tr><tr><td>127</td><td>50.8</td><td>2.5</td><td>0.6</td></tr><tr><td>102</td><td>50.8</td><td>3.5</td><td>0.8</td></tr><tr><td>76</td><td>50.8</td><td>4</td><td>0.9</td></tr><tr /></table></section><section id="F3AB3299-69AB-488D-B1B3-C1C00C65AF57"><h2>USB2.0 Type-C Port with BC1.2 Charger Module / MUX / Power Switch Topology</h2><div><div>USB2.0 Type-C Port with BC1.2 Charger Module/ MUX / Power Switch Topology Diagram </div><image src="assets/images/EED550E4-90D5-4145-B7D2-DD3C18EE14E4.png" class="contentImage" /></div><table><caption>USB2.0 Type-C Port with BC1.2 Charger Module / MUX / Power Switch Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous GND recommended. </td></tr><tr><td>Max stub length</td><td>3.6 mm</td></tr><tr><td>Component R/C vs. channel length trade-off table</td><td>See Module Component Restrictions figure.</td></tr><tr><td>Typical component R/C</td><td>On-state resistance and capacitance of 6 Ohm and 6 pF; 
Insertion Loss &gt;= -0.6 dB ; Return Loss &lt;= -13 dB.</td></tr><tr><td>CMC</td><td>Refer to Electromagnetic Compatibility chapter (Common Mode Choke Selection) for more details.</td></tr><tr><td>ESD</td><td>Refer to Electromagnetic Compatibility chapter (ESD Diode Selection) for more details.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td><td>including one implemented to accommodate stub</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX_RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>BC1.2 charger module/MUX</td><td>Device</td><td>5</td><td>6</td></tr><tr><td>M4</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>CMC</td><td>Device</td><td>7</td><td>8</td></tr><tr><td>M5</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>ESD</td><td>Device</td><td>9</td><td>10</td></tr><tr><td>M6</td><td>Trace</td><td>10</td><td>11</td></tr><tr><td>M7</td><td>Trace</td><td>11</td><td>12</td></tr><tr><td>External Connector</td><td>Device</td><td>12</td><td>-1</td></tr><tr><td>M8</td><td>Trace</td><td>13</td><td>12</td></tr><tr><td>M6</td><td>Trace</td><td>10</td><td>13</td></tr></table></section><section id="817D10BE-5340-4264-B27C-75AD425E8F95"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>USB2.0 Type-C Port with BC1.2 Charger Module / MUX / Power Switch Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>15.2</td></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td /></tr><tr><td>M3</td><td>MS</td><td>3.8</td></tr><tr><td>M4</td><td>MS</td><td>54.8</td></tr><tr><td>M5</td><td>MS</td><td>3.8</td></tr><tr><td>M6</td><td>MS</td><td>14</td></tr><tr><td>M7</td><td>MS</td><td>3.6</td></tr><tr><td>M8</td><td>DSL, SL</td><td>3.6</td></tr></table><p>Min Length Total (mm): 76</p><p>Min Length Total Note: CHARGER_LEN (M4+M5+M6+M7 or M4+M5+M6+M8): 50.8mm.</p><p>Max Length Total (mm): 254</p><p>Max Length Total Note: See Component Restriction Table for component R/C vs. channel length trade-off recommendation. </p><table><tr><th>Motherboard total trace length (mm)</th><th>Max charger module on-state resistance, Ron</th><th>Max charger module on-state capacitance, Con </th><th>Equivalent charger module insertion loss at 240 MHz</th></tr><tr><td>305</td><td>4 Ω</td><td>4 pF</td><td>-0.45 to -0.46 dB</td></tr><tr><td>280</td><td>5 Ω</td><td>5 pF</td><td>-0.57 to -0.58 dB</td></tr><tr><td>254</td><td>6 Ω</td><td>6 pF</td><td>-0.74 to -0.75 dB</td></tr><tr><td>203</td><td>7 Ω</td><td>7 pF</td><td>-0.88 to -0.89 dB</td></tr><tr><td /><td /><td /><td /></tr><tr /></table></section><section id="1027B96E-D0B3-4E41-8C5B-1840E87402A5"><h2>CPU USB3.2 Gen1</h2><div><div>USB3.2 Stub Requirement</div><image src="assets/images/1050AB8B-9A67-456E-AC1F-70480420B0E3.png" class="contentImage" /></div><div><div>USB3.2 Component Routing Requirement</div><image src="assets/images/BA5EF4C1-9787-4347-9047-DF63AF277076.png" class="contentImage" /></div><div><div>USB3.2 Component Pad Voiding Requirement</div><image src="assets/images/6BAF281B-8539-4168-A730-41A1C300A0F1.png" class="contentImage" /></div><div><div>USB3.2 Receptacle Ground Void Dimension Recommendations</div><image src="assets/images/B543085C-22DE-4EE5-AF8D-B9B19DB592C4.png" class="contentImage" /></div><div><div>USB3.2 Signals to PTH Transition Requirement</div><image src="assets/images/C9A05CAA-C516-4B9F-A55E-2251D5C28E2C.png" class="contentImage" /></div><table><caption>CPU USB3.2 Gen1 General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Stub requirement</td><td>Channel and via stub requirement must meet &lt; 381 um for both Tx and Rx signal pairs.</td></tr><tr><td>Tx AC cap value for USB3.2 Gen1 &amp; Gen2</td><td>AC capacitor value: 100 nF nominal (75 nF - 265 nF range).</td></tr><tr><td>Short circuit protection for Type-C topology (if applicable)</td><td>Crx cap value: 297 nF to 363 nF including tolerance, 25 V. Rb resistor value: 220 kΩ ± 5%.</td></tr><tr><td>Component size requirement ( CMC, ESD, AC cap, Resistor)</td><td>Strongly recommended to use 0201 components for better impedance control. </td></tr><tr><td>Component voiding</td><td>All component pads must be voided on L2 and with GND reference on L3. Suggest having pad voiding size of 50.8 um overcut. Refer to Component Pad Voiding diagram.</td></tr><tr><td>Component routing</td><td>Signal pair to entry/ exist from components pad symmetrically. Maintain differential routing to meet trace target impedance whenever possible.</td></tr><tr><td>Signal PTH/ via transition</td><td>Differential pair voiding needed for each signal pair transition with recommended antipad size of 0.75 mm. Suggest having two symmetrical GND stitching vias for each signal pair transition.</td></tr><tr><td>Cable and connector recommendation</td><td>Strongly recommended to use SMT connectors. For PTH connectors (assuming connector is on the top), USB3.2 signals need to be routed from the bottom of the board such that there is no stub on for connector entry.
Intel strongly recommends selecting cables and connectors which meet electrical requirements specified in both USB-IF Cable and Connector Specification dated June 2017 and Universal Serial Bus 3.1 Legacy Connectors and Cable Assemblies Compliance dated April 2018. 
The USB-IF does not certify legacy or USB Type-C(tm) Gen2 stacked connectors. The USB-IF does certify legacy or USB Type-C(tm) Gen1 stacked connectors. Refer USB-IF for more details.</td></tr><tr><td>PTH connector voiding requirement</td><td>Differential oval antipad required for all layers. Suggest using differential signal antipad with 2 mm size.</td></tr><tr><td>Repeater pad voiding</td><td>A differential void on L2 that is larger than the repeater with 50.8 um overcut is recommended. GND referencing is needed on L3. Refer to Component Pad Voiding diagram.</td></tr><tr><td>Routing scheme</td><td>Non-interleaved breakout (B0) is required to mitigate near-end crosstalk.
The main route (MR) supports both interleaved routing and non-interleaved routing for maximum flexibility on stripline (SL).
For microstrip (MS), interleaved routing scheme is recommended.</td></tr><tr><td>Reference plane</td><td>Continuous GND is recommended. 
If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
If non-continuous power referencing is unavoidable on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt), but stitching caps are required over each plane split and need to be placed within 6 mm of a signal running across the plane split. </td></tr><tr><td>Recommendations and considerations for routing near switch mode power supply, routing under inductor, routing under phase node, and routing under DrMOS</td><td>Refer to Technical White Paper Doc#:  726825</td></tr></table><table><caption>General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Connector</td><td>DO NOT use UDE RUP-GB-0030 with RJ45 Type A connector</td></tr></table><table><caption>CPU USB3.2 Gen1 Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.127</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.254</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr></table></section><section id="9A44AAC4-E381-40DB-B506-C1019FF11891"><h2>USB3.2 Gen1x1 Type-A External Topology</h2><div><div>USB3.2 Gen1x1 Type-A External Topology Diagram</div><image src="assets/images/6FCB3D9B-8DCF-4A7E-9DCE-84E322B57CEB.png" class="contentImage" /></div><table><caption>USB3.2 Gen1x1 Type-A External Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>ESD</td><td>Refer to Electromagnetic Compatibility chapter (ESD Diode Selection).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>CMC</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M4</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>ESD</td><td>Device</td><td>8</td><td>9</td></tr><tr><td>M5</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>10</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M6</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>ESD</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M7</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="7DF29C62-1F2E-4DC1-86A9-C39E51DB7BDE"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>USB3.2 Gen1x1 Type-A External Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.5</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>190</td></tr><tr><td>M2+M3+M4+M5 / M6+M7</td><td>MS</td><td>25.5</td></tr></table><p>Max Length Total (mm): 228</p></section><section id="1E33E81F-8EE0-48ED-9428-7CFA75D392FD"><h2>USB3.2 Gen1x1 Type-A Internal Cable Topology</h2><div><div>USB3.2 Gen1x1 Type-A Internal Cable Topology Diagram</div><image src="assets/images/4AEFF872-3F64-46E9-BD2F-673292958777.png" class="contentImage" /></div><table><caption>USB3.2 Gen1x1 Type-A Internal Cable Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Cable assumptions</td><td>This assumes internal cable assembly insertion loss of ~2 dB @ 2.5 GHz, ~3 dB @ 5.0 GHz. Refer to USB3.2 "Front-Panel Internal Cable And Connector White Paper" for more details.</td></tr><tr><td>ESD</td><td>Refer to Electromagnetic Compatibility chapter (ESD Diode Selection).</td></tr></table><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Refer to USB 3.2 FRONT-PANEL INTERNAL CABLE AND CONNECTOR White Paper for more details.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>CMC</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M4</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>ESD</td><td>Device</td><td>8</td><td>9</td></tr><tr><td>M5</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Internal Cable Header</td><td>Device</td><td>10</td><td>11</td></tr><tr><td>Cable</td><td>Cable</td><td>11</td><td>12</td></tr><tr><td>USB Connector</td><td>Device</td><td>12</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M6</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>ESD</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>M7</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Internal Cable Header</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>Cable</td><td>Cable</td><td>7</td><td>8</td></tr><tr><td>USB Connector</td><td>Device</td><td>8</td><td>-1</td></tr></table></section><section id="10A58D4C-5828-482B-95E3-76B9AD8A05A5"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>USB3.2 Gen1x1 Type-A Internal Cable Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.5</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>76.4</td></tr><tr><td>M2+M3+M4+M5 / M6+M7</td><td>MS</td><td>50.8</td></tr></table><p>Max Length Total (mm): 139</p></section><section id="91FD7159-E5C0-468B-94D1-67D30753A1D0"><h2>USB3.2 Gen1x1 Type-A Internal Cable With Redriver Topology</h2><div><div>USB3.2 Gen1x1 Type-A Internal Cable With Redriver Topology Diagram</div><image src="assets/images/CE454A1C-C451-4666-99E9-14CC90FC2C9B.png" class="contentImage" /></div><div><div>Requirement for Third Party Active Component</div><image src="assets/images/6D9A5A54-CE58-4342-B6DB-B2DF455D3FEB.png" class="contentImage" /></div><table><caption>USB3.2 Gen1x1 Type-A Internal Cable With Redriver Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Cable assumptions</td><td>This assumes internal cable insertion loss of ~3 dB @ 5 GHz. Refer to USB3.2 "Front-Panel Internal Cable And Connector White Paper" for more details.</td></tr><tr><td>Implementation guidelines</td><td>Max/min routing length for USB3.2 Gen1 speed (5 Gbps) depends on repeater performance and its loss compensation capability when used in conjunction with Intel CPU. Work with repeater vendor to ensure the selected part can provide adequate signal integrity at the CPU.</td></tr><tr><td>ESD</td><td>Please consult with the redriver vendor to determine the appropriate ESD recommendation.</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Internal Cable Header</td><td>1</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>Cable</td><td /><td>Cable</td><td>5</td><td>6</td></tr><tr><td>Internal Cable Header</td><td>2</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M3</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Pre-Cap</td><td /><td>Capacitor</td><td>8</td><td>9</td></tr><tr><td>M4</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Redriver</td><td /><td>Device</td><td>10</td><td>11</td></tr><tr><td>M5</td><td /><td>Trace</td><td>11</td><td>12</td></tr><tr><td>Post-Cap</td><td /><td>Capacitor</td><td>12</td><td>13</td></tr><tr><td>M6</td><td /><td>Trace</td><td>13</td><td>14</td></tr><tr><td>CMC</td><td /><td>Device</td><td>14</td><td>15</td></tr><tr><td>M7</td><td /><td>Trace</td><td>15</td><td>16</td></tr><tr><td>ESD</td><td /><td>Device</td><td>16</td><td>17</td></tr><tr><td>M8</td><td /><td>Trace</td><td>17</td><td>18</td></tr><tr><td>Type-A Connector</td><td /><td>Device</td><td>18</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Internal Cable Header</td><td>1</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>Cable</td><td /><td>Cable</td><td>5</td><td>6</td></tr><tr><td>Internal Cable Header</td><td>2</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M3</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Pre-Cap</td><td /><td>Capacitor</td><td>8</td><td>9</td></tr><tr><td>M4</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Redriver</td><td /><td>Device</td><td>10</td><td>11</td></tr><tr><td>M9</td><td /><td>Trace</td><td>11</td><td>12</td></tr><tr><td>ESD</td><td /><td>Device</td><td>12</td><td>13</td></tr><tr><td>M10</td><td /><td>Trace</td><td>13</td><td>14</td></tr><tr><td>Type-A Connector</td><td /><td>Device</td><td>14</td><td>-1</td></tr></table></section><section id="6476DAFA-0946-4D16-93CE-9FBC617F5AA4"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>USB3.2 Gen1x1 Type-A Internal Cable With Redriver Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>0</td><td>Note1*</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>0</td><td>Note1*</td></tr><tr><td>M2</td><td>MS</td><td>0</td><td>Note1*</td></tr><tr><td>M3+M4</td><td>MS</td><td>0</td><td>Note1*</td></tr><tr><td>M5+M6+M7+M8 / M9+M10</td><td>MS</td><td>0</td><td>Note1*</td></tr></table></section><section id="A97C86B9-7D6E-4F91-A228-A6B9BEE414AE"><h2>USB3.2 Gen1x1 Type-A M.2 Topology</h2><div><div>USB3.2 Gen1x1 Type-A M.2 Topology Diagram</div><image src="assets/images/4FB0AF25-A06C-45FE-AACF-A6AFDCDF40F7.png" class="contentImage" /></div><table><caption>USB3.2 Gen1x1 Type-A M.2 Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>ESD Component</td><td>For M.2 topology, ESD is optional assuming ESD control is taken care during assembly process.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>CMC</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M4</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>ESD</td><td>Device</td><td>8</td><td>9</td></tr><tr><td>M5</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>10</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M6</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>ESD</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>M7</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="CC2E0D20-C698-406A-A1D1-22B81F16C4C9"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>USB3.2 Gen1x1 Type-A M.2 Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.5</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>190</td></tr><tr><td>M2+M3+M4+M5 / M6+M7</td><td>MS</td><td>25.5</td></tr></table><p>Max Length Total (mm): 228</p></section><section id="E938FDAD-3AF6-48B5-8ABF-841644C4957F"><h2>USB3.2 Gen1x1 Type-A Redriver Topology</h2><div><div>USB3.2 Gen1x1 Type-A Redriver Topology Diagram</div><image src="assets/images/F9910AE3-F7B0-422A-9636-04426E020084.png" class="contentImage" /></div><div><div>Requirement for Third Party Active Component</div><image src="assets/images/D41CA045-9ABF-437A-A815-326867838B69.png" class="contentImage" /></div><table><caption>USB3.2 Gen1x1 Type-A Redriver Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Implementation guidelines</td><td>Max/min routing length for USB3.2 Gen1 speed (5 Gbps) depends on repeater performance and its loss compensation capability when used in conjunction with Intel CPU. Work with repeater vendor to ensure the selected part can provide adequate signal integrity at the CPU.</td></tr><tr><td>ESD</td><td>Please consult with the redriver vendor to determine the appropriate ESD recommendation.</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Pre-Cap</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Redriver</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M4</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Post-cap</td><td>Capacitor</td><td>8</td><td>9</td></tr><tr><td>M5</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>CMC</td><td>Device</td><td>10</td><td>11</td></tr><tr><td>M6</td><td>Trace</td><td>11</td><td>12</td></tr><tr><td>ESD</td><td>Device</td><td>12</td><td>13</td></tr><tr><td>M7</td><td>Trace</td><td>13</td><td>14</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>14</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Pre-Cap</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Redriver</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M8</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>ESD</td><td>Device</td><td>8</td><td>9</td></tr><tr><td>M9</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>10</td><td>-1</td></tr></table></section><section id="FD680564-5982-4CF6-B786-680FC5B5F793"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>USB3.2 Gen1x1 Type-A Redriver Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>0</td><td>Note1*</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>0</td><td>Note1*</td></tr><tr><td>M2+M3</td><td>MS</td><td>0</td><td>Note1*</td></tr><tr><td>M4+M5+M6+M7 / M8+M9</td><td>MS</td><td>0</td><td>Note1*</td></tr></table><p>Max Length Total Note: Note1*</p></section><section id="87A02E05-969E-4A6E-B55C-0338AA412CC3"><h2>CPU USB3.2 Gen2</h2><div><div>USB3.2 Stub Requirement</div><image src="assets/images/39D43282-22D1-4E49-A856-6C01FFA25DFE.png" class="contentImage" /></div><div><div>USB3.2 Component Routing Requirement</div><image src="assets/images/43CF4060-06A6-4BF7-A631-A481E2237435.png" class="contentImage" /></div><div><div>USB3.2 Component Pad Voiding Requirement</div><image src="assets/images/D3131DEB-76E1-4BD3-9018-7798CA404DB2.png" class="contentImage" /></div><div><div>USB3.2 Receptacle Ground Void Dimension Recommendations</div><image src="assets/images/588F2AB8-4E02-4185-B174-E5F4A77163CB.png" class="contentImage" /></div><div><div>USB3.2 Signals to PTH Transition Requirement</div><image src="assets/images/3D759038-16FD-464E-AB8D-80CFCCF628EC.png" class="contentImage" /></div><table><caption>CPU USB3.2 Gen2 General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Stub requirement</td><td>Channel and via stub requirement must meet &lt; 381 um for both Tx and Rx signal pairs.</td></tr><tr><td>Tx AC cap value for USB3.2 Gen1 &amp; Gen2</td><td>AC capacitor value: 100 nF nominal (75 nF - 265 nF range).</td></tr><tr><td>Short circuit protection for Type-C topology (if applicable)</td><td>Crx cap value: 297 nF to 363 nF including tolerance, 25 V. Rb resistor value: 220 kΩ ± 5%.</td></tr><tr><td>Component size requirement ( CMC, ESD, AC cap, Resistor)</td><td>Strongly recommended to use 0201 components for better impedance control. </td></tr><tr><td>Component voiding</td><td>All component pads must be voided on L2 and with GND reference on L3. Suggest having pad voiding size of 50.8 um overcut. Refer to Component Pad Voiding diagram.</td></tr><tr><td>Component routing</td><td>Signal pair to entry/ exist from components pad symmetrically. Maintain differential routing to meet trace target impedance whenever possible.</td></tr><tr><td>Signal PTH/ via transition</td><td>Differential pair voiding needed for each signal pair transition with recommended antipad size of 0.75 mm. Suggest having two symmetrical GND stitching vias for each signal pair transition.</td></tr><tr><td>Cable and connector recommendation</td><td>Strongly recommended to use SMT connectors. For PTH connectors (assuming connector is on the top), USB3.2 signals need to be routed from the bottom of the board such that there is no stub on for connector entry.
Intel strongly recommends selecting cables and connectors which meet electrical requirements specified in both USB-IF Cable and Connector Specification dated June 2017 and Universal Serial Bus 3.1 Legacy Connectors and Cable Assemblies Compliance dated April 2018. 
The USB-IF does not certify legacy or USB Type-C(tm) Gen2 stacked connectors. The USB-IF does certify legacy or USB Type-C(tm) Gen1 stacked connectors. Refer USB-IF for more details.</td></tr><tr><td>PTH connector voiding requirement</td><td>Differential oval antipad required for all layers. Suggest using differential signal antipad with 2 mm size.</td></tr><tr><td>Repeater pad voiding</td><td>A differential void on L2 that is larger than the repeater with 50.8 um overcut is recommended. GND referencing is needed on L3. Refer to Component Pad Voiding diagram.</td></tr><tr><td>Routing scheme</td><td>Non-interleaved breakout (B0) is required to mitigate near-end crosstalk.
The main route (MR) supports both interleaved routing and non-interleaved routing for maximum flexibility on stripline (SL).
For microstrip (MS), interleaved routing scheme is recommended.</td></tr><tr><td>Reference plane</td><td>Continuous GND is recommended. 
If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
If non-continuous power referencing is unavoidable on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt), but stitching caps are required over each plane split and need to be placed within 6 mm of a signal running across the plane split. </td></tr><tr><td>Recommendations and considerations for routing near switch mode power supply, routing under inductor, routing under phase node, and routing under DrMOS</td><td>Refer to Technical White Paper Doc#:  726825</td></tr></table><table><caption>General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Connector</td><td>DO NOT use UDE RUP-GB-0030 with RJ45 Type A connector</td></tr></table><table><caption>CPU USB3.2 Gen2 Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.127</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.254</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr></table></section><section id="F3E1EA1E-6243-4FD3-AC0C-EBDEF0EED028"><h2>USB3.2 Gen2x1 Type-A External Topology</h2><div><div>USB3.2 Gen2x1 Type-A External Topology Diagram</div><image src="assets/images/11A0B626-62EA-4C55-8FBA-7AB123312E96.png" class="contentImage" /></div><table><caption>USB3.2 Gen2x1 Type-A External Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>ESD</td><td>Refer to Electromagnetic Compatibility chapter (ESD Diode Selection).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>CMC</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M4</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>ESD</td><td>Device</td><td>8</td><td>9</td></tr><tr><td>M5</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>10</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M6</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>ESD</td><td>Device</td><td>5</td><td>6</td></tr><tr><td>M7</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>7</td><td>-1</td></tr></table></section><section id="D95A7EE8-E2B3-410B-9F0E-DEAB845DD641"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>USB3.2 Gen2x1 Type-A External Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.5</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>72</td></tr><tr><td>M2+M3+M4+M5/M6+M7</td><td>MS</td><td>25.5</td></tr></table><p>Max Length Total (mm): 110</p></section><section id="0E74C01A-9218-4141-AC91-618A6592681D"><h2>USB3.2 Gen2x1 Type-A Internal Cable Topology</h2><div><div>USB3.2 Gen2x1 Type-A Internal Cable Topology Diagram </div><image src="assets/images/A54526EA-C388-45A1-AA71-2669AE06FE20.png" class="contentImage" /></div><table><caption>USB3.2 Gen2x1 Type-A Internal Cable Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Cable assumptions</td><td>This assumes internal cable loss of ~3 dB @ 5 GHz. Refer to "USB3.2 Front Panel Internal Cable and Connector White Paper" for more details.</td></tr><tr><td>ESD</td><td>Refer to Electromagnetic Compatibility chapter (ESD Diode Selection).</td></tr></table><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Refer to USB 3.2 FRONT-PANEL INTERNAL CABLE AND CONNECTOR White Paper for more details.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>CMC</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M4</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>ESD</td><td>Device</td><td>8</td><td>9</td></tr><tr><td>M5</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Internal Cable Header</td><td>Device</td><td>10</td><td>11</td></tr><tr><td>Cable</td><td>Cable</td><td>11</td><td>12</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>12</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M6</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>ESD</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>M7</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Internal Cable Header</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>Cable</td><td>Cable</td><td>7</td><td>8</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>8</td><td>-1</td></tr></table></section><section id="792B0CBD-A3BD-4C42-B313-CF02594563FE"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>USB3.2 Gen2x1 Type-A Internal Cable Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.5</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>25.5</td></tr><tr><td>M2+M3+M4+M5 / M6+M7</td><td>MS</td><td>12.5</td></tr></table><p>Max Length Total (mm): 50.5</p></section><section id="E1F28EEE-47FC-4E99-A224-74A995103B1B"><h2>USB3.2 Gen2x1 Type-A Internal Cable With Redriver Topology</h2><div><div>USB3.2 Gen2x1 Type-A Internal Cable With Redriver Topology Diagram</div><image src="assets/images/665E2132-0129-44D4-84DA-7FE475828550.png" class="contentImage" /></div><div><div>Requirement for Third Party Active Component</div><image src="assets/images/B8B9B240-D724-490E-87A8-EA84F72A465A.png" class="contentImage" /></div><table><caption>USB3.2 Gen2x1 Type-A Internal Cable With Redriver Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Cable assumptions</td><td>This assumes internal cable insertion loss of ~3 dB @ 5 GHz. Refer to USB3.2 "Front-Panel Internal Cable And Connector White Paper" for more details.</td></tr><tr><td>Implementation guidelines</td><td>Max/min routing length for USB3.2 Gen2 speed (10 Gbps) depends on repeater performance and its loss compensation capability when used in conjunction with Intel CPU. Work with repeater vendor to ensure the selected part can provide adequate signal integrity at the CPU.
</td></tr><tr><td>ESD</td><td>Please consult with redriver vendor to determine the appropriate ESD recommendation.</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Internal Cable Header</td><td>1</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>Cable</td><td /><td>Cable</td><td>5</td><td>6</td></tr><tr><td>Internal Cable Header</td><td>2</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M3</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Pre-Cap</td><td /><td>Capacitor</td><td>8</td><td>9</td></tr><tr><td>M4</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Redriver</td><td /><td>Device</td><td>10</td><td>11</td></tr><tr><td>M5</td><td /><td>Trace</td><td>11</td><td>12</td></tr><tr><td>Post-Cap</td><td /><td>Capacitor</td><td>12</td><td>13</td></tr><tr><td>M6</td><td /><td>Trace</td><td>13</td><td>14</td></tr><tr><td>CMC</td><td /><td>Device</td><td>14</td><td>15</td></tr><tr><td>M7</td><td /><td>Trace</td><td>15</td><td>16</td></tr><tr><td>ESD</td><td /><td>Device</td><td>16</td><td>17</td></tr><tr><td>M8</td><td /><td>Trace</td><td>17</td><td>18</td></tr><tr><td>Type-A Connector</td><td /><td>Device</td><td>18</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Internal Cable Header</td><td>1</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>Cable</td><td /><td>Cable</td><td>5</td><td>6</td></tr><tr><td>Internal Cable Header</td><td>2</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M3</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Pre-Cap</td><td /><td>Capacitor</td><td>8</td><td>9</td></tr><tr><td>M4</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Redriver</td><td /><td>Device</td><td>10</td><td>11</td></tr><tr><td>M9</td><td /><td>Trace</td><td>11</td><td>12</td></tr><tr><td>ESD</td><td /><td>Device</td><td>12</td><td>13</td></tr><tr><td>M10</td><td /><td>Trace</td><td>13</td><td>14</td></tr><tr><td>Type-A Connector</td><td /><td>Device</td><td>14</td><td>-1</td></tr></table></section><section id="12E930D1-2F95-47F5-8655-F08742AF936E"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><p>Max Length Total Note: Note1*: Max/min routing length for USB3.2 Gen2 speed (10 Gbps) depends on repeater performance and its loss compensation capability when used in conjunction with Intel CPU. Work with repeater vendor to ensure the selected part can provide adequate signal integrity at the CPU.</p><table><caption>USB3.2 Gen2x1 Type-A Internal Cable With Redriver Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Other Signals</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>0</td><td>Note1*</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>0</td><td>Note1*</td></tr><tr><td>M2</td><td>MS</td><td>0</td><td>Note1*</td></tr><tr><td>M3+M4</td><td>MS</td><td>0</td><td>Note1*</td></tr><tr><td>M5+M6+M7+M8 / M9+M10</td><td>MS</td><td>0</td><td>Note1*</td></tr></table></section><section id="9C2F5E37-CC35-466C-BF78-A124E29DD98F"><h2>USB3.2 Gen2x1 Type-A External Cable With Retimer Topology</h2><div><div>USB3.2 Gen2x1 Type-A External Cable With Retimer Topology Diagram</div><image src="assets/images/5CD2914E-A99A-4508-81D0-30F36343C1CE.png" class="contentImage" /></div><div><div>Requirement for Third Party Active Component</div><image src="assets/images/64164E39-D1F2-4228-962D-5436F67D7AF3.png" class="contentImage" /></div><table><caption>USB3.2 Gen2x1 Type-A External Cable With Retimer Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Implementation guidelines</td><td>Max/min routing length for USB3.2 Gen2 speed (10 Gbps) depends on repeater performance and its loss compensation capability when used in conjunction with Intel CPU. Work with repeater vendor to ensure the selected part can provide adequate signal integrity at the CPU.
</td></tr><tr><td>ESD</td><td>Please consult with the retimer vendor to determine the appropriate ESD recommendation.</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Internal Cable Header</td><td>1</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>Cable</td><td /><td>Cable</td><td>5</td><td>6</td></tr><tr><td>Internal Cable Header</td><td>2</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M3</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Pre-Cap</td><td /><td>Capacitor</td><td>8</td><td>9</td></tr><tr><td>M4</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Retimer</td><td /><td>Device</td><td>10</td><td>11</td></tr><tr><td>M5</td><td /><td>Trace</td><td>11</td><td>12</td></tr><tr><td>Post-Cap</td><td /><td>Capacitor</td><td>12</td><td>13</td></tr><tr><td>M6</td><td /><td>Trace</td><td>13</td><td>14</td></tr><tr><td>CMC</td><td /><td>Device</td><td>14</td><td>15</td></tr><tr><td>M7</td><td /><td>Trace</td><td>15</td><td>16</td></tr><tr><td>ESD</td><td /><td>Device</td><td>16</td><td>17</td></tr><tr><td>M8</td><td /><td>Trace</td><td>17</td><td>18</td></tr><tr><td>Type-A Connector</td><td /><td>Device</td><td>18</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Internal Cable Header</td><td>1</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>Cable</td><td /><td>Cable</td><td>5</td><td>6</td></tr><tr><td>Internal Cable Header</td><td>2</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M3</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Pre-Cap</td><td /><td>Capacitor</td><td>8</td><td>9</td></tr><tr><td>M4</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Retimer</td><td /><td>Device</td><td>10</td><td>11</td></tr><tr><td>M9</td><td /><td>Trace</td><td>11</td><td>12</td></tr><tr><td>ESD</td><td /><td>Device</td><td>12</td><td>13</td></tr><tr><td>M10</td><td /><td>Trace</td><td>13</td><td>14</td></tr><tr><td>Type-A Connector</td><td /><td>Device</td><td>14</td><td>-1</td></tr></table></section><section id="9FBC8FB3-D91D-489D-A331-E2768F0B9C5F"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><p>Max Length Total Note: Note1*:  Max/min routing length for USB3.2 Gen2 speed (10 Gbps) depends on repeater performance and its loss compensation capability when used in conjunction with Intel CPU. Work with repeater vendor to ensure the selected part can provide adequate signal integrity at the CPU.</p><table><caption>USB3.2 Gen2x1 Type-A External Cable With Retimer Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Other Signals</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>0</td><td>Note1*</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>0</td><td>Note1*</td></tr><tr><td>M2</td><td>MS</td><td>0</td><td>Note1*</td></tr><tr><td>M3+M4</td><td>MS</td><td>0</td><td>Note1*</td></tr><tr><td>M5+M6+M7+M8 / M9+M10</td><td>MS</td><td>0</td><td>Note1*</td></tr></table></section><section id="93323D7D-DDD0-4528-8C2F-8558F72D489F"><h2>(Internal Validation) USB3.2 Gen2x1 Type-A Redriver Topology</h2><div><div>(Internal Validation) USB3.2 Gen2x1 Type-A Redriver Topology Diagram</div><image src="assets/images/2EEEF71F-7F45-4545-B61F-906EBFF67426.jpg" class="contentImage" /></div><div><div>Requirement for Third Party Active Component</div><image src="assets/images/BCB35396-7C7B-4D46-AC56-0D15BEF6C201.png" class="contentImage" /></div><table><caption>(Internal Validation) USB3.2 Gen2x1 Type-A Redriver Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Implementation guidelines</td><td>Max/min routing length for USB3.2 Gen2 speed (10 Gbps) depends on repeater performance and its loss compensation capability when used in conjunction with Intel CPU. Work with repeater vendor to ensure the selected part can provide adequate signal integrity at the CPU.</td></tr><tr><td>Redriver</td><td>(Internal Validation Only) Please refer to "Diodes PI3EQX100xE2 USB3.x Gen2 Linear Redriver Application Information.pdf" for details on redriver requirements.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>2</td><td>Pre-Channel</td></tr><tr><td>Rx, Tx</td><td>1</td><td>Post-Channel</td></tr></table></section><section id="F07A70A2-1B0A-4353-8D4E-46CB936D81DB"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>(Internal Validation) USB3.2 Gen2x1 Type-A Redriver Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.5</td><td>*Internal RVP validation only for Gen2x1</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>178.2</td><td /></tr><tr><td>M2+M3</td><td>MS</td><td>12.5</td><td>Minimum Pre-Channel Length is 152 mm. Maximum Pre-Channel Length is 203mm.</td></tr><tr><td>M4+M5+M6+M7 / M8+M9</td><td>MS</td><td>50</td><td>Minimum Post-Channel Length is 25 mm. Maximum Post-Channel Length is 50mm. Recommended to have 38 mm.</td></tr></table><p>Max Length Total (mm): 254</p><p>Max Length Total Note: Note1*</p></section><section id="9BF3ED87-C194-437D-8FCE-DAA9633935D4"><h2>USB3.2 Gen2x1 Type-A Retimer Topology</h2><div><div>USB3.2 Gen2x1 Type-A Retimer Topology Diagram</div><image src="assets/images/314CCE97-2D7F-421E-A587-FB70A0559485.png" class="contentImage" /></div><div><div>Requirement for Third Party Active Component</div><image src="assets/images/154F1E66-8E19-474B-ADE6-5E51CF9CEE9C.png" class="contentImage" /></div><table><caption>USB3.2 Gen2x1 Type-A Retimer Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Implementation guidelines</td><td>Max/min routing length for USB3.2 Gen2 speed (10 Gbps) depends on repeater performance and its loss compensation capability when used in conjunction with Intel CPU. Work with repeater vendor to ensure the selected part can provide adequate signal integrity at the CPU.</td></tr><tr><td>ESD</td><td>Please consult with the retimer vendor to determine the appropriate ESD recommendation.</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Pre-Cap</td><td>Capacitor</td><td>5</td><td>6</td></tr><tr><td>M4</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>Retimer</td><td>Device</td><td>7</td><td>8</td></tr><tr><td>M5</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>M6</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>M7</td><td>Trace</td><td>10</td><td>11</td></tr><tr><td>Post-Cap</td><td>Capacitor</td><td>11</td><td>12</td></tr><tr><td>M8</td><td>Trace</td><td>12</td><td>13</td></tr><tr><td>CMC</td><td>Device</td><td>13</td><td>14</td></tr><tr><td>M9</td><td>Trace</td><td>14</td><td>15</td></tr><tr><td>ESD</td><td>Device</td><td>15</td><td>16</td></tr><tr><td>M10</td><td>Trace</td><td>16</td><td>17</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>17</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Pre-Cap</td><td>Capacitor</td><td>5</td><td>6</td></tr><tr><td>M4</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>Retimer</td><td>Device</td><td>7</td><td>8</td></tr><tr><td>M5</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>M6</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>M11</td><td>Trace</td><td>10</td><td>11</td></tr><tr><td>ESD</td><td>Device</td><td>11</td><td>12</td></tr><tr><td>M12</td><td>Trace</td><td>12</td><td>13</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>13</td><td>-1</td></tr></table></section><section id="9BACFDBB-9D63-47BB-853B-E4B04F47DABE"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><p>Max Length Total Note: Note1*: Max/min routing length for USB3.2 Gen2 speed (10 Gbps) depends on repeater performance and its loss compensation capability when used in conjunction with Intel CPU. Work with repeater vendor to ensure the selected part can provide adequate signal integrity at the CPU.</p><table><caption>USB3.2 Gen2x1 Type-A Retimer Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Other Signals</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>0</td><td>Note1*</td></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td>0</td><td>Note1*</td></tr><tr><td>M3+M4</td><td>MS</td><td>0</td><td>Note1*</td></tr><tr><td>M5+M6</td><td>MS, DSL, SL</td><td>0</td><td>Note1*</td></tr><tr><td>M7+M8+M9+M10 / M11+M12</td><td>MS</td><td>0</td><td>Note1*</td></tr></table></section><section id="F3E03E31-D425-4131-9960-4E5804D1C13A"><h2>PCH USB3.2 Gen1</h2><div><div>USB3.2 Stub Requirement</div><image src="assets/images/0903CCDB-AC8A-4873-98C4-E39751B867DD.png" class="contentImage" /></div><div><div>USB3.2 Component Routing Requirement</div><image src="assets/images/E77C87E2-365B-4835-B203-14FDE9799DD8.png" class="contentImage" /></div><div><div>USB3.2 Component Pad Voiding Requirement</div><image src="assets/images/F32BC3AA-DD77-4EAB-A553-CB28B65E02CE.png" class="contentImage" /></div><div><div>USB3.2 Receptacle Ground Void Dimension Recommendations</div><image src="assets/images/17ED0CFE-54E5-40EB-AD68-298791DC38B7.png" class="contentImage" /></div><div><div>USB3.2 Signals to PTH Transition Requirement</div><image src="assets/images/DF2A0EAD-2840-4685-B443-F2064A7D5D11.png" class="contentImage" /></div><table><caption>PCH USB3.2 Gen1 General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Stub requirement</td><td>Channel and via stub requirement must meet &lt; 381 um for both Tx and Rx signal pairs.</td></tr><tr><td>Tx AC cap value for USB3.2 Gen1 &amp; Gen2</td><td>AC capacitor value: 100 nF nominal (75 nF - 265 nF range).</td></tr><tr><td>Short circuit protection for Type-C topology (if applicable)</td><td>Crx cap value: 297 nF to 363 nF including tolerance, 25 V. Rb resistor value: 220 kΩ ± 5%.</td></tr><tr><td>Component size requirement ( CMC, ESD, AC cap, Resistor)</td><td>Strongly recommended to use 0201 components for better impedance control. </td></tr><tr><td>Component voiding</td><td>All component pads must be voided on L2 and with GND reference on L3. Suggest having pad voiding size of 50.8 um overcut. Refer to Component Pad Voiding diagram.</td></tr><tr><td>Component routing</td><td>Signal pair to entry/ exist from components pad symmetrically. Maintain differential routing to meet trace target impedance whenever possible.</td></tr><tr><td>Signal PTH/ via transition</td><td>Differential pair voiding needed for each signal pair transition with recommended antipad size of 0.75 mm. Suggest having two symmetrical GND stitching vias for each signal pair transition.</td></tr><tr><td>Cable and connector recommendation</td><td>Strongly recommended to use SMT connectors. For PTH connectors (assuming connector is on the top), USB3.2 signals need to be routed from the bottom of the board such that there is no stub on for connector entry.
Intel strongly recommends selecting cables and connectors which meet electrical requirements specified in both USB-IF Cable and Connector Specification dated June 2017 and Universal Serial Bus 3.1 Legacy Connectors and Cable Assemblies Compliance dated April 2018. 
The USB-IF does not certify legacy or USB Type-C(tm) Gen2 stacked connectors. The USB-IF does certify legacy or USB Type-C(tm) Gen1 stacked connectors. Refer USB-IF for more details.</td></tr><tr><td>PTH connector voiding requirement</td><td>Differential oval antipad required for all layers. Suggest using differential signal antipad with 2 mm size.</td></tr><tr><td>Repeater pad voiding</td><td>A differential void on L2 that is larger than the repeater with 50.8 um overcut is recommended. GND referencing is needed on L3. Refer to Component Pad Voiding diagram.</td></tr><tr><td>Routing scheme</td><td>Non-interleaved breakout (B0) is required to mitigate near-end crosstalk.
The main route (MR) supports both interleaved routing and non-interleaved routing for maximum flexibility on stripline (SL).
For microstrip (MS), interleaved routing scheme is recommended.</td></tr><tr><td>Reference plane</td><td>Continuous GND is recommended. 
If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
If non-continuous power referencing is unavoidable on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt), but stitching caps are required over each plane split and need to be placed within 6 mm of a signal running across the plane split. </td></tr><tr><td>Recommendations and considerations for routing near switch mode power supply, routing under inductor, routing under phase node, and routing under DrMOS</td><td>Refer to Technical White Paper Doc#:  726825</td></tr></table><table><caption>General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Connector</td><td>DO NOT use UDE RUP-GB-0030 with RJ45 Type A connector</td></tr></table><table><caption>PCH USB3.2 Gen1 Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.127</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.254</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr></table></section><section id="F4A56717-AC89-4B2D-B7CA-6924F08B9C06"><h2>USB3.2 Gen1x1 Type-A External Topology</h2><div><div>USB3.2 Gen1x1 Type-A External Topology Diagram</div><image src="assets/images/6B848AE2-F0FE-4A8A-A594-FB7CD6428449.png" class="contentImage" /></div><table><caption>USB3.2 Gen1x1 Type-A External Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>ESD</td><td>Refer to Electromagnetic Compatibility chapter (ESD Diode Selection).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>CMC</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M4</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>ESD</td><td>Device</td><td>8</td><td>9</td></tr><tr><td>M5</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>10</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M6</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>ESD</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M7</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="438E868F-E5AB-4CD9-A579-05A56C4D83EA"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>USB3.2 Gen1x1 Type-A External Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.5</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>190</td></tr><tr><td>M2+M3+M4+M5 / M6+M7</td><td>MS</td><td>25.5</td></tr></table><p>Max Length Total (mm): 228</p></section><section id="AB592BD5-F74D-4A0C-B7D5-B1EF042223DA"><h2>USB3.2 Gen1x1 Type-A Internal Cable Topology</h2><div><div>USB3.2 Gen1x1 Type-A Internal Cable Topology Diagram</div><image src="assets/images/976AC67E-27C7-4E6D-9345-3668F13AA0D9.png" class="contentImage" /></div><table><caption>USB3.2 Gen1x1 Type-A Internal Cable Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Cable assumptions</td><td>This assumes internal cable assembly insertion loss of ~2 dB @ 2.5 GHz, ~3 dB @ 5.0 GHz. Refer to USB3.2 "Front-Panel Internal Cable And Connector White Paper" for more details.</td></tr><tr><td>ESD</td><td>Refer to Electromagnetic Compatibility chapter (ESD Diode Selection).</td></tr></table><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Refer to USB 3.2 FRONT-PANEL INTERNAL CABLE AND CONNECTOR White Paper for more details.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>CMC</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M4</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>ESD</td><td>Device</td><td>8</td><td>9</td></tr><tr><td>M5</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Internal Cable Header</td><td>Device</td><td>10</td><td>11</td></tr><tr><td>Cable</td><td>Cable</td><td>11</td><td>12</td></tr><tr><td>USB Connector</td><td>Device</td><td>12</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M6</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>ESD</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>M7</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Internal Cable Header</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>Cable</td><td>Cable</td><td>7</td><td>8</td></tr><tr><td>USB Connector</td><td>Device</td><td>8</td><td>-1</td></tr></table></section><section id="5F5C1DC7-82F7-4800-9AFF-87C1105B3697"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>USB3.2 Gen1x1 Type-A Internal Cable Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.5</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>114.5</td></tr><tr><td>M2+M3+M4+M5 / M6+M7</td><td>MS</td><td>50.8</td></tr></table><p>Max Length Total (mm): 177.8</p></section><section id="90207EDA-6CE8-49E6-B97B-DF4D6381A211"><h2>USB3.2 Gen1x1 Type-A Internal Cable with Daughter Card Topology</h2><div><div>USB3.2 Gen1x1 Type-A Internal Cable with Daughter Card Topology Diagram</div><image src="assets/images/AEEF0B40-92D2-4366-A9F7-B706BE9D59F8.png" class="contentImage" /></div><table><caption>USB3.2 Gen1x1 Type-A Internal Cable with Daughter Card Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Cable assumptions</td><td>This assumes internal cable assembly insertion loss of ~2 dB @ 2.5 GHz, ~3 dB @ 5.0 GHz. Refer to USB3.2 "Front-Panel Internal Cable And Connector White Paper" for more details.</td></tr><tr><td>ESD</td><td>Refer to Electromagnetic Compatibility chapter (ESD Diode Selection).</td></tr></table><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Refer to USB 3.2 FRONT-PANEL INTERNAL CABLE AND CONNECTOR White Paper for more details.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Internal Cable Header</td><td>1</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>Cable</td><td /><td>Cable</td><td>5</td><td>6</td></tr><tr><td>Internal Cable Header</td><td>2</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M3</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>AC Cap</td><td /><td>Capacitor</td><td>8</td><td>9</td></tr><tr><td>M4</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>CMC</td><td /><td>Device</td><td>10</td><td>11</td></tr><tr><td>M5</td><td /><td>Trace</td><td>11</td><td>12</td></tr><tr><td>ESD</td><td /><td>Device</td><td>12</td><td>13</td></tr><tr><td>M6</td><td /><td>Trace</td><td>13</td><td>14</td></tr><tr><td>Type-A Connector</td><td /><td>Device</td><td>14</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Internal Cable Header</td><td>1</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>Cable</td><td /><td>Cable</td><td>5</td><td>6</td></tr><tr><td>Internal Cable Header</td><td>2</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M7</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>ESD</td><td /><td>Device</td><td>8</td><td>9</td></tr><tr><td>M8</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Type-A Connector</td><td /><td>Device</td><td>10</td><td>-1</td></tr></table></section><section id="BEF53FAF-4DDA-4769-84DA-2C068F8B04D2"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>USB3.2 Gen1x1 Type-A Internal Cable with Daughter Card Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.5</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>109.5</td></tr><tr><td>M2</td><td>MS</td><td>5</td></tr><tr><td>M3+M4+M5+M6 / M7+M8</td><td>MS</td><td>50.8</td></tr></table><p>Max Length Total (mm): 177.8</p></section><section id="CDF542D2-586C-49CE-80C5-B7E0D3C63E36"><h2>USB3.2 Gen1x1 Type-A M.2 Topology</h2><div><div>USB3.2 Gen1x1 Type-A M.2 Topology Diagram</div><image src="assets/images/33901EB2-8F33-472E-A9F3-6AFBF6A2AF08.png" class="contentImage" /></div><table><caption>USB3.2 Gen1x1 Type-A M.2 Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>ESD Component</td><td>For M.2 topology, ESD is optional assuming ESD control is taken care during assembly process.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>CMC</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M4</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>ESD</td><td>Device</td><td>8</td><td>9</td></tr><tr><td>M5</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>10</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M6</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>ESD</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>M7</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="8623FEF7-4A14-48D2-B01D-C341171BE13D"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>USB3.2 Gen1x1 Type-A M.2 Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.5</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>190</td></tr><tr><td>M2+M3+M4+M5 / M6+M7</td><td>MS</td><td>25.5</td></tr></table><p>Max Length Total (mm): 228</p></section><section id="33E9CF4D-101C-411F-99C2-AA2C42D6263E"><h2>(Internal Validation) USB3.2 Gen1x1 Type-A Redriver Topology</h2><div><div>USB3.2 Gen1x1 Type-A Redriver Topology Diagram</div><image src="assets/images/7C8E3AE8-7807-43AA-B7FE-0DF1BCE72545.png" class="contentImage" /></div><div><div>Requirement for Third Party Active Component</div><image src="assets/images/3F045915-746D-429A-AA4F-E29897B9E84E.png" class="contentImage" /></div><table><caption>(Internal Validation) USB3.2 Gen1x1 Type-A Redriver Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Implementation guidelines</td><td>Max/min routing length for USB3.2 Gen1 speed (5 Gbps) depends on repeater performance and its loss compensation capability when used in conjunction with Intel PCH. Work with repeater vendor to ensure the selected part can provide adequate signal integrity at the PCH.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Rx, Tx</td><td>3</td></tr></table></section><section id="6DF744E8-CF95-4D7F-9ADB-460ED3F61EF4"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><p>Max Length Total Note: Note1*: Max/min routing length for USB3.2 Gen1 speed (5 Gbps) depends on repeater performance and its loss compensation capability when used in conjunction with Intel PCH. Work with repeater vendor to ensure the selected part can provide adequate signal integrity at the PCH.</p><table><caption>(Internal Validation) USB3.2 Gen1x1 Type-A Redriver Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Other Signals</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>0</td><td>Note1*</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>0</td><td>Note1*</td></tr><tr><td>M2+M3</td><td>MS</td><td>0</td><td>Note1*</td></tr><tr><td>M4+M5+M6+M7 / M8+M9</td><td>MS</td><td>0</td><td>Note1*</td></tr></table></section><section id="726424F4-864E-4415-A29A-EE53ED8408A1"><h2>PCH USB3.2 Gen2</h2><div><div>USB3.2 Stub Requirement</div><image src="assets/images/634F17A7-C3C6-4765-9939-1EC63D434D1B.png" class="contentImage" /></div><div><div>USB3.2 Component Routing Requirement</div><image src="assets/images/6A1DF135-1B04-45C6-8C3A-847F46E55585.png" class="contentImage" /></div><div><div>USB3.2 Component Pad Voiding Requirement</div><image src="assets/images/D940D912-7D47-48CB-88C2-33C166981774.png" class="contentImage" /></div><div><div>USB3.2 Receptacle Ground Void Dimension Recommendations</div><image src="assets/images/FAAAF4E5-6333-43AD-9134-0E19585B8B18.png" class="contentImage" /></div><div><div>USB3.2 Signals to PTH Transition Requirement</div><image src="assets/images/9466F977-A226-48C1-A3F8-A2C6232816DD.png" class="contentImage" /></div><table><caption>PCH USB3.2 Gen2 General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Stub requirement</td><td>Channel and via stub requirement must meet &lt; 381 um for both Tx and Rx signal pairs.</td></tr><tr><td>Tx AC cap value for USB3.2 Gen1 &amp; Gen2</td><td>AC capacitor value: 100 nF nominal (75 nF - 265 nF range).</td></tr><tr><td>Short circuit protection for Type-C topology (if applicable)</td><td>Crx cap value: 297 nF to 363 nF including tolerance, 25 V. Rb resistor value: 220 kΩ ± 5%.</td></tr><tr><td>Component size requirement ( CMC, ESD, AC cap, Resistor)</td><td>Strongly recommended to use 0201 components for better impedance control. </td></tr><tr><td>Component voiding</td><td>All component pads must be voided on L2 and with GND reference on L3. Suggest having pad voiding size of 50.8 um overcut. Refer to Component Pad Voiding diagram.</td></tr><tr><td>Component routing</td><td>Signal pair to entry/ exist from components pad symmetrically. Maintain differential routing to meet trace target impedance whenever possible.</td></tr><tr><td>Signal PTH/ via transition</td><td>Differential pair voiding needed for each signal pair transition with recommended antipad size of 0.75 mm. Suggest having two symmetrical GND stitching vias for each signal pair transition.</td></tr><tr><td>Cable and connector recommendation</td><td>Strongly recommended to use SMT connectors. For PTH connectors (assuming connector is on the top), USB3.2 signals need to be routed from the bottom of the board such that there is no stub on for connector entry.
Intel strongly recommends selecting cables and connectors which meet electrical requirements specified in both USB-IF Cable and Connector Specification dated June 2017 and Universal Serial Bus 3.1 Legacy Connectors and Cable Assemblies Compliance dated April 2018. 
The USB-IF does not certify legacy or USB Type-C(tm) Gen2 stacked connectors. The USB-IF does certify legacy or USB Type-C(tm) Gen1 stacked connectors. Refer USB-IF for more details.</td></tr><tr><td>PTH connector voiding requirement</td><td>Differential oval antipad required for all layers. Suggest using differential signal antipad with 2 mm size.</td></tr><tr><td>Repeater pad voiding</td><td>A differential void on L2 that is larger than the repeater with 50.8 um overcut is recommended. GND referencing is needed on L3. Refer to Component Pad Voiding diagram.</td></tr><tr><td>Routing scheme</td><td>Non-interleaved breakout (B0) is required to mitigate near-end crosstalk.
The main route (MR) supports both interleaved routing and non-interleaved routing for maximum flexibility on stripline (SL).
For microstrip (MS), interleaved routing scheme is recommended.</td></tr><tr><td>Reference plane</td><td>Continuous GND is recommended. 
If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
If non-continuous power referencing is unavoidable on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt), but stitching caps are required over each plane split and need to be placed within 6 mm of a signal running across the plane split. </td></tr><tr><td>Recommendations and considerations for routing near switch mode power supply, routing under inductor, routing under phase node, and routing under DrMOS</td><td>Refer to Technical White Paper Doc#:  726825</td></tr></table><table><caption>General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Connector</td><td>DO NOT use UDE RUP-GB-0030 with RJ45 Type A connector</td></tr></table><table><caption>PCH USB3.2 Gen2 Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.127</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.254</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr></table></section><section id="1585714F-E520-4EBF-B6C1-9BA9DC78EEB7"><h2>USB3.2 Gen2x1 Type-A External Topology</h2><div><div>USB3.2 Gen2x1 Type-A External Topology Diagram</div><image src="assets/images/ADCA9C9F-7FA5-42E0-9589-A076F53D9548.png" class="contentImage" /></div><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Rx, Tx</td><td>3</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>CMC</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M4</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>ESD</td><td>Device</td><td>8</td><td>9</td></tr><tr><td>M5</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>10</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M6</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>ESD</td><td>Device</td><td>5</td><td>6</td></tr><tr><td>M7</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>7</td><td>-1</td></tr></table></section><section id="AB75C416-FC0D-4290-A46A-3DC654EC58C5"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>USB3.2 Gen2x1 Type-A External Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.5</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>62.5</td></tr><tr><td>M2+M3+M4+M5/M6+M7</td><td>MS</td><td>25.5</td></tr></table><p>Max Length Total (mm): 100.5</p></section><section id="80DCC4F5-638C-40CA-ABA8-E000EB5A4327"><h2>USB3.2 Gen2x1 Type-A Internal Cable Topology</h2><div><div>USB3.2 Gen2x1 Type-A Internal Cable Topology Diagram </div><image src="assets/images/0D51F835-8D4D-46EC-A320-3B1DE89BAFB9.png" class="contentImage" /></div><table><caption>USB3.2 Gen2x1 Type-A Internal Cable Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Cable assumptions</td><td>This assumes internal cable loss of ~3dB @ 5 GHz. Refer to "USB3.2 Front Panel Internal Cable and Connector White Paper" for more details.</td></tr><tr><td>ESD</td><td>Refer to Electromagnetic Compatibility chapter (ESD Diode Selection).</td></tr></table><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Refer to USB 3.2 FRONT-PANEL INTERNAL CABLE AND CONNECTOR White Paper for more details.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>CMC</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M4</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>ESD</td><td>Device</td><td>8</td><td>9</td></tr><tr><td>M5</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Internal Cable Header</td><td>Device</td><td>10</td><td>11</td></tr><tr><td>Cable</td><td>Cable</td><td>11</td><td>12</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>12</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M6</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>ESD</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>M7</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Internal Cable Header</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>Cable</td><td>Cable</td><td>7</td><td>8</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>8</td><td>-1</td></tr></table></section><section id="78F22B1F-B855-4645-8A32-B3ECD7DC6044"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>USB3.2 Gen2x1 Type-A Internal Cable Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.5</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>25.5</td></tr><tr><td>M2+M3+M4+M5 / M6+M7</td><td>MS</td><td>12.5</td></tr></table><p>Max Length Total (mm): 50.5</p></section><section id="43824826-ED1A-489A-8F15-608388F4A1B5"><h2>USB3.2 Gen2x1 Type-A Internal Cable with Daughter Card Topology</h2><div><div>USB3.2 Gen2x1 Type-A Internal Cable with Daughter Card Topology Diagram</div><image src="assets/images/6E0AA29D-DBC2-436A-A606-7C980B586357.png" class="contentImage" /></div><table><caption>USB3.2 Gen2x1 Type-A Internal Cable with Daughter Card Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Cable assumptions</td><td>This assumes internal cable loss of ~3 dB @ 5 GHz. Refer to "USB3.2 Front Panel Internal Cable and Connector White Paper" for more details.</td></tr><tr><td>ESD</td><td>Refer to Electromagnetic Compatibility chapter (ESD Diode Selection).</td></tr></table><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Refer to USB 3.2 FRONT-PANEL INTERNAL CABLE AND CONNECTOR White Paper for more details.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Internal Cable Header</td><td>1</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>Cable</td><td /><td>Cable</td><td>5</td><td>6</td></tr><tr><td>Internal Cable Header</td><td>2</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M3</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>AC Cap</td><td /><td>Capacitor</td><td>8</td><td>9</td></tr><tr><td>M4</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>CMC</td><td /><td>Device</td><td>10</td><td>11</td></tr><tr><td>M5</td><td /><td>Trace</td><td>11</td><td>12</td></tr><tr><td>ESD</td><td /><td>Device</td><td>12</td><td>13</td></tr><tr><td>M6</td><td /><td>Trace</td><td>13</td><td>14</td></tr><tr><td>Type-A Connector</td><td /><td>Device</td><td>14</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Internal Cable Header</td><td>1</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>Cable</td><td /><td>Cable</td><td>5</td><td>6</td></tr><tr><td>Internal Cable Header</td><td>2</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M7</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>ESD</td><td /><td>Device</td><td>8</td><td>9</td></tr><tr><td>M8</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Type-A Connector</td><td /><td>Device</td><td>10</td><td>-1</td></tr></table></section><section id="4FE9C320-044A-4124-8672-1E80668496B7"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>USB3.2 Gen2x1 Type-A Internal Cable with Daughter Card Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.5</td><td /></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>20.5</td><td /></tr><tr><td>M2</td><td>MS</td><td>5</td><td /></tr><tr><td>M3+M4+M5+M6/M7+M8</td><td>MS</td><td>12.5</td><td /></tr></table><p>Max Length Total (mm): 50.5</p></section><section id="9B0C22DA-C02B-4E80-9A54-ED63D8902CF2"><h2>USB3.2 Gen2x1 Type-A Internal Cable With Redriver Topology</h2><div><div>USB3.2 Gen2x1 Type-A Internal Cable With Redriver Topology Diagram</div><image src="assets/images/B6675696-CBC2-4B39-98EE-058E306CF40E.png" class="contentImage" /></div><div><div>Requirement for Third Party Active Component</div><image src="assets/images/187CB83C-6836-4BC9-B005-140E4767FB38.png" class="contentImage" /></div><table><caption>USB3.2 Gen2x1 Type-A Internal Cable With Redriver Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Cable assumptions</td><td>This assumes internal cable insertion loss of ~3 dB @ 5 GHz. Refer to USB3.2 "Front-Panel Internal Cable And Connector White Paper" for more details.</td></tr><tr><td>Implementation guidelines</td><td>Max/min routing length for USB3.2 Gen2 speed (10 Gbps) depends on repeater performance and its loss compensation capability when used in conjunction with Intel PCH. Work with repeater vendor to ensure the selected part can provide adequate signal integrity at the PCH.
</td></tr><tr><td>ESD</td><td>Please consult with the redriver vendor to determine the appropriate ESD recommendation</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Internal Cable Header</td><td>1</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>Cable</td><td /><td>Cable</td><td>5</td><td>6</td></tr><tr><td>Internal Cable Header</td><td>2</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M3</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Pre-Cap</td><td /><td>Capacitor</td><td>8</td><td>9</td></tr><tr><td>M4</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Redriver</td><td /><td>Device</td><td>10</td><td>11</td></tr><tr><td>M5</td><td /><td>Trace</td><td>11</td><td>12</td></tr><tr><td>Post-Cap</td><td /><td>Capacitor</td><td>12</td><td>13</td></tr><tr><td>M6</td><td /><td>Trace</td><td>13</td><td>14</td></tr><tr><td>CMC</td><td /><td>Device</td><td>14</td><td>15</td></tr><tr><td>M7</td><td /><td>Trace</td><td>15</td><td>16</td></tr><tr><td>ESD</td><td /><td>Device</td><td>16</td><td>17</td></tr><tr><td>M8</td><td /><td>Trace</td><td>17</td><td>18</td></tr><tr><td>Type-A Connector</td><td /><td>Device</td><td>18</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Internal Cable Header</td><td>1</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>Cable</td><td /><td>Cable</td><td>5</td><td>6</td></tr><tr><td>Internal Cable Header</td><td>2</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M3</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Pre-Cap</td><td /><td>Capacitor</td><td>8</td><td>9</td></tr><tr><td>M4</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Redriver</td><td /><td>Device</td><td>10</td><td>11</td></tr><tr><td>M9</td><td /><td>Trace</td><td>11</td><td>12</td></tr><tr><td>ESD</td><td /><td>Device</td><td>12</td><td>13</td></tr><tr><td>M10</td><td /><td>Trace</td><td>13</td><td>14</td></tr><tr><td>Type-A Connector</td><td /><td>Device</td><td>14</td><td>-1</td></tr></table></section><section id="FA3A6E0A-361B-4AD0-87DF-3F7B6ABDF3FB"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><p>Max Length Total Note: Note1*: Max/min routing length for USB3.2 Gen2 speed (10 Gbps) depends on repeater performance and its loss compensation capability when used in conjunction with Intel PCH. Work with repeater vendor to ensure the selected part can provide adequate signal integrity at the PCH.</p><table><caption>USB3.2 Gen2x1 Type-A Internal Cable With Redriver Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Other Signals</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>0</td><td>Note1*</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>0</td><td>Note1*</td></tr><tr><td>M2</td><td>MS</td><td>0</td><td>Note1*</td></tr><tr><td>M3+M4</td><td>MS</td><td>0</td><td>Note1*</td></tr><tr><td>M5+M6+M7+M8 / M9+M10</td><td>MS</td><td>0</td><td>Note1*</td></tr></table></section><section id="B0B8D9EE-0ABF-48D8-89C9-B51C34770F05"><h2>USB3.2 Gen2x1 Type-A Retimer Topology</h2><div><div>USB3.2 Gen2x1 Type-A Retimer Topology Diagram</div><image src="assets/images/945B28F1-36A5-4464-8CE8-C07FDAD7A676.png" class="contentImage" /></div><div><div>Requirement for Third Party Active Component</div><image src="assets/images/4CA19C55-416B-4CDF-A8DE-62F8A47645CB.png" class="contentImage" /></div><table><caption>USB3.2 Gen2x1 Type-A Retimer Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Implementation guidelines</td><td>Max/min routing length for USB3.2 Gen2 speed (10 Gbps) depends on repeater performance and its loss compensation capability when used in conjunction with Intel PCH. Work with repeater vendor to ensure the selected part can provide adequate signal integrity at the PCH.</td></tr><tr><td>ESD</td><td>Please consult with the retimer vendor to determine the appropriate ESD recommendation</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Pre-Cap</td><td>Capacitor</td><td>5</td><td>6</td></tr><tr><td>M4</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>Retimer</td><td>Device</td><td>7</td><td>8</td></tr><tr><td>M5</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>M6</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>M7</td><td>Trace</td><td>10</td><td>11</td></tr><tr><td>Post-Cap</td><td>Capacitor</td><td>11</td><td>12</td></tr><tr><td>M8</td><td>Trace</td><td>12</td><td>13</td></tr><tr><td>CMC</td><td>Device</td><td>13</td><td>14</td></tr><tr><td>M9</td><td>Trace</td><td>14</td><td>15</td></tr><tr><td>ESD</td><td>Device</td><td>15</td><td>16</td></tr><tr><td>M10</td><td>Trace</td><td>16</td><td>17</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>17</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Pre-Cap</td><td>Capacitor</td><td>5</td><td>6</td></tr><tr><td>M4</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>Retimer</td><td>Device</td><td>7</td><td>8</td></tr><tr><td>M5</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>M6</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>M11</td><td>Trace</td><td>10</td><td>11</td></tr><tr><td>ESD</td><td>Device</td><td>11</td><td>12</td></tr><tr><td>M12</td><td>Trace</td><td>12</td><td>13</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>13</td><td>-1</td></tr></table></section><section id="2037F4B4-E41D-444D-84C4-B005C32C7784"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><p>Max Length Total Note: Note1*: Max/min routing length for USB3.2 Gen2 speed (10 Gbps) depends on repeater performance and its loss compensation capability when used in conjunction with Intel PCH. Work with repeater vendor to ensure the selected part can provide adequate signal integrity at the PCH.</p><table><caption>USB3.2 Gen2x1 Type-A Retimer Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Other Signals</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>0</td><td>Note1*</td></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td>0</td><td>Note1*</td></tr><tr><td>M3+M4</td><td>MS</td><td>0</td><td>Note1*</td></tr><tr><td>M5+M6</td><td>MS, DSL, SL</td><td>0</td><td>Note1*</td></tr><tr><td>M7+M8+M9+M10 / M11+M12</td><td>MS</td><td>0</td><td>Note1*</td></tr></table></section><section id="B57FEBB3-34A8-4B55-B1F3-BA40B1916AFC"><h2>(Internal Validation) USB3.2 Gen2x1 Type-A Redriver Topology</h2><div><div>(Internal Validation) USB3.2 Gen2x1 Type-A Redriver Topology Diagram</div><image src="assets/images/B601587A-CB3A-4723-94BF-2C6B14530CCE.jpg" class="contentImage" /></div><div><div>Requirement for Third Party Active Component</div><image src="assets/images/4027B021-BBFF-4DFA-8D3C-38B558AD0D92.png" class="contentImage" /></div><table><caption>(Internal Validation) USB3.2 Gen2x1 Type-A Redriver Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Implementation guidelines</td><td>Max/min routing length for USB3.2 Gen2 speed (10 Gbps) depends on repeater performance and its loss compensation capability when used in conjunction with Intel PCH. Work with repeater vendor to ensure the selected part can provide adequate signal integrity at the PCH.</td></tr><tr><td>Redriver</td><td>(Internal Validation Only) Please refer to "Diodes PI3EQX100xE2 USB3.x Gen2 Linear Redriver Application Information.pdf" for details on redriver requirements. </td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>2</td><td>Pre-Channel</td></tr><tr><td>Rx, Tx</td><td>1</td><td>Post-Channel</td></tr></table></section><section id="36B7546C-FB38-4BC0-94CE-769686D5D490"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>(Internal Validation) USB3.2 Gen2x1 Type-A Redriver Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.5</td><td>*Internal RVP validation only for Gen2x1:</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>178.2</td><td /></tr><tr><td>M2+M3</td><td>MS</td><td>12.5</td><td>Minimum Pre-Channel Length is 152 mm. Maximum Pre-Channel Length is 203mm.</td></tr><tr><td>M4+M5+M6+M7 / M8+M9</td><td>MS</td><td>50</td><td>Minimum Post-Channel Length is 25 mm. Maximum Post-Channel Length is 50mm. Recommended to have 38 mm.</td></tr></table><p>Max Length Total (mm): 254</p><p>Max Length Total Note: Note1*</p></section><section id="6C94B1BC-AF72-4C72-BAA6-7BB13B39132A"><h2>Differential Clock (Gen3 and below support)</h2><table><caption>Differential Clock (Gen3 and below support) General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Applicable to PCH and CPU </td><td>All guidelines are applicable to clock signals originating from both the PCH and the CPU.</td></tr><tr><td>Recommendations and considerations for routing near switch mode power supply, routing under inductor, routing under phase node, and routing under DrMOS</td><td>Refer to Technical White Paper Doc#:  726825</td></tr></table><table><caption>Differential Clock (Gen3 and below support) Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>3</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.127</td></tr><tr><td>4</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.254</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr></table></section><section id="A670F2EF-AD7C-44CC-83EE-02807FA33243"><h2>CLK PCIe Gen1-3 Add-in Card Clock Topology</h2><div><div>PCIe Gen1-3 Add-in Card Clock Topology Diagram</div><image src="assets/images/D290F4E6-727D-4F98-A8DE-9AAF57CA1A03.png" class="contentImage" /></div><table><caption>CLK PCIe Gen1-3 Add-in Card Clock Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Tx</td><td>4</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M4</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Connector</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="D128C61D-BC09-44B1-AAE7-D68FA53A3FC7"><h2>Mainstream, Premium Mid Loss (PML), Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Tx</p><p>Redriver/Retimer: None</p><table><caption>CLK PCIe Gen1-3 Add-in Card Clock Topology Mainstream, Premium Mid Loss (PML), Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1 + M2+M3</td><td>MS, DSL, SL</td><td /><td /></tr><tr><td>M4</td><td>MS</td><td>25.4</td><td /></tr><tr><td>Mcard</td><td>MS</td><td>76.2</td><td>Assumes an add-in card of 50.4 to 76.2 mm.</td></tr></table><p>Min Length Total (mm): 76</p><p>Min Length Total Note: M_MB_TOTAL= BO + M1 + M2 + M3+M4 (Assumes Mcard is 76.2mm)</p><p>Max Length Total (mm): 305.2</p><p>Max Length Total Note: M_MB_TOTAL = BO + M1 + M2 + M3+M4: 76.2 mm to 229 mm; If Mcard increases in length, M_MB_TOTAL must reduce in length accordingly.</p></section><section id="187D58D4-632D-44D1-A533-4CE4A8F8CE7C"><h2>CLK PCIe Gen1-3 Device Down Clock Topology</h2><div><div>CLK PCIe Gen1-3 Device Down Clock Topology Diagram</div><image src="assets/images/D4D0D14C-3DCA-49B1-9CA1-1EBC56124AB2.png" class="contentImage" /></div><table><caption>CLK PCIe Gen1-3 Device Down Clock Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Tx</td><td>4</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Device RX</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="FA19C09F-8522-42BF-891E-5A44F623115A"><h2>Mainstream, Premium Mid Loss (PML), Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Tx</p><p>Redriver/Retimer: None</p><table><caption>CLK PCIe Gen1-3 Device Down Clock Topology Mainstream, Premium Mid Loss (PML), Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M1 + M2</td><td>MS, DSL, SL</td><td /></tr><tr><td>M3</td><td>MS</td><td>25.4</td></tr></table><p>Min Length Total (mm): 89</p><p>Max Length Total (mm): 304.8</p></section><section id="D66EB8F2-7E36-4645-871D-7B11F712061A"><h2>Differential Clock (Gen4 support)</h2><table><caption>Differential Clock (Gen4 support) General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Applicable to PCH and CPU </td><td>All guidelines are applicable to clock signals originating from both the PCH and the CPU.</td></tr><tr><td>Recommendations and considerations for routing near switch mode power supply, routing under inductor, routing under phase node, and routing under DrMOS</td><td>Refer to Technical White Paper Doc#:  726825</td></tr></table><table><caption>Differential Clock (Gen4 support) Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>3</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.127</td></tr><tr><td>4</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.254</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr></table></section><section id="EEDDA67E-4754-45C8-A8D2-AD325016FA13"><h2>(Internal) CLK PCIe4 and USB4 RefCLK Topology</h2><p>Description: Internal Debug Clocks </p><div><div>(Internal) CLK PCIe4 and USB4 RefCLK Topology Diagram</div><image src="assets/images/2374519C-0F0E-488C-9C7E-5E3DC85BB9BC.png" class="contentImage" /></div><table><caption>(Internal) CLK PCIe4 and USB4 RefCLK Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Max length / Min length</td><td>There is no max length, though a typical estimated length is about 203.2 mm (8"). 
Minimum length of channel is 101.6 mm (4") to mitigate channel overshoot.</td></tr><tr><td>Shunt resistor placement</td><td>Shunt resistors (on each DP/DN signal) should be placed as close as possible to the CPU (receiver point). The max placement should be no further than about 25 mm (1") from the CPU. </td></tr><tr><td>PCH associated signals </td><td>PCIe_ExtRefClk (P/N)
DMI_RefClk (P/N)</td></tr><tr><td>CPU associated signals </td><td>PCIe5_RefClk_Ext [0] (P/N)
PCIe5_RefClk_Ext [1] (P/N)
PCIe5_RefClk_Ext [2] (P/N)
USB4_RefClk_Ext (P/N)</td></tr><tr><td>Signal routing guidelines</td><td>Follow standard differential routing guidelines for impedance and spacing, similar to baseline differential clocks.</td></tr></table></section><section id="37F2A775-981D-4188-BB1B-05EC4E12CA22"><h2>Mainstream, Premium Mid Loss (PML), Rx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx</p><p>Redriver/Retimer: None</p><table><caption>(Internal) CLK PCIe4 and USB4 RefCLK Topology Mainstream, Premium Mid Loss (PML), Rx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO+M1</td><td>MS, DSL, SL</td><td>25</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>203</td></tr></table><p>Max Length Total (mm): 203</p><p>Max Length Total Note: Max length is typical length, but there is no theoretical max length upper bound.</p></section><section id="EDC1736C-932D-4516-935E-080F1BDB5C78"><h2>CLK PCIe Gen4 Add-in Card Clock Topology</h2><div><div>PCIe Gen4 Add-in Card Clock Topology Diagram</div><image src="assets/images/CB47F3A1-D63E-4691-8100-86725D2E9C77.png" class="contentImage" /></div><div><div>Differential Clock Shielding</div><image src="assets/images/EF2E79F1-F14E-4676-A019-191B009A7C54.png" class="contentImage" /></div><table><caption>CLK PCIe Gen4 Add-in Card Clock Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Signal isolation</td><td>Differential SRC Clocks supporting PCIe Gen4 devices require 0.76 mm isolation to adjacent high speed IOs. Isolation to USB2 and low-speed IOs can be maintained at 0.5 mm.</td></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr><tr><td>EMC/ RF noise protection</td><td>[1] For signal sections routed as microstrip on surface layer, a GND ring/ shield is advised to be added (follow standard GND ring/ shield guidelines for XTAL) with sufficient GND stitching vias for the length of the microstrip trace. 
[2] GND ring/ shield stitching vias should be placed at regular intervals of 4 - 12 mm. 
[3] It is advised to route in inner layer as stripline/ dual stripline routing. Limit microstrip routing and follow above shielding guidelines.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Tx</td><td>4</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M4</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Connector</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="5836E512-EB6E-43CB-86E8-D5454364791B"><h2>Mainstream, Premium Mid Loss (PML), Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Tx</p><p>Redriver/Retimer: None</p><table><caption>CLK PCIe Gen4 Add-in Card Clock Topology Mainstream, Premium Mid Loss (PML), Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1 + M2+M3</td><td>MS, DSL, SL</td><td /><td /></tr><tr><td>M4</td><td>MS</td><td>25.4</td><td /></tr><tr><td>Mcard</td><td>MS</td><td>76.2</td><td>Assumes an add-in card of 50.4 to 76.2 mm. </td></tr></table><p>Min Length Total (mm): 76</p><p>Min Length Total Note: M_MB_TOTAL = BO + M1 + M2 + M3+M4: 76 mm (Assumes Mcard is 76.2mm)</p><p>Max Length Total (mm): 305.2</p><p>Max Length Total Note: M_MB_TOTAL = BO + M1 + M2 + M3+M4: 76.2 mm to 229 mm. If Mcard increases in length, M_MB_TOTAL must reduce in length accordingly.</p></section><section id="0E6170F6-9CCC-4A76-B709-AFB505A8FBE1"><h2>CLK PCIe Gen4 Device Down Clock Topology</h2><div><div>CLK PCIe Gen4 Device Down Clock Topology Diagram</div><image src="assets/images/DC5C74C4-DDE3-453F-8704-3D4E2EB88823.png" class="contentImage" /></div><div><div>Differential Clock Shielding</div><image src="assets/images/0956CFB9-FDA9-43EE-A64D-6863E3F4F8EC.png" class="contentImage" /></div><table><caption>CLK PCIe Gen4 Device Down Clock Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Signal isolation</td><td>Differential SRC Clocks supporting PCIe Gen4 devices require 0.76 mm isolation to adjacent high speed IOs. Isolation to USB2 and low-speed IOs can be maintained at 0.5 mm.</td></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr><tr><td>EMC/ RF noise protection</td><td>[1] For signal sections routed as microstrip on surface layer, a GND ring/ shield is advised to be added (follow standard GND ring/ shield guidelines for XTAL) with sufficient GND stitching vias for the length of the microstrip trace. 
[2] GND ring/ shield stitching vias should be placed at regular intervals of 4 - 12 mm. 
[3] It is advised to route in inner layer as stripline/ dual stripline routing. Limit microstrip routing and follow above shielding guidelines.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Tx</td><td>4</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Device RX</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="8F2A466F-A2B7-4AB8-AD9F-57A18F1C32C2"><h2>Mainstream, Premium Mid Loss (PML), Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Tx</p><p>Redriver/Retimer: None</p><table><caption>CLK PCIe Gen4 Device Down Clock Topology Mainstream, Premium Mid Loss (PML), Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M1 + M2</td><td>MS, DSL, SL</td><td /></tr><tr><td>M3</td><td>MS</td><td>25.4</td></tr></table><p>Min Length Total (mm): 89</p><p>Max Length Total (mm): 304.8</p></section><section id="9AF93110-E65D-458F-ABFB-1FAF42B00425"><h2>Differential Clock (Gen5 support)</h2><table><caption>Differential Clock (Gen5 support) General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Applicable to PCH and CPU </td><td>All guidelines are applicable to clock signals originating from both the PCH and the CPU.</td></tr><tr><td>Recommendations and considerations for routing near switch mode power supply, routing under inductor, routing under phase node, and routing under DrMOS</td><td>Refer to Technical White Paper Doc#:  726825</td></tr></table><table><caption>Differential Clock (Gen5 support) Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.127</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.127</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr></table></section><section id="BCA831C4-74E6-4C45-87E4-7F9AEB00ECE1"><h2>(Internal) CLK PCIe5 RefCLK Topology</h2><p>Description: Internal Debug Clocks </p><div><div>(Internal) CLK PCIe5 RefCLK Topology Diagram</div><image src="assets/images/F3D7A45D-F150-4803-B23D-E682F98CDCE8.png" class="contentImage" /></div><table><caption>(Internal) CLK PCIe5 RefCLK Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Max length / Min length</td><td>There is no max length, though a typical estimated length is about 203.2 mm (8"). 
Minimum length of channel is 101.6 mm (4") to mitigate channel overshoot.</td></tr><tr><td>Shunt resistor placement</td><td>Shunt resistors (on each DP/DN signal) should be placed as close as possible to the CPU (receiver point). The max placement should be no further than about 25 mm (1") from the CPU. </td></tr><tr><td>PCH associated signals </td><td>PCIe_ExtRefClk (P/N)
DMI_RefClk (P/N)</td></tr><tr><td>CPU associated signals </td><td>PCIe5_RefClk_Ext [0] (P/N)
PCIe5_RefClk_Ext [1] (P/N)
PCIe5_RefClk_Ext [2] (P/N)
USB4_RefClk_Ext (P/N)</td></tr><tr><td>Signal routing guidelines</td><td>Follow standard differential routing guidelines for impedance and spacing, similar to baseline differential clocks.</td></tr></table></section><section id="D8092997-2D33-4079-BED6-ABDD7A02F8EF"><h2>Mainstream, Premium Mid Loss (PML), Rx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx</p><p>Redriver/Retimer: None</p><table><caption>(Internal) CLK PCIe5 RefCLK Topology Mainstream, Premium Mid Loss (PML), Rx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO+M1</td><td>MS, DSL, SL</td><td>25</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>203</td></tr></table><p>Max Length Total (mm): 203</p><p>Max Length Total Note: Max length is typical length, but there is no theoretical max length upper bound.</p></section><section id="1010F0F8-30AC-4131-B9C2-35AF4BF520F6"><h2>CLK PCIe Gen5 Add-in Card Clock Topology</h2><div><div>PCIe Gen5 Add-in Card Clock Topology Diagram</div><image src="assets/images/1DE44AD5-63BA-4A19-AC86-31F9A33D1248.png" class="contentImage" /></div><div><div>Differential Clock Shielding</div><image src="assets/images/255E1A89-013C-4048-BBC4-3A44261B9468.png" class="contentImage" /></div><table><caption>CLK PCIe Gen5 Add-in Card Clock Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Signal isolation</td><td>Differential SRC Clocks supporting PCIe Gen5 devices require 0.76 mm isolation to adjacent high speed IOs. Isolation to USB2 and low-speed IOs can be maintained at 0.5 mm.</td></tr><tr><td>Reference plane</td><td>Continuous ground only</td></tr><tr><td>EMC/ RF noise protection</td><td>[1] For signal sections routed as microstrip on surface layer, a GND ring/ shield is advised to be added (follow standard GND ring/ shield guidelines for XTAL) with sufficient GND stitching vias for the length of the microstrip trace. 
[2] GND ring/ shield stitching vias should be placed at regular intervals of 4 - 12 mm. 
[3] It is advised to route in inner layer as stripline/ dual stripline routing. Limit microstrip routing and follow above shielding guidelines.
[4] GND ring/ shield spacing to signal should be 4x the dielectric height of the stackup or approximately 300 um (whichever is larger). Clock signal spacing to other signals should follow the signal isolation guidelines .
[5] GND ring/ shield width should be 2x the dielectric height of the stackup or approximately 140 um (whichever is larger).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Tx</td><td>4</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M4</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Connector</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="CC7D99A7-16DB-48A1-8A66-3D38D9B74B78"><h2>Mainstream, Premium Mid Loss (PML), Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Tx</p><p>Redriver/Retimer: None</p><table><caption>CLK PCIe Gen5 Add-in Card Clock Topology Mainstream, Premium Mid Loss (PML), Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1 + M2+M3</td><td>MS, DSL, SL</td><td /><td /></tr><tr><td>M4</td><td>MS</td><td>25.4</td><td /></tr><tr><td>Mcard</td><td>MS</td><td>76.2</td><td>Assumes an add-in card of 50.4 to 76.2 mm.</td></tr></table><p>Min Length Total (mm): 50.8</p><p>Min Length Total Note: M_MB_TOTAL = BO + M1 + M2 + M3+M4 : 50.8 (assumes Mcard is 76.2mm)</p><p>Max Length Total (mm): 254.2</p><p>Max Length Total Note: M_MB_TOTAL = BO + M1 + M2 + M3+M4: 50.4 mm to 178 mm (assuming 76 mm add-in card length) ; If Mcard increases in length, M_MB_TOTAL must reduce in length accordingly.</p></section><section id="2B55B657-0F3A-4D5C-B92B-C5673956F18C"><h2>CLK PCIe Gen5 Device Down Clock Topology</h2><div><div>CLK PCIe Gen5 Device Down Clock Topology Diagram</div><image src="assets/images/1FDDE6DC-C30B-4565-AA6A-ED24EBBA0E14.png" class="contentImage" /></div><div><div>Differential Clock Shielding</div><image src="assets/images/6BC0CD97-9D59-4C87-BAF0-88CAC7BBDE71.png" class="contentImage" /></div><table><caption>CLK PCIe Gen5 Device Down Clock Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Signal isolation</td><td>Differential SRC Clocks supporting PCIe Gen5 devices require 0.76 mm isolation to adjacent high speed IOs. Isolation to USB2 and low-speed IOs can be maintained at 0.5 mm.</td></tr><tr><td>Reference plane</td><td>Continuous ground only</td></tr><tr><td>EMC/ RF noise protection</td><td>[1] For signal sections routed as microstrip on surface layer, a GND ring/ shield is advised to be added (follow standard GND ring/ shield guidelines for XTAL) with sufficient GND stitching vias for the length of the microstrip trace. 
[2] GND ring/ shield stitching vias should be placed at regular intervals of 4 - 12 mm. 
[3] It is advised to route in inner layer as stripline/ dual stripline routing. Limit microstrip routing and follow above shielding guidelines.
[4] GND ring/ shield spacing to signal should be 4x the dielectric height of the stackup or approximately 300 um (whichever is larger). Clock signal spacing to other signals should follow the signal isolation guidelines .
[5] GND ring/ shield width should be 2x the dielectric height of the stackup or approximately 140 um (whichever is larger).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Tx</td><td>4</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Device RX</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="99CC075B-F578-4DE2-A938-95A8F28D7088"><h2>Mainstream, Premium Mid Loss (PML), Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Tx</p><p>Redriver/Retimer: None</p><table><caption>CLK PCIe Gen5 Device Down Clock Topology Mainstream, Premium Mid Loss (PML), Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M1 + M2</td><td>MS, DSL, SL</td><td /></tr><tr><td>M3</td><td>MS</td><td>25.4</td></tr></table><p>Min Length Total (mm): 76.2</p><p>Max Length Total (mm): 254</p></section><section id="C75AB88B-EF01-4651-9AF1-63F6E948A498"><h2>Differential Clock (PCH-CPU Support)</h2><table><caption>Differential Clock (PCH-CPU Support) General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Applicable to PCH and CPU </td><td>All guidelines are applicable to clock signals originating from both the PCH and the CPU.</td></tr><tr><td>Recommendations and considerations for routing near switch mode power supply, routing under inductor, routing under phase node, and routing under DrMOS</td><td>Refer to Technical White Paper Doc#:  726825</td></tr></table><table><caption>Differential Clock (PCH-CPU Support) Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.254</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.254</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr></table></section><section id="3A04B0D6-E4AC-439C-BF58-BC2E792A8F56"><h2>(Internal) DMI RefCLK Topology</h2><p>Description: Internal Debug Clocks </p><div><div>(Internal) DMI RefCLK Topology Diagram</div><image src="assets/images/A2885E20-0FA6-40AC-A7AF-4E76B56B5842.png" class="contentImage" /></div><table><caption>(Internal) DMI RefCLK Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Max length / Min length</td><td>There is no max length, though a typical estimated length is about 203.2 mm (8"). 
Minimum length of channel is 101.6 mm (4") to mitigate channel overshoot.</td></tr><tr><td>Shunt resistor placement</td><td>Shunt resistors (on each DP/DN signal) should be placed as close as possible to the CPU (receiver point). The max placement should be no further than about 25 mm (1") from the CPU. </td></tr><tr><td>PCH associated signals </td><td>PCIe_ExtRefClk (P/N)
DMI_RefClk (P/N)</td></tr><tr><td>CPU associated signals </td><td>PCIe5_RefClk_Ext [0] (P/N)
PCIe5_RefClk_Ext [1] (P/N)
PCIe5_RefClk_Ext [2] (P/N)
USB4_RefClk_Ext (P/N)</td></tr><tr><td>Signal routing guidelines</td><td>Follow standard differential routing guidelines for impedance and spacing, similar to baseline differential clocks.</td></tr></table></section><section id="CD77AF82-35DD-4652-AA2F-6F7B8B51A6EC"><h2>Mainstream, Premium Mid Loss (PML), Rx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx</p><p>Redriver/Retimer: None</p><table><caption>(Internal) DMI RefCLK Topology Mainstream, Premium Mid Loss (PML), Rx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO+M1</td><td>MS, DSL, SL</td><td>25</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>203</td></tr></table><p>Max Length Total (mm): 203</p><p>Max Length Total Note: Max length is typical length, but there is no theoretical max length upper bound.</p></section><section id="FB6D40DC-7719-4F37-B2FD-EA4E0A5F5254"><h2>CPU DMI CLK to PCH Topology</h2><div><div>CPU DMI CLK to PCH Topology Diagram</div><image src="assets/images/6A7ADD6B-38D9-430C-886C-6C76A86531E2.png" class="contentImage" /></div><table><caption>CPU DMI CLK to PCH Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>CPU DMI CLK signal name</td><td>CLKOUT_SRC_P/N. Note: DMI CLK can be mapped to any CLKOUT_SRC.</td></tr><tr><td>PCH DMI CLK signal name</td><td>EXT_INJ_PHY P/N</td></tr><tr><td>Signal isolation</td><td>Clock signals require 0.76 mm isolation to adjacent high speed IOs. Isolation to other differential clocks, USB2 and low-speed IOs can be maintained at 0.5 mm.</td></tr><tr><td>EMC/ RF noise protection</td><td>[1] For signal sections of the signals which are routed on MS (surface) layer, a GND ring/ shield is advised to be added (with similar guidelines following a standard GND ring/shield such as for XTAL) with sufficient GND stitching vias for the length of the MS routed layer. 
[2] GND ring/ shield GND stitching vias should be placed at regular intervals of 4 - 12 mm. 
[3] It is advised to route the clock signals in inner layer SL/ DSL routing. Limit MS routed section and follow above shielding guidelines.</td></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Tx</td><td>2</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>BI</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>RX</td><td>Device</td><td>4</td><td>-1</td></tr></table></section><section id="4614F606-9430-4CE1-8790-A94455A4DAB6"><h2>Mainstream, Premium Mid Loss (PML), Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Tx</p><p>Redriver/Retimer: None</p><table><caption>CPU DMI CLK to PCH Topology Mainstream, Premium Mid Loss (PML), Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO/BI</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>MS, DSL, SL</td><td /><td>BO+M1+BI &lt;=178 mm</td></tr></table><p>Min Length Total (mm): 76</p><p>Max Length Total (mm): 178</p><p>Max Length Total Note: BO+M1+BI = 178mm</p></section><section id="2EB9B58B-BB28-4DF9-BEA5-B47EF7D56FC9"><h2>CPU XTAL CLK to PCH Topology</h2><div><div>CPU XTAL CLK to PCH Topology Diagram</div><image src="assets/images/9BA5B28E-DF2D-4FA9-9170-4030E83C3809.png" class="contentImage" /></div><table><caption>CPU XTAL CLK to PCH Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>CPU XTAL CLK signal name</td><td>XTAL_OUT_38_P/N</td></tr><tr><td>PCH XTAL CLK signal name</td><td>CLKIN_XTAL_P/N</td></tr><tr><td>Signal isolation</td><td>Clock signals require 0.76 mm isolation to adjacent high speed IOs. Isolation to other differential clocks, USB2 and low-speed IOs can be maintained at 0.5 mm.</td></tr><tr><td>EMC/ RF noise protection</td><td>1] For signal sections of the signals which are routed on MS (surface) layer, a GND ring/ shield is advised to be added with sufficient GND stitching vias for the length of the MS routed layer. 
[2] GND ring/ shield GND stitching vias should be placed at regular intervals of 4 - 12 mm. 
[3] It is advised to route the clock signals in inner layer SL/ DSL routing. Limit MS routed section and follow above shielding guidelines.</td></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Tx</td><td>2</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>BI</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>RX</td><td>Device</td><td>4</td><td>-1</td></tr></table></section><section id="A1E7BD37-5D57-4772-8050-B7C6492CB742"><h2>Mainstream, Premium Mid Loss (PML), Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Tx</p><p>Redriver/Retimer: None</p><table><caption>CPU XTAL CLK to PCH Topology Mainstream, Premium Mid Loss (PML), Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO/BI</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>MS, DSL, SL</td><td /><td>BO+M1+BI&lt;= 178 mm</td></tr></table><p>Min Length Total (mm): 89</p><p>Max Length Total (mm): 178</p><p>Max Length Total Note: BO+M1+BI = 178mm</p></section><section id="63F0B29C-843D-4AEB-9FEA-30C3C6A32F4B"><h2>(Validation) UFS4.0</h2><p>Description: UFS in NVL support gear5 data rate.</p><table><caption>(Validation) UFS4.0 General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Stub requirement</td><td>Channel and via stub requirement must meet &lt; 254 um for both Tx and Rx signal pairs.</td></tr><tr><td>Component voiding</td><td>All component pads must be voided on L2 and with GND reference on L3. Suggest having pad voiding size of 50.8 um overcut. Refer to Component Pad Voiding diagram.</td></tr><tr><td>Component routing</td><td>Signal pair to entry/ exist from components pad symmetrically. Maintain differential routing to meet trace target impedance whenever possible.</td></tr><tr><td>Signal PTH/ via transition</td><td>Differential pair voiding needed for each signal pair transition with recommended antipad size of 0.75 mm. Suggest having two symmetrical GND stitching vias for each signal pair transition.</td></tr><tr><td>Routing scheme</td><td>Non-interleaved breakout (B0) is required to mitigate near-end crosstalk.
The main route (MR) supports both interleaved routing and non-interleaved routing for maximum flexibility on stripline (SL).
For microstrip (MS), interleaved routing scheme is recommended.</td></tr><tr><td>Reference plane</td><td>Continuous GND is recommended. 
If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
If non-continuous power referencing is unavoidable on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt), but stitching caps are required over each plane split and need to be placed within 6 mm of a signal running across the plane split. </td></tr></table><table><caption>(Validation) UFS4.0 Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.127</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.127</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>12.7</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>12.7</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr></table></section><section id="51D889EA-159D-4D31-8924-3BB92A8F0F0B"><h2>(Internal Validation) UFS4.0 Gear5 M.2 Topology</h2><div><div>UFS4.0 Gear5 M.2 Topology Diagram</div><image src="assets/images/4FD79E87-947A-4361-9E77-5BF1640AAD4D.png" class="contentImage" /></div><table><caption>(Internal Validation) UFS4.0 Gear5 M.2 Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous ground recommended</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>2</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>4</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="B18B6D94-D636-4EA2-B093-2E17E5FA6A2A"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>(Internal Validation) UFS4.0 Gear5 M.2 Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>SL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>SL</td><td>101.6</td><td>Max length is BO+M1+BI &lt; 101.6 mm</td></tr><tr><td>M2</td><td>MS, SL</td><td>12.7</td><td /></tr></table><p>Max Length Total (mm): 101.6</p><p>Max Length Total Note: Max length not included AIC. Max length is BO+M1+BI &lt; 101.6 mm</p></section><section id="15BF55C9-001E-46AB-A0E5-3F8C4C8F9A8A"><h2>CATERR#</h2></section><section id="84B1ADB6-2CE0-48FE-BD68-7581AE293554"><h2>CATERR# Topology</h2><div><div>CATERR# Topology Diagram</div><image src="assets/images/E0356B10-F39E-44E7-A890-6996C0246045.png" class="contentImage" /></div><table><caption>CATERR# Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Rpu</td><td>2.2 kΩ ± 20%.
Total length can be extended up to 1524 mm. Refer to "CATERR# Topology Routing Length vs Rpu Guideline Table" for details.</td></tr><tr><td>Signal name/ list</td><td>CATERR#</td></tr></table></section><section id="B9889963-A6FF-4BE4-A2DB-8840B8A3559B"><h2>Segment Lengths</h2><table><caption>CATERR# Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>B0 + M1 + M2</td><td>MS, DSL, SL</td><td>1016</td><td>Max length for BO &lt; 127 mm. Total length can be extended up to 1524 mm. Refer to "CATERR# Topology Routing Length vs Rpu Guideline Table" for details.</td></tr></table><p>Max Length Total (mm): 1016</p><table><tr><th>Max Total Board Routing Length (mm)</th><th>Max # of Connected Devices</th><th>Max Rpu</th></tr><tr><td>254</td><td>3</td><td>5.6 kΩ ± 10%</td></tr><tr><td>254</td><td>5</td><td>4.7 kΩ ± 10%</td></tr><tr><td>381</td><td>5</td><td>3.9 kΩ ± 10%</td></tr><tr><td>508</td><td>5</td><td>3.3 kΩ ± 10%</td></tr><tr><td>762</td><td>5</td><td>2.7 kΩ ± 10%</td></tr><tr><td>1016</td><td>5</td><td>2.2 kΩ ± 10%</td></tr><tr><td>1270</td><td>5</td><td>1.8 kΩ ± 10%</td></tr><tr><td>1524</td><td>5</td><td>1.5 kΩ ± 10%</td></tr><tr /></table></section><section id="96E34C31-FEF0-4CC5-B123-4F622FE9101D"><h2>CLINK</h2></section><section id="B7168C41-112F-4D80-8BA3-683C9D814342"><h2>CLINK 1-Load (Add-In Card) Topology</h2><div><div>CLINK 1-Load (Add-In Card) Topology Diagram</div><image src="assets/images/AD12B523-D768-4A70-A2A2-BAD425ABB593.jpg" class="contentImage" /></div><table><caption>CLINK 1-Load (Add-In Card) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Maximum trace DC resistance </td><td>11 Ω</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>25.4 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.250 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Signal name/ list</td><td>CL_CLK, CL_DATA, CL_RST#.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx</td><td>5</td><td>Total Channel</td></tr><tr><td>Tx</td><td>5</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>CONNECTOR</td><td>Device</td><td>3</td><td>-1</td></tr></table></section><section id="D2A75D8B-7785-47BD-89B5-8555F21F9019"><h2>Segment Lengths</h2><table><caption>CLINK 1-Load (Add-In Card) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>241.3</td><td /></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>38.1</td><td /></tr></table><p>Max Length Total (mm): 292.1</p></section><section id="F1B2A8FE-C1F6-4A14-85DE-54766BC55F05"><h2>CNVi BRI and RGI</h2></section><section id="F56D6403-0BA5-45C7-A2A0-C4D6A172942A"><h2>CNVi BRI and RGI 1-Load Topology</h2><div><div>CNVi BRI and RGI 1-Load M.2 Connector Topology Diagram</div><image src="assets/images/6A9D7254-EE7A-464C-82B1-609ADB5763CB.jpg" class="contentImage" /></div><div><div>CNVi BRI and RGI 1-Load Module Down Topology Diagram</div><image src="assets/images/C6C0C923-6ECC-434A-9435-6778493CD45D.jpg" class="contentImage" /></div><table><caption>CNVi BRI and RGI 1-Load Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Max frequency</td><td>40 MHz</td></tr><tr><td>M4 (BRI_RSP)</td><td>For microstrip and stripline routing only on platform, the total main board trace length can be extended up to 254 mm.
For that, it is recommended to implement M4 &lt; 228.6 mm (max). </td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended for microstrip line.
[2] Dual continuous GND is recommended for strip line.
[3] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[4] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>R1</td><td>10 Ω ± 5% for max total length ≥ 25.4 mm.
To be placed 12.7 mm (can be extended to 25.4 mm) from the CPU for CNV_BRI_DT and CNV_RGI_DT signal.</td></tr><tr><td>R2 (RGI)</td><td>For Wi-Fi 7 BE201, Wi-Fi 7 BE211 and Wi-Fi 7 BE213;
27 Ω ± 5% for max total length ≥ 25.4 mm.
To be placed 12.7 mm from the connector for CNV_RGI_RSP signal.</td></tr><tr><td>R2 (BRI)</td><td>For Wi-Fi 7 BE211 and Wi-Fi 7 BE213;
27 Ω ± 5% for max total length ≥ 25.4 mm. 

For Wi-Fi 7 BE201;
[1] 10 Ω ± 5% for max total length ≥ 101.6 mm
[2] 27 Ω ± 5% for max total length &lt; 101.6 mm 

To be placed 12.7 mm from the connector for CNV_BRI_RSP signal.</td></tr><tr><td>Length restriction for full Dual Stripline routing</td><td>M1 + M2 = 63.5 mm (max). 
M3 + M4 = 63.5 mm (max). </td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.250 mm</td></tr><tr><td>Signal name/ list</td><td>CNV_BRI_DT, CNV_RGI_DT, CNV_BRI_RSP, CNV_RGI_RSP.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Rx</td><td>4</td></tr><tr><td>Tx</td><td>4</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Device</td><td>Device</td><td>5</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>M5</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M4</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R2</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Device</td><td>Device</td><td>5</td><td>-1</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>5</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>M5</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M4</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R2</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="83F001A7-1271-48AF-9190-6BD15E376A24"><h2>Segment Lengths for BRI_DT, RGI_RSP and RGI_DT signals</h2><table><caption>CNVi BRI and RGI 1-Load Topology Segment Lengths for BRI_DT, RGI_RSP and RGI_DT signals Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>228.6</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>228.6</td></tr><tr><td>M5</td><td>MS, DSL, SL</td><td>12.7</td></tr></table><p>Max Length Total (mm): 254</p></section><section id="34F2B6DF-BEBB-4F90-8596-8ED5E3CB6F72"><h2>Segment Lengths for BRI_RSP signal</h2><table><caption>CNVi BRI and RGI 1-Load Topology Segment Lengths for BRI_RSP signal Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>152.4</td></tr><tr><td>M5</td><td>MS, DSL, SL</td><td>12.7</td></tr></table><p>Max Length Total (mm): 177.8</p><p>Max Length Total Note: For routing involving DSL, it need to limit to 177.8 mm max total length. For routing with MS and SL, it can be extended up to 254 mm max total length.</p></section><section id="3BBCBCA1-214A-4112-A3B5-6AF0CA942BCA"><h2>CPU and PCH GPIO</h2></section><section id="0EBDCFCC-1374-46EE-842A-748F2B90ED07"><h2>CPU and PCH GPIO CMOS Buffer Type Topology</h2><div><div>CPU and PCH GPIO 1-Load Topology Diagram</div><image src="assets/images/B8A5A466-EED8-4E96-B6C4-B270E041D700.jpg" class="contentImage" /></div><div><div>CPU and PCH GPIO Multiload Topology Diagram</div><image src="assets/images/11689E31-E1C4-4027-BE37-D01CBCEF61B2.jpg" class="contentImage" /></div><div><div>Formula for Strapping or Pull-up Resistor</div><image src="assets/images/1B698C4D-ED73-4223-AB68-BF3C960125DE.jpg" class="contentImage" /></div><div><div>Example of Strapping or Pull-up Resistor Calculation</div><image src="assets/images/EF063C1E-511B-48E9-87EF-B7E1EFD1942B.jpg" class="contentImage" /></div><table><caption>CPU and PCH GPIO CMOS Buffer Type Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Total trace length</td><td>Total trace length options as below: 
[1] Total trace length BO + M1 + BI =&lt; 177.8 mm, or
[2] Total trace length BO + M2 + BI =&lt; 177.8 mm, or
[3] Total trace length BO + Mn + BI =&lt; 177.8 mm.</td></tr><tr><td>Strapping resistor, R_strap</td><td>20 kΩ on need basis, for strapping purposes.
Resistor can be either pull-up or pull-down depending on strapping design.</td></tr><tr><td>Number of vias allowed</td><td>No restriction.</td></tr><tr><td>Reference plane</td><td>No restriction.</td></tr><tr><td>Note 1</td><td>R_strap resistor is optional depending on signal needs and can be anywhere along M1, M2, Mn lane.
Refer to EDS or device datasheet for the requirement.</td></tr><tr><td>Note 2</td><td>Main route of Mn can start anywhere along M1 as long as the total length of each branch from CPU/ PCH to device is less than 177.8 mm.</td></tr><tr><td>Note 3</td><td>R_strap resistor value depends on power sequence/ strapping's timing and DC voltage level requirement (refer below for calculation details).</td></tr><tr><td>Note 4</td><td>Level shifter may be needed depending on actual device implementation. Generally no length restriction after level shifter.</td></tr><tr><td>Note 5</td><td>For CPU/ PCH input-only signal, if device output is open drain buffer type, then proper pull-up resistor, Rpu is needed and refer to "Rise Time and R_strap or Rpu Calculation" section for details.</td></tr><tr><td>Note 6</td><td>Noise sensitive GPIO pin should be properly shielded/ with sufficient trace spacing (e.g.: 3x of trace width).
This is to prevent undesirable random system reset.</td></tr><tr><td>Rise time and R_strap or Rpu calculation</td><td /></tr><tr><td>R_strap or Rpu formula</td><td>Refer image [Formula for Strapping or Pull-up Resistor].</td></tr><tr><td>Bus capacitance rule of thumb, Cb</td><td>Device = 10 pF per device.
Board trace = 3.3 pF per 25.4 mm of trace length.</td></tr><tr><td>Example</td><td>[1] Total bus length = 10 inches  --&gt; 10 x 3.3pF = 33 pF.
[2] Branch topology with two devices  --&gt;  2 x 10 pF = 20 pF.
[3] With a rise time requirement (tr) = 1 us.
Refer image [Example for Strapping or Pull-up Resistor Calculation].</td></tr></table></section><section id="C893764F-19AE-4A1B-9D7C-48A1FCA39689"><h2>Segment Lengths</h2><table><caption>CPU and PCH GPIO CMOS Buffer Type Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, SL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, SL</td><td>177.6</td></tr><tr><td>BI</td><td>MS, SL</td><td>12.7</td></tr></table><p>Max Length Total (mm): 203</p></section><section id="F09AFCA5-A02C-4B5E-B3ED-5766D0491858"><h2>[For Internal Reference] GPIO Open Drain Buffer Type Topology</h2><p>Description: Note: For internal reference only! Do not publish in external PDG!</p><div><div>Formula for Strapping or Pull-up Resistor</div><image src="assets/images/2B6EBC26-5086-451A-958E-A81162D3157D.jpg" class="contentImage" /></div><div><div>Example for Strapping or Pull-up Resistor Calculation</div><image src="assets/images/6737F069-D968-4CC1-AFB6-3C6606608F90.jpg" class="contentImage" /></div><table><caption>[For Internal Reference] GPIO Open Drain Buffer Type Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Note 1</td><td>No length/ topology restriction.</td></tr><tr><td>Note 2</td><td>Pull-up resistor, Rpu can be calculated based on rise time requirement (refer to "Rise time and R_strap or Rpu calculation" section for details).
Rise time requirement may varies depending on device requirement (if any), refer to device data sheet.</td></tr><tr><td>Note 3</td><td>Intel input buffer does not have any rise/ fall time requirement.
For device TX open drain signal, refer to device's design guide or Intel reference schematic for pull-up resistor value.</td></tr><tr><td>Rise time and R_strap or Rpu calculation</td><td /></tr><tr><td>R_strap or Rpu formula</td><td>Refer image [Formula for Strapping or Pull-up Resistor].</td></tr><tr><td>Bus capacitance rule of thumb, Cb</td><td>Device = 10 pF per device.
Board trace = 3.3 pF per 25.4 mm of trace length.</td></tr><tr><td>Example</td><td>[1] Total bus length = 10 inches  --&gt; 10 x 3.3pF = 33 pF.
[2] Branch topology with two devices  --&gt;  2 x 10 pF = 20 pF.
[3] With a rise time requirement (tr) = 1 us.
Refer image [Example for Strapping or Pull-up Resistor Calculation].</td></tr></table></section><section id="93952DF2-D77D-4807-AD81-F1DE4C99EDEA"><h2>DMIC</h2></section><section id="610CF0BD-ECED-4F15-90BC-7E3C20C7EC4C"><h2>DMIC 2-Load Branch Topology</h2><div><div>DMIC 2-Load Branch CLK Topology Diagram</div><image src="assets/images/9DF0F981-BFFF-4CD0-8FD0-B031A6A162A2.jpg" class="contentImage" /></div><div><div>DMIC 2-Load Branch DATA Topology Diagram</div><image src="assets/images/9A84AB22-2FC9-43DC-AB5C-1048966D5E7C.jpg" class="contentImage" /></div><table><caption>DMIC 2-Load Branch Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>R1 &amp; C1</td><td>[1] EMI RC filter placeholder: Stuff R1 with 0 Ω  and unstuff C1 by default. Refer to EMC section for details.  
[2] To be placed only for DMIC_CLK.
[3] C1 is recommended to be placed close to R1. C1 is recommended to be placed 12.7 mm from the CPU but can be extended to 25.4 mm maximum if required. The length of breakout section (BO) is still 12.7 mm maximum. If M1 is routed on MS, EMI RC filter should be placed at the beginning of the MS routing.</td></tr><tr><td>R2</td><td>50 Ω.
[1] R2 is recommended to be placed immediate after the branches.
[2] If the branches not immediately split after connector, please follow rule [1].</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Length matching between branch</td><td>Branch 1 and branch 2 need to be length matched within 2.54 mm.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>N/A</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>CPU buffer driver strength</td><td>[1] GPP_D: 40 Ω.
[2] GPP_S: 50 Ω, slew 11. </td></tr><tr><td>Signal name/ list</td><td>DMIC_CLK_A[0:1], DMICA_CLK_A[0:1], DMIC_DATA[0:1],DMICA_DATA[0:1].</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Rx</td><td>7</td></tr><tr><td>Tx</td><td>7</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>4</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>5</td></tr><tr><td>C1</td><td>Capacitor</td><td>4</td><td>6</td></tr><tr><td>CONNECTOR</td><td>Device</td><td>5</td><td>-1</td></tr><tr><td>GND</td><td>Ground</td><td>6</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>CONNECTOR</td><td>Device</td><td>3</td><td>-1</td></tr></table></section><section id="83998DE5-4CDD-4B4F-8EDA-183194E0F4A1"><h2>Segment Lengths</h2><table><caption>DMIC 2-Load Branch Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>254</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>127</td></tr><tr><td>M_cable</td><td>Cable</td><td>508</td></tr></table><p>Max Length Total (mm): 901.7</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 901.7 mm;​  2) Total topology length = 1028.7 mm.</p></section><section id="7FB0DEA6-F39A-4C12-B95C-176304FD6B96"><h2>DMIC 2-Load Daisy Topology</h2><div><div>DMIC 2-Load Daisy CLK Topology Diagram</div><image src="assets/images/448BF384-6506-4012-BC5D-29333869F54D.jpg" class="contentImage" /></div><div><div>DMIC 2-Load Daisy DATA Topology Diagram</div><image src="assets/images/B09C1D38-55C0-4B59-AD07-30FA7B50684F.jpg" class="contentImage" /></div><table><caption>DMIC 2-Load Daisy Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>R1 &amp; C1</td><td>[1] EMI RC filter placeholder: Stuff R1 with 0 Ω  and unstuff C1 by default. Refer to EMC section for details.  
[2] To be placed only for DMIC_CLK.
[3] C1 is recommended to be placed close to R1. C1 is recommended to be placed 12.7 mm from the PCH but can be extended to 25.4 mm maximum if required. The length of breakout section (BO) is still 12.7 mm maximum. If M1 is routed on MS, EMI RC filter should be placed at the beginning of the MS routing.</td></tr><tr><td>R2</td><td>50 Ω.
R2 is recommended to be placed immediate after the branches.</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>N/A</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>CPU buffer driver strength</td><td>[1] GPP_D: 40 Ω.
[2] GPP_S: 50 Ω, slew 11. </td></tr><tr><td>Signal name/ list</td><td>DMIC_CLK_A[0:1], DMICA_CLK_A[0:1], DMIC_DATA[0:1], DMICA_DATA[0:1].</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>4</td></tr><tr><td>C1</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>GND</td><td>Ground</td><td>5</td><td>-1</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>6</td></tr><tr><td>CONNECTOR</td><td>Device</td><td>6</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>CONNECTOR</td><td>Device</td><td>3</td><td>-1</td></tr></table></section><section id="AC96F604-1D14-4B8B-865F-5D1A1EEECCD8"><h2>Segment Lengths</h2><table><caption>DMIC 2-Load Daisy Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>254</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>10</td></tr><tr><td>M_cable_1</td><td>Cable</td><td>524</td></tr><tr><td>M_cable_2</td><td>Cable</td><td>101</td></tr></table><p>Max Length Total (mm): 901.7</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 901.7 mm;​  2) Total topology length = 911.7 mm.</p></section><section id="CD2255AB-01B4-4E3F-B9A4-86714128D09A"><h2>eSPI</h2></section><section id="9967A492-ED33-4961-84A1-7E6419047CD0"><h2>eSPI 1-Load (Device Down) Topology</h2><div><div>eSPI 1-Load (Device Down) Topology Diagram</div><image src="assets/images/385C1B41-65B4-44EB-916B-BD1525A417A6.jpg" class="contentImage" /></div><table><caption>eSPI 1-Load (Device Down) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Max frequency</td><td>50 MHz</td></tr><tr><td>Device assumption</td><td>Compliant to Intel ESPI Base Specification 1.0 (66 MHz and above).</td></tr><tr><td>R1</td><td>30 Ω ± 5% on ESPI_CLK and ESPI_IO[0:3].</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>CPU Buffer drive strength</td><td>33 Ω.</td></tr><tr><td>Signal name/ list</td><td>ESPI_CLK, ESPI_IO[0:3], ESPI_CS0#, ESPI_ALERT0#, ESPI_RESET#.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Rx</td><td>7</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>DEVICE</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="58EDFAA8-6110-4575-A42D-7AE59A048572"><h2>Segment Lengths</h2><table><caption>eSPI 1-Load (Device Down) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>101.6</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>101.6</td></tr></table><p>Min Length Total (mm): 63.5</p><p>Min Length Total Note: BO + M1 + M2 &gt; 63.5mm</p><p>Max Length Total (mm): 215.9</p></section><section id="08596444-0EF9-4A09-A945-E924B35FDD56"><h2>eSPI 2-Load Branch (Device Down) Topology</h2><div><div>eSPI 2-Load Branch (Device Down) Topology Diagram</div><image src="assets/images/B9F45FFC-D67C-44A5-9C48-A9CD069F2220.jpg" class="contentImage" /></div><table><caption>eSPI 2-Load Branch (Device Down) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Max frequency</td><td>[1] Device 1: EC at 50 MHz.
[2] Device 2: SIO at 33 MHz.</td></tr><tr><td>Device assumption</td><td>Compliant to Intel ESPI Base Specification 1.0 (66 MHz and above).</td></tr><tr><td>R1</td><td>0 Ω placeholder for ESPI_CLK and ESPI_IO[0:3].</td></tr><tr><td>R2</td><td>5 Ω ± 5% for ESPI_CLK and ESPI_IO[0:3].</td></tr><tr><td>R3</td><td>100 Ω ± 5% for ESPI_CLK and ESPI_IO[0:3].</td></tr><tr><td>CPU buffer drive strength</td><td>33 Ω.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Signal name/ list</td><td>ESPI_CLK, ESPI_IO[0:3], ESPI_CS[0:1]#, ESPI_ALERT[0:1]#, ESPI_RESET#.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>6</td><td>Total Channel</td></tr><tr><td>Rx</td><td>6</td><td>Total Channel</td></tr><tr><td>Tx</td><td>6</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>9</td></tr><tr><td>M3</td><td>1</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>R2</td><td /><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>M4</td><td>1</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>DEVICE 1</td><td /><td>Device</td><td>8</td><td>-1</td></tr><tr><td>M3</td><td>2</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>R3</td><td /><td>Resistor</td><td>10</td><td>11</td></tr><tr><td>M4</td><td>2</td><td>Trace</td><td>11</td><td>12</td></tr><tr><td>DEVICE 2</td><td /><td>Device</td><td>12</td><td>-1</td></tr></table></section><section id="0FD048BD-701B-45B8-9517-F1DB44DB7039"><h2>Segment Lengths</h2><table><caption>eSPI 2-Load Branch (Device Down) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>127</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>50.8</td></tr></table><p>Min Length Total (mm): 88.9</p><p>Min Length Total Note: 1) Min length between CPU to EC (50 MHz) or device 1 = 88.9 mm;​  2) Min length between CPU to SIO (33 MHz) or device 2 = 88.9 mm</p><p>Max Length Total (mm): 215.9</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 215.9 mm;​  2) Total topology length = 279.4 mm</p></section><section id="A71D0055-B73F-47D5-B64E-A51D87B879B6"><h2>eSPI 2-Load Daisy Chain (Device Down) Topology</h2><div><div>eSPI 2-Load Daisy Chain (Device Down) Topology Diagram</div><image src="assets/images/B3458BC1-CE9F-467B-95DA-9B205B901F50.jpg" class="contentImage" /></div><table><caption>eSPI 2-Load Daisy Chain (Device Down) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Max frequency</td><td>[1] Device 1: EC at 50 MHz.
[2] Device 2: PCH.IOE at 33 MHz.</td></tr><tr><td>Device assumption</td><td>Compliant to Intel ESPI Base Specification 1.0 (66 MHz and above).</td></tr><tr><td>R1</td><td>0 Ω placeholder for ESPI_CLK and ESPI_IO[0:3].</td></tr><tr><td>R2</td><td>5 Ω ± 5% for ESPI_CLK and ESPI_IO[0:3].</td></tr><tr><td>R3</td><td>100 Ω ± 5% for ESPI_CLK and ESPI_IO[0:3].</td></tr><tr><td>CPU buffer drive strength</td><td>33 Ω.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Signal name/ list</td><td>[1] CPU package ballout name: ESPI_CLK, ESPI_IO[0:3], ESPI_CS0#,  ESPI_CS3#, ESPI_ALERT0#, ESPI_ALERT3#, ESPI_RESET#.
[2] PCH package ballout name: DIR_ESPI_CLK, DIR_eSPI_IO_[0:3], DIR_ESPI_CS0.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>6</td><td>Total Channel</td></tr><tr><td>Rx</td><td>6</td><td>Total Channel</td></tr><tr><td>Tx</td><td>6</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>9</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>R2</td><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>M4</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>DEVICE 1</td><td>Device</td><td>8</td><td>-1</td></tr><tr><td>M5</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>R3</td><td>Resistor</td><td>10</td><td>11</td></tr><tr><td>M6</td><td>Trace</td><td>11</td><td>12</td></tr><tr><td>PCH.IOE</td><td>Device</td><td>12</td><td>-1</td></tr></table></section><section id="C03A57A0-8DE4-45B2-98E0-17F355A79EE7"><h2>Segment Lengths</h2><table><caption>eSPI 2-Load Daisy Chain (Device Down) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>76.2</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>50.8</td></tr><tr><td>M5</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M6</td><td>MS, DSL, SL</td><td>317.5</td></tr></table><p>Min Length Total (mm): 88.9</p><p>Min Length Total Note: 1) Min length between CPU to EC (50 MHz) or device 1 = 88.9 mm;​  2) Min length between CPU to PCH.IOE (33 MHz) or device 2 = 88.9 mm</p><p>Max Length Total (mm): 431.8</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 431.8 mm;​  2) Total topology length = 495.3 mm</p></section><section id="8DCE1587-8E21-4392-B7D6-1D67F77DEEB0"><h2>[For Internal Validation] eSPI 2-Load Daisy Chain (Device Down and Add-In Card) Topology</h2><div><div>eSPI 2-Load Branch (Device Down and Add-In Card) Topology Diagram</div><image src="assets/images/3B006D8E-D395-4815-BE95-5AF2EE9A8444.jpg" class="contentImage" /></div><table><caption>[For Internal Validation] eSPI 2-Load Daisy Chain (Device Down and Add-In Card) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Max frequency</td><td>[1] Device 1: EC at 50 MHz.
[2] Device 2: eSPI Header or Connector at 33 MHz.</td></tr><tr><td>Device assumption</td><td>Compliant to Intel ESPI Base Specification 1.0 (66 MHz and above).</td></tr><tr><td>R1</td><td>0 Ω placeholder for ESPI_CLK and ESPI_IO[0:3].</td></tr><tr><td>R2</td><td>5 Ω ± 5% for ESPI_CLK and ESPI_IO[0:3].</td></tr><tr><td>R3</td><td>100 Ω ± 5% for ESPI_CLK and ESPI_IO[0:3].</td></tr><tr><td>CPU buffer drive strength</td><td>33 Ω.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>12.7mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375mm</td></tr><tr><td>Signal name/ list</td><td>ESPI_CLK, ESPI_IO[0:3], ESPI_CS[0:1]#, ESPI_ALERT[0:1]#, ESPI_RESET#.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>6</td><td>Total Channel</td></tr><tr><td>Rx</td><td>6</td><td>Total Channel</td></tr><tr><td>Tx</td><td>6</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>Source Pin</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td /><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td /><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td /><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td /><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td /><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td /><td>9</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td /><td>6</td></tr><tr><td>R2</td><td>Resistor</td><td>6</td><td /><td>7</td></tr><tr><td>M4</td><td>Trace</td><td>7</td><td /><td>8</td></tr><tr><td>DEVICE 1</td><td>Device</td><td>8</td><td /><td>-1</td></tr><tr><td>M5</td><td>Trace</td><td>9</td><td /><td>10</td></tr><tr><td>R3</td><td>Resistor</td><td>10</td><td /><td>11</td></tr><tr><td>M6</td><td>Trace</td><td>11</td><td /><td>12</td></tr><tr><td>CONNECTOR</td><td>Device</td><td>12</td><td /><td>13</td></tr><tr><td>DEVICE 2</td><td>Device</td><td>13</td><td /><td>-1</td></tr></table></section><section id="FACE298F-7042-4028-A5E0-4C4B6801E463"><h2>Segment Lengths</h2><table><caption>[For Internal Validation] eSPI 2-Load Daisy Chain (Device Down and Add-In Card) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>76.2</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>50.8</td></tr><tr><td>M5</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M6</td><td>MS, DSL, SL</td><td>317.5</td></tr></table><p>Min Length Total (mm): 88.9</p><p>Min Length Total Note: 1) Min length between CPU to EC (50 MHz) or device 1 = 88.9mm;​  2) Min length between CPU to eSPI Connector or Header (33 MHz) or device 2 = 88.9mm</p><p>Max Length Total (mm): 431.8</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 431.8 mm;​  2) Total topology length = 495.3 mm</p></section><section id="42DDD3C2-94E1-4BD4-B7F8-40BABF922D54"><h2>[For Internal Validation] eSPI 3-Load Daisy Chain (Device Down and Add-In Card) Topology</h2><div><div>eSPI 3-Load Branch (Device Down and Add-In Card) Topology Diagram</div><image src="assets/images/6ECE1EC1-D10E-45B6-B836-4BD7C4EC70A6.jpg" class="contentImage" /></div><table><caption>[For Internal Validation] eSPI 3-Load Daisy Chain (Device Down and Add-In Card) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Max frequency</td><td>[1] Device 1: EC at 50 MHz.
[2] Device 2: PCH.IOE at 33 MHz.
[3] eSPI Header or MECC at 33MHz</td></tr><tr><td>Device assumption</td><td>Compliant to Intel ESPI Base Specification 1.0 (66 MHz and above).</td></tr><tr><td>R1</td><td>0 Ω placeholder for ESPI_CLK and ESPI_IO[0:3].</td></tr><tr><td>R2</td><td>5 Ω ± 5% for ESPI_CLK and ESPI_IO[0:3].</td></tr><tr><td>R3</td><td>120 Ω ± 5% for ESPI_CLK and ESPI_IO[0:3].</td></tr><tr><td>R4</td><td>15 Ω ± 5% for ESPI_CLK and ESPI_IO[0:3].</td></tr><tr><td>CPU buffer drive strength</td><td>33 Ω.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>12.7mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375mm</td></tr><tr><td>Signal name/ list</td><td>ESPI_CLK, ESPI_IO[0:3], ESPI_CS[0:1]#, ESPI_CS3#, ESPI_ALERT[0:1]#, ESPI_ALERT3#, ESPI_RESET#</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>6</td><td>Total Channel</td></tr><tr><td>Rx</td><td>6</td><td>Total Channel</td></tr><tr><td>Tx</td><td>6</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>9</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>14</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>R2</td><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>M4</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>DEVICE 1</td><td>Device</td><td>8</td><td>-1</td></tr><tr><td>M5</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>R3</td><td>Resistor</td><td>10</td><td>11</td></tr><tr><td>M6</td><td>Trace</td><td>11</td><td>12</td></tr><tr><td>DEVICE 2</td><td>Device</td><td>12</td><td>-1</td></tr><tr><td>R4</td><td>Resistor</td><td>14</td><td>15</td></tr><tr><td>M7</td><td>Trace</td><td>15</td><td>16</td></tr><tr><td>CONNECTOR</td><td>Device</td><td>16</td><td>17</td></tr><tr><td>DEVICE 3</td><td>Device</td><td>17</td><td>-1</td></tr></table></section><section id="87442FF7-737D-44DD-8561-BCCA296ED365"><h2>Segment Lengths</h2><table><caption>[For Internal Validation] eSPI 3-Load Daisy Chain (Device Down and Add-In Card) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>88.9</td><td /></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>7.62</td><td /></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>7.62</td><td /></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M5</td><td>MS, DSL, SL</td><td>7.62</td><td /></tr><tr><td>M6</td><td>MS, DSL, SL</td><td>288</td><td /></tr><tr><td>M7</td><td>MS, DSL, SL</td><td>80.2</td><td /></tr></table><p>Min Length Total (mm): 88.9</p><p>Min Length Total Note: 1) Min length between CPU to EC (50 MHz) or device 1 = 88.9 mm;​  2) Min length between CPU to PCH.IOE (33 MHz) or device 2 = 88.9 mm; 3) Min length between CPU to eSPI Header or Connector (33 MHz) or device 3 = 88.9 mm</p><p>Max Length Total (mm): 404.84</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 404.84 mm;​  2) Total topology length = 505.36 mm</p></section><section id="555410AA-CACB-4168-BF86-857D2CE165F8"><h2>FORCEPR#</h2></section><section id="BF865DD7-68FD-4137-A765-5CE905C02970"><h2>FORCEPR# Topology</h2><div><div>FORCEPR# Topology Diagram</div><image src="assets/images/7BB2ABB3-3AC1-4FF1-B8DE-8617FBCFB596.png" class="contentImage" /></div><table><caption>FORCEPR# Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>R-1, R-2, R-n</td><td>75 Ω ≤ R-n + Dev-n drive strength ≤ 200 Ω.
[1] Drive strength of each device should be controlled within 75 Ω to 200 Ω, use an additional resistor if the device drive strength is too strong.
[2] Optionally, if the device drive strength is ≥ 75 Ω (weak), R-n is not needed.
[3] Recommended to be placed &lt; 127 mm from respective device.</td></tr><tr><td>Rpu</td><td>2.2 kΩ ± 20%.
Total length can be extended up to 1524 mm. Refer to "FORCEPR# Topology Routing Length vs Rpu Guideline Table" for details.</td></tr><tr><td>Signal name/ list</td><td>FORCEPR#</td></tr></table></section><section id="64E76FBF-4FB4-420A-B56F-C6A30FC6364E"><h2>Segment Lengths</h2><table><caption>FORCEPR# Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>B0 + M1 + M2</td><td>MS, DSL, SL</td><td>889</td><td>Max length for BO &lt; 127 mm and M2 &lt; 127 mm. Total length can be extended up to 1524 mm. Refer to "FORCEPR# Topology Routing Length vs Rpu Guideline Table" for details.</td></tr></table><p>Max Length Total (mm): 889</p><table><tr><th>Max Total Board Routing Length (mm)</th><th>Max # of Connected Devices</th><th>Max Rpu</th></tr><tr><td>254</td><td>4</td><td>5.6 kΩ ± 10%</td></tr><tr><td>254</td><td>5</td><td>4.7 kΩ ± 10%</td></tr><tr><td>381</td><td>5</td><td>3.9 kΩ ± 10%</td></tr><tr><td>508</td><td>5</td><td>3.3 kΩ ± 10%</td></tr><tr><td>762</td><td>5</td><td>2.7 kΩ ± 10%</td></tr><tr><td>889</td><td>5</td><td>2.2 kΩ ± 10%</td></tr><tr><td>1143</td><td>7</td><td>1.8 kΩ ± 10%</td></tr><tr><td>1524</td><td>7</td><td>1.5 kΩ ± 10%</td></tr><tr /></table></section><section id="D208408B-70E6-439E-8041-D871B0080533"><h2>GSPI</h2><p>Description: GSPI</p></section><section id="7AD1F086-71A3-4AB6-AEF9-1A5FB72BE456"><h2>GSPI 1-Load (Add-In Card) Topology</h2><div><div>GSPI 1-Load (Add-In-Card) Topology Diagram</div><image src="assets/images/A687DAC4-BE1F-4C91-AE75-31E2ABBE62A2.jpg" class="contentImage" /></div><table><caption>GSPI 1-Load (Add-In Card) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>(1) Continuous GND is recommended.
(2) If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
(3) If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Max frequency</td><td>25 MHz</td></tr><tr><td>R1</td><td>0 Ω placeholder.
To be placed on GSPI[0:1]_CLK, GSPI0A_CLK, GSPI[0:1]_MOSI and GSPI0A_MOSI.</td></tr><tr><td>R2</td><td>22 Ω ± 5%.
To be placed on GSPI[0:1]_MISO and GSPI0A_MISO.</td></tr><tr><td>Device AC electrical and timing characteristics </td><td>[1] Impedance: 50 Ω to 100 Ω.
[2] 0.85 ns &lt; rise/ fall time measured at 20%-80% &lt; 1.9 ns based on 10 pF test load.
[3] 1.6 pF ≤ input capacitance, Cin ≤ 1.75 pF. 
[4] Data input setup time &lt; 9 ns.
[5] Data input hold time &lt; 5 ns.
[6] 0 ns &lt; CLK to DATA output valid time &lt; 14 ns.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>CPU buffer driver strength</td><td>50 Ω.</td></tr><tr><td>Signal name/ list</td><td>GSPI[0:1]_CLK, GSPI[0:1]_MISO, GSPI[0:1]_MOSI, GSPI[0:1]_CS0#, GSPI0A_CLK, GSPI0A_MOSI, GSPI0A_MISO, GSPI0A_CS0#.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Rx</td><td>7</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>CONNECTOR</td><td>Device</td><td>5</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M2</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R2</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M1</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>CONNECTOR</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="43B520BF-4B03-4907-81D6-BF34324893BD"><h2>Segment Lengths</h2><table><caption>GSPI 1-Load (Add-In Card) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>114.3</td><td>M2 can support up to 190.5mm but the frequency needs to be reduced to 20MHz only. M2 length should comprise of M2+AIC lengths.</td></tr></table><p>Min Length Total (mm): 50.8</p><p>Max Length Total (mm): 139.7</p><p>Max Length Total Note: Total length can be further increased to 215.9 mm but the bus frequency needs to reduce to 20 MHz. </p></section><section id="6778B16A-3DC8-476B-A8FC-F203A683006C"><h2>GSPI 1-Load (for Touch Panel) Topology</h2><div><div>GSPI 1-Load (for Touch Panel) Topology Diagram</div><image src="assets/images/2FE33CBB-1FDD-46D0-B259-BE3D661C8AC3.jpg" class="contentImage" /></div><table><caption>GSPI 1-Load (for Touch Panel) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>(1) Continuous GND is recommended.
(2) If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
(3) If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Max frequency</td><td>12 MHz</td></tr><tr><td>R1</td><td>18 Ω ± 5%.
To be placed 12.7 mm from the connector on GSPI[0:1]_CLK, GSPI[0:1]_MOSI, GSPI[0:1]_MISO, GSPI0A_CLK, GSPI0A_MOSI, and GSPI0A_MISO.</td></tr><tr><td>M_cable</td><td>Recommended to use shielded cable.</td></tr><tr><td>Length matching between CLK and DATA/ CS# signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>CPU buffer driver strength</td><td>40 Ω.</td></tr><tr><td>Signal name/ list</td><td>GSPI[0:1]_CLK, GSPI[0:1]_MISO, GSPI[0:1]_MOSI, GSPI[0:1]_CS0#, GSPI0A_CLK, GSPI0A_MOSI, GSPI0A_MISO, GSPI0A_CS0#.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx</td><td>7</td><td>Total Channel</td></tr><tr><td>Tx</td><td>7</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>CONNECTOR</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="E4FB4D09-DDE4-4B53-AB14-1A02859BF9FC"><h2>Segment Lengths</h2><table><caption>GSPI 1-Load (for Touch Panel) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>228.6</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M_cable</td><td>Cable</td><td>457.2</td></tr></table><p>Min Length Total (mm): 78.74</p><p>Max Length Total (mm): 711.2</p></section><section id="7702F769-A7D8-44F6-9B66-10637F952DEF"><h2>HDA</h2></section><section id="48C0863F-CB49-45AA-86FA-FB5E2F9A490E"><h2>HDA 1-Load (Device Down) Topology</h2><div><div>HDA 1-Load (Device Down) Topology Diagram</div><image src="assets/images/8434BA90-1D26-46F8-B0B3-7CD7088C39A2.jpg" class="contentImage" /></div><table><caption>HDA 1-Load (Device Down) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>R1</td><td>0 Ω placeholder. 
Recommended to be placed 12.7 mm from the CPU, but can be extended to 76.2 mm maximum if required. The length of breakout section (BO) is still 12.7 mm maximum.</td></tr><tr><td>R2</td><td>33 Ω ± 10%.
Recommended to be placed 12.7 mm from device.</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Dual stripline (DSL)</td><td>No parallelism between CLK and DATA signals, as well as DATA and DATA signals.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>PCH buffer driver strength</td><td>40 Ω. </td></tr><tr><td>Signal name/ list</td><td>HDA_SDO, HDA_SDI0, HDA_BCLK, HDA_SYNC, HDA_RST#.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Tx</td><td>7</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Device</td><td>Device</td><td>5</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M3</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R2</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M4</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Device</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="CB1695AF-27AD-4E39-B22B-B9EB562F7E2A"><h2>Segment Lengths</h2><table><caption>HDA 1-Load (Device Down) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>25.4</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>329.6</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>342.3</td></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>12.7</td></tr></table><p>Max Length Total (mm): 367.7</p></section><section id="69948BA4-7444-42D0-92B7-038209DD6FD8"><h2>[For Internal Validation] HDA 1-Load (Add-In Card) Topology</h2><div><div>[For Internal Validation] HDA 1-Load (Add-In Card) Topology Diagram</div><image src="assets/images/356A6E39-EDCE-47D5-9FB6-8A366D3227AE.jpg" class="contentImage" /></div><table><caption>[For Internal Validation] HDA 1-Load (Add-In Card) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>R1</td><td>10 Ω ± 10%.
Recommended to be placed 12.7 mm from the CPU, but can be extended to 76.2 mm maximum if required. The length of breakout section (BO) is still 12.7 mm maximum.</td></tr><tr><td>R2</td><td>33 Ω ± 10%.
Recommended to be placed 12.7 mm from device.</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Dual stripline (DSL)</td><td>No parallelism between CLK and DATA signals, as well as DATA and DATA signals.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>12.7mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375mm</td></tr><tr><td>PCH buffer driver strength</td><td>33 Ω. </td></tr><tr><td>Signal name/ list</td><td>HDA_SDO, HDA_SDI0, HDA_BCLK, HDA_SYNC, HDA_RST#.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Tx</td><td>7</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Cable Connector</td><td>Device</td><td>5</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R2</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Cable Connector</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="C6299938-0E05-4B7C-A506-FC45362CF07B"><h2>Segment Lengths</h2><table><caption>[For Internal Validation] HDA 1-Load (Add-In Card) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>MS, DSL</td><td>284.6</td><td /></tr><tr><td>M2</td><td>MS, DSL</td><td>12.7</td><td /></tr><tr><td>M3</td><td>MS, DSL</td><td /><td>M3 is dependent on the AIC. For ALC274 AIC &lt; 38.1 mm; Gen3 AIC &lt; 355.6 mm; Gen4 AIC &lt; 177.8 mm</td></tr><tr><td>M_Cable</td><td>Cable</td><td>203.2</td><td /></tr></table><p>Max Length Total (mm): 551.3</p><p>Max Length Total Note: 1) Total max length to ALC274 AIC = 551.3 mm; 2) Total max length to Gen3 AIC = 868.8 mm; 3) Total max length to Gen4 AIC = 691 mm.</p></section><section id="75B46880-C037-405E-AF10-104ED7F475FC"><h2>Imaging Clock</h2><p>Description: Imaging Clock</p></section><section id="347C93CC-78D7-4F99-B64B-1D63766B3D41"><h2>Imaging Clock 1-Load (Add-In Card) Topology</h2><div><div>Imaging Clock 1-Load (Add-In Card) Topology Diagram</div><image src="assets/images/25C9FFA7-981E-4EA9-9E59-919E7B01752E.jpg" class="contentImage" /></div><table><caption>Imaging Clock 1-Load (Add-In Card) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Device duty cycle spec</td><td>Input clock duty cycle spec of ± 10% or above (example: ± 15%).
Refer to vendor's datasheet for the device electrical spec. If the information is not published in the device datasheet, do contact the device vendor for more details.</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>R1</td><td>10 Ω ± 5%.
Recommended to be placed 25.4 mm from the CPU.</td></tr><tr><td>Max Length Segment</td><td>Max segment length for M1, M2 and M_cable are interchangeable as long as total max length M1 + M2 + M_cable is &lt; 393.7 mm.</td></tr><tr><td>Trace spacing between CLK and other signals</td><td>0.375 mm</td></tr><tr><td>Signal name/ list</td><td>IMGCLKOUT[0:2].</td></tr><tr><td>CPU buffer driver strength</td><td>33 Ω. </td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>CONN</td><td>Device</td><td>4</td><td>-1</td></tr></table></section><section id="1D13BBE2-8A4E-4F10-8613-FF46BBDA6CCC"><h2>Segment Lengths</h2><table><caption>Imaging Clock 1-Load (Add-In Card) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>241.3</td><td /></tr><tr><td>M2</td><td>DSL, MS, SL</td><td>25.4</td><td /></tr><tr><td>M_Cable</td><td>Cable</td><td>127</td><td /></tr></table><p>Max Length Total (mm): 406.4</p></section><section id="77B45FC1-2C3E-4CA5-A6C8-45D101EA8446"><h2>ISH-SPI</h2></section><section id="9513BD7B-CF88-4A4C-9487-CDF051091CEE"><h2>ISH-SPI 1-Load (Add-In Card) Topology</h2><div><div>ISH-SPI 1-Load (Add-In Card) Topology Diagram</div><image src="assets/images/24DB0A88-60C1-4D77-8DB9-D8CBAAD24D47.jpg" class="contentImage" /></div><table><caption>ISH-SPI 1-Load (Add-In Card) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Max frequency</td><td>25 MHz</td></tr><tr><td>R1</td><td>0 Ω placeholder.
To be placed on ISH_SPI_CLK, ISH_SPIA_CLK, ISH_SPI_MOSI and ISH_SPIA_MOSI.</td></tr><tr><td>R2</td><td>0 Ω placeholder.
To be placed on ISH_SPI_MISO and ISH_SPIA_MISO.</td></tr><tr><td>Device AC timing characteristics </td><td>Data input setup time &lt; 5 ns.
Data input hold time &lt; 5 ns.
1 ns &lt; CLK to DATA output valid time &lt; 15 ns.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>CPU buffer drive strength</td><td>50 Ω.</td></tr><tr><td>Signal name/ list</td><td>ISH_SPI_CLK, ISH_SPI_MISO, ISH_SPI_MOSI, ISH_SPI_CS#, ISH_SPIA_CLK, ISH_SPIA_MISO, ISH_SPIA_MOSI, ISH_SPIA_CS#.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Rx</td><td>7</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>CONNECTOR</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>DEVICE</td><td>Device</td><td>7</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>9</td></tr><tr><td>BO</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>M1</td><td>Trace</td><td>10</td><td>11</td></tr><tr><td>M2</td><td>Trace</td><td>11</td><td>12</td></tr><tr><td>R2</td><td>Resistor</td><td>12</td><td>13</td></tr><tr><td>M3</td><td>Trace</td><td>13</td><td>14</td></tr><tr><td>CONNECTOR</td><td>Device</td><td>14</td><td>15</td></tr><tr><td>DEVICE</td><td>Device</td><td>15</td><td>-1</td></tr></table></section><section id="6DB1B02F-B984-46AD-838D-E72E5F28C450"><h2>Segment Lengths</h2><table><caption>ISH-SPI 1-Load (Add-In Card) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>215.9</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>12.7</td></tr></table><p>Min Length Total (mm): 76.2</p><p>Max Length Total (mm): 254</p></section><section id="70D82C18-15EC-452E-A210-B9465E9D666E"><h2>[For Internal Validation] ISH-SPI 1-Load (Add-In Card with Cable) Topology</h2><p>Description: This is a request from RVP to support 1-Load over cabling topology with operating frequency max 16 MHz</p><div><div>ISH-SPI 1-Load (Add-In Card + Cable) Topology Diagram</div><image src="assets/images/AAD0F7EE-A904-4500-B3A8-52ED85347C1F.jpg" class="contentImage" /></div><table><caption>[For Internal Validation] ISH-SPI 1-Load (Add-In Card with Cable) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Max frequency</td><td>16 MHz</td></tr><tr><td>Device AC timing characteristics</td><td>Data input setup time &lt; 5 ns.
Data input hold time &lt; 5 ns.
1 ns &lt; CLK to DATA output valid time &lt; 15 ns.</td></tr><tr><td>R1</td><td>0 Ω placeholder.
To be placed on ISH_SPI_CLK, ISH_SPIA_CLK, ISH_SPI_MOSI and ISH_SPIA_MOSI.</td></tr><tr><td>R2</td><td>0 Ω placeholder.
To be placed on ISH_SPI_MISO and ISH_SPIA_MISO.</td></tr><tr><td>Cable electrical characteristics</td><td>-0.075 dB/inch &lt; Insertion loss &lt; -0.052 dB/inch
-32.8 dB &lt; Return loss &lt; -46.2 dB
-45.4 dB &lt; Crosstalk &lt; -47.2 dB
42 Ω &lt; Impedance &lt; 62 Ω</td></tr><tr><td>CPU buffer drive strength</td><td>50 Ω.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Signal name/ list</td><td>ISH_SPI_CLK, ISH_SPI_MISO, ISH_SPI_MOSI, ISH_SPI_CS#, ISH_SPIA_CLK, ISH_SPIA_MISO, ISH_SPIA_MOSI, ISH_SPIA_CS#.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx</td><td>7</td><td>Total Channel</td></tr><tr><td>Tx</td><td>7</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M3</td><td /><td>Trace</td><td>5</td><td>6</td></tr><tr><td>CONNECTOR</td><td>1</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>CABLE</td><td /><td>Cable</td><td>7</td><td>8</td></tr><tr><td>CONNECTOR</td><td>2</td><td>Device</td><td>8</td><td>9</td></tr><tr><td>DEVICE</td><td /><td>Device</td><td>9</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>9</td></tr><tr><td>BO</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>M1</td><td /><td>Trace</td><td>10</td><td>11</td></tr><tr><td>M2</td><td /><td>Trace</td><td>11</td><td>12</td></tr><tr><td>R2</td><td /><td>Resistor</td><td>12</td><td>13</td></tr><tr><td>M3</td><td /><td>Trace</td><td>13</td><td>14</td></tr><tr><td>CONNECTOR</td><td>1</td><td>Device</td><td>14</td><td>15</td></tr><tr><td>CABLE</td><td /><td>Cable</td><td>15</td><td>16</td></tr><tr><td>CONNECTOR</td><td>2</td><td>Device</td><td>16</td><td>17</td></tr><tr><td>DEVICE</td><td /><td>Device</td><td>17</td><td>-1</td></tr></table></section><section id="9FD4C07A-F121-43AB-B5A8-1E2259D035CC"><h2>Segment Lengths</h2><table><caption>[For Internal Validation] ISH-SPI 1-Load (Add-In Card with Cable) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>292.1</td><td /></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>Cable</td><td>Cable</td><td>304.8</td><td /></tr></table><p>Min Length Total (mm): 76.2</p><p>Max Length Total (mm): 635</p><p>Max Length Total Note: Total length of 635 mm can be supported with bus frequency needs to limit to 16 MHz.</p></section><section id="36DECB94-17F3-448F-907B-4014E24E445F"><h2>I2C</h2><table><caption>I2C General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Note 1</td><td>Multiple options for pull-up/ pull-down and current assist strengths are provided for a particular total bus capacitance. Choose the optimal value for system based on design considerations like power, BOM and cost.</td></tr><tr><td>Note 2</td><td>Trace capacitance per inch is approximately CL = 85√єr / Zo pF, єr - dielectric constant of material, Zo - trace impedance.</td></tr><tr><td>Note 3</td><td>Bus capacitance calculation assumptions:
[1] Device capacitance = 5 pF to 10 pF per I2C device.
[2] Motherboard board trace capacitance = 2 pF to 5 pF per inch of trace length.
[3] CPU pin capacitance = 8 pF to 10 pF.</td></tr></table></section><section id="7581AAC9-5D9C-4F7D-A564-4D9710EFA022"><h2>I2C Topology</h2><table><caption>I2C Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Stackup layer (microstrip/ stripline/ dual stripline)</td><td>MS/ SL/ DSL.</td></tr><tr><td>Characteristic impedance</td><td>30 Ω to 70 Ω.</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Trace spacing between SCL and other signals </td><td>[1] 0.375 mm: Frequency of other signals &gt; 1 GHz.
[2] 0.250 mm: Frequency of other signals &gt; 100 MHz.
[3] 0.125 mm: Frequency of other signals ≤ 100 MHz.</td></tr><tr><td>Trace spacing between SDA and other signals</td><td>0.125 mm </td></tr><tr><td>Trace segment length</td><td>Refer to bus capacitance table.</td></tr><tr><td>Total trace length (SDA, SCL)</td><td>Individual trace lengths should meet total bus capacitance (Cb) requirements for the mode of operation. Refer to the pull-up/ pull-down tables for the supported bus capacitance.</td></tr><tr><td>Length matching between SDA and SCL signals</td><td>25.4 mm</td></tr><tr><td>Pull-up resistor placement</td><td>No restriction.</td></tr><tr><td>Pull-up resistor value tolerance</td><td>± 5%</td></tr><tr><td>Max stub length to pull-up resistor</td><td>25.4 mm</td></tr><tr><td>Board trace characteristic assumptions for default pull-up recommendation</td><td>Board trace resistance per length = 20 Ω per meter.
Board trace capacitance per length = 208 pF per meter.</td></tr><tr><td>Extended length support</td><td>For extended length support, refer to "xxxxxx_NVL-Hx_I2C_SMLINK_LSIO_Flexi_PDG".

Potential enablers:
[1] Reduced trace resistance.
[2] Reduced trace capacitance.
[3] Optimized pull-up resistor placement.</td></tr><tr><td>Signal name/ list</td><td>I2C[0:5]_SDA, I2C[0:5]_SCL, I2C[3A:5A]_SDA, I2C[3A:5A]_SCL, ISH_I2C[0:2]_SDA, ISH_I2C[0:2]_SCL, ISH_I2C2A_SDA, ISH_I2C2A_SCL, THC_I2C[0:1]_SCL, THC_I2C[0:1]_SDA.</td></tr></table></section><section id="833B5621-4EEE-4098-96CC-8C9301FA9628"><h2>I2C Fast Mode (400 kHz)</h2><p>Frequency: 400 kHz</p><table><caption>I2C Fast Mode (400 kHz) Settings</caption><tr><th>Total Bus Capacitance (Cb)</th><th>External Pull-up Strength</th><th>Intel Silicon Pull-down Strength</th></tr><tr><td>Up to 50 pF</td><td>3.3 kΩ</td><td>100 Ω</td></tr><tr><td>Up to 100 pF</td><td>1.5 kΩ</td><td>100 Ω</td></tr><tr><td>70 pF to 200 pF</td><td>820 Ω</td><td>100 Ω</td></tr><tr><td>70 pF to 400 pF</td><td>620 Ω</td><td>100 Ω</td></tr></table></section><section id="33793B2A-5083-4616-B269-AF7F7E39892B"><h2>I2C Fast Mode Plus (1 MHz)</h2><p>Frequency: 1 MHz</p><table><caption>I2C Fast Mode Plus (1 MHz) Settings</caption><tr><th>Total Bus Capacitance (Cb)</th><th>External Pull-up Strength</th><th>Intel Silicon Pull-down Strength</th></tr><tr><td>Up to 50 pF</td><td>1.2 kΩ</td><td>100 Ω</td></tr><tr><td>Up to 100 pF</td><td>680 Ω</td><td>100 Ω</td></tr><tr><td>60 pF to 300 pF</td><td>300 Ω</td><td>50 Ω</td></tr></table></section><section id="94FCA7EB-54CD-4EF8-AEAA-EEEAA38B60D3"><h2>I2C High Speed Mode (1.7 MHz) - SCL</h2><p>Frequency: 1.7 MHz</p><table><caption>I2C High Speed Mode (1.7 MHz) - SCL Settings</caption><tr><th>Total Bus Capacitance (Cb)</th><th>External Pull-up Strength</th><th>Intel Silicon Pull-down Strength</th><th>Current Assist</th></tr><tr><td>Up to 50 pF</td><td>1.5 kΩ</td><td>100 Ω</td><td>None</td></tr><tr><td>45 pF to 80 pF</td><td>1 kΩ</td><td>100 Ω</td><td>None</td></tr><tr><td>75 pF to 165 pF</td><td>470 Ω</td><td>100 Ω</td><td>None</td></tr><tr><td>130 pF to 210 pF</td><td>360 Ω</td><td>50 Ω</td><td>None</td></tr><tr><td>200 pF to 250 pF</td><td>300 Ω</td><td>50 Ω</td><td>None</td></tr><tr><td>235 pF to 265 pF</td><td>470 Ω</td><td>50 Ω</td><td>010</td></tr><tr><td>263 pF to 310 pF</td><td>470 Ω</td><td>50 Ω</td><td>011</td></tr><tr><td>300 pF to 350 pF</td><td>470 Ω</td><td>50 Ω</td><td>100</td></tr><tr><td>335 pF to 400 pF</td><td>470 Ω</td><td>50 Ω</td><td>110</td></tr></table></section><section id="50809794-DCFD-450B-BB1F-52893A54437A"><h2>I2C High Speed Mode (1.7 MHz) - SDA</h2><p>Frequency: 1.7 MHz</p><table><caption>I2C High Speed Mode (1.7 MHz) - SDA Settings</caption><tr><th>Total Bus Capacitance (Cb)</th><th>External Pull-up Strength</th><th>Intel Silicon Pull-down Strength</th><th>Current Assist</th></tr><tr><td>Up to 50 pF</td><td>1.8 kΩ</td><td>100 Ω</td><td>None</td></tr><tr><td>45 pF to 100 pF</td><td>1.2 kΩ</td><td>100 Ω</td><td>None</td></tr><tr><td>50 pF to 165 pF</td><td>910 Ω</td><td>100 Ω</td><td>None</td></tr><tr><td>130 pF to 350 pF</td><td>430 Ω</td><td>50 Ω</td><td>None</td></tr><tr><td>95 pF to 400 pF</td><td>360 Ω</td><td>50 Ω</td><td>None</td></tr></table></section><section id="1AABC210-9437-4A8C-8F35-B4A53C7845FD"><h2>I2C High Speed Mode (3.4 MHz) - SCL</h2><p>Frequency: 3.4 MHz</p><table><caption>I2C High Speed Mode (3.4 MHz) - SCL Settings</caption><tr><th>Total Bus Capacitance (Cb)</th><th>External Pull-up Strength</th><th>Intel Silicon Pull-down Strength</th><th>Current Assist</th></tr><tr><td>Up to 50 pF</td><td>750 Ω</td><td>100 Ω</td><td>None</td></tr><tr><td>40 pF to 70 pF</td><td>560 Ω</td><td>100 Ω</td><td>None</td></tr><tr><td>55 pF to 100 pF</td><td>390 Ω</td><td>50 Ω</td><td>None</td></tr></table></section><section id="17A5715D-D4DB-45F2-93FC-C5946754AA05"><h2>I2C High Speed Mode (3.4 MHz) - SDA</h2><p>Frequency: 3.4 MHz</p><table><caption>I2C High Speed Mode (3.4 MHz) - SDA Settings</caption><tr><th>Total Bus Capacitance (Cb)</th><th>External Pull-up Strength</th><th>Intel Silicon Pull-down Strength</th><th>Current Assist</th></tr><tr><td>Up to 50 pF</td><td>1.5 kΩ</td><td>100 Ω</td><td>None</td></tr><tr><td>45 pF to 70 pF</td><td>1 kΩ</td><td>100 Ω</td><td>None</td></tr><tr><td>55 pF to 100 pF</td><td>750 Ω</td><td>50 Ω</td><td>None</td></tr></table></section><section id="B4CB0176-5EB7-4BB1-AD78-DD5FE3A2A85F"><h2>I2C Standard Mode (100 kHz)</h2><p>Frequency: 100 kHz</p><table><caption>I2C Standard Mode (100 kHz) Settings</caption><tr><th>Total Bus Capacitance (Cb)</th><th>External Pull-up Strength</th><th>Intel Silicon Pull-down Strength</th></tr><tr><td>Up to 50 pF</td><td>8.2 kΩ</td><td>100 Ω</td></tr><tr><td>Up to 100 pF</td><td>4.7 kΩ</td><td>100 Ω</td></tr><tr><td>Up to 200 pF</td><td>2.2 kΩ</td><td>100 Ω</td></tr><tr><td>Up to 300 pF</td><td>1.5 kΩ</td><td>100 Ω</td></tr><tr><td>Up to 400 pF</td><td>1.2 kΩ</td><td>100 Ω</td></tr></table></section><section id="EA6BAD41-5B0C-4570-907A-7DD7F3FD4C67"><h2>I2C for DDR5 SPD Topology</h2><table><caption>I2C for DDR5 SPD Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Stackup layer (microstrip/ stripline/ dual stripline)</td><td>MS/ SL/ DSL.</td></tr><tr><td>Characteristic impedance</td><td>30 Ω to 70 Ω.</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Trace spacing between SCL and other signals </td><td>[1] 0.375 mm: Frequency of other signals &gt; 1 GHz.
[2] 0.250 mm: Frequency of other signals &gt; 100 MHz.
[3] 0.125 mm: Frequency of other signals ≤ 100 MHz.</td></tr><tr><td>Trace spacing between SDA and other signals</td><td>0.125 mm </td></tr><tr><td>Trace segment length</td><td>Refer to bus capacitance table.</td></tr><tr><td>Total trace length (SDA, SCL)</td><td>Individual trace lengths should meet total bus capacitance (Cb) requirements for the mode of operation. Refer to the pull-up/ pull-down tables for the supported bus capacitance.</td></tr><tr><td>Length matching between SDA and SCL signals</td><td>25.4 mm</td></tr><tr><td>Pull-up resistor placement</td><td>No restriction.</td></tr><tr><td>Pull-up resistor value tolerance</td><td>± 5%</td></tr><tr><td>Max stub length to pull-up resistor</td><td>25.4 mm</td></tr><tr><td>Max stub length to device</td><td>127 mm</td></tr><tr><td>Board trace characteristic assumptions for default pull-up recommendation</td><td>Board trace resistance per length = 20 Ω per meter.
Board trace capacitance per length = 208 pF per meter.</td></tr><tr><td>Extended length support</td><td>For extended length support, refer to "xxxxxx_NVL-Hx_I2C_SMLINK_LSIO_Flexi_PDG".

Potential enablers:
[1] Reduced trace resistance.
[2] Reduced trace capacitance.
[3] Optimized pull-up resistor placement.</td></tr><tr><td>Max SPD device input capacitance</td><td>5 pF</td></tr><tr><td>General recommendations for DDR5 SPD</td><td>[1] It is recommended to have a dedicated bus for DDR5 SPD usage. 
[2] If dedicated bus is not possible, it is recommended to use a voltage translator to shift the signal down to 1V to match the SPD device.</td></tr><tr><td>Signal name/ list</td><td>I2C[0:5]_SDA, I2C[0:5]_SCL, I2C[3A:5A]_SDA, I2C[3A:5A]_SCL, ISH_I2C[0:2]_SDA, ISH_I2C[0:2]_SCL, ISH_I2C2A_SDA, ISH_I2C2A_SCL, THC_I2C[0:1]_SCL, THC_I2C[0:1]_SDA.</td></tr></table></section><section id="B78C154B-EE90-46B3-9254-3851A9618BA4"><h2>I2C Fast Mode (400 kHz)</h2><p>Frequency: 400 kHz</p><table><caption>I2C Fast Mode (400 kHz) Settings</caption><tr><th>Total Bus Capacitance (Cb)</th><th>External Pull-up Strength</th><th>Intel Silicon Pull-down Strength</th></tr><tr><td>Up to 50 pF</td><td>3.9 kΩ</td><td>100 Ω</td></tr><tr><td>45 pF to 100 pF</td><td>2.7 kΩ</td><td>100 Ω</td></tr><tr><td>85 pF to 250 pF</td><td>1.2 kΩ</td><td>50 Ω</td></tr></table></section><section id="17AD9EB1-9926-455F-B1BC-AA31E866FAFA"><h2>I2C Fast Mode Plus (1 MHz)</h2><p>Frequency: 1 MHz</p><table><caption>I2C Fast Mode Plus (1 MHz) Settings</caption><tr><th>Total Bus Capacitance (Cb)</th><th>External Pull-up Strength</th><th>Intel Silicon Pull-down Strength</th></tr><tr><td>Up to 50 pF</td><td>2.2 kΩ</td><td>100 Ω</td></tr><tr><td>Up to 115 pF</td><td>1 kΩ</td><td>50 Ω</td></tr></table></section><section id="E1EC7C56-B549-4879-839A-2562C959EC31"><h2>I2C Standard Mode (100 kHz)</h2><p>Frequency: 100 kHz</p><table><caption>I2C Standard Mode (100 kHz) Settings</caption><tr><th>Total Bus Capacitance (Cb)</th><th>External Pull-up Strength</th><th>Intel Silicon Pull-down Strength</th></tr><tr><td>Up to 50 pF</td><td>8.2 kΩ</td><td>100 Ω</td></tr><tr><td>Up to 100 pF</td><td>4.7 kΩ</td><td>100 Ω</td></tr><tr><td>Up to 200 pF</td><td>2.7 kΩ</td><td>100 Ω</td></tr><tr><td>Up to 300 pF</td><td>1.8 kΩ</td><td>100 Ω</td></tr><tr><td>Up to 400 pF</td><td>1.5 kΩ</td><td>50 Ω</td></tr></table></section><section id="860AC2A8-066F-4567-AE78-E2AA41C105DA"><h2>I2S</h2><table><caption>I2S General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Host/ device mode terminology</td><td>Host Mode refers to the mode where the clock is driven by Intel PCH.
Device Mode refers to the mode where the clock is driven by external device.</td></tr></table></section><section id="3D6064E5-0860-465A-AB80-512791D1F886"><h2>I2S Host Mode: 1-Load (Device Down) Topology</h2><div><div>I2S Host Mode: 1-Load (Device Down) Topology Diagram</div><image src="assets/images/5916D6EF-8C4A-45AF-AFDD-90DD61DEEF7F.jpg" class="contentImage" /></div><table><caption>I2S Host Mode: 1-Load (Device Down) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>R1</td><td>15 Ω ± 5%
Recommended to be placed 12.7 mm from CPU, but can be extended to 50.8 mm maximum if required. The length of breakout section (BO) is still 12.7 mm maximum.</td></tr><tr><td>R2</td><td>27 Ω ± 5%.
Recommended to be placed 12.7 mm from device.</td></tr><tr><td>Max frequency</td><td>12.288 MHz</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Device AC timing characteristics </td><td>Data input setup time &lt; 10 ns. 
Data input hold time &lt; 10 ns. 
0 ns &lt; CLK to DATA output valid time &lt; 30 ns.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Trace spacing between port to port</td><td>0.375 mm</td></tr><tr><td>CPU buffer driver strength</td><td>[1] GPP_D (I2S0): 50 Ω.
[2] GPP_S (I2S1/ I2S2): 50 Ω, slew 11. </td></tr><tr><td>Signal name/ list</td><td>I2S[0:2]_SCLK, I2S[0:2]_SFRM, I2S[0:2]_TXD, I2S[0:2]_RXD.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Rx</td><td>7</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>DEVICE</td><td>Device</td><td>4</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M2</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R2</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>DEVICE</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="56F702FC-3AF2-4FE2-90DB-6654245D8DFA"><h2>Segment Lengths</h2><table><caption>I2S Host Mode: 1-Load (Device Down) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>368.3</td></tr><tr><td>M2</td><td>DSL, MS, SL</td><td>355.6</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>12.7</td></tr></table><p>Min Length Total (mm): 50.8</p><p>Min Length Total Note: Tx: BO + M1= 50.8 mm, Rx: BO + M2 + M3 = 50.8 mm.</p><p>Max Length Total (mm): 381</p></section><section id="D07BFD06-27DB-4063-833E-2981E547C8CD"><h2>I2S Host Mode: 1-Load (Add-In Card) Topology</h2><div><div>I2S Host Mode: 1-Load (Add-In Card) Topology Diagram</div><image src="assets/images/184F94EF-D1B4-45E2-AD36-C9B0F9284617.jpg" class="contentImage" /></div><div><div>I2S Signal Ganging with CNVi GPIO Topology Diagram</div><image src="assets/images/4FCC7101-CEB6-4B50-AE78-C2971DA81DF4.jpg" class="contentImage" /></div><table><caption>I2S Host Mode: 1-Load (Add-In Card) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>R1</td><td>15 Ω ± 5%.
Recommended to be placed 12.7 mm from CPU, but can be extended to 50.8 mm maximum if required. The length of breakout section (BO) is still 12.7 mm maximum.</td></tr><tr><td>R2</td><td>27 Ω ± 5%.
Recommended to be placed 12.7 mm from connector/ header.</td></tr><tr><td>R3 (applicable to I2S to discrete CNV module topology only)</td><td>1k Ω.
Used for ganging I2S signals with CNVi GPIO signals.
Required on the CNVi GPIO signals, to be placed &lt;2" from the ganging point. </td></tr><tr><td>Additional guidelines for I2S to discrete CNV module topology</td><td>[1] For I2S topology connecting to discrete connectivity module, there is a requirement to share/ gang I2S signals with CNVi GPIO signals (RF_RESET_B and CLKREQ) onto the same physical line:
     - I2S_SFRM with RF_RESET_B
     - I2S_TXD with CLKREQ
[2] A 1k Ω resistor (R3) is required on the CNVi GPIO signals, to be placed &lt;2" from the ganging point. 
[3] Location of the ganging is not restricted and can be implemented anywhere along the bus.
[4] Refer to "I2S signal ganging with CNVi GPIO" diagram for guidance on the implementation. Note that the I2S series resistors (R1 and R2) are still needed and considered in a separate topology diagram.</td></tr><tr><td>Max frequency</td><td>12.288 MHz</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Device AC timing characteristics </td><td>Data input setup time &lt; 10 ns. 
Data input hold time &lt; 10 ns. 
0 ns &lt; CLK to DATA output valid time &lt; 30 ns.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Trace spacing between port to port</td><td>0.375 mm</td></tr><tr><td>CPU buffer driver strength</td><td>[1] GPP_D (I2S0): 50 Ω.
[2] GPP_S (I2S1/ I2S2): 50 Ω, slew 11. </td></tr><tr><td>Signal name/ list</td><td>I2S[0:2]_SCLK, I2S[0:2]_SFRM, I2S[0:2]_TXD, I2S[0:2]_RXD.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Rx</td><td>7</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Connector</td><td>Device</td><td>4</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M2</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R2</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Connector</td><td>Device</td><td>5</td><td>-1</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>6</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>Connector</td><td>Device</td><td>3</td><td>-1</td></tr><tr><td>M5</td><td>Trace</td><td>6</td><td>5</td></tr><tr><td>R3</td><td>Resistor</td><td>5</td><td>2</td></tr></table></section><section id="0B5320E8-2624-44BF-A451-A6A4376641BA"><h2>Segment Lengths</h2><table><caption>I2S Host Mode: 1-Load (Add-In Card) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>355.6</td><td /></tr><tr><td>M2</td><td>DSL, MS, SL</td><td>330.2</td><td /></tr><tr><td>M3</td><td>DSL, MS, SL</td><td>25.4</td><td /></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M5</td><td>MS, DSL, SL</td><td /><td>Denotes length of the ganging CNVI GPIO signal for I2S discrete connectivity topology. There is no max length restriction for this segment.</td></tr></table><p>Min Length Total (mm): 50.8</p><p>Min Length Total Note: Tx: BO + M1= 50.8 mm, Rx: BO + M2 + M3 = 50.8 mm.</p><p>Max Length Total (mm): 381</p></section><section id="DF1A3B38-8B22-4C54-A78C-37CDE6F3928A"><h2>I2S Host Mode: 1-Load (Cable and Add-In Card) Topology</h2><div><div>I2S Host Mode: 1-Load (Cable and Add-In Card) Topology Diagram</div><image src="assets/images/22FA095E-BE5C-42CA-951C-8E06FFC02FBA.jpg" class="contentImage" /></div><table><caption>I2S Host Mode: 1-Load (Cable and Add-In Card) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>R1</td><td>15 Ω ± 5%.
Recommended to be placed 12.7mm from CPU, but can be extended to 50.8mm maximum if required. The length of Breakout (BO) section is still 12.7mm.</td></tr><tr><td>R2</td><td>33 Ω ± 5%.
Recommended to be placed 12.7 mm from the connector/ header.</td></tr><tr><td>Max frequency</td><td>12.288 MHz</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Device AC timing characteristics </td><td>Data input setup time &lt; 10 ns. 
Data input hold time &lt; 10 ns. 
0 ns &lt; CLK to DATA output valid time &lt; 30 ns.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Trace spacing between port to port</td><td>0.375 mm</td></tr><tr><td>CPU buffer driver strength</td><td>[1] GPP_D (I2S0): 50 Ω.
[2] GPP_S (I2S1/ I2S2): 50 Ω, slew 11. </td></tr><tr><td>Signal name/ list</td><td>I2S[0:2]_SCLK, I2S[0:2]_SFRM, I2S[0:2]_TXD, I2S[0:2]_RXD.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Rx</td><td>7</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>CONNECTOR</td><td>Device</td><td>4</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>CONNECTOR</td><td>Device</td><td>3</td><td>-1</td></tr></table></section><section id="5A180F6C-2053-4FB8-9B6C-160D5BC97883"><h2>Segment Lengths</h2><table><caption>I2S Host Mode: 1-Load (Cable and Add-In Card) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>342.9</td></tr><tr><td>M2</td><td>DSL, MS, SL</td><td>25.4</td></tr><tr><td>M3</td><td>DSL, MS, SL</td><td>12.7</td></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M_Cable</td><td>Cable</td><td>152.4</td></tr></table><p>Min Length Total (mm): 50.8</p><p>Min Length Total Note: Tx: BO + M1 + M_Cable + M2 = 50.8 mm, Rx: BO + M1 + M_Cable + M3 + M4 = 50.8 mm.</p><p>Max Length Total (mm): 533.4</p></section><section id="A9F958F2-ACAB-46DD-9DC3-9B3A34A937A7"><h2>I2S Device Mode: 1-Load (Device Down) Topology</h2><div><div>I2S Device Mode: 1-Load (Device Down) Topology Diagram</div><image src="assets/images/CC0AFB95-8B19-4A42-8A66-970921CBB70D.jpg" class="contentImage" /></div><table><caption>I2S Device Mode: 1-Load (Device Down) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>R1</td><td>0 Ω placeholder.
Recommended to be placed 12.7 mm from CPU, but can be extended to 50.8 mm maximum if required. The length of breakout section (BO) is still 12.7 mm maximum.</td></tr><tr><td>R2</td><td>51 Ω ± 5%.
Recommended to be placed 12.7 mm from device.</td></tr><tr><td>Max frequency</td><td>12.288 MHz</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Device AC timing characteristics </td><td>Data input setup time &lt; 10 ns. 
Data input hold time &lt; 10 ns.
0 ns &lt; CLK to DATA output valid time &lt; 30 ns.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Trace spacing between port to port</td><td>0.375 mm</td></tr><tr><td>CPU buffer driver strength</td><td>[1] GPP_D (I2S0): 50 Ω.
[2] GPP_S (I2S1/ I2S2): 50 Ω, slew 11. </td></tr><tr><td>Signal name/ list</td><td>I2S[0:2]_SCLK, I2S[0:2]_SFRM, I2S[0:2]_TXD, I2S[0:2]_RXD.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Rx</td><td>7</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>DEVICE</td><td>Device</td><td>4</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M2</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R2</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>DEVICE</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="CF346411-8B8F-4541-8615-FAF3DB82FA92"><h2>Segment Lengths</h2><table><caption>I2S Device Mode: 1-Load (Device Down) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>215.9</td></tr><tr><td>M2</td><td>DSL, MS, SL</td><td>203.2</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>12.7</td></tr></table><p>Min Length Total (mm): 50.8</p><p>Min Length Total Note: Tx: BO + M1 = 50.8 mm, Rx: BO + M2 + M3 = 50.8 mm.</p><p>Max Length Total (mm): 228.6</p></section><section id="5AD026DD-CA47-450A-BCEA-FEAA55D02A98"><h2>I2S Device Mode: 1-Load (Add-In Card) Topology</h2><div><div>I2S Device Mode: 1-Load (Add-In Card) Topology Diagram</div><image src="assets/images/7BC35464-F81E-45AC-A5B9-C569F0ADCCE7.jpg" class="contentImage" /></div><table><caption>I2S Device Mode: 1-Load (Add-In Card) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>R1</td><td>0 Ω placeholder.
Recommended to be placed 12.7 mm from CPU, but can be extended to 50.8 mm maximum if required. The length of breakout section (BO) is still 12.7 mm maximum.</td></tr><tr><td>R2</td><td>51 Ω ± 5%.
Recommended to be placed 12.7 mm from connector/ header.</td></tr><tr><td>Max frequency</td><td>12.288 MHz</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Device AC timing characteristics </td><td>Data input setup time &lt; 10 ns. 
Data input hold time &lt; 10 ns.
0 ns &lt; CLK to DATA output valid time &lt; 30 ns.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Trace spacing between port to port</td><td>0.375 mm</td></tr><tr><td>CPU buffer driver strength</td><td>[1] GPP_D (I2S0): 50 Ω.
[2] GPP_S (I2S1/ I2S2): 50 Ω, slew 11. </td></tr><tr><td>Signal name/ list</td><td>I2S[0:2]_SCLK, I2S[0:2]_SFRM, I2S[0:2]_TXD, I2S[0:2]_RXD.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Rx</td><td>7</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>CONNECTOR</td><td>Device</td><td>4</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M2</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R2</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>CONNECTOR</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="F40C79DD-218E-4822-81F1-7CF409CFA9EA"><h2>Segment Lengths</h2><table><caption>I2S Device Mode: 1-Load (Add-In Card) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>190.5</td></tr><tr><td>M2</td><td>DSL, MS, SL</td><td>177.8</td></tr><tr><td>M3</td><td>DSL, MS, SL</td><td>12.7</td></tr><tr><td>M4</td><td>DSL, MS, SL</td><td>25.4</td></tr></table><p>Min Length Total (mm): 50.8</p><p>Min Length Total Note: Tx: BO + M1 = 50.8 mm, Rx: BO + M2 + M3 = 50.8 mm.</p><p>Max Length Total (mm): 228.6</p></section><section id="C7165DE4-CF5D-4A5A-845D-289009C69A3E"><h2>I2S MCLK: 1-Load (Add-In Card) Topology</h2><div><div>I2S MCLK: 1-Load (Add-In Card) Topology Diagram</div><image src="assets/images/9F7F167C-2646-4D9F-A1EB-6962A0AC575B.jpg" class="contentImage" /></div><table><caption>I2S MCLK: 1-Load (Add-In Card) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>R1</td><td>33 Ω ± 5%. 
Recommended to be placed 12.7 mm from CPU, but can be extended to 50.8 mm maximum if required. The length of breakout section (BO) is still 12.7 mm maximum.</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Trace spacing between CLK and other signals</td><td>0.375 mm</td></tr><tr><td>Signal name/ list</td><td>I2S_MCLK1_OUT</td></tr><tr><td>CPU buffer driver strength</td><td>50 Ω.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>7</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>CONNECTOR</td><td>Device</td><td>4</td><td>-1</td></tr></table></section><section id="CE361149-75E5-4396-B2A8-08AE43893B80"><h2>Segment Lengths</h2><table><caption>I2S MCLK: 1-Load (Add-In Card) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>DSL, MS, SL</td><td /><td>M1 + M2 &lt; 368.3</td></tr><tr><td>M2</td><td>DSL, MS, SL</td><td /><td>M1 + M2 &lt; 368.3</td></tr></table><p>Min Length Total (mm): 38.1</p><p>Max Length Total (mm): 381</p></section><section id="D9EBF5F1-61F6-49B0-9490-46718B9E43F3"><h2>I3C</h2></section><section id="CDB35A0C-C599-4F56-88E8-2A6F96ABE7E7"><h2>I3C 1-Island (Device Down) Topology</h2><div><div>I3C 1-Island (Device Down) Topology Diagram</div><image src="assets/images/082562E7-934B-452C-B1B1-F85214BFFB26.jpg" class="contentImage" /></div><table><caption>I3C 1-Island (Device Down) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Mixed bus topology</td><td>This topology supports usages with a mix of I2C and I3C devices. For mixed I2C and I3C bus, routing should follow I3C PDG.</td></tr><tr><td>Reduced max length</td><td>Actual max length for I3C can go up to 1016 mm. Reduced max length is due to legacy I2C Fast Mode Plus (FM+) requirement.</td></tr><tr><td>Island terminology</td><td>'Island' refers to 1 to 3 devices connected and placed near to each other, where the max capacitance per island is 20 pF. For multiple devices within an island, the max stub length to each device is 25.4mm.</td></tr><tr><td>Max frequency</td><td>2 MHz</td></tr><tr><td>Rpu</td><td>1 kΩ.</td></tr><tr><td>R1</td><td>20 Ω.
Placed within 25.4 mm distance from CPU</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Length matching between SDA and SCL signals</td><td>25.4 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.250 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Max device buffer driver strength</td><td>90 Ω.</td></tr><tr><td>CPU buffer driver strength</td><td>40 Ω.</td></tr><tr><td>Signal name/ list</td><td>I3C[0:3]_SDA, I3C[0:3]_SCL, I3C[0:1]A_SDA, I3C[0:1]A_SCL, I3C3A_SDA, I3C3A_SCL, ISH_I3C[0:1]_SDA, ISH_I3C[0:1]_SCL, I3C1B_SDA, I3C1B_SCL.</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>4</td></tr><tr><td>Rpu</td><td>Resistor</td><td>4</td><td>5</td></tr><tr><td>1p8V</td><td>Rail</td><td>5</td><td>-1</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>6</td></tr><tr><td>Island</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="6AAA8C15-D7BF-4B4E-A351-396594318476"><h2>Segment Lengths For Mixed I3C/I2C Bus, Up To I2C Fast Mode </h2><table><caption>I3C 1-Island (Device Down) Topology Segment Lengths For Mixed I3C/I2C Bus, Up To I2C Fast Mode  Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>25.4</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>990.6</td></tr></table><p>Max Length Total (mm): 1016</p></section><section id="766B2995-B44F-4CFA-B598-6AA5C9D29A53"><h2>Segment Lengths For Mixed I3C/I2C Bus, Up To I2C Fast Mode Plus</h2><table><caption>I3C 1-Island (Device Down) Topology Segment Lengths For Mixed I3C/I2C Bus, Up To I2C Fast Mode Plus Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>25.4</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>533.4</td></tr></table><p>Max Length Total (mm): 558.8</p></section><section id="C9B95C22-93EC-4E93-91FC-C3DD47AF9082"><h2>I3C 1-Load 10MHz (Device Down) Topology</h2><div><div>I3C 1-Load 10MHz (Device Down) Topology Diagram</div><image src="assets/images/69E1E50E-15A5-4F26-BC0C-A974EE389D4B.png" class="contentImage" /></div><table><caption>I3C 1-Load 10MHz (Device Down) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>R1</td><td>[1] 33 Ω ± 5% for max total length &lt; 127 mm.
[2] 20 Ω ± 5% for max total length ≥ 127mm. 

Placed within 25.4 mm distance from CPU. </td></tr><tr><td>Rpu</td><td>1 kΩ.</td></tr><tr><td>Max frequency</td><td>10 MHz</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Length matching between SDA and SCL signals</td><td>25.4 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.250 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>CPU buffer driver strength</td><td>40 Ω. </td></tr><tr><td>Max device buffer driver strength</td><td>90 Ω</td></tr><tr><td>Signal name/ list</td><td>I3C[0:3]_SDA, I3C[0:3]_SCL, I3C[0:1]A_SDA, I3C[0:1]A_SCL, I3C3A_SDA, I3C3A_SCL, ISH_I3C[0:1]_SDA, ISH_I3C[0:1]_SCL, I3C1B_SDA, I3C1B_SCL.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>7</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>4</td></tr><tr><td>Rpu</td><td>Resistor</td><td>4</td><td>5</td></tr><tr><td>1p8V</td><td>Rail</td><td>5</td><td>-1</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>6</td></tr><tr><td>Device</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="EB0C6B10-C8FA-4253-9AFA-2DFAA2DBB3F9"><h2>Segment Lengths</h2><table><caption>I3C 1-Load 10MHz (Device Down) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>25.4</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>355.6</td></tr></table><p>Max Length Total (mm): 381</p></section><section id="227EC212-51BE-44F5-AC82-BF6F723FA37E"><h2>I3C 2-Island Daisy Chain (Device Down) Topology</h2><div><div>I3C 2-Island Daisy Chain (Device Down) Topology Diagram</div><image src="assets/images/76BDB254-EF41-4456-8A5B-51273D901481.jpg" class="contentImage" /></div><table><caption>I3C 2-Island Daisy Chain (Device Down) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Mixed bus topology</td><td>This topology supports usages with a mix of I2C and I3C devices. For mixed I2C and I3C bus, the routing needs to follow the I3C PDG.</td></tr><tr><td>Reduced max length</td><td>Actual max length for I3C can go up to 762 mm. Reduced max length is due to legacy I2C Fast Mode Plus (FM+) requirement.</td></tr><tr><td>Island terminology</td><td>‘Island’ refers to 1 to 3 devices connected and placed near to each other, where the max capacitance per island is 20 pF. For multiple devices within an island, the max stub length to each device is 25.4mm.</td></tr><tr><td>Max frequency</td><td>2 MHz</td></tr><tr><td>Rpu</td><td>1 kΩ.</td></tr><tr><td>R1</td><td>20 Ω. 
Placed within 25.4 mm distance to CPU.</td></tr><tr><td>R2</td><td>20 Ω. 
Placed within 25.4 mm distance to device.</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Length matching between SDA and SCL signals</td><td>25.4 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.250 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Max device buffer driver strength</td><td>90 Ω.</td></tr><tr><td>CPU buffer driver strength</td><td>40 Ω.</td></tr><tr><td>Signal name/ list</td><td>I3C[0:3]_SDA, I3C[0:3]_SCL, I3C[0:1]A_SDA, I3C[0:1]A_SCL, I3C3A_SDA, I3C3A_SCL, ISH_I3C[0:1]_SDA, ISH_I3C[0:1]_SCL, I3C1B_SDA, I3C1B_SCL.</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>2</td><td>3</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>2</td><td>4</td></tr><tr><td>Rpu</td><td /><td>Resistor</td><td>4</td><td>5</td></tr><tr><td>1p8V</td><td /><td>Rail</td><td>5</td><td>-1</td></tr><tr><td>M1</td><td /><td>Trace</td><td>3</td><td>6</td></tr><tr><td>M1</td><td /><td>Trace</td><td>3</td><td>7</td></tr><tr><td>R2</td><td>1</td><td>Resistor</td><td>6</td><td>8</td></tr><tr><td>BI</td><td>1</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>Island1</td><td /><td>Device</td><td>9</td><td>-1</td></tr><tr><td>M2</td><td /><td>Trace</td><td>7</td><td>10</td></tr><tr><td>R2</td><td>2</td><td>Resistor</td><td>10</td><td>11</td></tr><tr><td>BI</td><td>2</td><td>Trace</td><td>11</td><td>12</td></tr><tr><td>Island2</td><td /><td>Device</td><td>12</td><td>-1</td></tr></table></section><section id="D39CFF6A-1C84-4B2C-A915-22BC873F016F"><h2>Segment Lengths For Mixed I3C/I2C Bus, Up To I2C Fast Mode</h2><table><caption>I3C 2-Island Daisy Chain (Device Down) Topology Segment Lengths For Mixed I3C/I2C Bus, Up To I2C Fast Mode Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>25.4</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>381</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>381</td></tr><tr><td>BI</td><td>MS, DSL, SL</td><td>25.4</td></tr></table><p>Max Length Total (mm): 762</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 762 mm;​  2) Total topology length = 787.4 mm.</p></section><section id="B392E764-FF67-438C-968D-11F1A8624A27"><h2>Segment Lengths For Mixed I3C/I2C Bus, Up To I2C Fast Mode Plus</h2><table><caption>I3C 2-Island Daisy Chain (Device Down) Topology Segment Lengths For Mixed I3C/I2C Bus, Up To I2C Fast Mode Plus Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>25.4</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>254</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>254</td></tr><tr><td>BI</td><td>MS, DSL, SL</td><td>25.4</td></tr></table><p>Max Length Total (mm): 558.8</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 558.8 mm;​  2) Total topology length = 584.2 mm.</p></section><section id="B58FC92C-B1A4-43B0-BA89-2246B6307DA0"><h2>[Internal validation only] I3C 1-Load 10MHz (Cable and Add-In Card) Topology</h2><div><div>I3C 1-Load 10MHz (Cable and Add-In Card) Topology Diagram</div><image src="assets/images/9DAFDD2C-1FE8-4172-8172-918274C1E729.jpg" class="contentImage" /></div><table><caption>[Internal validation only] I3C 1-Load 10MHz (Cable and Add-In Card) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>R1</td><td>33 Ω. 
Placed within 25.4 mm distance from CPU.</td></tr><tr><td>Rpu</td><td>1 kΩ.</td></tr><tr><td>Max frequency</td><td>10 MHz</td></tr><tr><td>M_Cable electrical characteristic target</td><td>[1] 50 Ω ± 5 Ω. (including cable manufacturing tolerance).
[2] Max insertion loss: &gt; -0.75dB @ 200MHz.
[3] Max return loss: &lt; -13dB @ 200MHz.</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Length matching between SDA and SCL signals</td><td>25.4 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.250 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Max device buffer driver strength</td><td>90 Ω</td></tr><tr><td>Signal name/ list</td><td>I3C[0:3]_SDA, I3C[0:3]_SCL, I3C[0:1]A_SDA, I3C[0:1]A_SCL, I3C3A_SDA, I3C3A_SCL, ISH_I3C[0:1]_SDA, ISH_I3C[0:1]_SCL, I3C1B_SDA, I3C1B_SCL.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Rx, Tx</td><td>7</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>2</td><td>3</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>2</td><td>4</td></tr><tr><td>Rpu</td><td /><td>Resistor</td><td>4</td><td>5</td></tr><tr><td>1p8V</td><td /><td>Rail</td><td>5</td><td>-1</td></tr><tr><td>M1</td><td /><td>Trace</td><td>3</td><td>6</td></tr><tr><td>Cable Connector</td><td>1</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="8E62C35B-2D36-4A54-8B4B-2F541AB12417"><h2>Segment Lengths</h2><table><caption>[Internal validation only] I3C 1-Load 10MHz (Cable and Add-In Card) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>25.4</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>101.6</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>50.8</td></tr><tr><td>M_Cable</td><td>Cable</td><td>220</td></tr></table><p>Max Length Total (mm): 397.8</p></section><section id="B0CF09F0-1AEE-417D-84F3-5AF0AC8C79E9"><h2>LSX</h2></section><section id="CF05643D-9633-4A3A-A2CC-BA059F52E24E"><h2>LSX 1-Load to Retimer (Device Down) Topology</h2><div><div>LSX 1-Load to Retimer (Device Down) Topology Diagram</div><image src="assets/images/FCE3DC87-01DD-490B-BAF8-0FA0D8F59AEB.jpg" class="contentImage" /></div><table><caption>LSX 1-Load to Retimer (Device Down) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Trace spacing between DATA and DATA/ others signals</td><td>0.125 mm</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Signal name/ list</td><td>TBT_LSX[0:2]_TXD, TBT_LSX[0:2]_RXD.</td></tr><tr><td>CPU buffer driver strength</td><td>50 Ω. </td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>Retimer</td><td>Device</td><td>3</td><td>-1</td></tr></table></section><section id="F545DE4D-79E0-4B03-8CA7-1461091ECC7A"><h2>Segment Lengths</h2><table><caption>LSX 1-Load to Retimer (Device Down) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>25.4</td></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>622.3</td></tr></table><p>Max Length Total (mm): 647.7</p></section><section id="FF0E90B0-FBFE-4B36-AA32-ADAA2B8D9611"><h2>RTC</h2></section><section id="9DD482D3-599E-45C5-96AA-70D9CF82D3DA"><h2>RTC (Real Time Clock) Topology</h2><div><div>32.768 kHz RTC Crystal Topology Diagram</div><image src="assets/images/E21A99BA-1A32-41EB-AF63-0E910ED59978.jpg" class="contentImage" /></div><table><caption>RTC (Real Time Clock) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Length matching between RTC_X1 and RTC_X2</td><td>Total length mismatch: 1.27 mm</td></tr><tr><td>GND shielding</td><td>GND shielding to adjacent signals (especially high speed IO) is recommended.</td></tr><tr><td>Number of vias allowed</td><td>Max 2 vias - recommended to minimize number of vias.</td></tr><tr><td>Reference plane</td><td>Continuous GND only; do not reference to power planes. 
If routed as stripline or dual stripline, both top and bottom reference/ adjacent planes MUST be solid continuous ground.</td></tr><tr><td>External capacitor values</td><td>External capacitors C1 and C2 must be matched (C1 = C2).
Capacitor values should be tuned according to load capacitance of RTC Crystal.
If the crystal load capacitance reduces ( per data sheet information), C1/C2 value should be reduced as well.
For example if load capacitance is close to 10pF, more optimized C1/C2 value would be closer to 10 pF (instead of 14 pF). 
Due to vendor variation in crystal characteristics, layout variation and PCB trace, calculation is recommended to determine C1/C2 Values.</td></tr><tr><td>Main route (MR)</td><td>Main route (MR) is recommended to be limited to SL/ DSL to limit coupling and impact from EMI/ RFI sources.</td></tr></table></section><section id="8E0D5AC2-9C62-4AAA-96BF-67D99376B15B"><h2>Segment Lengths</h2><table><caption>RTC (Real Time Clock) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, SL</td><td>12.7</td></tr><tr><td>MR</td><td>SL</td><td /></tr></table><p>Max Length Total (mm): 20.3</p><p>Max Length Total Note: Max length of 20.3 mm is based on 0402 resistor and capacitor sizes assumption. Max length can be 25.4 mm if component sizes are reduced from 0402 to 0201.</p></section><section id="CAC8DB60-B615-402E-9FA3-595E6897D03D"><h2>SMLink</h2><table><caption>SMLink General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Note 1</td><td>Multiple options for pull-up/ pull-down and current assist strengths are provided for a particular total bus capacitance. Choose the optimal value for system based on design considerations like power, BOM and cost.</td></tr><tr><td>Note 2</td><td>Trace capacitance per inch is approximately CL = 85√єr / Zo pF, єr - dielectric constant of material, Zo - trace impedance.</td></tr><tr><td>Note 3</td><td>Bus capacitance calculation assumptions:
[1] Device capacitance = 5 pF to 10 pF per SMBus 2.0/ SMLink device.
[2] Motherboard board trace capacitance = 2 pF to 5 pF per inch of trace length.
[3] CPU pin capacitance = 8 pF to 10 pF.</td></tr></table></section><section id="C1AB3494-D7FC-4295-AD03-527BC6209D7A"><h2>SMLink Topology</h2><table><caption>SMLink Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Stackup layer (microstrip/ stripline/ dual stripline)</td><td>MS/ SL/ DSL.</td></tr><tr><td>Characteristic impedance</td><td>30 Ω to 70 Ω.</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Trace spacing between CLK and other signals </td><td>[1] 0.375 mm: Frequency of other signals &gt; 1 GHz.
[2] 0.250 mm: Frequency of other signals &gt; 100 MHz.
[3] 0.125 mm: Frequency of other signals ≤ 100 MHz.</td></tr><tr><td>Trace spacing between DATA and other signals</td><td>0.125 mm </td></tr><tr><td>Trace segment length</td><td>Refer to bus capacitance table.</td></tr><tr><td>Total trace length (DATA, CLK)</td><td>Individual trace lengths should meet total bus capacitance (Cb) requirements for the mode of operation. Refer to the pull-up/ pull-down tables for the supported bus capacitance.</td></tr><tr><td>Length matching between DATA and CLK signals</td><td>25.4 mm</td></tr><tr><td>Pull-up resistor placement</td><td>No restriction.</td></tr><tr><td>Pull-up resistor value tolerance</td><td>± 5%</td></tr><tr><td>Max stub length to pull-up resistor</td><td>25.4 mm</td></tr><tr><td>Board trace characteristic assumptions for default pull-up recommendation</td><td>Board trace resistance per length = 20 Ω per meter.
Board trace capacitance per length = 208 pF per meter.</td></tr><tr><td>Extended length support</td><td>For extended length support, refer to "xxxxxx_NVL-Hx_I2C_SMLINK_LSIO_Flexi_PDG".

Potential enablers:
[1] Reduced trace resistance.
[2] Reduced trace capacitance.
[3] Optimized pull-up resistor placement.
</td></tr><tr><td>Signal name/ list</td><td>SML[0:1]CLK, SML[0:1]DATA, SML[0:1]ALERT#, SML0BCLK, SML0BDATA, SML0BALERT#, PSE_SMLCLK, PSE_SMLDATA, PSE_SMLALERT#, USBC-SMLCLK, USBC-SMLDATA.</td></tr></table></section><section id="6B574B67-9C43-4B42-8F28-3CEEF1E861C0"><h2>SMLink Fast Mode (400 kHz)</h2><p>Frequency: 400 kHz</p><table><caption>SMLink Fast Mode (400 kHz) Settings</caption><tr><th>Total Bus Capacitance (Cb)</th><th>External Pull-up Strength</th><th>Intel Silicon Pull-down Strength</th></tr><tr><td>Up to 50 pF</td><td>1.8 kΩ</td><td>100 Ω</td></tr><tr><td>Up to 100 pF</td><td>1.5 kΩ</td><td>100 Ω</td></tr><tr><td>75pF to 200 pF</td><td>560 Ω</td><td>100 Ω</td></tr><tr><td>85 pF to 300 pF</td><td>430 Ω</td><td>50 Ω</td></tr></table></section><section id="BA4BA051-E7B1-4FD0-BB92-EA26ACC05AC2"><h2>SMLink Fast Mode Plus (1 MHz)</h2><p>Frequency: 1 MHz</p><table><caption>SMLink Fast Mode Plus (1 MHz) Settings</caption><tr><th>Total Bus Capacitance (Cb)</th><th>External Pull-up Strength</th><th>Intel Silicon Pull-down Strength</th></tr><tr><td>Up to 50 pF</td><td>820 Ω</td><td>100 Ω</td></tr><tr><td>Up to 100 pF</td><td>470 Ω</td><td>100 Ω</td></tr><tr><td>Up to 200 pF</td><td>270 Ω</td><td>50 Ω</td></tr></table></section><section id="5BF0CCFD-A34B-4D40-AA04-025602B13BDA"><h2>SMLink Standard Mode (100 kHz)</h2><p>Frequency: 100 kHz</p><table><caption>SMLink Standard Mode (100 kHz) Settings</caption><tr><th>Total Bus Capacitance (Cb)</th><th>External Pull-up Strength</th><th>Intel Silicon Pull-down Strength</th></tr><tr><td>Up to 50 pF</td><td>5.6 kΩ</td><td>100 Ω</td></tr><tr><td>Up to 100 pF</td><td>2.7 kΩ</td><td>100 Ω</td></tr><tr><td>Up to 200 pF</td><td>1.5 kΩ</td><td>100 Ω</td></tr><tr><td>Up to 300 pF</td><td>1 kΩ</td><td>100 Ω</td></tr><tr><td>Up to 400 pF</td><td>820 Ω</td><td>100 Ω</td></tr></table></section><section id="680017EE-419C-422C-9FEA-CFED48176996"><h2>SoundWire</h2><p>Description: SoundWire </p></section><section id="7D8DF67C-D5C3-4EE8-BF92-082463E1DD66"><h2>SoundWire Large System: 1-Load (Add-In Card) Topology</h2><div><div>SoundWire Large System: 1-Load (Add-In Card) Topology Diagram</div><image src="assets/images/5C23E54C-9CDC-4B1F-A930-E632DD355374.jpg" class="contentImage" /></div><table><caption>SoundWire Large System: 1-Load (Add-In Card) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>M_Cable characteristic impedance target</td><td>50 Ω ± 10%.</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).
</td></tr><tr><td>Max frequency</td><td>12.288 MHz</td></tr><tr><td>SoundWire ports supported</td><td>Single-lane: Port #0, Port #1, Port #2, Port #3.
Multi-lane: Port #2 (up to 3 data lane), Port #3 (up to 4 data lane).</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>5.08 mm</td></tr><tr><td>CPU TX &amp; RX timing register configuration</td><td>For total length &lt; 600 mm:
[1] CLDS  = 5 Clock Period
[2] DODS/DODSE/DODSE2 = 7 Clock Period
[3] DOAIS/DOAISE/DOAISE2 = 9 Clock Period

For total length ≥ 600 mm:  
[1] CLDS  = 6 Clock Period
[2] DODS/DODSE/DODSE2 = 7 Clock Period
[3] DOAIS/DOAISE/DOAISE2 = 9 Clock Period

Please refer to "Intel Smart Sound Technology ACPI Configuration" for further details on how to configure timing register. (BIOS Specification Doc#:  609917)</td></tr><tr><td>CPU buffer driver strength</td><td>50 Ω, slew 11.</td></tr><tr><td>Device buffer driver strength &amp; resistor combination</td><td>1) Device buffer driver strength of 20 Ω ± 30% 
2) Device series resistor of 56 Ω ± 5%

Refer to section on "Additional Guidelines - SoundWire* Interface Design Guidelines" for resistor placement to achieve the recommended device drive impedance target.</td></tr><tr><td>Signal name/ list</td><td>SNDW[0:3]_CLK, SNDW[0:3]_DATA.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Rx, Tx</td><td>4</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>CONN</td><td>Device</td><td>4</td><td>-1</td></tr></table></section><section id="DF053D7E-05CC-4C7E-9162-6C879427A059"><h2>Segment Lengths</h2><table><caption>SoundWire Large System: 1-Load (Add-In Card) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td>300</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>150</td></tr><tr><td>M_Cable</td><td>Cable</td><td>350</td></tr></table><p>Min Length Total (mm): 98.1</p><p>Max Length Total (mm): 812.7</p></section><section id="EF5906A9-A171-4951-884A-E2E47A949086"><h2>SoundWire Large System: 2-Load Star Topology</h2><div><div>SoundWire Large System: 2-Load Star (Device Down) Topology Diagram</div><image src="assets/images/4161068A-B602-4CE4-A53C-D35D766C8693.jpg" class="contentImage" /></div><div><div>SoundWire Large System: 2-Load Star (Add-In Card) Topology Diagram</div><image src="assets/images/AFC09A90-E81B-4FE9-8916-B8A2A5BE1366.jpg" class="contentImage" /></div><table><caption>SoundWire Large System: 2-Load Star Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>M_Cable characteristic impedance target</td><td>50 Ω ± 10%.</td></tr><tr><td>R1</td><td>0 Ω placeholder. 
To be placed 10 mm to 15 mm from the connector before the branch.</td></tr><tr><td>R2</td><td>0 Ω placeholder. 
To be placed 5 mm to 10 mm from the connector.</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).
</td></tr><tr><td>Length matching between branch for Device 1 &amp; 2 (Option 1: M_cable or Option 2: M4)</td><td>10 mm</td></tr><tr><td>Max frequency</td><td>9.6 MHz</td></tr><tr><td>SoundWire ports supported</td><td>Port #0, Port #1, Port #2, Port #3.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>5.08 mm</td></tr><tr><td>CPU buffer driver strength</td><td>50 Ω, slew 11.</td></tr><tr><td>CPU TX &amp; RX timing register configuration</td><td>For total length &lt; 850. 9 mm:
[1] CLDS  = 5 Clock Period
[2] DODS/DODSE/DODSE2 = 10 Clock Period
[3] DOAIS/DOAISE/DOAISE2 = 10 Clock Period

For total length ≥ 850.9 mm:
[1] CLDS  = 9 Clock Period
[2] DODS/DODSE/DODSE2 = 10 Clock Period
[3] DOAIS/DOAISE/DOAISE2 = 10 Clock Period

Please refer to "Intel Smart Sound Technology ACPI Configuration" for further details on how to configure timing register. (BIOS Specification Doc#:  609917)</td></tr><tr><td>Device buffer driver strength</td><td>1) Device buffer driver strength of 20 Ω ± 30% 
2) Device series resistor of 56 Ω ± 5%

Refer to section on "Additional Guidelines - SoundWire* Interface Design Guidelines" for resistor placement to achieve the recommended device drive impedance target.</td></tr><tr><td>Signal name/ list</td><td>SNDW[0:3]_CLK, SNDW[0:3]_DATA.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Rx, Tx</td><td>4</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>R2</td><td>1</td><td>Resistor</td><td>5</td><td>6</td></tr><tr><td>M3</td><td>1</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>CONN</td><td>1</td><td>Device</td><td>7</td><td>-1</td></tr><tr><td>M2</td><td>2</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>R2</td><td>2</td><td>Resistor</td><td>9</td><td>10</td></tr><tr><td>M3</td><td>2</td><td>Trace</td><td>10</td><td>11</td></tr><tr><td>CONN</td><td>2</td><td>Device</td><td>11</td><td>-1</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>3</td><td>8</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>R2</td><td>1</td><td>Resistor</td><td>5</td><td>6</td></tr><tr><td>M3</td><td>1</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>M4</td><td>1</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Device 1</td><td /><td>Device</td><td>8</td><td>-1</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>3</td><td>9</td></tr><tr><td>M2</td><td>2</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>R2</td><td>2</td><td>Resistor</td><td>10</td><td>11</td></tr><tr><td>M3</td><td>2</td><td>Trace</td><td>11</td><td>12</td></tr><tr><td>M4</td><td>2</td><td>Trace</td><td>12</td><td>13</td></tr><tr><td>Device 2</td><td /><td>Device</td><td>13</td><td>-1</td></tr></table></section><section id="3934867C-BBBE-462D-B522-7FB63B626104"><h2>Segment Lengths</h2><table><caption>SoundWire Large System: 2-Load Star Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>170</td></tr><tr><td>M2</td><td>MS</td><td>5</td></tr><tr><td>M3</td><td>MS</td><td>10</td></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>550</td></tr><tr><td>M_Cable</td><td>Cable</td><td>550</td></tr></table><p>Min Length Total (mm): 165.1</p><p>Max Length Total (mm): 747.7</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 747.7 mm;​  2) Total topology length = 1312.7 mm. </p></section><section id="D359EA33-37D4-4E70-B380-7DD75A8577E2"><h2>SoundWire Large System: 4-Load Star (Device Down) Topology</h2><div><div>SoundWire Large System: 4-Load Star (Device Down) Topology Diagram</div><image src="assets/images/81F20358-B46F-437E-895A-D3E3AED80053.jpg" class="contentImage" /></div><table><caption>SoundWire Large System: 4-Load Star (Device Down) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>R1</td><td>0 Ω placeholder. 
To be placed 10 mm to 15 mm from the first branch from CPU.</td></tr><tr><td>R2</td><td>0 Ω placeholder. 
To be placed 5 mm to 10 mm from the device.</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Length matching between branch (M3_1 &amp; M3_2)</td><td>10 mm</td></tr><tr><td>Max frequency</td><td>9.6 MHz</td></tr><tr><td>SoundWire ports supported</td><td>Port #0, Port #1, Port #2, Port #3.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>5.08 mm</td></tr><tr><td>CPU TX &amp; RX timing register configuration</td><td>For total length &lt; 571.5 mm:
[1] CLDS  = 5 Clock Period
[2] DODS/DODSE/DODSE2 = 10 Clock Period
[3] DOAIS/DOAISE/DOAISE2 = 10 Clock Period

For total length ≥ 571.5 mm:
[1] CLDS  = 9 Clock Period
[2] DODS/DODSE/DODSE2 = 10 Clock Period
[3] DOAIS/DOAISE/DOAISE2 = 10 Clock Period

Please refer to "Intel Smart Sound Technology ACPI Configuration" for further details on how to configure timing register. (BIOS Specification Doc#:  609917)</td></tr><tr><td>CPU buffer driver strength</td><td>50 Ω, slew 11.</td></tr><tr><td>Device buffer driver strength &amp; resistor combination</td><td>1) Device buffer driver strength of 20 Ω ± 30% 
2) Device series resistor of 91 Ω ± 5%

Refer to section on "Additional Guidelines - SoundWire* Interface Design Guidelines" for resistor placement to achieve the recommended device drive impedance target.</td></tr><tr><td>Signal name/ list</td><td>SNDW[0:3]_CLK, SNDW[0:3]_DATA.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>6</td></tr><tr><td>M3</td><td>1</td><td>Trace</td><td>5</td><td>7</td></tr><tr><td>M3</td><td>1</td><td>Trace</td><td>5</td><td>8</td></tr><tr><td>M4</td><td>1</td><td>Trace</td><td>7</td><td>9</td></tr><tr><td>R2</td><td>1</td><td>Resistor</td><td>9</td><td>10</td></tr><tr><td>M5</td><td>1</td><td>Trace</td><td>10</td><td>11</td></tr><tr><td>Device 1</td><td /><td>Device</td><td>11</td><td>-1</td></tr><tr><td>M4</td><td>2</td><td>Trace</td><td>8</td><td>12</td></tr><tr><td>R2</td><td>2</td><td>Resistor</td><td>12</td><td>13</td></tr><tr><td>M5</td><td>2</td><td>Trace</td><td>13</td><td>14</td></tr><tr><td>Device 2</td><td /><td>Device</td><td>14</td><td>-1</td></tr><tr><td>M3</td><td>2</td><td>Trace</td><td>6</td><td>15</td></tr><tr><td>M3</td><td>2</td><td>Trace</td><td>6</td><td>16</td></tr><tr><td>M4</td><td>3</td><td>Trace</td><td>15</td><td>17</td></tr><tr><td>R2</td><td>3</td><td>Resistor</td><td>17</td><td>18</td></tr><tr><td>M5</td><td>3</td><td>Trace</td><td>18</td><td>19</td></tr><tr><td>Device 3</td><td /><td>Device</td><td>19</td><td>-1</td></tr><tr><td>M4</td><td>4</td><td>Trace</td><td>16</td><td>20</td></tr><tr><td>R2</td><td>4</td><td>Resistor</td><td>20</td><td>21</td></tr><tr><td>M5</td><td>4</td><td>Trace</td><td>21</td><td>22</td></tr><tr><td>Device 4</td><td /><td>Device</td><td>22</td><td>-1</td></tr></table></section><section id="F31B58F9-A2F0-4DDA-9C0E-0CCFA74F3395"><h2>Segment Lengths</h2><table><caption>SoundWire Large System: 4-Load Star (Device Down) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>80</td></tr><tr><td>M2</td><td>DSL, MS, SL</td><td>10</td></tr><tr><td>M3</td><td>DSL, MS, SL</td><td>400</td></tr><tr><td>M4</td><td>DSL, MS, SL</td><td>20</td></tr><tr><td>M5</td><td>DSL, MS, SL</td><td>10</td></tr></table><p>Min Length Total (mm): 127</p><p>Max Length Total (mm): 532.7</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 532.7 mm;​  2) Total topology length = 1022.7 mm.</p></section><section id="C83E3A23-35B2-421A-A2BE-8AD92E06F6B0"><h2>SoundWire Large System: 2-Load Dumbbell Topology</h2><div><div>SoundWire Large System: 2-Load Dumbbell (Device Down) Topology Diagram</div><image src="assets/images/5E1E7212-73B7-443F-AB6F-33F15D0176EA.jpg" class="contentImage" /></div><div><div>SoundWire Large System: 2-Load Dumbbell (Add-In Card) Topology Diagram</div><image src="assets/images/CC182866-3F1C-4B9D-B62F-8C8BE3578A57.jpg" class="contentImage" /></div><table><caption>SoundWire Large System: 2-Load Dumbbell Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>M_Cable characteristic impedance target</td><td>50 Ω ± 10%.</td></tr><tr><td>R1</td><td>Device Down topology:
10 Ω ± 10%. To be placed on SNDW_CLK only, and 10 mm from the branching.

Add-In Card topology:
22 Ω ± 10%. To be placed on SNDW_CLK only, and 10 mm from the branching.</td></tr><tr><td>R2</td><td>Device Down topology:
10 Ω ± 10%. To be placed on SNDW_CLK only, and 10 mm from the branching.

Add-In Card topology:
22 Ω ± 10%. To be placed on SNDW_CLK only, and 10 mm from the branching.</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Max frequency</td><td>9.6 MHz</td></tr><tr><td>SoundWire ports supported</td><td>Port #0, Port #1, Port #2, Port #3.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>5.08 mm</td></tr><tr><td>CPU TX &amp; RX timing register configuration</td><td>For total length &lt; 1003.3 mm:
[1] CLDS  = 5 Clock Period
[2] DODS/DODSE/DODSE2 = 10 Clock Period
[3] DOAIS/DOAISE/DOAISE2 = 10 Clock Period

For total length ≥ 1003.3 mm:
[1] CLDS  = 9 Clock Period
[2] DODS/DODSE/DODSE2 = 10 Clock Period
[3] DOAIS/DOAISE/DOAISE2 = 10 Clock Period

Please refer to "Intel Smart Sound Technology ACPI Configuration" for further details on how to configure timing register. (BIOS Specification Doc#:  609917)</td></tr><tr><td>CPU buffer driver strength</td><td>50 Ω, slew 11.</td></tr><tr><td>Device buffer driver strength &amp; resistor combination</td><td>1) Device buffer driver strength of 20 Ω ± 30% 
2) Device series resistor of 68 Ω ± 5%

Refer to section on "Additional Guidelines - SoundWire* Interface Design Guidelines" for resistor placement to achieve the recommended device drive impedance target.</td></tr><tr><td>Signal name/ list</td><td>SNDW[0:3]_CLK, SNDW[0:3]_DATA.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2_2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>R2</td><td>Resistor</td><td>4</td><td>5</td></tr><tr><td>M4</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>CONN</td><td>Device</td><td>6</td><td>-1</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>7</td></tr><tr><td>M2_1</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>R1</td><td>Resistor</td><td>8</td><td>9</td></tr><tr><td>M6</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Device 1</td><td>Device</td><td>10</td><td>-1</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2_2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>R2</td><td /><td>Resistor</td><td>4</td><td>5</td></tr><tr><td>M4</td><td /><td>Trace</td><td>5</td><td>6</td></tr><tr><td>CONN</td><td>1</td><td>Device</td><td>6</td><td>-1</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>7</td></tr><tr><td>M2_1</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>8</td><td>9</td></tr><tr><td>M3</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>CONN</td><td>2</td><td>Device</td><td>10</td><td>-1</td></tr></table></section><section id="A1827C15-A1A6-48D8-884F-B34B1C94D67E"><h2>Segment Lengths</h2><table><caption>SoundWire Large System: 2-Load Dumbbell Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>187.3</td></tr><tr><td>M2_1</td><td>DSL, MS, SL</td><td>10</td></tr><tr><td>M2_2</td><td>DSL, MS, SL</td><td>10</td></tr><tr><td>M3</td><td>DSL, MS, SL</td><td>200</td></tr><tr><td>M4</td><td>DSL, MS, SL</td><td>40</td></tr><tr><td>M5</td><td>DSL, MS, SL</td><td>100</td></tr><tr><td>M6</td><td>DSL, MS, SL</td><td>300</td></tr><tr><td>M7</td><td>DSL, MS, SL</td><td>100</td></tr><tr><td>M_Cable1</td><td>Cable</td><td>500</td></tr></table><p>Min Length Total (mm): 152.4</p><p>Max Length Total (mm): 850</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 850 mm;​  2) Total topology length = 1160 mm. </p></section><section id="CD8DBB20-A12E-45D8-B55C-D1A4493F45BB"><h2>SoundWire Large System: 3 to 4-Load Dumbbell Topology</h2><div><div>SoundWire Large System: 3 to 4-Load Dumbbell Option 1 Topology Diagram</div><image src="assets/images/18A12B27-B4E2-416D-9DAC-26D39CCE6C59.jpg" class="contentImage" /></div><div><div>SoundWire Large System: 3 to 4-Load Dumbbell Option 2 Topology Diagram</div><image src="assets/images/FC9D2945-DAE7-4083-9C9D-0E9F004A7219.jpg" class="contentImage" /></div><div><div>SoundWire Large System: 3 to 4-Load Dumbbell Option 3 Topology Diagram</div><image src="assets/images/071D39B1-AC58-4C25-94E9-B77C356C9B90.jpg" class="contentImage" /></div><table><caption>SoundWire Large System: 3 to 4-Load Dumbbell Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>M_Cable_[1:2] characteristic impedance target</td><td>50 Ω ± 10%.</td></tr><tr><td>R1</td><td>15 Ω ± 10%. 
To be placed on SNDW_CLK only, and 10 mm from the branching.</td></tr><tr><td>R2</td><td>15 Ω ± 10%.
To be placed on SNDW_CLK only, and 10 mm from the branching.</td></tr><tr><td>Multiload support</td><td>This topology supports up to 4 devices. For 3-Load topology, only device 2/ 3/ 4 can be removed.</td></tr><tr><td>Length Extension</td><td>Total length for 3-Load topology can be extended up to 520 mm by increase segment length: 

[1] M4 + M_cable1 = 300 mm
[2] M5 = 300 mm</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Max frequency</td><td>9.6 MHz</td></tr><tr><td>SoundWire ports supported</td><td>Port #0, Port #1, Port #2, Port #3.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>5.08 mm</td></tr><tr><td>CPU TX &amp; RX timing register configuration</td><td>For total length &lt; 508 mm:
[1] CLDS  = 5 Clock Period
[2] DODS/DODSE/DODSE2 = 10 Clock Period
[3] DOAIS/DOAISE/DOAISE2 = 10 Clock Period

For total length ≥ 508 mm:
[1] CLDS  = 9 Clock Period
[2] DODS/DODSE/DODSE2 = 10 Clock Period
[3] DOAIS/DOAISE/DOAISE2 = 10 Clock Period

Please refer to "Intel Smart Sound Technology ACPI Configuration" for further details on how to configure timing register. (BIOS Specification Doc#:  609917)</td></tr><tr><td>CPU buffer driver strength</td><td>50 Ω, slew 11.</td></tr><tr><td>Device buffer driver strength &amp; resistor combination</td><td>1) Device buffer driver strength of 20 Ω ± 30% 
2) Device series resistor of 91 Ω ± 5%

Refer to section on "Additional Guidelines - SoundWire* Interface Design Guidelines" for resistor placement to achieve the recommended device drive impedance target.</td></tr><tr><td>Signal name/ list</td><td>SNDW[0:3]_CLK, SNDW[0:3]_DATA.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2_2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>R2</td><td /><td>Resistor</td><td>4</td><td>5</td></tr><tr><td>M4</td><td /><td>Trace</td><td>5</td><td>6</td></tr><tr><td>CONN</td><td>1</td><td>Device</td><td>6</td><td>-1</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>7</td></tr><tr><td>M2_1</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>8</td><td>9</td></tr><tr><td>M3</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>CONN</td><td>2</td><td>Device</td><td>10</td><td>-1</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2_2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>R2</td><td>Resistor</td><td>4</td><td>5</td></tr><tr><td>M4</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>CONN</td><td>Device</td><td>6</td><td>-1</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>7</td></tr><tr><td>M2_1</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>R1</td><td>Resistor</td><td>8</td><td>9</td></tr><tr><td>M10</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Device 1</td><td>Device</td><td>10</td><td>-1</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>4</td></tr><tr><td>M2_2</td><td>Trace</td><td>3</td><td>5</td></tr><tr><td>R2</td><td>Resistor</td><td>5</td><td>6</td></tr><tr><td>M5</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>M5</td><td>Trace</td><td>6</td><td>13</td></tr><tr><td>M6</td><td>Trace</td><td>13</td><td>14</td></tr><tr><td>Device 2</td><td>Device</td><td>14</td><td>-1</td></tr><tr><td>M7</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>M7</td><td>Trace</td><td>7</td><td>15</td></tr><tr><td>M8_2</td><td>Trace</td><td>15</td><td>16</td></tr><tr><td>Device 3</td><td>Trace</td><td>16</td><td>-1</td></tr><tr><td>M8_1</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>Device 4</td><td>Device</td><td>9</td><td>-1</td></tr><tr><td>M2_1</td><td>Trace</td><td>4</td><td>10</td></tr><tr><td>R1</td><td>Resistor</td><td>10</td><td>11</td></tr><tr><td>M3</td><td>Trace</td><td>11</td><td>12</td></tr><tr><td>CONN</td><td>Device</td><td>12</td><td>-1</td></tr></table></section><section id="85D854F9-EA19-4611-A0E0-EF911DDB2C27"><h2>Segment Lengths</h2><table><caption>SoundWire Large System: 3 to 4-Load Dumbbell Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>137.3</td></tr><tr><td>M2_1</td><td>MS, DSL, SL</td><td>10</td></tr><tr><td>M2_2</td><td>MS, DSL, SL</td><td>10</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>150</td></tr><tr><td>M5</td><td>MS, DSL, SL</td><td>200</td></tr><tr><td>M6</td><td>MS, DSL, SL</td><td>50</td></tr><tr><td>M7</td><td>MS, DSL, SL</td><td>30</td></tr><tr><td>M8_1</td><td>MS, DSL, SL</td><td>30</td></tr><tr><td>M8_2</td><td>MS, DSL, SL</td><td>30</td></tr><tr><td>M9</td><td>MS, DSL, SL</td><td>100</td></tr><tr><td>M10</td><td>MS, DSL, SL</td><td>250</td></tr><tr><td>M4 + M_Cable1</td><td>MS, DSL, SL, Cable</td><td>200</td></tr><tr><td>M_Cable2</td><td>Cable</td><td>50</td></tr><tr><td>M_Cable3</td><td>Cable</td><td>30</td></tr><tr><td>M_Cable4_1</td><td>Cable</td><td>30</td></tr><tr><td>M_Cable4_2</td><td>Cable</td><td>30</td></tr></table><p>Min Length Total (mm): 127</p><p>Max Length Total (mm): 420</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 420 mm;​  2) Total topology length = 760 mm.</p></section><section id="2830425A-DFDC-4549-B44F-4380213D9B53"><h2>SoundWire Large System: 1 to 4-Load Daisy Chain Topology</h2><div><div>SoundWire Large System: 1 to 4-Load Daisy Chain Topology Diagram</div><image src="assets/images/0F2F6FD5-4645-402D-AF0D-1B1FBB817FE4.png" class="contentImage" /></div><table><caption>SoundWire Large System: 1 to 4-Load Daisy Chain Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>M_Cable_[1:4] characteristic impedance target</td><td>50 Ω ± 10%.</td></tr><tr><td>R1</td><td>0 Ω placeholder. 
To be placed on SNDW_CLK only, and maximum 10 mm from the connector.</td></tr><tr><td>Multiload support</td><td>This topology supports up to 4 devices where device placements are interchangable.</td></tr><tr><td>M_Cable_1 maximum length</td><td>250 mm</td></tr><tr><td>Max allowable cable length between nearest device and furthest device from CPU</td><td>300 mm</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.

[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).

[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Max frequency</td><td>9.6 MHz</td></tr><tr><td>SoundWire ports supported</td><td>Port #0, Port #1, Port #2, Port #3.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>5.08 mm</td></tr><tr><td>CPU TX &amp; RX timing register configuration</td><td>[1] CLDS = 5 Clock Period
[2] DODS/DODSE/DODSE2 = 10 Clock Period
[3] DOAIS/DOAISE/DOAISE2 = 10 Clock Period

Please refer to "Intel Smart Sound Technology ACPI Configuration" for further details on how to configure timing register. (BIOS Specification Doc#:  609917)</td></tr><tr><td>CPU buffer driver strength</td><td>50 Ω, slew 01.</td></tr><tr><td>Device buffer driver strength &amp; resistor combination</td><td>1) Device buffer driver strength of 20 Ω ± 30% 
2) Device series resistor of 56 Ω ± 5%

Refer to section on "Additional Guidelines - SoundWire* Interface Design Guidelines" for resistor placement to achieve the recommended device drive impedance target.</td></tr><tr><td>Signal name/ list</td><td>SNDW[0:3]_CLK, SNDW[0:3]_DATA.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>CONN</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="836E018C-F459-4024-8141-28088B6EF3C1"><h2>Segment Lengths</h2><table><caption>SoundWire Large System: 1 to 4-Load Daisy Chain Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>170</td></tr><tr><td>M2</td><td>MS</td><td>10</td></tr><tr><td>M_Cable_1 + M_Cable_2 + M_Cable_3 + M_Cable_4</td><td>Cable</td><td>400</td></tr></table><p>Min Length Total (mm): 127</p><p>Max Length Total (mm): 592.7</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 592.7 mm;​  2) Total topology length = 592.7 mm. </p></section><section id="197B17F5-0D4C-49C2-BEF2-671C3C0A0DB7"><h2>SoundWire Large System: 3-Load Cable Stick (Add-In Card) Topology</h2><div><div>SoundWire Large System: 3-Load Cable Stick (Add-In Card) Topology Diagram</div><image src="assets/images/3F9F6F37-8046-436C-9058-BBEDDD8A5016.png" class="contentImage" /></div><table><caption>SoundWire Large System: 3-Load Cable Stick (Add-In Card) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>M_Cable characteristic impedance target</td><td>50 Ω ± 10%.</td></tr><tr><td>R1</td><td>0 Ω placeholder. 
To be placed on SNDW_CLK only, and maximum 10 mm from the connector.</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.

[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).

[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Max frequency</td><td>9.6 MHz</td></tr><tr><td>SoundWire ports supported</td><td>Port #0, Port #1, Port #2, Port #3.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>5.08 mm</td></tr><tr><td>CPU TX &amp; RX timing register configuration</td><td>For total length &lt; 850.9 mm:
[1] CLDS  = 5 Clock Period
[2] DODS/DODSE/DODSE2 = 10 Clock Period
[3] DOAIS/DOAISE/DOAISE2 = 10 Clock Period

For total length ≥ 850.9 mm:
[1] CLDS  = 9 Clock Period
[2] DODS/DODSE/DODSE2 = 10 Clock Period
[3] DOAIS/DOAISE/DOAISE2 = 10 Clock Period

Please refer to "Intel Smart Sound Technology ACPI Configuration" for further details on how to configure timing register. (BIOS Specification Doc#:  609917)</td></tr><tr><td>CPU buffer driver strength</td><td>50 Ω, slew 01.</td></tr><tr><td>Device buffer driver strength &amp; resistor combination</td><td>1) Device buffer driver strength of 20 Ω ± 30% 
2) Device series resistor of 56 Ω ± 5%

Refer to section on "Additional Guidelines - SoundWire* Interface Design Guidelines" for resistor placement to achieve the recommended device drive impedance target.</td></tr><tr><td>Signal name/ list</td><td>SNDW[0:3]_CLK, SNDW[0:3]_DATA.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>CONN</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="8F172119-D2B8-4B1E-8ECC-E8BAF592218B"><h2>Segment Lengths</h2><table><caption>SoundWire Large System: 3-Load Cable Stick (Add-In Card) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>170</td></tr><tr><td>M2</td><td>DSL, MS, SL</td><td>10</td></tr><tr><td>M3</td><td>DSL, MS, SL</td><td>200</td></tr><tr><td>M4</td><td>DSL, MS, SL</td><td>50</td></tr><tr><td>M5</td><td>DSL, MS, SL</td><td>30</td></tr><tr><td>M6</td><td>DSL, MS, SL</td><td>30</td></tr><tr><td>M7</td><td>DSL, MS, SL</td><td>30</td></tr><tr><td>M_Cable_1</td><td>Cable</td><td>500</td></tr></table><p>Min Length Total (mm): 127</p><p>Max Length Total (mm): 952.7</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 952.7 mm;​  2) Total topology length = 1032.7 mm.</p></section><section id="5AFB2208-7109-448F-AB2B-F899A2B2512A"><h2>SoundWire Small System: 1 to 4-Load Daisy Chain (Device Down) Topology</h2><div><div>SoundWire Small System: 1 to 4-Load Daisy Chain (Device Down) Topology Diagram</div><image src="assets/images/8938FC94-8FD6-4B5D-87D7-46CEEEB3C5E0.png" class="contentImage" /></div><table><caption>SoundWire Small System: 1 to 4-Load Daisy Chain (Device Down) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Multiload support</td><td>This topology supports up to 4 devices where device placements are interchangable.</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.

[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).

[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Max frequency</td><td>12.288 MHz</td></tr><tr><td>SoundWire ports supported</td><td>1 to 4-Load topology:
Single-lane: Port #0, Port #1, Port #2, Port #3.

1-Load topology:
Multi-lane: Port #2 (up to 3 data lane), Port #3 (up to 4 data lane).</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>5.08 mm</td></tr><tr><td>CPU TX &amp; RX timing register configuration</td><td>[1] CLDS = 5 Clock Period
[2] DODS/DODSE/DODSE2 = 10 Clock Period
[3] DOAIS/DOAISE/DOAISE2 = 10 Clock Period

Please refer to "Intel Smart Sound Technology ACPI Configuration" for further details on how to configure timing register. (BIOS Specification Doc#:  609917)</td></tr><tr><td>CPU buffer driver strength</td><td>50 Ω, slew 11.</td></tr><tr><td>Device buffer driver strength &amp; resistor combination</td><td>1) Device buffer driver strength of 20 Ω ± 30% 
2) Device series resistor of 56 Ω ± 5%

Refer to section on "Additional Guidelines - SoundWire* Interface Design Guidelines" for resistor placement to achieve the recommended device drive impedance target.</td></tr><tr><td>Signal name/ list</td><td>SNDW[0:3]_CLK, SNDW[0:3]_DATA.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td /><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M4</td><td /><td>Trace</td><td>5</td><td>6</td></tr><tr><td>BI</td><td>1</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>Device 1</td><td /><td>Device</td><td>7</td><td>-1</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>8</td></tr><tr><td>BI</td><td>4</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>Device 4</td><td /><td>Device</td><td>9</td><td>-1</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>10</td></tr><tr><td>BI</td><td>3</td><td>Trace</td><td>10</td><td>11</td></tr><tr><td>Device 3</td><td /><td>Device</td><td>11</td><td>-1</td></tr><tr><td>M3</td><td /><td>Trace</td><td>4</td><td>12</td></tr><tr><td>BI</td><td>2</td><td>Trace</td><td>12</td><td>13</td></tr><tr><td>Device 2</td><td /><td>Device</td><td>13</td><td>-1</td></tr></table></section><section id="CAEED3CA-7357-48D8-B9FD-137ED4D4F2A3"><h2>Segment Lengths</h2><table><caption>SoundWire Small System: 1 to 4-Load Daisy Chain (Device Down) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>40</td></tr><tr><td>M2</td><td>DSL, MS, SL</td><td>60</td></tr><tr><td>M3</td><td>DSL, MS, SL</td><td>130</td></tr><tr><td>M4</td><td>DSL, MS, SL</td><td>40</td></tr><tr><td>BI</td><td>DSL, MS, SL</td><td>10</td></tr></table><p>Min Length Total (mm): 62.7</p><p>Max Length Total (mm): 292.7</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 292.7 mm;​  2) Total topology length = 322.7 mm.</p></section><section id="B5263A50-1FC1-400C-92C9-961A26FF6F3B"><h2>[For Internal Validation] Additional Guidelines - SoundWire* Interface Design Guidelines</h2><p>Description: In the topology section the device buffer strength target recommendations are different depending on the Topology and its configuration. If devices used do not have buffer strengths that match the target recommendations and do not have the ability to adjust the buffer strengths through software you can adjust the impedance via an external resistor (R1) in series near the device, between the device and processor. To determine R1 the formula is: R1=Device Buffer Impedance Target - Actual Device Buffer Impedance.</p><div><div>[For Internal Validation] SoundWire* Device Drive Impedance Adjustment</div><image src="assets/images/4F1471D2-16AA-4A60-9CBD-2E1F73AE5B13.jpg" class="contentImage" /></div><table><caption>[For Internal Validation] Additional Guidelines - SoundWire* Interface Design Guidelines Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>M1</td><td>10 mm</td></tr><tr><td>R1</td><td>R1 = Device Drive Impedance Target - Device Buffer Strength.

For example: 
Device Drive Impedance Target = 80 Ω.
Device Buffer Strength = 45 Ω.
Then R1 = 80 Ω - 45 Ω = 35 Ω.</td></tr></table></section><section id="297E90BF-F1C2-4DAE-9A73-D12A56F67B7F"><h2>SPI0 Flash</h2></section><section id="CE7C98F0-9519-470F-B4E8-0C8DC6443E97"><h2>SPI0 Flash 50MHz 1 to 4-Load Branch (Device Down) MAF Topology</h2><div><div>SPI0 50MHz 1-Load MAF (Device Down) Topology Diagram</div><image src="assets/images/F858C055-2C35-46FC-B54F-42573CC97AD5.png" class="contentImage" /></div><div><div>SPI0 50MHz 2-Load Branch MAF (Device Down) with 2 Flash Topology Diagram</div><image src="assets/images/544FBEB7-D5DF-43D8-8EA1-A3AFE6A4EE70.png" class="contentImage" /></div><div><div>SPI0 50MHz 2-Load Branch MAF (Device Down) with Flash and TPM Topology Diagram</div><image src="assets/images/6ABA1479-EBA9-4A64-8759-83B5742F0F60.png" class="contentImage" /></div><div><div>SPI0 50MHz 3-Load Branch MAF (Device Down) Topology Diagram</div><image src="assets/images/537F994D-B6B9-4F75-91A3-25B70F7CFEB7.png" class="contentImage" /></div><div><div>SPI0 50MHz 4-Load Branch MAF (Device Down) Topology Diagram</div><image src="assets/images/D1BDABB7-DE57-43E5-B7C4-9B877FEE042D.png" class="contentImage" /></div><table><caption>SPI0 Flash 50MHz 1 to 4-Load Branch (Device Down) MAF Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr><tr><td>Max frequency</td><td>Flash 1 &amp; Flash 2: 50 MHz.
TPM: 33 MHz.</td></tr><tr><td>Flash Programmer</td><td>Require additional isolation circuitry to protect CPU from back-feed voltage when connect to flash programmer. </td></tr><tr><td>R1</td><td>24 Ω ± 5%.
To be placed within 5.08 mm from the branch on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>R2</td><td>51 Ω ± 5%.
To be placed within 5.08 mm from the branch on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>Length from CPU to flash 1 or flash 2</td><td>Length from CPU to flash 1 or flash 2: 
= BO + M1 + M2 + M3</td></tr><tr><td>Flash device electrical characteristics recommendation for 50MHz support: Option 1</td><td>[1] Driver strength spec: 50 Ω or stronger across worse case corners.
[2] 0.4 ns ≤ rise/ fall time measured at 30% to 70% ≤ 1.45 ns based on 30 pF test load. 
[3] Output capacitance, Cout ≤ 16 pF (including RPMC die).
[4] Input capacitance, Cin ≤ 12 pF (including RPMC die).
[5] Data input setup time ≤ 3 ns.
[6] Data input hold time ≤ 3 ns.
[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.
[8] CLK to DATA output valid time, max: 6.5 ns (50% to 50%), based on 30 pF test load.</td></tr><tr><td>Flash device electrical characteristics recommendation for 50MHz support: Option 2</td><td>[1] Driver strength spec: 40 Ω or stronger across worse case corners.
[2] 0.4 ns ≤ rise/ fall time measured at 30% to 70% ≤ 1.25 ns based on 30 pF test load. 
[3] Output capacitance, Cout ≤ 14 pF (including RPMC die).
[4] Input capacitance, Cin ≤ 12 pF (including RPMC die).
[5] Data input setup time ≤ 3 ns.
[6] Data input hold time ≤ 3 ns.
[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.
[8] CLK to DATA output valid time, max: 9 ns (50% to 50%), based on 30 pF test load.</td></tr><tr><td>Minimum length, total</td><td>Min length between CPU to the closest end device = 30.48 mm.</td></tr><tr><td>Stuffing resistor</td><td>If one of devices is unstuffed (rework), treat it as (n -1)-Load topology thus place stuffing resistor as close as possible to the branch to avoid long stub length.</td></tr><tr><td>Length matching between CLK and DATA/ CS# signals</td><td>12.7 mm </td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.250 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Signal name/ list</td><td>SPI0_CLK, SPI0_MOSI, SPI0_MISO, SPI0_IO2, SPI0_IO3, SPI0_CS[0:1]# (for flash), SPI0_CS2# (for TPM)</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>6</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>R1</td><td>Resistor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Flash1</td><td>Device</td><td>6</td><td>-1</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>4</td></tr><tr><td>M1</td><td /><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M1</td><td /><td>Trace</td><td>4</td><td>9</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>R1</td><td>1</td><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>M3</td><td>1</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Flash 1</td><td /><td>Device</td><td>8</td><td>-1</td></tr><tr><td>M2</td><td>2</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>R1</td><td>2</td><td>Resistor</td><td>10</td><td>11</td></tr><tr><td>M3</td><td>2</td><td>Trace</td><td>11</td><td>12</td></tr><tr><td>Flash 2</td><td /><td>Device</td><td>12</td><td>-1</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>4</td></tr><tr><td>M1</td><td /><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M1</td><td /><td>Trace</td><td>4</td><td>13</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>M3</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Flash 1</td><td /><td>Device</td><td>8</td><td>-1</td></tr><tr><td>M2</td><td>2</td><td>Trace</td><td>13</td><td>14</td></tr><tr><td>R2</td><td /><td>Resistor</td><td>14</td><td>15</td></tr><tr><td>M4</td><td /><td>Trace</td><td>15</td><td>16</td></tr><tr><td>TPM</td><td /><td>Device</td><td>16</td><td>-1</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>4</td></tr><tr><td>M1</td><td /><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M1</td><td /><td>Trace</td><td>4</td><td>9</td></tr><tr><td>M1</td><td /><td>Trace</td><td>4</td><td>13</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>R1</td><td>1</td><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>M3</td><td>1</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Flash 1</td><td /><td>Device</td><td>8</td><td>-1</td></tr><tr><td>M2</td><td>2</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>R1</td><td>2</td><td>Resistor</td><td>10</td><td>11</td></tr><tr><td>M3</td><td>2</td><td>Trace</td><td>11</td><td>12</td></tr><tr><td>Flash 2</td><td /><td>Device</td><td>12</td><td>-1</td></tr><tr><td>M2</td><td>3</td><td>Trace</td><td>13</td><td>14</td></tr><tr><td>R2</td><td /><td>Resistor</td><td>14</td><td>15</td></tr><tr><td>M4</td><td /><td>Trace</td><td>15</td><td>16</td></tr><tr><td>TPM</td><td /><td>Device</td><td>16</td><td>-1</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>4</td></tr><tr><td>M1</td><td /><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M1</td><td /><td>Trace</td><td>4</td><td>9</td></tr><tr><td>M1</td><td /><td>Trace</td><td>4</td><td>13</td></tr><tr><td>M1</td><td /><td>Trace</td><td>4</td><td>17</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>R1</td><td>1</td><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>M3</td><td>1</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Flash 1</td><td /><td>Device</td><td>8</td><td>-1</td></tr><tr><td>M2</td><td>2</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>R1</td><td>2</td><td>Resistor</td><td>10</td><td>11</td></tr><tr><td>M3</td><td>2</td><td>Trace</td><td>11</td><td>12</td></tr><tr><td>Flash 2</td><td /><td>Device</td><td>12</td><td>-1</td></tr><tr><td>M2</td><td>3</td><td>Trace</td><td>13</td><td>14</td></tr><tr><td>R2</td><td>1</td><td>Resistor</td><td>14</td><td>15</td></tr><tr><td>M4</td><td /><td>Trace</td><td>15</td><td>16</td></tr><tr><td>TPM</td><td /><td>Device</td><td>16</td><td>-1</td></tr><tr><td>M2</td><td>4</td><td>Trace</td><td>17</td><td>18</td></tr><tr><td>R2</td><td>2</td><td>Resistor</td><td>18</td><td>19</td></tr><tr><td>M5</td><td /><td>Trace</td><td>19</td><td>20</td></tr><tr><td>FET/MUX</td><td /><td>Device</td><td>20</td><td>-1</td></tr></table></section><section id="7CF487C2-8EBD-4BE2-B0D0-5EC05877ADD6"><h2>Segment Lengths for Maximum 50MHz</h2><table><caption>SPI0 Flash 50MHz 1 to 4-Load Branch (Device Down) MAF Topology Segment Lengths for Maximum 50MHz Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>124.46</td><td /></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>5.08</td><td /></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>35.56</td><td /></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>50.8</td><td>This length only applicable for TPM branch</td></tr><tr><td>M5</td><td>MS, DSL, SL</td><td>38.1</td><td>This length only applicable for Debug Tool branch</td></tr></table><p>Max Length Total (mm): 177.8</p><p>Max Length Total Note: 1) Max length between CPU to Flash = 177.8 mm;​  2) Total topology length for: 2-load topology with flash and TPM =233.68 mm; 2-load topology with 2 flash = 218.44 mm; 3-load topology = 274.32 mm; 4-load topology = 317.5 mm</p></section><section id="774BEC22-963E-4506-96D8-715083E97638"><h2>SPI0 Flash 50MHz 2 to 5-Load Branch (Device Down) with G3 Flash Sharing Topology</h2><div><div>SPI0 Flash 50MHz 2-Load Branch (Device Down) with G3 Flash Sharing Topology Diagram</div><image src="assets/images/CFF1E20F-31EF-4333-A658-981686E94ECA.png" class="contentImage" /></div><div><div>SPI0 Flash 50MHz 3-Load Branch (Device Down) with G3 Flash Sharing of 2 Flash Topology Diagram</div><image src="assets/images/72A76D01-4F6B-4DC0-972D-D2E506ECF104.png" class="contentImage" /></div><div><div>SPI0 Flash 50MHz 3-Load Branch (Device Down) with G3 Flash Sharing of Flash and TPM Topology Diagram</div><image src="assets/images/9A9A1A47-4C17-4D03-AFFE-DD4E1E2C57AA.png" class="contentImage" /></div><div><div>SPI0 Flash 50MHz 4-Load Branch (Device Down) with G3 Flash Sharing Topology Diagram</div><image src="assets/images/F32E00C0-E693-41A7-B5C7-A26D6327E57E.png" class="contentImage" /></div><div><div>SPI0 Flash 50MHz 5 Load Branch (Device Down) with G3 Flash Sharing Topology Diagram</div><image src="assets/images/9B01DDEA-830E-4032-9E13-E703D0AAD136.png" class="contentImage" /></div><table><caption>SPI0 Flash 50MHz 2 to 5-Load Branch (Device Down) with G3 Flash Sharing Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr><tr><td>Max frequency</td><td>Flash 1 &amp; Flash 2: 50 MHz.
EC: 50 MHz.
TPM: 33 MHz.</td></tr><tr><td>R1</td><td>24 Ω ± 5%.
To be placed within 5.08 mm from the branch on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>R2</td><td>51 Ω ± 5%.
To be placed within 5.08 mm from the branch on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>Length from CPU to flash 1 or flash 2</td><td>Length from CPU to flash 1 or flash 2: 
= BO + M1 + M2 + M3 + M4</td></tr><tr><td>Minimum length, total</td><td>Min length between CPU to the closest end device = 30.48 mm.</td></tr><tr><td>Flash device electrical characteristics recommendation for 50MHz support: Option 1</td><td>[1] Driver strength spec: 50 Ω or stronger across worse case corners.
[2] 0.4 ns ≤ rise/ fall time measured at 30% to 70% ≤ 1.45 ns based on 30 pF test load. 
[3] Output capacitance, Cout ≤ 16 pF (including RPMC die).
[4] Input capacitance, Cin ≤ 12 pF (including RPMC die).
[5] Data input setup time ≤ 3 ns.
[6] Data input hold time ≤ 3 ns.
[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.
[8] CLK to DATA output valid time, max: 6.5 ns (50% to 50%), based on 30 pF test load.</td></tr><tr><td>Flash device electrical characteristics recommendation for 50MHz support: Option 2</td><td>[1] Driver strength spec: 40 Ω or stronger across worse case corners.
[2] 0.4 ns ≤ rise/ fall time measured at 30% to 70% ≤ 1.25 ns based on 30 pF test load. 
[3] Output capacitance, Cout ≤ 14 pF (including RPMC die).
[4] Input capacitance, Cin ≤ 12 pF (including RPMC die).
[5] Data input setup time ≤ 3 ns.
[6] Data input hold time ≤ 3 ns.
[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.
[8] CLK to DATA output valid time, max: 9 ns (50% to 50%), based on 30 pF test load.</td></tr><tr><td>Stuffing resistor</td><td>If one of devices is unstuffed (rework), treat it as (n - 1)-Load topology thus place stuffing resistor as close as possible to the branch to avoid long stub length.</td></tr><tr><td>FET component criteria</td><td>Ron &lt; 4.5 Ω.
Cin &lt; 6 pF.</td></tr><tr><td>Length matching between CLK and DATA/ CS# signals</td><td>12.7 mm </td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.250 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Signal name/ list</td><td>SPI0_CLK, SPI0_MOSI, SPI0_MISO, SPI0_IO2, SPI0_IO3, SPI0_CS[0:1]# (for flash), SPI0_CS2# (for TPM)</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>6</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>FET</td><td>1</td><td>Device</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>4</td><td>9</td></tr><tr><td>M3</td><td /><td>Trace</td><td>5</td><td>6</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>M4</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Flash 1</td><td /><td>Device</td><td>8</td><td>-1</td></tr><tr><td>M2</td><td>2</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>FET</td><td>2</td><td>Device</td><td>10</td><td>11</td></tr><tr><td>M7</td><td /><td>Trace</td><td>11</td><td>12</td></tr><tr><td>EC</td><td /><td>Device</td><td>12</td><td>-1</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>FET</td><td>1</td><td>Device</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>4</td><td>9</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>4</td><td>13</td></tr><tr><td>M3</td><td>1</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>R1</td><td>1</td><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>M4</td><td>1</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Flash 1</td><td /><td>Device</td><td>8</td><td>-1</td></tr><tr><td>M2</td><td>2</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>FET</td><td>2</td><td>Device</td><td>10</td><td>11</td></tr><tr><td>M7</td><td /><td>Trace</td><td>11</td><td>12</td></tr><tr><td>EC</td><td /><td>Device</td><td>12</td><td>-1</td></tr><tr><td>M3</td><td>2</td><td>Trace</td><td>13</td><td>14</td></tr><tr><td>R1</td><td>2</td><td>Resistor</td><td>14</td><td>15</td></tr><tr><td>M4</td><td>2</td><td>Trace</td><td>15</td><td>16</td></tr><tr><td>Flash 2</td><td /><td>Device</td><td>16</td><td>-1</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>FET</td><td>1</td><td>Device</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>4</td><td>9</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>4</td><td>13</td></tr><tr><td>M3</td><td>1</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>M4</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Flash 1</td><td /><td>Device</td><td>8</td><td>-1</td></tr><tr><td>M2</td><td>2</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>FET</td><td>2</td><td>Device</td><td>10</td><td>11</td></tr><tr><td>M7</td><td /><td>Trace</td><td>11</td><td>12</td></tr><tr><td>EC</td><td /><td>Device</td><td>12</td><td>-1</td></tr><tr><td>M3</td><td>2</td><td>Trace</td><td>13</td><td>14</td></tr><tr><td>R2</td><td /><td>Resistor</td><td>14</td><td>15</td></tr><tr><td>M5</td><td /><td>Trace</td><td>15</td><td>16</td></tr><tr><td>TPM</td><td /><td>Device</td><td>16</td><td>-1</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>FET</td><td>1</td><td>Device</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>4</td><td>9</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>4</td><td>13</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>4</td><td>17</td></tr><tr><td>M3</td><td>1</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>R1</td><td>1</td><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>M4</td><td>1</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Flash 1</td><td /><td>Device</td><td>8</td><td>-1</td></tr><tr><td>M2</td><td>2</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>FET</td><td>2</td><td>Device</td><td>10</td><td>11</td></tr><tr><td>M7</td><td /><td>Trace</td><td>11</td><td>12</td></tr><tr><td>EC</td><td /><td>Device</td><td>12</td><td>-1</td></tr><tr><td>M3</td><td>2</td><td>Trace</td><td>13</td><td>14</td></tr><tr><td>R1</td><td>2</td><td>Resistor</td><td>14</td><td>15</td></tr><tr><td>M4</td><td>2</td><td>Trace</td><td>15</td><td>16</td></tr><tr><td>Flash 2</td><td /><td>Device</td><td>16</td><td>-1</td></tr><tr><td>M3</td><td>3</td><td>Trace</td><td>17</td><td>18</td></tr><tr><td>R2</td><td /><td>Resistor</td><td>18</td><td>19</td></tr><tr><td>M5</td><td /><td>Trace</td><td>19</td><td>20</td></tr><tr><td>TPM</td><td /><td>Device</td><td>20</td><td>-1</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>FET</td><td>1</td><td>Device</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>4</td><td>9</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>4</td><td>13</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>4</td><td>17</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>4</td><td>21</td></tr><tr><td>M3</td><td>1</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>R1</td><td>1</td><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>M4</td><td>1</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Flash 1</td><td /><td>Device</td><td>8</td><td>-1</td></tr><tr><td>M2</td><td>2</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>FET</td><td>2</td><td>Device</td><td>10</td><td>11</td></tr><tr><td>M7</td><td /><td>Trace</td><td>11</td><td>12</td></tr><tr><td>EC</td><td /><td>Device</td><td>12</td><td>-1</td></tr><tr><td>M3</td><td>2</td><td>Trace</td><td>13</td><td>14</td></tr><tr><td>R1</td><td>2</td><td>Resistor</td><td>14</td><td>15</td></tr><tr><td>M4</td><td>2</td><td>Trace</td><td>15</td><td>16</td></tr><tr><td>Flash 2</td><td /><td>Device</td><td>16</td><td>-1</td></tr><tr><td>M3</td><td>3</td><td>Trace</td><td>17</td><td>18</td></tr><tr><td>R2</td><td /><td>Resistor</td><td>18</td><td>19</td></tr><tr><td>M5</td><td /><td>Trace</td><td>19</td><td>20</td></tr><tr><td>TPM</td><td /><td>Device</td><td>20</td><td>-1</td></tr><tr><td>M3</td><td>4</td><td>Trace</td><td>21</td><td>22</td></tr><tr><td>R1</td><td>3</td><td>Resistor</td><td>22</td><td>23</td></tr><tr><td>M6</td><td /><td>Trace</td><td>23</td><td>24</td></tr><tr><td>FET / MUX</td><td /><td>Device</td><td>24</td><td>-1</td></tr></table></section><section id="FA48D9FD-B147-4D91-89C4-92AF69989516"><h2>Segment Lengths for Maximum 50MHz</h2><table><caption>SPI0 Flash 50MHz 2 to 5-Load Branch (Device Down) with G3 Flash Sharing Topology Segment Lengths for Maximum 50MHz Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>119.38</td><td /></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>5.08</td><td /></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>5.08</td><td /></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>35.56</td><td /></tr><tr><td>M5</td><td>MS, DSL, SL</td><td>50.8</td><td>This length only applicable for TPM branch</td></tr><tr><td>M6</td><td>MS, DSL, SL</td><td>38.1</td><td>This length only applicable for Debug Tool branch</td></tr><tr><td>M7</td><td>MS, DSL, SL</td><td>127</td><td /></tr></table><p>Max Length Total (mm): 177.8</p><p>Max Length Total Note: 1) Max length between CPU to Flash = 177.8 mm;​  2) Total topology length for: 2-load topology = 309.88 mm; 3-load topology with flash and TPM = 365.76 mm; 3-load topology with 2 flash = 350.52 mm; 4-load topology = 406.4 mm; 5-load topology = 449.58 mm</p></section><section id="BCD93535-919B-4753-8B21-E4AE7DDCEBA0"><h2>SPI0 Flash 50MHz 2 to 3-Load Branch (Device Down) with G3 Wired-OR Topology</h2><div><div>SPI0 2-Load Branch (Device Down) with G3 Wired-OR Topology Diagram</div><image src="assets/images/FC9653A2-CA25-4273-8B3C-C91297637D15.png" class="contentImage" /></div><div><div>SPI0 3-Load Branch (Device Down) with G3 Wired-OR of Flash and TPM Topology Diagram</div><image src="assets/images/80D98C24-6E57-4E2F-B0FF-5F480FD17B4F.png" class="contentImage" /></div><div><div>SPI0 3-Load Branch (Device Down) with G3 Wired-OR of Flash Topology Diagram</div><image src="assets/images/0E376C9B-A237-4528-BE87-DB023793D66E.png" class="contentImage" /></div><table><caption>SPI0 Flash 50MHz 2 to 3-Load Branch (Device Down) with G3 Wired-OR Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr><tr><td>Max frequency</td><td>Flash 1 &amp; Flash 2: 50 MHz.
EC: 50MHz.
TPM: 33 MHz.</td></tr><tr><td>Flash Programmer</td><td>Require additional isolation circuitry to protect CPU from back-feed voltage when connect to flash programmer. </td></tr><tr><td>EC and CPU branch requirement</td><td>Delta between BO + M1 + M2 and M7 + M8 shall not exceed 25.4 mm.</td></tr><tr><td>Flash branch requirement, M3 + M4</td><td>SPI branches of segment M3 + M4 need length matching within 2.54mm.</td></tr><tr><td>R1</td><td>[1] DATA: 18 Ω ± 5%. 
To be placed within 15.24 mm from the branch on SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.

[2] CLK: 24 Ω ± 5%. 
To be placed within 15.24 mm from the branch on SPI0_CLK.</td></tr><tr><td>R2</td><td>18 Ω ± 5%.
To be placed within 12.7 mm from the branch on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>R3</td><td>51 Ω ± 5%.
To be placed within 12.7 mm from the branch on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>Minimum length, total</td><td>58.42 mm.
Min length between CPU to the closest end device = 58.42 mm.
</td></tr><tr><td>Flash device electrical characteristics recommendation for 50MHz support: Option 1</td><td>[1] Driver strength spec: 50 Ω or stronger across worse case corners.
[2] 0.4 ns ≤ rise/ fall time measured at 30% to 70% ≤ 1.45 ns based on 30 pF test load. 
[3] Output capacitance, Cout ≤ 16 pF (including RPMC die).
[4] Input capacitance, Cin ≤ 12 pF (including RPMC die).
[5] Data input setup time ≤ 3 ns.
[6] Data input hold time ≤ 3 ns.
[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.
[8] CLK to DATA output valid time, max: 6.5 ns (50% to 50%), based on 30 pF test load.</td></tr><tr><td>Flash device electrical characteristics recommendation for 50MHz support: Option 2</td><td>[1] Driver strength spec: 40 Ω or stronger across worse case corners.
[2] 0.4 ns ≤ rise/ fall time measured at 30% to 70% ≤ 1.25 ns based on 30 pF test load. 
[3] Output capacitance, Cout ≤ 14 pF (including RPMC die).
[4] Input capacitance, Cin ≤ 12 pF (including RPMC die).
[5] Data input setup time ≤ 3 ns.
[6] Data input hold time ≤ 3 ns.
[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.
[8] CLK to DATA output valid time, max: 9 ns (50% to 50%), based on 30 pF test load.</td></tr><tr><td>Length matching between CLK and DATA/ CS# signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.250 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Signal name/ list</td><td>SPI0_CLK, SPI0_MOSI, SPI0_MISO, SPI0_IO2, SPI0_IO3, SPI0_CS[0:1]# (for flash), SPI0_CS2# (for TPM).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>6</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>1</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>9</td></tr><tr><td>M3</td><td /><td>Trace</td><td>5</td><td>6</td></tr><tr><td>R1</td><td>2</td><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>M4</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Flash 1</td><td /><td>Device</td><td>8</td><td>-1</td></tr><tr><td>M7</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>R2</td><td /><td>Resistor</td><td>10</td><td>11</td></tr><tr><td>M8</td><td /><td>Trace</td><td>11</td><td>12</td></tr><tr><td>EC</td><td /><td>Device</td><td>12</td><td>-1</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>1</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>9</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>13</td></tr><tr><td>M3</td><td /><td>Trace</td><td>5</td><td>6</td></tr><tr><td>R1</td><td>2</td><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>M4</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Flash 1</td><td /><td>Device</td><td>8</td><td>-1</td></tr><tr><td>M7</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>R2</td><td /><td>Resistor</td><td>10</td><td>11</td></tr><tr><td>M8</td><td /><td>Trace</td><td>11</td><td>12</td></tr><tr><td>EC</td><td /><td>Device</td><td>12</td><td>-1</td></tr><tr><td>M5</td><td /><td>Trace</td><td>13</td><td>14</td></tr><tr><td>R3</td><td /><td>Resistor</td><td>14</td><td>15</td></tr><tr><td>M6</td><td /><td>Trace</td><td>15</td><td>16</td></tr><tr><td>TPM</td><td /><td>Device</td><td>16</td><td>-1</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>1</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>9</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>13</td></tr><tr><td>M3</td><td>1</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>R1</td><td>2</td><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>M4</td><td>1</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Flash 1</td><td /><td>Device</td><td>8</td><td>-1</td></tr><tr><td>M7</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>R2</td><td /><td>Resistor</td><td>10</td><td>11</td></tr><tr><td>M8</td><td /><td>Trace</td><td>11</td><td>12</td></tr><tr><td>EC</td><td /><td>Device</td><td>12</td><td>-1</td></tr><tr><td>M3</td><td>2</td><td>Trace</td><td>13</td><td>14</td></tr><tr><td>R1</td><td>3</td><td>Resistor</td><td>14</td><td>15</td></tr><tr><td>M4</td><td>2</td><td>Trace</td><td>15</td><td>16</td></tr><tr><td>Flash 2</td><td /><td>Device</td><td>16</td><td>-1</td></tr></table></section><section id="4829DEAA-E1C2-43A1-BE52-6D7CEE49A7FD"><h2>Segment Lengths for Maximum 50MHz</h2><table><caption>SPI0 Flash 50MHz 2 to 3-Load Branch (Device Down) with G3 Wired-OR Topology Segment Lengths for Maximum 50MHz Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>73.66</td><td /></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>15.24</td><td /></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>50.8</td><td /></tr><tr><td>M5</td><td>MS, DSL, SL</td><td>12.7</td><td>This length only applicable for TPM branch only</td></tr><tr><td>M6</td><td>MS, DSL, SL</td><td>76.2</td><td>This length only applicable for TPM branch only</td></tr><tr><td>M7</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M8</td><td>MS, DSL, SL</td><td>114.3</td><td /></tr></table><p>Min Length Total (mm): 58.42</p><p>Min Length Total Note: 1) Min length between CPU to the closest end device = 58.42 mm; 2) Min length on M3 and M7 shall not be &lt; 12.7 mm &amp; M2 &lt; 15.24 mm</p><p>Max Length Total (mm): 177.8</p><p>Max Length Total Note: 1) Max length between CPU to Flash for: 2-load topology = 177.8 mm; 3-load topology = 165.1 mm;​  2) Total topology length for: 2-load topology = 304.8 mm; 3-load with flash only topology = 355.6 mm; 3-load with flash and TPM topology = 381 mm.</p></section><section id="3AE6A9B7-C5D3-497C-9E3A-1C11499AE0C4"><h2>SPI0 Flash 50MHz 4-Load Branch (Device Down) with G3 Wired-OR Topology</h2><div><div>SPI0 4-Load Branch (Device Down) with G3 Wired-OR Topology Diagram</div><image src="assets/images/3BB3058A-FAA0-4A63-8920-C210BA2956C8.png" class="contentImage" /></div><table><caption>SPI0 Flash 50MHz 4-Load Branch (Device Down) with G3 Wired-OR Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr><tr><td>Max frequency</td><td>Flash 1 &amp; Flash 2: 50 MHz.
TPM &amp; EC: 33 MHz.</td></tr><tr><td>Flash Programmer</td><td>Require additional isolation circuitry to protect CPU from back-feed voltage when connect to flash programmer. </td></tr><tr><td>EC and CPU branch requirement</td><td>Delta between BO + M1 + M2 and M7 + M8 shall not exceed 12.7 mm.</td></tr><tr><td>Flash branch requirement, M3 + M4</td><td>SPI branches of segment M3 + M4 need length matching within 2.54mm.</td></tr><tr><td>R1</td><td>[1] DATA: 13 Ω ± 5%.
To be placed within 10.16 mm from the branch on SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.

[2] CLK: 24 Ω ± 5%.
To be placed within 10.16 mm from the branch on SPI0_CLK.</td></tr><tr><td>R2</td><td>13 Ω ± 5%.
To be placed within 12.7 mm from the branch on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>R3</td><td>68 Ω ± 5%. 
To be placed within 12.7 mm from the branch on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>Minimum length, total</td><td>45.72 mm.
Min length between CPU to the closest end device = 45.72 mm.
</td></tr><tr><td>Flash device electrical characteristics recommendation for 50MHz support: Option 1</td><td>[1] Driver strength spec: 50 Ω or stronger across worse case corners.
[2] 0.4 ns ≤ rise/ fall time measured at 30% to 70% ≤ 1.45 ns based on 30 pF test load. 
[3] Output capacitance, Cout ≤ 16 pF (including RPMC die).
[4] Input capacitance, Cin ≤ 12 pF (including RPMC die).
[5] Data input setup time ≤ 3 ns.
[6] Data input hold time ≤ 3 ns.
[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.
[8] CLK to DATA output valid time, max: 6.5 ns (50% to 50%), based on 30 pF test load.</td></tr><tr><td>Flash device electrical characteristics recommendation for 50MHz support: Option 2</td><td>[1] Driver strength spec: 40 Ω or stronger across worse case corners.
[2] 0.4 ns ≤ rise/ fall time measured at 30% to 70% ≤ 1.25 ns based on 30 pF test load. 
[3] Output capacitance, Cout ≤ 14 pF (including RPMC die).
[4] Input capacitance, Cin ≤ 12 pF (including RPMC die).
[5] Data input setup time ≤ 3 ns.
[6] Data input hold time ≤ 3 ns.
[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.
[8] CLK to DATA output valid time, max: 9 ns (50% to 50%), based on 30 pF test load.</td></tr><tr><td>Length matching between CLK and DATA/ CS# signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.250 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Signal name/ list</td><td>SPI0_CLK, SPI0_MOSI, SPI0_MISO, SPI0_IO2, SPI0_IO3, SPI0_CS[0:1]# (for flash), SPI0_CS2# (for TPM).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>6</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>9</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>13</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>17</td></tr><tr><td>M3</td><td>1</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>R2</td><td>1</td><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>M4</td><td>1</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Flash 1</td><td /><td>Device</td><td>8</td><td>-1</td></tr><tr><td>M7</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>R3</td><td>1</td><td>Resistor</td><td>10</td><td>11</td></tr><tr><td>M8</td><td /><td>Trace</td><td>11</td><td>12</td></tr><tr><td>EC</td><td /><td>Device</td><td>12</td><td>-1</td></tr><tr><td>M3</td><td>2</td><td>Trace</td><td>13</td><td>14</td></tr><tr><td>R2</td><td>2</td><td>Resistor</td><td>14</td><td>15</td></tr><tr><td>M4</td><td>2</td><td>Trace</td><td>15</td><td>16</td></tr><tr><td>Flash 2</td><td /><td>Device</td><td>16</td><td>-1</td></tr><tr><td>M5</td><td /><td>Trace</td><td>17</td><td>18</td></tr><tr><td>R3</td><td>2</td><td>Resistor</td><td>18</td><td>19</td></tr><tr><td>M6</td><td /><td>Trace</td><td>19</td><td>20</td></tr><tr><td>TPM</td><td /><td>Device</td><td>20</td><td>-1</td></tr></table></section><section id="4CE6766A-09BC-4FE7-9559-AE35B3133458"><h2>Segment Lengths for Maximum 50MHz</h2><table><caption>SPI0 Flash 50MHz 4-Load Branch (Device Down) with G3 Wired-OR Topology Segment Lengths for Maximum 50MHz Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>66.04</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>10.16</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>50.8</td></tr><tr><td>M5</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M6</td><td>MS, DSL, SL</td><td>50.8</td></tr><tr><td>M7</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M8</td><td>MS, DSL, SL</td><td>101.6</td></tr></table><p>Min Length Total (mm): 45.72</p><p>Min Length Total Note: 1) Min length between CPU to the closest end device = 45.72 mm; 2) Min length on M3 and M7 shall not be &lt; 12.7 mm &amp; M2 &lt; 10.16mm</p><p>Max Length Total (mm): 152.4</p><p>Max Length Total Note: 1) Max length between CPU to Flash = 152.4 mm;​  2) Total topology length = 393.7mm.</p></section><section id="C29001BC-3A71-453A-8945-5E978D3D486B"><h2>SPI0 Flash 76.8MHz and 100MHz 1 to 3-Load Branch (Device Down) MAF Topology</h2><div><div>SPI0 Flash 100MHz and 76.8MHz 1 Load (Device Down) MAF Topology Diagram</div><image src="assets/images/90CCBFB5-CF8D-4E7B-85AC-C63B5FE16459.jpg" class="contentImage" /></div><div><div>SPI0 Flash 100MHz and 76.8MHz 2 Load Branch (Device Down) MAF with Flash and TPM Topology Diagram</div><image src="assets/images/B3FB9740-B908-4ED9-9868-C0ADEBF6BA82.jpg" class="contentImage" /></div><div><div>SPI0 Flash 100MHz and 76.8MHz 3 Load Branch (Device Down) MAF Topology Diagram</div><image src="assets/images/74F16A5F-CD67-474D-95D0-FD743B1D11DF.png" class="contentImage" /></div><table><caption>SPI0 Flash 76.8MHz and 100MHz 1 to 3-Load Branch (Device Down) MAF Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr><tr><td>Max frequency</td><td>Flash 1: 100 MHz.
TPM and Debug Tool:  &lt; 14.3 MHz.</td></tr><tr><td>Flash Programmer</td><td>Require additional isolation circuitry to protect CPU from back-feed voltage when connect to flash programmer. </td></tr><tr><td>R1</td><td>[1] 22 Ω ± 5%.
To be placed within 12.7 mm from flash device on SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.
[2] 10 Ω ± 5%.
To be placed within 12.7 mm from flash device on SPI0_CLK.</td></tr><tr><td>R2</td><td>430 Ω ± 5%. 
To be placed within 2.54 mm from the branch on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>Length from CPU to Flash 1</td><td>Length from CPU to flash 1: 
= BO + M1 + M2 + M3 + M4</td></tr><tr><td>Minimum length, total</td><td>BO + M1 + M2 + M3 + M4 = 38.1 mm</td></tr><tr><td>Routing scheme</td><td>Interleave 1 CS with every 2 DATA lanes is recommended. 
Recommend to route DATA and CLK on same layer.</td></tr><tr><td>Flash device electrical characteristics recommendation for 100MHz and 76.8MHz support</td><td>[1] Driver strength spec: 50 Ω or stronger across worse case corners.
[2] 0.4 ns ≤ rise/ fall time measured at 30% to 70% ≤ 2 ns based on 30 pF test load. 
[3] Output capacitance, Cout ≤ 16 pF (including RPMC die).
[4] Input capacitance, Cin ≤ 12 pF (including RPMC die).
[5] Data input setup time ≤ 1.75 ns.
[6] Data input hold time ≤ 2 ns.
[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.
[8] CLK to DATA output valid time, max: 6 ns (50% to 50%), based on 30 pF test load.</td></tr><tr><td>Length matching between CLK and DATA/ CS# signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.250 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Signal name/ list</td><td>SPI0_CLK, SPI0_MOSI, SPI0_MISO, SPI0_IO2, SPI0_IO3, SPI0_CS0# (for flash), SPI0_CS2# (for TPM)</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>R1</td><td>Resistor</td><td>5</td><td>6</td></tr><tr><td>M4</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>Flash 1</td><td>Device</td><td>7</td><td>-1</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>8</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>R1</td><td>Resistor</td><td>5</td><td>6</td></tr><tr><td>M4</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>Flash 1</td><td>Device</td><td>7</td><td>-1</td></tr><tr><td>M5</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>R2</td><td>Resistor</td><td>9</td><td>10</td></tr><tr><td>M6</td><td>Trace</td><td>10</td><td>11</td></tr><tr><td>TPM</td><td>Device</td><td>11</td><td>-1</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>8</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>R1</td><td>Resistor</td><td>5</td><td>6</td></tr><tr><td>M4</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>Flash 1</td><td>Device</td><td>7</td><td>-1</td></tr><tr><td>M5</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>R2</td><td>Resistor</td><td>9</td><td>10</td></tr><tr><td>R2</td><td>Resistor</td><td>9</td><td>12</td></tr><tr><td>M6</td><td>Trace</td><td>10</td><td>11</td></tr><tr><td>TPM</td><td>Device</td><td>11</td><td>-1</td></tr><tr><td>M7</td><td>Trace</td><td>12</td><td>13</td></tr><tr><td>FET/MUX</td><td>Device</td><td>13</td><td>-1</td></tr></table></section><section id="06607229-80F4-4AB6-8A5A-7F4682B45828"><h2>Segment Lengths for Maximum 100MHz</h2><table><caption>SPI0 Flash 76.8MHz and 100MHz 1 to 3-Load Branch (Device Down) MAF Topology Segment Lengths for Maximum 100MHz Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS</td><td>12.7</td><td /></tr><tr><td>M1</td><td>MS</td><td>40.64</td><td>M1 can support up to 78.74 mm for 1-Load topology</td></tr><tr><td>M2</td><td>MS</td><td>10.16</td><td /></tr><tr><td>M3</td><td>MS</td><td>25.4</td><td /></tr><tr><td>M4</td><td>MS</td><td>12.7</td><td /></tr><tr><td>M5</td><td>MS</td><td>2.54</td><td>This length only applicable for TPM and Debug Tool branch</td></tr><tr><td>M6</td><td>MS</td><td>76.2</td><td>This length only applicable for Debug Tool branch</td></tr><tr><td>M7</td><td>MS</td><td>25.4</td><td>This length only applicable for Debug Tool branch</td></tr></table><p>Max Length Total (mm): 101.6</p><p>Max Length Total Note: 1) Max length between CPU to Flash for ; 1-load topology = 139.7 mm; 2 &amp; 3 load topology = 101.6mm​  2) Total topology length for: 1-load topology = 139.7 mm; 2-load topology = 180.34 mm; 3-load topology = 205.74 mm</p></section><section id="0315E07C-487D-4563-800F-4906CAE61E80"><h2>Segment Lengths for Maximum 76.8MHz</h2><table><caption>SPI0 Flash 76.8MHz and 100MHz 1 to 3-Load Branch (Device Down) MAF Topology Segment Lengths for Maximum 76.8MHz Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>40.64</td><td>M1 can support up to 66.04 mm for 1-Load topology</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>25.4</td><td /></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>35.56</td><td /></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M5</td><td>MS, DSL, SL</td><td>2.54</td><td>This length only applicable for TPM and Debug Tool branch</td></tr><tr><td>M6</td><td>MS, DSL, SL</td><td>76.2</td><td>This length only applicable for Debug Tool branch</td></tr><tr><td>M7</td><td>MS, DSL, SL</td><td>25.4</td><td>This length only applicable for TPM and Debug Tool branch</td></tr></table><p>Max Length Total (mm): 127</p><p>Max Length Total Note: 1) Max length between CPU to Flash for; 1load = 152.4 mm; 2 &amp; 3 load = 127 mm;​  2) Total topology length for: 1-load topology = 152.4 mm; 2-load topology = 205.74 mm; 3-load topology = 231.14 mm</p></section><section id="0D5A15E5-B893-4104-A860-99BF06CFBF1E"><h2>SPI0 Flash 76.8MHz and 100MHz 2 to 4-Load Branch (Device Down) with G3 Flash Sharing Topology</h2><div><div>SPI0 Flash 100MHz and 76.8MHz 2 Load Branch (Device Down) with G3 Flash Sharing Topology Diagram</div><image src="assets/images/19AD68F0-C825-4FA4-AD03-01DD767F848B.jpg" class="contentImage" /></div><div><div>SPI0 Flash 100MHz and 76.8MHz 3 Load Branch (Device Down) with G3 Flash Sharing of Flash and TPM Topology Diagram</div><image src="assets/images/07765EFC-A1AC-4D99-81E4-299E745D0B0F.jpg" class="contentImage" /></div><div><div>SPI0 Flash 100MHz and 76.8MHz 4 Load Branch (Device Down) with G3 Flash Sharing Topology Diagram</div><image src="assets/images/3CAB90A6-EFB6-4FC0-8795-360D20AB7A26.png" class="contentImage" /></div><table><caption>SPI0 Flash 76.8MHz and 100MHz 2 to 4-Load Branch (Device Down) with G3 Flash Sharing Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr><tr><td>Max frequency</td><td>Flash 1: 100 MHz.
TPM and Debug Tool:  &lt; 14.3 MHz.
EC: 50MHz.</td></tr><tr><td>R1</td><td>10 Ω ± 5%.
To be placed within 12.7 mm (100 MHz) &amp; 15.24 mm (76.8 MHz) from flash device on SPI0_CLK.
16 Ω ± 5%.
To be placed within 12.7 mm (100 MHz) &amp; 15.24 mm (76.8 MHz) from flash device on SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>R2</td><td>430 Ω ± 5%. 
To be placed within 2.54 mm from the branch on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>Length from CPU to Flash 1</td><td>Length from CPU to flash 1: 
= BO + M1 + M2 + M3 + M4</td></tr><tr><td>Minimum length, total</td><td>BO + M1 + M2 + M3 + M4 = 30.48mm</td></tr><tr><td>Routing scheme</td><td>Interleave 1 CS with every 2 DATA lanes is recommended. 
Recommend to route DATA and CLK on same layer.</td></tr><tr><td>Flash device electrical characteristics recommendation for 100MHz support</td><td>[1] Driver strength spec: 40 Ω or stronger across worse case corners.
[2] 0.4 ns ≤ rise/ fall time measured at 30% to 70% ≤ 2 ns based on 30 pF test load. 
[3] Output capacitance, Cout ≤ 16 pF (including RPMC die).
[4] Input capacitance, Cin ≤ 12 pF (including RPMC die).
[5] Data input setup time ≤ 1.75 ns.
[6] Data input hold time ≤ 2 ns.
[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.
[8] CLK to DATA output valid time, max: 6 ns (50% to 50%), based on 30 pF test load.</td></tr><tr><td>Flash device electrical characteristics recommendation for 76.8MHz support</td><td>[1] Driver strength spec: 50 Ω or stronger across worse case corners.
[2] 0.4 ns ≤ rise/ fall time measured at 30% to 70% ≤ 2 ns based on 30 pF test load. 
[3] Output capacitance, Cout ≤ 16 pF (including RPMC die).
[4] Input capacitance, Cin ≤ 12 pF (including RPMC die).
[5] Data input setup time ≤ 1.75 ns.
[6] Data input hold time ≤ 2 ns.
[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.
[8] CLK to DATA output valid time, max: 6 ns (50% to 50%), based on 30 pF test load.</td></tr><tr><td>FET component criteria</td><td>Ron &lt; 4.5 Ω.
Cin &lt; 6 pF.</td></tr><tr><td>Length matching between CLK and DATA/ CS# signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.250 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Signal name/ list</td><td>SPI0_CLK, SPI0_MOSI, SPI0_MISO, SPI0_IO2, SPI0_IO3, SPI0_CS0# (for flash), SPI0_CS2# (for TPM)</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>FET</td><td>1</td><td>Device</td><td>3</td><td>4</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>9</td></tr><tr><td>M3</td><td /><td>Trace</td><td>5</td><td>6</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>M4</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Flash 1</td><td /><td>Device</td><td>8</td><td>-1</td></tr><tr><td>M5</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>FET</td><td>2</td><td>Device</td><td>10</td><td>11</td></tr><tr><td>M6</td><td /><td>Trace</td><td>11</td><td>12</td></tr><tr><td>EC</td><td /><td>Device</td><td>12</td><td>-1</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>FET</td><td>1</td><td>Device</td><td>3</td><td>4</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>9</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>13</td></tr><tr><td>M3</td><td /><td>Trace</td><td>5</td><td>6</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>M4</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Flash 1</td><td /><td>Device</td><td>8</td><td>-1</td></tr><tr><td>M5</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>FET</td><td>2</td><td>Device</td><td>10</td><td>11</td></tr><tr><td>M6</td><td /><td>Trace</td><td>11</td><td>12</td></tr><tr><td>EC</td><td /><td>Device</td><td>12</td><td>-1</td></tr><tr><td>M7</td><td /><td>Trace</td><td>13</td><td>14</td></tr><tr><td>R2</td><td /><td>Resistor</td><td>14</td><td>15</td></tr><tr><td>M8</td><td /><td>Trace</td><td>15</td><td>16</td></tr><tr><td>TPM</td><td /><td>Device</td><td>16</td><td>-1</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>FET</td><td>1</td><td>Device</td><td>3</td><td>4</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>9</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>13</td></tr><tr><td>M3</td><td /><td>Trace</td><td>5</td><td>6</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>M4</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Flash 1</td><td /><td>Device</td><td>8</td><td>-1</td></tr><tr><td>M5</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>FET</td><td>2</td><td>Device</td><td>10</td><td>11</td></tr><tr><td>M6</td><td /><td>Trace</td><td>11</td><td>12</td></tr><tr><td>EC</td><td /><td>Device</td><td>12</td><td>-1</td></tr><tr><td>M7</td><td /><td>Trace</td><td>13</td><td>14</td></tr><tr><td>R2</td><td /><td>Resistor</td><td>14</td><td>15</td></tr><tr><td>R2</td><td /><td>Resistor</td><td>14</td><td>17</td></tr><tr><td>M8</td><td /><td>Trace</td><td>15</td><td>16</td></tr><tr><td>TPM</td><td /><td>Device</td><td>16</td><td>-1</td></tr><tr><td>M9</td><td /><td>Trace</td><td>17</td><td>18</td></tr><tr><td>FET / MUX</td><td /><td>Device</td><td>18</td><td>-1</td></tr></table></section><section id="0F6292C8-9AF9-4D72-9C21-358718DD4CBE"><h2>Segment Lengths for Maximum 100MHz</h2><table><caption>SPI0 Flash 76.8MHz and 100MHz 2 to 4-Load Branch (Device Down) with G3 Flash Sharing Topology Segment Lengths for Maximum 100MHz Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>30.48</td><td /></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>5.08</td><td /></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>25.4</td><td /></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M5</td><td>MS, DSL, SL</td><td>2.54</td><td /></tr><tr><td>M6</td><td>MS, DSL, SL</td><td>127</td><td /></tr><tr><td>M7</td><td>MS, DSL, SL</td><td>2.54</td><td>This length only applicable for TPM and Debug Tool branch</td></tr><tr><td>M8</td><td>MS, DSL, SL</td><td>76.2</td><td>This length only applicable for TPM and Debug Tool branch</td></tr><tr><td>M9</td><td>MS, DSL, SL</td><td>25.4</td><td>This length only applicable for Debug Tool branch</td></tr></table><p>Max Length Total (mm): 86.36</p><p>Max Length Total Note: 1) Max length between CPU to Flash = 86.36 mm;​  2) Total topology length for: 2-load topology = 215.9 mm; 3-load topology = 294.64 mm; 4-load topology = 320.04 mm</p></section><section id="2182AC1F-795A-4647-84DE-4EA81642B472"><h2>Segment Lengths for Maximum 76.8MHz</h2><table><caption>SPI0 Flash 76.8MHz and 100MHz 2 to 4-Load Branch (Device Down) with G3 Flash Sharing Topology Segment Lengths for Maximum 76.8MHz Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>55.88</td><td>M1 can support up to 68.58 mm for 2-Load topology</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>5.08</td><td /></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>15.24</td><td /></tr><tr><td>M5</td><td>MS, DSL, SL</td><td>2.54</td><td /></tr><tr><td>M6</td><td>MS, DSL, SL</td><td>127</td><td /></tr><tr><td>M7</td><td>MS, DSL, SL</td><td>2.54</td><td>This length only applicable for TPM and Debug Tool branch</td></tr><tr><td>M8</td><td>MS, DSL, SL</td><td>76.2</td><td>This length only applicable for TPM and Debug Tool branch</td></tr><tr><td>M9</td><td>MS, DSL, SL</td><td>25.4</td><td>This length only applicable for Debug Tool branch</td></tr></table><p>Max Length Total (mm): 101.6</p><p>Max Length Total Note: 1) Max length between CPU to Flash: 2 load topology = 114.30 mm; 3 &amp; 4 load topology = 101.60 mm;​  2) Total topology length for: 2-load topology = 243.84 mm; 3-load topology = 309.88 mm; 4-load topology = 335.28 mm</p></section><section id="0039ED0A-8377-4B57-90C2-2F3FA5AD0A52"><h2>SPI0 Flash 50MHz 2-Load Branch (PCH.IOE to Flash and TPM) MAF Topology</h2><div><div>SPI0 Flash 50 MHz 2 Load Branch (Device Down) MAF with Flash and TPM Topology Diagram</div><image src="assets/images/78E550FB-C83F-4A1A-AA6C-8A0A0D5EC91E.jpg" class="contentImage" /></div><table><caption>SPI0 Flash 50MHz 2-Load Branch (PCH.IOE to Flash and TPM) MAF Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr><tr><td>Max frequency</td><td>Flash 1: 50 MHz.
TPM: 33 MHz.</td></tr><tr><td>Flash Programmer</td><td>Require additional isolation circuitry to protect CPU from back-feed voltage when connect to flash programmer. </td></tr><tr><td>R1</td><td>27 Ω ± 5%.
To be placed within 5.08 mm from the branch on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>R2</td><td>51 Ω ± 5%.
To be placed within 5.08 mm from the branch on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>Length from CPU to flash 1 or flash 2</td><td>Length from CPU to flash 1: 
= BO + M1 + M2 + M3</td></tr><tr><td>Flash device electrical characteristics recommendation for 50MHz support: Option 1</td><td>[1] Driver strength spec: 40 Ω or stronger across worse case corners.
[2] 0.4 ns ≤ rise/ fall time measured at 30% to 70% ≤ 1.25 ns based on 30 pF test load. 
[3] Output capacitance, Cout ≤ 14 pF (including RPMC die).
[4] Input capacitance, Cin ≤ 12 pF (including RPMC die).
[5] Data input setup time ≤ 3 ns.
[6] Data input hold time ≤ 3 ns.
[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.
[8] CLK to DATA output valid time, max: 9 ns (50% to 50%), based on 30 pF test load.</td></tr><tr><td>Flash device electrical characteristics recommendation for 50MHz support: Option 2</td><td>[1] Driver strength spec: 50 Ω or stronger across worse case corners.
[2] 0.4 ns ≤ rise/ fall time measured at 30% to 70% ≤ 1.45 ns based on 30 pF test load. 
[3] Output capacitance, Cout ≤ 16 pF (including RPMC die).
[4] Input capacitance, Cin ≤ 12 pF (including RPMC die).
[5] Data input setup time ≤ 3 ns.
[6] Data input hold time ≤ 3 ns.
[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.
[8] CLK to DATA output valid time, max: 6.5 ns (50% to 50%), based on 30 pF test load.</td></tr><tr><td>Minimum length, total</td><td>BO + M1 + M2 + M3 = 38.1 mm.</td></tr><tr><td>Length matching between CLK and DATA/ CS# signals</td><td>12.7 mm </td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.250 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Signal name/ list</td><td>SPI0_CLK, SPI0_MOSI, SPI0_MISO, SPI0_IO2, SPI0_IO3, SPI0_CS0# (for flash), SPI0_CS2# (for TPM)</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>5</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>PCH</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>4</td></tr><tr><td>M1</td><td /><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M1</td><td /><td>Trace</td><td>4</td><td>13</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>M3</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Flash 1</td><td /><td>Device</td><td>8</td><td>-1</td></tr><tr><td>M2</td><td>2</td><td>Trace</td><td>13</td><td>14</td></tr><tr><td>R2</td><td /><td>Resistor</td><td>14</td><td>15</td></tr><tr><td>M4</td><td /><td>Trace</td><td>15</td><td>16</td></tr><tr><td>TPM</td><td /><td>Device</td><td>16</td><td>-1</td></tr></table></section><section id="576388F3-5857-4E27-AAE0-8581AC6540DA"><h2>Segment Lengths for Maximum 50MHz</h2><table><caption>SPI0 Flash 50MHz 2-Load Branch (PCH.IOE to Flash and TPM) MAF Topology Segment Lengths for Maximum 50MHz Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>124.46</td><td /></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>2.54</td><td /></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>38.1</td><td /></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>50.8</td><td>This length only applicable for TPM branch</td></tr></table><p>Min Length Total (mm): 38.1</p><p>Min Length Total Note: BO + M1 + M2 + M3 = 38.1 mm.</p><p>Max Length Total (mm): 177.8</p><p>Max Length Total Note: 1) Max length between CPU to Flash = 177.8 mm;​  2) Total topology length =231.14.</p></section><section id="35214580-10FE-40B0-9217-AEE9F7181C22"><h2>SPI0 Flash 66MHz and 100MHz 2-Load Branch (PCH.IOE to Flash and TPM) MAF Topology</h2><div><div>SPI0 Flash 66 MHz and 100 MHz 2 Load Branch (Device Down) MAF Topology Diagram</div><image src="assets/images/CE2F5D4E-DC8F-4EDA-B118-6E461CADA481.jpg" class="contentImage" /></div><table><caption>SPI0 Flash 66MHz and 100MHz 2-Load Branch (PCH.IOE to Flash and TPM) MAF Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr><tr><td>Max frequency</td><td>Flash 1: 100 MHz.
TPM and Debug Tool:  &lt; 14.3 MHz.</td></tr><tr><td>Flash Programmer</td><td>Require additional isolation circuitry to protect CPU from back-feed voltage when connect to flash programmer. </td></tr><tr><td>R1</td><td>[1] 20 Ω ± 5%.
To be placed within 12.7 mm from flash device on SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.
[2] 10 Ω ± 5%.
To be placed within 12.7 mm from flash device on SPI0_CLK.</td></tr><tr><td>R2</td><td>430 Ω ± 5%. 
To be placed within 5.08 mm from the branch on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>Length from CPU to Flash 1</td><td>Length from CPU to flash 1: 
= BO + M1 + M2 + M3</td></tr><tr><td>Routing scheme</td><td>Interleave 1 CS with every 2 DATA lanes is recommended. 
Recommend to route DATA and CLK on same layer.</td></tr><tr><td>Flash device electrical characteristics recommendation for 100 MHz and 66 MHz support</td><td>[1] Driver strength spec: 50 Ω or stronger across worse case corners.
[2] 0.4 ns ≤ rise/ fall time measured at 30% to 70% ≤ 2 ns based on 30 pF test load. 
[3] Output capacitance, Cout ≤ 16 pF (including RPMC die).
[4] Input capacitance, Cin ≤ 12 pF (including RPMC die).
[5] Data input setup time ≤ 1.75 ns.
[6] Data input hold time ≤ 2 ns.
[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.
[8] CLK to DATA output valid time, max: 6 ns (50% to 50%), based on 30 pF test load.</td></tr><tr><td>Length matching between CLK and DATA/ CS# signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.250 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Signal name/ list</td><td>SPI0_CLK, SPI0_MOSI, SPI0_MISO, SPI0_IO2, SPI0_IO3, SPI0_CS0# (for flash), SPI0_CS2# (for TPM)</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>5</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>PCH</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>4</td></tr><tr><td>M1</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M1</td><td>Trace</td><td>4</td><td>13</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>R1</td><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>M3</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Flash 1</td><td>Device</td><td>8</td><td>-1</td></tr><tr><td>M4</td><td>Trace</td><td>13</td><td>14</td></tr><tr><td>R2</td><td>Resistor</td><td>14</td><td>15</td></tr><tr><td>M5</td><td>Trace</td><td>15</td><td>16</td></tr><tr><td>TPM</td><td>Device</td><td>16</td><td>-1</td></tr></table></section><section id="FEE73A01-85E3-4A01-88BC-1533424A023F"><h2>Segment Lengths for Maximum 100MHz</h2><table><caption>SPI0 Flash 66MHz and 100MHz 2-Load Branch (PCH.IOE to Flash and TPM) MAF Topology Segment Lengths for Maximum 100MHz Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>50.8</td><td /></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>25.4</td><td /></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>2.54</td><td>This length only applicable for TPM branch</td></tr><tr><td>M5</td><td>MS, DSL, SL</td><td>76.2</td><td>This length only applicable for TPM branch</td></tr></table><p>Min Length Total (mm): 50.8</p><p>Min Length Total Note: BO + M1 + M2 + M3 = 50.8 mm.</p><p>Max Length Total (mm): 101.6</p><p>Max Length Total Note: 1) Max length between CPU to Flash = 101.6 mm;​  2) Total topology length = 180.34 mm.</p></section><section id="486CE450-B54A-4D44-AC62-0F6141C5BECB"><h2>Segment Lengths for Maximum 66MHz</h2><table><caption>SPI0 Flash 66MHz and 100MHz 2-Load Branch (PCH.IOE to Flash and TPM) MAF Topology Segment Lengths for Maximum 66MHz Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>88.9</td><td /></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>25.4</td><td /></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>2.54</td><td>This length only applicable for TPM branch</td></tr><tr><td>M5</td><td>MS, DSL, SL</td><td>76.2</td><td>This length only applicable for TPM branch</td></tr></table><p>Min Length Total (mm): 50.8</p><p>Min Length Total Note: BO + M1 + M2 + M3 = 50.8 mm.</p><p>Max Length Total (mm): 139.7</p><p>Max Length Total Note: 1) Max length between CPU to Flash = 139.7 mm;​  2) Total topology length = 218.44 mm.</p></section><section id="57993CE5-8FC3-4753-86F8-4B45D7AF6354"><h2>[For Internal Validation] SPI0 Flash 100MHz 4-Load Branch (Device Down) with G3 Isolation FET Topology</h2><div><div>SPI0 Flash 100MHz 4 Load Branch (Device Down) with G3 Isolation FET Flash Sharing Topology Diagram</div><image src="assets/images/13F328D4-745E-4A87-9F0F-BB2E0527293F.jpg" class="contentImage" /></div><table><caption>[For Internal Validation] SPI0 Flash 100MHz 4-Load Branch (Device Down) with G3 Isolation FET Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr><tr><td>Max frequency</td><td>Flash 1: 100 MHz.
TPM and Debug Tool:  &lt; 14.3 MHz.
EC: 50MHz.</td></tr><tr><td>R1</td><td>[1] 9.1 Ω ± 5%.
To be placed within 12.7 mm from flash device on SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.

[2] 0 Ω placeholder.
To be placed within 12.7 mm from flash device on SPI0_CLK.</td></tr><tr><td>R2</td><td>430 Ω ± 5%. 
To be placed within 2.54 mm from the branch on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>R3</td><td>Placeholder for PPV implementation. Unstuff by default.</td></tr><tr><td>R4</td><td>0 Ω. 
To be placed within 2.54 mm from the FET (for debug) on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>R5</td><td>0 Ω. 
To be placed within 2.54 mm from the branch on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>Length from CPU to Flash 1</td><td>Length from CPU to flash 1: 
= BO + M1 + M2 + M3 + M4</td></tr><tr><td>Minimum length, total</td><td>BO + M1 + M2 + M3 + M4 = 40.64mm</td></tr><tr><td>Routing scheme</td><td>Interleave 1 CS with every 2 DATA lanes is recommended. 
Recommend to route DATA and CLK on same layer.</td></tr><tr><td>Flash device electrical characteristics recommendation for 100MHz support</td><td>[1] Driver strength spec: 40 Ω or stronger across worse case corners.
[2] 0.4 ns ≤ rise/ fall time measured at 30% to 70% ≤ 1.7 ns based on 30 pF test load. 
[3] Output capacitance, Cout ≤ 16 pF (including RPMC die).
[4] Input capacitance, Cin ≤ 12 pF (including RPMC die).
[5] Data input setup time ≤ 1.75 ns.
[6] Data input hold time ≤ 2 ns.
[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.
[8] CLK to DATA output valid time, max: 6 ns (50% to 50%), based on 30 pF test load.</td></tr><tr><td>FET component criteria</td><td>Ron &lt; 4.5 Ω.
Cin &lt; 6 pF.</td></tr><tr><td>Length matching between CLK and DATA/ CS# signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.250 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Signal name/ list</td><td>SPI0_CLK, SPI0_MOSI, SPI0_MISO, SPI0_IO2, SPI0_IO3, SPI0_CS0# (for flash), SPI0_CS2# (for TPM)</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>FET</td><td>1</td><td>Device</td><td>3</td><td>4</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>9</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>13</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>17</td></tr><tr><td>M3</td><td /><td>Trace</td><td>5</td><td>6</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>M4</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Flash 1</td><td /><td>Device</td><td>8</td><td>-1</td></tr><tr><td>M5</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>FET</td><td>2</td><td>Device</td><td>10</td><td>11</td></tr><tr><td>FET</td><td>2</td><td>Device</td><td>10</td><td>28</td></tr><tr><td>M6</td><td /><td>Trace</td><td>11</td><td>12</td></tr><tr><td>EC</td><td /><td>Device</td><td>12</td><td>-1</td></tr><tr><td>M7</td><td /><td>Trace</td><td>13</td><td>14</td></tr><tr><td>R2</td><td /><td>Resistor</td><td>14</td><td>15</td></tr><tr><td>M8</td><td /><td>Trace</td><td>15</td><td>16</td></tr><tr><td>TPM</td><td /><td>Device</td><td>16</td><td>-1</td></tr><tr><td>M9</td><td /><td>Trace</td><td>17</td><td>18</td></tr><tr><td>R3</td><td /><td>Resistor</td><td>18</td><td>19</td></tr><tr><td>M10</td><td /><td>Trace</td><td>19</td><td>20</td></tr><tr><td>FET</td><td>3</td><td>Device</td><td>20</td><td>21</td></tr><tr><td>M14</td><td /><td>Trace</td><td>21</td><td>22</td></tr><tr><td>TTK3</td><td /><td>Device</td><td>22</td><td>-1</td></tr><tr><td>M11</td><td /><td>Trace</td><td>28</td><td>27</td></tr><tr><td>R5</td><td /><td>Resistor</td><td>27</td><td>26</td></tr><tr><td>M12</td><td /><td>Trace</td><td>26</td><td>25</td></tr><tr><td>R4</td><td /><td>Resistor</td><td>25</td><td>24</td></tr><tr><td>M13</td><td /><td>Trace</td><td>24</td><td>20</td></tr></table></section><section id="055FDED2-9FB5-4184-84F4-E0DBA58F3EAA"><h2>Segment Lengths for Maximum 100MHz</h2><table><caption>[For Internal Validation] SPI0 Flash 100MHz 4-Load Branch (Device Down) with G3 Isolation FET Topology Segment Lengths for Maximum 100MHz Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>MS, DSL</td><td>38.1</td><td /></tr><tr><td>M2</td><td>MS, DSL</td><td>7.62</td><td /></tr><tr><td>M3</td><td>MS, DSL</td><td>12.7</td><td /></tr><tr><td>M4</td><td>MS, DSL</td><td>12.7</td><td /></tr><tr><td>M5</td><td>MS, DSL</td><td>2.54</td><td /></tr><tr><td>M6</td><td>MS, DSL</td><td>127</td><td /></tr><tr><td>M7</td><td>MS, DSL</td><td>2.54</td><td /></tr><tr><td>M8</td><td>MS, DSL</td><td>76.2</td><td /></tr><tr><td>M9</td><td>MS, DSL</td><td>2.54</td><td /></tr><tr><td>M10+M14</td><td>MS, DSL</td><td>101.74</td><td>This segment applicable for PPV usage</td></tr><tr><td>M11</td><td>MS, DSL</td><td>2.54</td><td /></tr><tr><td>M12</td><td>MS, DSL</td><td>36.83</td><td>This segment applicable for TTK3 usage</td></tr><tr><td>M13</td><td>MS, DSL</td><td>2.54</td><td /></tr></table><p>Max Length Total (mm): 83.82</p><p>Max Length Total Note: 1) Max length between CPU to Flash = 83.82 mm;​  2) Total topology length = 438.29 mm</p></section><section id="BD6CC927-F136-4B03-AA56-3E8388427728"><h2>SUSCLK</h2></section><section id="80177982-0ABA-4388-A633-F2BB6A1331D5"><h2>SUSCLK 1-Load (Device Down) Topology</h2><div><div>SUSCLK 1-Load (Device Down) Topology Diagram</div><image src="assets/images/A7324BB5-4698-4B7E-A513-4626B01B1ED7.png" class="contentImage" /></div><table><caption>SUSCLK 1-Load (Device Down) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>R1</td><td>0 Ω placeholder is recommended, but not mandatory. If failing device overshoot/ undershoot, a 33 Ω resistor can be stuffed. If possible work with device vendor to determine necessity of R1.
Must be placed within 50.8 mm from CPU.</td></tr><tr><td>Signal name/ list</td><td>[1] CPU package ballout name: SUSCLK
[2] PCH package ballout name: RTCX1</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Tx</td><td>6</td><td>Total Channel</td><td>It is recommended to minimize number of vias.</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>SUSCLK Device/ PCH.IOE</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="9E55F748-5CE1-4DDF-9191-A4DC7303AF37"><h2>Segment Lengths</h2><table><caption>SUSCLK 1-Load (Device Down) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>38.1</td></tr><tr><td>M2</td><td>DSL, MS, SL</td><td>228.6</td></tr></table><p>Max Length Total (mm): 279.4</p></section><section id="F8457BEB-6133-4C0D-90D2-B25C9434AFCB"><h2>SUSCLK 1-Load (Add-In Card) Topology</h2><div><div>SUSCLK 1-Load (Add-In Card) Topology Diagram</div><image src="assets/images/04D952B7-0898-4A61-B6F2-43619C2F3F57.jpg" class="contentImage" /></div><table><caption>SUSCLK 1-Load (Add-In Card) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>R1</td><td>0 Ω placeholder is recommended, but not mandatory. If failing device overshoot/ undershoot, a 33 Ω resistor can be stuffed. If possible work with device vendor to determine necessity of R1.
Must be placed within 50.8 mm from CPU.</td></tr><tr><td>Signal name/ list</td><td>SUSCLK</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Tx</td><td>6</td><td>Total Channel</td><td>It is recommended to minimize number of vias.</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>AIC Connector</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="21CF4528-8253-48B0-A2D5-EE5150AC11D0"><h2>Segment Lengths</h2><table><caption>SUSCLK 1-Load (Add-In Card) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>38.1</td></tr><tr><td>M2</td><td>DSL, MS, SL</td><td>177.8</td></tr><tr><td>M3</td><td>DSL, MS, SL</td><td>50.8</td></tr></table><p>Max Length Total (mm): 279.4</p></section><section id="A9585467-003A-499B-B783-6A8F56C424F2"><h2>SUSCLK 2-Load (Device Down and Add-In Card) Topology</h2><div><div>SUSCLK 2-Load (Device Down and Add-In Card) Topology Diagram</div><image src="assets/images/293E68D0-3EAD-4072-9DE3-3B9FF848F552.png" class="contentImage" /></div><table><caption>SUSCLK 2-Load (Device Down and Add-In Card) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Branch length</td><td>Branch 1 = M2 +  M4 = 228.6 mm.
Branch 2 = M3 = 228.6 mm.</td></tr><tr><td>Length matching between branches</td><td>Length matching is not required between branches.</td></tr><tr><td>R1</td><td>33 Ω.
Must be placed within 50.8 mm from CPU.</td></tr><tr><td>Signal name/ list</td><td>[1] CPU package ballout name: SUSCLK
[2] PCH package ballout name: RTCX1</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Tx</td><td>6</td><td>Total Channel</td><td>It is recommended to minimize number of vias.</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>8</td></tr><tr><td>R1</td><td>1</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>5</td></tr><tr><td>AIC Connector</td><td /><td>Device</td><td>5</td><td>-1</td></tr><tr><td>R1</td><td>2</td><td>Resistor</td><td>8</td><td>9</td></tr><tr><td>M3</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>SUSCLK Device2/ PCH.IOE</td><td /><td>Device</td><td>10</td><td>-1</td></tr></table></section><section id="2FF781EE-AC67-447B-ABC2-F007B3FD4A85"><h2>Segment Lengths</h2><table><caption>SUSCLK 2-Load (Device Down and Add-In Card) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>38.1</td></tr><tr><td>M2</td><td>DSL, MS, SL</td><td>177.8</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>228.6</td></tr><tr><td>M4</td><td>DSL, MS, SL</td><td>50.8</td></tr></table><p>Max Length Total (mm): 279.4</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 279.4 mm;​  2) Total topology length = 508 mm.</p></section><section id="C32E5431-7196-4E92-AF42-C362B7C09870"><h2>SVID</h2></section><section id="2FF355D1-7DF4-4E51-B009-EF3FDAFB2E33"><h2>SVID 1-Load (Device Down) Topology</h2><div><div>SVID 1-Load (Device Down) Topology Diagram</div><image src="assets/images/02A9048F-E29A-4F02-A138-FB0E957D64EB.png" class="contentImage" /></div><table><caption>SVID 1-Load (Device Down) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>VIDSOUT platform resistors</td><td>Rpu1 = 160 Ω, Rpu2 = 160 Ω, R1 = 10 Ω, R2 = 10 Ω.</td></tr><tr><td>VIDSCK platform resistors</td><td>Rpu1 = Empty, Rpu2 = 82 Ω, R1 = 0 Ω/ Short PAD, R2 = 15 Ω.</td></tr><tr><td>VIDSALERT# platform resistors</td><td>Rpu1 = 100 Ω, Rpu2 = Empty, R1 = 0 Ω/ Short PAD, R2 = 0 Ω/ Short PAD.</td></tr><tr><td>Platform resistor tolerance</td><td>± 5%</td></tr><tr><td>Clarification when Rpu1/ Rpu2/ R1/ R2 = Empty/ 0 Ω/ Short Pad</td><td>[1] Rpu1 or Rpu2 = Empty; The specific side of the trace related to Rpu1 = Empty or Rpu2 = Empty does not need a pull-up resistor to the 1.25V power rail (VCCPRIM_IO_OUT_SVID).
[2] R1 or R2 = 0 Ω/ Short Pad; The signal does not need a series resistor for the specific part on the trace which is being represented by R1 or R2. 
Be aware, the trace still needs to remain connected end to end.
* It is strongly recommended to refer for the implementation on RVP.</td></tr><tr><td>Gen5 VRTT tool validation </td><td>Stuff VIDSOUT R1 with 0 Ω if VIDSOUT signal swing fails VIL with Gen5 VRTT tool. </td></tr><tr><td>Maximum trace DC resistance </td><td>12 Ω</td></tr><tr><td>Signal PTH/ via transition</td><td>Suggest having a GND stitching vias for each signal transition. The GND stitching vias to the signal vias need to be within 5.08 mm from one another.</td></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr><tr><td>Essential guidelines for routing near switching voltage regulator circuit</td><td>It is strongly recommended to meet routing near switching voltage regulator guidelines for SVID signals. Refer to "Switching VR Circuit Guideline" chapter in PDG for the details. (Technical White Paper Doc#:  726825)</td></tr><tr><td>Route ordering</td><td>When routing at minimum spacing route ALERT between DATA and CLK.</td></tr><tr><td>Length matching between VIDSOUT and VIDSCK</td><td>± 2.54 mm</td></tr><tr><td>Signal name/ list</td><td>VIDSOUT, VIDSCK, VIDALERT#.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Rx</td><td>6</td></tr><tr><td>Tx</td><td>6</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>3</td><td>5</td></tr><tr><td>Rpu1</td><td /><td>Resistor</td><td>5</td><td>6</td></tr><tr><td>VCCPRIM_IO_OUT_SVID</td><td>1</td><td>Rail</td><td>6</td><td>-1</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>7</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>8</td></tr><tr><td>R2</td><td /><td>Resistor</td><td>7</td><td>10</td></tr><tr><td>Rpu2</td><td /><td>Resistor</td><td>8</td><td>9</td></tr><tr><td>VCCPRIM_IO_OUT_SVID</td><td>2</td><td>Rail</td><td>9</td><td>-1</td></tr><tr><td>M3</td><td /><td>Trace</td><td>10</td><td>11</td></tr><tr><td>IMVP</td><td /><td>Device</td><td>11</td><td>-1</td></tr></table></section><section id="347118E3-5254-47BB-AD8F-19E66C0639A7"><h2>Segment Lengths</h2><table><caption>SVID 1-Load (Device Down) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, SL</td><td>24</td><td /></tr><tr><td>M1</td><td>MS, SL</td><td>52</td><td /></tr><tr><td>M2</td><td>MS, SL</td><td>153.8</td><td /></tr><tr><td>M3</td><td>MS, SL</td><td>75</td><td /></tr></table><p>Max Length Total (mm): 304.8</p></section><section id="9F0A3D25-4985-4014-893F-93F518D5F9AB"><h2>SVID 2-Load (Device Down) Topology</h2><div><div>SVID 2-Load Topology (Device Down) Diagram</div><image src="assets/images/32AB8AEA-7231-4691-A251-D3E056546961.png" class="contentImage" /></div><table><caption>SVID 2-Load (Device Down) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>VIDSOUT platform resistors</td><td>Rpu1 = 160 Ω, Rpu2 = 160 Ω, R1 = 10 Ω, R2 = 10 Ω.</td></tr><tr><td>VIDSCK platform resistors</td><td>Rpu1 = Empty, Rpu2 = 82 Ω, R1 = 0 Ω/ Short PAD, R2 = 50 Ω.</td></tr><tr><td>VIDSALERT# platform resistors</td><td>Rpu1 = 100 Ω, Rpu2 = Empty, R1 = 220 Ω, R2 = 0 Ω/ Short PAD.</td></tr><tr><td>Platform resistor tolerance</td><td>± 5%</td></tr><tr><td>Resistor Placement Recommendation (Rpu1, R1, Rpu2, R2)</td><td>The Rpu1 &amp; R1 resistor should be place close to CPU and Rpu2 &amp; R2 resistor should be place close to IMVP. </td></tr><tr><td>Clarification when Rpu1/ Rpu2/ R1/ R2 = Empty/ 0 Ω/ Short Pad</td><td>[1] Rpu1 or Rpu2 = Empty; The specific side of the trace related to Rpu1 = Empty or Rpu2 = Empty does not need a pull-up resistor to the 1.25V power rail (VCCPRIM_IO_OUT_SVID).
[2] R1 or R2 = 0 Ω/ Short Pad; The signal does not need a series resistor for the specific part on the trace which is being represented by R1 or R2. 
Be aware, the trace still needs to remain connected end to end.
* It is strongly recommended to refer for the implementation on RVP.</td></tr><tr><td>Gen5 VRTT tool validation </td><td>Stuff VIDSOUT R1 with 0 Ω if VIDSOUT signal swing fails VIL with Gen5 VRTT tool. </td></tr><tr><td>Maximum trace DC resistance </td><td>12 Ω</td></tr><tr><td>Signal PTH/ via transition</td><td>Suggest having a GND stitching vias for each signal transition. The GND stitching vias to the signal vias need to be within 5.08 mm from one another.</td></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr><tr><td>Essential guidelines for routing near switching voltage regulator circuit</td><td>It is strongly recommended to meet routing near switching voltage regulator guidelines for SVID signals. Refer to "Switching VR Circuit Guideline" chapter in PDG for the details. (Technical White Paper Doc#:  726825)</td></tr><tr><td>Route ordering</td><td>When routing at minimum spacing route Alert between Data and Clock.</td></tr><tr><td>Length matching between VIDSOUT and VIDSCK</td><td>± 2.54 mm</td></tr><tr><td>Signal name/ list</td><td>VIDSOUT, VIDSCK, VIDALERT#.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Rx</td><td>6</td></tr><tr><td>Tx</td><td>6</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>3</td><td>5</td></tr><tr><td>Rpu1</td><td /><td>Resistor</td><td>4</td><td>6</td></tr><tr><td>VCCPRIM_IO_OUT_SVID</td><td>1</td><td>Rail</td><td>6</td><td>-1</td></tr><tr><td>M2</td><td /><td>Trace</td><td>5</td><td>7</td></tr><tr><td>M2</td><td /><td>Trace</td><td>5</td><td>8</td></tr><tr><td>M4</td><td /><td>Trace</td><td>7</td><td>9</td></tr><tr><td>R2</td><td>1</td><td>Resistor</td><td>9</td><td>10</td></tr><tr><td>M5</td><td /><td>Trace</td><td>10</td><td>11</td></tr><tr><td>IMVP_1</td><td /><td>Device</td><td>11</td><td>-1</td></tr><tr><td>M3</td><td /><td>Trace</td><td>8</td><td>12</td></tr><tr><td>M3</td><td /><td>Trace</td><td>8</td><td>16</td></tr><tr><td>M6</td><td /><td>Trace</td><td>12</td><td>13</td></tr><tr><td>R2</td><td>2</td><td>Resistor</td><td>13</td><td>14</td></tr><tr><td>M7</td><td /><td>Trace</td><td>14</td><td>15</td></tr><tr><td>IMVP_2</td><td /><td>Device</td><td>15</td><td>-1</td></tr><tr><td>Rpu2</td><td /><td>Resistor</td><td>16</td><td>17</td></tr><tr><td>VCCPRIM_IO_OUT_SVID</td><td>2</td><td>Rail</td><td>17</td><td>-1</td></tr></table></section><section id="BFF9D79A-30C5-463E-93CF-D6B5C3C6FEBA"><h2>Segment Lengths</h2><table><caption>SVID 2-Load (Device Down) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, SL</td><td>24</td><td /></tr><tr><td>M1</td><td>MS, SL</td><td>52</td><td /></tr><tr><td>M2</td><td>MS, SL</td><td>114.8</td><td /></tr><tr><td>M3</td><td>MS, SL</td><td>102</td><td /></tr><tr><td>M4</td><td>MS, SL</td><td>3</td><td /></tr><tr><td>M5</td><td>MS, SL</td><td>3</td><td /></tr><tr><td>M6</td><td>MS, SL</td><td>3</td><td /></tr><tr><td>M7</td><td>MS, SL</td><td>3</td><td /></tr></table><p>Max Length Total (mm): 298.8</p><p>Max Length Total Note: Max length between CPU to the furthest end device = 298.8 mm;​ 3) Total topology length = 304.8 mm.</p></section><section id="7D49DD0E-75F8-496E-A3AF-457D1CDCE1FE"><h2>THC-SPI</h2></section><section id="97256F58-7A05-49AD-BA81-B2CB11077498"><h2>THC-SPI 1-Load (for Touch Panel) Topology</h2><div><div>THC-SPI 1-Load (for Touch Panel) Topology Diagram</div><image src="assets/images/0EC4F316-7277-4161-A185-67DD67DD5164.jpg" class="contentImage" /></div><table><caption>THC-SPI 1-Load (for Touch Panel) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Max frequency</td><td>42.67 MHz (Please contact Intel for higher frequency enabling)</td></tr><tr><td>R1</td><td>18 Ω ± 5%
To be placed 12.7 mm from the connector on THC[0:1]_SPI_CLK and THC[0:1]_SPI_IO[0:3].</td></tr><tr><td>M_cable</td><td>Recommended to use shielded cable.</td></tr><tr><td>M_cable electrical characteristics</td><td>-0.075 dB/inch &lt; Insertion loss &lt; -0.052 dB/inch
-32.8 dB &lt; Return loss &lt; -46.2 dB
-45.4 dB &lt; Crosstalk &lt; -47.2 dB
42 Ω &lt; Impedance &lt; 62 Ω</td></tr><tr><td>Minimum length, total </td><td>78.74 mm</td></tr><tr><td>Length matching between CLK and DATA/ CS# signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Devices Electrical Assumptions</td><td>Please refer to "SPI Interface and Electrical Assumptions for the Touch Device" chapter in Intel Touch Host Controller Integration Guide for further detials. (Touch Integration Guide Doc#: 778513)</td></tr><tr><td>CPU buffer driver strength</td><td>40 Ω. </td></tr><tr><td>Signal name/ list</td><td>THC0_SPI_CLK, THC0_SPI_IO[0:3], THC0_SPI_CS#, THC0_RST#, THC0_INT#, THC1_SPI_CLK, THC1_SPI_IO[0:3], THC1_SPI_CS#, THC1_RST#, THC1_INT#.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td></tr><tr><td>Rx</td><td>4</td><td>Total Channel</td></tr><tr><td>Tx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>5</td></tr><tr><td>INTERNAL CABLE HEADER</td><td>1</td><td>Device</td><td>5</td><td>6</td></tr><tr><td>M_CABLE</td><td /><td>Cable</td><td>6</td><td>7</td></tr><tr><td>INTERNAL CABLE HEADER</td><td>2</td><td>Device</td><td>7</td><td>8</td></tr><tr><td>TOUCH PANEL 1</td><td /><td>Device</td><td>8</td><td>-1</td></tr></table></section><section id="1CF29F67-842B-4B95-A590-4641D234E1DD"><h2>Segment Lengths</h2><table><caption>THC-SPI 1-Load (for Touch Panel) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>228.6</td><td /></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M_cable</td><td>Cable</td><td>304.8</td><td>For different frequency option, refer to "THC 1-Load (for Touch Panel) Topology M_cable and CPU Duty Cycle Guideline Table". M_cable length extended from 177.8 mm to 254 mm.</td></tr></table><p>Min Length Total (mm): 78.74</p><p>Max Length Total (mm): 558.8</p><table><tr><th>Max Frequency (MHz)</th><th>M_cable Max Length (mm)</th><th>Low time ratio (%)</th></tr><tr><td>42.67</td><td>304.8</td><td>50</td></tr><tr><td>36.57</td><td>508</td><td>57</td></tr><tr><td>32</td><td>457.2</td><td>50</td></tr><tr><td>25.6</td><td>762</td><td>50</td></tr><tr><td>16</td><td>1219.2</td><td>50</td></tr><tr /></table></section><section id="1FA84EC8-FEBA-4CA3-A4B8-15D717D86E39"><h2>THERMTRIP#</h2></section><section id="A11E9476-DE9F-422F-840B-6E2D2C5CA2C4"><h2>THERMTRIP# Topology</h2><div><div>THERMTRIP# Topology Diagram</div><image src="assets/images/2BA44DB4-65C9-4E3B-9F8A-6FCDAB049033.png" class="contentImage" /></div><table><caption>THERMTRIP# Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Rpu</td><td>2.2 kΩ ± 20%.
Total length can be extended up to 1524 mm. Refer to "THERMTRIP# Topology Routing Length vs Rpu Guideline Table" for details.</td></tr><tr><td>Signal name/ list</td><td>THERMTRIP#</td></tr></table></section><section id="14EB61E5-1991-417B-AE63-8E0BB1DE5415"><h2>Segment Lengths</h2><table><caption>THERMTRIP# Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>B0 + M1 + M2</td><td>MS, DSL, SL</td><td>1016</td><td>Max length for BO &lt; 127 mm. Total length can be extended up to 1524 mm. Refer to "THERMTRIP# Topology Routing Length vs Rpu Guideline Table" for details.</td></tr></table><p>Max Length Total (mm): 1016</p><table><tr><th>Max Total Board Routing Length (mm)</th><th>Max # of Connected Devices</th><th>Max Rpu</th></tr><tr><td>254</td><td>3</td><td>5.6 kΩ ± 10%</td></tr><tr><td>254</td><td>5</td><td>4.7 kΩ ± 10%</td></tr><tr><td>381</td><td>5</td><td>3.9 kΩ ± 10%</td></tr><tr><td>508</td><td>5</td><td>3.3 kΩ ± 10%</td></tr><tr><td>762</td><td>5</td><td>2.7 kΩ ± 10%</td></tr><tr><td>1016</td><td>5</td><td>2.2 kΩ ± 10%</td></tr><tr><td>1270</td><td>5</td><td>1.8 kΩ ± 10%</td></tr><tr><td>1524</td><td>5</td><td>1.5 kΩ ± 10%</td></tr><tr /></table></section><section id="C7657756-D712-438A-873E-930DB610B537"><h2>UART</h2></section><section id="A8A5E294-4392-4733-89D2-D2408DE69045"><h2>UART0/ UART1 1-Load (Device Down) Topology</h2><div><div>UART0/ UART1 1-Load (Device Down) Topology Diagram</div><image src="assets/images/85B7DE6A-DCFB-45E5-B980-35A18E3792A1.jpg" class="contentImage" /></div><table><caption>UART0/ UART1 1-Load (Device Down) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Trace spacing between DATA and DATA/ others signals</td><td>0.125 mm</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Signal name/ list</td><td>UART[0:1]_RXD, UART[0:1]_TXD, UART0_RTS#, UART0_CTS#, UART1A_RXD, UART1A_TXD, ISH_UART[0:1]_RXD, ISH_UART[0:1]_TXD, ISH_UART0_RTS#, ISH_UART0_CTS#, ISH_UART1A_RXD, ISH_UART1A_TXD.</td></tr><tr><td>CPU buffer driver strength</td><td>50 Ω. </td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>DEVICE</td><td>Device</td><td>3</td><td>-1</td></tr></table></section><section id="85162922-5D5D-4EBC-A244-968C38D396EC"><h2>Segment Lengths</h2><table><caption>UART0/ UART1 1-Load (Device Down) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>622.3</td></tr></table><p>Max Length Total (mm): 635</p></section><section id="E3223776-8B35-48ED-BD5D-DFC4ED76DBA7"><h2>UART2 1-Load (Device Down) Topology</h2><div><div>UART2 1-Load (Device Down) Topology Diagram</div><image src="assets/images/E40D772A-5745-417E-BFB8-802E8BADEC52.jpg" class="contentImage" /></div><table><caption>UART2 1-Load (Device Down) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>R1</td><td>13 Ω. 
Recommended to be placed 12.7 mm from CPU, but can be extended to 50.8 mm maximum if required.</td></tr><tr><td>R2</td><td>0 Ω placeholder. 
If failing device overshoot/ undershoot, a 13 Ω resistor can be stuffed. If possible work with device vendor to determine necessity of R2.</td></tr><tr><td>Trace spacing between DATA and DATA/ others signals</td><td>0.125 mm</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Signal name/ list</td><td>UART2_RXD, UART2_TXD, UART2_RTS#, UART2_CTS#.</td></tr><tr><td>CPU buffer driver strength</td><td>40 Ω. </td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Device</td><td>Device</td><td>4</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M2</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R2</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Device</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="C160AD57-D2B2-42F9-A8E1-02C1DABC014A"><h2>Segment Lengths</h2><table><caption>UART2 1-Load (Device Down) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>622.3</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>609.6</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>12.7</td></tr></table><p>Max Length Total (mm): 635</p></section><section id="3B83B9F1-EA41-43DA-B16E-DA0837E39A23"><h2>XTAL</h2></section><section id="9EB7D4CD-01F8-4DF1-99BB-FD7FBE180FB8"><h2>Crystal Oscillator Topology</h2><div><div>38.4MHz Crystal Oscillator input </div><image src="assets/images/0AF4CB20-3123-4F46-A2C6-6F0279C73200.jpg" class="contentImage" /></div><table><caption>Crystal Oscillator Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Length matching between XTAL_IN and XTAL_OUT</td><td>Total length mismatch: 1.27 mm.</td></tr><tr><td>GND shielding</td><td>GND shielding to adjacent signals (especially high speed IO) is recommended.</td></tr><tr><td>Number of vias allowed</td><td>Max 2 vias - recommended to minimize number of vias.</td></tr><tr><td>Main route (MR)</td><td>Main route (MR) is recommended to be limited to SL/ DSL to limit coupling and impact from EMI/ RFI sources.</td></tr><tr><td>Reference plane</td><td>Continuous GND only; do not reference to power planes. 
If routed as stripline or dual stripline, both top and bottom reference/ adjacent planes MUST be solid continuous ground. 
Avoid routing directly parallel (under/ over) to high current power planes. If unavoidable route signal orthogonal to power plane.</td></tr><tr><td>External capacitor value</td><td>External capacitors C1 and C2 must be matched (C1 = C2). Capacitors values should be tuned accordingly with respect to load capacitance for crystal. 
If the crystal load capacitance reduces (per component datasheet information), then C1/C2 should be reduced accordingly as well. 
Due to vendor variation in crystal characteristic, layout variation and PCB trace, calculation is recommended to determine the C1/C2 values. </td></tr></table></section><section id="03C8F96D-B56A-4F38-82B0-70090BD1FDD2"><h2>Segment Lengths</h2><table><caption>Crystal Oscillator Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, SL</td><td /></tr><tr><td>MR</td><td>SL</td><td>12.7</td></tr></table><p>Max Length Total (mm): 25.4</p></section><section id="04A96788-3A66-4369-A270-763FD12536AB"><h2>(Validation) UFS Reference Clock</h2></section><section id="BCB10DE0-414B-4399-BBEA-82AF3A7EEB2A"><h2>(Validation) UFS Reference Clock Topology</h2><div><div>UFS Reference Clock Device Down Topology Diagram</div><image src="assets/images/2CCDD561-477E-44C9-9809-0730BF294E6A.png" class="contentImage" /></div><div><div>UFS Reference Clock M.2 Connector Topology Diagram</div><image src="assets/images/C5FF0195-6C44-4BE6-B68E-40FD39FD9C1A.png" class="contentImage" /></div><table><caption>(Validation) UFS Reference Clock Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Resistor values (for step down from 1.8 V to 1.2 V) </td><td>R1 = 47 Ω
R2 = 150 Ω

To be placed within 25.4 mm to UFS device</td></tr><tr><td>Capacitor, C</td><td>Placeholder shunt capacitor (unstuff by default). To be placed near R1

Refer to EMC chapter in the PDG for more details</td></tr><tr><td>Platform resistor tolerance</td><td>± 5%</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.

[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).

[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Microstrip routing limitation</td><td>Due to potential RF interference concerns, it is recommended not to route UFS REFCLK signal on microstrip layer for the main route segment</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Device</td><td>Device</td><td>5</td><td>-1</td></tr><tr><td>R2</td><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>GND</td><td>Ground</td><td>7</td><td>-1</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td>6</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td>8</td></tr><tr><td>C</td><td>Capacitor</td><td>8</td><td>9</td></tr><tr><td>GND1</td><td>Ground</td><td>9</td><td>-1</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Connector</td><td>Device</td><td>5</td><td>-1</td></tr><tr><td>R2</td><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>GND</td><td>Ground</td><td>7</td><td>-1</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td>6</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td>8</td></tr><tr><td>C</td><td>Capacitor</td><td>8</td><td>9</td></tr><tr><td>GND1</td><td>Ground</td><td>9</td><td>-1</td></tr></table></section><section id="326D0381-7494-48BA-86E2-7767BB3D4A12"><h2>Segment Lengths</h2><table><caption>(Validation) UFS Reference Clock Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M1</td><td>DSL, SL</td><td>165.1</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>25.4</td></tr></table><p>Min Length Total (mm): 38.1</p><p>Max Length Total (mm): 203.2</p></section><section id="20E696DC-CC75-44C4-A06D-324D6144C699"><h2>EPD_ON</h2></section><section id="167C9C9B-BDEF-4B29-92CA-1F6572B39ED5"><h2>EPD_ON Topology</h2><div><div>EPD_ON Topology Diagram</div><image src="assets/images/E9B5090B-ED08-43CB-BA6A-CC4770554CA1.jpg" class="contentImage" /></div><table><caption>EPD_ON Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Signal name/ list</td><td>EPD_ON</td></tr><tr><td>Routing restriction</td><td>Route the signal far away from the noisy source/signal. Refer to "Switching VR Circuit Guideline" chapter in PDG for the details. (Technical White Paper Doc#:  726825). Follow the small routing length as possible. </td></tr><tr><td>Package pins</td><td>EPD_ON_OUT, EPD_ON_IN</td></tr></table></section><section id="BB1C7DE0-4322-48DA-9418-76BE84060553"><h2>VDD2PWRGOOD</h2></section><section id="A79169A4-29E8-44C3-9053-9EEB1EFE709F"><h2>VDD2PWRGOOD Topology</h2><div><div>VDD2PWRGD Topology Diagram</div><image src="assets/images/BE2F22A7-D9C4-4B76-A9DE-B81B3FCCB1B3.png" class="contentImage" /></div><table><caption>VDD2PWRGOOD Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Package pins</td><td>VDD2PWRGOOD_in, VDD2PWRGOOD_out</td></tr><tr><td>Routing restriction</td><td>Route the signal far away from the noisy source/signal. Refer to "Switching VR Circuit Guideline" chapter in PDG for the details. (Technical White Paper Doc#:  726825). Follow the small routing length as possible. </td></tr><tr><td>Signal name/ list</td><td>VDD2PWRGOOD</td></tr><tr><td>R</td><td>0 Ω </td></tr></table></section><section id="13F6B392-8CD8-4203-8116-7F57EBA440E4"><h2>EIO Flexi-PDG for I2C, SMLink</h2><p>Description: EIO Flexi-PDG for I2C and SMLink</p></section><section id="0D2567A7-00B5-48F8-BA9C-4B330204A25B"><h2>DDR5</h2></section><section id="B0E4F849-15E2-4CB7-8CF1-B9B4859B510A"><h2>SODIMM 1DPC</h2><p>Pcb Type &amp; Thickness: Type-3, 0.9mm</p><div><div>DDR5 SODIMM Type-3 10L Signals Topologies</div><image src="assets/images/3174F702-6FDB-4ABB-9619-DB427C468B91.png" class="contentImage" /></div><div><div>DDR5 SODIMM Back-to-Back Placement Block Diagram</div><image src="assets/images/35C15789-95D9-4FCA-9232-45FBBB468D27.png" class="contentImage" /></div><div><div>DDR5 SODIMM Side-by-Side Placement Block Diagram</div><image src="assets/images/C31F028A-797E-4E61-9545-68C676943C40.png" class="contentImage" /></div><div><div>DDR5 SODIMM 1DPC Top-Pin Bottom-Pin Definition and Compensation</div><image src="assets/images/AC632754-1388-4BF4-8D88-5DEF2A156971.png" class="contentImage" /></div><table><caption>SODIMM 1DPC Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>PCB stackup</td><td>Type-3 stackup with minimum of 8 layer.</td></tr><tr><td>Layer assignment rules</td><td>Follow the reference design (RVP).
</td></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr><tr><td>Number of vias allowed</td><td>Max 2 transition vias.</td></tr><tr><td>Ground stitching</td><td>For VSS stitching using microvia, target a minimum S:G ratio of 1:1 at signal layer transition.  
For VSS stitching using PTH, target a minimum S:G ratio of 2:1 at signal layer transition.
VSS via stitching pattern to be copied exactly from RVP / clip files.</td></tr><tr><td>Max MS BO/ BI length</td><td>Refer to RFI/ EMC guidelines for the max microstrip BO/ BI length requirement.</td></tr><tr><td>Serpentine routing</td><td>Use 3x of dielectric height for serpentine routing spacing.</td></tr><tr><td>Bit/ Byte swapping rule</td><td>Bit swapping is allowed within each Byte for all memory technologies. 
DDR5: Byte Swapping is allowed within each x32 channel.
</td></tr><tr><td>MS BO and BI segment, PTH pattern</td><td>Keep DDR MS BO and BI as close as possible to reference board.</td></tr><tr><td>DDR to Non-DDR trace spacing</td><td>Minimum 500 um.</td></tr><tr><td>Unused signals</td><td>DDR signals on CPU which are not applicable for DDR5 can be left unconnected (example ALERT).</td></tr><tr><td>Rtt/ Ctt for RESET</td><td>Keep R1 empty; R2 = 0 Ohm; C1 = 0.1 uF (no stuff).</td></tr><tr><td>RCOMP value</td><td>100 Ohm</td></tr><tr><td>CLK-to-CA/CS spacing</td><td>On L3 &amp; L5, CLK &amp; CA/CS may have a BO3 segment with CLK-to-CAC spacing of 375um after BO2</td></tr></table><table><caption>Max number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>CA, CLK, CS, DQ, DQS</td><td>2</td></tr><tr><td>RCOMP</td><td>1</td></tr></table><p>Signal Group: CA, CS, DQ, DQS</p><p>Pin group/Location: All</p><p>Channels: CH-0, CH-1, CH-2, CH-3</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>SoC</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO1</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>VIA1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>BO2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>VIA2</td><td>Via</td><td>5</td><td>6</td></tr><tr><td>BI</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>Connector</td><td>Device</td><td>7</td><td>-1</td></tr></table><p>Signal Group: RCOMP</p><p>Pin group/Location: All</p><p>Channels: MISC</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>SoC</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>Via1</td><td>Via</td><td>1</td><td>2</td></tr><tr><td>M</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>Resistor</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>GND</td><td>Ground</td><td>4</td><td>-1</td></tr></table><p>Signal Group: RESET</p><p>Pin group/Location: All</p><p>Channels: MISC</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>SoC</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO1</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>Via1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>BO2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>VIA</td><td>Via</td><td>5</td><td>6</td></tr><tr><td>VIA</td><td>Via</td><td>5</td><td>8</td></tr><tr><td>R1</td><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>VDD2</td><td>Rail</td><td>7</td><td>-1</td></tr><tr><td>R2</td><td>Resistor</td><td>8</td><td>9</td></tr><tr><td>R2</td><td>Resistor</td><td>8</td><td>11</td></tr><tr><td>C1</td><td>Capacitor</td><td>9</td><td>10</td></tr><tr><td>GND</td><td>Ground</td><td>10</td><td>-1</td></tr><tr><td>Via2</td><td>Via</td><td>11</td><td>12</td></tr><tr><td>BI</td><td>Trace</td><td>12</td><td>13</td></tr><tr><td>Connector</td><td>Device</td><td>13</td><td>-1</td></tr></table><p>Signal Group: CLK</p><p>Pin group/Location: All</p><p>Channels: CH-0, CH-1, CH-2, CH-3</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>SoC</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO1</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>VIA1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>BO2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>BO3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>VIA2</td><td>Via</td><td>6</td><td>7</td></tr><tr><td>BI</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Connector</td><td>Device</td><td>8</td><td>-1</td></tr></table></section><section id="System Memory~0D2567A7-00B5-48F8-BA9C-4B330204A25B~B0E4F849-15E2-4CB7-8CF1-B9B4859B510A~Length Matching"><h2>Length Matching</h2><table><caption>SODIMM 1DPC Length Matching</caption><tr><th>Signal Group</th><th>Plus/Minus</th><th>Reference Group</th><th>Within/Group</th><th>Up to memory/connector</th><th>Length/Delay</th><th>Min/Max/Range</th><th>Min</th><th>Max</th></tr><tr><td>CLK_P</td><td>-</td><td>DQS</td><td>Channel (x32)</td><td>Same Connector</td><td>Length (mm)</td><td>Range</td><td>-38</td><td>63.5</td></tr><tr><td>DQ</td><td>-</td><td>DQS</td><td>Byte (x8)</td><td>Same Connector</td><td>Length (mm)</td><td>Range</td><td>-0.5</td><td>0.5</td></tr><tr><td>DQS</td><td>-</td><td>DQS</td><td>Pair (P-N)</td><td>Same Connector</td><td>Length (mm)</td><td>Max</td><td /><td>0.125</td></tr><tr><td>CLK_P</td><td>-</td><td>CLK_N</td><td>Pair (P-N)</td><td>Same Connector</td><td>Length (mm)</td><td>Max</td><td /><td>0.125</td></tr><tr><td>CLK_P</td><td>-</td><td>CLK_P</td><td>Channel (x32)</td><td>Same Connector</td><td>Length (mm)</td><td>Max</td><td /><td>0.25</td></tr><tr><td>CLK_P</td><td>-</td><td>CS</td><td>Rank</td><td>Same Connector</td><td>Length (mm)</td><td>Range</td><td>-2.5</td><td>0</td></tr><tr><td>CS</td><td>-</td><td>CS</td><td>Channel (x32)</td><td>Same Connector</td><td>Length (mm)</td><td>Max</td><td /><td>1.25</td></tr><tr><td>CLK_P</td><td>-</td><td>CA</td><td>Channel (x32)</td><td>Same Connector</td><td>Length (mm)</td><td>Range</td><td>-6</td><td>6</td></tr><tr><td>CA</td><td>-</td><td>CA</td><td>Channel (x32)</td><td>Same Connector</td><td>Length (mm)</td><td>Max</td><td /><td>1.25</td></tr><tr><td>CLK</td><td>-</td><td>CLK</td><td>Across-channel</td><td>Same Connector</td><td>Length (mm)</td><td>Max</td><td /><td>10</td></tr></table></section><section id="FA70DD1C-D8D5-48A6-85CC-6F1E7542D9BB"><h2>Mainstream, Premium Mid Loss (PML), ALERT, MISC, All</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: ALERT</p><p>Channels: MISC</p><p>Pin group/Location: All</p><table><caption>SODIMM 1DPC Mainstream, Premium Mid Loss (PML), ALERT, MISC, All Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO1</td><td>MS</td><td>7</td></tr><tr><td>BO2</td><td>MS</td><td>8</td></tr><tr><td>M</td><td>SL</td><td /></tr><tr><td>BI</td><td>MS</td><td>3</td></tr></table><p>Max Length Total (mm): 115</p><p>Max Length Total Note: Refers to Outer Row bytes and inclusive of package length.</p></section><section id="02EDF847-CB88-46E2-B075-0E35B885A316"><h2>Mainstream, Premium Mid Loss (PML), CA/CS, CH-0/CH-2, Outer</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: CA, CS</p><p>Channels: CH-0, CH-2</p><p>Pin group/Location: Outer</p><table><caption>SODIMM 1DPC Mainstream, Premium Mid Loss (PML), CA/CS, CH-0/CH-2, Outer Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO1</td><td>MS</td><td>6.2</td></tr><tr><td>BO2</td><td>SL</td><td>10</td></tr><tr><td>M</td><td>SL</td><td /></tr><tr><td>BI</td><td>MS</td><td>3</td></tr></table><p>Max Length Total (mm): 115</p><p>Max Length Total Note: Refers to Outer Row bytes and inclusive of package length.</p></section><section id="1B5BE169-C3C3-45B8-82D4-5666CAD02F6F"><h2>Mainstream, Premium Mid Loss (PML), CA/CS, CH-1/CH-3, Inner</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: CA, CS</p><p>Channels: CH-1, CH-3</p><p>Pin group/Location: Inner</p><table><caption>SODIMM 1DPC Mainstream, Premium Mid Loss (PML), CA/CS, CH-1/CH-3, Inner Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO1</td><td>MS</td><td>0.5</td></tr><tr><td>BO2</td><td>SL</td><td>20</td></tr><tr><td>M</td><td>SL</td><td /></tr><tr><td>BI</td><td>MS</td><td>3</td></tr></table><p>Max Length Total (mm): 115</p><p>Max Length Total Note: Refers to Inner Row bytes and inclusive of package length.</p></section><section id="B8BE5F8A-E091-4003-AA6E-AD428A89E075"><h2>Mainstream, Premium Mid Loss (PML), CLK, CH-0/CH-2, Outer</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: CLK</p><p>Channels: CH-0, CH-2</p><p>Pin group/Location: Outer</p><table><caption>SODIMM 1DPC Mainstream, Premium Mid Loss (PML), CLK, CH-0/CH-2, Outer Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO1</td><td>MS</td><td>6.2</td></tr><tr><td>BO2</td><td>SL</td><td>5</td></tr><tr><td>M</td><td>SL</td><td /></tr><tr><td>BI</td><td>MS</td><td>3</td></tr></table><p>Max Length Total (mm): 115</p><p>Max Length Total Note: Refers to Outer Row bytes of CLK and inclusive of package length.</p></section><section id="A5AE77D1-0656-4C0E-8828-B254B8BE0FFD"><h2>Mainstream, Premium Mid Loss (PML), CLK, CH-1/CH-3, Inner</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: CLK</p><p>Channels: CH-1, CH-3</p><p>Pin group/Location: Inner</p><table><caption>SODIMM 1DPC Mainstream, Premium Mid Loss (PML), CLK, CH-1/CH-3, Inner Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO1</td><td>MS</td><td>0.5</td></tr><tr><td>BO2</td><td>SL</td><td>16</td></tr><tr><td>M</td><td>SL</td><td /></tr><tr><td>BI</td><td>MS</td><td>3</td></tr></table><p>Max Length Total (mm): 115</p><p>Max Length Total Note: Refers to Inner Row bytes and inclusive of package length.</p></section><section id="DB32A62D-5540-4E1B-A730-73E31F9FB5AA"><h2>Mainstream, Premium Mid Loss (PML), DQ, CH-0/CH-2, Outer</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: DQ</p><p>Channels: CH-0, CH-2</p><p>Pin group/Location: Outer</p><table><caption>SODIMM 1DPC Mainstream, Premium Mid Loss (PML), DQ, CH-0/CH-2, Outer Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO1</td><td>MS</td><td>5.5</td></tr><tr><td>BO2</td><td>SL</td><td>11</td></tr><tr><td>M</td><td>SL</td><td /></tr><tr><td>BI</td><td>MS</td><td>1.5</td></tr></table><p>Max Length Total (mm): 115</p><p>Max Length Total Note: Refers to Outer Row bytes and inclusive of package length.</p></section><section id="3B8A0D2C-23BD-4068-BEE7-EE24F8BAB48C"><h2>Mainstream, Premium Mid Loss (PML), DQ, CH-1/CH-3, Inner</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: DQ</p><p>Channels: CH-1, CH-3</p><p>Pin group/Location: Inner</p><table><caption>SODIMM 1DPC Mainstream, Premium Mid Loss (PML), DQ, CH-1/CH-3, Inner Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO1</td><td>MS</td><td>0.6</td></tr><tr><td>BO2</td><td>SL</td><td>14</td></tr><tr><td>M</td><td>SL</td><td /></tr><tr><td>BI</td><td>MS</td><td>1.5</td></tr></table><p>Max Length Total (mm): 115</p><p>Max Length Total Note: Refers to Inner Row bytes and inclusive of package length.</p></section><section id="712097EE-39B2-4DC2-9F52-0E9251145B3B"><h2>Mainstream, Premium Mid Loss (PML), DQS, CH-0/CH-2, Outer</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: DQS</p><p>Channels: CH-0, CH-2</p><p>Pin group/Location: Outer</p><table><caption>SODIMM 1DPC Mainstream, Premium Mid Loss (PML), DQS, CH-0/CH-2, Outer Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO1</td><td>MS</td><td>7.8</td></tr><tr><td>BO2</td><td>SL</td><td>4.8</td></tr><tr><td>M</td><td>SL</td><td /></tr><tr><td>BI</td><td>MS</td><td>1.2</td></tr></table><p>Max Length Total (mm): 115</p><p>Max Length Total Note: Refers to Outer Row bytes and inclusive of package length.</p></section><section id="F004F5D0-F970-42FA-9656-8E03CB21D27A"><h2>Mainstream, Premium Mid Loss (PML), DQS, CH-1/CH-3, Inner</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: DQS</p><p>Channels: CH-1, CH-3</p><p>Pin group/Location: Inner</p><table><caption>SODIMM 1DPC Mainstream, Premium Mid Loss (PML), DQS, CH-1/CH-3, Inner Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO1</td><td>MS</td><td>0.6</td></tr><tr><td>BO2</td><td>SL</td><td>14</td></tr><tr><td>M</td><td>SL</td><td /></tr><tr><td>BI</td><td>MS</td><td>1.2</td></tr></table><p>Max Length Total (mm): 115</p><p>Max Length Total Note: Refers to Inner Row bytes and inclusive of package length.</p></section><section id="48F31913-082F-4036-8B06-C4091F71A357"><h2>Mainstream, Premium Mid Loss (PML), RESET, MISC, All</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: RESET</p><p>Channels: MISC</p><p>Pin group/Location: All</p><table><caption>SODIMM 1DPC Mainstream, Premium Mid Loss (PML), RESET, MISC, All Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO1</td><td>MS</td><td>13</td></tr><tr><td>BO2</td><td>SL</td><td>25</td></tr><tr><td>M</td><td>SL</td><td /></tr><tr><td>BI</td><td>MS</td><td>10</td></tr></table><p>Max Length Total (mm): 200</p></section><section id="96F85ED1-6CF8-4706-A439-A8CB329F4F0B"><h2>SODIMM 2DPC Tee ClamShell (B2B)</h2><p>Pcb Type &amp; Thickness: Type-3, 0.9mm</p><div><div>NVL_DDR5_Hx_2DPC_Topology_Diagram</div><image src="assets/images/08326585-9EA9-4B03-8E28-966BA09CFDE8.jpg" class="contentImage" /></div><div><div>Tee Clamshell Configuration</div><image src="assets/images/26122278-BFBB-48CF-9DD2-B43B68AA78B5.png" class="contentImage" /></div><div><div>DDR5 SODIMM Top-Pin Bottom-Pin Length Propagation Definition</div><image src="assets/images/2BDB4999-CE1D-46B6-89D1-8178264E7BFD.png" class="contentImage" /></div><div><div>DDR5 SODIMM Top-Pin Bottom-Pin Length Propagation Compensation Requirements for Tee Clamshell Topology</div><image src="assets/images/0D72F8A5-4F24-407B-A123-2AB0274C05AA.jpg" class="contentImage" /></div><table><caption>SODIMM 2DPC Tee ClamShell (B2B) Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>PCB stackup</td><td>MB Type-3 stackup with minimum 10-layers.</td></tr><tr><td>GND via placement</td><td>For Ch 0/1 CPU breakout, each DQ/ DQS signal via should have a GND via placed orthogonally next to it (within 800 um).  DQ/ DQS signal vias from different bytes should be isolated from each other with a GND via.</td></tr><tr><td>GND via placement</td><td>For Ch 2/3 CPU breakout, each DQ/ DQS signal via should have a GND via placed orthogonally next to it (within 800 um).  DQ/ DQS signal vias from different bytes should be isolated from each other with a GND via.</td></tr><tr><td>Reference plane</td><td>Continuous Ground only.</td></tr><tr><td>Serpentine routing</td><td>Use 3x of dielectric height for serpentine routing spacing.</td></tr><tr><td>Unused signals</td><td>Unused Data Mask pins on DIMMs should be tied to VSS supply. Only a minimal trace width is required to make ensure signal is terminated.  A dedicated GND via is NOT recommended for the data mask pins.</td></tr><tr><td>Unused signals</td><td>Unused ECC/ CB and EVENT signals maybe left unconnected at the SODIMM connectors.</td></tr><tr><td>Unused signals</td><td>Alert is NOT recommended to be routed on customer boards. CPU Alert# pins should be left unconnected (i.e. no connect).</td></tr><tr><td>Routing</td><td>"Group to Group" spacing in table above is referring to either DQ/ DQS to CLK/ CS/ CA within the same channel, or signals between different channels. DQ S2 and DQS S2 spacing refers DQ 2 DQS spacing.</td></tr><tr><td>Routing</td><td>Keep GND stitching via within 250 um from signal transition which changes reference planes.</td></tr><tr><td>Routing</td><td>For both Channel 0/1 and 2/3, DQ and DQS signal vias for Segment E should be separated from each other with a GND via between.</td></tr><tr><td>Routing</td><td>It is STRONGLY recommended customers follow the RVP board for DDR CPU BO region and via pattern at both CPU and DIMMs</td></tr><tr><td>Routing (voiding)</td><td>Voiding of L2 under SODIMM connector DQ and DQS pins is NOT required for any channel in this topology.</td></tr><tr><td>Bit/Byte swapping rule</td><td>Bit swapping is allowed within each Byte for all memory technologies. 
DDR5: Byte Swapping is allowed within each x32 channel.
ECC bits swap is allowed within ECC byte / nibble: DDR5 ECC[3..0].</td></tr><tr><td>Tuning</td><td>Channel 0 and 1 are separate channels routing to the same DIMM. There is no explicit tuning relationship between these 2 channels. This also applies to Channel 2 and 3.</td></tr><tr><td>RESET</td><td>Keep R1 empty; R2 = 0 Ohm; C1 = 0.1 uF (no stuff).</td></tr><tr><td>EMI/RFI mitigation</td><td>We recommend that in SODIMM 2DPC TEE Clamshell designs, the DIMMS that are on the inaccessible side of the mother board, i.e. the ones that would get populated first, 0R2R configuration, would use Rank 2, 3 for CS/CLK signals instead of Rank 0, 1 to mitigate the EMI/RFI risk.</td></tr><tr><td>Length compensation between top and bottom pins</td><td>For any signal connected to a SODIMM right angle connector TOP side pin, increase the "effective" motherboard length of that signal by 3mm (~20ps) for the purposes of length matching rules.  "Effective" length (for length matching) = motherboard length + 3mm.  Designers should not just generically add 3mm of length directly to the physical motherboard signals connected to the TOP pin of a right angle SODIMM connector.</td></tr><tr><td>Include SODIMM connector top pin vs bottom pin compensation in length matching</td><td>Required</td></tr></table><table><caption>Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Region A </td><td>Processor Break Out #1 </td></tr><tr><td>Region B , B1, B2</td><td>Processor Break Out #2 </td></tr><tr><td>Region C, C1, C2</td><td>Processor Break Out #3 </td></tr><tr><td>Region D, D1, D2</td><td>Main Segment from CPU to DIMM area.</td></tr><tr><td>Region E, E1, E2</td><td>Layer 1 segment connecting to DIMM pin</td></tr></table><table><caption>Max number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>CA, CLK, CS, DQ, DQS</td><td>2</td></tr><tr><td>RCOMP</td><td>1</td></tr></table><p>Signal Group: CLK, CS</p><p>Pin group/Location: All</p><p>Channels: CH-0, CH-1, CH-2, CH-3</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>SoC</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>A</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>VIA1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>B</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>D</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>VIA2</td><td>Via</td><td>5</td><td>6</td></tr><tr><td>E</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>DIMM_0/1 Connector</td><td>Device</td><td>7</td><td>-1</td></tr></table><p>Signal Group: CA, DQ, DQS</p><p>Pin group/Location: All</p><p>Channels: CH-0, CH-1, CH-2, CH-3</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>SoC</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>A</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>VIA1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>B</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>D</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>VIA2</td><td>Via</td><td>5</td><td>8</td></tr><tr><td>VIA2</td><td>Via</td><td>5</td><td>6</td></tr><tr><td>E1</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>E2</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>DIMM0 Connector</td><td>Device</td><td>7</td><td>-1</td></tr><tr><td>DIMM1 Connector</td><td>Device</td><td>9</td><td>-1</td></tr></table><p>Signal Group: RCOMP</p><p>Pin group/Location: All</p><p>Channels: MISC</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>SoC</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>Via1</td><td>Via</td><td>1</td><td>2</td></tr><tr><td>M</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>Resistor</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>GND</td><td>Ground</td><td>4</td><td>-1</td></tr></table><p>Signal Group: RESET</p><p>Pin group/Location: All</p><p>Channels: MISC</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>SoC</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>A</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>Via1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>B</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>D</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>VIA</td><td>Via</td><td>5</td><td>6</td></tr><tr><td>VIA</td><td>Via</td><td>5</td><td>8</td></tr><tr><td>R1</td><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>VDD2</td><td>Rail</td><td>7</td><td>-1</td></tr><tr><td>R2</td><td>Resistor</td><td>8</td><td>9</td></tr><tr><td>R2</td><td>Resistor</td><td>8</td><td>11</td></tr><tr><td>C1</td><td>Capacitor</td><td>9</td><td>10</td></tr><tr><td>GND</td><td>Ground</td><td>10</td><td>-1</td></tr><tr><td>Via2</td><td>Via</td><td>11</td><td>12</td></tr><tr><td>F</td><td>Trace</td><td>12</td><td>13</td></tr><tr><td>DIMM_0/1 Connector</td><td>Device</td><td>13</td><td>-1</td></tr></table></section><section id="System Memory~0D2567A7-00B5-48F8-BA9C-4B330204A25B~96F85ED1-6CF8-4706-A439-A8CB329F4F0B~Length Matching"><h2>Length Matching</h2><table><caption>SODIMM 2DPC Tee ClamShell (B2B) Length Matching</caption><tr><th>Signal Group</th><th>Plus/Minus</th><th>Reference Group</th><th>Within/Group</th><th>Up to memory/connector</th><th>Length/Delay</th><th>Min/Max/Range</th><th>Min</th><th>Max</th></tr><tr><td>CLK</td><td>-</td><td>DQS</td><td>Channel (x32)</td><td>Same Connector</td><td>Length (mm)</td><td>Range</td><td>-38</td><td>63.5</td></tr><tr><td>DQ</td><td>-</td><td>DQS</td><td>Byte (x8)</td><td>Same Connector</td><td>Length (mm)</td><td>Range</td><td>-0.5</td><td>0.5</td></tr><tr><td>DQS_P</td><td>-</td><td>DQS_N</td><td>Pair (P-N)</td><td>Same Connector</td><td>Length (mm)</td><td>Max</td><td /><td>0.125</td></tr><tr><td>CLK_P</td><td>-</td><td>CLK_N</td><td>Pair (P-N)</td><td>Same Connector</td><td>Length (mm)</td><td>Max</td><td /><td>0.125</td></tr><tr><td>CLK</td><td>-</td><td>CLK</td><td>Channel (x32)</td><td>Same Connector</td><td>Length (mm)</td><td>Max</td><td /><td>0.25</td></tr><tr><td>CLK</td><td>-</td><td>CS</td><td>Rank</td><td>Same Connector</td><td>Length (mm)</td><td>Range</td><td>-2.5</td><td>0</td></tr><tr><td>CS</td><td>-</td><td>CS</td><td>Channel (x32)</td><td>Same Connector</td><td>Length (mm)</td><td>Max</td><td /><td>1.25</td></tr><tr><td>CLK</td><td>-</td><td>CA</td><td>Channel (x32)</td><td>Same Connector</td><td>Length (mm)</td><td>Range</td><td>-6</td><td>6</td></tr><tr><td>CA</td><td>-</td><td>CA</td><td>Channel (x32)</td><td>Same Connector</td><td>Length (mm)</td><td>Max</td><td /><td>1.25</td></tr><tr><td>CLK</td><td>-</td><td>CLK</td><td>Across-channel</td><td>Same Connector</td><td>Length (mm)</td><td>Max</td><td /><td>10</td></tr></table><table><caption>Segment Length Matching</caption><tr><th>Signal Group</th><th>Signal Segment</th><th>Plus/Minus</th><th>Reference Group</th><th>Reference Group Segment</th><th>Within/Group</th><th>Up to memory/connector</th><th>Length/Delay</th><th>Min/Max/Range</th><th>Max</th></tr><tr><td>DQ</td><td>BI1</td><td>-</td><td>DQ</td><td>BI2</td><td>Net</td><td>Same Connector</td><td>Length (mm)</td><td>Max</td><td>0.125</td></tr><tr><td>CA</td><td>BI1</td><td>-</td><td>CA</td><td>BI2</td><td>Net</td><td>Same Connector</td><td>Length (mm)</td><td>Max</td><td>0.125</td></tr></table></section><section id="DF8553DB-1ED7-4C60-A9DE-4E7855584838"><h2>Mainstream, Premium Mid Loss (PML), ALERT, MISC, All</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: ALERT</p><p>Channels: MISC</p><p>Pin group/Location: All</p><table><caption>SODIMM 2DPC Tee ClamShell (B2B) Mainstream, Premium Mid Loss (PML), ALERT, MISC, All Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>M_A</td><td>MS</td><td>8</td></tr><tr><td>M_B</td><td>SL</td><td>8</td></tr><tr><td>M_D</td><td>SL</td><td /></tr><tr><td>M_E1</td><td>MS</td><td>6</td></tr><tr><td>M_E2</td><td>MS</td><td>6</td></tr></table><p>Max Length Total (mm): 115</p><p>Max Length Total Note: Refers to Outer Row bytes and inclusive of package length.</p></section><section id="C94E9210-0387-484B-AFC4-11A39B67BAAA"><h2>Mainstream, Premium Mid Loss (PML), CA, CH-0/CH-2, Outer</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: CA</p><p>Channels: CH-0, CH-2</p><p>Pin group/Location: Outer</p><table><caption>SODIMM 2DPC Tee ClamShell (B2B) Mainstream, Premium Mid Loss (PML), CA, CH-0/CH-2, Outer Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>M_A</td><td>MS</td><td>6.2</td><td /></tr><tr><td>M_B</td><td>SL</td><td>10</td><td /></tr><tr><td>M_D</td><td>SL</td><td /><td /></tr><tr><td>M_E1</td><td>MS</td><td>7</td><td /></tr><tr><td>M_E2</td><td>MS</td><td>7</td><td /></tr></table><p>Max Length Total (mm): 115</p><p>Max Length Total Note: Refers to outer Row bytes and Inclusive of Package Length</p></section><section id="5254AFD7-F590-4343-9817-C28EA7518858"><h2>Mainstream, Premium Mid Loss (PML), CA, CH-1/CH-3, Inner</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: CA</p><p>Channels: CH-1, CH-3</p><p>Pin group/Location: Inner</p><table><caption>SODIMM 2DPC Tee ClamShell (B2B) Mainstream, Premium Mid Loss (PML), CA, CH-1/CH-3, Inner Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>M_A</td><td>MS</td><td>0.5</td></tr><tr><td>M_B</td><td>SL</td><td>20</td></tr><tr><td>M_D</td><td>SL</td><td /></tr><tr><td>M_E1</td><td>MS</td><td>7</td></tr><tr><td>M_E2</td><td>MS</td><td>7</td></tr></table><p>Max Length Total (mm): 115</p><p>Max Length Total Note: Refers to Inner Row bytes and Inclusive of Package Length</p></section><section id="1DE2168A-5A6D-43A9-9544-7B3086DC633B"><h2>Mainstream, Premium Mid Loss (PML), CLK, CH-0/CH-2, Outer</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: CLK</p><p>Channels: CH-0, CH-2</p><p>Pin group/Location: Outer</p><table><caption>SODIMM 2DPC Tee ClamShell (B2B) Mainstream, Premium Mid Loss (PML), CLK, CH-0/CH-2, Outer Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>M_A</td><td>MS</td><td>6.5</td><td /></tr><tr><td>M_B</td><td>SL</td><td>5</td><td /></tr><tr><td>M_D</td><td>SL</td><td /><td /></tr><tr><td>M_E</td><td>MS</td><td>6.5</td><td /></tr></table><p>Max Length Total (mm): 115</p><p>Max Length Total Note: Refers to outer Row bytes and Inclusive of Package Length</p></section><section id="A9AFB957-795C-426C-8251-DA132F253730"><h2>Mainstream, Premium Mid Loss (PML), CLK, CH-1/CH-3, Inner</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: CLK</p><p>Channels: CH-1, CH-3</p><p>Pin group/Location: Inner</p><table><caption>SODIMM 2DPC Tee ClamShell (B2B) Mainstream, Premium Mid Loss (PML), CLK, CH-1/CH-3, Inner Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>M_A</td><td>MS</td><td>0.5</td></tr><tr><td>M_B</td><td>SL</td><td>8</td></tr><tr><td>M_D</td><td>SL</td><td /></tr><tr><td>M_E</td><td>MS</td><td>5.5</td></tr></table><p>Max Length Total (mm): 115</p><p>Max Length Total Note: Refers to Inner Row bytes and Inclusive of Package Length</p></section><section id="E8E4E449-BDAE-4E39-82CE-7A0C9CEE65A3"><h2>Mainstream, Premium Mid Loss (PML), CS, CH-0/CH-2, Outer</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: CS</p><p>Channels: CH-0, CH-2</p><p>Pin group/Location: Outer</p><table><caption>SODIMM 2DPC Tee ClamShell (B2B) Mainstream, Premium Mid Loss (PML), CS, CH-0/CH-2, Outer Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>M_A</td><td>MS</td><td>6.2</td></tr><tr><td>M_B</td><td>SL</td><td>7.2</td></tr><tr><td>M_D</td><td>SL</td><td /></tr><tr><td>M_E</td><td>MS</td><td>7</td></tr></table><p>Max Length Total (mm): 115</p><p>Max Length Total Note: Refers to outer Row bytes and Inclusive of Package Length</p></section><section id="746065A5-BD9A-4BBA-82C2-60BDCA6237E0"><h2>Mainstream, Premium Mid Loss (PML), CS, CH-1/CH-3, Inner</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: CS</p><p>Channels: CH-1, CH-3</p><p>Pin group/Location: Inner</p><table><caption>SODIMM 2DPC Tee ClamShell (B2B) Mainstream, Premium Mid Loss (PML), CS, CH-1/CH-3, Inner Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>M_A</td><td>MS</td><td>0.5</td></tr><tr><td>M_B</td><td>SL</td><td>20</td></tr><tr><td>M_D</td><td>SL</td><td /></tr><tr><td>M_E</td><td>MS</td><td>5</td></tr></table><p>Max Length Total (mm): 115</p><p>Max Length Total Note: Refers to Inner Row bytes and Inclusive of Package Length</p></section><section id="943B99F9-BE4C-4C25-9762-FD95BBECDF20"><h2>Mainstream, Premium Mid Loss (PML), DQ, CH-0/CH-2, Outer</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: DQ</p><p>Channels: CH-0, CH-2</p><p>Pin group/Location: Outer</p><table><caption>SODIMM 2DPC Tee ClamShell (B2B) Mainstream, Premium Mid Loss (PML), DQ, CH-0/CH-2, Outer Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>M_A</td><td>MS</td><td>5.5</td><td /></tr><tr><td>M_B</td><td>SL</td><td>11</td><td /></tr><tr><td>M_D</td><td>SL</td><td /><td /></tr><tr><td>M_E1</td><td>MS</td><td>2.5</td><td /></tr><tr><td>M_E2</td><td>MS</td><td>2.5</td><td /></tr></table><p>Max Length Total (mm): 115</p><p>Max Length Total Note: Refers to outer Row bytes and Inclusive of Package Length</p></section><section id="F8AF8DDB-527A-497B-8B9D-DD998273189C"><h2>Mainstream, Premium Mid Loss (PML), DQ, CH-1/CH-3, Inner</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: DQ</p><p>Channels: CH-1, CH-3</p><p>Pin group/Location: Inner</p><table><caption>SODIMM 2DPC Tee ClamShell (B2B) Mainstream, Premium Mid Loss (PML), DQ, CH-1/CH-3, Inner Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>M_A</td><td>MS</td><td>0.6</td></tr><tr><td>M_B</td><td>SL</td><td>14</td></tr><tr><td>M_D</td><td>SL</td><td /></tr><tr><td>M_E1</td><td>MS</td><td>2.5</td></tr><tr><td>M_E2</td><td>MS</td><td>2.5</td></tr></table><p>Max Length Total (mm): 115</p><p>Max Length Total Note: Refers to Inner Row bytes and Inclusive of Package Length</p></section><section id="F9334D81-3C93-44CC-8ED0-B6292EE77FA2"><h2>Mainstream, Premium Mid Loss (PML), DQS, CH-0/CH-2, Outer</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: DQS</p><p>Channels: CH-0, CH-2</p><p>Pin group/Location: Outer</p><table><caption>SODIMM 2DPC Tee ClamShell (B2B) Mainstream, Premium Mid Loss (PML), DQS, CH-0/CH-2, Outer Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>M_A</td><td>MS</td><td>7.8</td><td /></tr><tr><td>M_B</td><td>SL</td><td>4</td><td /></tr><tr><td>M_D</td><td>SL</td><td /><td /></tr><tr><td>M_E1</td><td>MS</td><td>5.5</td><td /></tr><tr><td>M_E2</td><td>MS</td><td>5.5</td><td /></tr></table><p>Max Length Total (mm): 115</p><p>Max Length Total Note: Refers to outer Row bytes and Inclusive of Package Length</p></section><section id="4E47A92C-B801-4BC5-BFC4-08C9D03B9ED0"><h2>Mainstream, Premium Mid Loss (PML), DQS, CH-1/CH-3, Inner</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: DQS</p><p>Channels: CH-1, CH-3</p><p>Pin group/Location: Inner</p><table><caption>SODIMM 2DPC Tee ClamShell (B2B) Mainstream, Premium Mid Loss (PML), DQS, CH-1/CH-3, Inner Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>M_A</td><td>MS</td><td>0.6</td></tr><tr><td>M_B</td><td>SL</td><td>14</td></tr><tr><td>M_D</td><td>SL</td><td /></tr><tr><td>M_E1</td><td>MS</td><td>5.5</td></tr><tr><td>M_E2</td><td>MS</td><td>5.5</td></tr></table><p>Max Length Total (mm): 115</p><p>Max Length Total Note: Refers to Inner Row bytes and Inclusive of Package Length</p></section><section id="BD8FD2C9-1F1F-43A7-91AC-CC1A3BBC4EE8"><h2>Mainstream, Premium Mid Loss (PML), RESET, MISC, All</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: RESET</p><p>Channels: MISC</p><p>Pin group/Location: All</p><table><caption>SODIMM 2DPC Tee ClamShell (B2B) Mainstream, Premium Mid Loss (PML), RESET, MISC, All Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>M_A</td><td>MS</td><td>13</td></tr><tr><td>M_B</td><td>SL</td><td>25</td></tr><tr><td>M_D</td><td>SL</td><td /></tr><tr><td>M_F</td><td>MS</td><td>10</td></tr></table><p>Max Length Total (mm): 200</p></section><section id="9F4A1EDA-0E5A-4A92-9C05-7A770FBFAAB5"><h2>LPDDR5/x</h2></section><section id="3CE3D6F0-6582-418D-952D-2DF6059F9037"><h2>CAMM2 x128 Type-3</h2><p>Pcb Type &amp; Thickness: Type-3, 0.9mm</p><div><div>LPCAMM2 x128  Type-3 PCB DQ, DQS, CA, CS, CLK Topology Diagram</div><image src="assets/images/6180554C-C9B5-4491-B2FA-881F1EF2B554.jpg" class="contentImage" /></div><div><div>LPCAMM2 x128 Type-3 Reset and RCOMP Topology Diagram</div><image src="assets/images/C8DD6759-4BCF-4D7B-B0BE-563362991A48.png" class="contentImage" /></div><div><div>LPCAMM2 x128 Type-3 CAMM Placement and Block Diagram</div><image src="assets/images/A6E0C431-5F51-4A21-99E0-01A0F985CDBF.png" class="contentImage" /></div><table><caption>CAMM2 x128 Type-3 Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>LPCAMM2 connector</td><td>Intel recommends to follow the latest version LPCAMM2 connector CAD symbol from JEDEC Spec.</td></tr><tr><td>PCB stackup</td><td>Type-3 stackup with minimum of 10 layers.</td></tr><tr><td>Layer assignment rules</td><td>Outer Row DQ signals on Layer 3, Inner Row DQ Signals on Layer 5, DQS, WCK, CA, CS, CLK signals on Layer 7 and Layer 9.
Follow the reference design (RVP).</td></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr><tr><td>Number of vias allowed</td><td>DQ/ RDQS/WCK CA/ CS/ CLK: Max 2 vias,
</td></tr><tr><td>GND stitching</td><td>For VSS stitching using microvia, target a minimum S:G ratio of 1:1 at signal layer transition.  
For VSS stitching using PTH, target a minimum S:G ratio of 2:1 at signal layer transition.
VSS via stitching pattern to be copied exactly from RVP/ clip files.</td></tr><tr><td>Max MS BO/ BI length</td><td>Refer to RFI/ EMC guidelines for the maximum microstrip BO/ BI length requirement.</td></tr><tr><td>Serpentine routing</td><td>Use 3x of dielectric height for serpentine routing spacing.</td></tr><tr><td>WCK Tee-segment guideline</td><td>Route with max differential impedance available; higher length helps reduce jitter, keep min 5 mm.</td></tr><tr><td>Bit/ Byte swapping rule</td><td>Bit swapping is allowed within each Byte for all memory technologies. 
Byte swapping is allowed within a 16-bit channel.
LPDDR5: x16 sub-channels can be swizzled within their x64 MC.
When swapping channel DQ, the CA/CS signals must be swapped as well.</td></tr><tr><td>Unused signals</td><td>Leave unused DDR signals (PARITY, extra CA) floating (no connect). ALERT is also unused and can be left floating (no connect) at CPU side.</td></tr><tr><td>Rtt/ Ctt for RESET</td><td>Keep R1 empty; R2 = 0 Ohm; C1 = 0.1 uF (no stuff).</td></tr><tr><td>RCOMP value</td><td>100 Ohm</td></tr></table><table><caption>Max number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>CA, CLK, CS, DQ, RDQS, WCK</td><td>2</td></tr><tr><td>RCOMP</td><td>1</td></tr></table><p>Signal Group: CA, CLK, CS, DQ, RDQS, WCK</p><p>Pin group/Location: Outer</p><p>Channels: CH-0, CH-2, CH-4, CH-6</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>SoC</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO1</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>Via1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>BO2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>BI1</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Via2</td><td>Via</td><td>6</td><td>7</td></tr><tr><td>BI2</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>LPCAMM2 Connector</td><td>Device</td><td>8</td><td>-1</td></tr></table><p>Signal Group: CA, CLK, CS, DQ, RDQS, WCK</p><p>Pin group/Location: Inner</p><p>Channels: CH-1, CH-3, CH-5, CH-7</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>SoC</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO1</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>Via1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>BO2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>BO3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>BI1</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>Via2</td><td>Via</td><td>7</td><td>8</td></tr><tr><td>BI2</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>LPCAMM2 Connector</td><td>Device</td><td>9</td><td>-1</td></tr></table><p>Signal Group: RCOMP</p><p>Pin group/Location: All</p><p>Channels: MISC</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>SoC</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>Via1</td><td>Via</td><td>1</td><td>2</td></tr><tr><td>M</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>Resistor</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>GND</td><td>Ground</td><td>4</td><td>-1</td></tr></table><p>Signal Group: RESET</p><p>Pin group/Location: All</p><p>Channels: MISC</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>SoC</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO1</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>Via1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>BO2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>VIA</td><td>Via</td><td>5</td><td>6</td></tr><tr><td>VIA</td><td>Via</td><td>5</td><td>8</td></tr><tr><td>R1</td><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>VDD2</td><td>Rail</td><td>7</td><td>-1</td></tr><tr><td>R2</td><td>Resistor</td><td>8</td><td>9</td></tr><tr><td>R2</td><td>Resistor</td><td>8</td><td>11</td></tr><tr><td>C1</td><td>Capacitor</td><td>9</td><td>10</td></tr><tr><td>GND</td><td>Ground</td><td>10</td><td>-1</td></tr><tr><td>Via2</td><td>Via</td><td>11</td><td>12</td></tr><tr><td>BI</td><td>Trace</td><td>12</td><td>13</td></tr><tr><td>LPCAMM2 Connector</td><td>Device</td><td>13</td><td>-1</td></tr></table></section><section id="System Memory~9F4A1EDA-0E5A-4A92-9C05-7A770FBFAAB5~3CE3D6F0-6582-418D-952D-2DF6059F9037~Length Matching"><h2>Length Matching</h2><table><caption>CAMM2 x128 Type-3 Length Matching</caption><tr><th>Signal Group</th><th>Plus/Minus</th><th>Reference Group</th><th>Within/Group</th><th>Up to memory/connector</th><th>Length/Delay</th><th>Min/Max/Range</th><th>Min</th><th>Max</th></tr><tr><td>DQ</td><td>-</td><td>WCK</td><td>Byte (x8)</td><td>Same DRAM</td><td>Length (mm)</td><td>Range</td><td>-12</td><td>14</td></tr><tr><td>DQ</td><td>-</td><td>RDQS</td><td>Byte (x8)</td><td>Same DRAM</td><td>Length (mm)</td><td>Range</td><td>-3</td><td>3</td></tr><tr><td>WCK</td><td>-</td><td>CLK</td><td>Channel (x16)</td><td>Same DRAM</td><td>Length (mm)</td><td>Range</td><td>-5</td><td>10</td></tr><tr><td>DQ</td><td>-</td><td>DQ</td><td>Byte (x8)</td><td>Same DRAM</td><td>Length (mm)</td><td>Max</td><td /><td>4</td></tr><tr><td>CLK</td><td>-</td><td>CA</td><td>Channel (x16)</td><td>Same DRAM</td><td>Length (mm)</td><td>Range</td><td>-5</td><td>5</td></tr><tr><td>CA</td><td>-</td><td>CA</td><td>Channel (x16)</td><td>Same DRAM</td><td>Length (mm)</td><td>Max</td><td /><td>7.5</td></tr><tr><td>CLK</td><td>-</td><td>CS</td><td>Channel (x16)</td><td>Same DRAM</td><td>Length (mm)</td><td>Range</td><td>-12.5</td><td>12.5</td></tr><tr><td>CS</td><td>-</td><td>CS</td><td>Channel (x16)</td><td>Same DRAM</td><td>Length (mm)</td><td>Max</td><td /><td>10</td></tr><tr><td>RDQS_P</td><td>-</td><td>RDQS_N</td><td>Pair (P-N)</td><td>Same DRAM</td><td>Length (mm)</td><td>Max</td><td /><td>0.1</td></tr><tr><td>WCK_P</td><td>-</td><td>WCK_N</td><td>Pair (P-N)</td><td>Same DRAM</td><td>Length (mm)</td><td>Max</td><td /><td>0.1</td></tr><tr><td>CLK_P</td><td>-</td><td>CLK_N</td><td>Pair (P-N)</td><td>Same DRAM</td><td>Length (mm)</td><td>Max</td><td /><td>0.1</td></tr><tr><td>CLK</td><td>-</td><td>CLK</td><td>All Channels</td><td>Within DRAM</td><td>Length (mm)</td><td>Max</td><td /><td>25</td></tr></table></section><section id="47D42A42-86FE-49D3-988F-98DE461FD722"><h2>Mainstream, Premium Mid Loss (PML), CA/CS, CH-0/CH-2/CH-4/CH-6, Outer</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: CA, CS</p><p>Channels: CH-0, CH-2, CH-4, CH-6</p><p>Pin group/Location: Outer</p><table><caption>CAMM2 x128 Type-3 Mainstream, Premium Mid Loss (PML), CA/CS, CH-0/CH-2/CH-4/CH-6, Outer Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO1</td><td>MS</td><td>8</td><td /></tr><tr><td>BO2</td><td>SL</td><td /><td>11-BO1</td></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>BI1</td><td>SL</td><td>2</td><td /></tr><tr><td>BI2</td><td>MS</td><td>0.6</td><td /></tr></table><p>Max Length Total (mm): 70</p><p>Max Length Total Note: Refers to Outer Row bytes and inclusive of package length.</p></section><section id="097C917A-D730-4C1B-8609-2ED2D673E26A"><h2>Mainstream, Premium Mid Loss (PML), CA/CS, CH-1/CH-3/CH-5/CH-7, Inner</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: CA, CS</p><p>Channels: CH-1, CH-3, CH-5, CH-7</p><p>Pin group/Location: Inner</p><table><caption>CAMM2 x128 Type-3 Mainstream, Premium Mid Loss (PML), CA/CS, CH-1/CH-3/CH-5/CH-7, Inner Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO1</td><td>MS</td><td>0.5</td><td /></tr><tr><td>BO2</td><td>SL</td><td /><td>8-BO1</td></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>BI1</td><td>SL</td><td>2</td><td /></tr><tr><td>BI2</td><td>MS</td><td>0.6</td><td /></tr></table><p>Max Length Total (mm): 70</p><p>Max Length Total Note: Refers to Inner Row bytes and inclusive of package length.</p></section><section id="0ECBEF8D-22CF-492F-B6C3-55B2337B3F02"><h2>Mainstream, Premium Mid Loss (PML), CLK, CH-0/CH-2/CH-4/CH-6, Outer</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: CLK</p><p>Channels: CH-0, CH-2, CH-4, CH-6</p><p>Pin group/Location: Outer</p><table><caption>CAMM2 x128 Type-3 Mainstream, Premium Mid Loss (PML), CLK, CH-0/CH-2/CH-4/CH-6, Outer Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO1</td><td>MS</td><td>8</td><td /></tr><tr><td>BO2</td><td>SL</td><td /><td>10 - BO1</td></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>BI1</td><td>SL</td><td>2</td><td /></tr><tr><td>BI2</td><td>MS</td><td>0.6</td><td /></tr></table><p>Max Length Total (mm): 70</p><p>Max Length Total Note: Refers to Outer Row bytes and inclusive of package length.</p></section><section id="E7E13EA9-A780-4F65-A8BB-0B8E95FD2913"><h2>Mainstream, Premium Mid Loss (PML), CLK, CH-1/CH-3/CH-5/CH-7, Inner</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: CLK</p><p>Channels: CH-1, CH-3, CH-5, CH-7</p><p>Pin group/Location: Inner</p><table><caption>CAMM2 x128 Type-3 Mainstream, Premium Mid Loss (PML), CLK, CH-1/CH-3/CH-5/CH-7, Inner Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO1</td><td>MS</td><td>0.5</td><td /></tr><tr><td>BO2</td><td>SL</td><td /><td>5.5-BO1</td></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>BI1</td><td>SL</td><td>2</td><td /></tr><tr><td>BI2</td><td>MS</td><td>0.6</td><td /></tr></table><p>Max Length Total (mm): 70</p><p>Max Length Total Note: Refers to Inner Row bytes and inclusive of package length.</p></section><section id="F356A482-A672-4CB7-AFEB-0B2821A38F7B"><h2>Mainstream, Premium Mid Loss (PML), DBI/DQ, CH-0/CH-2/CH-4/CH-6, Outer</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: DBI, DQ</p><p>Channels: CH-0, CH-2, CH-4, CH-6</p><p>Pin group/Location: Outer</p><table><caption>CAMM2 x128 Type-3 Mainstream, Premium Mid Loss (PML), DBI/DQ, CH-0/CH-2/CH-4/CH-6, Outer Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO1</td><td>MS</td><td>3.5</td><td /></tr><tr><td>BO2</td><td>SL</td><td /><td>5.5 - BO1</td></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>BI1</td><td>SL</td><td>2</td><td /></tr><tr><td>BI2</td><td>MS</td><td>0.6</td><td /></tr></table><p>Max Length Total (mm): 70</p><p>Max Length Total Note: Refers to Outer Row bytes and inclusive of package length.</p></section><section id="AE8F3B06-BA58-40F9-A76F-9C900CEA27BD"><h2>Mainstream, Premium Mid Loss (PML), DBI/DQ, CH-1/CH-3/CH-5/CH-7, Inner</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: DBI, DQ</p><p>Channels: CH-1, CH-3, CH-5, CH-7</p><p>Pin group/Location: Inner</p><table><caption>CAMM2 x128 Type-3 Mainstream, Premium Mid Loss (PML), DBI/DQ, CH-1/CH-3/CH-5/CH-7, Inner Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO1</td><td>MS</td><td>0.5</td><td /></tr><tr><td>BO2</td><td>SL</td><td /><td>6.5-BO1</td></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>BI1</td><td>SL</td><td>2</td><td /></tr><tr><td>BI2</td><td>MS</td><td>0.6</td><td /></tr></table><p>Max Length Total (mm): 70</p><p>Max Length Total Note: Refers to Inner Row bytes and inclusive of package length.</p></section><section id="53CA4A50-D301-4C5A-AB2B-1BEACD31A388"><h2>Mainstream, Premium Mid Loss (PML), RDQS, CH-0/CH-2/CH-4/CH-6, Outer</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: RDQS</p><p>Channels: CH-0, CH-2, CH-4, CH-6</p><p>Pin group/Location: Outer</p><table><caption>CAMM2 x128 Type-3 Mainstream, Premium Mid Loss (PML), RDQS, CH-0/CH-2/CH-4/CH-6, Outer Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO1</td><td>MS</td><td>7.8</td><td /></tr><tr><td>BO2</td><td>SL</td><td /><td>9 - BO1</td></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>BI1</td><td>SL</td><td>2</td><td /></tr><tr><td>BI2</td><td>MS</td><td>0.6</td><td /></tr></table><p>Max Length Total (mm): 70</p><p>Max Length Total Note: Refers to Outer Row bytes and inclusive of package length.</p></section><section id="82EF79F7-4088-482C-9759-2F32AD3E7FDC"><h2>Mainstream, Premium Mid Loss (PML), RDQS, CH-1/CH-3/CH-5/CH-7, Inner</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: RDQS</p><p>Channels: CH-1, CH-3, CH-5, CH-7</p><p>Pin group/Location: Inner</p><table><caption>CAMM2 x128 Type-3 Mainstream, Premium Mid Loss (PML), RDQS, CH-1/CH-3/CH-5/CH-7, Inner Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO1</td><td>MS</td><td>0.5</td></tr><tr><td>BO2</td><td>SL</td><td>6.5</td></tr><tr><td>M</td><td>SL</td><td /></tr><tr><td>BI1</td><td>SL</td><td>2</td></tr><tr><td>BI2</td><td>MS</td><td>0.6</td></tr></table><p>Max Length Total (mm): 70</p><p>Max Length Total Note: Refers to Inner Row bytes and inclusive of package length.</p></section><section id="823CF77B-8AB4-49BE-B34A-5C791E82BCDA"><h2>Mainstream, Premium Mid Loss (PML), RESET, MISC, All</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: RESET</p><p>Channels: MISC</p><p>Pin group/Location: All</p><table><caption>CAMM2 x128 Type-3 Mainstream, Premium Mid Loss (PML), RESET, MISC, All Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO1</td><td>MS</td><td>13</td><td /></tr><tr><td>BO2</td><td>SL</td><td /><td>25 - BO1</td></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>BI</td><td>MS</td><td>10</td><td /></tr></table><p>Max Length Total (mm): 200</p></section><section id="90D112BA-D216-472C-A1F7-BCE9E844E274"><h2>Mainstream, Premium Mid Loss (PML), WCK, CH-0/CH-2/CH-4/CH-6, Outer</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: WCK</p><p>Channels: CH-0, CH-2, CH-4, CH-6</p><p>Pin group/Location: Outer</p><table><caption>CAMM2 x128 Type-3 Mainstream, Premium Mid Loss (PML), WCK, CH-0/CH-2/CH-4/CH-6, Outer Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO1</td><td>MS</td><td>7.7</td><td /></tr><tr><td>BO2</td><td>SL</td><td /><td>2-BO1</td></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>BI1</td><td>SL</td><td>2</td><td /></tr><tr><td>BI2</td><td>MS</td><td>0.6</td><td /></tr></table><p>Max Length Total (mm): 70</p><p>Max Length Total Note: Refers to Outer Row bytes and inclusive of package length.</p></section><section id="3B8A2216-89C3-4019-B2FE-96686C279D7D"><h2>Mainstream, Premium Mid Loss (PML), WCK, CH-1/CH-3/CH-5/CH-7, Inner</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: WCK</p><p>Channels: CH-1, CH-3, CH-5, CH-7</p><p>Pin group/Location: Inner</p><table><caption>CAMM2 x128 Type-3 Mainstream, Premium Mid Loss (PML), WCK, CH-1/CH-3/CH-5/CH-7, Inner Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO1</td><td>MS</td><td>0.5</td><td /></tr><tr><td>BO2</td><td>SL</td><td /><td>2.5-BO1</td></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>BI1</td><td>SL</td><td>2</td><td /></tr><tr><td>BI2</td><td>MS</td><td>0.6</td><td /></tr></table><p>Max Length Total (mm): 70</p><p>Max Length Total Note: Refers to Inner Row bytes and inclusive of package length.</p></section><section id="A220A212-7E15-413D-83AC-D82788632009"><h2>MD x32 Type-4</h2><p>Pcb Type &amp; Thickness: Type-4 2-x-2+, 0.8mm</p><div><div>LPDDR5/x x32 Type4 DQ, RDQS, WCK, CA, CS, CLK Topology Diagram</div><image src="assets/images/9303DE71-039D-4C6A-AD32-8BC194BA92D8.JPG" class="contentImage" /></div><div><div>LPDDR5/x x32 Type-4 Reset and RCOMP Topology Diagram</div><image src="assets/images/A93C5A51-C392-4C26-8964-79998A654A22.png" class="contentImage" /></div><div><div>LPDDR5_x x32 Type-4 Memory Down Placement and Block Diagram</div><image src="assets/images/53CF86A3-B67A-44CD-A746-6FAED1F707CF.png" class="contentImage" /></div><table><caption>MD x32 Type-4 Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>PCB stackup</td><td>Type-4 (2-x-2+) stackup with minimum of 10 layers.</td></tr><tr><td>Layer assignment rules</td><td>Outer row DQ on layer 2, Inner row DQ on layer 4, CAC can be on layer 6/8. Please follow RVP / Clip files for the layer assignment details.</td></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr><tr><td>Number of vias allowed</td><td>DQ/ RDQS/ WCK: max 2 vias ; Only micro-vias allowed.
CA/ CS/ CLK: max 2 vias; Both micro-vias &amp; PTH allowed.
</td></tr><tr><td>GND stitching</td><td>For VSS stitching using microvia, target a minimum S:G ratio of 1:1 at signal layer transition.  
For VSS stitching using PTH, target a minimum S:G ratio of 2:1 at signal layer transition.
VSS via stitching pattern to be copied exactly from RVP / Clip files.</td></tr><tr><td>Serpentine routing</td><td>Use 3x of dielectric height for serpentine routing spacing. Do not apply serpentine routing in the break-out region.</td></tr><tr><td>Bit/ Byte swapping rule</td><td>Bit swapping is allowed within each Byte for all memory technologies. 
Byte swapping is allowed within a 16-bit channel. 
LPDDR5: x16 sub-channels can be swizzled within their x64 MC.
When swapping channel DQ, the CA/CS signals must be swapped as well.</td></tr><tr><td>Unused signals</td><td>Leave unused DDR signals (PARITY, extra CA) floating (no connect). ALERT is also unused and can be left floating (no connect) at CPU side.</td></tr><tr><td>Rtt/ Ctt for RESET</td><td>Keep R1 empty; R2 = 0 Ohm; C1 = 0.1 uF (no stuff).</td></tr><tr><td>RCOMP value</td><td>100 Ohm</td></tr><tr><td>DDR to Non-DDR trace spacing</td><td>Minimum 500 um.</td></tr></table><table><caption>Max number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Notes</th></tr><tr><td>DQ, RDQS, WCK</td><td>2</td><td>Only Micro Vias allowed</td></tr><tr><td>CA, CLK, CS</td><td>4</td><td>2 micro via and 2 PTH</td></tr><tr><td>RCOMP</td><td>2</td><td /></tr></table><p>Signal Group: CA, CS, DQ, RDQS, WCK</p><p>Pin group/Location: Inner, Outer</p><p>Channels: CH-0, CH-1, CH-2, CH-3, CH-4, CH-5, CH-6, CH-7</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>SoC</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>Via1</td><td>Via</td><td>1</td><td>2</td></tr><tr><td>BO</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>BI</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Via2</td><td>Via</td><td>5</td><td>6</td></tr><tr><td>DRAM</td><td>Device</td><td>6</td><td>-1</td></tr></table><p>Signal Group: RCOMP</p><p>Pin group/Location: All</p><p>Channels: MISC</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>SoC</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>Via1</td><td>Via</td><td>1</td><td>2</td></tr><tr><td>M</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>Resistor</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>GND</td><td>Ground</td><td>4</td><td>-1</td></tr></table><p>Signal Group: RESET</p><p>Pin group/Location: All</p><p>Channels: MISC</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>SoC</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO1</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>Via1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>BO2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>VIA</td><td>Via</td><td>5</td><td>6</td></tr><tr><td>VIA</td><td>Via</td><td>5</td><td>8</td></tr><tr><td>R1</td><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>VDD2</td><td>Rail</td><td>7</td><td>-1</td></tr><tr><td>R2</td><td>Resistor</td><td>8</td><td>9</td></tr><tr><td>R2</td><td>Resistor</td><td>8</td><td>11</td></tr><tr><td>C1</td><td>Capacitor</td><td>9</td><td>10</td></tr><tr><td>GND</td><td>Ground</td><td>10</td><td>-1</td></tr><tr><td>Via2</td><td>Via</td><td>11</td><td>12</td></tr><tr><td>Via2</td><td>Via</td><td>11</td><td>14</td></tr><tr><td>BI1_1</td><td>Trace</td><td>12</td><td>13</td></tr><tr><td>DRAM0</td><td>Device</td><td>13</td><td>-1</td></tr><tr><td>BI2_1</td><td>Trace</td><td>14</td><td>15</td></tr><tr><td>Via3</td><td>Via</td><td>15</td><td>16</td></tr><tr><td>Via3</td><td>Via</td><td>15</td><td>18</td></tr><tr><td>BI1_2</td><td>Trace</td><td>16</td><td>17</td></tr><tr><td>DRAM1</td><td>Device</td><td>17</td><td>-1</td></tr><tr><td>BO2_2</td><td>Trace</td><td>18</td><td>19</td></tr><tr><td>Via4</td><td>Via</td><td>19</td><td>20</td></tr><tr><td>Via4</td><td>Via</td><td>19</td><td>22</td></tr><tr><td>BI1_3</td><td>Trace</td><td>20</td><td>21</td></tr><tr><td>DRAM2</td><td>Device</td><td>21</td><td>-1</td></tr><tr><td>BI2_3</td><td>Trace</td><td>22</td><td>23</td></tr><tr><td>Via5</td><td>Via</td><td>23</td><td>24</td></tr><tr><td>BI1_4</td><td>Trace</td><td>24</td><td>25</td></tr><tr><td>DRAM3</td><td>Device</td><td>25</td><td>-1</td></tr></table></section><section id="System Memory~9F4A1EDA-0E5A-4A92-9C05-7A770FBFAAB5~A220A212-7E15-413D-83AC-D82788632009~Length Matching"><h2>Length Matching</h2><table><caption>MD x32 Type-4 Length Matching</caption><tr><th>Signal Group</th><th>Plus/Minus</th><th>Reference Group</th><th>Within/Group</th><th>Up to memory/connector</th><th>Length/Delay</th><th>Min/Max/Range</th><th>Min</th><th>Max</th></tr><tr><td>DQ</td><td>-</td><td>WCK</td><td>Byte (x8)</td><td>Same DRAM</td><td>Length (mm)</td><td>Range</td><td>-12</td><td>14</td></tr><tr><td>DQ</td><td>-</td><td>RDQS</td><td>Byte (x8)</td><td>Same DRAM</td><td>Length (mm)</td><td>Range</td><td>-3</td><td>3</td></tr><tr><td>WCK</td><td>-</td><td>CLK</td><td>Channel (x16)</td><td>Same DRAM</td><td>Length (mm)</td><td>Range</td><td>-5</td><td>10</td></tr><tr><td>DQ</td><td>-</td><td>DQ</td><td>Byte (x8)</td><td>Same DRAM</td><td>Length (mm)</td><td>Max</td><td /><td>4</td></tr><tr><td>CLK</td><td>-</td><td>CA</td><td>Channel (x16)</td><td>Same DRAM</td><td>Length (mm)</td><td>Range</td><td>-5</td><td>5</td></tr><tr><td>CA</td><td>-</td><td>CA</td><td>Channel (x16)</td><td>Same DRAM</td><td>Length (mm)</td><td>Max</td><td /><td>7.5</td></tr><tr><td>CLK</td><td>-</td><td>CS</td><td>Channel (x16)</td><td>Same DRAM</td><td>Length (mm)</td><td>Range</td><td>-12.5</td><td>12.5</td></tr><tr><td>CS</td><td>-</td><td>CS</td><td>Channel (x16)</td><td>Same DRAM</td><td>Length (mm)</td><td>Max</td><td /><td>10</td></tr><tr><td>RDQS_P</td><td>-</td><td>RDQS_N</td><td>Pair (P-N)</td><td>Same DRAM</td><td>Length (mm)</td><td>Max</td><td /><td>0.1</td></tr><tr><td>WCK_P</td><td>-</td><td>WCK_N</td><td>Pair (P-N)</td><td>Same DRAM</td><td>Length (mm)</td><td>Max</td><td /><td>0.1</td></tr><tr><td>CLK_P</td><td>-</td><td>CLK_N</td><td>Pair (P-N)</td><td>Same DRAM</td><td>Length (mm)</td><td>Max</td><td /><td>0.1</td></tr><tr><td>CLK</td><td>-</td><td>CLK</td><td>All Channels</td><td>Within DRAM</td><td>Length (mm)</td><td>Max</td><td /><td>25</td></tr></table></section><section id="AE3AF335-B63C-4332-A7D5-06B1651E2775"><h2>Mainstream, Premium Mid Loss (PML), CA/CS, CH-0/CH-2/CH-4/CH-6, Outer</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: CA, CS</p><p>Channels: CH-0, CH-2, CH-4, CH-6</p><p>Pin group/Location: Outer</p><table><caption>MD x32 Type-4 Mainstream, Premium Mid Loss (PML), CA/CS, CH-0/CH-2/CH-4/CH-6, Outer Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>SL</td><td>4</td><td /></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>BI</td><td>SL</td><td>4</td><td /></tr></table><p>Max Length Total (mm): 55</p><p>Max Length Total Note: Max length is package + motherboard.</p></section><section id="A447CB54-D26B-4094-B913-5A2481BF7FB0"><h2>Mainstream, Premium Mid Loss (PML), CA/CS, CH-1/CH-3/CH-5/CH-7, Inner</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: CA, CS</p><p>Channels: CH-1, CH-3, CH-5, CH-7</p><p>Pin group/Location: Inner</p><table><caption>MD x32 Type-4 Mainstream, Premium Mid Loss (PML), CA/CS, CH-1/CH-3/CH-5/CH-7, Inner Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>SL</td><td>4</td><td /></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>BI</td><td>SL</td><td>4</td><td /></tr></table><p>Max Length Total (mm): 55</p><p>Max Length Total Note: Max length is package + motherboard.</p></section><section id="F025C7FE-5E53-4DF8-ACBD-E9143A118769"><h2>Mainstream, Premium Mid Loss (PML), CLK, CH-0/CH-2/CH-4/CH-6, Outer</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: CLK</p><p>Channels: CH-0, CH-2, CH-4, CH-6</p><p>Pin group/Location: Outer</p><table><caption>MD x32 Type-4 Mainstream, Premium Mid Loss (PML), CLK, CH-0/CH-2/CH-4/CH-6, Outer Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>SL</td><td>4</td></tr><tr><td>M</td><td>SL</td><td /></tr><tr><td>BI</td><td>SL</td><td>4</td></tr></table><p>Max Length Total (mm): 55</p><p>Max Length Total Note: Max length is package + motherboard.</p></section><section id="009D1E76-B6BC-4E6C-B3E2-B777D81DDF33"><h2>Mainstream, Premium Mid Loss (PML), CLK, CH-1/CH-3/CH-5/CH-7, Inner</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: CLK</p><p>Channels: CH-1, CH-3, CH-5, CH-7</p><p>Pin group/Location: Inner</p><table><caption>MD x32 Type-4 Mainstream, Premium Mid Loss (PML), CLK, CH-1/CH-3/CH-5/CH-7, Inner Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>SL</td><td>4</td></tr><tr><td>M</td><td>SL</td><td /></tr><tr><td>BI</td><td>SL</td><td>4</td></tr></table><p>Max Length Total (mm): 55</p><p>Max Length Total Note: Max length is package + motherboard.</p></section><section id="2566BF78-A74D-4BB0-A5B7-008E72BD7A51"><h2>Mainstream, Premium Mid Loss (PML), DQ, CH-0/CH-2/CH-4/CH-6, Outer</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: DQ</p><p>Channels: CH-0, CH-2, CH-4, CH-6</p><p>Pin group/Location: Outer</p><table><caption>MD x32 Type-4 Mainstream, Premium Mid Loss (PML), DQ, CH-0/CH-2/CH-4/CH-6, Outer Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>SL</td><td>4</td><td>Keep the 80um neckdown DQ BO as short as possible. Recommend to go back to 95um TW once passing the voids region.</td></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>BI</td><td>SL</td><td>4</td><td /></tr></table><p>Max Length Total (mm): 55</p><p>Max Length Total Note: Max length is package + motherboard.</p></section><section id="1D3E07B0-EB5C-460A-BEF3-176840E858AC"><h2>Mainstream, Premium Mid Loss (PML), DQ, CH-1/CH-3/CH-5/CH-7, Inner</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: DQ</p><p>Channels: CH-1, CH-3, CH-5, CH-7</p><p>Pin group/Location: Inner</p><table><caption>MD x32 Type-4 Mainstream, Premium Mid Loss (PML), DQ, CH-1/CH-3/CH-5/CH-7, Inner Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>SL</td><td>4</td></tr><tr><td>M</td><td>SL</td><td /></tr><tr><td>BI</td><td>SL</td><td>4</td></tr></table><p>Max Length Total (mm): 55</p><p>Max Length Total Note: Max length is package + motherboard.</p></section><section id="8576A1A2-4520-422B-9C1A-E686543C60E3"><h2>Mainstream, Premium Mid Loss (PML), RDQS, CH-0/CH-2/CH-4/CH-6, Outer</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: RDQS</p><p>Channels: CH-0, CH-2, CH-4, CH-6</p><p>Pin group/Location: Outer</p><table><caption>MD x32 Type-4 Mainstream, Premium Mid Loss (PML), RDQS, CH-0/CH-2/CH-4/CH-6, Outer Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>SL</td><td>4</td></tr><tr><td>M</td><td>SL</td><td /></tr><tr><td>BI</td><td>SL</td><td>4</td></tr></table><p>Max Length Total (mm): 55</p><p>Max Length Total Note: Max length is package + motherboard.</p></section><section id="8046C9DD-FEFA-49F9-8383-79F4A1ED165A"><h2>Mainstream, Premium Mid Loss (PML), RDQS, CH-1/CH-3/CH-5/CH-7, Inner</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: RDQS</p><p>Channels: CH-1, CH-3, CH-5, CH-7</p><p>Pin group/Location: Inner</p><table><caption>MD x32 Type-4 Mainstream, Premium Mid Loss (PML), RDQS, CH-1/CH-3/CH-5/CH-7, Inner Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>SL</td><td>4</td></tr><tr><td>M</td><td>SL</td><td /></tr><tr><td>BI</td><td>SL</td><td>4</td></tr></table><p>Max Length Total (mm): 55</p><p>Max Length Total Note: Max length is package + motherboard.</p></section><section id="C26E6B9F-145F-44FF-99A7-B499653FEA6E"><h2>Mainstream, Premium Mid Loss (PML), RESET, MISC, All</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: RESET</p><p>Channels: MISC</p><p>Pin group/Location: All</p><table><caption>MD x32 Type-4 Mainstream, Premium Mid Loss (PML), RESET, MISC, All Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO1</td><td>MS</td><td>13</td><td /></tr><tr><td>BO2</td><td>MS</td><td /><td /></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>BI</td><td>SL</td><td>10</td><td /></tr></table><p>Max Length Total (mm): 200</p></section><section id="5222E2C8-7F0D-4303-AA08-3F145593C0EE"><h2>Mainstream, Premium Mid Loss (PML), WCK, CH-0/CH-2/CH-4/CH-6, Outer</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: WCK</p><p>Channels: CH-0, CH-2, CH-4, CH-6</p><p>Pin group/Location: Outer</p><table><caption>MD x32 Type-4 Mainstream, Premium Mid Loss (PML), WCK, CH-0/CH-2/CH-4/CH-6, Outer Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>SL</td><td>4</td></tr><tr><td>M</td><td>SL</td><td /></tr><tr><td>BI</td><td>SL</td><td>4</td></tr></table><p>Max Length Total (mm): 55</p><p>Max Length Total Note: Max length is package + motherboard.</p></section><section id="74E3CD58-F07F-485F-8848-A5CCD023523A"><h2>Mainstream, Premium Mid Loss (PML), WCK, CH-1/CH-3/CH-5/CH-7, Inner</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: WCK</p><p>Channels: CH-1, CH-3, CH-5, CH-7</p><p>Pin group/Location: Inner</p><table><caption>MD x32 Type-4 Mainstream, Premium Mid Loss (PML), WCK, CH-1/CH-3/CH-5/CH-7, Inner Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>SL</td><td>4</td></tr><tr><td>M</td><td>SL</td><td /></tr><tr><td>BI</td><td>SL</td><td>4</td></tr></table><p>Max Length Total (mm): 55</p><p>Max Length Total Note: Max length is package + motherboard.</p></section><section id="A3F04BA7-B4F4-4947-9B2E-1C8B683FDCCB"><h2>EMC General Considerations</h2></section><section id="3339263F-AF10-43FD-818F-69848C6A4B80"><h2>Ground Ring</h2><p>PCB ground (GND) rings on all layers with GND PTH vias are recommended along the edge of the board. Multiple mounting holes should be used connecting the PCB GND to chassis ground. It can significantly reduce the PCB edge coupled noise. </p><div><div>Guidelines for PCB GND Ring and GND Stitching Vias</div><image src="assets/images/C9EB9610-E8C9-4A88-968F-D627C0515D12.png" class="contentImage" /></div><p>Multiple GND stitching vias are required on all mechanical mounting pads including for internal device modules (e.g. SSD, WiFi module) and I/O connectors (e.g. USB, DP) throughout the platform.</p><div><div>Ground Ring with Ground Vias</div><image src="assets/images/71FE255E-7BD0-48DB-89B6-9E7F727B2517.png" class="contentImage" /></div></section><section id="273585D0-B4F1-43D7-B68F-BC4820EE8B32"><h2>Connector Decoupling</h2><p>Place a decoupling capacitor (0.1 uF, 0402 or smaller) on the power pins of all internal and external connectors to reduce power noise. These connectors include HDMI, DP, eDP, USB, Type C, FPC connectors, M.2, PCIe edge connector, etc.</p><div><div>Decoupling Capacitors Placement on Connector Power Pins</div><image src="assets/images/94D80E9D-A004-4CDD-8CF3-97667010B6A3.jpg" class="contentImage" /></div></section><section id="118C6B0B-FB79-42ED-A19D-E5DDE98CBE8B"><h2>Crossing Splits in Reference Plane</h2><p>Crossing a split in the reference plane increases emissions from signal traces.  Avoid crossing plane splits by moving the traces or reshape the reference plane.</p><div><div>Avoid Signal Traces Routings Across Split Planes</div><image src="assets/images/89623667-D1A1-4694-B3D4-924BE45D246A.jpg" class="contentImage" /></div></section><section id="15E356C5-7B37-447E-9645-88423793F507"><h2>Reference Discontinuity</h2><p>Changing reference plane from GND to power plane, or from power plane A to power plane B, may significantly increase noise emission. It is recommended to have stitching capacitors (0.1 uF, 0402 or smaller) to bridge the two reference planes and provide current return path and the stitching capacitor must be placed as close as possible to the signal trace.</p><div><div>Reduce Signal Referencing Discontinuities Impact</div><image src="assets/images/717A2119-6841-40D5-A431-086AAFAA1952.png" class="contentImage" /></div></section><section id="9126B7EF-FEF1-4317-B81C-EC449F3C2AFD"><h2>Crystal RF Immunity</h2><p>The crystal oscillator that provides the input clock to the CPU has been identified to be very sensitive to RF power from nearby radios. Radiated power from internal WWAN and WLAN antennas as well as from external WWAN/ WLAN devices placed near the platform can couple to the crystal and corrupt the clock signal causing issues such as screen flickering and system hang. Similarly, the crystal used with the Thunderbolt retimer is very sensitive to RF power, and noise from nearby antennas can result in connection loss with the device plugged into the Thunderbolt port. Refer to retimer collaterals in the EMC/RF Reference Documents section for XTAL specifications. The following RF Immunity Guidelines apply to both the 38.4 MHz crystal, RTC (real-time clock) crystal as well as the Thunderbolt retimer crystal.</p><ul><li><p>Follow crystal routing guidelines very carefully. (Refer to Platform Clock Associated Signal Guidelines section).</p></li><li><p>Implement a ground ring surrounding crystal and related components. Refer to the figure below. Do not connect external load caps to GND ring, but rather directly to GND plane on adjacent layer.</p></li><li><p>Use a shielded crystal component.</p></li><li><p>Ensure that clock and high-speed I/O traces are not routed in proximity to the crystal components and traces (XTAL_IN/OUT).</p></li><li><p>Place crystal far away from antennas and potential RF power coupling paths such as unshielded/ungrounded cables. The exact distance needed depends on the platform design. Platforms without board shield may have higher risk.</p></li><li><p>Chassis shielding and design plays a critical role in RF immunity. Refer to the EMC Mechanical Considerations section and collateral #602554.</p></li></ul><p>The following RF guidelines apply to RTC (real-time) crystal:</p><ul><li><p>Reserve a placeholder for the RF cap on the power plane for RTC. The capacitance of the stuffed RF cap can be tuned with respect to the potential unintended RF power. The footprint should be as close as possible to CPU side.</p></li></ul><div><div>RF Capacitor Placement Recommendation for RTC Crystal</div><image src="assets/images/0EE02434-23A7-495C-AE25-3443426A4BEB.png" class="contentImage" /></div></section><section id="47EA7D2E-67CB-4C2A-BD8D-0C6F6F6E5E5F"><h2>Crystal Ground Ring Requirements</h2><p>Adding a ground ring surrounding the crystal component, related components and routing can help reduce RF immunity risk.</p><div><div>Guidelines for Crystal Ground Ring Implementation and Components for RF Immunity</div><image src="assets/images/63CDC8FB-AF0E-462E-9BAE-A5E870E8F8D4.png" class="contentImage" /></div></section><section id="D5948BB7-3BC5-4E63-90C3-DA10BD677765"><h2>Memory RFI Mitigation</h2><p>Memory interface and DRAM devices generate narrowband and broadband RFI noise. The noise may interfere with radio bands. The following guidelines help to reduce the RFI risk due to memory.</p></section><section id="CA8A0228-398D-4E10-9A70-FDD3839B6004"><h2>Memory RFI Mitigation Consideration</h2><table><tr><th>Design Area</th><th>Wi-Fi only designs</th><th>Wi-Fi and WWAN/ 5G designs</th></tr><tr><td>Memory signals on Type-4 board</td><td>Fully stripline required </td><td>Fully stripline required </td></tr><tr><td>Memory signals main routing on Type-3 board</td><td>Main routing fully stripline required</td><td>Main routing fully stripline required</td></tr><tr><td>Memory signals breakout routing on Type-3 board</td><td>DQ microstrip breakout signals &lt;= 6.5 mm
CLK, WCK, DQS, CA microstrip breakout signals &lt;= 9 mm</td><td>DQ microstrip breakout signals &lt;= 6.5 mm
CLK, WCK, DQS, CA microstrip breakout signals &lt;= 9 mm</td></tr><tr><td>Memory device (SODIMM, solder down memory) shielding</td><td>Required antenna distance needs to be considered based on system dependency</td><td>Required antenna distance needs to be considered based on system dependency</td></tr><tr><td>Exposed memory power planes referenced to ground</td><td>RF capacitors are recommended</td><td>RF capacitors are recommended</td></tr><tr><td>Exposed memory power planes referenced to memory signals</td><td>On-board shield required and RF capacitors are required</td><td>On-board shield required and RF capacitors are required
Additional RF capacitors for WWAN interfere frequencies may require </td></tr><tr><td>Memory Radio Frequency Interference Mitigation (RFIM) Enabling</td><td>Recommended. Refer to Intel White Paper # 640438</td><td>Recommended. Refer to Intel White Paper # 640438</td></tr><tr /></table></section><section id="A59036C9-E11D-42F1-966A-895C438C2DDA"><h2>Memory Signals Design Guidelines</h2><p>It is recommended that DQ/ CLK/ DQS/ WCK/ CA signals are routed in inner layers, or the microstrip breakout trace length is required to be minimized as in the table below. An isolation ground guard ring is recommended on the surface layer between memory power plane and memory breakout signal routing. 
</p><table><tr><th>Signal Types</th><th>Total Microstrip Breakout Length (mm)</th></tr><tr><td>DQ</td><td>&lt;= 6.5</td></tr><tr><td>CLK, WCK, DQS, CA</td><td>&lt;= 9</td></tr><tr /></table><p>* BI microstrip length should be ≤ 1.5 mm based on system dependency. </p></section><section id="2C4AED3B-5382-4048-81E8-B66C197CAE03"><h2>Memory Power Plane Routing Guidelines</h2><p>It is recommended to embed memory power planes in inner PCB layers. If embedding memory power plane is not possible, please consider the following design guide: 
</p><p>When exposed memory power planes (VDD2/VDDQ) are referenced to solid GND, and memory data rate falls into Wi-Fi 2.4 GHz/ 5 GHz/ 6 GHz and WWAN radio bands, exposed memory power planes can radiate narrowband RFI noise at data rate frequency. </p><ul><li><p>It is recommended to add platform RF capacitors to mitigate power plane noise (refer to exposed memory Power plane RF capacitors decoupling below). </p></li><li><p>It is recommended to shield exposed memory power planes or add absorber. </p></li><li><p>If data rate does not fall into radio bands, the platform RF capacitors guideline can be optional. </p></li></ul><p>When exposed memory power planes are referenced to memory signals, exposed memory power planes can radiate both narrowband and broadband RFI noise. </p><ul><li><p>Required platform RF capacitors to mitigate power plane noise (refer to exposed memory power plane RF Capacitor placement as below). </p></li><li><p>Required shielding on exposed memory power planes or add absorber. </p></li><li><p>Highly recommended avoiding surface memory power plane reference to memory signal, instead, surface memory power planes shall be referenced to solid GND plane in adjacent layer. </p></li></ul><div><div>RFI Suppression Guidelines on Memory Signal and Power Plane Exposure</div><image src="assets/images/6FD9D495-ADEA-4A21-891E-68D25EBF701B.png" class="contentImage" /></div><div><div>Exposed Memory Power Plane RF Decoupling Capacitors</div><image src="assets/images/1D81749E-1CBA-4936-8F1B-0648E95185A7.png" class="contentImage" /></div><p>Memory power plane could be shared or separated based on design configuration. </p><p>RF decoupling capacitors are paired in groups. </p><ul><li><p>0402 12 pF and 0402 2.2 pF </p></li><li><p>0201 15 pF and 0201 3.0 pF </p></li></ul><p>RF decoupling capacitors pairs placement.</p><ul><li><p>&lt; 4 mm proximity from CPU and memory devices </p></li><li><p>Pair-to-pair distance &lt; 12 mm. </p></li><li><p>Evenly distributed. </p></li></ul></section><section id="E10D71B5-6958-4D75-AD80-B9A9F5D0EA02"><h2>Memory Devices</h2><p>Memory devices (ex. DRAM, SODIMM, LPCAMM2) can radiate broadband and narrowband RFI noise and may cause radio frequency interference. A combination of EMI shield and antenna placement is one of the solutions to mitigate noise from memory devices.</p><p>SODIMM memory devices can cause higher RFI noise than the soldered down DRAM devices and it is recommended to use an EMI shield for the SODIMM memory devices and/or use the DDR RFI Mitigation (RFIM) feature.</p><p>Refer to the sections “On-Board Shielding” and “Intel DDR RFI Mitigation (RFIM) Software Feature” for more information.</p></section><section id="8FEA9FD6-934C-43F6-97D8-47121D01C08E"><h2>LPCAMM2 PCB Design Guidelines</h2><p>1) Avoid exposed power planes  </p><p>Avoid exposed memory power plane on top and bottom side of motherboard. Distribute GND stitching vias across the GND plane.  </p><div><div>Avoid Exposed Memory Power Plane on Top and Bottom Side of Motherboard</div><image src="assets/images/9E013306-0822-427E-A8B5-E3228E004DC1.png" class="contentImage" /></div><p>2) LPCAMM2 back plate grounding and module retention screws </p><p>For improved RFI performance, it is recommended to ensure a ground connection between the LPCAMM2 module and the PCB.  </p><ul><li><p>Expose ground pads with multiple ground stitching vias around mechanical mounting/screw holes on the bottom side of the motherboard PCB (to allow ground contact of the back plate). </p></li><li><p>A back plate with a custom nut (or EMI washer, alternatively) is recommended to ensure ground connection between back plate and PCB bottom layer ground.  </p></li><li><p>The recommended back plate and threaded insert/custom nut dimensions are the following figure (in mm). </p></li><li><p>Conductive screws without any coating/paint are recommended to secure the module to the motherboard. The screw's dimensions guidelines (in mm) are based on a recommended LPCAMM2 module-level shield.  </p></li></ul><div><div>Provide solder mask opening for GND (VSS) around mounting holes</div><image src="assets/images/FBF72D65-D81F-47B7-838D-AC172BE71F0A.png" class="contentImage" /></div><div><div>Back plate with threaded insert or nut for ground contact to PCB</div><image src="assets/images/DC103298-117B-4D5F-A789-A3B479E05E9E.png" class="contentImage" /></div><div><div>Recommended LPCAMM2 module screw dimensions</div><image src="assets/images/0F28A15F-5BA6-43FF-9AC1-F6D5DD8C2EF8.png" class="contentImage" /></div><p>3) LPCAMM2 Module-level Shield </p><p>A module-level EMI shield can be installed on the LPCAMM2 module as illustrated in the pictures below. The shield must make ground contact to the ground ring on the periphery of the module. A top plate/EMI shield with conductive foam gaskets can be used to achieve the ground contact of the shield with the module PCB. The figures below show the recommended dimensions for the shield and conductive gaskets.</p><div><div>Optional on-module shield for LPCAMM2</div><image src="assets/images/687A678D-49AB-4715-BA2F-95DC4AE9F376.png" class="contentImage" /></div><div><div>Recommended dimensions for LPCAMM2 on-module shield</div><image src="assets/images/09FD29DC-0D3C-46A8-AA00-61C05B87A5FE.png" class="contentImage" /></div><div><div>Critical dimensions for conductive gasket for LPCAMM2 on-module shield</div><image src="assets/images/0EB4C4D6-5562-4EE4-885D-54FA751D4C4A.png" class="contentImage" /></div></section><section id="755D81A3-2486-493E-8DF6-4B5B189160BC"><h2>Intel DDR RFI Mitigation (RFIM) Software Feature</h2><p>DDR RFIM is a frequency-shifting RFI-mitigation software feature.  The DDR RFIM feature is primarily aimed at resolving narrowband RFI from memory (DDR and LPDDR technologies and both soldered-down and modules) for the Wi-Fi in high frequency bands (5 to 7GHz). By changing the DDR data rate, using Intel dynamic voltage and frequency scaling (DVFS) technology, the narrowband memory noise at the clock harmonic frequency can be shifted out of a radio band of interest, thus mitigating RFI to the radio. The change of the DDR data rate is dynamic based on the radio channel in use. </p><p>Dynamic DDR data rate selection and control can be done at the request of the Intel integrated Wi-Fi firmware (CNVi) or at the request of Intel’s DTT DDR RFIM policy. In systems with CNVi installed, the feature is enabled by default. In systems with discrete Intel or 3rd party Wi-Fi, the DDR RFIM policy must be enabled in DTT. For both cases, the OEM has the option to customize the DDR RFI table (list of Wi-Fi channels affected by each DDR frequency of the system) based on the measured platform noise. </p><p>Intel also offers a semiautomatic tool to characterize the platform DDR noise and customize the DDR RFI table that is an input to RFIM. It is highly recommended to use the tool to characterize the noise from the different memory DVFS points. Refer to white papers #640438 and #816192 for detailed information. </p></section><section id="AA486C21-46D4-464B-8F4F-57C10235084B"><h2>DLVR RFI Design Guidelines</h2><p>The Digital Linear Voltage Regulator (DLVR) may induce RF noise on input power planes / rails that couple to radio antennas, resulting in RF interference within radio bands.</p><p>The following guidelines help to reduce the RFI risk due to DLVR. </p></section><section id="F6FB7EF0-8FF6-45AC-B880-3C22FC196CD6"><h2>Minimize DLVR Input Power Planes’ Exposure</h2><p>It is recommended that the DLVR input power plane (VCCCORE) size be minimized on surface layers while considering PI requirements. Refer to power integrity requirement for resistance and VR sense feedback recommendations. </p></section><section id="0EE5F1DB-F9DA-4046-9EA2-ADEFD5ECAAA1"><h2>RF Decoupling Capacitors on DLVR Input Power Planes</h2><p>High-frequency decoupling capacitors on the DLVR input power plane(s) can help in DLVR noise-reduction. Since there are system-level dependencies for the RFI, in certain scenarios (like a system with aggressive antenna placement to DLVR input power plane or WWAN radio), it is recommended to have placeholders for decoupling capacitors. The following table and figures show the recommended values and placement for the decoupling capacitors and an example of layout implementation. </p><div><div>RF Decoupling Capacitor Guideline for DLVR</div><image src="assets/images/1BF19B43-0EB1-48F7-89FB-198B6A3D0872.png" class="contentImage" /></div><div><div>Example of RF Cap Placement for DLVR power plane</div><image src="assets/images/71F93982-D919-47C5-B3F1-172EEBB98561.png" class="contentImage" /></div></section><section id="108695AD-C054-4172-8B68-0513CFFD46A6"><h2>NPU and GPU Power Planes RFI Design Guidelines</h2><p>The Neural Processing Unit (NPU) and Graphics Processing Unit (GPU) may induce RF noise on power planes / rails that couple to radio antennas, resulting in RF interference within radio bands.</p><p>The following guidelines help to reduce the RFI risk due to NPU and GPU power planes.</p></section><section id="CBBB7731-8B5E-4675-B5ED-2B978DC164C8"><h2>RF Decoupling Capacitors on NPU and GPU Power Planes</h2><p>It is recommended to have placeholders for high-frequency decoupling capacitors on the VCCSA (NPU power plane) and VCCGT (GPU power plane). These decoupling capacitors may help in reducing potential NPU and GPU noise in certain scenarios such as a system with aggressive antenna placement to NPU and GPU power planes. The following table and figure show the recommended values and placement for the decoupling capacitors:</p><div><div>RF Decoupling Capacitor Guideline for NPU and GPU Power Planes</div><image src="assets/images/D1A7A230-7F87-445A-9D6E-57C696B40F0E.png" class="contentImage" /></div><table><tr><th>Case #</th><th>Location of Decoupling Capacitor </th><th>Capacitance for 2.4GHz Band</th><th>Comments</th><th>$[internal]Cap Stuffing Option for Internal Validation</th></tr><tr><td>Case: 1</td><td>Directly underneath pair of NPU / GPU and GND vias (Directly from BGAs) on the plane</td><td>6 x 8.2pF (0402 size) or
 6 x 10pF (0201 size)</td><td>Preferred placement for RF decoupling capacitors.
Capacitors are recommended to be placed directly underneath the pair of NPU / GPU - GND vias at bottom layer or at least within the CPU's shadow area.</td><td>Stuffed</td></tr><tr><td>Case: 2</td><td>&lt; 5mm from NPU / GPU BGA routed with short trace</td><td>6 x capacitors 
(expected &lt;= 8.2pF for 0402 size, value is layout dependent)</td><td>Due to trace parasitic, the capacitance value may need to be tuned based on specific layout</td><td>Stuffed</td></tr><tr><td>Case: 3</td><td>&gt; 5mm away from NPU / GPU BGA</td><td>Not recommended</td><td>RF capacitors are NOT effective for RFI reduction in this location of placement</td><td>Stuffed</td></tr><tr /></table></section><section id="348B68E3-84ED-424F-8D31-9D75505372A6"><h2>HSIO RFI Mitigation</h2><p>Exposed high speed I/O routing traces are considered as RF interference source. The RF interference level depends on interface signal characteristics such as data rate and distance between antenna and signal trace.</p></section><section id="48E6E9FB-12BD-4D90-B1D9-6EB9C9BFCED7"><h2>Minimize Exposed High Speed I/O Channel Routing</h2><p>It is recommended that the routing of I/O interfaces in the table below be embedded in inner layers and covered by solid ground. Due to routing limitations, full stripline routing may not be possible at breakout and the routing at the connector region. Refer to the table below for maximum microstrip length.  </p><table><tr><th>Interface</th><th>Data Rate</th><th>Max Breakout Length (Microstrip)</th><th>Max Routing Length at Connector Region (Microstrip)</th><th>Cable Shielding</th><th>Note</th></tr><tr><td>eUSB2 </td><td>480 Mbps </td><td>&lt; 38 mm </td><td>&lt; 25 mm </td><td>Shielded FPC/ Shielded FFC/ Coax </td><td /></tr><tr><td>UFS reference clock </td><td>38.4MHz </td><td>&lt; 38 mm </td><td>&lt; 25 mm </td><td>Shielded FPC/ Shielded FFC/ Coax </td><td>Add a placeholder shunt capacitor (0402 or 0201 size) near to UFS device.  
Refer to UFS Reference Clock PDG chapter for more information about capacitor placement.</td></tr><tr><td>UFS 4.0 Gear 5 </td><td>20 Gbps (Rate A),  
23.32 Gbps (Rate B) </td><td>&lt; 38 mm </td><td>&lt; 25 mm </td><td>Shielded FPC/ Shielded FFC/ Coax </td><td /></tr><tr><td>CNVio3 (STEP)</td><td>12 Gbps</td><td>Refer to CNVio3 subsection (under High Speed chapter CNVio Bus section)</td><td>Refer to CNVio3 subsection (under High Speed chapters CNVio Bus section)</td><td>Not applicable</td><td>Keep out distance of CNVio3 signals (microstrip) to Wi-Fi antenna &gt; 15 mm. Refer to Intel document #610694 for the latest Intel Wi-Fi module RFI/EMC recommendations.</td></tr><tr><td>DMIC Clk</td><td /><td>&lt; 38 mm</td><td>&lt; 25 mm</td><td>Shielded FPC/ Shielded FFC/ Coax</td><td /></tr><tr><td>DP</td><td>8.1 Gbps</td><td>&lt; 38 mm</td><td>&lt; 25 mm</td><td>Shielded FPC/ Shielded FFC/ Coax</td><td /></tr><tr><td>DP</td><td>10 Gbps</td><td>&lt; 38 mm</td><td>&lt; 25 mm</td><td>Shielded FPC/ Shielded FFC/ Coax</td><td /></tr><tr><td>DP</td><td>20 Gbps</td><td>&lt; 38 mm</td><td>&lt; 25 mm</td><td>Shielded FPC/ Shielded FFC/ Coax</td><td /></tr><tr><td>eDP</td><td>8.1 Gbps</td><td>&lt; 38 mm</td><td>&lt; 25 mm</td><td>Shielded FPC/ Shielded FFC/ Coax</td><td /></tr><tr><td>HDMI 2.1</td><td>6 Gbps</td><td>&lt; 38 mm</td><td>&lt; 25 mm</td><td>Shielded FPC/ Shielded FFC/ Coax</td><td /></tr><tr><td>HDMI 2.1</td><td>12 Gbps</td><td>&lt; 38 mm</td><td>&lt; 25 mm</td><td>Shielded FPC/ Shielded FFC/ Coax</td><td /></tr><tr><td>PCIe4</td><td>16 Gbps</td><td>&lt; 38 mm</td><td>&lt; 25 mm</td><td>Shielded FPC/ Shielded FFC/ Coax</td><td>Refer to PCIe Gen4 Add-in Card Clock Topology or PCIe Gen4 Device Down Clock Topology (under High Speed I/Os and PCH I/Os chapter) for more EMC/ RF noise protection recommendations.</td></tr><tr><td>PCIe5</td><td>32 Gbps</td><td>&lt; 38 mm</td><td>&lt; 25 mm</td><td>Shielded FPC/ Shielded FFC/ Coax</td><td>Refer to PCIe Gen5 Add-in Card Clock Topology or PCIe Gen5 Device Down Clock Topology (under High Speed I/Os and PCH I/Os chapter) for more EMC/ RF noise protection recommendations.</td></tr><tr><td>PCIe Differential Clock</td><td>100 MHz</td><td>&lt; 38 mm</td><td>&lt; 25 mm</td><td>Shielded FPC/ Shielded FFC/ Coax</td><td>Refer to PCIe Gen4/Gen5 Add-in Card Clock Topology or PCIe Gen4/Gen5 Device Down Clock Topology (under High Speed I/Os chapter) for more EMC/ RF noise protection recommendations.</td></tr><tr><td>SPI Clk</td><td /><td>&lt; 38 mm</td><td>&lt; 25 mm</td><td>Shielded FPC/ Shielded FFC/ Coax</td><td /></tr><tr><td>TCP USB+DP</td><td>10 and 20 Gbps</td><td>&lt; 38 mm</td><td>&lt; 25 mm</td><td>Shielded FPC/ Shielded FFC/ Coax</td><td /></tr><tr><td>TCP TBT5</td><td>20 Gbps</td><td>&lt; 38 mm</td><td>&lt; 25 mm</td><td>Shielded FPC/ Shielded FFC/ Coax</td><td /></tr><tr><td>USB2.0</td><td>480 Mbps</td><td>&lt; 38 mm</td><td>&lt; 25 mm</td><td>Shielded FPC/ Shielded FFC/ Coax</td><td /></tr><tr><td>USB3.2 Gen1</td><td>5 Gbps</td><td>&lt; 38 mm</td><td>&lt; 25 mm</td><td>Shielded FPC/ Shielded FFC/ Coax</td><td /></tr><tr><td>USB3.2 Gen2</td><td>10 Gbps</td><td>&lt; 38 mm</td><td>&lt; 25 mm</td><td>Shielded FPC/ Shielded FFC/ Coax</td><td /></tr><tr /></table><p>For HSIO cable and connector information, refer to EMC Mechanical Considerations section.</p></section><section id="3C553D3C-11A8-41FD-B00F-4E833AB20632"><h2>eDP RFI Mitigation</h2></section><section id="4FAC6177-10FF-4678-B320-9484BE53392C"><h2>RF Interference from Embedded Display Port (eDP) Interface and TCON</h2><p>In designs with small form factors, RF interference from eDP interface has become more problematic due to the increase of thinner and lighter devices, which limit options for effective cable shielding and antenna isolation. While the data rates increase, the high-frequency data and clocks generate RF noise that falls into Wi-Fi radio bands. Besides RF noise from eDP, timing controller (TCON), used to convert the eDP signal and drive the individual pixels of the display, could be another source of interference. </p></section><section id="FBCCE6A6-F637-42ED-B61C-DBE9ACA5CB31"><h2>Narrowband Spur Noise from eDP Data and TCON Clock</h2><p>To prevent interference with radio bands, select the eDP data rates that ensure the fundamental frequencies and harmonics of the eDP signals do not fall into Wi-Fi radio bands. The data rates 2.43 Gbps and 6.75 Gbps should be avoided to mitigate the RF noise impact on Wi-Fi radios. Hence, display panels supporting 2.7/8.1 Gbps should be chosen. Other mitigation solutions such as using high-quality shielding cable for eDP and TCON connection/board or enabling spread spectrum clocking may provide effective but limited noise reduction as an alternative solution. </p><div><div>Mitigate RF interference by preventing using data rate falling into Wi-Fi radios</div><image src="assets/images/2715AEBC-218A-4BD5-B57A-E3884FD77DB7.png" class="contentImage" /></div><div><div>TCON clock noise falling into Wi-Fi bands</div><image src="assets/images/615F854E-3293-47DB-A0E3-03159504DA17.png" class="contentImage" /></div></section><section id="BF7D65F2-8FC9-4132-9CCC-4F4F64A66156"><h2>eUSB2V2 (Internal Validation)</h2><p>It is recommended that eUSB2V2 routing be embedded in inner layers and covered by solid ground. Due to routing limitations, full stripline routing may not be possible at breakout region and the routing at the connector region. Please refer to the table below for maximum microstrip length.</p><table><tr><th>Interface</th><th>Max Routing Length at Breakout Region (Microstrip)</th><th>Max Routing Length at Connector Region (Microstrip)</th><th>Cable Shielding</th></tr><tr><td>eUSB2V2</td><td>&lt; 38 mm</td><td>&lt; 25 mm</td><td>Shielded FPC/ Shielded FFC/ Coax</td></tr><tr /></table></section><section id="83CC164E-ECED-4A9E-8AD7-C16D1E856C53"><h2>EMC Component Selection</h2></section><section id="65EC7299-A5EE-4100-B065-0860BE1553CF"><h2>Common Mode Choke Selection</h2><p>The common mode choke (CMC) selection is shown below. Alternatively, PCB CMC can be also considered for DP 1.4, DP 2.0, eDP, TCP USB+DP (10 Gbps), USB 3.2 Gen 1 and USB3.2 Gen2 signal. Refer to Intel document #546122 for Intel PCB Common Mode Choke License Technology Technical White Paper.</p><table><tr><th>Interface</th><th>Data Rate</th><th>CMC Placement</th><th>CMC Cutoff Frequency (3-dB Bandwidth)</th><th>CMC Insertion Loss</th><th>CM Rejection (10-dB Band)</th><th>$[internal] Reference Part</th></tr><tr><td>DP</td><td>8.1 Gb/s</td><td>&lt;25 mm routing length from connector</td><td>&gt;10 GHz</td><td>&lt; 1.2 dB @ 5 GHz</td><td>1.8-3.8 GHz</td><td>NFG0QHB372HS2</td></tr><tr><td>DP</td><td>10 Gb/s</td><td>&lt;25 mm routing length from connector</td><td>&gt;10 GHz</td><td>&lt; 1.2 dB @ 5 GHz</td><td>1.8-3.8 GHz</td><td>NFG0QHB372HS2</td></tr><tr><td>DP</td><td>20 Gb/s</td><td>&lt;25 mm routing length from connector</td><td>&gt;10 GHz</td><td>&lt; 0.62 dB @ 10GHz</td><td>1.8-3.8 GHz</td><td>NFG0QHB542HS2</td></tr><tr><td>eDP</td><td>8.1 Gb/s</td><td>&lt;25 mm routing length from connector</td><td>&gt; 10 GHz</td><td>&lt; 1.2 dB @ 5 GHz</td><td>1.8 - 3.8 GHz</td><td>NFG0QHB372HS2</td></tr><tr><td>HDMI 2.1</td><td>&lt; 6 Gb/s</td><td>&lt;25 mm routing length from connector</td><td>&gt;6 GHz</td><td>&lt; 0.8 dB @1.5 GHz / &lt; 1.5 dB @3.0 GHz</td><td>0.3-3.8 GHz</td><td>DLM0QSB350HY2</td></tr><tr><td>HDMI 2.1</td><td>12 Gb/s</td><td>&lt;25 mm routing length from connector</td><td>&gt;10 GHz</td><td>&lt; 1.0 dB @ 6 GHz</td><td>0.3-3.8 GHz</td><td>NFG0QHB372HS2 </td></tr><tr><td>USB2.0*</td><td>480 Mb/s</td><td>&lt;25 mm routing length from connector</td><td /><td>&lt; 0.2 dB @240 MHz</td><td>0.5-2.0 GHz</td><td>DLW21SN900SQ2L</td></tr><tr><td>eUSB2.0* </td><td>480 Mb/s </td><td>&lt;25 mm routing length from connector </td><td>  </td><td>&lt;0.2 dB @240 MHz </td><td>0.5-2.0 GHz </td><td>DLW21SN900SQ2L </td></tr><tr><td>USB3.2 Gen 1</td><td>5 Gb/s</td><td>&lt;25 mm routing length from connector</td><td>&gt;7.5 GHz</td><td>&lt; 1.5 dB @2.5 GHz</td><td>1.8-3.8 GHz</td><td>NFG0QHB372HS2</td></tr><tr><td>USB3.2 Gen 2</td><td>10 Gb/s</td><td>&lt;25 mm routing length from connector</td><td>&gt;10 GHz</td><td>&lt; 1.2 dB @ 5 GHz</td><td>1.8-3.8 GHz</td><td>NFG0QHB372HS2</td></tr><tr /></table><p>* Common mode chokes with a target common mode impedance of 80 to 90 Ohm at 100 MHz generally provide adequate noise attenuation for USB 2.0 and eUSB 2.0.</p><p>Higher impedance CMC generally have a greater damaging effect on signal quality. Signal quality must be checked for low-speed, full-speed and high-speed USB operations in case high impedance component is used. </p></section><section id="C2397E02-BCC8-4234-8BD4-F207BE2622AE"><h2>CMC Placement Guideline for USB3 Interface</h2><table><tr><th>Port Usage Scenario</th><th>CMC Guideline</th></tr><tr><td>USB3 only</td><td>Place Tx CMCs; Rx CMCs are optional</td></tr><tr><td>USB3 &amp; DP</td><td>Place both Tx and Rx CMCs due to emission from DP </td></tr><tr><td>USB3 &amp; TBT</td><td>Do not place either Tx or Rx CMCs</td></tr><tr /></table></section><section id="E6A0BC37-402C-4C9E-A03C-8A1F8115E4FD"><h2>ESD Diode Selection</h2><p>ESD diode selection recommendations below only apply to interfaces with:</p><ul><li><p>Hotplug input/output port application (external ports that exposed to end user)</p></li><li><p>Direct connection between SOC and connector (Eg, without redriver / retimer in between)</p></li></ul><p>For interfaces that require retimer:</p><ul><li><p>Intel retimer: Refer to Thunderbolt retimer or controller documentation for more details, document number can be found in PDG chapter “EMC/RF Reference Documents”.</p></li><li><p>Third party retimer: Customer may contact vendor for necessary ESD protection.</p></li></ul><p>For further ESD design optimization, customers may refer to Chapter “System Efficient ESD Design (SEED)” for more details.</p><table><tr><th>Interface</th><th>Data Rate</th><th> ESD Diode Placement</th><th>ESD Diode Shunt Capacitance</th><th>ESD Diode Rdyn</th><th>ESD Diode Reverse Working Voltage</th><th>$[internal]Reference Part</th></tr><tr><td>HDMI 2.1 Direct Connect Rate ≤ 6 Gbps (Data)</td><td>≤ 6 Gbps  </td><td>&lt; 25 mm routing length from connector  </td><td>&lt; 0.4 pF  </td><td>&lt; 0.5 Ohm  </td><td>4.0 V </td><td>PESD4V0Z1BSF </td></tr><tr><td>HDMI 2.1 Direct Connect Rate &gt; 6Gbps (Data)</td><td>&gt; 6 Gbps  </td><td>&lt; 25 mm routing length from connector  </td><td>&lt; 0.4 pF  </td><td>&lt; 0.5 Ohm  </td><td>4.0 V </td><td>PESD4V0Z1BSF </td></tr><tr><td>HDMI connector HPD/DDC pins</td><td>   </td><td>&lt; 25 mm routing length from connector  </td><td>   </td><td>   </td><td>5.0 V  </td><td>PESD5V0H1BSF  </td></tr><tr><td>USB2.0</td><td>480 Mbps  </td><td>&lt; 25 mm routing length from connector  </td><td>&lt; 1.5 pF  </td><td>&lt; 0.8 Ohm  </td><td>5.5 V  </td><td>ESD131-B1-W0201  </td></tr><tr><td>USB3.2 Gen1/2 Type A </td><td>≤ 10 Gbps  </td><td>&lt; 25 mm routing length from connector  </td><td>&lt; 0.35 pF  </td><td>&lt; 0.5 Ohm  </td><td>3.3 V  </td><td>PESD3V3Z1BSF  </td></tr><tr><td /><td /><td /><td /><td /><td /><td /></tr><tr /></table></section><section id="096190E9-6369-46F5-8F6F-B0422E8AB085"><h2>Other Component Selection</h2><table><tr><th>Interface/ IO Connector</th><th>Component Requirement</th><th>Recommended Details</th><th>$[internal] Reference Part</th></tr><tr><td>Type C Connector ESD Protection (#1)</td><td>ESD protection for Tx/Rx, CC, SBU lines</td><td>Refer ESD Diode Selection chapter for more details.</td><td /></tr><tr><td>Type C Connector D+/- (#2)</td><td>ESD and CMC protection for USB 2 data lines</td><td>Refer ESD diode selection and Common mode choke selection chapter for more details respectively.</td><td /></tr><tr><td>Type-C connector CC pins (#3)</td><td>Decoupling capacitors on CC1 and CC2 pins</td><td>Refer to USB PD controller Specification, if not 200 pF is recommended.</td><td /></tr><tr><td>Type-C connector Tx/ Rx AC caps (#4)</td><td>AC caps for Tx, Rx lanes</td><td>In order to avoid EOS damage due to shorting between VBUS and adjacent pins, AC cap with voltage rating &gt;= 50 V VBUS maximum voltage rating is required for both Tx and Rx lanes; consider EPR requirement if applicable.  The AC cap needs to be next to the connector and followed by ESD diode. Refer to SI PDG for values/placement.</td><td /></tr><tr><td>Type-C connector VBUS pins</td><td>Ferrite bead on VBUS (#5)</td><td>Optional. 
Selection based on current rating requirement of the platform.</td><td /></tr><tr><td>Type-C connector VBUS pins</td><td>Decoupling capacitors on VBUS signal pins (x4) (#6)</td><td>Refer to Type-C Specifications for more details. (If no specific value is given then it is recommended to use 0.1 uF, 0402 or smaller)</td><td /></tr><tr><td>Type-C connector VBUS pins</td><td>VBUS ESD Protection (#7)</td><td>Select the TVS diode as per the VBUS voltage ratings. </td><td /></tr><tr><td>AC JACK (#8)</td><td>Ferrite bead on power and ground pins of AC JACK</td><td>Ferrite bead rated current&gt;=Maximum current rating for the power line.

Selection criteria: &gt;80 Ohm Impedance between 100-300 MHz</td><td>BLM18SG121TN1 (up to 3 A); BLM31SN500SH1 (up to 12 A)</td></tr><tr><td>Touch SPI Interface</td><td>Placeholder for shunt capacitor</td><td>Touch SPI interface nets are single ended nets operating at &gt;=20MHz frequency, so recommended to have shunt capacitor placeholder for clock and IO nets. </td><td>27pF (placeholder)</td></tr><tr><td>Voltage regulator </td><td>EMI filter at the voltage regulator input pin (ferrite bead)</td><td>Optional. 
Switching Voltage regulators can show broadband noise in the LTE low band, adding ferrite bead can help in reducing the noise. Ferrite bead selection is based on the current rating of the voltage regulator input pin.</td><td>ILHB1206ER121V (up to 6A);
BLM31SN500SH1 (up to 12 A)</td></tr><tr /></table></section><section id="B92C7158-991B-4D04-830D-60835B9B0168"><h2>Components for Type-C Interface</h2><p>The image below indicates various components added on the Type C connector for ESD, EMI and EOS protection. For more details about component selection refer “Other Component Selection (#1 to #7)” table.  </p><div><div>Components For Type C Interface</div><image src="assets/images/4E526B5C-C09E-4969-8DA9-4B7095491632.png" class="contentImage" /></div></section><section id="0EC5C173-D1AD-4696-A724-FE604A6033A4"><h2>Ferrite Bead for Power and Ground Pins of AC Jack</h2><p>To prevent EMI noise passing through adapter cable adding ferrite bead at the connector pin can help. For more details refer to AC Jack (#8) details from “Other Component Selection” table. </p><div><div>Ferrite Beads for AC Jack</div><image src="assets/images/80CB5EED-00FF-4208-A17A-2E24C5897BEB.png" class="contentImage" /></div></section><section id="85386260-9C87-4536-949F-E5D90A602E56"><h2>System Efficient ESD Design (SEED)</h2><p>PDG Chapter “ESD Diode Selection” serves as a general recommendation for system level ESD protection. To further optimize selection of ESD diode, customers may consider using SEED simulation concept during system design phase.

SEED defines an ESD robustness design concept that assures matching between PCB protection components and IC IO behavior during system ESD discharges event. It allows selection of ESD diode which is optimized based on IO characteristics and PCB design. It also promotes early assessment using a simulation to achieve first-time-right PCB design.  This design concept applies to hot plug input/output port applications, that includes USB2, USB3, Type-C, DisplayPort, and HDMI.</p><div><div>SEED Block Diagram</div><image src="assets/images/041E61EA-2667-4706-906D-C18D43922F43.jpg" class="contentImage" /></div><p>SEED simulation deck is available in Advanced Design System (ADS) and HSPICE. Refer to Intel System Efficient ESD Design (SEED) User Guide (#702999) for step-by-step simulation guidance. Customers may contact the Intel representative for platform specific SEED Models.
</p><div><div>Intel® SEED Analysis Template</div><image src="assets/images/F4837EE3-F481-49A9-874B-168B5FADE700.jpg" class="contentImage" /></div></section><section id="996CC513-679E-4635-9826-762937E84DA8"><h2>EMC Audio</h2></section><section id="1873264E-1D1E-45AB-80C9-DA255B397485"><h2>Audio ESD Protection</h2><p>Audio jack needs to have ESD protection. The ESD diodes need to connect to digital / chassis ground.</p><div><div>Audio Jack ESD Protection</div><image src="assets/images/976BBE28-DD63-40A6-A3A1-52917B99236E.jpg" class="contentImage" /></div></section><section id="26CF2A14-57EA-4868-962A-C7EA07E3455D"><h2>DMIC EMI/ RFI Risk</h2><p>DMIC clock may have EMI/ RFI risk due to its high-order harmonics.  </p><p>It is recommended to have stripline routing and a placeholder for an RC filter before being routed in microstrip/ cable to reduce high-frequency harmonics. </p><p> The RC value may vary according to the board design to meet the electrical requirements.</p><div><div>Routing Requirements and RC Filter for DMIC Clock</div><image src="assets/images/82AB94A6-E814-4F0E-A9BF-28A7314D6E64.jpg" class="contentImage" /></div></section><section id="959B2697-9D69-403C-BC97-70601B98BD12"><h2>Wi-Fi/WWAN Radios Performance vs. Platform Noise</h2><p>Noise from multiple aggressors, such as switching power supplies, high-speed digital clocks or data can generate harmonics or broadband noise that interferes with the radio bands on the platform. Noise could couple to the platform antenna hence reducing the radios performance like throughput, latency, and sensitivity by reducing the signal-to-noise ratio (SNR).</p><p>This section provides the RF platform noise threshold that can set the baseline for determining if the noise level in the radio bands is tolerable to maintain wireless performance, therefore ensuring the best user experience. To meet the noise requirement, customers could implement the mitigation solutions illustrated in the EMC General Considerations guidelines.</p></section><section id="3445C1D3-0288-4ECE-A849-A394F7C51782"><h2>Platform Noise Threshold Recommendation</h2><p>Each type of noise source has its own characteristic noise profile therefore has its own frequency spectrum that could have a different impact on radio performance. Scrambled data signals for high-speed interfaces (e.g. USB 3.0, DDR5, PCIE) are broadband, covering a wide frequency range and radio band in the GHz range. On the other hand, clock signals are highly periodic and have a relatively narrowband spectrum, which leads to the generation of harmonics. Unlike scrambled data, these harmonics are periodic and predictable.</p><table><tr><th>Noise Profile</th><th>Wi-Fi In-band Noise Threshold (dBm/100 kHz)</th><th>WWAN In-band Noise Threshold (dBm/100 kHz)</th></tr><tr><td>Narrowband noise (&lt;= 600 kHz Bandwidth)</td><td>-106</td><td>-98</td></tr><tr><td>Broadband Noise</td><td>-117</td><td>-117</td></tr><tr /></table><p>The table above shows the recommended noise threshold based on experimental results. By artificially changing the noise profile and level, the figures below represent the throughput and sensitivity impact on Wi-Fi and WWAN. The noise threshold is defined according to the noise level that can ensure radio performance.</p><div><div>Wi-Fi Throughput Degradation by RF Noise Level</div><image src="assets/images/91185A50-AF5F-4944-9FDD-1ED969CB02FE.png" class="contentImage" /></div><div><div>WWAN Sensitivity Degradation by RF Noise Level</div><image src="assets/images/B6CC9560-C77C-49C7-ADF5-CED590672C1C.png" class="contentImage" /></div></section><section id="9ECFF2ED-26A8-43C6-9BB5-A575EA21DB1E"><h2>On-Board Shielding</h2><p>Platform on-board shielding can be an effective mitigation option against RF interference with Wi-Fi/WWAN/5G antennas. It can help to reduce the platform noise radiation and reduce susceptibility to external RF noise, particularly the memory and SSD.</p><div><div>General On-Board Shielding Consideration</div><image src="assets/images/1268358E-E026-48BA-B3EE-B3C7C01F5D46.png" class="contentImage" /></div></section><section id="DFB3A11F-0B71-4B1E-B365-5EEAFBE1D0AC"><h2>Shielding Ground Contact</h2><p>To ensure good shielding effectiveness and minimum noise leakage it is critical to have proper electrical contact of the PCB ground layer with the shielding mechanical enclosure, ideally leaving no electrical openings. Poor grounding contact or gaps/seams in the shield can reduce the shielding effectiveness. Also, the size of any aperture and opening in a mechanical shield enclosure needs to be minimized, keeping it smaller than 2.5 mm. A conductive gasket can also be used to ground the shield to the PCB.</p><p>The following figure shows a general recommendation for spacing between grounding vias (S). The general recommendation is to use via spacing ≤ λ/6 (e.g., approximately 4 mm for 7.5 GHz). To improve shielding effectiveness, use closer spacing. </p><div><div>On-Board Shield Grounding General Guideline</div><image src="assets/images/1100A90C-76E8-41B5-A4D4-55B533129899.png" class="contentImage" /></div></section><section id="E16EA31F-3A89-4732-9C4C-A9C11735AF3B"><h2>Thermal and EMI Co-Design Considerations</h2><p>An integrated thermal and EMI shield co-design solution can be implemented in a system. The thermal/EMI shield solution needs to have proper electrical contact to the PCB ground layer to guarantee adequate shielding effectiveness.</p><p>An example of an EMI shield with co-optimized EMC-thermal solution consists of a large metal frame interposer that covers GPU, GDDR devices, GPU voltage regulator, CPU, DDR devices and voltage regulator. The metal frame has an electrically conductive interface and connects to the on-board GND pad opening.</p><div><div>Example Implementation of EMC-Thermal Solution</div><image src="assets/images/7DF2BE3F-DD20-4C1F-AEBC-CB02B9C6C7EC.png" class="contentImage" /></div><div><div>Metal Frame Interposer with Electrically Conductive Interface to Board</div><image src="assets/images/24962452-3E76-4115-A568-499003D958E8.png" class="contentImage" /></div></section><section id="96BDC127-378C-4067-9E46-865544442998"><h2>EMC Mechanical Considerations</h2><p>Mechanical design of the system plays a critical role in meeting requirements for EMI, ESD, RFI, RF Immunity and EFT. The broad categories of consideration in mechanical design are chassis design, connector selection and grounding, high speed cable design and grounding. </p><ul><li><p>All faces of the chassis should have a conductive EMI coating (in cases where metallic chassis is not used) to provide RF shielding. The sidewalls of the chassis should also have a continuous EMI coating. </p></li><li><p>Conductive contacts between the faces of the chassis are required to reduce the size of the openings along the chassis seams (the faces of the chassis should make continuous electrical contact). </p></li><li><p>Avoid non-conductive coating/paint on screws that are used to secure the motherboard to the chassis or used between chassis faces and expose solder mask on the PCB for the screws to make contact to the PCB ground layers. </p></li><li><p>Large metal parts of the system should be connected to chassis ground at more than one point.  Examples of large metal parts include the PCB ground layers, chassis, metal frame of the display, metal casing of the camera modules, FPC cables, etc. Conductive gaskets or screws may be used to tie large metal structures together at multiple contact points. </p></li><li><p>The thermal solution (heat pipe, cold plate) should be grounded to eliminate or reduce any resonance effects that could couple noise in the vicinity of the thermal solution.  </p></li><li><p>Refer to Intel White Paper #602554 for further guidelines on the EMI coating thickness and selection criteria, conductive contact between chassis faces and thermal solution grounding. </p></li><li><p>The figures below illustrate the guidance for chassis design considerations:</p></li></ul><div><div>EMI Coating on Chassis Covers and Sidewalls</div><image src="assets/images/3898BDBD-1FD3-433C-A19A-FD2ADAA02C9D.png" class="contentImage" /></div><div><div>Faces of the Chassis should make Continuous Electrical Contact</div><image src="assets/images/92057CF2-8EF8-42A5-BA29-52244CB11877.jpg" class="contentImage" /></div><div><div>Thermal Solution Grounding</div><image src="assets/images/526BE692-497B-4F1C-B70C-5B378C47BD9A.jpg" class="contentImage" /></div></section><section id="ECB8CF23-1997-4C3D-87A5-1DC1370F47B9"><h2>Type A Connector Selection</h2><ul><li><p>To minimize RFI, select a type A receptacle shell that has a backside shield with multiple ground contact points to the PCB ground layers. </p></li><li><p>Ensure that the mechanical latches form a ground contact with the plug shell when inserted. </p></li><li><p>Apertures/openings in the receptacle shell should be minimized. </p></li><li><p>The receptacle connectors should be connected to metal chassis or enclosures through grounding fingers, screws, or conductive gaskets</p></li></ul></section><section id="17675436-AAE9-470D-97E9-3FBF9E3D7EB3"><h2>Type C Connector Selection</h2><ul><li><p>The receptacle shell should have  multiple connection points to the PCB ground layers. </p></li><li><p>Apertures in the receptacle should be minimized. If apertures are unavoidable, a maximum aperture size of 1.5 mm is recommended.</p></li><li><p>The receptacle connectors should be connected to metal chassis or enclosures through grounding fingers, screws, or conductive gaskets.</p></li><li><p>The mid-plate in the connector receptacle should be directly connected to system PCB ground layers.</p></li><li><p>Select a connector where the RFI pad in the receptacle has multiple grounding contacts to the receptacle shell. </p></li></ul><p>The following figures illustrate the recommendations for USB Type C connector selection and for further details, refer to the USB Type C Cable and Connector Specification (<a href="https://www.usb.org/cable_connector)" target="_blank">https://www.usb.org/cable_connector)</a></p><div><div>Type-C Connector Selection</div><image src="assets/images/A370E049-072B-4859-967F-76793B6F1791.jpg" class="contentImage" /></div><div><div>Conductive Gaskets to Ground IO Connectors to Chassis</div><image src="assets/images/206E98CE-A458-4F75-B4B5-142144E70527.jpg" class="contentImage" /></div></section><section id="08F8B8A4-AA70-427B-B50D-7325052EA574"><h2>Cable Routing and Shielding, Ground Cables to Chassis</h2><p>Electromagnetic noise can radiate from internal cables carrying high-speed signals causing RF interference or cables can couple noise to sensitive circuits or nets on the PCB and cause RF immunity issues. Internal cables should be well shielded to reduce the noise radiation from it. </p><p>The following are key considerations while selecting and designing with internal cables (FPC/FFC): </p><ul><li><p>The internal cable should be shielded with either full ground layers on top and bottom, or by using an EMI shielding film (silk screening with silver/copper ink, aluminum/copper film lamination). </p></li><li><p>For the shield to be effective, the shield layer should not be floating as a floating shield does not provide a return current path and may even make the noise radiation worse. To improve the ground contact of the shield, a direct PCB ground or chassis ground connection of the shield is recommended. Multiple grounding points may be needed for long FPCs (typically every 50mm) </p></li><li><p>The routing of the internal cables is also critical to reducing the amount of noise that can couple to the sensitive circuits. For further guidelines on cable routing, refer to Intel White Paper #602554.</p></li><li><p>The figures below illustrate the guidance for internal cable shielding and grounding </p></li></ul><div><div>Internal Cable Design Criteria for EMI</div><image src="assets/images/08E09D8B-15DF-47D9-8B7F-E327E82072B1.jpg" class="contentImage" /></div><div><div>Direct PCB or Chassis Ground Connection of the Cable Shield</div><image src="assets/images/23FE9E2C-8EB2-4D2E-B0DB-E0E584211C7E.jpg" class="contentImage" /></div></section><section id="B90BE735-CF4A-493C-9C73-F0F3DF9588ED"><h2>Minimize ESD Chassis Entry Points</h2><p>It is recommended to design the chassis/system industrial design to minimize ESD entry and thereby improve the system level ESD protection. Following are two examples of ESD entry points and mitigation methods:</p><ul><li><p>Example 1: Speaker openings - In systems with metal mesh for the speaker openings, the ESD energy can be diverted to the system ground by connecting the metal mesh to system ground. This will minimize the ESD entry through the speaker lines into the PCB. </p></li><li><p>Example 2: SIM/SD trays - SIM/SD cards are very sensitive to ESD. Avoid any air gaps around the tray that otherwise can lead to ESD entry. Divert ESD into system ground by connecting the metal tray of the SIM/SD to the chassis ground or PCB ground layers.  </p></li></ul><div><div>Minimize ESD Entry Points in the Chassis</div><image src="assets/images/79219F71-8C91-4335-945B-2084762D6D41.jpg" class="contentImage" /></div></section><section id="E236391E-AE12-470E-B5FE-FC424913440D"><h2>Antenna Barricade Technology</h2><p>The chassis design may not be effective enough at higher frequency bands (6 GHz bands). Noise leakage observed in the seams, slots and between metal-to-metal bonding. Antenna barricade, metal enclosure around antenna, is an effective solution to mitigate RFI noise at platform level by physically and electromagnetically isolating the antenna from potential sources of interference. Experimental data shows ~10 dB noise reduction with antenna barricade. To avoid any opening/leakage EMI gasket material between barricade and chassis can be applied at multiple locations. However, antenna barricade needs to be planned upfront as it is part of chassis design. </p><p>Intel has developed a license technology on antenna barricade technology and design. Contact Intel for more information.</p><div><div>Example of Antenna Barricade in Mobile Design</div><image src="assets/images/96D0FCD9-DB23-4ADD-9A85-5E0510EFF12C.jpg" class="contentImage" /></div></section><section id="235308B0-6696-48B5-8F77-49BDFC268525"><h2>EMC ESD Considerations</h2></section><section id="2FF672A4-0E5B-493D-831A-D1ADB53D2627"><h2>ESD Sensitive Net Mitigation</h2><p>The following net categories may be sensitive to ESD:</p><ul><li><p>Processor-Hot or PCH-Hot: *FORCEPR#*, *PCHHOT*</p></li><li><p>Reset: *RESET*, *RST*, *RSTB*, *DRAM_RESET*</p></li><li><p>Power-Ok, Power-Good: *PWROK*, *PWRGD*</p></li><li><p>Crystal: XTAL_IN, XTAL_OUT, RTC</p></li></ul><p>System-level ESD issues may be mitigated by one of the following:</p><ul><li><p>Routing sensitive nets as stripline.</p></li><li><p>Adding placeholder for decoupling capacitors on the sensitive nets to reduce the ESD level injected into the victim ICs (excluding crystal oscillator). The value of decoupling capacitor varies on different nets and systems. The recommended value is 1-100 nF.</p></li></ul><p>For crystal oscillator, follow the guidelines from “XTAL Topology Guideline” (PCH/IOs chapter), “RTC (Real Time Clock) Topology” (PCH/IOs chapter) and “XTAL Ground Ring Requirement” (Electromagnetic Compatibility Chapter).</p><div><div>ESD Sensitive Net Mitigation</div><image src="assets/images/A7551BC0-1B47-413D-BB53-B00358832E66.png" class="contentImage" /></div></section><section id="2AA99C31-77AB-4B77-9E5D-203D8B4644B5"><h2>EMC/ RF Reference Documents</h2><table><tr><th>PDG Sub-section(s)</th><th>Document Number</th><th>Document Name</th></tr><tr><td>(1) Crystal RF Immunity
(2) ESD Diode Selection</td><td>793730</td><td>Thunderbolt Gothic Bridge Collateral</td></tr><tr><td>(1) Memory RFI Mitigation Consideration
(2) Intel DDR RFI Mitigation (RFIM) Software Feature</td><td>640438</td><td>Intel® DDR Memory Radio-Frequency Interference Mitigation (RFIM) Policy Enabling and Validation Technical White Paper </td></tr><tr><td>Intel DDR RFI Mitigation (RFIM) Software Feature</td><td>816192</td><td>Intel® DDR Radio-Frequency Interference Mitigation (RFIM) Feature Semi-Automation of Table Generation Technical White Paper</td></tr><tr><td>Minimize Exposed High Speed I/O Channel Routing</td><td>610694</td><td>Intel® WLAN Module Layout Checklist</td></tr><tr><td>eDP RFI Mitigation</td><td>825912</td><td>LNL_Thin-and-Light_Form_Factors_Design_Guide_Rev1p0</td></tr><tr><td>System Efficient ESD Design</td><td>702999</td><td>Intel System Efficient ESD Design (SEED) Models User Guide</td></tr><tr><td>Common Mode Choke Selection</td><td>546122</td><td>Intel PCB Common Mode Choke License Technology Technical White Paper</td></tr><tr><td>(1) Crystal RF Immunity
(2) EMC Mechanical Consideration</td><td>602554</td><td>Chassis Design Guidelines for Improving RF Immunity and Electromagnetic Compatibility White Paper Revision 1.0</td></tr><tr><td>Antenna Barricade Technology</td><td>636597</td><td>Antenna Barricade Technology</td></tr><tr><td>-</td><td>608288</td><td>System-level Procedure for Identifying Possible RF Immunity Issues Technical Advisory</td></tr><tr><td>-</td><td>621488</td><td>New DRAM Technology and Compelling EMI Shield Mitigation Solutions Radio Frequency Interference (RFI) Analysis Technical White Paper</td></tr><tr><td>-</td><td>611571</td><td>Flexible Flat Cable for High-Speed Signaling Design Technical White Paper </td></tr><tr /></table></section><section id="Power Integrity~Processor Power Rails~System Configuration"><h2>System Configuration</h2><p>PCB Type: Type-3</p><p>PCB Layer Count: 10</p><p>PCB Thickness: 0.9mm</p><p>PCB Assembly: Double Sided</p><table><tr><th>Document Mapping</th></tr><tr><td>VCC_CORE (Type3 PCB)</td></tr><tr><td>VCC_LP_ECORE (Type3 PCB)</td></tr><tr><td>VCCGT (Type3 PCB)</td></tr><tr><td>VCCSA (Type3 PCB)</td></tr><tr><td>VCCPRIM_IO (Type3 PCB)</td></tr><tr><td>VCCPRIM_VNNAON(Type3 PCB)</td></tr><tr><td>VCCPRIM_1P8_PROC</td></tr><tr><td>VDD2 DDR5</td></tr><tr><td>VDD2 LPDDR5x LPCAMM2</td></tr><tr><td>VDDQ LPDDR5x LPCAMM2</td></tr><tr><td>VCCRTC_PROC</td></tr></table><p>PCB Type: Type-4</p><p>PCB Layer Count: 10</p><p>PCB Thickness: 0.8mm</p><p>PCB Assembly: Double Sided</p><table><tr><th>Document Mapping</th></tr><tr><td>VCC_CORE (Type4 PCB)</td></tr><tr><td>VCC_LP_ECORE (Type4 PCB)</td></tr><tr><td>VCCGT (Type4 PCB)</td></tr><tr><td>VCCSA (Type4 PCB)</td></tr><tr><td>VCCPRIM_IO (Type4 PCB)</td></tr><tr><td>VCCPRIM_VNNAON (Type4 PCB)</td></tr><tr><td>VCCPRIM_1P8_PROC</td></tr><tr><td>VDD2 LPDDR5x MEMORY DOWN (Type4 PCB)</td></tr><tr><td>VDDQ LPDDR5x MEMORY DOWN (Type4 PCB)</td></tr><tr><td>VCCRTC_PROC</td></tr></table></section><section id="22B48664-DCD6-47D4-95B5-AF4B537F00CA"><h2>VCCGT</h2></section><section id="Power Integrity~Processor Power Rails~Documents~22B48664-DCD6-47D4-95B5-AF4B537F00CA~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Design solid planes for a continuous current flow path from VR output to BGA.
Please see reference image as an example of feasible placement.
</td><td>VCCGT_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path.</td><td /></tr><tr><td>3</td><td>Sense pins routed as differential pair to VR. Avoid routing adjacent to noisy power plane and have adjacent solid ground plane for good return path.</td><td /></tr></table><div><div>VCCGT_1</div><image src="assets/images/EFA4A52A-E8D4-4566-B2C3-AB38961256D6.png" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Smaller capacitors should be placed closest to the package. For example: Package -&gt; 0201 -&gt; 0402 -&gt;0603 -&gt;Bulk -&gt; VR.</td></tr><tr><td>2. For bottom layer capacitor placement, place 0201, 0402, 0603 capacitors directly under the package and cannot be placed at the edge. </td></tr><tr><td>3. Capacitor recommendation based on VR solution with 150 kHz VR bandwidth or 600 kHz switching frequency, assuming BW=1/4 of Fsw.</td></tr><tr><td>4. Align capacitor pads along current flow path from VR to package. Make sure decoupling capacitors have power/ ground via pairs connected as close as possible to the capacitors pads.</td></tr><tr><td>5. Use MLCC components with 6.3 V voltage rating.</td></tr><tr><td>6. Please refer to acoustic noise mitigation technical advisory document #575216 for more details.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>7343</td><td>330 uF</td><td>1</td><td>Recommended capacitor ESR = 4.5mOhm with 2.5V voltage rating.</td><td>VCCGT_2</td></tr><tr><td>Primary side</td><td>7343</td><td>Placeholder</td><td>1</td><td /><td>VCCGT_2</td></tr><tr><td>Secondary side</td><td>0402</td><td>10 uF</td><td>11</td><td /><td>VCCGT_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>22uF</td><td>6</td><td /><td>VCCGT_3</td></tr><tr><td>Secondary side</td><td>0402</td><td>Placeholder</td><td>7</td><td /><td>VCCGT_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>Placeholder</td><td>6</td><td /><td>VCCGT_3</td></tr></table><div><div>VCCGT_2</div><image src="assets/images/934F4BD8-0135-4E13-A915-B26269A4BEA0.png" class="contentImage" /></div><div><div>VCCGT_3</div><image src="assets/images/287D4766-0336-4C04-9A4C-18C2CC7B48B6.png" class="contentImage" /></div></section><section id="Power Integrity~Processor Power Rails~Documents~22B48664-DCD6-47D4-95B5-AF4B537F00CA~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Design solid planes for a continuous current flow path from VR output to BGA.
Please see reference image as an example of feasible placement.
</td><td>VCCGT_1i</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path.</td><td /></tr><tr><td>3</td><td>Sense pins routed as differential pair to VR. Avoid routing adjacent to noisy power plane and have adjacent solid ground plane for good return path.</td><td /></tr></table><div><div>VCCGT_1i</div><image src="assets/images/A9FE09E8-FF46-4EA6-8A63-DF60980EC9A3.png" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Smaller capacitors should be placed closest to the package. For example: Package -&gt; 0201 -&gt; 0402 -&gt;0603 -&gt;Bulk -&gt; VR.</td></tr><tr><td>2. Capacitor recommendation based on VR solution with 150 kHz VR bandwidth or 600 kHz switching frequency, assuming BW=1/4 of Fsw.</td></tr><tr><td>3. Align capacitor pads along current flow path from VR to package. Make sure decoupling capacitors have power/ ground via pairs connected as close as possible to the capacitors pads.</td></tr><tr><td>4. Use MLCC components with 6.3 V voltage rating.</td></tr><tr><td>5. Please refer to acoustic noise mitigation technical advisory document #575216 for more details.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>7343</td><td>330 uF</td><td>1</td><td>1</td><td>1</td><td>Recommended capacitor ESR = 4.5mOhm with 2.5V voltage rating.</td><td>VCCGT_2i</td></tr><tr><td>Primary side</td><td>7343</td><td>Placeholder</td><td>1</td><td>1</td><td>1</td><td>Recommended capacitor ESR = 4.5mOhm with 2.5V voltage rating.</td><td>VCCGT_2i</td></tr><tr><td>Secondary side</td><td>0402</td><td>10 uF</td><td>10</td><td>10</td><td>10</td><td /><td>VCCGT_3i</td></tr><tr><td>Secondary side</td><td>0603</td><td>22uF</td><td>4</td><td>5</td><td>5</td><td /><td>VCCGT_3i</td></tr><tr><td>Secondary side</td><td>0402</td><td>Placeholder</td><td>11</td><td>11</td><td>11</td><td /><td>VCCGT_3i</td></tr><tr><td>Secondary side</td><td>0603</td><td>Placeholder</td><td>12</td><td>11</td><td>11</td><td /><td>VCCGT_3i</td></tr><tr><td>Secondary side</td><td>7343</td><td>Placeholder</td><td>1</td><td>1</td><td>1</td><td>Recommended capacitor ESR = 4.5mOhm with 2.5V voltage rating.</td><td>VCCGT_3i</td></tr></table><div><div>VCCGT_2i</div><image src="assets/images/059EC83E-4465-4B6B-84FE-63A6CC876749.png" class="contentImage" /></div><div><div>VCCGT_3i</div><image src="assets/images/66503C49-2403-4720-9A13-529EF5A3B251.png" class="contentImage" /></div></section><section id="D2AB4764-BBB0-44D6-95B1-CC2D3A279890"><h2>VCCGT (Type3 PCB)</h2></section><section id="Power Integrity~Processor Power Rails~Documents~D2AB4764-BBB0-44D6-95B1-CC2D3A279890~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Design solid planes for a continuous current flow path from VR output to BGA.
Please see reference image as an example of feasible placement.
</td><td>VCCGT_T3_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path.</td><td /></tr><tr><td>3</td><td>Sense pins routed as differential pair to VR. Avoid routing adjacent to noisy power plane and have adjacent solid ground plane for good return path.</td><td /></tr></table><div><div>VCCGT_T3_1</div><image src="assets/images/34BDEC9F-86D6-4EB2-8C42-508CA4092BF4.png" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Smaller capacitors should be placed closest to the package. For example: Package -&gt; 0201 -&gt; 0402 -&gt;0603 -&gt;Bulk -&gt; VR.</td></tr><tr><td>2. For bottom layer capacitor placement, place 0201, 0402, 0603 capacitors directly under the package and cannot be placed at the edge. </td></tr><tr><td>3. Capacitor recommendation based on VR solution with 150 kHz VR bandwidth or 600 kHz switching frequency, assuming BW=1/4 of Fsw.</td></tr><tr><td>4. Align capacitor pads along current flow path from VR to package. Make sure decoupling capacitors have power/ ground via pairs connected as close as possible to the capacitors pads.</td></tr><tr><td>5. Use MLCC components with 6.3 V voltage rating.</td></tr><tr><td>6. Please refer to acoustic noise mitigation technical advisory document #575216 for more details.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>7343</td><td>330 uF</td><td>1</td><td>Recommended capacitor ESR = 4.5mOhm with 2.5V voltage rating.</td><td>VCCGT_T3_2</td></tr><tr><td>Secondary side</td><td>0402</td><td>10 uF</td><td>11</td><td /><td>VCCGT_T3_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>22uF</td><td>5</td><td /><td>VCCGT_T3_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>Placeholder</td><td>11</td><td /><td>VCCGT_T3_3</td></tr><tr><td>Secondary side</td><td>7343</td><td>Placeholder</td><td>1</td><td /><td>VCCGT_T3_3</td></tr></table><div><div>VCCGT_T3_2</div><image src="assets/images/FDDDFE0A-5A0A-4CF7-BAC4-E6960223000B.png" class="contentImage" /></div><div><div>VCCGT_T3_3</div><image src="assets/images/052925C2-4C3E-4E96-94B5-59A61C3FA396.png" class="contentImage" /></div></section><section id="Power Integrity~Processor Power Rails~Documents~D2AB4764-BBB0-44D6-95B1-CC2D3A279890~Settings (Internal)"><h2>Settings (Internal)</h2><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Smaller capacitors should be placed closest to the package. For example: Package -&gt; 0201 -&gt; 0402 -&gt;0603 -&gt;Bulk -&gt; VR.</td></tr><tr><td>2. Capacitor recommendation based on VR solution with 150 kHz VR bandwidth or 600 kHz switching frequency, assuming BW=1/4 of Fsw.</td></tr><tr><td>3. Align capacitor pads along current flow path from VR to package. Make sure decoupling capacitors have power/ ground via pairs connected as close as possible to the capacitors pads.</td></tr><tr><td>4. Use MLCC components with 6.3 V voltage rating.</td></tr><tr><td>5. Please refer to acoustic noise mitigation technical advisory document #575216 for more details.</td></tr></table><table><tr /><tr /></table></section><section id="06029399-D9CC-4CB8-8045-91D6F6FCACA0"><h2>VCCGT (Type4 PCB)</h2></section><section id="Power Integrity~Processor Power Rails~Documents~06029399-D9CC-4CB8-8045-91D6F6FCACA0~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Design solid planes for a continuous current flow path from VR output to BGA.
Please see reference image as an example of feasible placement.
</td><td>VCCGT_T4_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path.</td><td /></tr><tr><td>3</td><td>Sense pins routed as differential pair to VR. Avoid routing adjacent to noisy power plane and have adjacent solid ground plane for good return path.</td><td /></tr></table><div><div>VCCGT_T4_1</div><image src="assets/images/34FB5DCB-C79E-4F52-9D79-DF174BABA7B6.png" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Smaller capacitors should be placed closest to the package. For example: Package -&gt; 0201 -&gt; 0402 -&gt;0603 -&gt;Bulk -&gt; VR.</td></tr><tr><td>2. For bottom layer capacitor placement, place 0201, 0402, 0603 capacitors directly under the package and cannot be placed at the edge. </td></tr><tr><td>3. Capacitor recommendation based on VR solution with 150 kHz VR bandwidth or 600 kHz switching frequency, assuming BW=1/4 of Fsw.</td></tr><tr><td>4. Align capacitor pads along current flow path from VR to package. Make sure decoupling capacitors have power/ ground via pairs connected as close as possible to the capacitors pads.</td></tr><tr><td>5. Use MLCC components with 6.3 V voltage rating.</td></tr><tr><td>6. Please refer to acoustic noise mitigation technical advisory document #575216 for more details.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>7343</td><td>330 uF</td><td>1</td><td>Recommended capacitor ESR = 4.5mOhm with 2.5V voltage rating.</td><td>VCCGT_T4_2</td></tr><tr><td>Primary side</td><td>0603</td><td>Placeholder</td><td>5</td><td /><td>VCCGT_T4_2</td></tr><tr><td>Secondary side</td><td>0402</td><td>10 uF</td><td>11</td><td /><td>VCCGT_T4_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>22uF</td><td>5</td><td /><td>VCCGT_T4_3</td></tr><tr><td>Secondary side</td><td>0402</td><td>Placeholder</td><td>7</td><td /><td>VCCGT_T4_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>Placeholder</td><td>2</td><td /><td>VCCGT_T4_3</td></tr><tr><td>Secondary side</td><td>7343</td><td>Placeholder</td><td>1</td><td /><td>VCCGT_T4_3</td></tr></table><div><div>VCCGT_T4_2</div><image src="assets/images/09EDF5DC-230E-4607-8CD9-5332A721341F.png" class="contentImage" /></div><div><div>VCCGT_T4_3</div><image src="assets/images/B51305B8-54BE-4949-82CE-891AD8C17AB7.png" class="contentImage" /></div></section><section id="6A3E516D-7215-45F7-B53E-28580185C20D"><h2>VCCPRIM_1P8_PROC</h2></section><section id="Power Integrity~Processor Power Rails~Documents~6A3E516D-7215-45F7-B53E-28580185C20D~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Route the VCCPRIM_1P8_PROC, VCCPRIM_1P8_PROC_FLTRA and VCCPRIM_1P8_PROC_FLTRB on 2 layers, with immediate ground reference. VCCPRIM_1P8_PROC_FLTRA should be merged with VCCPRIM_1P8_PROC after LC filter on Primary Layer. VCCPRIM_1P8_PROC_FLTRB can be merged with VCCPRIM_1P8_PROC on Layer 4.</td><td>VCCPRIM_1P8_PROC_1</td></tr><tr><td>2</td><td>Maximum Rpath from VRM location to VCCPRIM_1P8_PROC BGA group (AC19, AE19, AC21) is 40.71mOhm</td><td /></tr></table><div><div>VCCPRIM_1P8_PROC_1</div><image src="assets/images/D849535F-3EF8-4CDD-B532-E1DAEC8E8828.png" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Power and ground via pairs should be placed close to capacitor pads to provide proper vertical connections when placing capacitor on the secondary side.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>0603 / 0805</td><td>1uH</td><td>1</td><td>Inductor component of the LC filter from VCCPRIM_1P8_PROC rail to VCCPRIM_1P8_PROC_FLTRA rail. It must meet electrical requirements: max DCR &lt; 100mOhm and rated current &gt;200 mA.</td><td>VCCPRIM_1P8_PROC_2, VCCPRIM_1P8_PROC_3, VCCPRIM_1P8_PROC_4</td></tr><tr><td>Primary side</td><td>0603</td><td>22uF</td><td>2</td><td>Decoupling capacitor placed on VCCPRIM_1P8_PROC_FLTRA rail for LC filtering purpose.</td><td>VCCPRIM_1P8_PROC_2, VCCPRIM_1P8_PROC_3, VCCPRIM_1P8_PROC_4</td></tr><tr><td>Secondary side</td><td>0201 / 0402</td><td>Placeholder</td><td>1</td><td>Place under VCCPRIM_1P8_PROC BGAs</td><td>VCCPRIM_1P8_PROC_2, VCCPRIM_1P8_PROC_3</td></tr><tr><td>Secondary side</td><td>0201</td><td>Placeholder</td><td>1</td><td>Place under VCCPRIM_1P8_PROC_FLTRA BGAs.</td><td>VCCPRIM_1P8_PROC_2, VCCPRIM_1P8_PROC_3</td></tr><tr><td>Secondary side</td><td>0201</td><td>Placeholder</td><td>1</td><td>Place under VCCPRIM_1P8_PROC_FLTRB BGAs.</td><td>VCCPRIM_1P8_PROC_2, VCCPRIM_1P8_PROC_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>Placeholder</td><td>1</td><td>Place under VCCPRIM_1P8_PROC_FLTRB BGAs.
</td><td>VCCPRIM_1P8_PROC_2, VCCPRIM_1P8_PROC_3</td></tr></table><div><div>VCCPRIM_1P8_PROC_2</div><image src="assets/images/82E4CC26-815D-44FD-AE82-57491834099A.png" class="contentImage" /></div><div><div>VCCPRIM_1P8_PROC_3</div><image src="assets/images/2D07DFD8-E270-4269-A15D-23EC3E9BCF49.png" class="contentImage" /></div><div><div>VCCPRIM_1P8_PROC_4</div><image src="assets/images/2B2D6D30-F97B-4A3C-B22A-4C93A52BF872.png" class="contentImage" /></div></section><section id="Power Integrity~Processor Power Rails~Documents~6A3E516D-7215-45F7-B53E-28580185C20D~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Design Note</th></tr><tr><td>Refer to notes in external PDG section</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary/Secondary side</td><td>0603/0805</td><td>1 uH</td><td>1</td><td>1</td><td>1</td><td>Inductor component of the LC filter from VCCPRIM_1P8_PROC rail to VCCPRIM_1P8_PROC_FLTRA rail. It must meet electrical requirements: max DCR &lt; 100mOhm for solder down, 60mOhm for PPV version and rated current &gt;200 mA.</td><td /></tr><tr><td>Primary/Secondary side</td><td>0603</td><td>22 uF</td><td>2</td><td>2</td><td>2</td><td>Capacitor of LC filter</td><td /></tr><tr><td>Secondary side</td><td>0201/0402</td><td>Placeholder</td><td>1</td><td>1</td><td>1</td><td>Place under VCCPRIM_1P8_PROC BGAs</td><td /></tr><tr><td>Secondary side</td><td>0201/0402</td><td>Placeholder</td><td>1</td><td>1</td><td>1</td><td>Place under VCCPRIM_1P8_PROC_FLTRA BGAs</td><td /></tr><tr><td>Secondary side</td><td>0201/0402</td><td>Placeholder</td><td>1</td><td>1</td><td>1</td><td>Place under VCCPRIM_1P8_PROC_FLTRB BGAs</td><td /></tr><tr><td>Secondary side</td><td>0603</td><td>Placeholder</td><td>1</td><td>1</td><td>1</td><td>Place under VCCRPIM_1P8_PROC_FLTRB BGAs</td><td /></tr></table></section><section id="EBB5C2A3-B2BE-4DF3-9308-21DEAA189250"><h2>VCCPRIM_IO</h2></section><section id="Power Integrity~Processor Power Rails~Documents~EBB5C2A3-B2BE-4DF3-9308-21DEAA189250~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Design at least two solid power planes from pin field to VRM. Place the immediate adjacent layers as vss plane.  Connect BGA pins when possible.</td><td>VCCPRIM_IO_1</td></tr><tr><td>2</td><td>VCCPRIM_IO requires an LC filter for the CLKs, VCCPRIM_IO_FLTR  has two pins CM14/CP14 and merge back to VCCPRIM_IO on board through LC filter.
</td><td>VCCPRIM_IO_3, VCCPRIM_IO_4</td></tr><tr><td>3</td><td>VCCPRIM_IO requires differential sense, use pin DF8/DF9</td><td>VCCPRIM_IO_2</td></tr><tr><td>4</td><td>Maximum Rpath from VRM location to VCCPRIM_IO BGA group is 4.9mOhm</td><td>VCCPRIM_IO_1</td></tr></table><div><div>VCCPRIM_IO_1</div><image src="assets/images/C0551F65-2756-4D3A-B2F9-21256F6E10BA.png" class="contentImage" /></div><div><div>VCCPRIM_IO_2</div><image src="assets/images/19E84791-4B6E-4685-A6BA-6E384C4F4249.png" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Additional capacitors may be required for meeting other PD requirements, please refer to recommendations from VR vendors.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Secondary side</td><td>0201</td><td>1uF</td><td>4</td><td>Place right below the VCCPRIM_IO BGA</td><td>VCCPRIM_IO_3, VCCPRIM_IO_4</td></tr><tr><td>Secondary side</td><td>0402</td><td>10uF</td><td>3</td><td>Place right below the VCCPRIM_IO BGA</td><td>VCCPRIM_IO_3, VCCPRIM_IO_4</td></tr><tr><td>Secondary side</td><td>0603</td><td>22uF</td><td>3</td><td>PI caps near BGAs</td><td>VCCPRIM_IO_3, VCCPRIM_IO_4</td></tr><tr><td>Primary/Secondary side</td><td>0805</td><td>47uF</td><td>4</td><td>Placed near VRM</td><td>VCCPRIM_IO_3, VCCPRIM_IO_4</td></tr><tr><td>Secondary side</td><td>0603</td><td>1uH</td><td>1</td><td>Inductor of LC filter. The following requirements for the inductor must be met:   
- DCR: 350mOhm  
</td><td>VCCPRIM_IO_3, VCCPRIM_IO_4</td></tr><tr><td>Secondary  side</td><td>0603</td><td>22uF</td><td>1</td><td>Decoupling capacitor placed on VCCPRIM_IO_FLTR rail for LC filtering purpose</td><td>VCCPRIM_IO_3, VCCPRIM_IO_4</td></tr><tr><td>Secondary side</td><td>0201</td><td>1uF</td><td>1</td><td>Place right below the VCCPRIM_IO_FLTR BGA</td><td>VCCPRIM_IO_3, VCCPRIM_IO_4</td></tr></table><div><div>VCCPRIM_IO_3</div><image src="assets/images/690B866A-1AE5-4192-8E75-98704D149853.png" class="contentImage" /></div><div><div>VCCPRIM_IO_4</div><image src="assets/images/F5C99DB0-171C-4D9F-A793-9BA177C287DB.png" class="contentImage" /></div></section><section id="Power Integrity~Processor Power Rails~Documents~EBB5C2A3-B2BE-4DF3-9308-21DEAA189250~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Refer to notes in external PDG section</td><td /></tr><tr><td>2</td><td>VCCPRIM_IO requires an LC filter for the CLKs, VCCPRIM_IO_FLTR  has two pins CM14/CP14 and merge back to VCCPRIM_IO on board through LC filter. The inductor requires a specific DCR value to meet overcompensation requirements in RVP design. </td><td /></tr></table><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Refer to Decoupling solution in external tab.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th></tr><tr><td>Secondary side</td><td>0201</td><td>1uF</td><td>4</td><td>4</td><td>4</td><td>Placed inside PKG cavity</td></tr><tr><td>Secondary side</td><td>0402</td><td>10uF</td><td>3</td><td>3</td><td>3</td><td>Placed inside PKG cavity</td></tr><tr><td>Secondayr side</td><td>0603</td><td>22uF</td><td>3</td><td>3</td><td>3</td><td>PI caps near BGAs
</td></tr><tr><td>Secondary side</td><td>0805</td><td>47uF</td><td>4</td><td>6</td><td>6</td><td>Could place near VRM</td></tr><tr><td>Primary/Secondary side</td><td>7343</td><td>330uF</td><td>0</td><td>1</td><td>1</td><td>Place near VRM</td></tr><tr><td>Secondary</td><td>0603</td><td>1uH</td><td>1</td><td>1</td><td>1</td><td>Inductor of LC filter. The following requirements for the inductor must be met (due to RVP routing): 
- DCR: 350mOhm  </td></tr><tr><td>Secondary</td><td>0603</td><td>47uF</td><td>1</td><td>1</td><td>1</td><td>Capacitor of LC filter</td></tr></table></section><section id="61BDE592-CBC5-471D-A5BA-EFF187763803"><h2>VCCPRIM_IO (Type3 PCB)</h2></section><section id="Power Integrity~Processor Power Rails~Documents~61BDE592-CBC5-471D-A5BA-EFF187763803~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Design at least one solid power planes from pin field to VRM, if possible, place two planes in parallel. Place the immediate adjacent layers as vss plane.  Connect BGA pins when possible.</td><td>VCCPRIM_IO_1</td></tr><tr><td>2</td><td>VCCPRIM_IO requires an LC filter for the CLKs, VCCPRIM_IO_FLTR  has two pins CM14/CP14 and merge back to VCCPRIM_IO on board through LC filter.
</td><td>VCCPRIM_IO_3, VCCPRIM_IO_4</td></tr><tr><td>3</td><td>VCCPRIM_IO requires differential sense, use pin DF8/DF9</td><td>VCCPRIM_IO_2</td></tr><tr><td>4</td><td>Maximum Rpath from VRM location to VCCPRIM_IO BGA group is 5.53mOhm</td><td>VCCPRIM_IO_1</td></tr></table><div><div>VCCPRIM_IO_1</div><image src="assets/images/2A7FD6B2-62D4-40DE-98C3-00C89E68DC18.png" class="contentImage" /></div><div><div>VCCPRIM_IO_2</div><image src="assets/images/EE0AB6AF-7650-4359-BA3C-45EEA507F556.png" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Additional capacitors may be required for meeting other PD requirements, please refer to recommendations from VR vendors.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Secondary side</td><td>0201</td><td>1uF</td><td>4</td><td>Place right below the VCCPRIM_IO BGA</td><td>VCCPRIM_IO_3, VCCPRIM_IO_4</td></tr><tr><td>Secondary side</td><td>0402</td><td>10uF</td><td>3</td><td>Place right below the VCCPRIM_IO BGA</td><td>VCCPRIM_IO_3, VCCPRIM_IO_4</td></tr><tr><td>Secondary side</td><td>0603</td><td>22uF</td><td>3</td><td>Place right below the VCCPRIM_IO BGA</td><td>VCCPRIM_IO_3, VCCPRIM_IO_4</td></tr><tr><td>Secondary side</td><td>0805</td><td>47uF</td><td>4</td><td>Could place after BO or near VRM</td><td>VCCPRIM_IO_3, VCCPRIM_IO_4</td></tr><tr><td>Primary/Secondary side</td><td>7343</td><td>330uF</td><td /><td>Place near VRM</td><td>VCCPRIM_IO_3, VCCPRIM_IO_4</td></tr><tr><td>Secondary side</td><td>0603</td><td>1uH</td><td>1</td><td>Inductor of LC filter. The following requirements for the inductor must be met:  
- DCR: 350mOhm </td><td>VCCPRIM_IO_3, VCCPRIM_IO_4</td></tr><tr><td>Secondary  side</td><td>0402/0603</td><td>22uF</td><td>1</td><td>Decoupling capacitor placed on VCCPRIM_IO_FLTR rail for LC filtering purpose</td><td>VCCPRIM_IO_3, VCCPRIM_IO_4</td></tr><tr><td>Secondary  side</td><td>0201</td><td>1uF</td><td>1</td><td>Place right below the VCCPRIM_IO_FLTR BGA</td><td /></tr></table><div><div>VCCPRIM_IO_3</div><image src="assets/images/2CAB7E1B-049B-42DB-BF2E-DDE1B81DED0C.png" class="contentImage" /></div><div><div>VCCPRIM_IO_4</div><image src="assets/images/40BCB38D-C1EF-4BB6-8190-BB1CE6FC53C1.png" class="contentImage" /></div></section><section id="Power Integrity~Processor Power Rails~Documents~61BDE592-CBC5-471D-A5BA-EFF187763803~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Refer to notes in external PDG section</td><td /></tr><tr><td>2</td><td>VCCPRIM_IO requires an LC filter for the CLKs, VCCPRIM_IO_FLTR  has two pins CM14/CP14 and merge back to VCCPRIM_IO on board through LC filter. The inductor requires a specific DCR value to meet overcompensation requirements in RVP design. </td><td /></tr></table><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Refer to Decoupling solution in external tab.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th></tr><tr><td>Secondary side</td><td>0201</td><td>1uF</td><td>4</td><td>4</td><td>4</td><td>Placed inside PKG cavity</td></tr><tr><td>Secondary side</td><td>0402</td><td>10uF</td><td>3</td><td>3</td><td>3</td><td>Placed inside PKG cavity</td></tr><tr><td>Secondayr side</td><td>0603</td><td>22uF</td><td>3</td><td>3</td><td>3</td><td>PI caps near BGAs
</td></tr><tr><td>Secondary side</td><td>0805</td><td>47uF</td><td>4</td><td>6</td><td>6</td><td>Could place after BO or near VRM</td></tr><tr><td>Primary/Secondary side</td><td>7343</td><td>330uF</td><td>1</td><td>1</td><td>1</td><td>Place near VRM</td></tr><tr><td>Secondary</td><td>0603</td><td>1uH</td><td>1</td><td>1</td><td>1</td><td>Inductor of LC filter. The following requirements for the inductor must be met (due to RVP routing): 
- DCR: 350mOhm  </td></tr><tr><td>Secondary</td><td>0603</td><td>47uF</td><td>1</td><td>1</td><td>1</td><td>Capacitor of LC filter</td></tr></table></section><section id="0DB1E982-73F9-4B35-8D91-45AEC9F7D212"><h2>VCCPRIM_IO (Type4 PCB)</h2></section><section id="Power Integrity~Processor Power Rails~Documents~0DB1E982-73F9-4B35-8D91-45AEC9F7D212~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Design at least one solid power planes from pin field to VRM, if possible, place two planes in parallel. Place the immediate adjacent layers as vss plane.  Connect BGA pins when possible.</td><td>VCCPRIM_IO_1</td></tr><tr><td>2</td><td>VCCPRIM_IO requires an LC filter for the CLKs, VCCPRIM_IO_FLTR  has two pins CM14/CP14 and merge back to VCCPRIM_IO on board through LC filter.
</td><td>VCCPRIM_IO_3, VCCPRIM_IO_4</td></tr><tr><td>3</td><td>VCCPRIM_IO requires differential sense, use pin DF8/DF9</td><td>VCCPRIM_IO_2</td></tr><tr><td>4</td><td>Maximum Rpath from VRM location to VCCPRIM_IO BGA group is 5.51mOhm</td><td>VCCPRIM_IO_1</td></tr></table><div><div>VCCPRIM_IO_1</div><image src="assets/images/B67407A6-2492-4276-ACD6-731FB56F5BB8.png" class="contentImage" /></div><div><div>VCCPRIM_IO_2</div><image src="assets/images/BAD785C2-7853-4A1B-B42F-E209A7BE26B3.png" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Additional capacitors may be required for meeting other PD requirements, please refer to recommendations from VR vendors.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Secondary side</td><td>0201</td><td>1uF</td><td>4</td><td>Place right below the VCCPRIM_IO BGA</td><td>VCCPRIM_IO_3, VCCPRIM_IO_4</td></tr><tr><td>Secondary side</td><td>0402</td><td>10uF</td><td>3</td><td>Place right below the VCCPRIM_IO BGA</td><td>VCCPRIM_IO_3, VCCPRIM_IO_4</td></tr><tr><td>Secondary side</td><td>0603</td><td>22uF</td><td>3</td><td>Place right below the VCCPRIM_IO BGA</td><td>VCCPRIM_IO_3, VCCPRIM_IO_4</td></tr><tr><td>Secondary side</td><td>0805</td><td>47uF</td><td>4</td><td>Could place after BO or near VRM</td><td>VCCPRIM_IO_3, VCCPRIM_IO_4</td></tr><tr><td>Primary/Secondary side</td><td>7343</td><td>330uF</td><td /><td>Place near VRM</td><td>VCCPRIM_IO_3, VCCPRIM_IO_4</td></tr><tr><td>Secondary side</td><td>0603</td><td>1uH</td><td>1</td><td>Inductor of LC filter. The following requirements for the inductor must be met:  
- DCR: 350mOhm </td><td>VCCPRIM_IO_3, VCCPRIM_IO_4</td></tr><tr><td>Secondary  side</td><td>0402/0603</td><td>22uF</td><td>1</td><td>Decoupling capacitor placed on VCCPRIM_IO_FLTR rail for LC filtering purpose</td><td>VCCPRIM_IO_3, VCCPRIM_IO_4</td></tr><tr><td>Secondary  side</td><td>0201</td><td>1uF</td><td>1</td><td>Place right below the VCCPRIM_IO_FLTR BGA</td><td /></tr></table><div><div>VCCPRIM_IO_3</div><image src="assets/images/3B4E439D-B7B8-4744-A83F-84E73387DCE0.png" class="contentImage" /></div><div><div>VCCPRIM_IO_4</div><image src="assets/images/AAEC3FB1-36E5-4433-86CC-B89D2B4A5214.png" class="contentImage" /></div></section><section id="Power Integrity~Processor Power Rails~Documents~0DB1E982-73F9-4B35-8D91-45AEC9F7D212~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Refer to notes in external PDG section</td><td /></tr><tr><td>2</td><td>VCCPRIM_IO requires an LC filter for the CLKs, VCCPRIM_IO_FLTR  has two pins CM14/CP14 and merge back to VCCPRIM_IO on board through LC filter. The inductor requires a specific DCR value to meet overcompensation requirements in RVP design. </td><td /></tr></table><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Refer to Decoupling solution in external tab.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th></tr><tr><td>Secondary side</td><td>0201</td><td>1uF</td><td>4</td><td>4</td><td>4</td><td>Placed inside PKG cavity</td></tr><tr><td>Secondary side</td><td>0402</td><td>10uF</td><td>3</td><td>3</td><td>3</td><td>Placed inside PKG cavity</td></tr><tr><td>Secondayr side</td><td>0603</td><td>22uF</td><td>3</td><td>3</td><td>3</td><td>PI caps near BGAs
</td></tr><tr><td>Secondary side</td><td>0805</td><td>47uF</td><td>4</td><td>6</td><td>6</td><td>Could place after BO or near VRM</td></tr><tr><td>Primary/Secondary side</td><td>7343</td><td>330uF</td><td>1</td><td>1</td><td>1</td><td>Place near VRM</td></tr><tr><td>Secondary</td><td>0603</td><td>1uH</td><td>1</td><td>1</td><td>1</td><td>Inductor of LC filter. The following requirements for the inductor must be met (due to RVP routing): 
- DCR: 350mOhm  </td></tr><tr><td>Secondary</td><td>0603</td><td>47uF</td><td>1</td><td>1</td><td>1</td><td>Capacitor of LC filter</td></tr></table></section><section id="7EE0A459-8B92-4F5C-9372-774D987DEA36"><h2>VCCPRIM_VNNAON</h2></section><section id="Power Integrity~Processor Power Rails~Documents~7EE0A459-8B92-4F5C-9372-774D987DEA36~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Design at least two solid and wide power planes as continuous current path from VR output all the way to BGAs.  Advise to use 30um copper thickness layer for these two main routing layers.  Ensure solid ground reference plane in nearby layers.  </td><td>VCCPRIM_VNNAON_1, VCCPRIM_VNNAON_2</td></tr><tr><td>2</td><td>The VCCPRIM_VNNAON_FLTR rail require very clean supply, isolated from VCCPRIM_VNNAON in package and advise merge back to VCCPRIM_VNNAON only on board secondary side through an LC filter. </td><td>VCCPRIM_VNNAON_3</td></tr><tr><td>3</td><td>VCCPRIM_VNNAON VRM uses differential sensing BP14 (SENSE_VCCPRIM_VNNAON) and BP12(SENSE_VSS_VCCPRIM_VNNAON).
</td><td /></tr></table><div><div>VCCPRIM_VNNAON_1</div><image src="assets/images/92AEA431-42A7-4969-ADEC-64F8858E8AA4.png" class="contentImage" /></div><div><div>VCCPRIM_VNNAON_2</div><image src="assets/images/40989581-5A70-4FF5-9262-D0EADE011C28.png" class="contentImage" /></div><div><div>VCCPRIM_VNNAON_3</div><image src="assets/images/5F8B588E-2617-4F1D-9E4E-8E18F952AE83.png" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Bulk caps and extra MLCC caps added to meet PD requirements to keep voltage below limit at sense point.</td></tr><tr><td>Place smaller capacitors closer to the package  (i.e. placement from package to VR: 0402 → 0603 → 0805 →bulk capacitors).  Align capacitors pads along current flow path from VR to package.</td></tr><tr><td>Make sure decoupling capacitors have power/ground via pairs connected as close as possible to the capacitor pads. Minimize the distance between these power/ground vias as much as possible.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary Side</td><td>7343</td><td>330uF</td><td>1</td><td>Place near VRM. ESR = 4.5 mΩ</td><td>VCCPRIM_VNNAON_4</td></tr><tr><td>Primary/Secondary Side</td><td>0603</td><td>22uF</td><td>12</td><td>Place near VRM</td><td>VCCPRIM_VNNAON_4, VCCPRIM_VNNAON_5</td></tr><tr><td>Secondary side</td><td>0603</td><td>47uF</td><td>3</td><td>Place 3 x 0603 47uF caps under VCCPRIM_VNNAON BGA region. One of the cap place need to place in CPU die area.</td><td>VCCPRIM_VNNAON_5</td></tr><tr><td>Secondary Side</td><td>0603</td><td>22uF</td><td>5</td><td>Place 5 x 0603 22uF with distance &lt;10mm from Package edge.
</td><td>VCCPRIM_VNNAON_5</td></tr><tr><td>Secondary Side</td><td>0402</td><td>10uF</td><td>4</td><td>Place 4 x 0402 10uF caps  under VCCPRIM_VNNAON BGA region.</td><td>VCCPRIM_VNNAON_5</td></tr><tr><td>Secondary Side</td><td>0603</td><td>22uF</td><td>1</td><td>Capacitor of LC filter</td><td>VCCPRIM_VNNAON_5</td></tr><tr><td>Secondary Side</td><td>0402/0603</td><td>1 uH_120mΩ DCR</td><td>1</td><td>Inductor of LC filter. Electrical requirement of the inductor: rated current &gt; 200mA, DCR &lt; 0.12Ω</td><td>VCCPRIM_VNNAON_5</td></tr></table><div><div>VCCPRIM_VNNAON_4</div><image src="assets/images/7847D968-4710-4E76-B5C7-06AEFA179DF1.png" class="contentImage" /></div><div><div>VCCPRIM_VNNAON_5</div><image src="assets/images/AAAE7B3B-3F43-470E-A5E2-59AAF7EBD014.png" class="contentImage" /></div></section><section id="Power Integrity~Processor Power Rails~Documents~7EE0A459-8B92-4F5C-9372-774D987DEA36~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Design Note</th></tr><tr><td>Refer to notes in external PDG section</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary/Secondary side</td><td>7343</td><td>330 uF</td><td>1</td><td>2</td><td>2</td><td>One stuff, one placeholder</td><td /></tr><tr><td>Primary/Secondary</td><td>0603</td><td>22 uF</td><td>12</td><td>12</td><td>12</td><td /><td /></tr><tr><td>Secondary side</td><td>0402</td><td>10 uF</td><td>4</td><td>4</td><td>4</td><td /><td /></tr><tr><td>Secondary</td><td>0603</td><td>47 uF</td><td>3</td><td>8</td><td>8</td><td /><td /></tr><tr><td>Secondary</td><td>0603</td><td>22 uF</td><td>5</td><td>7</td><td>7</td><td /><td /></tr><tr><td>Secondary</td><td>0402</td><td>Placeholder</td><td>1</td><td>1</td><td>1</td><td /><td /></tr><tr><td>Secondary</td><td>0603</td><td>Placeholder</td><td>1</td><td>1</td><td>1</td><td /><td /></tr></table></section><section id="A50F3642-0F06-43B7-987D-8273CD9BC3BF"><h2>VCCPRIM_VNNAON (Type4 PCB)</h2></section><section id="Power Integrity~Processor Power Rails~Documents~A50F3642-0F06-43B7-987D-8273CD9BC3BF~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Design at least two solid and wide power planes as continuous current path from VR output all the way to BGAs.  Advise to use 30um copper thickness layer for these two main routing layers.  Ensure solid ground reference plane in nearby layers.  Connect BGA pins when possible</td><td>VCCPRIM_VNNAON_1, VCCPRIM_VNNAON_2</td></tr><tr><td>2</td><td>The VCCPRIM_VNNAON_FLTR rail require very clean supply, isolated from VCCPRIM_VNNAON in package and advise merge back to VCCPRIM_VNNAON only on board secondary side through an LC filter. VCCPRIM_VNNAON has two power pins CM16 and CM18.</td><td>VCCPRIM_VNNAON_3</td></tr><tr><td>3</td><td>VCCPRIM_VNNAON VRM uses differential sensing BP14 (SENSE_VCCPRIM_VNNAON) and BP12(SENSE_VSS_VCCPRIM_VNNAON).
</td><td /></tr><tr><td>4</td><td>Maximum Rpath from VRM output inductor location to VCCPRIM_VNNAON BGA groups is 3.85mOhm.</td><td /></tr></table><div><div>VCCPRIM_VNNAON_1</div><image src="assets/images/A154AE4E-9BC8-4796-ACAE-CA94B3E85522.png" class="contentImage" /></div><div><div>VCCPRIM_VNNAON_2</div><image src="assets/images/C2364413-270A-4825-A9C4-D1E4560D64B4.png" class="contentImage" /></div><div><div>VCCPRIM_VNNAON_3</div><image src="assets/images/C8110AC3-13A2-410D-9B91-E442283CFFD5.png" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Bulk caps and extra MLCC caps added to meet PD requirements to keep voltage below limit at sense point.</td></tr><tr><td>Place smaller capacitors closer to the package  (i.e. placement from package to VR: 0402 → 0603 → 0805 →bulk capacitors).  Align capacitors pads along current flow path from VR to package.</td></tr><tr><td>Make sure decoupling capacitors have power/ground via pairs connected as close as possible to the capacitor pads. Minimize the distance between these power/ground vias as much as possible.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary Side</td><td>7343</td><td>330uF</td><td>1</td><td>Place near VRM. ESR = 4.5 mΩ</td><td>VCCPRIM_VNNAON_4</td></tr><tr><td>Primary/Secondary Side</td><td>0603</td><td>22uF</td><td>12</td><td>Place near VRM</td><td>VCCPRIM_VNNAON_4, VCCPRIM_VNNAON_5</td></tr><tr><td>Secondary side</td><td>0603</td><td>47uF</td><td>3</td><td>Place 3 x 0603 47uF caps under VCCPRIM_VNNAON BGA region. One of the cap place need to place in CPU die area.</td><td>VCCPRIM_VNNAON_5</td></tr><tr><td>Secondary Side</td><td>0603</td><td>22uF</td><td>5</td><td>Place 5 x 0603 22uF with distance &lt;10mm from Package edge.
</td><td>VCCPRIM_VNNAON_5</td></tr><tr><td>Secondary Side</td><td>0402</td><td>10uF</td><td>4</td><td>Place 4 x 0402 10uF caps  under VCCPRIM_VNNAON BGA region.</td><td>VCCPRIM_VNNAON_5</td></tr><tr><td>Secondary Side</td><td>0603</td><td>22uF</td><td>1</td><td>Capacitor of LC filter</td><td>VCCPRIM_VNNAON_5</td></tr><tr><td>Secondary Side</td><td>0402/0603</td><td>1 uH_120mΩ DCR</td><td>1</td><td>Inductor of LC filter. Electrical requirement of the inductor: rated current &gt; 200mA, DCR &lt; 0.12Ω</td><td>VCCPRIM_VNNAON_5</td></tr></table><div><div>VCCPRIM_VNNAON_4</div><image src="assets/images/056EA698-3A0E-411E-B2FA-5738E25BBCE5.png" class="contentImage" /></div><div><div>VCCPRIM_VNNAON_5</div><image src="assets/images/B8EEAB7A-89C4-4CEF-8E12-D027621F8249.png" class="contentImage" /></div></section><section id="Power Integrity~Processor Power Rails~Documents~A50F3642-0F06-43B7-987D-8273CD9BC3BF~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Design Note</th></tr><tr><td>Refer to notes in external PDG section</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary/Secondary side</td><td>7343</td><td>330 uF</td><td>1</td><td>2</td><td>2</td><td>One stuff, one placeholder</td><td /></tr><tr><td>Primary/Secondary</td><td>0603</td><td>22 uF</td><td>12</td><td>12</td><td>12</td><td /><td /></tr><tr><td>Secondary side</td><td>0402</td><td>10 uF</td><td>4</td><td>4</td><td>4</td><td /><td /></tr><tr><td>Secondary</td><td>0603</td><td>47 uF</td><td>3</td><td>8</td><td>8</td><td /><td /></tr><tr><td>Secondary</td><td>0603</td><td>22 uF</td><td>5</td><td>7</td><td>7</td><td /><td /></tr><tr><td>Secondary</td><td>0402</td><td>Placeholder</td><td>1</td><td>1</td><td>1</td><td /><td /></tr><tr><td>Secondary</td><td>0603</td><td>Placeholder</td><td>1</td><td>1</td><td>1</td><td /><td /></tr></table></section><section id="343F5E54-7BC1-448F-8B04-1CE027DC24E2"><h2>VCCPRIM_VNNAON(Type3 PCB)</h2></section><section id="Power Integrity~Processor Power Rails~Documents~343F5E54-7BC1-448F-8B04-1CE027DC24E2~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Design at least two solid and wide power planes as continuous current path from VR output all the way to BGAs.  Advise to use 30um copper thickness layer for these two main routing layers.  Ensure solid ground reference plane in nearby layers.  Connect BGA pins when possible</td><td>VCCPRIM_VNNAON_1, VCCPRIM_VNNAON_2</td></tr><tr><td>2</td><td>The VCCPRIM_VNNAON_FLTR rail require very clean supply, isolated from VCCPRIM_VNNAON in package and advise merge back to VCCPRIM_VNNAON only on board secondary side through an LC filter. VCCPRIM_VNNAON has two power pins CM16 and CM18.</td><td>VCCPRIM_VNNAON_3</td></tr><tr><td>3</td><td>VCCPRIM_VNNAON VRM uses differential sensing BP14 (SENSE_VCCPRIM_VNNAON) and BP12(SENSE_VSS_VCCPRIM_VNNAON).
</td><td /></tr><tr><td /><td>Maximum Rpath from VRM output inductor location to VCCPRIM_VNNAON BGA groups is 3.85mOhm.</td><td /></tr></table><div><div>VCCPRIM_VNNAON_1</div><image src="assets/images/3A18F101-C27E-47E4-9E24-0A6EF6E95C0F.png" class="contentImage" /></div><div><div>VCCPRIM_VNNAON_2</div><image src="assets/images/F93048A8-7A09-46EE-A9DC-F9F749648B3C.png" class="contentImage" /></div><div><div>VCCPRIM_VNNAON_3</div><image src="assets/images/054F5A40-FA88-435D-8678-6CCEC2518D67.png" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Bulk caps and extra MLCC caps added to meet PD requirements to keep voltage below limit at sense point.</td></tr><tr><td>Place smaller capacitors closer to the package  (i.e. placement from package to VR: 0402 → 0603 → 0805 →bulk capacitors).  Align capacitors pads along current flow path from VR to package.</td></tr><tr><td>Make sure decoupling capacitors have power/ground via pairs connected as close as possible to the capacitor pads. Minimize the distance between these power/ground vias as much as possible.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary Side</td><td>7343</td><td>330uF</td><td>1</td><td>Place near VRM. ESR = 4.5 mΩ</td><td>VCCPRIM_VNNAON_4</td></tr><tr><td>Primary/Secondary Side</td><td>0603</td><td>22uF</td><td>12</td><td>Place near VRM</td><td>VCCPRIM_VNNAON_4, VCCPRIM_VNNAON_5</td></tr><tr><td>Secondary side</td><td>0603</td><td>47uF</td><td>3</td><td>Place 3 x 0603 47uF caps under VCCPRIM_VNNAON BGA region. One of the cap place need to place in CPU die area.</td><td>VCCPRIM_VNNAON_5</td></tr><tr><td>Secondary Side</td><td>0603</td><td>22uF</td><td>5</td><td>Place 5 x 0603 22uF with distance &lt;10mm from Package edge.
</td><td>VCCPRIM_VNNAON_5</td></tr><tr><td>Secondary Side</td><td>0402</td><td>10uF</td><td>4</td><td>Place 4 x 0402 10uF caps  under VCCPRIM_VNNAON BGA region.</td><td>VCCPRIM_VNNAON_5</td></tr><tr><td>Secondary Side</td><td>0603</td><td>22uF</td><td>1</td><td>Capacitor of LC filter</td><td>VCCPRIM_VNNAON_5</td></tr><tr><td>Secondary Side</td><td>0402/0603</td><td>1 uH_120mΩ DCR</td><td>1</td><td>Inductor of LC filter. Electrical requirement of the inductor: rated current &gt; 200mA, DCR &lt; 0.12Ω</td><td>VCCPRIM_VNNAON_5</td></tr></table><div><div>VCCPRIM_VNNAON_4</div><image src="assets/images/6433CF11-EFD3-4F9C-9311-F90C7F88E1A9.png" class="contentImage" /></div><div><div>VCCPRIM_VNNAON_5</div><image src="assets/images/B675594F-0C02-406E-97E6-BEF3B727A1F4.png" class="contentImage" /></div></section><section id="Power Integrity~Processor Power Rails~Documents~343F5E54-7BC1-448F-8B04-1CE027DC24E2~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Design Note</th></tr><tr><td>Refer to notes in external PDG section</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary/Secondary side</td><td>7343</td><td>330 uF</td><td>1</td><td>2</td><td>2</td><td>One stuff, one placeholder</td><td /></tr><tr><td>Primary/Secondary</td><td>0603</td><td>22 uF</td><td>12</td><td>12</td><td>12</td><td /><td /></tr><tr><td>Secondary side</td><td>0402</td><td>10 uF</td><td>4</td><td>4</td><td>4</td><td /><td /></tr><tr><td>Secondary</td><td>0603</td><td>47 uF</td><td>3</td><td>8</td><td>8</td><td /><td /></tr><tr><td>Secondary</td><td>0603</td><td>22 uF</td><td>5</td><td>7</td><td>7</td><td /><td /></tr><tr><td>Secondary</td><td>0402</td><td>Placeholder</td><td>1</td><td>1</td><td>1</td><td /><td /></tr><tr><td>Secondary</td><td>0603</td><td>Placeholder</td><td>1</td><td>1</td><td>1</td><td /><td /></tr></table></section><section id="5B3CCCBF-B95D-41A3-B7E1-D9074F9EA2B5"><h2>VCCRTC_PROC</h2></section><section id="Power Integrity~Processor Power Rails~Documents~5B3CCCBF-B95D-41A3-B7E1-D9074F9EA2B5~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Require 1 layer of VCCRTC_PROC plane from VRM to board pin with immediate GND reference on one of the adjacent layers, can route on different layers.</td><td>VCCRTC_PROC_1</td></tr></table><div><div>VCCRTC_PROC_1</div><image src="assets/images/92141648-C5C3-4C1F-B997-CB1C06E85F1B.png" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Customers can choose capacitors of any form factor if the capacitors meet the recommended parasitic capacitance.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary/Secondary side</td><td>0201</td><td>0.1 uF</td><td>1</td><td>Place within 6mm from package edge</td><td>VCCRTC_PROC_2</td></tr><tr><td>Primary/Secondary side</td><td>0201/0402</td><td>1 uF</td><td>1</td><td>Place within 6mm from package edge.</td><td>VCCRTC_PROC_2</td></tr></table><div><div>VCCRTC_PROC_2</div><image src="assets/images/1D97891C-14EA-4EA1-9E3E-E1C0045739B1.png" class="contentImage" /></div></section><section id="Power Integrity~Processor Power Rails~Documents~5B3CCCBF-B95D-41A3-B7E1-D9074F9EA2B5~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Design Note</th></tr><tr><td>Refer to notes in external PDG section</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary/Secondary side</td><td>0201</td><td>0.1 uF</td><td>1</td><td>1</td><td>1</td><td>Place within 6mm from package edge.</td><td /></tr><tr><td>Primary/Secondary side</td><td>0201/ 0402</td><td>1 uF</td><td>1</td><td>1</td><td>1</td><td>Place within 6mm from package edge.</td><td /></tr></table></section><section id="D94CF266-126A-484A-A7E5-CD8B2CCAE191"><h2>VCCSA</h2></section><section id="Power Integrity~Processor Power Rails~Documents~D94CF266-126A-484A-A7E5-CD8B2CCAE191~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Design solid planes for a continuous current flow path from VR output to BGA.
Please see reference image as an example of feasible placement.
</td><td>VCCSA_Hx_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path.</td><td /></tr><tr><td>3</td><td>Sense pins routed as differential pair to VR. Avoid routing adjacent to noisy power plane and have adjacent solid ground plane for good return path.</td><td /></tr></table><div><div>VCCSA_Hx_1</div><image src="assets/images/8ADBC282-9AC9-4CEB-B2C7-F34CE6C973B0.png" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Smaller capacitors should be placed closest to the package. For example: Package -&gt; 0201 -&gt; 0402 -&gt;0603 -&gt;Bulk -&gt; VR.</td></tr><tr><td>2. For bottom layer capacitor placement, place 0201, 0402, 0603 capacitors directly under the package and cannot be placed at the edge.</td></tr><tr><td>3. Capacitor recommendation based on VR solution with 150 kHz VR bandwidth or 600 kHz switching frequency, assuming BW=1/4 of Fsw.</td></tr><tr><td>4. Align capacitor pads along current flow path from VR to package. Make sure decoupling capacitors have power/ ground via pairs connected as close as possible to the capacitors pads.</td></tr><tr><td>5. Use MLCC components with 6.3 V voltage rating.</td></tr><tr><td>6. Please refer to acoustic noise mitigation technical advisory document #575216 for more details.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>0603</td><td>22 uF</td><td>4</td><td /><td>VCCSA_Hx_2</td></tr><tr><td>Primary side</td><td>7343</td><td>330 uF</td><td>2</td><td>Recommended capacitor ESR = 4.5mOhm with 2.5V voltage rating.</td><td>VCCSA_Hx_2</td></tr><tr><td>Secondary side</td><td>0402</td><td>10 uF</td><td>9</td><td>Place beneath BGA</td><td>VCCSA_Hx_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>22 uF</td><td>8</td><td>Place beneath BGA</td><td>VCCSA_Hx_3</td></tr></table><div><div>VCCSA_Hx_2</div><image src="assets/images/709EA994-C0B3-42FB-8D77-C52FD8F57B62.png" class="contentImage" /></div><div><div>VCCSA_Hx_3</div><image src="assets/images/99EBD673-110C-422D-A48A-D6B7EB7551CA.png" class="contentImage" /></div></section><section id="Power Integrity~Processor Power Rails~Documents~D94CF266-126A-484A-A7E5-CD8B2CCAE191~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Design solid planes for a continuous current flow path from VR output to BGA.
Please see reference image as an example of feasible placement.</td><td>VCCSA_ERB_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path.</td><td /></tr><tr><td>3</td><td>Sense pins routed as differential pair to VR. Avoid routing adjacent to noisy power plane and have adjacent solid ground plane for good return path.</td><td /></tr></table><div><div>VCCSA_ERB_1</div><image src="assets/images/5CC3EC1F-9852-4E5A-91A4-B6DC3A2D1D7B.png" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Smaller capacitors should be placed closest to the package. For example: Package -&gt; 0201 -&gt; 0402 -&gt;0603 -&gt;Bulk -&gt; VR.</td></tr><tr><td>2. Capacitor recommendation based on VR solution with 150kHz VR bandwidth or 600 kHz switching frequency, assuming BW=1/4 of Fsw.</td></tr><tr><td>3. Align capacitor pads along current flow path from VR to package. Make sure decoupling capacitors have power/ ground via pairs connected as close as possible to the capacitors pads.</td></tr><tr><td>4. Use MLCC components with 6.3 V voltage rating.</td></tr><tr><td>5. Please refer to acoustic noise mitigation technical advisory document #575216 for more details.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>0402</td><td>10 uF</td><td>0</td><td>2</td><td>2</td><td /><td>VCCSA_ERB_2</td></tr><tr><td>Primary side</td><td>0603</td><td>22 uF</td><td>0</td><td>6</td><td>6</td><td /><td>VCCSA_ERB_2</td></tr><tr><td>Primary side</td><td>7343</td><td>330 uF</td><td>2</td><td>2</td><td>2</td><td /><td>VCCSA_ERB_2</td></tr><tr><td>Primary side</td><td>0402</td><td>Placeholder</td><td>2</td><td>0</td><td>0</td><td /><td>VCCSA_ERB_2</td></tr><tr><td>Primary side</td><td>0603</td><td>Placeholder</td><td>6</td><td>0</td><td>0</td><td /><td>VCCSA_ERB_2</td></tr><tr><td>Primary side</td><td>0805</td><td>Placeholder</td><td>3</td><td>3</td><td>3</td><td /><td>VCCSA_ERB_2</td></tr><tr><td>Secondary side</td><td>0402</td><td>10 uF</td><td>7</td><td>8</td><td>8</td><td /><td>VCCSA_ERB_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>22 uF</td><td>6</td><td>10</td><td>10</td><td /><td>VCCSA_ERB_3</td></tr><tr><td>Secondary side</td><td>0402</td><td>Placeholder</td><td>1</td><td>0</td><td>0</td><td /><td>VCCSA_ERB_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>Placeholder</td><td>4</td><td>0</td><td>0</td><td /><td>VCCSA_ERB_3</td></tr></table><div><div>VCCSA_ERB_2</div><image src="assets/images/8DE643A1-DB2F-494B-ABC1-2DD90061EFE4.png" class="contentImage" /></div><div><div>VCCSA_ERB_3</div><image src="assets/images/316B84B8-D4AA-42A3-B9FA-64E2E899F743.png" class="contentImage" /></div></section><section id="9C21DDE2-A77D-4169-BBCE-345B722F3635"><h2>VCCSA (Type3 PCB)</h2></section><section id="Power Integrity~Processor Power Rails~Documents~9C21DDE2-A77D-4169-BBCE-345B722F3635~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Design solid planes for a continuous current flow path from VR output to BGA.
Please see reference image as an example of feasible placement.
</td><td>VCCSA_Hx_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path.</td><td /></tr><tr><td>3</td><td>Sense pins routed as differential pair to VR. Avoid routing adjacent to noisy power plane and have adjacent solid ground plane for good return path.</td><td /></tr></table><div><div>VCCSA_HX_T3_1</div><image src="assets/images/F3CDE034-61DD-44C5-A846-4F988A99ADAF.png" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Smaller capacitors should be placed closest to the package. For example: Package -&gt; 0201 -&gt; 0402 -&gt;0603 -&gt;Bulk -&gt; VR.</td></tr><tr><td>2. For bottom layer capacitor placement, place 0201, 0402, 0603 capacitors directly under the package and cannot be placed at the edge.</td></tr><tr><td>3. Capacitor recommendation based on VR solution with 150 kHz VR bandwidth or 600 kHz switching frequency, assuming BW=1/4 of Fsw.</td></tr><tr><td>4. Align capacitor pads along current flow path from VR to package. Make sure decoupling capacitors have power/ ground via pairs connected as close as possible to the capacitors pads.</td></tr><tr><td>5. Use MLCC components with 6.3 V voltage rating.</td></tr><tr><td>6. Please refer to acoustic noise mitigation technical advisory document #575216 for more details.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>0603</td><td>Placeholder</td><td>4</td><td /><td>VCCSA_Hx_2</td></tr><tr><td>Primary side</td><td>7343</td><td>330 uF</td><td>2</td><td>Recommended capacitor ESR = 4.5mOhm with 2.5V voltage rating.</td><td>VCCSA_Hx_2</td></tr><tr><td>Secondary side</td><td>0402</td><td>10 uF</td><td>9</td><td>Place beneath BGA</td><td>VCCSA_Hx_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>22 uF</td><td>7</td><td>Place beneath BGA</td><td>VCCSA_Hx_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>Placeholder</td><td>1</td><td /><td>VCCSA_Hx_3</td></tr></table><div><div>VCCSA_HX_T3_2</div><image src="assets/images/066C1C6F-15DD-4685-9AC1-94FE9451EBA0.png" class="contentImage" /></div><div><div>VCCSA_HX_T3_3</div><image src="assets/images/9431D18A-F937-4D06-9B7D-E513455CC65F.png" class="contentImage" /></div></section><section id="73C742B2-5CE6-4456-A866-8B1922996081"><h2>VCCSA (Type4 PCB)</h2></section><section id="Power Integrity~Processor Power Rails~Documents~73C742B2-5CE6-4456-A866-8B1922996081~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Design solid planes for a continuous current flow path from VR output to BGA.
Please see reference image as an example of feasible placement.
</td><td>VCCSA_Hx_T4_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path.</td><td /></tr><tr><td>3</td><td>Sense pins routed as differential pair to VR. Avoid routing adjacent to noisy power plane and have adjacent solid ground plane for good return path.</td><td /></tr></table><div><div>VCCSA_HX_T4_1</div><image src="assets/images/CCBA6E32-1F53-4817-8F86-915340F62353.png" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Smaller capacitors should be placed closest to the package. For example: Package -&gt; 0201 -&gt; 0402 -&gt;0603 -&gt;Bulk -&gt; VR.</td></tr><tr><td>2. For bottom layer capacitor placement, place 0201, 0402, 0603 capacitors directly under the package and cannot be placed at the edge.</td></tr><tr><td>3. Capacitor recommendation based on VR solution with 150 kHz VR bandwidth or 600 kHz switching frequency, assuming BW=1/4 of Fsw.</td></tr><tr><td>4. Align capacitor pads along current flow path from VR to package. Make sure decoupling capacitors have power/ ground via pairs connected as close as possible to the capacitors pads.</td></tr><tr><td>5. Use MLCC components with 6.3 V voltage rating.</td></tr><tr><td>6. Please refer to acoustic noise mitigation technical advisory document #575216 for more details.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>0603</td><td>22 uF</td><td>2</td><td /><td>VCCSA_Hx_T4_2</td></tr><tr><td>Primary side</td><td>7343</td><td>330 uF</td><td>2</td><td>Recommended capacitor ESR = 4.5mOhm with 2.5V voltage rating.</td><td>VCCSA_Hx_T4_2</td></tr><tr><td>Primary side</td><td>0603</td><td>Placeholder</td><td>2</td><td /><td>VCCSA_Hx_T4_2</td></tr><tr><td>Secondary side</td><td>0402</td><td>10 uF</td><td>8</td><td>Place beneath BGA</td><td>VCCSA_Hx_T4_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>22 uF</td><td>8</td><td>Place beneath BGA</td><td>VCCSA_Hx_T4_3</td></tr><tr><td>Secondary side</td><td>0402</td><td>Placeholder</td><td>1</td><td /><td>VCCSA_Hx_T4_3</td></tr></table><div><div>VCCSA_HX_T4_2</div><image src="assets/images/1FF38093-F37D-4B01-941B-E9431A27C5D3.png" class="contentImage" /></div><div><div>VCCSA_HX_T4_3</div><image src="assets/images/C1AF9641-AEAB-4C42-B650-61F5ED2F48F4.png" class="contentImage" /></div></section><section id="DB096323-BB9D-4B9F-8B6E-BC3B4AE56B4E"><h2>VCC_CORE</h2></section><section id="Power Integrity~Processor Power Rails~Documents~DB096323-BB9D-4B9F-8B6E-BC3B4AE56B4E~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Design solid planes for a continuous current flow path from VR output to BGA.
Please see reference image as an example of feasible placement.
</td><td>VCC_CORE_Hx_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path.</td><td /></tr><tr><td>3</td><td>Sense pins routed as differential pair to VR. Avoid routing adjacent to noisy power plane and have adjacent solid ground plane for good return path.</td><td /></tr></table><div><div>VCC_CORE_Hx_1</div><image src="assets/images/64674B4C-8C04-4715-8215-0EFE5017AAD6.PNG" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Smaller capacitors should be placed closest to the package. For example: Package -&gt; 0201 -&gt; 0402 -&gt;0603 -&gt;Bulk -&gt; VR.</td></tr><tr><td>2. For bottom layer capacitor placement, place 0201, 0402, 0603 capacitors directly under the package and cannot be placed at the edge. </td></tr><tr><td>3. Capacitor recommendation based on VR solution with 150 kHz VR bandwidth or 600 kHz switching frequency, assuming BW=1/4 of Fsw.</td></tr><tr><td>4. Align capacitor pads along current flow path from VR to package. Make sure decoupling capacitors have power/ ground via pairs connected as close as possible to the capacitors pads.</td></tr><tr><td>5. Use MLCC components with 6.3 V voltage rating.</td></tr><tr><td>6. Please refer to acoustic noise mitigation technical advisory document #575216 for more details.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>7343</td><td>330 uF</td><td>4</td><td>Recommended capacitor ESR = 4.5mOhm with 2.5V voltage rating.</td><td>VCC_CORE_Hx_2</td></tr><tr><td>Secondary side</td><td>0201</td><td>1 uF</td><td>5</td><td>Place beneath BGA.</td><td>VCC_CORE_Hx_3</td></tr><tr><td>Secondary side</td><td>0402</td><td>10 uF</td><td>28</td><td>Place beneath BGA.</td><td>VCC_CORE_Hx_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>22 uF</td><td>6</td><td>Place beneath BGA.</td><td>VCC_CORE_Hx_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>Placeholder</td><td>10</td><td /><td>VCC_CORE_Hx_3</td></tr><tr><td>Secondary side</td><td>7343</td><td>Placeholder</td><td>4</td><td /><td>VCC_CORE_Hx_3</td></tr></table><div><div>VCC_CORE_Hx_2</div><image src="assets/images/0028CACE-6762-43CA-A47B-4E59EBFB830F.PNG" class="contentImage" /></div><div><div>VCC_CORE_Hx_3</div><image src="assets/images/0758855D-F766-4264-B624-3E0297A756F9.PNG" class="contentImage" /></div></section><section id="Power Integrity~Processor Power Rails~Documents~DB096323-BB9D-4B9F-8B6E-BC3B4AE56B4E~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Design solid planes for a continuous current flow path from VR output to BGA.
Please see reference image as an example of feasible placement.
</td><td>VCC_CORE_ERB_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path.</td><td /></tr><tr><td>3</td><td>Sense pins routed as differential pair to VR. Avoid routing adjacent to noisy power plane and have adjacent solid ground plane for good return path.</td><td /></tr></table><div><div>VCC_CORE_ERB_1</div><image src="assets/images/211389B3-201B-4441-AA08-1299FC5DA904.PNG" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Smaller capacitors should be placed closest to the package. For example: Package -&gt; 0201 -&gt; 0402 -&gt;0603 -&gt;Bulk -&gt; VR.</td></tr><tr><td>2. Capacitor recommendation based on VR solution with 150 kHz VR bandwidth or 600 kHz switching frequency, assuming BW=1/4 of Fsw.</td></tr><tr><td>3. Align capacitor pads along current flow path from VR to package. Make sure decoupling capacitors have power/ ground via pairs connected as close as possible to the capacitors pads.</td></tr><tr><td>4. Use MLCC components with 6.3 V voltage rating.</td></tr><tr><td>5. Please refer to acoustic noise mitigation technical advisory document #575216 for more details.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>0402</td><td>10 uF</td><td>0</td><td>7</td><td>7</td><td /><td>VCC_CORE_ERB_2</td></tr><tr><td>Primary side</td><td>7343</td><td>330 uF</td><td>3</td><td>4</td><td>4</td><td>Recommended capacitor ESR = 4.5mOhm with 2.5V voltage rating.</td><td>VCC_CORE_ERB_2</td></tr><tr><td>Primary side</td><td>0402</td><td>Placeholder</td><td>7</td><td>0</td><td>0</td><td /><td>VCC_CORE_ERB_2</td></tr><tr><td>Primary side</td><td>0603</td><td>Placeholder</td><td>9</td><td>9</td><td>9</td><td /><td>VCC_CORE_ERB_2</td></tr><tr><td>Primary side</td><td>7343</td><td>Placeholder</td><td>2</td><td>1</td><td>1</td><td /><td>VCC_CORE_ERB_2</td></tr><tr><td>Secondary side</td><td>0201</td><td>1 uF</td><td>5</td><td>5</td><td>5</td><td>Place beneath BGA.</td><td>VCC_CORE_ERB_3</td></tr><tr><td>Secondary side</td><td>0402</td><td>10 uF</td><td>27</td><td>27</td><td>27</td><td>Place beneath BGA.</td><td>VCC_CORE_ERB_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>22 uF</td><td>0</td><td>2</td><td>7</td><td>Place beneath BGA.</td><td>VCC_CORE_ERB_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>Placeholder</td><td>15</td><td>13</td><td>8</td><td /><td>VCC_CORE_ERB_3</td></tr><tr><td>Secondary side</td><td>7343</td><td>Placeholder</td><td>5</td><td>5</td><td>5</td><td /><td>VCC_CORE_ERB_3</td></tr></table><div><div>VCC_CORE_ERB_2</div><image src="assets/images/294E095F-95E9-4170-9030-F71032A92DB3.PNG" class="contentImage" /></div><div><div>VCC_CORE_ERB_3</div><image src="assets/images/888F2068-CDA7-45A7-A9D0-4CBE069C8DF0.PNG" class="contentImage" /></div></section><section id="16D2B32C-C61F-4914-BBCB-F176C2EA52B1"><h2>VCC_CORE (Type3 PCB)</h2></section><section id="Power Integrity~Processor Power Rails~Documents~16D2B32C-C61F-4914-BBCB-F176C2EA52B1~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Design solid planes for a continuous current flow path from VR output to BGA.
Please see reference image as an example of feasible placement.
</td><td>VCC_CORE_Hx_T3_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path.</td><td /></tr><tr><td>3</td><td>Sense pins routed as differential pair to VR. Avoid routing adjacent to noisy power plane and have adjacent solid ground plane for good return path.</td><td /></tr></table><div><div>VCC_CORE_Hx_T3_1</div><image src="assets/images/045909C9-0D41-4F46-9B38-73481BA977B5.PNG" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Smaller capacitors should be placed closest to the package. For example: Package -&gt; 0201 -&gt; 0402 -&gt;0603 -&gt;Bulk -&gt; VR.</td></tr><tr><td>2. For bottom layer capacitor placement, place 0201, 0402, 0603 capacitors directly under the package and cannot be placed at the edge. </td></tr><tr><td>3. Capacitor recommendation based on VR solution with 150 kHz VR bandwidth or 600 kHz switching frequency, assuming BW=1/4 of Fsw.</td></tr><tr><td>4. Align capacitor pads along current flow path from VR to package. Make sure decoupling capacitors have power/ ground via pairs connected as close as possible to the capacitors pads.</td></tr><tr><td>5. Use MLCC components with 6.3 V voltage rating.</td></tr><tr><td>6. Please refer to acoustic noise mitigation technical advisory document #575216 for more details.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>7343</td><td>330 uF</td><td>4</td><td>Recommended capacitor ESR = 4.5mOhm with 2.5V voltage rating.</td><td>VCC_CORE_Hx_T3_2</td></tr><tr><td>Primary side</td><td>7343</td><td>Placeholder</td><td>1</td><td /><td>VCC_CORE_Hx_T3_2</td></tr><tr><td>Secondary side</td><td>0201</td><td>1 uF</td><td>5</td><td>Place beneath BGA.</td><td>VCC_CORE_Hx_T3_3</td></tr><tr><td>Secondary side</td><td>0402</td><td>10 uF</td><td>28</td><td>Place beneath BGA.</td><td>VCC_CORE_Hx_T3_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>22 uF</td><td>6</td><td>Place beneath BGA.</td><td>VCC_CORE_Hx_T3_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>Placeholder</td><td>10</td><td /><td>VCC_CORE_Hx_T3_3</td></tr><tr><td>Secondary side</td><td>7343</td><td>Placeholder</td><td>4</td><td /><td>VCC_CORE_Hx_T3_3</td></tr></table><div><div>VCC_CORE_Hx_T3_2</div><image src="assets/images/124D6F39-6D2A-499D-912A-617F97A1C323.PNG" class="contentImage" /></div><div><div>VCC_CORE_Hx_T3_3</div><image src="assets/images/11E2DBF6-1ECA-4C63-8C97-A1F4838830EB.PNG" class="contentImage" /></div></section><section id="Power Integrity~Processor Power Rails~Documents~16D2B32C-C61F-4914-BBCB-F176C2EA52B1~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Design solid planes for a continuous current flow path from VR output to BGA.
Please see reference image as an example of feasible placement.
</td><td>VCC_CORE_ERB_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path.</td><td /></tr><tr><td>3</td><td>Sense pins routed as differential pair to VR. Avoid routing adjacent to noisy power plane and have adjacent solid ground plane for good return path.</td><td /></tr></table><div><div>VCC_CORE_ERB_1</div><image src="assets/images/334E1F29-2DCF-4D92-AEB4-CCBBCBC8FE44.PNG" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Smaller capacitors should be placed closest to the package. For example: Package -&gt; 0201 -&gt; 0402 -&gt;0603 -&gt;Bulk -&gt; VR.</td></tr><tr><td>2. Capacitor recommendation based on VR solution with 150 kHz VR bandwidth or 600 kHz switching frequency, assuming BW=1/4 of Fsw.</td></tr><tr><td>3. Align capacitor pads along current flow path from VR to package. Make sure decoupling capacitors have power/ ground via pairs connected as close as possible to the capacitors pads.</td></tr><tr><td>4. Use MLCC components with 6.3 V voltage rating.</td></tr><tr><td>5. Please refer to acoustic noise mitigation technical advisory document #575216 for more details.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>0402</td><td>10 uF</td><td>7</td><td>7</td><td>7</td><td /><td>VCC_CORE_ERB_2</td></tr><tr><td>Primary side</td><td>7343</td><td>330 uF</td><td>3</td><td>4</td><td>4</td><td>Recommended capacitor ESR = 4.5mOhm with 2.5V voltage rating.</td><td>VCC_CORE_ERB_2</td></tr><tr><td>Primary side</td><td>0603</td><td>Placeholder</td><td>9</td><td>9</td><td>9</td><td /><td>VCC_CORE_ERB_2</td></tr><tr><td>Primary side</td><td>7343</td><td>Placeholder</td><td>2</td><td>1</td><td>1</td><td /><td>VCC_CORE_ERB_2</td></tr><tr><td>Secondary side</td><td>0201</td><td>1 uF</td><td>5</td><td>5</td><td>5</td><td>Place beneath BGA.</td><td>VCC_CORE_ERB_3</td></tr><tr><td>Secondary side</td><td>0402</td><td>10 uF</td><td>27</td><td>27</td><td>27</td><td>Place beneath BGA.</td><td>VCC_CORE_ERB_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>22 uF</td><td>5</td><td>7</td><td>7</td><td>Place the 0603 cap near the beneath BGA.</td><td>VCC_CORE_ERB_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>Placeholder</td><td>10</td><td>8</td><td>8</td><td /><td>VCC_CORE_ERB_3</td></tr><tr><td>Secondary side</td><td>7343</td><td>Placeholder</td><td>5</td><td>5</td><td>5</td><td /><td>VCC_CORE_ERB_3</td></tr></table><div><div>VCC_CORE_ERB_2</div><image src="assets/images/7E0A32D0-2204-4884-A50B-2B4C8D159CBB.PNG" class="contentImage" /></div><div><div>VCC_CORE_ERB_3</div><image src="assets/images/F1C274E3-AE69-408F-9D03-2FDBBAA7484D.PNG" class="contentImage" /></div></section><section id="849F8C87-F5C0-411B-8F7B-1DF99E3EFE1D"><h2>VCC_CORE (Type4 PCB)</h2></section><section id="Power Integrity~Processor Power Rails~Documents~849F8C87-F5C0-411B-8F7B-1DF99E3EFE1D~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Design solid planes for a continuous current flow path from VR output to BGA.
Please see reference image as an example of feasible placement.
</td><td>VCC_CORE_Hx_T4_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path.</td><td /></tr><tr><td>3</td><td>Sense pins routed as differential pair to VR. Avoid routing adjacent to noisy power plane and have adjacent solid ground plane for good return path.</td><td /></tr></table><div><div>VCC_CORE_Hx_T4_1</div><image src="assets/images/FF438F4D-D98D-4D6A-9FD0-4F73377E9C46.PNG" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Smaller capacitors should be placed closest to the package. For example: Package -&gt; 0201 -&gt; 0402 -&gt;0603 -&gt;Bulk -&gt; VR.</td></tr><tr><td>2. For bottom layer capacitor placement, place 0201, 0402, 0603 capacitors directly under the package and cannot be placed at the edge. </td></tr><tr><td>3. Capacitor recommendation based on VR solution with 150 kHz VR bandwidth or 600 kHz switching frequency, assuming BW=1/4 of Fsw.</td></tr><tr><td>4. Align capacitor pads along current flow path from VR to package. Make sure decoupling capacitors have power/ ground via pairs connected as close as possible to the capacitors pads.</td></tr><tr><td>5. Use MLCC components with 6.3 V voltage rating.</td></tr><tr><td>6. Please refer to acoustic noise mitigation technical advisory document #575216 for more details.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>7343</td><td>330 uF</td><td>4</td><td>Recommended capacitor ESR = 4.5mOhm with 2.5V voltage rating.</td><td>VCC_CORE_Hx_T4_2</td></tr><tr><td>Primary side</td><td>0603</td><td>Placeholder</td><td>8</td><td /><td>VCC_CORE_Hx_T4_2</td></tr><tr><td>Secondary side</td><td>0201</td><td>1 uF</td><td>5</td><td>Place beneath BGA.</td><td>VCC_CORE_Hx_T4_3</td></tr><tr><td>Secondary side</td><td>0402</td><td>10 uF</td><td>28</td><td>Place beneath BGA.</td><td>VCC_CORE_Hx_T4_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>22 uF</td><td>1</td><td>Place beneath BGA.</td><td>VCC_CORE_Hx_T4_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>Placeholder</td><td>9</td><td /><td>VCC_CORE_Hx_T4_3</td></tr><tr><td>Secondary side</td><td>7343</td><td>Placeholder</td><td>4</td><td /><td>VCC_CORE_Hx_T4_3</td></tr></table><div><div>VCC_CORE_Hx_T4_2</div><image src="assets/images/72FCFBE7-055D-457B-BE56-7431A96423BA.PNG" class="contentImage" /></div><div><div>VCC_CORE_Hx_T4_3</div><image src="assets/images/E8689B32-CE6A-449D-88D0-022786B99A28.PNG" class="contentImage" /></div></section><section id="7CEC44FC-AAF2-469E-A254-728C65AA6E16"><h2>VCC_LP_ECORE</h2></section><section id="Power Integrity~Processor Power Rails~Documents~7CEC44FC-AAF2-469E-A254-728C65AA6E16~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Design solid planes for a continuous current flow path from VR output to BGA.
Please see reference image as an example of feasible placement.
</td><td>VCC_LP_ECORE_Hx_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path.</td><td /></tr><tr><td>3</td><td>Sense pins routed as differential pair to VR. Avoid routing adjacent to noisy power plane and have adjacent solid ground plane for good return path.</td><td /></tr></table><div><div>VCC_LP_ECORE_Hx_1</div><image src="assets/images/C88F3C1B-362E-4B5A-9A48-74066141F2FE.PNG" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Smaller capacitors should be placed closest to the package. For example: Package -&gt; 0201 -&gt; 0402 -&gt;0603 -&gt;Bulk -&gt; VR.</td></tr><tr><td>2. For bottom layer capacitor placement, place 0201, 0402, 0603 capacitors directly under the package and cannot be placed at the edge. </td></tr><tr><td>3. Capacitor recommendation based on VR solution with 150 kHz VR bandwidth or 600 kHz switching frequency, assuming BW=1/4 of Fsw.</td></tr><tr><td>4. Align capacitor pads along current flow path from VR to package. Make sure decoupling capacitors have power/ ground via pairs connected as close as possible to the capacitors pads.</td></tr><tr><td>5. Use MLCC components with 6.3 V voltage rating.</td></tr><tr><td>6. Please refer to acoustic noise mitigation technical advisory document #575216 for more details.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>0603</td><td>22 uF</td><td>1</td><td>Place the 0603 cap near package edge.</td><td>VCC_LP_ECORE_Hx_2</td></tr><tr><td>Primary side</td><td>0603</td><td>Placeholder</td><td>7</td><td>Place the 0603 cap near package edge.</td><td>VCC_LP_ECORE_Hx_2</td></tr><tr><td>Primary side</td><td>7343</td><td>330uF</td><td>1</td><td>Recommended capacitor ESR = 4.5mOhm with 2.5V voltage rating.</td><td>VCC_LP_ECORE_Hx_2</td></tr><tr><td>Secondary side</td><td>0402</td><td>10uF</td><td>4</td><td>Place beneath BGA.</td><td>VCC_LP_ECORE_Hx_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>22uF</td><td>7</td><td>Place beneath BGA or close to package edge.</td><td>VCC_LP_ECORE_Hx_3</td></tr></table><div><div>VCC_LP_ECORE_Hx_2</div><image src="assets/images/CFEEC264-D54F-41D4-9033-BD9E8E49C876.png" class="contentImage" /></div><div><div>VCC_LP_ECORE_Hx_3</div><image src="assets/images/F798A320-D1AB-4004-A384-436567D39028.png" class="contentImage" /></div></section><section id="Power Integrity~Processor Power Rails~Documents~7CEC44FC-AAF2-469E-A254-728C65AA6E16~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Design solid planes for a continuous current flow path from VR output to BGA.
Please see reference image as an example of feasible placement.
</td><td>VCC_LP_ECORE_ERB_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path.</td><td /></tr><tr><td>3</td><td>Sense pins routed as differential pair to VR. Avoid routing adjacent to noisy power plane and have adjacent solid ground plane for good return path.
</td><td /></tr></table><div><div>VCC_LP_ECORE_ERB_1</div><image src="assets/images/2A03BF50-4E55-4C5F-AEB9-235AB9DEFA64.PNG" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Smaller capacitors should be placed closest to the package. For example: Package -&gt; 0201 -&gt; 0402 -&gt;0603 -&gt;Bulk -&gt; VR.</td></tr><tr><td>2. For bottom layer capacitor placement, place 0201, 0402, 0603 capacitors directly under the package and cannot be placed at the edge. </td></tr><tr><td>3. Capacitor recommendation based on VR solution with 150 kHz VR bandwidth or 600 kHz switching frequency, assuming BW=1/4 of Fsw.</td></tr><tr><td>4. Align capacitor pads along current flow path from VR to package. Make sure decoupling capacitors have power/ ground via pairs connected as close as possible to the capacitors pads.</td></tr><tr><td>5. Use MLCC components with 6.3 V voltage rating.</td></tr><tr><td>6. Please refer to acoustic noise mitigation technical advisory document #575216 for more details.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>7343</td><td>330uF</td><td>1</td><td>1</td><td>1</td><td>Recommended capacitor ESR = 4.5mOhm with 2.5V voltage rating.
</td><td>VCC_LP_ECORE_ERB_2</td></tr><tr><td>Primary side</td><td>0805</td><td>100uF</td><td>0</td><td>1</td><td>1</td><td /><td /></tr><tr><td>Primary Side</td><td>0805</td><td>Placeholder</td><td>2</td><td>1</td><td>1</td><td>Place near package edge.</td><td>VCC_LP_ECORE_ERB_2</td></tr><tr><td>Primary side</td><td>0603</td><td>22uF</td><td>3</td><td>3</td><td>3</td><td>Place near package edge.</td><td>VCC_LP_ECORE_RSB_2</td></tr><tr><td>Primary side</td><td>0603</td><td>Placeholder</td><td>4</td><td>4</td><td>4</td><td>Place near package edge.</td><td>VCC_LP_ECORE_ERB_2</td></tr><tr><td>Secondary side</td><td>0603</td><td>22uF</td><td>3</td><td>3</td><td>3</td><td>Place under BGA or close to BGA on back side.
</td><td>VCC_LP_ECORE_ERB_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>Placeholder</td><td>4</td><td>4</td><td>4</td><td>Place under BGA or close to BGA on back side.</td><td>VCC_LP_ECORE_ERB_3</td></tr><tr><td>Secondary side</td><td>0402</td><td>10uF</td><td>4</td><td>4</td><td>4</td><td>Place under BGA or close to BGA on back side.
</td><td>VCC_LP_ECORE_ERB_3</td></tr></table><div><div>VCC_LP_ECORE_ERB_2</div><image src="assets/images/D7AA9D7F-2E19-4820-869F-ECB367F38F55.PNG" class="contentImage" /></div><div><div>VCC_LP_ECORE_ERB_3</div><image src="assets/images/D6E04AC2-79CE-40BA-85F4-DB4757B1F135.PNG" class="contentImage" /></div></section><section id="F65B8D01-58F6-407F-8ED6-0B80D913790A"><h2>VCC_LP_ECORE (Type3 PCB)</h2></section><section id="Power Integrity~Processor Power Rails~Documents~F65B8D01-58F6-407F-8ED6-0B80D913790A~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Design solid planes for a continuous current flow path from VR output to BGA.
Please see reference image as an example of feasible placement.
</td><td>VCC_LP_ECORE_Hx_T3_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path.</td><td /></tr><tr><td>3</td><td>Sense pins routed as differential pair to VR. Avoid routing adjacent to noisy power plane and have adjacent solid ground plane for good return path.</td><td /></tr></table><div><div>VCC_LP_ECORE_Hx_T3_1</div><image src="assets/images/8FE9599A-2103-4910-9663-09FB9AA49CD9.png" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Smaller capacitors should be placed closest to the package. For example: Package -&gt; 0201 -&gt; 0402 -&gt;0603 -&gt;Bulk -&gt; VR.</td></tr><tr><td>2. For bottom layer capacitor placement, place 0201, 0402, 0603 capacitors directly under the package and cannot be placed at the edge. </td></tr><tr><td>3. Capacitor recommendation based on VR solution with 150 kHz VR bandwidth or 600 kHz switching frequency, assuming BW=1/4 of Fsw.</td></tr><tr><td>4. Align capacitor pads along current flow path from VR to package. Make sure decoupling capacitors have power/ ground via pairs connected as close as possible to the capacitors pads.</td></tr><tr><td>5. Use MLCC components with 6.3 V voltage rating.</td></tr><tr><td>6. Please refer to acoustic noise mitigation technical advisory document #575216 for more details.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>0603</td><td>Placeholder</td><td>6</td><td>Place the 0603 cap near package edge.</td><td>VCC_LP_ECORE_Hx_T3_2</td></tr><tr><td>Primary side</td><td>7343</td><td>330uF</td><td>1</td><td>Recommended capacitor ESR = 4.5mOhm with 2.5V voltage rating.</td><td>VCC_LP_ECORE_Hx_T3_2</td></tr><tr><td>Secondary side</td><td>0402</td><td>10uF</td><td>4</td><td>Place beneath BGA.</td><td>VCC_LP_ECORE_Hx_T3_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>22uF</td><td>7</td><td>Place beneath BGA or close to package edge.</td><td>VCC_LP_ECORE_Hx_T3_3</td></tr></table><div><div>VCC_LP_ECORE_Hx_T3_2</div><image src="assets/images/EE35FDDF-7496-4D9B-A66D-F7CCEDFC4939.png" class="contentImage" /></div><div><div>VCC_LP_ECORE_Hx_T3_3</div><image src="assets/images/DD839BA5-8811-4208-BE7B-CB5EBACF0D16.png" class="contentImage" /></div></section><section id="Power Integrity~Processor Power Rails~Documents~F65B8D01-58F6-407F-8ED6-0B80D913790A~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Design solid planes for a continuous current flow path from VR output to BGA.
Please see reference image as an example of feasible placement.
</td><td>VCC_LP_ECORE_ERB_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path.</td><td /></tr><tr><td>3</td><td>Sense pins routed as differential pair to VR. Avoid routing adjacent to noisy power plane and have adjacent solid ground plane for good return path.
</td><td /></tr></table><div><div>VCC_LP_ECORE_ERB_1</div><image src="assets/images/57D83362-0E04-48FE-9D90-B242E1D0F472.PNG" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Smaller capacitors should be placed closest to the package. For example: Package -&gt; 0201 -&gt; 0402 -&gt;0603 -&gt;Bulk -&gt; VR.</td></tr><tr><td>2. For bottom layer capacitor placement, place 0201, 0402, 0603 capacitors directly under the package and cannot be placed at the edge. </td></tr><tr><td>3. Capacitor recommendation based on VR solution with 150 kHz VR bandwidth or 600 kHz switching frequency, assuming BW=1/4 of Fsw.</td></tr><tr><td>4. Align capacitor pads along current flow path from VR to package. Make sure decoupling capacitors have power/ ground via pairs connected as close as possible to the capacitors pads.</td></tr><tr><td>5. Use MLCC components with 6.3 V voltage rating.</td></tr><tr><td>6. Please refer to acoustic noise mitigation technical advisory document #575216 for more details.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>7343</td><td>330uF</td><td>1</td><td>1</td><td>1</td><td>Recommended capacitor ESR = 4.5mOhm with 2.5V voltage rating.
</td><td>VCC_LP_ECORE_ERB_2</td></tr><tr><td>Primary side</td><td>0805</td><td>100uF</td><td>0</td><td>1</td><td>1</td><td /><td /></tr><tr><td>Primary Side</td><td>0805</td><td>Placeholder</td><td>2</td><td>1</td><td>1</td><td>Place near package edge.</td><td>VCC_LP_ECORE_ERB_2</td></tr><tr><td>Primary side</td><td>0603</td><td>22uF</td><td>3</td><td>3</td><td>3</td><td>Place near package edge.</td><td>VCC_LP_ECORE_RSB_2</td></tr><tr><td>Primary side</td><td>0603</td><td>Placeholder</td><td>4</td><td>4</td><td>4</td><td>Place near package edge.</td><td>VCC_LP_ECORE_ERB_2</td></tr><tr><td>Secondary side</td><td>0603</td><td>22uF</td><td>3</td><td>3</td><td>3</td><td>Place under BGA or close to BGA on back side.
</td><td>VCC_LP_ECORE_ERB_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>Placeholder</td><td>4</td><td>4</td><td>4</td><td>Place under BGA or close to BGA on back side.</td><td>VCC_LP_ECORE_ERB_3</td></tr><tr><td>Secondary side</td><td>0402</td><td>10uF</td><td>4</td><td>4</td><td>4</td><td>Place under BGA or close to BGA on back side.
</td><td>VCC_LP_ECORE_ERB_3</td></tr></table><div><div>VCC_LP_ECORE_ERB_2</div><image src="assets/images/451F13CA-AA7A-407E-B058-D970BD9E91E1.PNG" class="contentImage" /></div><div><div>VCC_LP_ECORE_ERB_3</div><image src="assets/images/54DE5328-3609-48D5-88F3-5011007CEC93.PNG" class="contentImage" /></div></section><section id="F5AAA497-39E9-43AD-96DF-21B6C54727EE"><h2>VCC_LP_ECORE (Type4 PCB)</h2></section><section id="Power Integrity~Processor Power Rails~Documents~F5AAA497-39E9-43AD-96DF-21B6C54727EE~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Design solid planes for a continuous current flow path from VR output to BGA.
Please see reference image as an example of feasible placement.
</td><td>VCC_LP_ECORE_Hx_T4_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path.</td><td /></tr><tr><td>3</td><td>Sense pins routed as differential pair to VR. Avoid routing adjacent to noisy power plane and have adjacent solid ground plane for good return path.</td><td /></tr></table><div><div>VCC_LP_ECORE_Hx_T4_1</div><image src="assets/images/07BB457D-BC2D-4421-ADE1-2AC3AF71FBCF.JPG" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Smaller capacitors should be placed closest to the package. For example: Package -&gt; 0201 -&gt; 0402 -&gt;0603 -&gt;Bulk -&gt; VR.</td></tr><tr><td>2. For bottom layer capacitor placement, place 0201, 0402, 0603 capacitors directly under the package and cannot be placed at the edge. </td></tr><tr><td>3. Capacitor recommendation based on VR solution with 150 kHz VR bandwidth or 600 kHz switching frequency, assuming BW=1/4 of Fsw.</td></tr><tr><td>4. Align capacitor pads along current flow path from VR to package. Make sure decoupling capacitors have power/ ground via pairs connected as close as possible to the capacitors pads.</td></tr><tr><td>5. Use MLCC components with 6.3 V voltage rating.</td></tr><tr><td>6. Please refer to acoustic noise mitigation technical advisory document #575216 for more details.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>0603</td><td>22 uF</td><td>5</td><td>Place the 0603 cap near package edge.</td><td>VCC_LP_ECORE_Hx_T4_2</td></tr><tr><td>Primary Side</td><td>0603</td><td>Placeholder</td><td>6</td><td /><td /></tr><tr><td>Primary side</td><td>7343</td><td>330uF</td><td>1</td><td>Recommended capacitor ESR = 4.5mOhm with 2.5V voltage rating.</td><td>VCC_LP_ECORE_Hx_T4_2</td></tr><tr><td>Secondary side</td><td>0402</td><td>10uF</td><td>4</td><td>Place beneath BGA.</td><td>VCC_LP_ECORE_Hx_T4_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>22uF</td><td>2</td><td>Place beneath BGA.
</td><td>VCC_LP_ECORE_Hx_T4_3</td></tr></table><div><div>VCC_LP_ECORE_Hx_T4_2</div><image src="assets/images/ECD94EF4-10C8-4D20-B552-822794F17652.png" class="contentImage" /></div><div><div>VCC_LP_ECORE_Hx_T4_3</div><image src="assets/images/EBB2B6EF-4FB6-40A1-BAB5-D5BA76E026D3.JPG" class="contentImage" /></div></section><section id="C7DBABFB-39D1-4613-9F46-55EF1AE8436A"><h2>VDD2 DDR5</h2></section><section id="Power Integrity~Processor Power Rails~Documents~C7DBABFB-39D1-4613-9F46-55EF1AE8436A~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>VDD2 Type-3 DDR5 motherboard reference layout showing the plane routing</td><td>VDD2_T3_DDR5_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path</td><td /></tr></table><div><div>VDD2_T3_DDR5_1</div><image src="assets/images/0927B963-DDC8-420F-99C4-41C4D9732157.PNG" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Power and ground via pairs should be placed close to capacitor pads to provide proper connection to BGAs</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Secondary side</td><td>0201</td><td>1uF</td><td>8</td><td>Place beneath BGA</td><td>VDD2_T3_DDR5_2</td></tr><tr><td>Secondary side</td><td>0402</td><td>10 uF</td><td>8</td><td>Place beneath BGA</td><td>VDD2_T3_DDR5_2</td></tr></table><div><div>VDD2_T3_DDR5_2</div><image src="assets/images/9FFF4551-1432-4500-966E-E17C67F985E5.PNG" class="contentImage" /></div></section><section id="Power Integrity~Processor Power Rails~Documents~C7DBABFB-39D1-4613-9F46-55EF1AE8436A~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Decoupling solution</td><td>NVL_Hx_RSB_16MWS_10L_iPDG0p2_BOB_Rev0p92_WW11P5_SODIMM1DPC_WW13P01_RJ_01_PIER.brd</td></tr></table><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>VDDQ and VDD2 ball from PKG are shorted to the VDD2 platform rail .</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Reference Design</th></tr><tr><td>Secondary side</td><td>0201</td><td>1uF</td><td>8</td><td>8</td><td>8</td><td>VDD2_T3_DDR5_2</td></tr><tr><td>Secondary side</td><td>0402</td><td>10uF</td><td>8</td><td>8</td><td>8</td><td>VDD2_T3_DDR5_2</td></tr></table><div><div>VDD2_T3_DDR5_2</div><image src="assets/images/FF983145-EB11-4739-BAAD-A9CDC36BA798.PNG" class="contentImage" /></div></section><section id="7014B2AB-8BEF-4BAB-9C30-8A2068ACEB80"><h2>VDD2 LPDDR5x LPCAMM2</h2></section><section id="Power Integrity~Processor Power Rails~Documents~7014B2AB-8BEF-4BAB-9C30-8A2068ACEB80~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>VDD2 Type-3 10L CAMM motherboard reference layout showing the plane routing</td><td>VDD2_T3_CAMM10L_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path</td><td /></tr></table><div><div>VDD2_T3_CAMM10L_1</div><image src="assets/images/29B167C6-35BB-4E53-A4E8-F230C8A29DC0.PNG" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Power and ground via pairs should be placed close to capacitor pads to provide proper connection to BGAs</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Secondary side</td><td>0201</td><td>1uF</td><td>5</td><td>Place beneath BGA</td><td>VDD2_T3_CAMM10L_2</td></tr><tr><td>Secondary side</td><td>0402</td><td>10 uF</td><td>3</td><td>Place beneath BGA</td><td>VDD2_T3_CAMM10L_2</td></tr></table><div><div>VDD2_T3_CAMM10L_2</div><image src="assets/images/3B175417-F587-47F9-AA6D-E215F23F2E30.PNG" class="contentImage" /></div></section><section id="Power Integrity~Processor Power Rails~Documents~7014B2AB-8BEF-4BAB-9C30-8A2068ACEB80~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Decoupling solution</td><td>cRSB_NVL-Hx_50x25mm_0p62mm_2540_rev0p93_ww17p1a.brd</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Reference Design</th></tr><tr><td>Secondary side</td><td>0201</td><td>1uF</td><td>5</td><td>5</td><td>5</td><td>VDD2_T3_LPCAMM_2</td></tr><tr><td>Secondary side</td><td>0402</td><td>10uF</td><td>3</td><td>3</td><td>3</td><td>VDD2_T3_LPCAMM_2</td></tr></table><div><div>VDD2_T3_CAMM10L_2</div><image src="assets/images/B55170C1-7E3A-45AE-B0F0-473D292AEDB2.PNG" class="contentImage" /></div></section><section id="EA4AE3ED-1437-40B0-99C9-5327368C659B"><h2>VDD2 LPDDR5x MEMORY DOWN (Type3 PCB)</h2></section><section id="Power Integrity~Processor Power Rails~Documents~EA4AE3ED-1437-40B0-99C9-5327368C659B~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>VDD2 Type-3 LP5 motherboard reference layout showing the plane routing</td><td>VDD2_T3_LP5_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path</td><td /></tr></table><div><div>VDD2_T3_LP5_1</div><image src="assets/images/232083A6-F5B5-42FC-9062-949B6E199E91.jpg" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Power and ground via pairs should be placed close to capacitor pads to provide proper connection to BGAs</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Secondary side</td><td>0201</td><td>1uF</td><td>5</td><td>Place beneath BGA</td><td>VDD2_T3_LP5_2</td></tr><tr><td>Secondary side</td><td>0402</td><td>10 uF</td><td>3</td><td>Place beneath BGA</td><td>VDD2_T3_LP5_2</td></tr></table><div><div>VDD2_T3_LP5_2</div><image src="assets/images/481B244F-AB61-40F9-8A00-9D0BA0716F2A.jpg" class="contentImage" /></div></section><section id="Power Integrity~Processor Power Rails~Documents~EA4AE3ED-1437-40B0-99C9-5327368C659B~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Decoupling solution</td><td>cRSB_NVL_P_T3_10L_LP5X32_Landscape_BMRev1p0_wwp15p5_ww17p1_RUI.brd</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Reference Design</th></tr><tr><td>Secondary side</td><td>0201</td><td>1uF</td><td>5</td><td>5</td><td>5</td><td>VDD2_T3_LP5_2</td></tr><tr><td>Secondary side</td><td>0402</td><td>10uF</td><td>3</td><td>3</td><td>3</td><td>VDD2_T3_LP5_2</td></tr></table><div><div>VDD2_T3_LP5_2</div><image src="assets/images/74D68C20-C508-4765-BB9D-6F14C789F41E.jpg" class="contentImage" /></div></section><section id="54551108-8460-49C1-BE9D-D4047BFFB156"><h2>VDD2 LPDDR5x MEMORY DOWN (Type4 PCB)</h2></section><section id="Power Integrity~Processor Power Rails~Documents~54551108-8460-49C1-BE9D-D4047BFFB156~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>VDD2 Type-4 LP5 motherboard reference layout showing the plane routing</td><td>VDD2_T4_LP5_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path</td><td /></tr></table><div><div>VDD2_T4_LP5_1</div><image src="assets/images/38120B5D-B2E2-4AC6-B45A-8470199ED42F.jpg" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Power and ground via pairs should be placed close to capacitor pads to provide proper connection to BGAs</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Secondary side</td><td>0201</td><td>1uF</td><td>5</td><td>Place beneath BGA</td><td>VDD2_T4_LP5_2</td></tr><tr><td>Secondary side</td><td>0402</td><td>10 uF</td><td>3</td><td>Place beneath BGA</td><td>VDD2_T4_LP5_2</td></tr></table><div><div>VDD2_T4_LP5_2</div><image src="assets/images/E892D9C8-778E-4235-9AF3-AA5B9E84B43E.jpg" class="contentImage" /></div></section><section id="Power Integrity~Processor Power Rails~Documents~54551108-8460-49C1-BE9D-D4047BFFB156~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Decoupling solution</td><td>NVL_Hx_T4_RSB_16HC_50x23_BOB_Rev0P92_WW11P5_WW15p2_RJ_01.brd</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Reference Design</th></tr><tr><td>Secondary side</td><td>0201</td><td>1uF</td><td>5</td><td>5</td><td>5</td><td>VDD2_T4_LP5_2</td></tr><tr><td>Secondary side</td><td>0402</td><td>10uF</td><td>3</td><td>3</td><td>3</td><td>VDD2_T4_LP5_2</td></tr></table><div><div>VDD2_T4_LP5_2</div><image src="assets/images/88524D3F-5218-4D25-912A-6FEDA6D6E016.jpg" class="contentImage" /></div></section><section id="111E142E-84ED-47BA-89CD-8C83967F5038"><h2>VDDQ LPDDR5x LPCAMM2</h2></section><section id="Power Integrity~Processor Power Rails~Documents~111E142E-84ED-47BA-89CD-8C83967F5038~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>VDDQ Type-3 10L CAMM motherboard reference layout showing the plane routing</td><td>VDDQ_T3_CAMM_10L_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path</td><td /></tr></table><div><div>VDDQ_T3_CAMM10L_1</div><image src="assets/images/10399A19-3CDC-4BC4-AADF-C72BE870ACEB.PNG" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Power and ground via pairs should be placed close to capacitor pads to provide proper connection to BGAs</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Secondary Side</td><td>0201</td><td>1uF</td><td>8</td><td>Place beneath BGA</td><td>VDDQ_T3_CAMM_10L_2</td></tr><tr><td>Secondary Side</td><td>0402</td><td>10uF</td><td>4</td><td>Place beneath BGA</td><td>VDDQ_T3_CAMM_10L_2</td></tr></table><div><div>VDDQ_T3_CAMM10L_2</div><image src="assets/images/84265812-882A-49B1-8DBA-0C2786414C58.PNG" class="contentImage" /></div></section><section id="Power Integrity~Processor Power Rails~Documents~111E142E-84ED-47BA-89CD-8C83967F5038~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Decoupling Solution</td><td>cRSB_NVL-Hx_50x25mm_0p62mm_2540_rev0p93_ww17p1a.brd</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Reference Design</th></tr><tr><td>Secondary side</td><td>0201</td><td>1uF</td><td>8</td><td>8</td><td>8</td><td>VDDQ_T4_CAMM10L_2</td></tr><tr><td>Secondary side</td><td>0402</td><td>10uF</td><td>4</td><td>4</td><td>4</td><td>VDDQ_T4_CAMM10L_2</td></tr></table><div><div>VDDQ_T3_CAMM10L_2</div><image src="assets/images/B2468EBA-3CE1-4EA5-AE8E-F7FE8D656EB6.PNG" class="contentImage" /></div></section><section id="C4A4E9AE-1457-4D4F-8DDA-E7F20E409B01"><h2>VDDQ LPDDR5x MEMORY DOWN (Type3 PCB)</h2></section><section id="Power Integrity~Processor Power Rails~Documents~C4A4E9AE-1457-4D4F-8DDA-E7F20E409B01~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>VDDQ Type-3 LP5 motherboard reference layout showing the plane routing</td><td>VDDQ_T3_LP5_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path</td><td /></tr></table><div><div>VDDQ_T3_LP5_1</div><image src="assets/images/EBF0FA7F-1B2A-4B4D-A367-9676120DD98A.jpg" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Power and ground via pairs should be placed close to capacitor pads to provide proper connection to BGAs</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Secondary Side</td><td>0201</td><td>1uF</td><td>8</td><td>Place beneath BGA</td><td>VDDQ_T3_LP5_2</td></tr><tr><td>Secondary Side</td><td>0402</td><td>10uF</td><td>4</td><td>Place beneath BGA</td><td>VDDQ_T3_LP5_2</td></tr></table><div><div>VDDQ_T3_LP5_2</div><image src="assets/images/C1755046-A108-4408-B51D-7E40400D4600.jpg" class="contentImage" /></div></section><section id="Power Integrity~Processor Power Rails~Documents~C4A4E9AE-1457-4D4F-8DDA-E7F20E409B01~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Decoupling Solution</td><td>cRSB_NVL_P_T3_10L_LP5X32_Landscape_BMRev1p0_wwp15p5_ww17p1_RUI.brd</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Reference Design</th></tr><tr><td>Secondary side</td><td>0201</td><td>1uF</td><td>8</td><td>8</td><td>8</td><td>VDDQ_T3_LP5_2</td></tr><tr><td>Secondary side</td><td>0402</td><td>10uF</td><td>4</td><td>4</td><td>4</td><td>VDDQ_T3_LP5_2</td></tr></table><div><div>VDDQ_T3_LP5_2</div><image src="assets/images/F9E4D1CD-63B2-42A3-9291-A8538FF563A5.jpg" class="contentImage" /></div></section><section id="4D3E1E87-5178-4915-97BD-0155BCDE924D"><h2>VDDQ LPDDR5x MEMORY DOWN (Type4 PCB)</h2></section><section id="Power Integrity~Processor Power Rails~Documents~4D3E1E87-5178-4915-97BD-0155BCDE924D~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>VDDQ Type-4 LP5 motherboard reference layout showing the plane routing</td><td>VDDQ_T4_LP5_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path</td><td /></tr></table><div><div>VDDQ_T4_LP5_1</div><image src="assets/images/0B013895-772A-486A-ABDB-08F9ED675949.jpg" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Power and ground via pairs should be placed close to capacitor pads to provide proper connection to BGAs</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Secondary Side</td><td>0201</td><td>1uF</td><td>8</td><td>Place beneath BGA</td><td>VDDQ_T4_LP5_2</td></tr><tr><td>Secondary Side</td><td>0402</td><td>10uF</td><td>4</td><td>Place beneath BGA</td><td>VDDQ_T4_LP5_2</td></tr></table><div><div>VDDQ_T4_LP5_2</div><image src="assets/images/A1538B59-8396-4639-BA02-78A4F84E4745.jpg" class="contentImage" /></div></section><section id="Power Integrity~Processor Power Rails~Documents~4D3E1E87-5178-4915-97BD-0155BCDE924D~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Decoupling solution</td><td>NVL_Hx_T4_RSB_16HC_50x23_BOB_Rev0P92_WW11P5_WW15p2_RJ_01.brd</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Reference Design</th></tr><tr><td>Secondary side</td><td>0201</td><td>1uF</td><td>8</td><td>8</td><td>8</td><td>VDDQ_T4_LP5_2</td></tr><tr><td>Secondary side</td><td>0402</td><td>10uF</td><td>4</td><td>4</td><td>4</td><td>VDDQ_T4_LP5_2</td></tr></table><div><div>VDDQ_T4_LP5_2</div><image src="assets/images/13136729-DFB6-4E3A-A6BB-07F5BE1A8651.jpg" class="contentImage" /></div></section><section id="Power Integrity~PCH Power Rails~System Configuration"><h2>System Configuration</h2><p>PCB Type: Type-3</p><p>PCB Layer Count: 4</p><p>PCB Thickness: 1.6mm</p><p>PCB Assembly: Double Sided, Recommendation also applicable for 6LY, 10LY, 14 LY Desings </p><table><tr><th>Document Mapping</th></tr><tr><td>DCPRTC</td></tr><tr><td>VCCAHSIOPLL_1P8</td></tr><tr><td>VCCA_PLL_1P25</td></tr><tr><td>VCCA_XTAL_PLL_0P85</td></tr><tr><td>VCCPGPPDR</td></tr><tr><td>VCCPGPPBC</td></tr><tr><td>VCCPGPPA</td></tr><tr><td>VCCHSIO_0P85</td></tr><tr><td>VCCDSW_3P3</td></tr><tr><td>VCCA_XTAL_PLL_1P8</td></tr><tr><td>VCCPRIM_1P8_PCH</td></tr><tr><td>VCCPRIM_3P3</td></tr><tr><td>VCCPRIM_1P25</td></tr><tr><td>VCCPRIM_1P05_1P25</td></tr><tr><td>VCCPGPPI</td></tr><tr><td>VCCPGPPEFHK</td></tr><tr><td>VCCPRIM_CORE_0P85</td></tr><tr><td>VCCRTC_PCH</td></tr><tr><td>VCCSPI</td></tr></table></section><section id="DD6EC9E0-2F90-4A94-8E84-A0BF859E5CC4"><h2>VCCAHSIOPLL_1P8</h2></section><section id="Power Integrity~PCH Power Rails~Documents~DD6EC9E0-2F90-4A94-8E84-A0BF859E5CC4~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>VCCAHSIOPLL_1P8 can be merged with VCCPRIM_1P8_PCH after LC filter. </td><td>VCCAHSIOPLL_1P8_1, VCCAHSIOPLL_1P8_2</td></tr><tr><td>2</td><td>Recommended minimum VCCAHSIOPLL_1P8 power plane width of 1 mm on Breakout pins region and more than 2mm after PKG edge, with immediate GND reference. Wherever possible, it is recommended to provide GND trace shielding along VCCAHSIOPLLL_1P8 power plane to further minimize coupling noise from adjacent power/ signals.</td><td>VCCAHSIOPLL_1P8_1</td></tr><tr><td>3</td><td>Merge pin V17 and pin T14 together on Layer 1.</td><td>VCCAHSIOPLL_1P8_1</td></tr></table><div><div>VCCAHSIOPLL_1P8_1</div><image src="assets/images/55853668-FFB8-435F-B571-6E23D8EFBC76.png" class="contentImage" /></div><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>0402</td><td>0  Ohm / 100 mOhm</td><td>1</td><td>This Resistor_1 must be placed in series with Capacitor_1

Default = 0 Ohm;
If inductor is stuffed = 100 mOhm</td><td>VCCAHSIOPLL_1P8_1, VCCAHSIOPLL_1P8_2</td></tr><tr><td>Primary side</td><td>0402</td><td>2.2uF</td><td>1</td><td>Place Capacitor_2 &lt;10 mm from package edge, with immediate GND reference.</td><td>VCCAHSIOPLL_1P8_1, VCCAHSIOPLL_1P8_2</td></tr><tr><td>Primary side</td><td>0603</td><td>10 uF</td><td>1</td><td>Place Capacitor_1 &lt;10 mm from package edge, with immediate GND reference.</td><td>VCCAHSIOPLL_1P8_1, VCCAHSIOPLL_1P8_2</td></tr><tr><td>Primary side</td><td>0603 / 0805</td><td>Placeholder</td><td>1</td><td>Inductor by default is a placeholder. 
If inductor not stuffed, place a 0 Ohm resistor as default.
If inductor stuffed, inductor must meet the following requirements: 
Rated at least 2000 mA
Max DCR = 10 mOhm
Minimum inductance = 250 nH</td><td>VCCAHSIOPLL_1P8_1, VCCAHSIOPLL_1P8_2</td></tr></table><div><div>VCCAHSIOPLL_1P8_2</div><image src="assets/images/E6B455D5-8DBA-47A7-A65D-ABA24EF5203E.png" class="contentImage" /></div></section><section id="Power Integrity~PCH Power Rails~Documents~DD6EC9E0-2F90-4A94-8E84-A0BF859E5CC4~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>VCCAHSIOPLL_1P8 can be merged with VCCPRIM_1P8_PCH after LC filter. </td><td>VCCAHSIOPLL_1P8_1, VCCAHSIOPLL_1P8_2</td></tr><tr><td>2</td><td>Recommended minimum VCCAHSIOPLL_1P8 power plane width of 1 mm on Breakout pins region and more than 2mm after PKG edge, with immediate GND reference. Wherever possible, it is recommended to provide GND trace shielding along VCCAHSIOPLLL_1P8 power plane to further minimize coupling noise from adjacent power/ signals.</td><td>VCCAHSIOPLL_1P8_1</td></tr><tr><td>3</td><td>Merge pin V17 and pin T14 together on Layer 1.</td><td>VCCAHSIOPLL_1P8_1</td></tr></table><div><div>VCCAHSIOPLL_1P8_1</div><image src="assets/images/4782EA2F-56A8-4C2F-A947-5A089DC79E9F.png" class="contentImage" /></div><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>0402</td><td>0  Ohm / 100 mOhm</td><td>1</td><td>1</td><td>1</td><td>This Resistor_1 must be placed in series with Capacitor_1

Default = 0 Ohm;
If inductor is stuffed = 100 mOhm</td><td>VCCAHSIOPLL_1P8_1, VCCAHSIOPLL_1P8_2</td></tr><tr><td>Primary side</td><td>0402</td><td>2.2 uF</td><td>1</td><td>1</td><td>1</td><td>Place Capacitor_2 &lt;10 mm from package edge, with immediate GND reference.</td><td>VCCAHSIOPLL_1P8_1, VCCAHSIOPLL_1P8_2</td></tr><tr><td>Primary side</td><td>0603</td><td>10 uF</td><td>1</td><td>1</td><td>1</td><td>Place Capacitor_1 &lt;10 mm from package edge, with immediate GND reference.</td><td>VCCAHSIOPLL_1P8_1, VCCAHSIOPLL_1P8_2</td></tr><tr><td>Primary side</td><td>0603 / 0805</td><td>Placeholder</td><td>1</td><td>1</td><td>1</td><td>Inductor by default is a placeholder. 
If inductor not stuffed, place a 0 Ohm resistor as default.
If inductor stuffed, inductor must meet the following requirements: 
Rated at least 2000 mA
Max DCR = 10 mOhm
Minimum inductance = 250 nH</td><td>VCCAHSIOPLL_1P8_1, VCCAHSIOPLL_1P8_2</td></tr></table><div><div>VCCAHSIOPLL_1P8_2</div><image src="assets/images/3A76054E-5B52-4826-B55D-A31D3F9C2E9B.png" class="contentImage" /></div></section><section id="8D601500-2C27-4185-9915-98145601D793"><h2>VCCA_XTAL_PLL_1P8</h2></section><section id="Power Integrity~PCH Power Rails~Documents~8D601500-2C27-4185-9915-98145601D793~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>All 3 pins, i.e. Y15, Y17, V15 can be shorted together at surface layer, and share common power rail, called VCCA_XTAL_PLL_1P8.</td><td>VCCA_XTAL_PLL_1P8_1</td></tr><tr><td>2</td><td>Recommended minimum VCCA_XTAL_PLL_1P8 power plane width of 2 mm, with immediate GND reference. Wherever possible, it is recommended to provide GND shielding along VCCA_XTAL_PLL_1P8 power plane to further minimize coupling noise from adjacent power rail/ signals.</td><td>VCCA_XTAL_PLL_1P8_1</td></tr><tr><td>3</td><td>VCCA_XTAL_PLL_1P8 can be merged with VCCPRIM_1P8_PCH after LC filter.</td><td>VCCA_XTAL_PLL_1P8_1, VCCA_XTAL_PLL_1P8_2</td></tr></table><div><div>VCCA_XTAL_PLL_1P8_1</div><image src="assets/images/A0F1AA38-5FC3-486D-815C-57095E36C5D3.png" class="contentImage" /></div><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>0603 / 0805</td><td>47 uF</td><td>1</td><td>Place Capacitor_1 &lt;10 mm from package edge, with immediate GND reference.</td><td>VCCA_XTAL_PLL_1P8_1, VCCA_XTAL_PLL_1P8_2</td></tr><tr><td>Primary side</td><td>0402</td><td>Placeholder</td><td>1</td><td>Place Capacitor_2 &lt;10 mm from package edge, with immediate GND reference.</td><td>VCCA_XTAL_PLL_1P8_1, VCCA_XTAL_PLL_1P8_2</td></tr><tr><td>Primary side</td><td>0603 / 0805</td><td>2.2uH</td><td>1</td><td>If inductor is not stuffed, place a 0 Ohm resistor.

If inductor is stuffed, the following requirements must be met:  
- Rated at least 150 mA .
- Minimum inductance = 2.2 uH.</td><td>VCCA_XTAL_PLL_1P8_1VCCA_XTAL_PLL_1P8_1, VCCA_XTAL_PLL_1P8_2</td></tr></table><div><div>VCCA_XTAL_PLL_1P8_2</div><image src="assets/images/F2E814F4-53CA-48B6-9C63-7EF7E6E341A0.png" class="contentImage" /></div></section><section id="Power Integrity~PCH Power Rails~Documents~8D601500-2C27-4185-9915-98145601D793~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>All 3 pins, i.e. Y15, Y17, V15 can be shorted together at surface layer, and share common power rail, called VCCA_XTAL_PLL_1P8.</td><td>VCCA_XTAL_PLL_1P8_1</td></tr><tr><td>2</td><td>Recommended minimum VCCA_XTAL_PLL_1P8 power plane width of 2 mm, with immediate GND reference. Wherever possible, it is recommended to provide GND shielding along VCCA_XTAL_PLL_1P8 power plane to further minimize coupling noise from adjacent power rail/signals.</td><td>VCCA_XTAL_PLL_1P8_1</td></tr><tr><td>3</td><td>VCCA_XTAL_PLL_1P8 can be merged with VCCPRIM_1P8_PCH after LC filter.</td><td>VCCA_XTAL_PLL_1P8_1, VCCA_XTAL_PLL_1P8_2</td></tr></table><div><div>VCCA_XTAL_PLL_1P8_1</div><image src="assets/images/818556A7-56D8-4A48-94E0-55EE4D23AC60.png" class="contentImage" /></div><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>0805</td><td>47 uF</td><td>1</td><td>1</td><td>1</td><td>Place Capacitor_1 &lt;10 mm from package edge, with immediate GND reference. Recommended to use 0805 FF to evaluate the worst-case capacitor FF; in case there is no space, change it to 0603</td><td>VCCA_XTAL_PLL_1P8_1, VCCA_XTAL_PLL_1P8_2</td></tr><tr><td>Primary side</td><td>0402</td><td>Placeholder</td><td>1</td><td>2</td><td>2</td><td>Place Capacitor_2 &lt;10 mm from package edge, with immediate GND reference.</td><td>VCCA_XTAL_PLL_1P8_1, VCCA_XTAL_PLL_1P8_2</td></tr><tr><td>Primary side</td><td>0603 / 0805</td><td>Placeholder</td><td>1</td><td>1</td><td>1</td><td>If inductor is not stuffed, place a 0 Ohm resistor.

If inductor is stuffed, the following requirements must be met: 
- Rated at least 150 mA.
- Minimum inductance = 2.2 uH.</td><td>VCCA_XTAL_PLL_1P8_1, VCCA_XTAL_PLL_1P8_2</td></tr></table><div><div>VCCA_XTAL_PLL_1P8_2</div><image src="assets/images/54570E31-7894-4C79-A4DA-00572661477F.png" class="contentImage" /></div></section><section id="15BC31DC-743B-47CE-A7ED-E75462C3E470"><h2>VCCA_PLL_1P25</h2></section><section id="Power Integrity~PCH Power Rails~Documents~15BC31DC-743B-47CE-A7ED-E75462C3E470~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Recommended  minimum VCCA_PLL_1P25 power  plane width of 2 mm, with immediate GND reference. Wherever possible, widen the plane width to minimize DC drop.</td><td>VCCA_PLL_1P25_1</td></tr><tr><td>2</td><td>Merge with VCCPRIM_1P25 and VCCPRIM_1P05_1P25 after BO; keep the power rail isolated from VCCPRIM_1P05_1P25 along 12.35mm from the BO.</td><td>VCCA_PLL_1P25_2</td></tr><tr><td>3</td><td>Merge with VCCPRIM_1P25 and VCCPRIM_1P05_1P25 after BO; keep the power rail isolated from VCCPRIM_1P25 along 4.6mm from the BO.</td><td>VCCA_PLL_1P25_2</td></tr></table><div><div>VCCA_PLL_1P25_1</div><image src="assets/images/3DF17722-E57D-4E35-B188-8307CEB2283A.png" class="contentImage" /></div><div><div>VCCA_PLL_1P25_2</div><image src="assets/images/F1C67752-3C96-4A5F-BC4D-56C327B65754.png" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Merge with VCCPRIM_1P25 &amp; VCCPRIM_1P05_1P25 after BO.</td></tr></table><table><tr><th>Component Placement</th></tr><tr><td>N/A</td></tr></table></section><section id="Power Integrity~PCH Power Rails~Documents~15BC31DC-743B-47CE-A7ED-E75462C3E470~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Design Note</th></tr><tr><td>Please refer to notes in the external section.</td></tr></table><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Merge with VCCPRIM_1p25 and VCCPRIM_1p05_1p25 after BO.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>0402</td><td>1uF</td><td>1</td><td>1</td><td>1</td><td>Place Cap_1 &lt;5 mm from the package edge. It can be placed either at primary or secondary side. However, when placed at secondary side, VCC and VSS vias need to be adjacent to each other.</td><td>VCC_PLL_1p25_3</td></tr></table><div><div>VCC_PLL_1P25_3</div><image src="assets/images/0DD42DA0-A9BA-42B7-8990-C9F0E08B0339.png" class="contentImage" /></div></section><section id="3DDEB636-1344-4FA7-AD33-522D59B3FF0F"><h2>VCCA_XTAL_PLL_0P85</h2></section><section id="Power Integrity~PCH Power Rails~Documents~3DDEB636-1344-4FA7-AD33-522D59B3FF0F~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>All 4 pins should be shorted together at Layer 1 and 2, and share common power rail, called VCCA_XTAL_PLL_0P85.</td><td>VCCA_XTAL_PLL_0P85_1</td></tr><tr><td>2</td><td>Recommended minimum VCCA_XTAL_PLL_0P85 power plane width of 1.65 mm, with immediate GND reference. Wherever possible, it is recommended to provide GND shielding along VCCA_XTAL_PLL_0P85 power plane to further minimize coupling noise from adjacent power rail/ signals.</td><td>VCCA_XTAL_PLL_0P85_2</td></tr><tr><td>3</td><td>VCCA_XTAL_PLL_0P85 can be merged with VCCPRIM_CORE_0P85 after LC filter.</td><td>VCCA_XTAL_PLL_0P85_3</td></tr></table><div><div>VCCA_XTAL_PLL_0P85_1</div><image src="assets/images/71386AC7-A9F2-4494-A539-8ADF184321D8.PNG" class="contentImage" /></div><div><div>VCCA_XTAL_PLL_0P85_2</div><image src="assets/images/E6CAD785-4A16-4C61-A8D4-8724AA5AF01E.PNG" class="contentImage" /></div><div><div>VCCA_XTAL_PLL_0P85_3</div><image src="assets/images/26F2BBCC-648B-4714-AD52-943EA2C624B7.PNG" class="contentImage" /></div><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>0603</td><td>47 uF</td><td>1</td><td>Place Capacitor_1 &lt;9 mm from package edge, with immediate GND reference.</td><td>VCCA_XTAL_PLL_0P85_3</td></tr><tr><td>Primary side</td><td>0603 / 0805</td><td>Placeholder</td><td>1</td><td>If inductor is not stuffed, place a 120mΩ resistor.

If inductor stuffed, the following requirements must be met:  
- Rated at least 310 mA.
- Minimum inductance = 2.2 uH.
-RDC = 120 mΩ</td><td>VCCA_XTAL_PLL_0P85_3</td></tr></table></section><section id="Power Integrity~PCH Power Rails~Documents~3DDEB636-1344-4FA7-AD33-522D59B3FF0F~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>All 4 pins should be shorted together at Layer 1 and 2, and share common power rail, called VCCA_XTAL_PLL_0P85.</td><td>VCCA_XTAL_PLL_0P85_1</td></tr><tr><td>2</td><td>Recommended minimum VCCA_XTAL_PLL_0P85 power plane width of 1.65 mm, with immediate GND reference. Wherever possible, it is recommended to provide GND shielding along VCCA_XTAL_PLL_0P85 power plane to further minimize coupling noise from adjacent power rail/ signals.</td><td>VCCA_XTAL_PLL_0P85_2</td></tr><tr><td>3</td><td>VCCA_XTAL_PLL_0P85 can be merged with VCCPRIM_CORE_0P85 after LC filter.</td><td>VCCA_XTAL_PLL_0P85_3</td></tr></table><div><div>VCCA_XTAL_PLL_0P85_1</div><image src="assets/images/155DAFD0-E020-44FE-92CB-CB7EFC16575D.PNG" class="contentImage" /></div><div><div>VCCA_XTAL_PLL_0P85_2</div><image src="assets/images/D4A722F9-5153-429D-A850-CC74D7454D9A.PNG" class="contentImage" /></div><div><div>VCCA_XTAL_PLL_0P85_3</div><image src="assets/images/9C790911-4C01-4AFC-A446-27ECBA9818CE.PNG" class="contentImage" /></div><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>0603</td><td>47 uF</td><td>1</td><td>1</td><td>1</td><td>Place Capacitor_1 &lt;9 mm from package edge, with immediate GND reference.</td><td>VCCA_XTAL_PLL_0P85_3</td></tr><tr><td>Primary side</td><td>0603 / 0805</td><td>2.2uH</td><td>1</td><td>1</td><td>1</td><td>Inductor requirements must be met:  
- Rated at least 310 mA.
- Minimum inductance = 2.2 uH.
-RDC = 120 mΩ</td><td>VCCA_XTAL_PLL_0P85_3</td></tr></table></section><section id="4ED4A03D-A7B4-4720-935B-E855800F6F7B"><h2>VCCPRIM_3P3</h2></section><section id="Power Integrity~PCH Power Rails~Documents~4ED4A03D-A7B4-4720-935B-E855800F6F7B~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Require minimum plane width of ≥1.4 mm for VCCPRIM_3P3 power plane, with immediate GND reference.</td><td>VCCPRIM_3P3_1</td></tr><tr><td>2</td><td>Require a Bridge plane extension on secondary side to connect to the secondary side VCCPGPP power rails.</td><td>VCCPRIM_3P3_1</td></tr></table><div><div>VCCPRIM_3P3_1</div><image src="assets/images/32105DE3-7E81-4220-9C1B-3FCD11A21115.png" class="contentImage" /></div><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary / Secondary side</td><td>0402</td><td>Placeholder</td><td>Place capacitor &lt;5 mm from the package edge. It can be placed either at primary or secondary side. However, when placed at secondary side, VCC and VSS vias need to be adjacent to each other.</td><td>VCCPRIM_3P3_1</td></tr></table></section><section id="Power Integrity~PCH Power Rails~Documents~4ED4A03D-A7B4-4720-935B-E855800F6F7B~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Require minimum plane width of ≥1.4 mm for VCCPRIM_3P3 power plane, with immediate GND reference.</td><td>VCCPRIM_3P3_1</td></tr><tr><td>2</td><td>Require a Bridge plane extension on secondary side to connect to the secondary side VCCPGPP power rails.</td><td>VCCPRIM_3P3_1</td></tr></table><div><div>VCCPRIM_3P3_1</div><image src="assets/images/E2D8BDE7-4CB1-4585-AE38-539535DBF94C.png" class="contentImage" /></div><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary / Secondary side</td><td>0402</td><td>Placeholder</td><td>1</td><td>2</td><td>2</td><td>Place Cap_1 &lt;5 mm from the package edge. It can be placed either at primary or secondary side. However, when placed at secondary side, VCC and VSS vias need to be adjacent to each other.</td><td>PRIM_3P3_1</td></tr></table></section><section id="AC667B4E-0DC0-4B88-A13B-C4750655B5B4"><h2>VCCDSW_3P3</h2></section><section id="Power Integrity~PCH Power Rails~Documents~AC667B4E-0DC0-4B88-A13B-C4750655B5B4~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Require minimum power plane width of 0.85 mm for VCCDSW_3P3. Require immediate GND reference.</td><td>VCCDSW_3P3_1</td></tr></table><div><div>VCCDSW_3P3_1</div><image src="assets/images/945072AD-DE7E-46F6-A86A-97218EB99D70.png" class="contentImage" /></div><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary / Secondary side</td><td>0201 / 0402</td><td>Placeholder</td><td>1</td><td>Place capacitor &lt;6.5 mm away from the package pins. The Cap can be placed either at primary or secondary side. However, when placed at secondary side, VCC and VSS vias should be closed to each other.</td><td>VCCDSW_3P3_1</td></tr></table></section><section id="Power Integrity~PCH Power Rails~Documents~AC667B4E-0DC0-4B88-A13B-C4750655B5B4~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Design Note</th><th>Reference Design</th></tr><tr><td>Require minimum power plane width of 0.85 mm for VCCDSW_3P3. Require immediate GND reference.</td><td>VCCDSW_3P3_1</td></tr></table><div><div>VCCDSW_3P3_1</div><image src="assets/images/9E5FA77A-788E-4285-B5B6-0947898A39F3.png" class="contentImage" /></div><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary / Secondary side</td><td>0201 / 0402</td><td>Placeholder</td><td>1</td><td>2</td><td>2</td><td>Place Cap_1 &lt;6.5 mm away from the package edge. The Cap can be placed either at primary or secondary side. However, when placed at secondary side, VCC and VSS vias should be closed to each other.</td><td>VCCDSW_3P3_1</td></tr></table></section><section id="145AE4EB-48C6-43AE-A453-80B4B244BBA3"><h2>VCCHSIO_0P85</h2></section><section id="Power Integrity~PCH Power Rails~Documents~145AE4EB-48C6-43AE-A453-80B4B244BBA3~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Short all VCCHSIO_0P85 BGAs at surface layer. Recommended to place VCC &amp; VSS vias adjacent to each other.</td><td>VCCHSIO_0P85_1</td></tr><tr><td>2</td><td>Recommended minimum VCCHSIO_0P85 power plane width of 0.24 mm, with immediate GND reference.</td><td>VCCHSIO_0P85_2</td></tr><tr><td>3</td><td>VCCHSIO_0P85 can be merged with VCCPRIM_CORE_0P85 in Layer 4.</td><td>VCCHSIO_0P85_3</td></tr><tr><td>4</td><td>Recommended dimensions for isolation cut in VCCHSIO_0P85 Layer 4.</td><td>VCCHSIO_0P85_3</td></tr><tr><td>5</td><td>Recommend trace width for merging AE21, AG17 &amp; AH15 pins in Layer 4 to VCCHSIO_0P85 plane is 0.15mm.
</td><td>VCCHSIO_0P85_3</td></tr></table><div><div>VCCHSIO_0P85_1</div><image src="assets/images/E27CEB84-83C8-44F4-B8BE-4F9C6EF8A8BA.PNG" class="contentImage" /></div><div><div>VCCHSIO_0P85_2</div><image src="assets/images/F0A88575-E1BA-4883-869F-1BE0803FF1F2.PNG" class="contentImage" /></div><div><div>VCCHSIO_0P85_3</div><image src="assets/images/2C0F1361-BC4A-4129-92F8-A5C2572278FF.png" class="contentImage" /></div><div><div>VCCHSIO_0P85_4</div><image src="assets/images/3C4B037D-A941-4A1A-B551-0BAE310B8ED0.PNG" class="contentImage" /></div><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>0603</td><td>22 uF</td><td>4</td><td>Place Capacitor &lt;4.8 mm from package edge.</td><td>VCCHSIO_0P85_4</td></tr></table></section><section id="Power Integrity~PCH Power Rails~Documents~145AE4EB-48C6-43AE-A453-80B4B244BBA3~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Short all VCCHSIO_0P85 BGAs at surface layer. Recommended to place VCC &amp; VSS vias adjacent to each other.</td><td>VCCHSIO_0P85_1</td></tr><tr><td>2</td><td>Recommended minimum VCCHSIO_0P85 power plane width of 0.24 mm, with immediate GND reference.</td><td>VCCHSIO_0P85_2</td></tr><tr><td>3</td><td>VCCHSIO_0P85 can be merged with VCCPRIM_CORE_0P85 in Layer 4.</td><td>VCCHSIO_0P85_3</td></tr><tr><td>4</td><td>Recommended dimensions for isolation cut in VCCHSIO_0P85 Layer 4.</td><td>VCCHSIO_0P85_3</td></tr></table><div><div>VCCHSIO_0P85_1</div><image src="assets/images/6E37DB53-85E2-4ACB-8BF6-FB375A96037F.PNG" class="contentImage" /></div><div><div>VCCHSIO_0P85_2</div><image src="assets/images/F3FC479C-1159-43FA-816B-6162E9AB05C6.PNG" class="contentImage" /></div><div><div>VCCHSIO_0P85_3</div><image src="assets/images/F9F53874-3C38-4B55-9362-0ACEA0EDDC2C.PNG" class="contentImage" /></div><div><div>VCCHSIO_0P85_4</div><image src="assets/images/2DF4256E-8E08-4DF0-90EF-7725ACC68E1E.PNG" class="contentImage" /></div><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>0603</td><td>22 uF</td><td>4</td><td>4</td><td>4</td><td>Place Capacitor &lt;4.2 mm from package edge.</td><td>VCCHSIO_0P85_4</td></tr><tr><td>Primary side</td><td>0603</td><td>Placeholder</td><td>0</td><td>1</td><td>1</td><td>Place Capacitor &lt;4.2 mm from package edge.</td><td>VCCHSIO_0P85_4</td></tr></table></section><section id="F19DB46B-75A2-4B4B-9D8B-686DDB75B2F9"><h2>VCCPGPPA</h2></section><section id="Power Integrity~PCH Power Rails~Documents~F19DB46B-75A2-4B4B-9D8B-686DDB75B2F9~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>VCCPGPPA can be merged directly to either VCCPRIM_3P3 or VCCPRIM_1P8_PCH power plane depending on the operating voltage. Require immediate ground reference for VCCPGPPA power plane.</td><td>VCCPGPPA_1</td></tr><tr><td>2</td><td>This power plane require 30um copper thickness. If operating at 1.8 V,  extend VCCPGPPA plane to merge with VCCPRIM_1P8_PCH plane. </td><td>VCCPGPPA_1</td></tr><tr><td>3</td><td>This power plane require 30um copper thickness. If operating at 3.3 V, extend VCCPGPPA plane to merge with VCCPRIM_3P3 plane.</td><td>VCCPGPPA_1</td></tr></table><div><div>VCCPGPPA_1</div><image src="assets/images/21889642-E48E-4009-BCE3-E5D70F6988EC.png" class="contentImage" /></div><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th></tr><tr><td>N/A</td><td /><td /></tr></table></section><section id="Power Integrity~PCH Power Rails~Documents~F19DB46B-75A2-4B4B-9D8B-686DDB75B2F9~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>VCCPGPPA can be merged directly to either VCCPRIM_3P3 or VCCPRIM_1P8_PCH power plane depending on the operating voltage. Require immediate ground reference for VCCPGPPA power plane.</td><td /></tr><tr><td>2</td><td>This power plane requires 30um copper thickness. If operating at 1.8 V, extend VCCPGPPA plane to merge with VCCPRIM_1P8 plane. </td><td>VCCPGPPA_1</td></tr><tr><td>3</td><td>This power plane requires 30um copper thickness. If operating at 3.3 V, extend VCCPGPPA plane to merge with VCCPRIM_3P3 plane.</td><td>VCCPGPPA_1</td></tr></table><div><div>VCCPGPPA_1</div><image src="assets/images/DBFB3D7E-72AE-4958-8B4F-EF4C2AB83BCF.png" class="contentImage" /></div><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th></tr><tr><td>Primary/Secondary</td><td>0402</td><td>Placeholder</td><td>0</td><td>1</td><td>1</td><td>Place Cap_1 &lt;5 mm from the package edge. It can be placed either at the primary or secondary side. However, when placed at secondary side, VCC and VSS vias need to be adjacent to each other.</td></tr></table></section><section id="E82AF816-7484-48FE-8A29-FD4A6C4106F9"><h2>VCCPGPPBC</h2></section><section id="Power Integrity~PCH Power Rails~Documents~E82AF816-7484-48FE-8A29-FD4A6C4106F9~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>VCCPGPPBC plane can be merged directly to either VCCPRIM_1P8_PCH or VCCPRIM_3P3 depending on the operating voltage. Require immediate GND reference for VCCPGPPBC power plane.</td><td>VCCPGPPBC_1</td></tr><tr><td>2</td><td>Merge the VCCPGPPBC plane to VCCPRIM_1P8_PCH if the operating voltage is 1.8 V. This power plane require 30um copper thickness.</td><td>VCCPGPPBC_1</td></tr><tr><td>3</td><td>Merge the VCCPGPPBC plane to VCCPRIM_3P3 if the operating voltage is 3.3 V. This power plane require 30um copper thickness.
</td><td>VCCPGPPBC_1</td></tr></table><div><div>VCCPGPPBC_1</div><image src="assets/images/ED0C4E46-9AA5-4A71-B2C8-DF6E789B903E.png" class="contentImage" /></div><table><tr><th>Component Placement</th></tr><tr><td>N/A</td></tr></table></section><section id="Power Integrity~PCH Power Rails~Documents~E82AF816-7484-48FE-8A29-FD4A6C4106F9~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>VCCPGPPBC plane can be merged directly to either VCCPRIM_1P8_PCH or VCCPRIM_3P3 depending on the operating voltage. Require immediate GND reference for VCCPGPPBC power plane.</td><td /></tr><tr><td>2</td><td>Merge the VCCPGPPBC plane to VCCPRIM_1P8_PCH if the operating voltage is 1.8 V. This power plane requires 30um copper thickness.</td><td>VCCPGPPBC_1</td></tr><tr><td>3</td><td>Merge the VCCPGPPBC plane to VCCPRIM_3P3 if the operating voltage is 3.3 V. This power plane requires 30um copper thickness.</td><td>VCCPGPPBC_1</td></tr></table><div><div>VCCPGPPBC_1</div><image src="assets/images/96F366B6-37FF-4F47-AE62-2A5596CA465C.png" class="contentImage" /></div><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th></tr><tr><td>Primary/Secondary</td><td>0402</td><td>Placeholder</td><td>0</td><td>1</td><td>1</td><td>Place Cap_1 &lt;5 mm from the package edge. It can be placed either at the primary or secondary side. However, when placed at secondary side, VCC and VSS vias need to be adjacent to each other.</td></tr></table></section><section id="06EC3976-6CE3-42E5-8718-A841DA23D438"><h2>VCCPGPPDR</h2></section><section id="Power Integrity~PCH Power Rails~Documents~06EC3976-6CE3-42E5-8718-A841DA23D438~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>VCCPGPPDR plane can be merged directly to either VCCPRIM_1P8_PCH or VCCPRIM_3P3 depending on the operating voltage. Require immediate GND reference for VCCPGPPDR power plane.</td><td>VCCPGPPDR_1</td></tr><tr><td>2</td><td>Merge the VCCPGPPDR plane to VCCPRIM_1P8_PCH if the operating voltage is 1.8 V.</td><td>VCCPGPPDR_1</td></tr><tr><td>3</td><td>Merge the VCCPGPPDR plane to VCCPRIM_3P3 if the operating voltage is 3.3 V.</td><td>VCCPGPPDR_1</td></tr></table><div><div>VCCPGPPDR_1</div><image src="assets/images/E6969CE9-3E53-459A-8CDE-66837B75471D.png" class="contentImage" /></div><table><tr><th>Component Placement</th></tr><tr><td>N/A</td></tr></table></section><section id="Power Integrity~PCH Power Rails~Documents~06EC3976-6CE3-42E5-8718-A841DA23D438~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>VCCPGPPDR plane can be merged directly to either VCCPRIM_1P8_PCH or VCCPRIM_3P3 depending on the operating voltage. Require immediate GND reference for VCCPGPPDR power plane.</td><td /></tr><tr><td>2</td><td>Merge the VCCPGPPDR plane to VCCPRIM_1P8_PCH if the operating voltage is 1.8 V.</td><td>VCCPGPPDR_1</td></tr><tr><td>3</td><td>Merge the VCCPGPPDR plane to VCCPRIM_3P3 if the operating voltage is 3.3 V.</td><td>VCCPGPPDR_2</td></tr></table><div><div>VCCPGPPDR_1</div><image src="assets/images/FBB280E6-C109-459D-BC82-3C1CCDA19D26.png" class="contentImage" /></div><div><div>VCCPGPPDR_2</div><image src="assets/images/8615EF14-6920-4100-AB72-245303F3CF34.png" class="contentImage" /></div><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th></tr><tr><td>Primary / Secondary side</td><td>0402</td><td>Placeholder</td><td>0</td><td>1</td><td>1</td><td>Place Cap_1 &lt;5 mm from the package edge. It can be placed either at the primary or secondary side. However, when placed at secondary side, VCC and VSS vias need to be adjacent to each other.</td></tr></table></section><section id="B27831FF-E01A-40D5-9053-54DB52B467F2"><h2>VCCPGPPEFHK</h2></section><section id="Power Integrity~PCH Power Rails~Documents~B27831FF-E01A-40D5-9053-54DB52B467F2~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>VCCPGPPEFHK plane can be merged directly to either VCCPRIM_1P8_PCH or VCCPRIM_3P3 depending on the operating voltage.  Require immediate GND reference for VCCPGPPEFHK power plane.</td><td>VCCPGPPEFHK_1</td></tr><tr><td>2</td><td>Merge the VCCPGPPEFHK plane to VCCPRIM_1P8_PCH if the operating voltage is 1.8 V.</td><td>VCCPGPPEFHK_1</td></tr><tr><td>3</td><td>Merge the VCCPGPPEFHK plane to VCCPRIM_3P3 if the operating voltage is 3.3 V.</td><td>VCCPGPPEFHK_1</td></tr></table><div><div>VCCPGPPEFHK_1</div><image src="assets/images/B38AB37E-504C-407B-B0E1-EF9036B90BA4.png" class="contentImage" /></div><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th></tr><tr><td>N/A</td><td /><td /></tr></table></section><section id="Power Integrity~PCH Power Rails~Documents~B27831FF-E01A-40D5-9053-54DB52B467F2~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>VCCPGPPEFHK plane can be merged directly to either VCCPRIM_1P8_PCH or VCCPRIM_3P3 depending on the operating voltage.  Require immediate GND reference for VCCPGPPEFHK power plane.</td><td /></tr><tr><td>2</td><td>Merge the VCCPGPPEFHK plane to VCCPRIM_1P8_PCH if the operating voltage is 1.8 V.</td><td>VCCPGPPEFHK_1</td></tr><tr><td>3</td><td>Merge the VCCPGPPEFHK plane to VCCPRIM_3P3 if the operating voltage is 3.3 V.</td><td>VCCPGPPEFHK_1</td></tr></table><div><div>VCCPGPPEFHK_1</div><image src="assets/images/3E879963-C00E-4661-BDF4-598DF274F32F.png" class="contentImage" /></div><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th></tr><tr><td>Primary / Secondary side</td><td>0402</td><td>Placeholder</td><td>0</td><td>1</td><td>1</td><td>Place Cap_1 &lt;5 mm from the package edge. It can be placed either at the primary or secondary side. However, when placed at secondary side, VCC and VSS vias need to be adjacent to each other.</td></tr></table></section><section id="D507BC80-36BD-43AB-953A-325405EEE0C8"><h2>VCCPGPPI</h2></section><section id="Power Integrity~PCH Power Rails~Documents~D507BC80-36BD-43AB-953A-325405EEE0C8~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>VCCPGPPI plane can be merged directly to either VCCPRIM_1P8_PCH or VCCPRIM_3P3 depending on the operating voltage. Require immediate GND reference for VCCPGPPI power plane.</td><td>VCCPGPPI_1</td></tr><tr><td>2</td><td>Merge the VCCPGPPI plane to VCCPRIM_1P8_PCH if the operating voltage is 1.8 V.</td><td>VCCPGPPI_1</td></tr><tr><td>3</td><td>Merge the VCCPGPPI plane to VCCPRIM_3P3 if the operating voltage is 3.3 V.</td><td>VCCPGPPI_1</td></tr></table><div><div>VCCPGPPI_1</div><image src="assets/images/3D56683C-D7A2-4223-8EAF-FC4C1B943F04.png" class="contentImage" /></div><table><tr><th>Component Placement</th></tr><tr><td>N/A</td></tr></table></section><section id="Power Integrity~PCH Power Rails~Documents~D507BC80-36BD-43AB-953A-325405EEE0C8~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>VCCPGPPI plane can be merged directly to either VCCPRIM_1P8_PCH or VCCPRIM_3P3 depending on the operating voltage. Require immediate GND reference for VCCPGPPI power plane.</td><td /></tr><tr><td>2</td><td>Merge the VCCPGPPI plane to VCCPRIM_1P8_PCH if the operating voltage is 1.8 V.</td><td>VCCPGPPI_1</td></tr><tr><td>3</td><td>Merge the VCCPGPPI plane to VCCPRIM_3P3 if the operating voltage is 3.3 V.</td><td>VCCPGPPI_2</td></tr></table><div><div>VCCPGPPI_1</div><image src="assets/images/54C70466-559B-405E-8E40-2DC60CE8D829.png" class="contentImage" /></div><div><div>VCCPGPPI_2</div><image src="assets/images/AEA5307A-F5DF-4F05-907F-C8546B9C96D8.png" class="contentImage" /></div><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th></tr><tr><td>Primary / Secondary side</td><td>0402</td><td>Placeholder</td><td>0</td><td>1</td><td>1</td><td>Place Cap_1 &lt;5 mm from the package edge. It can be placed either at the primary or secondary side. However, when placed at secondary side, VCC and VSS vias need to be adjacent to each other.</td></tr></table></section><section id="2E676B40-AD0C-46C9-AD10-90A6702B2648"><h2>VCCPRIM_1P05_1P25</h2></section><section id="Power Integrity~PCH Power Rails~Documents~2E676B40-AD0C-46C9-AD10-90A6702B2648~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Recommended minimum VCCPRIM_1P05_1P25 power plane width of 1.3 mm in the Breakout region, with immediate GND reference. Wherever possible, widen the plane width to minimize DC drop.</td><td>VCCPRIM_1P05_1P25_2</td></tr><tr><td>2</td><td>Merge VCCPRIM_1P05_1P25 pin with VCCPRIM_1P25 main plane, keep power routing isolated along 12mm from VCCPRIM_1P05_1P25 power via.</td><td>VCCPRIM_1P05_1P25_2</td></tr></table><div><div>VCCPRIM_1P05_1P25_1</div><image src="assets/images/C5FB630A-243D-4DEB-BAD6-5D5D36F3FEF1.png" class="contentImage" /></div><div><div>VCCPRIM_1P05_1P25_2</div><image src="assets/images/5382BCDA-8C2E-45A3-8920-EAB5CA4F16A7.png" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>VCCPRIM_1P05_1P25 requires and isolation scheme when merging to VCCPRIM_1P25</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary/Secondary</td><td>0402</td><td>1 uF</td><td>1</td><td>Place Cap_1 &lt;5 mm from the package edge. It can be placed either at primary or secondary side. However, when placed at secondary side, VCC and VSS vias need to be adjacent to each other.</td><td>VCCPRIM_1P05_1P25_1, VCCPRIM_1P05_1P25_3</td></tr></table></section><section id="Power Integrity~PCH Power Rails~Documents~2E676B40-AD0C-46C9-AD10-90A6702B2648~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Design Note</th></tr><tr><td>Please refer to notes in the external section.</td></tr></table><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Merge with VCCPRIM_1p25 and VCCA_PLL_1p25 after BO.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary/Secondary</td><td>0402</td><td>1uF</td><td>2</td><td>2</td><td>2</td><td>Place Cap_1 &lt;5 mm from the package edge. It can be placed either at primary or secondary side. However, when placed at secondary side, VCC and VSS vias need to be adjacent to each other.</td><td>VCCPRIM_1p05_1p25_4</td></tr></table><div><div>VCCPRIM_1P05_1P25_4</div><image src="assets/images/188E5E34-5398-4020-BBE6-680DA4AB5B6A.png" class="contentImage" /></div></section><section id="1819E6C0-8F4D-4250-8446-E2EB80195D64"><h2>VCCPRIM_1P25</h2></section><section id="Power Integrity~PCH Power Rails~Documents~1819E6C0-8F4D-4250-8446-E2EB80195D64~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Recommended  minimum VCCPRIM_1P25 power  plane width of 2 mm, with immediate GND reference. Wherever possible, widen the plane width to minimize DC drop.</td><td>VCCPRIM_1P25_2</td></tr><tr><td>2</td><td>Merge VCCA_PLL_1P25 pin with VCCPRIM_1P25 main plane, keep power routing isolated along 12mm from VCCA_PLL_1P25 power via.
</td><td>VCCPRIM_1P25_2</td></tr><tr><td>3</td><td>Merge VCCPRIM_1P05_1P25 pin with VCCPRIM_1P25 main plane, keep power routing isolated along 12mm from VCCPRIM_1P05_1P25 power via.</td><td>VCCPRIM_1P25_2</td></tr><tr><td>4</td><td>Use inner layers to merge together vias coming from Merging vias from pins: AM24, AM27, AK24, AJ31
</td><td>VCCPRIM_1P25_2</td></tr><tr><td>5</td><td>Place single-ended sense 1.5mm and 2mm from PKG edge, bellow PKG shadow.</td><td>VCCPRIM_1P25_3</td></tr></table><div><div>VCCPRIM_1P25_1</div><image src="assets/images/86274C68-96B3-493F-B1B2-2F38DC73E275.png" class="contentImage" /></div><div><div>VCCPRIM_1P25_2</div><image src="assets/images/867A178B-337B-45FD-86E6-CAA4BC0D91AF.png" class="contentImage" /></div><div><div>VCCPRIM_1P25_3</div><image src="assets/images/01AEF02D-29CA-4717-873A-B2E6BBA08791.png" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>VCCA_PLL_1P25 and VCCPRIM_1P05_1P25 require and isolation scheme when merging to VCCPRIM_1P25</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary/Secondary</td><td>0603</td><td>22uF</td><td>1</td><td>Place Cap_1 &lt;5mm from package edge. It can be placed either at primary or secondary side. However, when placed at secondary side, VCC and VSS vias need, to be adjacent to each other.</td><td>VCCPRIM_1P25_1, VCCPRIM_1P25_4</td></tr></table><div><div>VCCPRIM_1P25_4</div><image src="assets/images/8AD694EB-37FD-4E4C-B02F-F0F10B028E6E.png" class="contentImage" /></div></section><section id="Power Integrity~PCH Power Rails~Documents~1819E6C0-8F4D-4250-8446-E2EB80195D64~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Design Note</th></tr><tr><td>Please refer to notes in the external section.</td></tr></table><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Merge with VCCA_PLL_1p25 and VCCPRIM_1p05_1p25 after BO.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary/Secondary</td><td>0603</td><td>22</td><td>2</td><td>2</td><td>2</td><td>Place Cap_1 &lt;5 mm from the package edge. It can be placed either at primary or secondary side. However, when placed at secondary side, VCC and VSS vias need to be adjacent to each other.</td><td>VCCPRIM_1p25_5</td></tr></table><div><div>VCCPRIM_1P25_5</div><image src="assets/images/86ADDB86-1AA6-4F1B-AF11-25C552F518F5.png" class="contentImage" /></div></section><section id="D7730143-107C-4355-93AC-E72BC5F0D1D4"><h2>VCCPRIM_1P8_PCH</h2></section><section id="Power Integrity~PCH Power Rails~Documents~D7730143-107C-4355-93AC-E72BC5F0D1D4~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>All 3 pins (AB17, AK27, AK28) can be shorted together at Layer 2.</td><td>VCCPRIM_1P8_PCH_1</td></tr><tr><td>2</td><td>Recommended  minimum VCCPRIM_1P8_PCH power  plane width of 2 mm, with immediate GND reference. Wherever possible, widen the plane width to minimize DC drop.</td><td>VCCPRIM_1P8_PCH_1</td></tr><tr><td>3</td><td>Require a Bridge plane extension on secondary side to connect to the secondary side GPP power rails.</td><td>VCCPRIM_1P8_PCH_1</td></tr></table><div><div>VCCPRIM_1P8_PCH_1</div><image src="assets/images/F631FF54-098C-4CBF-B751-5AC4CF171A1E.png" class="contentImage" /></div><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary / Secondary side</td><td>0402</td><td>Placeholder</td><td>Place Cap_1 &lt;5 mm from the package edge. It can be placed either at the primary or secondary side. However, when placed at secondary side, VCC and VSS vias need to be adjacent to each other.</td><td>VCCPRIM_1P8_PCH_1</td></tr></table></section><section id="Power Integrity~PCH Power Rails~Documents~D7730143-107C-4355-93AC-E72BC5F0D1D4~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>All 3 pins (AB17, AK27, AK28) can be shorted together at Layer 2.</td><td>VCCPRIM_1P8_PCH_1</td></tr><tr><td>2</td><td>Recommended  minimum VCCPRIM_1P8 power  plane width of 2 mm, with immediate GND reference. Wherever possible, widen the plane width to minimize DC drop.</td><td>VCCPRIM_1P8_PCH_1</td></tr><tr><td>3</td><td>Require a Bridge plane extension on secondary side to connect to the secondary side GPP power rails.</td><td>VCCPRIM_1P8_PCH_2</td></tr></table><div><div>VCCPRIM_1P8_PCH_1</div><image src="assets/images/55AF0333-7FE0-4C8D-8F7B-50F75314B8EB.png" class="contentImage" /></div><div><div>VCCPRIM_1P8_PCH_2</div><image src="assets/images/68C8AB53-78CE-4B04-8696-26EBDF8128F9.png" class="contentImage" /></div><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary / Secondary side</td><td>0402</td><td>Placeholder</td><td>1</td><td>2</td><td>2</td><td>Place Cap_1 &lt;5 mm from the package edge. It can be placed either at the primary or secondary side. However, when placed at secondary side, VCC and VSS vias need to be adjacent to each other.</td><td>PRIM_1P8_1</td></tr></table></section><section id="8B06882A-1AE8-4938-9B16-68A8F06EA71D"><h2>VCCPRIM_CORE_0P85</h2></section><section id="Power Integrity~PCH Power Rails~Documents~8B06882A-1AE8-4938-9B16-68A8F06EA71D~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Short all VCCPRIM_CORE_0P85 pins on Layer 1 to VCCPRIM_CORE_0P85 power rail. Recommended to place VCC &amp; VSS Vias adjacent to each others.</td><td>VCCPRIM_CORE_0P85_1</td></tr><tr><td>2</td><td>Recommended VCCPRIM_CORE_0P85 minimum power plane width of 1.18 mm, with immediate GND reference.</td><td>VCCPRIM_CORE_0P85_2</td></tr><tr><td>3</td><td>Place 0.85 V voltage regulator feedback sense point (i.e. differential pair) close to VCCPRIM_CORE_0P85 BGAs.</td><td>VCCPRIM_CORE_0P85_2</td></tr><tr><td>4</td><td>Power entry for VCCA_XTAL_PLL_0P85 is through VCCPRIM_CORE_0P85 &amp; is sensitive.  Isolation recommendation as in reference design.</td><td>VCCPRIM_CORE_0P85_3</td></tr><tr><td>5</td><td>High level platform merging scheme.</td><td>VCCPRIM_CORE_0P85_4</td></tr></table><div><div>VCCPRIM_CORE_0P85_1</div><image src="assets/images/7D31AFBD-BD2E-4C24-BC69-D2B26A39D39C.PNG" class="contentImage" /></div><div><div>VCCPRIM_CORE_0P85_2</div><image src="assets/images/B902D8D3-75A5-4727-8731-23DF9AFEA1E2.PNG" class="contentImage" /></div><div><div>VCCPRIM_CORE_0P85_3</div><image src="assets/images/47193A3A-7987-4AEB-AA5F-D7A29789E3CF.PNG" class="contentImage" /></div><div><div>VCCPRIM_CORE_0P85_4</div><image src="assets/images/A07B6EB0-7A75-44FE-BC61-468CB8A9EB5B.PNG" class="contentImage" /></div><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>0603</td><td>47uF</td><td>1</td><td>Place Cap_1 &lt; 8 mm from package edge.</td><td>VCCPRIM_CORE_0P85_1</td></tr><tr><td>Primary side</td><td>0603</td><td>Placeholder</td><td>1</td><td>Place Cap_2 &lt; 13 mm from package edge.</td><td>VCCPRIM_CORE_0P85_1</td></tr></table></section><section id="Power Integrity~PCH Power Rails~Documents~8B06882A-1AE8-4938-9B16-68A8F06EA71D~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Short all VCCPRIM_CORE_0P85 pins on Layer 1 to VCCPRIM_CORE_0P85 power rail. Recommended to place VCC &amp; VSS Vias adjacent to each other's.</td><td>VCCPRIM_CORE_0P85_1</td></tr><tr><td>2</td><td>Recommended VCCPRIM_CORE_0P85 minimum power plane width of 1.9 mm, with immediate GND reference.</td><td>VCCPRIM_CORE_0P85_2</td></tr><tr><td>3</td><td>Place 0.85 V voltage regulator feedback sense point (i.e. differential pair) close to VCCPRIM_CORE_0P85 BGAs.</td><td>VCCPRIM_CORE_0P85_2</td></tr><tr><td>4</td><td>Power entry for VCCA_XTAL_PLL_0P85 is through VCCPRIM_CORE_0P85 &amp; is sensitive.  Isolation recommendation as in reference design.</td><td>VCCPRIM_CORE_0P85_2</td></tr></table><div><div>VCCPRIM_CORE_0P85_1</div><image src="assets/images/42CDF508-A12D-40D4-83B9-4E800915D51B.PNG" class="contentImage" /></div><div><div>VCCPRIM_CORE_0P85_2</div><image src="assets/images/C1CA992F-E490-4705-870F-C5AEB5255300.PNG" class="contentImage" /></div><div><div>VCCPRIM_CORE_0P85_3</div><image src="assets/images/F68DAA1C-B9C5-487C-AF2B-8EF8E1AB95DC.PNG" class="contentImage" /></div><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>0603</td><td>47uF</td><td>1</td><td>1</td><td>1</td><td>Place Cap_1 &lt; 8 mm from package edge.</td><td>VCCPRIM_CORE_0P85_1</td></tr><tr><td>Primary side</td><td>0603</td><td>Placeholder</td><td>1</td><td>2</td><td>2</td><td>Place Cap_2&amp;3 &lt; 13 mm from package edge.</td><td>VCCPRIM_CORE_0P85_1</td></tr></table></section><section id="7E3A84FF-3B6E-48BB-8FF2-1717B4F9DD68"><h2>VCCSPI</h2></section><section id="Power Integrity~PCH Power Rails~Documents~7E3A84FF-3B6E-48BB-8FF2-1717B4F9DD68~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>VCCSPI plane can be merged directly to either VCCPRIM_1P8_PCH or VCCPRIM_3P3 depending on the operating voltage. Require immediate GND reference for VCCSPI power plane.</td><td /></tr><tr><td>2</td><td>Merge the VCCSPI plane to VCCPRIM_1P8_PCH if the operating voltage is 1.8 V.</td><td>VCCSPI_1</td></tr><tr><td>3</td><td>Merge the VCCSPI plane to VCCPRIM_3P3 if the operating voltage is 3.3 V.</td><td>VCCSPI_1</td></tr></table><div><div>VCCSPI_1</div><image src="assets/images/CE8DB57D-03FA-41E6-9FCC-5B710CF957D4.png" class="contentImage" /></div><table><tr><th>Component Placement</th></tr><tr><td>N/A</td></tr></table></section><section id="Power Integrity~PCH Power Rails~Documents~7E3A84FF-3B6E-48BB-8FF2-1717B4F9DD68~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>VCCSPI plane can be merged directly to either VCCPRIM_1P8_PCH or VCCPRIM_3P3 depending on the operating voltage. Require immediate GND reference for VCCSPI power plane.</td><td /></tr><tr><td>2</td><td>Merge the VCCSPI plane to VCCPRIM_1P8_PCH if the operating voltage is 1.8 V.</td><td>VCCSPI_1</td></tr><tr><td>3</td><td>Merge the VCCSPI plane to VCCPRIM_3P3 if the operating voltage is 3.3 V.</td><td>VCCSPI_1</td></tr></table><div><div>VCCSPI_1</div><image src="assets/images/1F1378B3-AE1F-459E-B0F8-497555F81995.png" class="contentImage" /></div><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th></tr><tr><td>Primary / Secondary side</td><td>0201 / 0402</td><td>Placeholder</td></tr></table></section><section id="5D9077DF-D82F-4A55-BF62-CA3F1A489CC7"><h2>VCCRTC_PCH</h2></section><section id="Power Integrity~PCH Power Rails~Documents~5D9077DF-D82F-4A55-BF62-CA3F1A489CC7~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Require minimum power plane width of 1 mm for VCCRTC_PCH.</td><td>VCCRTC_PCH_1</td></tr><tr><td>2</td><td>Require immediate GND reference.
</td><td /></tr></table><div><div>VCCRTC_PCH_1</div><image src="assets/images/B8137DC3-5BD7-4A3B-AED4-776FA1EEEE05.png" class="contentImage" /></div><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary / Secondary side</td><td>0201 / 0402</td><td>0.1 uF</td><td>Place the capacitor &lt;5 mm away from the package edge. The capacitor can be placed either at primary or secondary side. However, when placed at secondary side, VCC and VSS vias need to be adjacent to each other.</td><td>VCCRTC_PCH_1</td></tr><tr><td>Primary / Secondary side</td><td>0201 / 0402</td><td>1 uF</td><td>Place the capacitor &lt;5 mm away from the package edge. The capacitor can be placed either at primary or secondary side. However, when placed at secondary side, VCC and VSS vias need to be adjacent to each other.</td><td>VCCRTC_PCH_1</td></tr></table></section><section id="Power Integrity~PCH Power Rails~Documents~5D9077DF-D82F-4A55-BF62-CA3F1A489CC7~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Require minimum power plane width of 1 mm for VCCRTC. </td><td>VCCRTC_1</td></tr><tr><td>2</td><td>Require immediate GND reference.</td><td /></tr></table><div><div>VCCRTC_PCH_1</div><image src="assets/images/624BEB8E-1F43-4AD9-9A4C-F5BF10C9016E.png" class="contentImage" /></div><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary / Secondary side</td><td>0201 / 0402</td><td>0.1 uF</td><td>1</td><td>1</td><td>1</td><td>Place the Cap_1 &lt;12 mm away from the package edge. The Cap_1 can be placed either at primary or secondary side. However, when placed at secondary side, VCC and VSS vias need to be adjacent to each other.</td><td>VCCRTC_1</td></tr><tr><td>Primary / Secondary side</td><td>0201 / 0402</td><td>1 uF</td><td>1</td><td>2</td><td>2</td><td>Place the Cap_2 &lt;12 mm away from the package edge. The Cap_2 can be placed either at primary or secondary side. However, when placed at secondary side, VCC and VSS vias need to be adjacent to each other.</td><td>VCCRTC_1</td></tr></table></section><section id="301EC9F7-CB2A-4EF4-A8FC-E258C4707CBB"><h2>DCPRTC</h2></section><section id="Power Integrity~PCH Power Rails~Documents~301EC9F7-CB2A-4EF4-A8FC-E258C4707CBB~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Require minimum power plane width of 1 mm from BGA to capacitor. </td><td>DCPRTC_1</td></tr><tr><td>2</td><td>Require immediate GND reference.</td><td /></tr></table><div><div>DCPRTC_1</div><image src="assets/images/880331D3-49FE-4DBE-A8E2-42681672E1A0.png" class="contentImage" /></div><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary/ Secondary side</td><td>0201 / 0402</td><td>0.1 uF</td><td>1</td><td>Place capacitor  &lt;7 mm away from the package edge on the primary side. The capacitor can be placed either at the primary or secondary side. However, when placed at secondary side, VCC and VSS vias need to be adjacent to each other.</td><td>DCPRTC_1</td></tr></table></section><section id="Power Integrity~PCH Power Rails~Documents~301EC9F7-CB2A-4EF4-A8FC-E258C4707CBB~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Require minimum power plane width of 1 mm from BGA to capacitor. </td><td>DCRTC_1</td></tr><tr><td>2</td><td>Require immediate GND reference.</td><td /></tr></table><div><div>DCRTC_1</div><image src="assets/images/DB64387C-D1DE-4F7B-902F-FD025CB4741D.png" class="contentImage" /></div><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary / Secondary side</td><td>0201 / 0402</td><td>0.1 uF</td><td>1</td><td>2</td><td>2</td><td>Place Capacitor_1  &lt;4.5 mm away from the package edge on the primary side. The capacitor can be placed either at primary or secondary side. However, when placed at secondary side, VCC and VSS vias need to be adjacent to each other.</td><td>DCRTC_1</td></tr></table></section><section id="CF45060E-F531-45EE-BDD9-B0AF434FE6EE"><h2>DDR5 Device Decoupling</h2></section><section id="A05027F6-735C-439A-92A6-6CAE349DEDE2"><h2>Memory Down Decoupling Config: X16 SDP</h2><p>Description: This is PI guidance for the DDR5 x16 SDP memory down solution if the customers choose to merge VDD/ VDDQ rails on the platform.</p><p>The capacitor quantity if for 8 DRAM devices. 
Each DDR channel to have two X16 DRAM devices. The layout example shows the decoupling cap placement for 4 DRAM devices. The same strategy can be extended to all the 8 X16 DRAM devices.   
Customers should check the DRAM supplier datasheets for the VDD/ VDDQ voltage levels and only merge if they are the same voltage.
</p><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Information provided here is only for guidance. Customers are responsible for meeting all JEDEC SPECS  on the Memory power rails</td></tr></table><table><tr><th>Voltage Rail</th><th>Capacitor Form Factor and Value</th><th>Quantity</th><th>Notes</th><th>Reference Design</th></tr><tr><td>VDD/VDDQ (VDD &amp; VDDQ rails are merged on the platform)</td><td>0402/ 0201, 1uF</td><td>32</td><td>4 caps per DRAM, as close as possible to VDD/ VDDQ BGAs.
Customers may adjust the capacitor quantity/ form factor/ value to meet the JEDEC spec.</td><td>DDR5 Memory Down X16</td></tr><tr><td>VDD/ VDDQ (VDD &amp; VDDQ rails are merged on the platform)</td><td>0402, 10 uF</td><td>8</td><td>1 cap per DRAM, as close as possible to VDD/ VDDQ BGAs.
Customers may adjust the capacitor quantity/ form factor/ value to meet the JEDEC spec.</td><td>DDR5 Memory Down X16</td></tr><tr><td>VPP</td><td>0402/ 0201, 1 uF</td><td>16</td><td>2 caps per DRAM. One per short side connecting the VPP BGAs.
Customers may adjust the capacitor quantity/ form factor/ value to meet the JEDEC spec.</td><td>DDR5 Memory Down X16</td></tr><tr><td>VPP</td><td>0402, 10 uF</td><td>8</td><td>1 cap per DRAM, close as possible to VPP BGAs.
Customers may adjust the capacitor quantity/ form factor/ value to meet the JEDEC spec.</td><td>DDR5 Memory Down X16</td></tr></table><div><div>DDR5 Memory Down X16</div><image src="assets/images/9910EA02-DBCE-45CB-9549-D5F54336218D.png" class="contentImage" /></div></section><section id="8ECCAD9E-DD5C-4096-84E5-B8E7E43ABA9C"><h2>Small Outline Dual In-line Memory Module (SODIMM)</h2><p>DDR5 SODIMM comes with PMIC/ VR and decoupling on the module card itself, hence no additional decoupling guidelines are required. Nevertheless the source supply to the DDR5 SODIMM needs to follow the JEDEC/ vendor specification sheet.</p><p>DDR5 SODIMM comes with PMIC/ VR and decoupling on the module card itself, hence no additional decoupling guidelines are required. Nevertheless the source supply to the DDR5 SODIMM needs to follow the JEDEC/ vendor specification sheet.</p></section><section id="A24401EB-B267-4846-A253-52EE06C0F061"><h2>LPCAMM2 E1 Connector</h2></section><section id="5A76C809-A0EB-4C58-8633-BF4E148BADE3"><h2>LPCAMM2 E1 Module</h2><p>Description: LPCAMM2 E1 module has a configurable VDDQ rail option i.e. VDDQ rail can be sourced from on module PMIC or from the Motherboard VRM. This section provides routing recommendations for using Motherboard VDDQ VRM shared with the SOC.</p><p>A shared VDDQ rail between the SOC and LPCAMM2 E1 module is required to support eDVFSQ feature.
A shared VDDQ rail between the SOC and LPCAMM2 E1 module is required to support speeds above 7467 MT/s.</p><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Information provided here is only for guidance. Customers are responsible for meeting all LPCAMM2 E1 connector JEDEC SPECS. </td></tr><tr><td>VSS referencing is recommended for the VDDQ power rail.</td></tr></table><table><tr><th>Voltage Rail</th><th>Capacitor Form Factor and Value</th><th>Quantity</th><th>Notes</th><th>Reference Design</th></tr><tr><td>VDDQ</td><td>0603, PH</td><td>2</td><td>Customers may adjust the capacitor quantity/ form factor/ value to meet the JEDEC spec.  </td><td>LPCAMM2_E1_1</td></tr></table><div><div>LPCAMM2_E1_1</div><image src="assets/images/C0E6EBE5-C645-4995-923B-EAFFEF061047.png" class="contentImage" /></div></section><section id="087F2F1D-BC52-4270-935E-FA9A6E7A037A"><h2>LPDDR5/x Device Decoupling</h2></section><section id="C5C352D0-67A2-4194-972C-B2AC8AC55ECF"><h2>Memory Down Decoupling Config: 4X32</h2><p>Description: LPDDR5x x32 memory down PI solution guidance with eDVFSC enabled on the platform. eDVFSC requires an independent VDD2L rail on the platform.</p><p>If the eDVFSC support is not desired on the platform, customers can short/merge DRAM VDD2L ball with the VDD2H rail. Customers should consult the DRAM vendors for design guidance on the merged VDD2H/VDD2L rail.</p><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>TYPE-4 (2-x-2+) DRAM power rail layer assignment is provided in  LPDDR5x_TYPE4_1</td></tr><tr><td>VSS referencing is recommended for all the Memory power rails</td></tr><tr><td>Information provided here is only for guidance. Customers are responsible for meeting all JEDEC SPECS on the Memory power rails</td></tr></table><table><tr><th>Voltage Rail</th><th>Capacitor Form Factor and Value</th><th>Quantity</th><th>Notes</th><th>Reference Design</th></tr><tr><td>VDD2H</td><td>0201, 1 uF</td><td>16</td><td>4 caps per DRAM, 1 per side close to VDD2H BGAs.
Customers may adjust the capacitor quantity/ form factor/ value to meet the JEDEC spec.</td><td>LPDDR5x_TYPE4_2</td></tr><tr><td>VDD2H</td><td>0402, 10 uF</td><td>4</td><td>1 cap per DRAM.
Customers may adjust the capacitor quantity/ form factor/ value to meet the JEDEC spec.</td><td>LPDDR5x_TYPE4_2</td></tr><tr><td>VDDQ</td><td>0201, 1 uF</td><td>16</td><td>4 caps per DRAM, 1 per each corner close to VDDQ BGAs.
Customers may adjust the capacitor quantity/ form factor/ value to meet the JEDEC spec.</td><td>LPDDR5x_TYPE4_3</td></tr><tr><td>VDDQ</td><td>0402, 10 uF</td><td>4</td><td>1 cap per DRAM.
Customers may adjust the capacitor quantity/ form factor/ value to meet the JEDEC spec.</td><td>LPDDR5x_TYPE4_3</td></tr><tr><td>VDD1</td><td>0201, 1 uF</td><td>16</td><td>4 caps per DRAM, 1 per each VDD1 BGA.
Customers may adjust the capacitor quantity/ form factor/ value to meet the JEDEC spec.</td><td>LPDDR5x_TYPE4_4</td></tr><tr><td>VDD1</td><td>0402, 10 uF</td><td>4</td><td>1 cap per DRAM.
Customers may adjust the capacitor quantity/ form factor/ value to meet the JEDEC spec.</td><td>LPDDR5x_TYPE4_4</td></tr><tr><td>VDD2L</td><td>0201, 1uF</td><td>16</td><td>4 cap per DRAM, 1 per each corner close to VDD2L BGA's 
Customers may adjust the capacitor quantity/ form factor/ value to meet the JEDEC spec.</td><td>LPDDR5x_TYPE4_5</td></tr><tr><td>VDD2L</td><td>0402, 10uF</td><td>4</td><td>1 cap per DRAM.
Customers may adjust the capacitor quantity/ form factor/ value to meet the JEDEC spec.</td><td>LPDDR5x_TYPE4_5</td></tr></table><div><div>LPDDR5x_TYPE4_1</div><image src="assets/images/6E5CB667-7BF2-4F88-97E2-750B41C77D9A.jpg" class="contentImage" /></div><div><div>LPDDR5x_TYPE4_2</div><image src="assets/images/5FE1ACEE-B30D-4E1A-B7D3-AF4001BEF999.jpg" class="contentImage" /></div><div><div>LPDDR5x_TYPE4_3</div><image src="assets/images/4B6C9B0D-EA36-428F-9FE0-27CD83036FEC.jpg" class="contentImage" /></div><div><div>LPDDR5x_TYPE4_4</div><image src="assets/images/4F1852AC-F8D6-4876-AF81-69BB34CCCB4C.jpg" class="contentImage" /></div><div><div>LPDDR5x_TYPE4_5</div><image src="assets/images/50712EA1-9F43-4F4B-AB4C-CF44D8B28C74.jpg" class="contentImage" /></div></section><section id="RCOMP~RCOMP"><h2>RCOMP</h2><div><div>RCOMP Connection Diagram</div><image src="assets/images/5E8DDFC8-4947-46F5-B945-BD2478CCC6CE.png" class="contentImage" /></div><div><div>Example_RCOMP_with_GND_shield</div><image src="assets/images/19EB0568-0406-479C-9BB3-2C0AFAA29EF6.png" class="contentImage" /></div><table><caption>RCOMP General Guidelines</caption><tr><th>Detail</th></tr><tr><td>Trace width 75um with min trace spacing 100um.</td></tr><tr><td>Max total length on board = 9 mm. Max number of vias 1.</td></tr><tr><td>GND shield to any high speed IO with VSS trace/ strip. This is not required if the adjacent signal is another RCOMP signal. PTH vias are required to be punched from this GND shield to the referenced GND plane.</td></tr><tr><td>GND reference required. Noisy or switching references should be avoided.</td></tr><tr><td>Board external resistor size=0201(recommended). </td></tr><tr><td>Strongly recommended to follow breakout board placement.</td></tr></table><table><caption>RCOMP Configuration</caption><tr><th>Interface</th><th>Signal Name</th><th>Board RTerm (Ohm)</th><th>Max Board DC resistance (Ohm)</th><th>Tolerance (+/-)%</th><th>Connection on other Side</th><th>Max Board Parasitic Capacitance (pF)</th><th>Resistor Stuffing</th><th>Routing Guide</th></tr><tr><td>CNVi</td><td>STEP_REXT (PCH)</td><td>200</td><td>0.1</td><td>1</td><td>GND</td><td>1.5</td><td>Mandatory</td><td>refer to the RCOMP General Guidelines.</td></tr><tr><td>Display</td><td>DMI_RCOMP (PCH)</td><td>200</td><td>0.1</td><td>1</td><td>GND</td><td>1.5</td><td>Mandatory</td><td>refer to the RCOMP General Guidelines.</td></tr><tr><td>PCIe</td><td>PCIE_RCOMP2 (PCH)</td><td>200</td><td>0.1</td><td>1</td><td>GND</td><td>1.5</td><td>Mandatory</td><td>refer to the RCOMP General Guidelines.</td></tr><tr><td>PCIe</td><td>PCIE_RCOMP5 (PCH)</td><td>200</td><td>0.1</td><td>1</td><td>GND</td><td>1.5</td><td>Mandatory</td><td>refer to the RCOMP General Guidelines.</td></tr><tr><td>USB2.0</td><td>USB2_RCOMP1 (PCH)</td><td>200</td><td>0.1</td><td>1</td><td>GND</td><td>1.5</td><td>Mandatory</td><td>refer to the RCOMP General Guidelines.</td></tr><tr><td>USB2.0</td><td>USB2_RCOMP2 (PCH)</td><td>200</td><td>0.1</td><td>1</td><td>GND</td><td>1.5</td><td>Mandatory</td><td>refer to the RCOMP General Guidelines.</td></tr><tr><td>USB3.2</td><td>USB3_RCOMP (PCH)</td><td>200</td><td>0.1</td><td>1</td><td>GND</td><td>1.5</td><td>Mandatory</td><td>refer to the RCOMP General Guidelines.</td></tr><tr><td>Soundwire</td><td>SNDW_RCOMP (PCH)</td><td>200</td><td>0.1</td><td>1</td><td>GND</td><td>1.5</td><td>Mandatory</td><td>refer to the RCOMP General Guidelines.</td></tr><tr><td>CNVi</td><td>CNV_RCOMP (CPU)</td><td>200</td><td>0.1</td><td>1</td><td>GND</td><td>1.5</td><td>Mandatory</td><td>refer to the RCOMP General Guidelines.</td></tr><tr><td>CSI</td><td>CSI_RCOMP (CPU)</td><td>200</td><td>0.1</td><td>1</td><td>GND</td><td>1.5</td><td>Mandatory</td><td>refer to the RCOMP General Guidelines.</td></tr><tr><td>Display</td><td>DDI_RCOMP (CPU)</td><td>150</td><td>0.1</td><td>1</td><td>GND</td><td>1.5</td><td>Floating</td><td>a) Unused RCOMP can be left as not connected.
refer to the RCOMP General Guidelines.</td></tr><tr><td>PCIe</td><td>PCIE_A_RCOMP (CPU)</td><td>200</td><td>0.1</td><td>1</td><td>GND</td><td>1.5</td><td>Mandatory</td><td>refer to the RCOMP General Guidelines.</td></tr><tr><td>PCIe</td><td>PCIE_B_RCOMP (CPU)</td><td>200</td><td>0.1</td><td>1</td><td>GND</td><td>1.5</td><td>Mandatory</td><td>refer to the RCOMP General Guidelines.</td></tr><tr><td>Clock</td><td>CLK_S_RCOMP (CPU)</td><td>180</td><td>0.1</td><td>1</td><td>GND</td><td>1.5</td><td>Mandatory</td><td>a) If 178 Ohm +/- 1% tolerance is also acceptable.
b) Unused RCOMP can be left as not connected.
refer to the RCOMP General Guidelines.</td></tr><tr><td>EUSB2</td><td>EUSB2_RCOMP (CPU)</td><td>200</td><td>0.1</td><td>1</td><td>GND</td><td>1.5</td><td>Mandatory</td><td>refer to the RCOMP General Guidelines.</td></tr><tr><td>EUSB2V2</td><td>EUSB2V2_RCOMP (CPU)</td><td>3010</td><td>0.1</td><td>1</td><td>GND</td><td>1.5</td><td>Mandatory</td><td>refer to the RCOMP General Guidelines.</td></tr><tr><td>USB3.2</td><td>USB32_RCOMP (CPU)</td><td>200</td><td>0.1</td><td>1</td><td>GND</td><td>1.5</td><td>Mandatory</td><td>refer to the RCOMP General Guidelines.</td></tr><tr><td>Soundwire</td><td>SNDW_RCOMP (CPU)</td><td>200</td><td>0.1</td><td>1</td><td>GND</td><td>1.5</td><td>Mandatory</td><td>refer to the RCOMP General Guidelines.</td></tr><tr><td>DDR Interface</td><td>DDR_RCOMP (CPU)</td><td>100</td><td>0.1</td><td>1</td><td>GND</td><td>1.5</td><td>Mandatory</td><td>refer to the RCOMP General Guidelines.</td></tr></table></section><section id="RCOMP~RCOMP (Internal)"><h2>RCOMP (Internal)</h2><div><div>RCOMP Connection Diagram</div><image src="assets/images/9655020E-B13F-4A0B-B5CA-E101AE0B57BB.png" class="contentImage" /></div><div><div>Example_RCOMP_with_GND_shield</div><image src="assets/images/8E9FB7E7-3C4B-48BA-AAAA-6CBDE2149525.png" class="contentImage" /></div><div><div>RCOMP_with_floating</div><image src="assets/images/5504B4E7-5966-47A9-8BD7-1B9992B0BDF3.png" class="contentImage" /></div><table><caption>RCOMP General Guidelines</caption><tr><th>Detail</th></tr><tr><td>Trace width 75um with min trace spacing 100um.</td></tr><tr><td>Max total length on board = 9 mm. Max number of vias 1.</td></tr><tr><td>GND shield to any high speed IO with VSS trace/ strip. This is not required if the adjacent signal is another RCOMP signal. PTH vias are required to be punched from this GND shield to the referenced GND plane.</td></tr><tr><td>GND reference required. Noisy or switching references should be avoided.</td></tr><tr><td>Board external resistor size=0201(recommended). </td></tr><tr><td>Strongly recommended to follow breakout board placement.</td></tr></table><table><caption>RCOMP Configuration</caption><tr><th>Interface</th><th>Signal Name</th><th>Board RTerm (Ohm)</th><th>Max Board DC resistance (Ohm)</th><th>Tolerance (+/-)%</th><th>Connection on other Side</th><th>Max Board Parasitic Capacitance (pF)</th><th>Resistor Stuffing</th><th>Routing Guide</th></tr><tr><td>CNVi</td><td>STEP_REXT (PCH)</td><td>200</td><td>0.1</td><td>1</td><td>GND</td><td>1.5</td><td>Mandatory</td><td>a) TIU/SV/DV testing need to apply external resistor 200 Ohm +/- "0.1"% tolerance.
refer to the RCOMP General Guidelines.</td></tr><tr><td>CNVi</td><td>CNV_RCOMP (CPU)</td><td>200</td><td>0.1</td><td>1</td><td>GND</td><td>1.5</td><td>Mandatory</td><td>a) TIU/SV/DV testing need to apply external resistor 200 Ohm +/- "0.1"% tolerance.
refer to the RCOMP General Guidelines.</td></tr><tr><td>Display</td><td>DDI_RCOMP (CPU)</td><td>150</td><td>0.1</td><td>1</td><td>GND</td><td>1.5</td><td>Mandatory</td><td>refer to the RCOMP General Guidelines.</td></tr><tr><td>UFS</td><td>UFS_RCOMP (CPU)</td><td>200</td><td>0.1</td><td>1</td><td>GND</td><td>1.5</td><td>Mandatory</td><td>refer to the RCOMP General Guidelines.</td></tr><tr><td>Type C</td><td>PCD_TC_2_GRCOMP (CPU)</td><td>0</td><td>0.1</td><td>0</td><td>N/A</td><td>1.5</td><td>Floating</td><td>a) Leave it floating and no connect after PTH via
refer to the RCOMP_with_floating picture and apply the RCOMP General Guidelines.</td></tr><tr><td>Type C</td><td>PCD_TC_2_GRCOMPV (CPU)</td><td>0</td><td>0.1</td><td>0</td><td>N/A</td><td>1.5</td><td>Floating</td><td>a) Leave it floating and no connect after PTH via
refer to the RCOMP_with_floating picture and apply the RCOMP General Guidelines.</td></tr></table></section></body></html>