<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - all - design/el2_mem.sv</title>
  <link rel="stylesheet" type="text/css" href="../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">RTL all coverage report</td></tr>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../index.html">top level</a> - <a href="index.html">design</a> - el2_mem.sv</td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">all</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">33</td>
            <td class="headerCovTableEntry">48</td>
            <td class="headerCovTableEntryLo">68.8 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2024-07-16 07:15:24</td>
            <td></td>
          </tr>
          <tr><td><img src="../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : //********************************************************************************</a>
<a name="2"><span class="lineNum">       2 </span>            : // SPDX-License-Identifier: Apache-2.0</a>
<a name="3"><span class="lineNum">       3 </span>            : // Copyright 2020 Western Digital Corporation or its affiliates.</a>
<a name="4"><span class="lineNum">       4 </span>            : // Copyright (c) 2023 Antmicro &lt;www.antmicro.com&gt;</a>
<a name="5"><span class="lineNum">       5 </span>            : //</a>
<a name="6"><span class="lineNum">       6 </span>            : // Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</a>
<a name="7"><span class="lineNum">       7 </span>            : // you may not use this file except in compliance with the License.</a>
<a name="8"><span class="lineNum">       8 </span>            : // You may obtain a copy of the License at</a>
<a name="9"><span class="lineNum">       9 </span>            : //</a>
<a name="10"><span class="lineNum">      10 </span>            : // http://www.apache.org/licenses/LICENSE-2.0</a>
<a name="11"><span class="lineNum">      11 </span>            : //</a>
<a name="12"><span class="lineNum">      12 </span>            : // Unless required by applicable law or agreed to in writing, software</a>
<a name="13"><span class="lineNum">      13 </span>            : // distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</a>
<a name="14"><span class="lineNum">      14 </span>            : // WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</a>
<a name="15"><span class="lineNum">      15 </span>            : // See the License for the specific language governing permissions and</a>
<a name="16"><span class="lineNum">      16 </span>            : // limitations under the License.</a>
<a name="17"><span class="lineNum">      17 </span>            : //********************************************************************************</a>
<a name="18"><span class="lineNum">      18 </span>            : </a>
<a name="19"><span class="lineNum">      19 </span>            : module el2_mem</a>
<a name="20"><span class="lineNum">      20 </span>            : import el2_pkg::*;</a>
<a name="21"><span class="lineNum">      21 </span>            : #(</a>
<a name="22"><span class="lineNum">      22 </span>            : `include &quot;el2_param.vh&quot;</a>
<a name="23"><span class="lineNum">      23 </span>            :  )</a>
<a name="24"><span class="lineNum">      24 </span>            : (</a>
<a name="25"><span class="lineNum">      25 </span><span class="lineCov">   79593483 :    input logic         clk,</span></a>
<a name="26"><span class="lineNum">      26 </span><span class="lineCov">        161 :    input logic         rst_l,</span></a>
<a name="27"><span class="lineNum">      27 </span><span class="lineNoCov">          0 :    input logic         dccm_clk_override,</span></a>
<a name="28"><span class="lineNum">      28 </span><span class="lineNoCov">          0 :    input logic         icm_clk_override,</span></a>
<a name="29"><span class="lineNum">      29 </span><span class="lineNoCov">          0 :    input logic         dec_tlu_core_ecc_disable,</span></a>
<a name="30"><span class="lineNum">      30 </span>            : </a>
<a name="31"><span class="lineNum">      31 </span>            :    //DCCM ports</a>
<a name="32"><span class="lineNum">      32 </span><span class="lineCov">     260730 :    input logic         dccm_wren,</span></a>
<a name="33"><span class="lineNum">      33 </span><span class="lineCov">     554328 :    input logic         dccm_rden,</span></a>
<a name="34"><span class="lineNum">      34 </span><span class="lineCov">      18506 :    input logic [pt.DCCM_BITS-1:0]  dccm_wr_addr_lo,</span></a>
<a name="35"><span class="lineNum">      35 </span><span class="lineCov">      18506 :    input logic [pt.DCCM_BITS-1:0]  dccm_wr_addr_hi,</span></a>
<a name="36"><span class="lineNum">      36 </span><span class="lineCov">     385512 :    input logic [pt.DCCM_BITS-1:0]  dccm_rd_addr_lo,</span></a>
<a name="37"><span class="lineNum">      37 </span><span class="lineCov">     923126 :    input logic [pt.DCCM_BITS-1:0]  dccm_rd_addr_hi,</span></a>
<a name="38"><span class="lineNum">      38 </span><span class="lineCov">       5172 :    input logic [pt.DCCM_FDATA_WIDTH-1:0]  dccm_wr_data_lo,</span></a>
<a name="39"><span class="lineNum">      39 </span><span class="lineCov">       5172 :    input logic [pt.DCCM_FDATA_WIDTH-1:0]  dccm_wr_data_hi,</span></a>
<a name="40"><span class="lineNum">      40 </span>            : </a>
<a name="41"><span class="lineNum">      41 </span>            : </a>
<a name="42"><span class="lineNum">      42 </span><span class="lineCov">      46954 :    output logic [pt.DCCM_FDATA_WIDTH-1:0]  dccm_rd_data_lo,</span></a>
<a name="43"><span class="lineNum">      43 </span><span class="lineCov">      46954 :    output logic [pt.DCCM_FDATA_WIDTH-1:0]  dccm_rd_data_hi,</span></a>
<a name="44"><span class="lineNum">      44 </span>            : </a>
<a name="45"><span class="lineNum">      45 </span>            :    //ICCM ports</a>
<a name="46"><span class="lineNum">      46 </span><span class="lineCov">     164409 :    input logic [pt.ICCM_BITS-1:1]  iccm_rw_addr,</span></a>
<a name="47"><span class="lineNum">      47 </span><span class="lineNoCov">          0 :    input logic                                        iccm_buf_correct_ecc,                    // ICCM is doing a single bit error correct cycle</span></a>
<a name="48"><span class="lineNum">      48 </span><span class="lineNoCov">          0 :    input logic                                        iccm_correction_state,               // ICCM is doing a single bit error correct cycle</span></a>
<a name="49"><span class="lineNum">      49 </span><span class="lineCov">         26 :    input logic         iccm_wren,</span></a>
<a name="50"><span class="lineNum">      50 </span><span class="lineCov">     133412 :    input logic         iccm_rden,</span></a>
<a name="51"><span class="lineNum">      51 </span><span class="lineNoCov">          0 :    input logic [2:0]   iccm_wr_size,</span></a>
<a name="52"><span class="lineNum">      52 </span><span class="lineCov">          4 :    input logic [77:0]  iccm_wr_data,</span></a>
<a name="53"><span class="lineNum">      53 </span>            : </a>
<a name="54"><span class="lineNum">      54 </span><span class="lineCov">     135302 :    output logic [63:0] iccm_rd_data,</span></a>
<a name="55"><span class="lineNum">      55 </span><span class="lineCov">     159644 :    output logic [77:0] iccm_rd_data_ecc,</span></a>
<a name="56"><span class="lineNum">      56 </span>            : </a>
<a name="57"><span class="lineNum">      57 </span>            :    // Icache and Itag Ports</a>
<a name="58"><span class="lineNum">      58 </span>            : </a>
<a name="59"><span class="lineNum">      59 </span><span class="lineCov">        171 :    input  logic [31:1]  ic_rw_addr,</span></a>
<a name="60"><span class="lineNum">      60 </span><span class="lineCov">     252126 :    input  logic [pt.ICACHE_NUM_WAYS-1:0]   ic_tag_valid,</span></a>
<a name="61"><span class="lineNum">      61 </span><span class="lineCov">      10172 :    input  logic [pt.ICACHE_NUM_WAYS-1:0]   ic_wr_en,</span></a>
<a name="62"><span class="lineNum">      62 </span><span class="lineCov">     654872 :    input  logic         ic_rd_en,</span></a>
<a name="63"><span class="lineNum">      63 </span><span class="lineCov">    1247999 :    input  logic [63:0] ic_premux_data,      // Premux data to be muxed with each way of the Icache.</span></a>
<a name="64"><span class="lineNum">      64 </span><span class="lineCov">    4393518 :    input  logic         ic_sel_premux_data, // Premux data sel</span></a>
<a name="65"><span class="lineNum">      65 </span><span class="lineCov">    1005280 :    input el2_ic_data_ext_in_pkt_t   [pt.ICACHE_NUM_WAYS-1:0][pt.ICACHE_BANKS_WAY-1:0]         ic_data_ext_in_pkt,</span></a>
<a name="66"><span class="lineNum">      66 </span><span class="lineCov">    1005280 :    input el2_ic_tag_ext_in_pkt_t    [pt.ICACHE_NUM_WAYS-1:0]           ic_tag_ext_in_pkt,</span></a>
<a name="67"><span class="lineNum">      67 </span>            : </a>
<a name="68"><span class="lineNum">      68 </span><span class="lineCov">     670067 :    input  logic [pt.ICACHE_BANKS_WAY-1:0][70:0]               ic_wr_data,         // Data to fill to the Icache. With ECC</span></a>
<a name="69"><span class="lineNum">      69 </span><span class="lineNoCov">          0 :    input  logic [70:0]               ic_debug_wr_data,   // Debug wr cache.</span></a>
<a name="70"><span class="lineNum">      70 </span><span class="lineCov">     212092 :    output logic [70:0]               ic_debug_rd_data ,  // Data read from Icache. 2x64bits + parity bits. F2 stage. With ECC</span></a>
<a name="71"><span class="lineNum">      71 </span><span class="lineNoCov">          0 :    input  logic [pt.ICACHE_INDEX_HI:3]               ic_debug_addr,      // Read/Write addresss to the Icache.</span></a>
<a name="72"><span class="lineNum">      72 </span><span class="lineNoCov">          0 :    input  logic                      ic_debug_rd_en,     // Icache debug rd</span></a>
<a name="73"><span class="lineNum">      73 </span><span class="lineNoCov">          0 :    input  logic                      ic_debug_wr_en,     // Icache debug wr</span></a>
<a name="74"><span class="lineNum">      74 </span><span class="lineNoCov">          0 :    input  logic                      ic_debug_tag_array, // Debug tag array</span></a>
<a name="75"><span class="lineNum">      75 </span><span class="lineNoCov">          0 :    input  logic [pt.ICACHE_NUM_WAYS-1:0]                ic_debug_way,       // Debug way. Rd or Wr.</span></a>
<a name="76"><span class="lineNum">      76 </span>            : </a>
<a name="77"><span class="lineNum">      77 </span><span class="lineCov">    1637084 :    output logic [63:0]              ic_rd_data ,        // Data read from Icache. 2x64bits + parity bits. F2 stage. With ECC</span></a>
<a name="78"><span class="lineNum">      78 </span><span class="lineNoCov">          0 :    output logic [25:0]               ictag_debug_rd_data,// Debug icache tag.</span></a>
<a name="79"><span class="lineNum">      79 </span>            : </a>
<a name="80"><span class="lineNum">      80 </span>            : </a>
<a name="81"><span class="lineNum">      81 </span><span class="lineNoCov">          0 :    output logic [pt.ICACHE_BANKS_WAY-1:0] ic_eccerr,    // ecc error per bank</span></a>
<a name="82"><span class="lineNum">      82 </span><span class="lineCov">    1005280 :    output logic [pt.ICACHE_BANKS_WAY-1:0] ic_parerr,          // parity error per bank</span></a>
<a name="83"><span class="lineNum">      83 </span><span class="lineCov">     107972 :    output logic [pt.ICACHE_NUM_WAYS-1:0]   ic_rd_hit,</span></a>
<a name="84"><span class="lineNum">      84 </span><span class="lineNoCov">          0 :    output logic         ic_tag_perr,        // Icache Tag parity error</span></a>
<a name="85"><span class="lineNum">      85 </span>            : </a>
<a name="86"><span class="lineNum">      86 </span>            :    el2_mem_if.veer_sram_src mem_export,</a>
<a name="87"><span class="lineNum">      87 </span>            : </a>
<a name="88"><span class="lineNum">      88 </span><span class="lineCov">    1005280 :    input  logic         scan_mode</span></a>
<a name="89"><span class="lineNum">      89 </span>            : </a>
<a name="90"><span class="lineNum">      90 </span>            : );</a>
<a name="91"><span class="lineNum">      91 </span>            : </a>
<a name="92"><span class="lineNum">      92 </span><span class="lineCov">   79593483 :    logic active_clk;</span></a>
<a name="93"><span class="lineNum">      93 </span>            :    rvoclkhdr active_cg   ( .en(1'b1),         .l1clk(active_clk), .* );</a>
<a name="94"><span class="lineNum">      94 </span>            : </a>
<a name="95"><span class="lineNum">      95 </span>            :    el2_mem_if mem_export_local ();</a>
<a name="96"><span class="lineNum">      96 </span>            : </a>
<a name="97"><span class="lineNum">      97 </span>            :    assign mem_export      .clk = clk;</a>
<a name="98"><span class="lineNum">      98 </span>            :    assign mem_export_local.clk = clk;</a>
<a name="99"><span class="lineNum">      99 </span>            : </a>
<a name="100"><span class="lineNum">     100 </span>            :    assign mem_export      .iccm_clken         = mem_export_local.iccm_clken;</a>
<a name="101"><span class="lineNum">     101 </span>            :    assign mem_export      .iccm_wren_bank     = mem_export_local.iccm_wren_bank;</a>
<a name="102"><span class="lineNum">     102 </span>            :    assign mem_export      .iccm_addr_bank     = mem_export_local.iccm_addr_bank;</a>
<a name="103"><span class="lineNum">     103 </span>            :    assign mem_export      .iccm_bank_wr_data  = mem_export_local.iccm_bank_wr_data;</a>
<a name="104"><span class="lineNum">     104 </span>            :    assign mem_export      .iccm_bank_wr_ecc   = mem_export_local.iccm_bank_wr_ecc;</a>
<a name="105"><span class="lineNum">     105 </span>            :    assign mem_export_local.iccm_bank_dout     = mem_export.      iccm_bank_dout;</a>
<a name="106"><span class="lineNum">     106 </span>            :    assign mem_export_local.iccm_bank_ecc      = mem_export.      iccm_bank_ecc;</a>
<a name="107"><span class="lineNum">     107 </span>            : </a>
<a name="108"><span class="lineNum">     108 </span>            :    assign mem_export      .dccm_clken         = mem_export_local.dccm_clken;</a>
<a name="109"><span class="lineNum">     109 </span>            :    assign mem_export      .dccm_wren_bank     = mem_export_local.dccm_wren_bank;</a>
<a name="110"><span class="lineNum">     110 </span>            :    assign mem_export      .dccm_addr_bank     = mem_export_local.dccm_addr_bank;</a>
<a name="111"><span class="lineNum">     111 </span>            :    assign mem_export      .dccm_wr_data_bank  = mem_export_local.dccm_wr_data_bank;</a>
<a name="112"><span class="lineNum">     112 </span>            :    assign mem_export      .dccm_wr_ecc_bank   = mem_export_local.dccm_wr_ecc_bank;</a>
<a name="113"><span class="lineNum">     113 </span>            :    assign mem_export_local.dccm_bank_dout     = mem_export      .dccm_bank_dout;</a>
<a name="114"><span class="lineNum">     114 </span>            :    assign mem_export_local.dccm_bank_ecc      = mem_export      .dccm_bank_ecc;</a>
<a name="115"><span class="lineNum">     115 </span>            : </a>
<a name="116"><span class="lineNum">     116 </span>            :    // DCCM Instantiation</a>
<a name="117"><span class="lineNum">     117 </span>            :    if (pt.DCCM_ENABLE == 1) begin: Gen_dccm_enable</a>
<a name="118"><span class="lineNum">     118 </span>            :       el2_lsu_dccm_mem #(.pt(pt)) dccm (</a>
<a name="119"><span class="lineNum">     119 </span>            :          .clk_override(dccm_clk_override),</a>
<a name="120"><span class="lineNum">     120 </span>            :          .dccm_mem_export(mem_export_local.veer_dccm),</a>
<a name="121"><span class="lineNum">     121 </span>            :          .*</a>
<a name="122"><span class="lineNum">     122 </span>            :       );</a>
<a name="123"><span class="lineNum">     123 </span>            :    end else begin: Gen_dccm_disable</a>
<a name="124"><span class="lineNum">     124 </span>            :       assign dccm_rd_data_lo = '0;</a>
<a name="125"><span class="lineNum">     125 </span>            :       assign dccm_rd_data_hi = '0;</a>
<a name="126"><span class="lineNum">     126 </span>            :    end</a>
<a name="127"><span class="lineNum">     127 </span>            : </a>
<a name="128"><span class="lineNum">     128 </span>            : if ( pt.ICACHE_ENABLE ) begin: icache</a>
<a name="129"><span class="lineNum">     129 </span>            :    el2_ifu_ic_mem #(.pt(pt)) icm  (</a>
<a name="130"><span class="lineNum">     130 </span>            :       .clk_override(icm_clk_override),</a>
<a name="131"><span class="lineNum">     131 </span>            :       .*</a>
<a name="132"><span class="lineNum">     132 </span>            :    );</a>
<a name="133"><span class="lineNum">     133 </span>            : end</a>
<a name="134"><span class="lineNum">     134 </span>            : else  begin</a>
<a name="135"><span class="lineNum">     135 </span>            :    assign   ic_rd_hit[pt.ICACHE_NUM_WAYS-1:0] = '0;</a>
<a name="136"><span class="lineNum">     136 </span>            :    assign   ic_tag_perr    = '0 ;</a>
<a name="137"><span class="lineNum">     137 </span>            :    assign   ic_rd_data  = '0 ;</a>
<a name="138"><span class="lineNum">     138 </span>            :    assign   ictag_debug_rd_data  = '0 ;</a>
<a name="139"><span class="lineNum">     139 </span>            :    assign   ic_debug_rd_data  = '0 ;</a>
<a name="140"><span class="lineNum">     140 </span>            :    assign   ic_eccerr      = '0;</a>
<a name="141"><span class="lineNum">     141 </span>            : end // else: !if( pt.ICACHE_ENABLE )</a>
<a name="142"><span class="lineNum">     142 </span>            : </a>
<a name="143"><span class="lineNum">     143 </span>            : </a>
<a name="144"><span class="lineNum">     144 </span>            : </a>
<a name="145"><span class="lineNum">     145 </span>            : if (pt.ICCM_ENABLE) begin : iccm</a>
<a name="146"><span class="lineNum">     146 </span>            :    el2_ifu_iccm_mem  #(.pt(pt)) iccm (.*,</a>
<a name="147"><span class="lineNum">     147 </span>            :                   .clk_override(icm_clk_override),</a>
<a name="148"><span class="lineNum">     148 </span>            :                   .iccm_rw_addr(iccm_rw_addr[pt.ICCM_BITS-1:1]),</a>
<a name="149"><span class="lineNum">     149 </span>            :                   .iccm_rd_data(iccm_rd_data[63:0]),</a>
<a name="150"><span class="lineNum">     150 </span>            :                   .iccm_mem_export(mem_export_local.veer_iccm)</a>
<a name="151"><span class="lineNum">     151 </span>            :                    );</a>
<a name="152"><span class="lineNum">     152 </span>            : end</a>
<a name="153"><span class="lineNum">     153 </span>            : else  begin</a>
<a name="154"><span class="lineNum">     154 </span>            :    assign  iccm_rd_data    = '0 ;</a>
<a name="155"><span class="lineNum">     155 </span>            :    assign iccm_rd_data_ecc = '0 ;</a>
<a name="156"><span class="lineNum">     156 </span>            : end</a>
<a name="157"><span class="lineNum">     157 </span>            : </a>
<a name="158"><span class="lineNum">     158 </span>            : </a>
<a name="159"><span class="lineNum">     159 </span>            : endmodule</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="https://github.com/linux-test-project/lcov" target="_parent">LCOV version 1.16</a></td></tr>
  </table>
  <br>

</body>
</html>
