{
   comment_0: "Simple MicroBlaze Design
For instructions see the Vivado documentation, in particular
Vivado Design Suite User Guide:  Embedded Processor Hardware Design (UG898)

To Export this Design to SDK:
1. Click on the Generate Bitstream in Flow Navigator
2. Select File => Export => Export Hardware",
   comment_1: "Example MicroBlaze Design in IP Integrator",
   commentid: "comment_0|comment_1|",
   font_comment_0: "20",
   font_comment_1: "24",
   guistr: "# # String gsaved with Nlview 6.4-r5  2014-06-24 bk=1.3126 VDI=35 GEI=35 GUI=JA:1.8
#  -string -flagsOSRD
preplace port rs232_uart -pg 1 -y 330 -defaultsOSRD
preplace port led_8bits -pg 1 -y 210 -defaultsOSRD
preplace port reset -pg 1 -y 220 -defaultsOSRD
preplace port sys_diff_clock -pg 1 -y 200 -defaultsOSRD
preplace inst microblaze_0_axi_periph -pg 1 -lvl 4 -y 180 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 5 -y 210 -defaultsOSRD
preplace inst mdm_1 -pg 1 -lvl 2 -y 80 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 5 -y 340 -defaultsOSRD
preplace inst microblaze_0 -pg 1 -lvl 3 -y 80 -defaultsOSRD
preplace inst rst_clk_wiz_1_100M -pg 1 -lvl 2 -y 240 -defaultsOSRD
preplace inst clk_wiz_1 -pg 1 -lvl 1 -y 210 -defaultsOSRD
preplace inst microblaze_0_local_memory -pg 1 -lvl 5 -y 80 -defaultsOSRD
preplace netloc microblaze_0_Clk 1 1 4 350 150 730 160 1220 330 1600
preplace netloc microblaze_0_axi_periph_M00_AXI 1 4 1 1580
preplace netloc microblaze_0_M_AXI_DP 1 3 1 N
preplace netloc sys_diff_clock_1 1 0 1 N
preplace netloc microblaze_0_ilmb_1 1 3 2 1210 320 NJ
preplace netloc rst_clk_wiz_1_100M_interconnect_aresetn 1 2 2 NJ 260 1200
preplace netloc rst_clk_wiz_1_100M_bus_struct_reset 1 2 3 NJ 220 NJ 340 1590
preplace netloc microblaze_0_axi_periph_M01_AXI 1 4 1 N
preplace netloc rst_clk_wiz_1_100M_peripheral_aresetn 1 2 3 NJ 280 1230 350 1610
preplace netloc rst_clk_wiz_1_100M_mb_reset 1 2 1 740
preplace netloc clk_wiz_1_locked 1 1 1 350
preplace netloc axi_gpio_0_GPIO 1 5 1 N
preplace netloc axi_uartlite_0_UART 1 5 1 N
preplace netloc microblaze_0_dlmb_1 1 3 2 1230 40 NJ
preplace netloc microblaze_0_debug 1 2 1 N
preplace netloc reset_1 1 0 2 150 270 360
preplace netloc mdm_1_debug_sys_rst 1 1 2 370 140 720
preplace cgraphic comment_0 place abs 601 384 textcolor 4 linecolor 3 linewidth 2
preplace cgraphic comment_1 place abs 807 -95 textcolor 4 linecolor 3 linewidth 0
levelinfo -pg 1 130 250 550 970 1400 1710 1840
",
}
{
   da_axi4_cnt: "2",
   da_mb_cnt: "1",
}
